
Demo_2_GoodMorning.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008894  10001000  10001000  00001000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .VENEER_Code  00000138  2000000c  10009894  0001000c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 Stack         00000404  20000144  00000000  00000144  2**0
                  ALLOC
  3 .data         0000021c  20000548  100099cc  00010548  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000004d4  20000764  10009be8  00010764  2**2
                  ALLOC
  5 .no_init      00000004  20003ffc  1000d480  00010764  2**2
                  ALLOC
  6 .debug_aranges 00001478  00000000  00000000  00010768  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0002115a  00000000  00000000  00011be0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003d85  00000000  00000000  00032d3a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00008b5c  00000000  00000000  00036abf  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00004428  00000000  00000000  0003f61c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000bdbc  00000000  00000000  00043a44  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000712e  00000000  00000000  0004f800  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000011b8  00000000  00000000  00056930  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 000007c4  00000000  00000000  00057ae8  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

10001000 <__Vectors>:
10001000:	48 05 00 20 19 10 00 10 00 00 00 00 99 10 00 10     H.. ............
10001010:	00 04 01 00 00 01 00 00                             ........

10001018 <Reset_Handler>:
    .thumb_func 
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler: 
/* Initialize interrupt veneer */
	ldr	r1, =eROData
10001018:	4911      	ldr	r1, [pc, #68]	; (10001060 <__copy_data+0xe>)
	ldr	r2, =VeneerStart
1000101a:	4a12      	ldr	r2, [pc, #72]	; (10001064 <__copy_data+0x12>)
	ldr	r3, =VeneerEnd
1000101c:	4b12      	ldr	r3, [pc, #72]	; (10001068 <__copy_data+0x16>)
	bl  __copy_data
1000101e:	f000 f818 	bl	10001052 <__copy_data>

    ldr  r0, =SystemInit
10001022:	4812      	ldr	r0, [pc, #72]	; (1000106c <__copy_data+0x1a>)
    blx  r0
10001024:	4780      	blx	r0
	
/* Initialize data */
	ldr	r1, =DataLoadAddr
10001026:	4912      	ldr	r1, [pc, #72]	; (10001070 <__copy_data+0x1e>)
	ldr	r2, =__data_start
10001028:	4a12      	ldr	r2, [pc, #72]	; (10001074 <__copy_data+0x22>)
	ldr	r3, =__data_end
1000102a:	4b13      	ldr	r3, [pc, #76]	; (10001078 <__copy_data+0x26>)
	bl  __copy_data
1000102c:	f000 f811 	bl	10001052 <__copy_data>

/* RAM code */
	ldr	r1, =__ram_code_load
10001030:	4912      	ldr	r1, [pc, #72]	; (1000107c <__copy_data+0x2a>)
	ldr	r2, =__ram_code_start
10001032:	4a13      	ldr	r2, [pc, #76]	; (10001080 <__copy_data+0x2e>)
	ldr	r3, =__ram_code_end
10001034:	4b13      	ldr	r3, [pc, #76]	; (10001084 <__copy_data+0x32>)
	bl  __copy_data
10001036:	f000 f80c 	bl	10001052 <__copy_data>
 *    __bss_end__: end of the BSS section.
 *
 *  Both addresses must be aligned to 4 bytes boundary.
 */
#ifndef __SKIP_BSS_CLEAR
	ldr	r1, =__bss_start
1000103a:	4913      	ldr	r1, [pc, #76]	; (10001088 <__copy_data+0x36>)
	ldr	r2, =__bss_end
1000103c:	4a13      	ldr	r2, [pc, #76]	; (1000108c <__copy_data+0x3a>)

	movs	r0, 0
1000103e:	2000      	movs	r0, #0

	subs	r2, r1
10001040:	1a52      	subs	r2, r2, r1
	ble	.L_loop3_done
10001042:	dd02      	ble.n	1000104a <Reset_Handler+0x32>

.L_loop3:
	subs	r2, #4
10001044:	3a04      	subs	r2, #4
	str	r0, [r1, r2]
10001046:	5088      	str	r0, [r1, r2]
	bgt	.L_loop3
10001048:	dcfc      	bgt.n	10001044 <Reset_Handler+0x2c>
.L_loop3_done:
#endif /* __SKIP_BSS_CLEAR */

#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
1000104a:	4811      	ldr	r0, [pc, #68]	; (10001090 <__copy_data+0x3e>)
    blx  r0
1000104c:	4780      	blx	r0
#endif

    ldr  r0, =main
1000104e:	4811      	ldr	r0, [pc, #68]	; (10001094 <__copy_data+0x42>)
    blx  r0
10001050:	4780      	blx	r0

10001052 <__copy_data>:
 *    r3: end of the section to copy to
 *
 *  All addresses must be aligned to 4 bytes boundary.
 *  Uses r0
 */
	subs	r3, r2
10001052:	1a9b      	subs	r3, r3, r2
	ble	.L_loop_done
10001054:	dd03      	ble.n	1000105e <__copy_data+0xc>

.L_loop:
	subs	r3, #4
10001056:	3b04      	subs	r3, #4
	ldr	r0, [r1,r3]
10001058:	58c8      	ldr	r0, [r1, r3]
	str	r0, [r2,r3]
1000105a:	50d0      	str	r0, [r2, r3]
	bgt	.L_loop
1000105c:	dcfb      	bgt.n	10001056 <__copy_data+0x4>

.L_loop_done:
	bx  lr
1000105e:	4770      	bx	lr
    .thumb_func 
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler: 
/* Initialize interrupt veneer */
	ldr	r1, =eROData
10001060:	10009894 	.word	0x10009894
	ldr	r2, =VeneerStart
10001064:	2000000c 	.word	0x2000000c
	ldr	r3, =VeneerEnd
10001068:	20000144 	.word	0x20000144
	bl  __copy_data

    ldr  r0, =SystemInit
1000106c:	100025f9 	.word	0x100025f9
    blx  r0
	
/* Initialize data */
	ldr	r1, =DataLoadAddr
10001070:	100099cc 	.word	0x100099cc
	ldr	r2, =__data_start
10001074:	20000548 	.word	0x20000548
	ldr	r3, =__data_end
10001078:	20000764 	.word	0x20000764
	bl  __copy_data

/* RAM code */
	ldr	r1, =__ram_code_load
1000107c:	10009be8 	.word	0x10009be8
	ldr	r2, =__ram_code_start
10001080:	20000764 	.word	0x20000764
	ldr	r3, =__ram_code_end
10001084:	20000764 	.word	0x20000764
 *    __bss_end__: end of the BSS section.
 *
 *  Both addresses must be aligned to 4 bytes boundary.
 */
#ifndef __SKIP_BSS_CLEAR
	ldr	r1, =__bss_start
10001088:	20000764 	.word	0x20000764
	ldr	r2, =__bss_end
1000108c:	20000c38 	.word	0x20000c38
	bgt	.L_loop3
.L_loop3_done:
#endif /* __SKIP_BSS_CLEAR */

#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
10001090:	10009525 	.word	0x10009525
    blx  r0
#endif

    ldr  r0, =main
10001094:	10007625 	.word	0x10007625

10001098 <BCCU0_0_IRQHandler>:
    
    .thumb_func
    .weak Default_handler
    .type Default_handler, %function
Default_handler:
    b  .
10001098:	e7fe      	b.n	10001098 <BCCU0_0_IRQHandler>
	...

1000109c <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
1000109c:	b580      	push	{r7, lr}
1000109e:	b082      	sub	sp, #8
100010a0:	af00      	add	r7, sp, #0
100010a2:	6078      	str	r0, [r7, #4]
100010a4:	1c0a      	adds	r2, r1, #0
100010a6:	1cfb      	adds	r3, r7, #3
100010a8:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
100010aa:	1cfb      	adds	r3, r7, #3
100010ac:	781b      	ldrb	r3, [r3, #0]
100010ae:	2201      	movs	r2, #1
100010b0:	409a      	lsls	r2, r3
100010b2:	687b      	ldr	r3, [r7, #4]
100010b4:	605a      	str	r2, [r3, #4]
}
100010b6:	46bd      	mov	sp, r7
100010b8:	b002      	add	sp, #8
100010ba:	bd80      	pop	{r7, pc}

100010bc <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
100010bc:	b580      	push	{r7, lr}
100010be:	b082      	sub	sp, #8
100010c0:	af00      	add	r7, sp, #0
100010c2:	6078      	str	r0, [r7, #4]
100010c4:	1c0a      	adds	r2, r1, #0
100010c6:	1cfb      	adds	r3, r7, #3
100010c8:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
100010ca:	1cfb      	adds	r3, r7, #3
100010cc:	781b      	ldrb	r3, [r3, #0]
100010ce:	2280      	movs	r2, #128	; 0x80
100010d0:	0252      	lsls	r2, r2, #9
100010d2:	409a      	lsls	r2, r3
100010d4:	687b      	ldr	r3, [r7, #4]
100010d6:	605a      	str	r2, [r3, #4]
}
100010d8:	46bd      	mov	sp, r7
100010da:	b002      	add	sp, #8
100010dc:	bd80      	pop	{r7, pc}
100010de:	46c0      	nop			; (mov r8, r8)

100010e0 <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
100010e0:	b580      	push	{r7, lr}
100010e2:	b082      	sub	sp, #8
100010e4:	af00      	add	r7, sp, #0
100010e6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
100010e8:	687b      	ldr	r3, [r7, #4]
100010ea:	681a      	ldr	r2, [r3, #0]
100010ec:	687b      	ldr	r3, [r7, #4]
100010ee:	7b1b      	ldrb	r3, [r3, #12]
100010f0:	1c10      	adds	r0, r2, #0
100010f2:	1c19      	adds	r1, r3, #0
100010f4:	f7ff ffd2 	bl	1000109c <XMC_GPIO_SetOutputHigh>
}
100010f8:	46bd      	mov	sp, r7
100010fa:	b002      	add	sp, #8
100010fc:	bd80      	pop	{r7, pc}
100010fe:	46c0      	nop			; (mov r8, r8)

10001100 <DIGITAL_IO_SetOutputLow>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputLow(const DIGITAL_IO_t *const handler)
{
10001100:	b580      	push	{r7, lr}
10001102:	b082      	sub	sp, #8
10001104:	af00      	add	r7, sp, #0
10001106:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputLow: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputLow(handler->gpio_port,handler->gpio_pin);
10001108:	687b      	ldr	r3, [r7, #4]
1000110a:	681a      	ldr	r2, [r3, #0]
1000110c:	687b      	ldr	r3, [r7, #4]
1000110e:	7b1b      	ldrb	r3, [r3, #12]
10001110:	1c10      	adds	r0, r2, #0
10001112:	1c19      	adds	r1, r3, #0
10001114:	f7ff ffd2 	bl	100010bc <XMC_GPIO_SetOutputLow>
}
10001118:	46bd      	mov	sp, r7
1000111a:	b002      	add	sp, #8
1000111c:	bd80      	pop	{r7, pc}
1000111e:	46c0      	nop			; (mov r8, r8)

10001120 <LED_Toggle_EverySec>:
      for(delay_count = 0;delay_count<0xfffff;delay_count++);
	  return (test);
  }

  void LED_Toggle_EverySec(void)
  {
10001120:	b580      	push	{r7, lr}
10001122:	af00      	add	r7, sp, #0
    // LED Toggle for every second
		//UART_Transmit(&UART_1, new_data,transmit_buf_size);
   // DIGITAL_IO_ToggleOutput(&VCC_LED_shtdwn);
    Offlight_zahler_write();
10001124:	f001 f908 	bl	10002338 <Offlight_zahler_write>
    firstuartBack ();
10001128:	f001 fa28 	bl	1000257c <firstuartBack>
    lightprog01 ();  //n+l
1000112c:	f000 f802 	bl	10001134 <lightprog01>
  ///  light_aus ();//n+l
	  /// analog_start ();
	//a  new_data_fill();
	//a	UART_Transmit(&UART_1, new_data,transmit_buf_size);
  }
10001130:	46bd      	mov	sp, r7
10001132:	bd80      	pop	{r7, pc}

10001134 <lightprog01>:
  //------------------------------------------
  void lightprog01 (void)//n+l
   {
10001134:	b580      	push	{r7, lr}
10001136:	af00      	add	r7, sp, #0

	  ++zahler_lightprog01;
10001138:	4b5d      	ldr	r3, [pc, #372]	; (100012b0 <lightprog01+0x17c>)
1000113a:	881b      	ldrh	r3, [r3, #0]
1000113c:	3301      	adds	r3, #1
1000113e:	b29a      	uxth	r2, r3
10001140:	4b5b      	ldr	r3, [pc, #364]	; (100012b0 <lightprog01+0x17c>)
10001142:	801a      	strh	r2, [r3, #0]
	  if ( zahler_lightprog01 == 101 )  //ende
10001144:	4b5a      	ldr	r3, [pc, #360]	; (100012b0 <lightprog01+0x17c>)
10001146:	881b      	ldrh	r3, [r3, #0]
10001148:	2b65      	cmp	r3, #101	; 0x65
1000114a:	d103      	bne.n	10001154 <lightprog01+0x20>
	 			 {
		  zahler_lightprog01 = 0;
1000114c:	4b58      	ldr	r3, [pc, #352]	; (100012b0 <lightprog01+0x17c>)
1000114e:	2200      	movs	r2, #0
10001150:	801a      	strh	r2, [r3, #0]
10001152:	e0ab      	b.n	100012ac <lightprog01+0x178>
	 			 }
	 			 else if (  zahler_lightprog01 == 20)
10001154:	4b56      	ldr	r3, [pc, #344]	; (100012b0 <lightprog01+0x17c>)
10001156:	881b      	ldrh	r3, [r3, #0]
10001158:	2b14      	cmp	r3, #20
1000115a:	d11c      	bne.n	10001196 <lightprog01+0x62>
	 			 {
	 				   	  PDM_DIMMED_LED_LAMP_0.config->led_intensity[0] = 0;
1000115c:	4b55      	ldr	r3, [pc, #340]	; (100012b4 <lightprog01+0x180>)
1000115e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10001160:	2200      	movs	r2, #0
10001162:	801a      	strh	r2, [r3, #0]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[1] = 0;
10001164:	4b53      	ldr	r3, [pc, #332]	; (100012b4 <lightprog01+0x180>)
10001166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10001168:	2200      	movs	r2, #0
1000116a:	805a      	strh	r2, [r3, #2]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[2] = 0;
1000116c:	4b51      	ldr	r3, [pc, #324]	; (100012b4 <lightprog01+0x180>)
1000116e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10001170:	2200      	movs	r2, #0
10001172:	809a      	strh	r2, [r3, #4]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[3] = 0;
10001174:	4b4f      	ldr	r3, [pc, #316]	; (100012b4 <lightprog01+0x180>)
10001176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10001178:	2200      	movs	r2, #0
1000117a:	80da      	strh	r2, [r3, #6]
	 				      PDM_DIMMED_LED_LAMP_SetColor(&PDM_DIMMED_LED_LAMP_0);
1000117c:	4b4d      	ldr	r3, [pc, #308]	; (100012b4 <lightprog01+0x180>)
1000117e:	1c18      	adds	r0, r3, #0
10001180:	f003 fd6e 	bl	10004c60 <PDM_DIMMED_LED_LAMP_SetColor>
	 				      PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv(&PDM_DIMMED_LED_LAMP_0,0x0,0x394);
10001184:	4a4b      	ldr	r2, [pc, #300]	; (100012b4 <lightprog01+0x180>)
10001186:	23e5      	movs	r3, #229	; 0xe5
10001188:	009b      	lsls	r3, r3, #2
1000118a:	1c10      	adds	r0, r2, #0
1000118c:	2100      	movs	r1, #0
1000118e:	1c1a      	adds	r2, r3, #0
10001190:	f003 fd9e 	bl	10004cd0 <PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv>
10001194:	e08a      	b.n	100012ac <lightprog01+0x178>
	 			 }
	 			 else if (  zahler_lightprog01 == 40 )
10001196:	4b46      	ldr	r3, [pc, #280]	; (100012b0 <lightprog01+0x17c>)
10001198:	881b      	ldrh	r3, [r3, #0]
1000119a:	2b28      	cmp	r3, #40	; 0x28
1000119c:	d11e      	bne.n	100011dc <lightprog01+0xa8>
	 			 {
	 				   	  PDM_DIMMED_LED_LAMP_0.config->led_intensity[0] = 1000;
1000119e:	4b45      	ldr	r3, [pc, #276]	; (100012b4 <lightprog01+0x180>)
100011a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100011a2:	22fa      	movs	r2, #250	; 0xfa
100011a4:	0092      	lsls	r2, r2, #2
100011a6:	801a      	strh	r2, [r3, #0]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[1] = 0;
100011a8:	4b42      	ldr	r3, [pc, #264]	; (100012b4 <lightprog01+0x180>)
100011aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100011ac:	2200      	movs	r2, #0
100011ae:	805a      	strh	r2, [r3, #2]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[2] = 1000;
100011b0:	4b40      	ldr	r3, [pc, #256]	; (100012b4 <lightprog01+0x180>)
100011b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100011b4:	22fa      	movs	r2, #250	; 0xfa
100011b6:	0092      	lsls	r2, r2, #2
100011b8:	809a      	strh	r2, [r3, #4]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[3] = 0;
100011ba:	4b3e      	ldr	r3, [pc, #248]	; (100012b4 <lightprog01+0x180>)
100011bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100011be:	2200      	movs	r2, #0
100011c0:	80da      	strh	r2, [r3, #6]
		 				  PDM_DIMMED_LED_LAMP_SetColor(&PDM_DIMMED_LED_LAMP_0);
100011c2:	4b3c      	ldr	r3, [pc, #240]	; (100012b4 <lightprog01+0x180>)
100011c4:	1c18      	adds	r0, r3, #0
100011c6:	f003 fd4b 	bl	10004c60 <PDM_DIMMED_LED_LAMP_SetColor>
			 			  PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv(&PDM_DIMMED_LED_LAMP_0,0x0,0x394);
100011ca:	4a3a      	ldr	r2, [pc, #232]	; (100012b4 <lightprog01+0x180>)
100011cc:	23e5      	movs	r3, #229	; 0xe5
100011ce:	009b      	lsls	r3, r3, #2
100011d0:	1c10      	adds	r0, r2, #0
100011d2:	2100      	movs	r1, #0
100011d4:	1c1a      	adds	r2, r3, #0
100011d6:	f003 fd7b 	bl	10004cd0 <PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv>
100011da:	e067      	b.n	100012ac <lightprog01+0x178>
	 			 }
	 			 else if ( zahler_lightprog01 == 60 )
100011dc:	4b34      	ldr	r3, [pc, #208]	; (100012b0 <lightprog01+0x17c>)
100011de:	881b      	ldrh	r3, [r3, #0]
100011e0:	2b3c      	cmp	r3, #60	; 0x3c
100011e2:	d11e      	bne.n	10001222 <lightprog01+0xee>
	 			 {
	 				   	  PDM_DIMMED_LED_LAMP_0.config->led_intensity[0] = 2000;
100011e4:	4b33      	ldr	r3, [pc, #204]	; (100012b4 <lightprog01+0x180>)
100011e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100011e8:	22fa      	movs	r2, #250	; 0xfa
100011ea:	00d2      	lsls	r2, r2, #3
100011ec:	801a      	strh	r2, [r3, #0]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[1] = 0;
100011ee:	4b31      	ldr	r3, [pc, #196]	; (100012b4 <lightprog01+0x180>)
100011f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100011f2:	2200      	movs	r2, #0
100011f4:	805a      	strh	r2, [r3, #2]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[2] = 2000;
100011f6:	4b2f      	ldr	r3, [pc, #188]	; (100012b4 <lightprog01+0x180>)
100011f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100011fa:	22fa      	movs	r2, #250	; 0xfa
100011fc:	00d2      	lsls	r2, r2, #3
100011fe:	809a      	strh	r2, [r3, #4]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[3] = 0;
10001200:	4b2c      	ldr	r3, [pc, #176]	; (100012b4 <lightprog01+0x180>)
10001202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10001204:	2200      	movs	r2, #0
10001206:	80da      	strh	r2, [r3, #6]
		 				  PDM_DIMMED_LED_LAMP_SetColor(&PDM_DIMMED_LED_LAMP_0);
10001208:	4b2a      	ldr	r3, [pc, #168]	; (100012b4 <lightprog01+0x180>)
1000120a:	1c18      	adds	r0, r3, #0
1000120c:	f003 fd28 	bl	10004c60 <PDM_DIMMED_LED_LAMP_SetColor>
			 			  PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv(&PDM_DIMMED_LED_LAMP_0,0x0,0x394);
10001210:	4a28      	ldr	r2, [pc, #160]	; (100012b4 <lightprog01+0x180>)
10001212:	23e5      	movs	r3, #229	; 0xe5
10001214:	009b      	lsls	r3, r3, #2
10001216:	1c10      	adds	r0, r2, #0
10001218:	2100      	movs	r1, #0
1000121a:	1c1a      	adds	r2, r3, #0
1000121c:	f003 fd58 	bl	10004cd0 <PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv>
10001220:	e044      	b.n	100012ac <lightprog01+0x178>
	 			 }
	 			 else if (  zahler_lightprog01 == 80 )
10001222:	4b23      	ldr	r3, [pc, #140]	; (100012b0 <lightprog01+0x17c>)
10001224:	881b      	ldrh	r3, [r3, #0]
10001226:	2b50      	cmp	r3, #80	; 0x50
10001228:	d11c      	bne.n	10001264 <lightprog01+0x130>
	 			 {
	 				   	  PDM_DIMMED_LED_LAMP_0.config->led_intensity[0] = 3000;
1000122a:	4b22      	ldr	r3, [pc, #136]	; (100012b4 <lightprog01+0x180>)
1000122c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1000122e:	4a22      	ldr	r2, [pc, #136]	; (100012b8 <lightprog01+0x184>)
10001230:	801a      	strh	r2, [r3, #0]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[1] = 3000;
10001232:	4b20      	ldr	r3, [pc, #128]	; (100012b4 <lightprog01+0x180>)
10001234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10001236:	4a20      	ldr	r2, [pc, #128]	; (100012b8 <lightprog01+0x184>)
10001238:	805a      	strh	r2, [r3, #2]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[2] = 3000;
1000123a:	4b1e      	ldr	r3, [pc, #120]	; (100012b4 <lightprog01+0x180>)
1000123c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1000123e:	4a1e      	ldr	r2, [pc, #120]	; (100012b8 <lightprog01+0x184>)
10001240:	809a      	strh	r2, [r3, #4]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[3] = 3000;
10001242:	4b1c      	ldr	r3, [pc, #112]	; (100012b4 <lightprog01+0x180>)
10001244:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10001246:	4a1c      	ldr	r2, [pc, #112]	; (100012b8 <lightprog01+0x184>)
10001248:	80da      	strh	r2, [r3, #6]
		 				  PDM_DIMMED_LED_LAMP_SetColor(&PDM_DIMMED_LED_LAMP_0);
1000124a:	4b1a      	ldr	r3, [pc, #104]	; (100012b4 <lightprog01+0x180>)
1000124c:	1c18      	adds	r0, r3, #0
1000124e:	f003 fd07 	bl	10004c60 <PDM_DIMMED_LED_LAMP_SetColor>
			 			  PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv(&PDM_DIMMED_LED_LAMP_0,0x0,0x394);
10001252:	4a18      	ldr	r2, [pc, #96]	; (100012b4 <lightprog01+0x180>)
10001254:	23e5      	movs	r3, #229	; 0xe5
10001256:	009b      	lsls	r3, r3, #2
10001258:	1c10      	adds	r0, r2, #0
1000125a:	2100      	movs	r1, #0
1000125c:	1c1a      	adds	r2, r3, #0
1000125e:	f003 fd37 	bl	10004cd0 <PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv>
10001262:	e023      	b.n	100012ac <lightprog01+0x178>
	 			 }
	 			 else if ( zahler_lightprog01 == 100 )
10001264:	4b12      	ldr	r3, [pc, #72]	; (100012b0 <lightprog01+0x17c>)
10001266:	881b      	ldrh	r3, [r3, #0]
10001268:	2b64      	cmp	r3, #100	; 0x64
1000126a:	d11f      	bne.n	100012ac <lightprog01+0x178>
	 			 {
	 				   	  PDM_DIMMED_LED_LAMP_0.config->led_intensity[0] = 4000;
1000126c:	4b11      	ldr	r3, [pc, #68]	; (100012b4 <lightprog01+0x180>)
1000126e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10001270:	22fa      	movs	r2, #250	; 0xfa
10001272:	0112      	lsls	r2, r2, #4
10001274:	801a      	strh	r2, [r3, #0]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[1] = 4000;
10001276:	4b0f      	ldr	r3, [pc, #60]	; (100012b4 <lightprog01+0x180>)
10001278:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1000127a:	22fa      	movs	r2, #250	; 0xfa
1000127c:	0112      	lsls	r2, r2, #4
1000127e:	805a      	strh	r2, [r3, #2]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[2] = 4000;
10001280:	4b0c      	ldr	r3, [pc, #48]	; (100012b4 <lightprog01+0x180>)
10001282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10001284:	22fa      	movs	r2, #250	; 0xfa
10001286:	0112      	lsls	r2, r2, #4
10001288:	809a      	strh	r2, [r3, #4]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[3] = 4000;
1000128a:	4b0a      	ldr	r3, [pc, #40]	; (100012b4 <lightprog01+0x180>)
1000128c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1000128e:	22fa      	movs	r2, #250	; 0xfa
10001290:	0112      	lsls	r2, r2, #4
10001292:	80da      	strh	r2, [r3, #6]
		 				  PDM_DIMMED_LED_LAMP_SetColor(&PDM_DIMMED_LED_LAMP_0);
10001294:	4b07      	ldr	r3, [pc, #28]	; (100012b4 <lightprog01+0x180>)
10001296:	1c18      	adds	r0, r3, #0
10001298:	f003 fce2 	bl	10004c60 <PDM_DIMMED_LED_LAMP_SetColor>
		 				  PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv(&PDM_DIMMED_LED_LAMP_0,0x0,0x394);
1000129c:	4a05      	ldr	r2, [pc, #20]	; (100012b4 <lightprog01+0x180>)
1000129e:	23e5      	movs	r3, #229	; 0xe5
100012a0:	009b      	lsls	r3, r3, #2
100012a2:	1c10      	adds	r0, r2, #0
100012a4:	2100      	movs	r1, #0
100012a6:	1c1a      	adds	r2, r3, #0
100012a8:	f003 fd12 	bl	10004cd0 <PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv>

				 {

				 }

   }
100012ac:	46bd      	mov	sp, r7
100012ae:	bd80      	pop	{r7, pc}
100012b0:	2000076a 	.word	0x2000076a
100012b4:	20000580 	.word	0x20000580
100012b8:	00000bb8 	.word	0x00000bb8

100012bc <SCU_0_IRQHandler>:

  }


 void UserIRQHandler(void)
  {
100012bc:	b580      	push	{r7, lr}
100012be:	af00      	add	r7, sp, #0
    //    resultA = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_ntc);
    //    resultB = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_U_in);
    //    resultC = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_I_ww);
     //   resultD = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_I_cw);
   	//  DIGITAL_IO_SetOutputLow(&DO_VCC_LED_shtdwn);
  }
100012c0:	46bd      	mov	sp, r7
100012c2:	bd80      	pop	{r7, pc}

100012c4 <new_data_fill>:

 void new_data_fill(void) // ausgabe über rxd
 {
100012c4:	b580      	push	{r7, lr}
100012c6:	af00      	add	r7, sp, #0
	 transmit_buf_size=11;
100012c8:	4b12      	ldr	r3, [pc, #72]	; (10001314 <new_data_fill+0x50>)
100012ca:	220b      	movs	r2, #11
100012cc:	701a      	strb	r2, [r3, #0]
	 new_data[0]=1;
100012ce:	4b12      	ldr	r3, [pc, #72]	; (10001318 <new_data_fill+0x54>)
100012d0:	2201      	movs	r2, #1
100012d2:	701a      	strb	r2, [r3, #0]
	 new_data[1]=2;
100012d4:	4b10      	ldr	r3, [pc, #64]	; (10001318 <new_data_fill+0x54>)
100012d6:	2202      	movs	r2, #2
100012d8:	705a      	strb	r2, [r3, #1]
	 new_data[2]=3;
100012da:	4b0f      	ldr	r3, [pc, #60]	; (10001318 <new_data_fill+0x54>)
100012dc:	2203      	movs	r2, #3
100012de:	709a      	strb	r2, [r3, #2]
	 new_data[3]=4;
100012e0:	4b0d      	ldr	r3, [pc, #52]	; (10001318 <new_data_fill+0x54>)
100012e2:	2204      	movs	r2, #4
100012e4:	70da      	strb	r2, [r3, #3]
	 new_data[4]=5;
100012e6:	4b0c      	ldr	r3, [pc, #48]	; (10001318 <new_data_fill+0x54>)
100012e8:	2205      	movs	r2, #5
100012ea:	711a      	strb	r2, [r3, #4]
	 new_data[5]=6;
100012ec:	4b0a      	ldr	r3, [pc, #40]	; (10001318 <new_data_fill+0x54>)
100012ee:	2206      	movs	r2, #6
100012f0:	715a      	strb	r2, [r3, #5]
 	 new_data[6]=7;
100012f2:	4b09      	ldr	r3, [pc, #36]	; (10001318 <new_data_fill+0x54>)
100012f4:	2207      	movs	r2, #7
100012f6:	719a      	strb	r2, [r3, #6]
 	 new_data[7]=8;
100012f8:	4b07      	ldr	r3, [pc, #28]	; (10001318 <new_data_fill+0x54>)
100012fa:	2208      	movs	r2, #8
100012fc:	71da      	strb	r2, [r3, #7]
 	 new_data[8]=9;
100012fe:	4b06      	ldr	r3, [pc, #24]	; (10001318 <new_data_fill+0x54>)
10001300:	2209      	movs	r2, #9
10001302:	721a      	strb	r2, [r3, #8]
 	 new_data[9]='a';
10001304:	4b04      	ldr	r3, [pc, #16]	; (10001318 <new_data_fill+0x54>)
10001306:	2261      	movs	r2, #97	; 0x61
10001308:	725a      	strb	r2, [r3, #9]
	 new_data[10]='b';
1000130a:	4b03      	ldr	r3, [pc, #12]	; (10001318 <new_data_fill+0x54>)
1000130c:	2262      	movs	r2, #98	; 0x62
1000130e:	729a      	strb	r2, [r3, #10]
 }
10001310:	46bd      	mov	sp, r7
10001312:	bd80      	pop	{r7, pc}
10001314:	20000550 	.word	0x20000550
10001318:	20000804 	.word	0x20000804

1000131c <new_data_BroadcastBack>:
	 new_data[10]=command_codeEnd;
 }

//------------------------------------------
 void new_data_BroadcastBack(void) // ausgabe über rxd
 {
1000131c:	b580      	push	{r7, lr}
1000131e:	af00      	add	r7, sp, #0

	 transmit_buf_size=11;
10001320:	4b19      	ldr	r3, [pc, #100]	; (10001388 <new_data_BroadcastBack+0x6c>)
10001322:	220b      	movs	r2, #11
10001324:	701a      	strb	r2, [r3, #0]
	 new_data[0]=command_code01;
10001326:	4b19      	ldr	r3, [pc, #100]	; (1000138c <new_data_BroadcastBack+0x70>)
10001328:	224c      	movs	r2, #76	; 0x4c
1000132a:	701a      	strb	r2, [r3, #0]
	 new_data[1]=command_code02;
1000132c:	4b17      	ldr	r3, [pc, #92]	; (1000138c <new_data_BroadcastBack+0x70>)
1000132e:	2249      	movs	r2, #73	; 0x49
10001330:	705a      	strb	r2, [r3, #1]
	 new_data[2]=command_code03;
10001332:	4b16      	ldr	r3, [pc, #88]	; (1000138c <new_data_BroadcastBack+0x70>)
10001334:	224e      	movs	r2, #78	; 0x4e
10001336:	709a      	strb	r2, [r3, #2]
	 new_data[3]=node_id;
10001338:	4b15      	ldr	r3, [pc, #84]	; (10001390 <new_data_BroadcastBack+0x74>)
1000133a:	781a      	ldrb	r2, [r3, #0]
1000133c:	4b13      	ldr	r3, [pc, #76]	; (1000138c <new_data_BroadcastBack+0x70>)
1000133e:	70da      	strb	r2, [r3, #3]
	 new_data[4]=transmit_buf_size;
10001340:	4b11      	ldr	r3, [pc, #68]	; (10001388 <new_data_BroadcastBack+0x6c>)
10001342:	781a      	ldrb	r2, [r3, #0]
10001344:	4b11      	ldr	r3, [pc, #68]	; (1000138c <new_data_BroadcastBack+0x70>)
10001346:	711a      	strb	r2, [r3, #4]
	 new_data[5]=command_BroadcastBack;
10001348:	4b10      	ldr	r3, [pc, #64]	; (1000138c <new_data_BroadcastBack+0x70>)
1000134a:	226f      	movs	r2, #111	; 0x6f
1000134c:	715a      	strb	r2, [r3, #5]
 	 new_data[6]= 	Ser_NrH  / 0x100; //highbyte
1000134e:	4b11      	ldr	r3, [pc, #68]	; (10001394 <new_data_BroadcastBack+0x78>)
10001350:	881b      	ldrh	r3, [r3, #0]
10001352:	0a1b      	lsrs	r3, r3, #8
10001354:	b29b      	uxth	r3, r3
10001356:	b2da      	uxtb	r2, r3
10001358:	4b0c      	ldr	r3, [pc, #48]	; (1000138c <new_data_BroadcastBack+0x70>)
1000135a:	719a      	strb	r2, [r3, #6]
 	 new_data[7]= 	Ser_NrH  & 0xff; //highbyte
1000135c:	4b0d      	ldr	r3, [pc, #52]	; (10001394 <new_data_BroadcastBack+0x78>)
1000135e:	881b      	ldrh	r3, [r3, #0]
10001360:	b2da      	uxtb	r2, r3
10001362:	4b0a      	ldr	r3, [pc, #40]	; (1000138c <new_data_BroadcastBack+0x70>)
10001364:	71da      	strb	r2, [r3, #7]
 	 new_data[8]= 	Ser_NrL  / 0x100; //highbyte
10001366:	4b0c      	ldr	r3, [pc, #48]	; (10001398 <new_data_BroadcastBack+0x7c>)
10001368:	881b      	ldrh	r3, [r3, #0]
1000136a:	0a1b      	lsrs	r3, r3, #8
1000136c:	b29b      	uxth	r3, r3
1000136e:	b2da      	uxtb	r2, r3
10001370:	4b06      	ldr	r3, [pc, #24]	; (1000138c <new_data_BroadcastBack+0x70>)
10001372:	721a      	strb	r2, [r3, #8]
 	 new_data[9]= 	Ser_NrL  & 0xff; //lowbyte
10001374:	4b08      	ldr	r3, [pc, #32]	; (10001398 <new_data_BroadcastBack+0x7c>)
10001376:	881b      	ldrh	r3, [r3, #0]
10001378:	b2da      	uxtb	r2, r3
1000137a:	4b04      	ldr	r3, [pc, #16]	; (1000138c <new_data_BroadcastBack+0x70>)
1000137c:	725a      	strb	r2, [r3, #9]
	 new_data[10]=command_codeEnd;
1000137e:	4b03      	ldr	r3, [pc, #12]	; (1000138c <new_data_BroadcastBack+0x70>)
10001380:	22ff      	movs	r2, #255	; 0xff
10001382:	729a      	strb	r2, [r3, #10]
 }
10001384:	46bd      	mov	sp, r7
10001386:	bd80      	pop	{r7, pc}
10001388:	20000550 	.word	0x20000550
1000138c:	20000804 	.word	0x20000804
10001390:	20000836 	.word	0x20000836
10001394:	20000830 	.word	0x20000830
10001398:	200008a8 	.word	0x200008a8

1000139c <new_data_analog1Back>:
 //------------------------------------------
 void new_data_analog1Back(void) // ausgabe über rxd
 {
1000139c:	b580      	push	{r7, lr}
1000139e:	af00      	add	r7, sp, #0
	 transmit_buf_size=11;
100013a0:	4b19      	ldr	r3, [pc, #100]	; (10001408 <new_data_analog1Back+0x6c>)
100013a2:	220b      	movs	r2, #11
100013a4:	701a      	strb	r2, [r3, #0]
	 new_data[0]=command_code01;
100013a6:	4b19      	ldr	r3, [pc, #100]	; (1000140c <new_data_analog1Back+0x70>)
100013a8:	224c      	movs	r2, #76	; 0x4c
100013aa:	701a      	strb	r2, [r3, #0]
	 new_data[1]=command_code02;
100013ac:	4b17      	ldr	r3, [pc, #92]	; (1000140c <new_data_analog1Back+0x70>)
100013ae:	2249      	movs	r2, #73	; 0x49
100013b0:	705a      	strb	r2, [r3, #1]
	 new_data[2]=command_code03;
100013b2:	4b16      	ldr	r3, [pc, #88]	; (1000140c <new_data_analog1Back+0x70>)
100013b4:	224e      	movs	r2, #78	; 0x4e
100013b6:	709a      	strb	r2, [r3, #2]
	 new_data[3]=node_id;
100013b8:	4b15      	ldr	r3, [pc, #84]	; (10001410 <new_data_analog1Back+0x74>)
100013ba:	781a      	ldrb	r2, [r3, #0]
100013bc:	4b13      	ldr	r3, [pc, #76]	; (1000140c <new_data_analog1Back+0x70>)
100013be:	70da      	strb	r2, [r3, #3]
	 new_data[4]=transmit_buf_size;
100013c0:	4b11      	ldr	r3, [pc, #68]	; (10001408 <new_data_analog1Back+0x6c>)
100013c2:	781a      	ldrb	r2, [r3, #0]
100013c4:	4b11      	ldr	r3, [pc, #68]	; (1000140c <new_data_analog1Back+0x70>)
100013c6:	711a      	strb	r2, [r3, #4]
	 new_data[5]=command_ana1Back;
100013c8:	4b10      	ldr	r3, [pc, #64]	; (1000140c <new_data_analog1Back+0x70>)
100013ca:	2261      	movs	r2, #97	; 0x61
100013cc:	715a      	strb	r2, [r3, #5]
 	 new_data[6]= 	resultA2  / 256; //highbyte
100013ce:	4b11      	ldr	r3, [pc, #68]	; (10001414 <new_data_analog1Back+0x78>)
100013d0:	881b      	ldrh	r3, [r3, #0]
100013d2:	0a1b      	lsrs	r3, r3, #8
100013d4:	b29b      	uxth	r3, r3
100013d6:	b2da      	uxtb	r2, r3
100013d8:	4b0c      	ldr	r3, [pc, #48]	; (1000140c <new_data_analog1Back+0x70>)
100013da:	719a      	strb	r2, [r3, #6]
 	 new_data[7]= 	resultA2  & 0xff; //lowbyte
100013dc:	4b0d      	ldr	r3, [pc, #52]	; (10001414 <new_data_analog1Back+0x78>)
100013de:	881b      	ldrh	r3, [r3, #0]
100013e0:	b2da      	uxtb	r2, r3
100013e2:	4b0a      	ldr	r3, [pc, #40]	; (1000140c <new_data_analog1Back+0x70>)
100013e4:	71da      	strb	r2, [r3, #7]
 	 new_data[8]= 	resultB2 / 256; //highbyte
100013e6:	4b0c      	ldr	r3, [pc, #48]	; (10001418 <new_data_analog1Back+0x7c>)
100013e8:	881b      	ldrh	r3, [r3, #0]
100013ea:	0a1b      	lsrs	r3, r3, #8
100013ec:	b29b      	uxth	r3, r3
100013ee:	b2da      	uxtb	r2, r3
100013f0:	4b06      	ldr	r3, [pc, #24]	; (1000140c <new_data_analog1Back+0x70>)
100013f2:	721a      	strb	r2, [r3, #8]
 	 new_data[9]= 	resultB2  & 0xff; //lowbyte
100013f4:	4b08      	ldr	r3, [pc, #32]	; (10001418 <new_data_analog1Back+0x7c>)
100013f6:	881b      	ldrh	r3, [r3, #0]
100013f8:	b2da      	uxtb	r2, r3
100013fa:	4b04      	ldr	r3, [pc, #16]	; (1000140c <new_data_analog1Back+0x70>)
100013fc:	725a      	strb	r2, [r3, #9]
	 new_data[10]=command_codeEnd;
100013fe:	4b03      	ldr	r3, [pc, #12]	; (1000140c <new_data_analog1Back+0x70>)
10001400:	22ff      	movs	r2, #255	; 0xff
10001402:	729a      	strb	r2, [r3, #10]
 }
10001404:	46bd      	mov	sp, r7
10001406:	bd80      	pop	{r7, pc}
10001408:	20000550 	.word	0x20000550
1000140c:	20000804 	.word	0x20000804
10001410:	20000836 	.word	0x20000836
10001414:	200008fe 	.word	0x200008fe
10001418:	200007fe 	.word	0x200007fe

1000141c <new_data_analog2Back>:
 //------------------------------------------------------

 void new_data_analog2Back(void) // ausgabe über rxd
 {
1000141c:	b580      	push	{r7, lr}
1000141e:	af00      	add	r7, sp, #0
	 transmit_buf_size=11;
10001420:	4b19      	ldr	r3, [pc, #100]	; (10001488 <new_data_analog2Back+0x6c>)
10001422:	220b      	movs	r2, #11
10001424:	701a      	strb	r2, [r3, #0]
	 new_data[0]=command_code01;
10001426:	4b19      	ldr	r3, [pc, #100]	; (1000148c <new_data_analog2Back+0x70>)
10001428:	224c      	movs	r2, #76	; 0x4c
1000142a:	701a      	strb	r2, [r3, #0]
	 new_data[1]=command_code02;
1000142c:	4b17      	ldr	r3, [pc, #92]	; (1000148c <new_data_analog2Back+0x70>)
1000142e:	2249      	movs	r2, #73	; 0x49
10001430:	705a      	strb	r2, [r3, #1]
	 new_data[2]=command_code03;
10001432:	4b16      	ldr	r3, [pc, #88]	; (1000148c <new_data_analog2Back+0x70>)
10001434:	224e      	movs	r2, #78	; 0x4e
10001436:	709a      	strb	r2, [r3, #2]
	 new_data[3]=node_id;
10001438:	4b15      	ldr	r3, [pc, #84]	; (10001490 <new_data_analog2Back+0x74>)
1000143a:	781a      	ldrb	r2, [r3, #0]
1000143c:	4b13      	ldr	r3, [pc, #76]	; (1000148c <new_data_analog2Back+0x70>)
1000143e:	70da      	strb	r2, [r3, #3]
	 new_data[4]=transmit_buf_size;
10001440:	4b11      	ldr	r3, [pc, #68]	; (10001488 <new_data_analog2Back+0x6c>)
10001442:	781a      	ldrb	r2, [r3, #0]
10001444:	4b11      	ldr	r3, [pc, #68]	; (1000148c <new_data_analog2Back+0x70>)
10001446:	711a      	strb	r2, [r3, #4]
	 new_data[5]=command_ana2Back;
10001448:	4b10      	ldr	r3, [pc, #64]	; (1000148c <new_data_analog2Back+0x70>)
1000144a:	2262      	movs	r2, #98	; 0x62
1000144c:	715a      	strb	r2, [r3, #5]
 	 new_data[6]= 	resultC2  / 256; //highbyteresultD2
1000144e:	4b11      	ldr	r3, [pc, #68]	; (10001494 <new_data_analog2Back+0x78>)
10001450:	881b      	ldrh	r3, [r3, #0]
10001452:	0a1b      	lsrs	r3, r3, #8
10001454:	b29b      	uxth	r3, r3
10001456:	b2da      	uxtb	r2, r3
10001458:	4b0c      	ldr	r3, [pc, #48]	; (1000148c <new_data_analog2Back+0x70>)
1000145a:	719a      	strb	r2, [r3, #6]
 	 new_data[7]= 	resultC2  & 0xff; //lowbyte
1000145c:	4b0d      	ldr	r3, [pc, #52]	; (10001494 <new_data_analog2Back+0x78>)
1000145e:	881b      	ldrh	r3, [r3, #0]
10001460:	b2da      	uxtb	r2, r3
10001462:	4b0a      	ldr	r3, [pc, #40]	; (1000148c <new_data_analog2Back+0x70>)
10001464:	71da      	strb	r2, [r3, #7]
 	 new_data[8]= 	resultD2 / 256; //highbyte
10001466:	4b0c      	ldr	r3, [pc, #48]	; (10001498 <new_data_analog2Back+0x7c>)
10001468:	881b      	ldrh	r3, [r3, #0]
1000146a:	0a1b      	lsrs	r3, r3, #8
1000146c:	b29b      	uxth	r3, r3
1000146e:	b2da      	uxtb	r2, r3
10001470:	4b06      	ldr	r3, [pc, #24]	; (1000148c <new_data_analog2Back+0x70>)
10001472:	721a      	strb	r2, [r3, #8]
 	 new_data[9]= 	resultD2  & 0xff; //lowbyte
10001474:	4b08      	ldr	r3, [pc, #32]	; (10001498 <new_data_analog2Back+0x7c>)
10001476:	881b      	ldrh	r3, [r3, #0]
10001478:	b2da      	uxtb	r2, r3
1000147a:	4b04      	ldr	r3, [pc, #16]	; (1000148c <new_data_analog2Back+0x70>)
1000147c:	725a      	strb	r2, [r3, #9]
	 new_data[10]=command_codeEnd;
1000147e:	4b03      	ldr	r3, [pc, #12]	; (1000148c <new_data_analog2Back+0x70>)
10001480:	22ff      	movs	r2, #255	; 0xff
10001482:	729a      	strb	r2, [r3, #10]
 }
10001484:	46bd      	mov	sp, r7
10001486:	bd80      	pop	{r7, pc}
10001488:	20000550 	.word	0x20000550
1000148c:	20000804 	.word	0x20000804
10001490:	20000836 	.word	0x20000836
10001494:	200007f6 	.word	0x200007f6
10001498:	20000820 	.word	0x20000820

1000149c <new_data_aktLichtBack>:
 //------------------------------------------------------

 void new_data_aktLichtBack(void) // ausgabe über rxd
 {
1000149c:	b580      	push	{r7, lr}
1000149e:	af00      	add	r7, sp, #0
	 transmit_buf_size=11;
100014a0:	4b19      	ldr	r3, [pc, #100]	; (10001508 <new_data_aktLichtBack+0x6c>)
100014a2:	220b      	movs	r2, #11
100014a4:	701a      	strb	r2, [r3, #0]
	 new_data[0]=command_code01;
100014a6:	4b19      	ldr	r3, [pc, #100]	; (1000150c <new_data_aktLichtBack+0x70>)
100014a8:	224c      	movs	r2, #76	; 0x4c
100014aa:	701a      	strb	r2, [r3, #0]
	 new_data[1]=command_code02;
100014ac:	4b17      	ldr	r3, [pc, #92]	; (1000150c <new_data_aktLichtBack+0x70>)
100014ae:	2249      	movs	r2, #73	; 0x49
100014b0:	705a      	strb	r2, [r3, #1]
	 new_data[2]=command_code03;
100014b2:	4b16      	ldr	r3, [pc, #88]	; (1000150c <new_data_aktLichtBack+0x70>)
100014b4:	224e      	movs	r2, #78	; 0x4e
100014b6:	709a      	strb	r2, [r3, #2]
	 new_data[3]=node_id;
100014b8:	4b15      	ldr	r3, [pc, #84]	; (10001510 <new_data_aktLichtBack+0x74>)
100014ba:	781a      	ldrb	r2, [r3, #0]
100014bc:	4b13      	ldr	r3, [pc, #76]	; (1000150c <new_data_aktLichtBack+0x70>)
100014be:	70da      	strb	r2, [r3, #3]
	 new_data[4]=transmit_buf_size;
100014c0:	4b11      	ldr	r3, [pc, #68]	; (10001508 <new_data_aktLichtBack+0x6c>)
100014c2:	781a      	ldrb	r2, [r3, #0]
100014c4:	4b11      	ldr	r3, [pc, #68]	; (1000150c <new_data_aktLichtBack+0x70>)
100014c6:	711a      	strb	r2, [r3, #4]
	 new_data[5]=command_aktLichtBack;
100014c8:	4b10      	ldr	r3, [pc, #64]	; (1000150c <new_data_aktLichtBack+0x70>)
100014ca:	2266      	movs	r2, #102	; 0x66
100014cc:	715a      	strb	r2, [r3, #5]
 	 new_data[6]= 	dimAkt_Ww  / 256; //highbyte
100014ce:	4b11      	ldr	r3, [pc, #68]	; (10001514 <new_data_aktLichtBack+0x78>)
100014d0:	881b      	ldrh	r3, [r3, #0]
100014d2:	0a1b      	lsrs	r3, r3, #8
100014d4:	b29b      	uxth	r3, r3
100014d6:	b2da      	uxtb	r2, r3
100014d8:	4b0c      	ldr	r3, [pc, #48]	; (1000150c <new_data_aktLichtBack+0x70>)
100014da:	719a      	strb	r2, [r3, #6]
 	 new_data[7]= 	dimAkt_Ww  & 0xff; //lowbyte
100014dc:	4b0d      	ldr	r3, [pc, #52]	; (10001514 <new_data_aktLichtBack+0x78>)
100014de:	881b      	ldrh	r3, [r3, #0]
100014e0:	b2da      	uxtb	r2, r3
100014e2:	4b0a      	ldr	r3, [pc, #40]	; (1000150c <new_data_aktLichtBack+0x70>)
100014e4:	71da      	strb	r2, [r3, #7]
 	 new_data[8]= 	dimAkt_Cw / 256; //highbyte
100014e6:	4b0c      	ldr	r3, [pc, #48]	; (10001518 <new_data_aktLichtBack+0x7c>)
100014e8:	881b      	ldrh	r3, [r3, #0]
100014ea:	0a1b      	lsrs	r3, r3, #8
100014ec:	b29b      	uxth	r3, r3
100014ee:	b2da      	uxtb	r2, r3
100014f0:	4b06      	ldr	r3, [pc, #24]	; (1000150c <new_data_aktLichtBack+0x70>)
100014f2:	721a      	strb	r2, [r3, #8]
 	 new_data[9]= 	dimAkt_Cw  & 0xff; //lowbyte
100014f4:	4b08      	ldr	r3, [pc, #32]	; (10001518 <new_data_aktLichtBack+0x7c>)
100014f6:	881b      	ldrh	r3, [r3, #0]
100014f8:	b2da      	uxtb	r2, r3
100014fa:	4b04      	ldr	r3, [pc, #16]	; (1000150c <new_data_aktLichtBack+0x70>)
100014fc:	725a      	strb	r2, [r3, #9]
	 new_data[10]=command_codeEnd;
100014fe:	4b03      	ldr	r3, [pc, #12]	; (1000150c <new_data_aktLichtBack+0x70>)
10001500:	22ff      	movs	r2, #255	; 0xff
10001502:	729a      	strb	r2, [r3, #10]
 }
10001504:	46bd      	mov	sp, r7
10001506:	bd80      	pop	{r7, pc}
10001508:	20000550 	.word	0x20000550
1000150c:	20000804 	.word	0x20000804
10001510:	20000836 	.word	0x20000836
10001514:	200008ac 	.word	0x200008ac
10001518:	200008c0 	.word	0x200008c0

1000151c <new_data_offLichtBack>:
 //------------------------------------------------------

 void new_data_offLichtBack(void) // ausgabe über rxd
 {
1000151c:	b580      	push	{r7, lr}
1000151e:	af00      	add	r7, sp, #0
	 transmit_buf_size=13;
10001520:	4b1d      	ldr	r3, [pc, #116]	; (10001598 <new_data_offLichtBack+0x7c>)
10001522:	220d      	movs	r2, #13
10001524:	701a      	strb	r2, [r3, #0]
	 new_data[0]=command_code01;
10001526:	4b1d      	ldr	r3, [pc, #116]	; (1000159c <new_data_offLichtBack+0x80>)
10001528:	224c      	movs	r2, #76	; 0x4c
1000152a:	701a      	strb	r2, [r3, #0]
	 new_data[1]=command_code02;
1000152c:	4b1b      	ldr	r3, [pc, #108]	; (1000159c <new_data_offLichtBack+0x80>)
1000152e:	2249      	movs	r2, #73	; 0x49
10001530:	705a      	strb	r2, [r3, #1]
	 new_data[2]=command_code03;
10001532:	4b1a      	ldr	r3, [pc, #104]	; (1000159c <new_data_offLichtBack+0x80>)
10001534:	224e      	movs	r2, #78	; 0x4e
10001536:	709a      	strb	r2, [r3, #2]
	 new_data[3]=node_id;
10001538:	4b19      	ldr	r3, [pc, #100]	; (100015a0 <new_data_offLichtBack+0x84>)
1000153a:	781a      	ldrb	r2, [r3, #0]
1000153c:	4b17      	ldr	r3, [pc, #92]	; (1000159c <new_data_offLichtBack+0x80>)
1000153e:	70da      	strb	r2, [r3, #3]
	 new_data[4]=transmit_buf_size;
10001540:	4b15      	ldr	r3, [pc, #84]	; (10001598 <new_data_offLichtBack+0x7c>)
10001542:	781a      	ldrb	r2, [r3, #0]
10001544:	4b15      	ldr	r3, [pc, #84]	; (1000159c <new_data_offLichtBack+0x80>)
10001546:	711a      	strb	r2, [r3, #4]
	 new_data[5]=command_offLichtBack;
10001548:	4b14      	ldr	r3, [pc, #80]	; (1000159c <new_data_offLichtBack+0x80>)
1000154a:	2267      	movs	r2, #103	; 0x67
1000154c:	715a      	strb	r2, [r3, #5]
 	 new_data[6]= 	dimOff_Ww  / 256; //highbyte
1000154e:	4b15      	ldr	r3, [pc, #84]	; (100015a4 <new_data_offLichtBack+0x88>)
10001550:	881b      	ldrh	r3, [r3, #0]
10001552:	0a1b      	lsrs	r3, r3, #8
10001554:	b29b      	uxth	r3, r3
10001556:	b2da      	uxtb	r2, r3
10001558:	4b10      	ldr	r3, [pc, #64]	; (1000159c <new_data_offLichtBack+0x80>)
1000155a:	719a      	strb	r2, [r3, #6]
 	 new_data[7]= 	dimOff_Ww  & 0xff; //lowbyte
1000155c:	4b11      	ldr	r3, [pc, #68]	; (100015a4 <new_data_offLichtBack+0x88>)
1000155e:	881b      	ldrh	r3, [r3, #0]
10001560:	b2da      	uxtb	r2, r3
10001562:	4b0e      	ldr	r3, [pc, #56]	; (1000159c <new_data_offLichtBack+0x80>)
10001564:	71da      	strb	r2, [r3, #7]
 	 new_data[8]= 	dimOff_Cw  / 256; //highbyte
10001566:	4b10      	ldr	r3, [pc, #64]	; (100015a8 <new_data_offLichtBack+0x8c>)
10001568:	881b      	ldrh	r3, [r3, #0]
1000156a:	0a1b      	lsrs	r3, r3, #8
1000156c:	b29b      	uxth	r3, r3
1000156e:	b2da      	uxtb	r2, r3
10001570:	4b0a      	ldr	r3, [pc, #40]	; (1000159c <new_data_offLichtBack+0x80>)
10001572:	721a      	strb	r2, [r3, #8]
 	 new_data[9]= 	dimOff_Cw  & 0xff; //lowbyte
10001574:	4b0c      	ldr	r3, [pc, #48]	; (100015a8 <new_data_offLichtBack+0x8c>)
10001576:	881b      	ldrh	r3, [r3, #0]
10001578:	b2da      	uxtb	r2, r3
1000157a:	4b08      	ldr	r3, [pc, #32]	; (1000159c <new_data_offLichtBack+0x80>)
1000157c:	725a      	strb	r2, [r3, #9]
 	 new_data[10]= 	RegOnOff ; //
1000157e:	4b0b      	ldr	r3, [pc, #44]	; (100015ac <new_data_offLichtBack+0x90>)
10001580:	781a      	ldrb	r2, [r3, #0]
10001582:	4b06      	ldr	r3, [pc, #24]	; (1000159c <new_data_offLichtBack+0x80>)
10001584:	729a      	strb	r2, [r3, #10]
 	 new_data[11]= 	RegOnOff2 ;
10001586:	4b0a      	ldr	r3, [pc, #40]	; (100015b0 <new_data_offLichtBack+0x94>)
10001588:	781a      	ldrb	r2, [r3, #0]
1000158a:	4b04      	ldr	r3, [pc, #16]	; (1000159c <new_data_offLichtBack+0x80>)
1000158c:	72da      	strb	r2, [r3, #11]
	 new_data[12]=command_codeEnd;
1000158e:	4b03      	ldr	r3, [pc, #12]	; (1000159c <new_data_offLichtBack+0x80>)
10001590:	22ff      	movs	r2, #255	; 0xff
10001592:	731a      	strb	r2, [r3, #12]
 }
10001594:	46bd      	mov	sp, r7
10001596:	bd80      	pop	{r7, pc}
10001598:	20000550 	.word	0x20000550
1000159c:	20000804 	.word	0x20000804
100015a0:	20000836 	.word	0x20000836
100015a4:	20000900 	.word	0x20000900
100015a8:	20000864 	.word	0x20000864
100015ac:	2000085a 	.word	0x2000085a
100015b0:	20000818 	.word	0x20000818

100015b4 <new_data_Bright_Color_Back>:
 //------------------------------------------------------

  void new_data_Bright_Color_Back(void) // ausgabe über rxd
  {
100015b4:	b580      	push	{r7, lr}
100015b6:	af00      	add	r7, sp, #0
 	 transmit_buf_size=11;
100015b8:	4b19      	ldr	r3, [pc, #100]	; (10001620 <new_data_Bright_Color_Back+0x6c>)
100015ba:	220b      	movs	r2, #11
100015bc:	701a      	strb	r2, [r3, #0]
 	 new_data[0]=command_code01;
100015be:	4b19      	ldr	r3, [pc, #100]	; (10001624 <new_data_Bright_Color_Back+0x70>)
100015c0:	224c      	movs	r2, #76	; 0x4c
100015c2:	701a      	strb	r2, [r3, #0]
 	 new_data[1]=command_code02;
100015c4:	4b17      	ldr	r3, [pc, #92]	; (10001624 <new_data_Bright_Color_Back+0x70>)
100015c6:	2249      	movs	r2, #73	; 0x49
100015c8:	705a      	strb	r2, [r3, #1]
 	 new_data[2]=command_code03;
100015ca:	4b16      	ldr	r3, [pc, #88]	; (10001624 <new_data_Bright_Color_Back+0x70>)
100015cc:	224e      	movs	r2, #78	; 0x4e
100015ce:	709a      	strb	r2, [r3, #2]
 	 new_data[3]=node_id;
100015d0:	4b15      	ldr	r3, [pc, #84]	; (10001628 <new_data_Bright_Color_Back+0x74>)
100015d2:	781a      	ldrb	r2, [r3, #0]
100015d4:	4b13      	ldr	r3, [pc, #76]	; (10001624 <new_data_Bright_Color_Back+0x70>)
100015d6:	70da      	strb	r2, [r3, #3]
 	 new_data[4]=transmit_buf_size;
100015d8:	4b11      	ldr	r3, [pc, #68]	; (10001620 <new_data_Bright_Color_Back+0x6c>)
100015da:	781a      	ldrb	r2, [r3, #0]
100015dc:	4b11      	ldr	r3, [pc, #68]	; (10001624 <new_data_Bright_Color_Back+0x70>)
100015de:	711a      	strb	r2, [r3, #4]
 	 new_data[5]=command_Bright_Color_Back;
100015e0:	4b10      	ldr	r3, [pc, #64]	; (10001624 <new_data_Bright_Color_Back+0x70>)
100015e2:	2268      	movs	r2, #104	; 0x68
100015e4:	715a      	strb	r2, [r3, #5]
  	 new_data[6]= 	Brightness_Gen  / 256; //highbyte
100015e6:	4b11      	ldr	r3, [pc, #68]	; (1000162c <new_data_Bright_Color_Back+0x78>)
100015e8:	881b      	ldrh	r3, [r3, #0]
100015ea:	0a1b      	lsrs	r3, r3, #8
100015ec:	b29b      	uxth	r3, r3
100015ee:	b2da      	uxtb	r2, r3
100015f0:	4b0c      	ldr	r3, [pc, #48]	; (10001624 <new_data_Bright_Color_Back+0x70>)
100015f2:	719a      	strb	r2, [r3, #6]
  	 new_data[7]= 	Brightness_Gen  & 0xff; //lowbyte
100015f4:	4b0d      	ldr	r3, [pc, #52]	; (1000162c <new_data_Bright_Color_Back+0x78>)
100015f6:	881b      	ldrh	r3, [r3, #0]
100015f8:	b2da      	uxtb	r2, r3
100015fa:	4b0a      	ldr	r3, [pc, #40]	; (10001624 <new_data_Bright_Color_Back+0x70>)
100015fc:	71da      	strb	r2, [r3, #7]
  	 new_data[8]= 	ColorQuot_Gen / 256; //highbyte
100015fe:	4b0c      	ldr	r3, [pc, #48]	; (10001630 <new_data_Bright_Color_Back+0x7c>)
10001600:	881b      	ldrh	r3, [r3, #0]
10001602:	0a1b      	lsrs	r3, r3, #8
10001604:	b29b      	uxth	r3, r3
10001606:	b2da      	uxtb	r2, r3
10001608:	4b06      	ldr	r3, [pc, #24]	; (10001624 <new_data_Bright_Color_Back+0x70>)
1000160a:	721a      	strb	r2, [r3, #8]
  	 new_data[9]= 	ColorQuot_Gen  & 0xff; //lowbyte
1000160c:	4b08      	ldr	r3, [pc, #32]	; (10001630 <new_data_Bright_Color_Back+0x7c>)
1000160e:	881b      	ldrh	r3, [r3, #0]
10001610:	b2da      	uxtb	r2, r3
10001612:	4b04      	ldr	r3, [pc, #16]	; (10001624 <new_data_Bright_Color_Back+0x70>)
10001614:	725a      	strb	r2, [r3, #9]
 	 new_data[10]=command_codeEnd;
10001616:	4b03      	ldr	r3, [pc, #12]	; (10001624 <new_data_Bright_Color_Back+0x70>)
10001618:	22ff      	movs	r2, #255	; 0xff
1000161a:	729a      	strb	r2, [r3, #10]
  }
1000161c:	46bd      	mov	sp, r7
1000161e:	bd80      	pop	{r7, pc}
10001620:	20000550 	.word	0x20000550
10001624:	20000804 	.word	0x20000804
10001628:	20000836 	.word	0x20000836
1000162c:	2000054c 	.word	0x2000054c
10001630:	2000054e 	.word	0x2000054e

10001634 <new_data_Quot_Walk_Back>:
  //------------------------------------------------------

  void new_data_Quot_Walk_Back(void) // ausgabe über rxd
  {
10001634:	b580      	push	{r7, lr}
10001636:	af00      	add	r7, sp, #0
 	 transmit_buf_size=11;
10001638:	4b19      	ldr	r3, [pc, #100]	; (100016a0 <new_data_Quot_Walk_Back+0x6c>)
1000163a:	220b      	movs	r2, #11
1000163c:	701a      	strb	r2, [r3, #0]
 	 new_data[0]=command_code01;
1000163e:	4b19      	ldr	r3, [pc, #100]	; (100016a4 <new_data_Quot_Walk_Back+0x70>)
10001640:	224c      	movs	r2, #76	; 0x4c
10001642:	701a      	strb	r2, [r3, #0]
 	 new_data[1]=command_code02;
10001644:	4b17      	ldr	r3, [pc, #92]	; (100016a4 <new_data_Quot_Walk_Back+0x70>)
10001646:	2249      	movs	r2, #73	; 0x49
10001648:	705a      	strb	r2, [r3, #1]
 	 new_data[2]=command_code03;
1000164a:	4b16      	ldr	r3, [pc, #88]	; (100016a4 <new_data_Quot_Walk_Back+0x70>)
1000164c:	224e      	movs	r2, #78	; 0x4e
1000164e:	709a      	strb	r2, [r3, #2]
 	 new_data[3]=node_id;
10001650:	4b15      	ldr	r3, [pc, #84]	; (100016a8 <new_data_Quot_Walk_Back+0x74>)
10001652:	781a      	ldrb	r2, [r3, #0]
10001654:	4b13      	ldr	r3, [pc, #76]	; (100016a4 <new_data_Quot_Walk_Back+0x70>)
10001656:	70da      	strb	r2, [r3, #3]
 	 new_data[4]=transmit_buf_size;
10001658:	4b11      	ldr	r3, [pc, #68]	; (100016a0 <new_data_Quot_Walk_Back+0x6c>)
1000165a:	781a      	ldrb	r2, [r3, #0]
1000165c:	4b11      	ldr	r3, [pc, #68]	; (100016a4 <new_data_Quot_Walk_Back+0x70>)
1000165e:	711a      	strb	r2, [r3, #4]
 	 new_data[5]=command_Quot_Walk_Back;
10001660:	4b10      	ldr	r3, [pc, #64]	; (100016a4 <new_data_Quot_Walk_Back+0x70>)
10001662:	2269      	movs	r2, #105	; 0x69
10001664:	715a      	strb	r2, [r3, #5]
  	 new_data[6]= 	linearwalk_gen  / 256; //highbyte
10001666:	4b11      	ldr	r3, [pc, #68]	; (100016ac <new_data_Quot_Walk_Back+0x78>)
10001668:	881b      	ldrh	r3, [r3, #0]
1000166a:	0a1b      	lsrs	r3, r3, #8
1000166c:	b29b      	uxth	r3, r3
1000166e:	b2da      	uxtb	r2, r3
10001670:	4b0c      	ldr	r3, [pc, #48]	; (100016a4 <new_data_Quot_Walk_Back+0x70>)
10001672:	719a      	strb	r2, [r3, #6]
  	 new_data[7]= 	linearwalk_gen  & 0xff; //lowbyte
10001674:	4b0d      	ldr	r3, [pc, #52]	; (100016ac <new_data_Quot_Walk_Back+0x78>)
10001676:	881b      	ldrh	r3, [r3, #0]
10001678:	b2da      	uxtb	r2, r3
1000167a:	4b0a      	ldr	r3, [pc, #40]	; (100016a4 <new_data_Quot_Walk_Back+0x70>)
1000167c:	71da      	strb	r2, [r3, #7]
  	 new_data[8]= 	Farbe_wwcw_Quot_gen / 256; //highbyte
1000167e:	4b0c      	ldr	r3, [pc, #48]	; (100016b0 <new_data_Quot_Walk_Back+0x7c>)
10001680:	881b      	ldrh	r3, [r3, #0]
10001682:	0a1b      	lsrs	r3, r3, #8
10001684:	b29b      	uxth	r3, r3
10001686:	b2da      	uxtb	r2, r3
10001688:	4b06      	ldr	r3, [pc, #24]	; (100016a4 <new_data_Quot_Walk_Back+0x70>)
1000168a:	721a      	strb	r2, [r3, #8]
  	 new_data[9]= 	Farbe_wwcw_Quot_gen  & 0xff; //lowbyte
1000168c:	4b08      	ldr	r3, [pc, #32]	; (100016b0 <new_data_Quot_Walk_Back+0x7c>)
1000168e:	881b      	ldrh	r3, [r3, #0]
10001690:	b2da      	uxtb	r2, r3
10001692:	4b04      	ldr	r3, [pc, #16]	; (100016a4 <new_data_Quot_Walk_Back+0x70>)
10001694:	725a      	strb	r2, [r3, #9]
 	 new_data[10]=command_codeEnd;
10001696:	4b03      	ldr	r3, [pc, #12]	; (100016a4 <new_data_Quot_Walk_Back+0x70>)
10001698:	22ff      	movs	r2, #255	; 0xff
1000169a:	729a      	strb	r2, [r3, #10]
  }
1000169c:	46bd      	mov	sp, r7
1000169e:	bd80      	pop	{r7, pc}
100016a0:	20000550 	.word	0x20000550
100016a4:	20000804 	.word	0x20000804
100016a8:	20000836 	.word	0x20000836
100016ac:	2000054a 	.word	0x2000054a
100016b0:	200008a0 	.word	0x200008a0

100016b4 <new_data_HalloBack>:
 //------------------------------------------

  void new_data_HalloBack(void) // ausgabe über rxd
  {
100016b4:	b580      	push	{r7, lr}
100016b6:	af00      	add	r7, sp, #0
 	 transmit_buf_size=11;
100016b8:	4b13      	ldr	r3, [pc, #76]	; (10001708 <new_data_HalloBack+0x54>)
100016ba:	220b      	movs	r2, #11
100016bc:	701a      	strb	r2, [r3, #0]
 	 new_data[0]=command_code01;
100016be:	4b13      	ldr	r3, [pc, #76]	; (1000170c <new_data_HalloBack+0x58>)
100016c0:	224c      	movs	r2, #76	; 0x4c
100016c2:	701a      	strb	r2, [r3, #0]
 	 new_data[1]=command_code02;
100016c4:	4b11      	ldr	r3, [pc, #68]	; (1000170c <new_data_HalloBack+0x58>)
100016c6:	2249      	movs	r2, #73	; 0x49
100016c8:	705a      	strb	r2, [r3, #1]
 	 new_data[2]=command_code03;
100016ca:	4b10      	ldr	r3, [pc, #64]	; (1000170c <new_data_HalloBack+0x58>)
100016cc:	224e      	movs	r2, #78	; 0x4e
100016ce:	709a      	strb	r2, [r3, #2]
 	 new_data[3]=node_id;
100016d0:	4b0f      	ldr	r3, [pc, #60]	; (10001710 <new_data_HalloBack+0x5c>)
100016d2:	781a      	ldrb	r2, [r3, #0]
100016d4:	4b0d      	ldr	r3, [pc, #52]	; (1000170c <new_data_HalloBack+0x58>)
100016d6:	70da      	strb	r2, [r3, #3]
 	 new_data[4]=transmit_buf_size;
100016d8:	4b0b      	ldr	r3, [pc, #44]	; (10001708 <new_data_HalloBack+0x54>)
100016da:	781a      	ldrb	r2, [r3, #0]
100016dc:	4b0b      	ldr	r3, [pc, #44]	; (1000170c <new_data_HalloBack+0x58>)
100016de:	711a      	strb	r2, [r3, #4]
 	 new_data[5]=command_HalloBack;
100016e0:	4b0a      	ldr	r3, [pc, #40]	; (1000170c <new_data_HalloBack+0x58>)
100016e2:	226a      	movs	r2, #106	; 0x6a
100016e4:	715a      	strb	r2, [r3, #5]
 	 new_data[6]='o';
100016e6:	4b09      	ldr	r3, [pc, #36]	; (1000170c <new_data_HalloBack+0x58>)
100016e8:	226f      	movs	r2, #111	; 0x6f
100016ea:	719a      	strb	r2, [r3, #6]
 	 new_data[7]='k';
100016ec:	4b07      	ldr	r3, [pc, #28]	; (1000170c <new_data_HalloBack+0x58>)
100016ee:	226b      	movs	r2, #107	; 0x6b
100016f0:	71da      	strb	r2, [r3, #7]
 	 new_data[8]='o';
100016f2:	4b06      	ldr	r3, [pc, #24]	; (1000170c <new_data_HalloBack+0x58>)
100016f4:	226f      	movs	r2, #111	; 0x6f
100016f6:	721a      	strb	r2, [r3, #8]
 	 new_data[9]='k';
100016f8:	4b04      	ldr	r3, [pc, #16]	; (1000170c <new_data_HalloBack+0x58>)
100016fa:	226b      	movs	r2, #107	; 0x6b
100016fc:	725a      	strb	r2, [r3, #9]
 	 new_data[10]=command_codeEnd;
100016fe:	4b03      	ldr	r3, [pc, #12]	; (1000170c <new_data_HalloBack+0x58>)
10001700:	22ff      	movs	r2, #255	; 0xff
10001702:	729a      	strb	r2, [r3, #10]
  }
10001704:	46bd      	mov	sp, r7
10001706:	bd80      	pop	{r7, pc}
10001708:	20000550 	.word	0x20000550
1000170c:	20000804 	.word	0x20000804
10001710:	20000836 	.word	0x20000836

10001714 <new_data_neuNodeIdBack>:
  //------------------------------------------------------
   void new_data_neuNodeIdBack(void) // ausgabe über rxd
   {
10001714:	b580      	push	{r7, lr}
10001716:	af00      	add	r7, sp, #0
  	 transmit_buf_size=12;
10001718:	4b1b      	ldr	r3, [pc, #108]	; (10001788 <new_data_neuNodeIdBack+0x74>)
1000171a:	220c      	movs	r2, #12
1000171c:	701a      	strb	r2, [r3, #0]
  	 new_data[0]=command_code01;
1000171e:	4b1b      	ldr	r3, [pc, #108]	; (1000178c <new_data_neuNodeIdBack+0x78>)
10001720:	224c      	movs	r2, #76	; 0x4c
10001722:	701a      	strb	r2, [r3, #0]
  	 new_data[1]=command_code02;
10001724:	4b19      	ldr	r3, [pc, #100]	; (1000178c <new_data_neuNodeIdBack+0x78>)
10001726:	2249      	movs	r2, #73	; 0x49
10001728:	705a      	strb	r2, [r3, #1]
  	 new_data[2]=command_code03;
1000172a:	4b18      	ldr	r3, [pc, #96]	; (1000178c <new_data_neuNodeIdBack+0x78>)
1000172c:	224e      	movs	r2, #78	; 0x4e
1000172e:	709a      	strb	r2, [r3, #2]
  	 new_data[3]=node_id;
10001730:	4b17      	ldr	r3, [pc, #92]	; (10001790 <new_data_neuNodeIdBack+0x7c>)
10001732:	781a      	ldrb	r2, [r3, #0]
10001734:	4b15      	ldr	r3, [pc, #84]	; (1000178c <new_data_neuNodeIdBack+0x78>)
10001736:	70da      	strb	r2, [r3, #3]
  	 new_data[4]=transmit_buf_size;
10001738:	4b13      	ldr	r3, [pc, #76]	; (10001788 <new_data_neuNodeIdBack+0x74>)
1000173a:	781a      	ldrb	r2, [r3, #0]
1000173c:	4b13      	ldr	r3, [pc, #76]	; (1000178c <new_data_neuNodeIdBack+0x78>)
1000173e:	711a      	strb	r2, [r3, #4]
  	 new_data[5]=command_neuNodeIdBack;
10001740:	4b12      	ldr	r3, [pc, #72]	; (1000178c <new_data_neuNodeIdBack+0x78>)
10001742:	226b      	movs	r2, #107	; 0x6b
10001744:	715a      	strb	r2, [r3, #5]
   	 new_data[6]= 	node_id_neu; //highbyte
10001746:	4b13      	ldr	r3, [pc, #76]	; (10001794 <new_data_neuNodeIdBack+0x80>)
10001748:	781a      	ldrb	r2, [r3, #0]
1000174a:	4b10      	ldr	r3, [pc, #64]	; (1000178c <new_data_neuNodeIdBack+0x78>)
1000174c:	719a      	strb	r2, [r3, #6]
   	 new_data[7]= 	Ser_NrH  / 0x100; //highbyte
1000174e:	4b12      	ldr	r3, [pc, #72]	; (10001798 <new_data_neuNodeIdBack+0x84>)
10001750:	881b      	ldrh	r3, [r3, #0]
10001752:	0a1b      	lsrs	r3, r3, #8
10001754:	b29b      	uxth	r3, r3
10001756:	b2da      	uxtb	r2, r3
10001758:	4b0c      	ldr	r3, [pc, #48]	; (1000178c <new_data_neuNodeIdBack+0x78>)
1000175a:	71da      	strb	r2, [r3, #7]
   	 new_data[8]= 	Ser_NrH  & 0xff; //lowbyte
1000175c:	4b0e      	ldr	r3, [pc, #56]	; (10001798 <new_data_neuNodeIdBack+0x84>)
1000175e:	881b      	ldrh	r3, [r3, #0]
10001760:	b2da      	uxtb	r2, r3
10001762:	4b0a      	ldr	r3, [pc, #40]	; (1000178c <new_data_neuNodeIdBack+0x78>)
10001764:	721a      	strb	r2, [r3, #8]
   	 new_data[9]= 	Ser_NrL  / 0x100; //highbyte
10001766:	4b0d      	ldr	r3, [pc, #52]	; (1000179c <new_data_neuNodeIdBack+0x88>)
10001768:	881b      	ldrh	r3, [r3, #0]
1000176a:	0a1b      	lsrs	r3, r3, #8
1000176c:	b29b      	uxth	r3, r3
1000176e:	b2da      	uxtb	r2, r3
10001770:	4b06      	ldr	r3, [pc, #24]	; (1000178c <new_data_neuNodeIdBack+0x78>)
10001772:	725a      	strb	r2, [r3, #9]
   	 new_data[10]= 	Ser_NrL  & 0xff; //lowbyte
10001774:	4b09      	ldr	r3, [pc, #36]	; (1000179c <new_data_neuNodeIdBack+0x88>)
10001776:	881b      	ldrh	r3, [r3, #0]
10001778:	b2da      	uxtb	r2, r3
1000177a:	4b04      	ldr	r3, [pc, #16]	; (1000178c <new_data_neuNodeIdBack+0x78>)
1000177c:	729a      	strb	r2, [r3, #10]
  	 new_data[11]=command_codeEnd;
1000177e:	4b03      	ldr	r3, [pc, #12]	; (1000178c <new_data_neuNodeIdBack+0x78>)
10001780:	22ff      	movs	r2, #255	; 0xff
10001782:	72da      	strb	r2, [r3, #11]
   }
10001784:	46bd      	mov	sp, r7
10001786:	bd80      	pop	{r7, pc}
10001788:	20000550 	.word	0x20000550
1000178c:	20000804 	.word	0x20000804
10001790:	20000836 	.word	0x20000836
10001794:	200007ca 	.word	0x200007ca
10001798:	20000830 	.word	0x20000830
1000179c:	200008a8 	.word	0x200008a8

100017a0 <new_data_neuSerNrBack>:
   //------------------------------------------------------

   void new_data_neuSerNrBack(void) // ausgabe über rxd
   {
100017a0:	b580      	push	{r7, lr}
100017a2:	af00      	add	r7, sp, #0
  	 transmit_buf_size=15;
100017a4:	4b25      	ldr	r3, [pc, #148]	; (1000183c <new_data_neuSerNrBack+0x9c>)
100017a6:	220f      	movs	r2, #15
100017a8:	701a      	strb	r2, [r3, #0]
  	 new_data[0]=command_code01;
100017aa:	4b25      	ldr	r3, [pc, #148]	; (10001840 <new_data_neuSerNrBack+0xa0>)
100017ac:	224c      	movs	r2, #76	; 0x4c
100017ae:	701a      	strb	r2, [r3, #0]
  	 new_data[1]=command_code02;
100017b0:	4b23      	ldr	r3, [pc, #140]	; (10001840 <new_data_neuSerNrBack+0xa0>)
100017b2:	2249      	movs	r2, #73	; 0x49
100017b4:	705a      	strb	r2, [r3, #1]
  	 new_data[2]=command_code03;
100017b6:	4b22      	ldr	r3, [pc, #136]	; (10001840 <new_data_neuSerNrBack+0xa0>)
100017b8:	224e      	movs	r2, #78	; 0x4e
100017ba:	709a      	strb	r2, [r3, #2]
  	 new_data[3]=node_id;
100017bc:	4b21      	ldr	r3, [pc, #132]	; (10001844 <new_data_neuSerNrBack+0xa4>)
100017be:	781a      	ldrb	r2, [r3, #0]
100017c0:	4b1f      	ldr	r3, [pc, #124]	; (10001840 <new_data_neuSerNrBack+0xa0>)
100017c2:	70da      	strb	r2, [r3, #3]
  	 new_data[4]=transmit_buf_size;
100017c4:	4b1d      	ldr	r3, [pc, #116]	; (1000183c <new_data_neuSerNrBack+0x9c>)
100017c6:	781a      	ldrb	r2, [r3, #0]
100017c8:	4b1d      	ldr	r3, [pc, #116]	; (10001840 <new_data_neuSerNrBack+0xa0>)
100017ca:	711a      	strb	r2, [r3, #4]
  	 new_data[5]=command_neuSerNrBack;
100017cc:	4b1c      	ldr	r3, [pc, #112]	; (10001840 <new_data_neuSerNrBack+0xa0>)
100017ce:	226c      	movs	r2, #108	; 0x6c
100017d0:	715a      	strb	r2, [r3, #5]
   	 new_data[6]= 	neu_Ser_NrH  / 0x100; //highbyte
100017d2:	4b1d      	ldr	r3, [pc, #116]	; (10001848 <new_data_neuSerNrBack+0xa8>)
100017d4:	881b      	ldrh	r3, [r3, #0]
100017d6:	0a1b      	lsrs	r3, r3, #8
100017d8:	b29b      	uxth	r3, r3
100017da:	b2da      	uxtb	r2, r3
100017dc:	4b18      	ldr	r3, [pc, #96]	; (10001840 <new_data_neuSerNrBack+0xa0>)
100017de:	719a      	strb	r2, [r3, #6]
   	 new_data[7]= 	neu_Ser_NrH  & 0xff; //highbyte
100017e0:	4b19      	ldr	r3, [pc, #100]	; (10001848 <new_data_neuSerNrBack+0xa8>)
100017e2:	881b      	ldrh	r3, [r3, #0]
100017e4:	b2da      	uxtb	r2, r3
100017e6:	4b16      	ldr	r3, [pc, #88]	; (10001840 <new_data_neuSerNrBack+0xa0>)
100017e8:	71da      	strb	r2, [r3, #7]
   	 new_data[8]= 	neu_Ser_NrL  / 0x100; //highbyte
100017ea:	4b18      	ldr	r3, [pc, #96]	; (1000184c <new_data_neuSerNrBack+0xac>)
100017ec:	881b      	ldrh	r3, [r3, #0]
100017ee:	0a1b      	lsrs	r3, r3, #8
100017f0:	b29b      	uxth	r3, r3
100017f2:	b2da      	uxtb	r2, r3
100017f4:	4b12      	ldr	r3, [pc, #72]	; (10001840 <new_data_neuSerNrBack+0xa0>)
100017f6:	721a      	strb	r2, [r3, #8]
   	 new_data[9]= 	neu_Ser_NrL  & 0xff; //lowbyte
100017f8:	4b14      	ldr	r3, [pc, #80]	; (1000184c <new_data_neuSerNrBack+0xac>)
100017fa:	881b      	ldrh	r3, [r3, #0]
100017fc:	b2da      	uxtb	r2, r3
100017fe:	4b10      	ldr	r3, [pc, #64]	; (10001840 <new_data_neuSerNrBack+0xa0>)
10001800:	725a      	strb	r2, [r3, #9]
   	 new_data[10]= 	Ser_NrH  / 0x100; //highbyte
10001802:	4b13      	ldr	r3, [pc, #76]	; (10001850 <new_data_neuSerNrBack+0xb0>)
10001804:	881b      	ldrh	r3, [r3, #0]
10001806:	0a1b      	lsrs	r3, r3, #8
10001808:	b29b      	uxth	r3, r3
1000180a:	b2da      	uxtb	r2, r3
1000180c:	4b0c      	ldr	r3, [pc, #48]	; (10001840 <new_data_neuSerNrBack+0xa0>)
1000180e:	729a      	strb	r2, [r3, #10]
   	 new_data[11]= 	Ser_NrH  & 0xff; //highbyte
10001810:	4b0f      	ldr	r3, [pc, #60]	; (10001850 <new_data_neuSerNrBack+0xb0>)
10001812:	881b      	ldrh	r3, [r3, #0]
10001814:	b2da      	uxtb	r2, r3
10001816:	4b0a      	ldr	r3, [pc, #40]	; (10001840 <new_data_neuSerNrBack+0xa0>)
10001818:	72da      	strb	r2, [r3, #11]
   	 new_data[12]= 	Ser_NrL  / 0x100; //highbyte
1000181a:	4b0e      	ldr	r3, [pc, #56]	; (10001854 <new_data_neuSerNrBack+0xb4>)
1000181c:	881b      	ldrh	r3, [r3, #0]
1000181e:	0a1b      	lsrs	r3, r3, #8
10001820:	b29b      	uxth	r3, r3
10001822:	b2da      	uxtb	r2, r3
10001824:	4b06      	ldr	r3, [pc, #24]	; (10001840 <new_data_neuSerNrBack+0xa0>)
10001826:	731a      	strb	r2, [r3, #12]
   	 new_data[13]= 	Ser_NrL  & 0xff; //lowbyte
10001828:	4b0a      	ldr	r3, [pc, #40]	; (10001854 <new_data_neuSerNrBack+0xb4>)
1000182a:	881b      	ldrh	r3, [r3, #0]
1000182c:	b2da      	uxtb	r2, r3
1000182e:	4b04      	ldr	r3, [pc, #16]	; (10001840 <new_data_neuSerNrBack+0xa0>)
10001830:	735a      	strb	r2, [r3, #13]
  	 new_data[14]=command_codeEnd;
10001832:	4b03      	ldr	r3, [pc, #12]	; (10001840 <new_data_neuSerNrBack+0xa0>)
10001834:	22ff      	movs	r2, #255	; 0xff
10001836:	739a      	strb	r2, [r3, #14]
   }
10001838:	46bd      	mov	sp, r7
1000183a:	bd80      	pop	{r7, pc}
1000183c:	20000550 	.word	0x20000550
10001840:	20000804 	.word	0x20000804
10001844:	20000836 	.word	0x20000836
10001848:	20000816 	.word	0x20000816
1000184c:	20000904 	.word	0x20000904
10001850:	20000830 	.word	0x20000830
10001854:	200008a8 	.word	0x200008a8

10001858 <new_data_NodeIdBack>:
   //------------------------------------------------------

   void new_data_NodeIdBack(void) // ausgabe über rxd
   {
10001858:	b580      	push	{r7, lr}
1000185a:	af00      	add	r7, sp, #0
  	 transmit_buf_size=13;
1000185c:	4b1d      	ldr	r3, [pc, #116]	; (100018d4 <new_data_NodeIdBack+0x7c>)
1000185e:	220d      	movs	r2, #13
10001860:	701a      	strb	r2, [r3, #0]
  	 new_data[0]=command_code01;
10001862:	4b1d      	ldr	r3, [pc, #116]	; (100018d8 <new_data_NodeIdBack+0x80>)
10001864:	224c      	movs	r2, #76	; 0x4c
10001866:	701a      	strb	r2, [r3, #0]
  	 new_data[1]=command_code02;
10001868:	4b1b      	ldr	r3, [pc, #108]	; (100018d8 <new_data_NodeIdBack+0x80>)
1000186a:	2249      	movs	r2, #73	; 0x49
1000186c:	705a      	strb	r2, [r3, #1]
  	 new_data[2]=command_code03;
1000186e:	4b1a      	ldr	r3, [pc, #104]	; (100018d8 <new_data_NodeIdBack+0x80>)
10001870:	224e      	movs	r2, #78	; 0x4e
10001872:	709a      	strb	r2, [r3, #2]
  	 new_data[3]=node_id;
10001874:	4b19      	ldr	r3, [pc, #100]	; (100018dc <new_data_NodeIdBack+0x84>)
10001876:	781a      	ldrb	r2, [r3, #0]
10001878:	4b17      	ldr	r3, [pc, #92]	; (100018d8 <new_data_NodeIdBack+0x80>)
1000187a:	70da      	strb	r2, [r3, #3]
  	 new_data[4]=transmit_buf_size;
1000187c:	4b15      	ldr	r3, [pc, #84]	; (100018d4 <new_data_NodeIdBack+0x7c>)
1000187e:	781a      	ldrb	r2, [r3, #0]
10001880:	4b15      	ldr	r3, [pc, #84]	; (100018d8 <new_data_NodeIdBack+0x80>)
10001882:	711a      	strb	r2, [r3, #4]
  	 new_data[5]=command_NodeIdBack;
10001884:	4b14      	ldr	r3, [pc, #80]	; (100018d8 <new_data_NodeIdBack+0x80>)
10001886:	226d      	movs	r2, #109	; 0x6d
10001888:	715a      	strb	r2, [r3, #5]
   	 new_data[6]= 	node_id_alt ; // alte node_id_eeprom
1000188a:	4b15      	ldr	r3, [pc, #84]	; (100018e0 <new_data_NodeIdBack+0x88>)
1000188c:	781a      	ldrb	r2, [r3, #0]
1000188e:	4b12      	ldr	r3, [pc, #72]	; (100018d8 <new_data_NodeIdBack+0x80>)
10001890:	719a      	strb	r2, [r3, #6]
   	 new_data[7]= 	node_id; // node_id_eeprom
10001892:	4b12      	ldr	r3, [pc, #72]	; (100018dc <new_data_NodeIdBack+0x84>)
10001894:	781a      	ldrb	r2, [r3, #0]
10001896:	4b10      	ldr	r3, [pc, #64]	; (100018d8 <new_data_NodeIdBack+0x80>)
10001898:	71da      	strb	r2, [r3, #7]
   	 new_data[8]= 	Ser_NrH  / 0x100; //highbyte
1000189a:	4b12      	ldr	r3, [pc, #72]	; (100018e4 <new_data_NodeIdBack+0x8c>)
1000189c:	881b      	ldrh	r3, [r3, #0]
1000189e:	0a1b      	lsrs	r3, r3, #8
100018a0:	b29b      	uxth	r3, r3
100018a2:	b2da      	uxtb	r2, r3
100018a4:	4b0c      	ldr	r3, [pc, #48]	; (100018d8 <new_data_NodeIdBack+0x80>)
100018a6:	721a      	strb	r2, [r3, #8]
   	 new_data[9]= 	Ser_NrH  & 0xff; //highbyte
100018a8:	4b0e      	ldr	r3, [pc, #56]	; (100018e4 <new_data_NodeIdBack+0x8c>)
100018aa:	881b      	ldrh	r3, [r3, #0]
100018ac:	b2da      	uxtb	r2, r3
100018ae:	4b0a      	ldr	r3, [pc, #40]	; (100018d8 <new_data_NodeIdBack+0x80>)
100018b0:	725a      	strb	r2, [r3, #9]
   	 new_data[10]= 	Ser_NrL  / 0x100; //highbyte
100018b2:	4b0d      	ldr	r3, [pc, #52]	; (100018e8 <new_data_NodeIdBack+0x90>)
100018b4:	881b      	ldrh	r3, [r3, #0]
100018b6:	0a1b      	lsrs	r3, r3, #8
100018b8:	b29b      	uxth	r3, r3
100018ba:	b2da      	uxtb	r2, r3
100018bc:	4b06      	ldr	r3, [pc, #24]	; (100018d8 <new_data_NodeIdBack+0x80>)
100018be:	729a      	strb	r2, [r3, #10]
   	 new_data[11]= 	Ser_NrL  & 0xff; //lowbyte
100018c0:	4b09      	ldr	r3, [pc, #36]	; (100018e8 <new_data_NodeIdBack+0x90>)
100018c2:	881b      	ldrh	r3, [r3, #0]
100018c4:	b2da      	uxtb	r2, r3
100018c6:	4b04      	ldr	r3, [pc, #16]	; (100018d8 <new_data_NodeIdBack+0x80>)
100018c8:	72da      	strb	r2, [r3, #11]
  	 new_data[12]=command_codeEnd;
100018ca:	4b03      	ldr	r3, [pc, #12]	; (100018d8 <new_data_NodeIdBack+0x80>)
100018cc:	22ff      	movs	r2, #255	; 0xff
100018ce:	731a      	strb	r2, [r3, #12]
   }
100018d0:	46bd      	mov	sp, r7
100018d2:	bd80      	pop	{r7, pc}
100018d4:	20000550 	.word	0x20000550
100018d8:	20000804 	.word	0x20000804
100018dc:	20000836 	.word	0x20000836
100018e0:	20000844 	.word	0x20000844
100018e4:	20000830 	.word	0x20000830
100018e8:	200008a8 	.word	0x200008a8

100018ec <new_data_SerNrBack>:

   //------------------------------------------------------

   void new_data_SerNrBack(void) // ausgabe über rxd
   {
100018ec:	b580      	push	{r7, lr}
100018ee:	af00      	add	r7, sp, #0
  	 transmit_buf_size=11;
100018f0:	4b19      	ldr	r3, [pc, #100]	; (10001958 <new_data_SerNrBack+0x6c>)
100018f2:	220b      	movs	r2, #11
100018f4:	701a      	strb	r2, [r3, #0]
  	 new_data[0]=command_code01;
100018f6:	4b19      	ldr	r3, [pc, #100]	; (1000195c <new_data_SerNrBack+0x70>)
100018f8:	224c      	movs	r2, #76	; 0x4c
100018fa:	701a      	strb	r2, [r3, #0]
  	 new_data[1]=command_code02;
100018fc:	4b17      	ldr	r3, [pc, #92]	; (1000195c <new_data_SerNrBack+0x70>)
100018fe:	2249      	movs	r2, #73	; 0x49
10001900:	705a      	strb	r2, [r3, #1]
  	 new_data[2]=command_code03;
10001902:	4b16      	ldr	r3, [pc, #88]	; (1000195c <new_data_SerNrBack+0x70>)
10001904:	224e      	movs	r2, #78	; 0x4e
10001906:	709a      	strb	r2, [r3, #2]
  	 new_data[3]=node_id;
10001908:	4b15      	ldr	r3, [pc, #84]	; (10001960 <new_data_SerNrBack+0x74>)
1000190a:	781a      	ldrb	r2, [r3, #0]
1000190c:	4b13      	ldr	r3, [pc, #76]	; (1000195c <new_data_SerNrBack+0x70>)
1000190e:	70da      	strb	r2, [r3, #3]
  	 new_data[4]=transmit_buf_size;
10001910:	4b11      	ldr	r3, [pc, #68]	; (10001958 <new_data_SerNrBack+0x6c>)
10001912:	781a      	ldrb	r2, [r3, #0]
10001914:	4b11      	ldr	r3, [pc, #68]	; (1000195c <new_data_SerNrBack+0x70>)
10001916:	711a      	strb	r2, [r3, #4]
  	 new_data[5]=command_SerNrBack;
10001918:	4b10      	ldr	r3, [pc, #64]	; (1000195c <new_data_SerNrBack+0x70>)
1000191a:	226e      	movs	r2, #110	; 0x6e
1000191c:	715a      	strb	r2, [r3, #5]
   	 new_data[6]= 	Ser_NrH  / 0x100; //highbyte
1000191e:	4b11      	ldr	r3, [pc, #68]	; (10001964 <new_data_SerNrBack+0x78>)
10001920:	881b      	ldrh	r3, [r3, #0]
10001922:	0a1b      	lsrs	r3, r3, #8
10001924:	b29b      	uxth	r3, r3
10001926:	b2da      	uxtb	r2, r3
10001928:	4b0c      	ldr	r3, [pc, #48]	; (1000195c <new_data_SerNrBack+0x70>)
1000192a:	719a      	strb	r2, [r3, #6]
   	 new_data[7]= 	Ser_NrH  & 0xff; //lowbyte
1000192c:	4b0d      	ldr	r3, [pc, #52]	; (10001964 <new_data_SerNrBack+0x78>)
1000192e:	881b      	ldrh	r3, [r3, #0]
10001930:	b2da      	uxtb	r2, r3
10001932:	4b0a      	ldr	r3, [pc, #40]	; (1000195c <new_data_SerNrBack+0x70>)
10001934:	71da      	strb	r2, [r3, #7]
   	 new_data[8]= 	Ser_NrL  / 0x100; //highbyte
10001936:	4b0c      	ldr	r3, [pc, #48]	; (10001968 <new_data_SerNrBack+0x7c>)
10001938:	881b      	ldrh	r3, [r3, #0]
1000193a:	0a1b      	lsrs	r3, r3, #8
1000193c:	b29b      	uxth	r3, r3
1000193e:	b2da      	uxtb	r2, r3
10001940:	4b06      	ldr	r3, [pc, #24]	; (1000195c <new_data_SerNrBack+0x70>)
10001942:	721a      	strb	r2, [r3, #8]
   	 new_data[9]= 	Ser_NrL  & 0xff; //lowbyte
10001944:	4b08      	ldr	r3, [pc, #32]	; (10001968 <new_data_SerNrBack+0x7c>)
10001946:	881b      	ldrh	r3, [r3, #0]
10001948:	b2da      	uxtb	r2, r3
1000194a:	4b04      	ldr	r3, [pc, #16]	; (1000195c <new_data_SerNrBack+0x70>)
1000194c:	725a      	strb	r2, [r3, #9]
  	 new_data[10]=command_codeEnd;
1000194e:	4b03      	ldr	r3, [pc, #12]	; (1000195c <new_data_SerNrBack+0x70>)
10001950:	22ff      	movs	r2, #255	; 0xff
10001952:	729a      	strb	r2, [r3, #10]
   }
10001954:	46bd      	mov	sp, r7
10001956:	bd80      	pop	{r7, pc}
10001958:	20000550 	.word	0x20000550
1000195c:	20000804 	.word	0x20000804
10001960:	20000836 	.word	0x20000836
10001964:	20000830 	.word	0x20000830
10001968:	200008a8 	.word	0x200008a8

1000196c <new_data_readbuff2Back>:
   //-------------------------------------
   void new_data_readbuff2Back(void) // ausgabe über rxd
   {
1000196c:	b580      	push	{r7, lr}
1000196e:	af00      	add	r7, sp, #0
  	 transmit_buf_size=24;
10001970:	4b2f      	ldr	r3, [pc, #188]	; (10001a30 <new_data_readbuff2Back+0xc4>)
10001972:	2218      	movs	r2, #24
10001974:	701a      	strb	r2, [r3, #0]
  	 new_data[0]=command_code01;
10001976:	4b2f      	ldr	r3, [pc, #188]	; (10001a34 <new_data_readbuff2Back+0xc8>)
10001978:	224c      	movs	r2, #76	; 0x4c
1000197a:	701a      	strb	r2, [r3, #0]
  	 new_data[1]=command_code02;
1000197c:	4b2d      	ldr	r3, [pc, #180]	; (10001a34 <new_data_readbuff2Back+0xc8>)
1000197e:	2249      	movs	r2, #73	; 0x49
10001980:	705a      	strb	r2, [r3, #1]
  	 new_data[2]=command_code03;
10001982:	4b2c      	ldr	r3, [pc, #176]	; (10001a34 <new_data_readbuff2Back+0xc8>)
10001984:	224e      	movs	r2, #78	; 0x4e
10001986:	709a      	strb	r2, [r3, #2]
  	 new_data[3]=node_id;
10001988:	4b2b      	ldr	r3, [pc, #172]	; (10001a38 <new_data_readbuff2Back+0xcc>)
1000198a:	781a      	ldrb	r2, [r3, #0]
1000198c:	4b29      	ldr	r3, [pc, #164]	; (10001a34 <new_data_readbuff2Back+0xc8>)
1000198e:	70da      	strb	r2, [r3, #3]
  	 new_data[4]=transmit_buf_size;
10001990:	4b27      	ldr	r3, [pc, #156]	; (10001a30 <new_data_readbuff2Back+0xc4>)
10001992:	781a      	ldrb	r2, [r3, #0]
10001994:	4b27      	ldr	r3, [pc, #156]	; (10001a34 <new_data_readbuff2Back+0xc8>)
10001996:	711a      	strb	r2, [r3, #4]
  	 new_data[5]=command_readbuff2Back;
10001998:	4b26      	ldr	r3, [pc, #152]	; (10001a34 <new_data_readbuff2Back+0xc8>)
1000199a:	2270      	movs	r2, #112	; 0x70
1000199c:	715a      	strb	r2, [r3, #5]
  	 new_data[6]=0; // buffertyp
1000199e:	4b25      	ldr	r3, [pc, #148]	; (10001a34 <new_data_readbuff2Back+0xc8>)
100019a0:	2200      	movs	r2, #0
100019a2:	719a      	strb	r2, [r3, #6]
								 new_data[7]=ReadBuffer2[0];
100019a4:	4b25      	ldr	r3, [pc, #148]	; (10001a3c <new_data_readbuff2Back+0xd0>)
100019a6:	781a      	ldrb	r2, [r3, #0]
100019a8:	4b22      	ldr	r3, [pc, #136]	; (10001a34 <new_data_readbuff2Back+0xc8>)
100019aa:	71da      	strb	r2, [r3, #7]
								 new_data[8]=ReadBuffer2[1];
100019ac:	4b23      	ldr	r3, [pc, #140]	; (10001a3c <new_data_readbuff2Back+0xd0>)
100019ae:	785a      	ldrb	r2, [r3, #1]
100019b0:	4b20      	ldr	r3, [pc, #128]	; (10001a34 <new_data_readbuff2Back+0xc8>)
100019b2:	721a      	strb	r2, [r3, #8]
								 new_data[9]=ReadBuffer2[2];
100019b4:	4b21      	ldr	r3, [pc, #132]	; (10001a3c <new_data_readbuff2Back+0xd0>)
100019b6:	789a      	ldrb	r2, [r3, #2]
100019b8:	4b1e      	ldr	r3, [pc, #120]	; (10001a34 <new_data_readbuff2Back+0xc8>)
100019ba:	725a      	strb	r2, [r3, #9]
								 new_data[10]=ReadBuffer2[3];
100019bc:	4b1f      	ldr	r3, [pc, #124]	; (10001a3c <new_data_readbuff2Back+0xd0>)
100019be:	78da      	ldrb	r2, [r3, #3]
100019c0:	4b1c      	ldr	r3, [pc, #112]	; (10001a34 <new_data_readbuff2Back+0xc8>)
100019c2:	729a      	strb	r2, [r3, #10]
								 new_data[11]=ReadBuffer2[4];
100019c4:	4b1d      	ldr	r3, [pc, #116]	; (10001a3c <new_data_readbuff2Back+0xd0>)
100019c6:	791a      	ldrb	r2, [r3, #4]
100019c8:	4b1a      	ldr	r3, [pc, #104]	; (10001a34 <new_data_readbuff2Back+0xc8>)
100019ca:	72da      	strb	r2, [r3, #11]
								 new_data[12]=ReadBuffer2[5];
100019cc:	4b1b      	ldr	r3, [pc, #108]	; (10001a3c <new_data_readbuff2Back+0xd0>)
100019ce:	795a      	ldrb	r2, [r3, #5]
100019d0:	4b18      	ldr	r3, [pc, #96]	; (10001a34 <new_data_readbuff2Back+0xc8>)
100019d2:	731a      	strb	r2, [r3, #12]
								 new_data[13]=ReadBuffer2[6];
100019d4:	4b19      	ldr	r3, [pc, #100]	; (10001a3c <new_data_readbuff2Back+0xd0>)
100019d6:	799a      	ldrb	r2, [r3, #6]
100019d8:	4b16      	ldr	r3, [pc, #88]	; (10001a34 <new_data_readbuff2Back+0xc8>)
100019da:	735a      	strb	r2, [r3, #13]
								 new_data[14]=ReadBuffer2[7];
100019dc:	4b17      	ldr	r3, [pc, #92]	; (10001a3c <new_data_readbuff2Back+0xd0>)
100019de:	79da      	ldrb	r2, [r3, #7]
100019e0:	4b14      	ldr	r3, [pc, #80]	; (10001a34 <new_data_readbuff2Back+0xc8>)
100019e2:	739a      	strb	r2, [r3, #14]
								 new_data[15]=ReadBuffer2[8];
100019e4:	4b15      	ldr	r3, [pc, #84]	; (10001a3c <new_data_readbuff2Back+0xd0>)
100019e6:	7a1a      	ldrb	r2, [r3, #8]
100019e8:	4b12      	ldr	r3, [pc, #72]	; (10001a34 <new_data_readbuff2Back+0xc8>)
100019ea:	73da      	strb	r2, [r3, #15]
								 new_data[16]=ReadBuffer2[9];
100019ec:	4b13      	ldr	r3, [pc, #76]	; (10001a3c <new_data_readbuff2Back+0xd0>)
100019ee:	7a5a      	ldrb	r2, [r3, #9]
100019f0:	4b10      	ldr	r3, [pc, #64]	; (10001a34 <new_data_readbuff2Back+0xc8>)
100019f2:	741a      	strb	r2, [r3, #16]
								 new_data[17]=ReadBuffer2[10];
100019f4:	4b11      	ldr	r3, [pc, #68]	; (10001a3c <new_data_readbuff2Back+0xd0>)
100019f6:	7a9a      	ldrb	r2, [r3, #10]
100019f8:	4b0e      	ldr	r3, [pc, #56]	; (10001a34 <new_data_readbuff2Back+0xc8>)
100019fa:	745a      	strb	r2, [r3, #17]
								 new_data[18]=ReadBuffer2[11];
100019fc:	4b0f      	ldr	r3, [pc, #60]	; (10001a3c <new_data_readbuff2Back+0xd0>)
100019fe:	7ada      	ldrb	r2, [r3, #11]
10001a00:	4b0c      	ldr	r3, [pc, #48]	; (10001a34 <new_data_readbuff2Back+0xc8>)
10001a02:	749a      	strb	r2, [r3, #18]
								 new_data[19]=ReadBuffer2[12];
10001a04:	4b0d      	ldr	r3, [pc, #52]	; (10001a3c <new_data_readbuff2Back+0xd0>)
10001a06:	7b1a      	ldrb	r2, [r3, #12]
10001a08:	4b0a      	ldr	r3, [pc, #40]	; (10001a34 <new_data_readbuff2Back+0xc8>)
10001a0a:	74da      	strb	r2, [r3, #19]
								 new_data[20]=ReadBuffer2[13];
10001a0c:	4b0b      	ldr	r3, [pc, #44]	; (10001a3c <new_data_readbuff2Back+0xd0>)
10001a0e:	7b5a      	ldrb	r2, [r3, #13]
10001a10:	4b08      	ldr	r3, [pc, #32]	; (10001a34 <new_data_readbuff2Back+0xc8>)
10001a12:	751a      	strb	r2, [r3, #20]
								 new_data[21]=ReadBuffer2[14];
10001a14:	4b09      	ldr	r3, [pc, #36]	; (10001a3c <new_data_readbuff2Back+0xd0>)
10001a16:	7b9a      	ldrb	r2, [r3, #14]
10001a18:	4b06      	ldr	r3, [pc, #24]	; (10001a34 <new_data_readbuff2Back+0xc8>)
10001a1a:	755a      	strb	r2, [r3, #21]
								 new_data[22]=ReadBuffer2[15];
10001a1c:	4b07      	ldr	r3, [pc, #28]	; (10001a3c <new_data_readbuff2Back+0xd0>)
10001a1e:	7bda      	ldrb	r2, [r3, #15]
10001a20:	4b04      	ldr	r3, [pc, #16]	; (10001a34 <new_data_readbuff2Back+0xc8>)
10001a22:	759a      	strb	r2, [r3, #22]

  	 new_data[23]=command_codeEnd;
10001a24:	4b03      	ldr	r3, [pc, #12]	; (10001a34 <new_data_readbuff2Back+0xc8>)
10001a26:	22ff      	movs	r2, #255	; 0xff
10001a28:	75da      	strb	r2, [r3, #23]
   }
10001a2a:	46bd      	mov	sp, r7
10001a2c:	bd80      	pop	{r7, pc}
10001a2e:	46c0      	nop			; (mov r8, r8)
10001a30:	20000550 	.word	0x20000550
10001a34:	20000804 	.word	0x20000804
10001a38:	20000836 	.word	0x20000836
10001a3c:	20000848 	.word	0x20000848

10001a40 <clearEpromBuffer>:
 //------------------------------------------------------

// Eprom speichern###############################################################
 //'''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''*/
 void clearEpromBuffer(void)
 {
10001a40:	b580      	push	{r7, lr}
10001a42:	af00      	add	r7, sp, #0

	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<16;Index++)
10001a44:	4b1e      	ldr	r3, [pc, #120]	; (10001ac0 <clearEpromBuffer+0x80>)
10001a46:	2200      	movs	r2, #0
10001a48:	701a      	strb	r2, [r3, #0]
10001a4a:	e00b      	b.n	10001a64 <clearEpromBuffer+0x24>
	{  ReadBuffer1[Index] = 0; }
10001a4c:	4b1c      	ldr	r3, [pc, #112]	; (10001ac0 <clearEpromBuffer+0x80>)
10001a4e:	781b      	ldrb	r3, [r3, #0]
10001a50:	1c1a      	adds	r2, r3, #0
10001a52:	4b1c      	ldr	r3, [pc, #112]	; (10001ac4 <clearEpromBuffer+0x84>)
10001a54:	2100      	movs	r1, #0
10001a56:	5499      	strb	r1, [r3, r2]
 //'''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''*/
 void clearEpromBuffer(void)
 {

	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<16;Index++)
10001a58:	4b19      	ldr	r3, [pc, #100]	; (10001ac0 <clearEpromBuffer+0x80>)
10001a5a:	781b      	ldrb	r3, [r3, #0]
10001a5c:	3301      	adds	r3, #1
10001a5e:	b2da      	uxtb	r2, r3
10001a60:	4b17      	ldr	r3, [pc, #92]	; (10001ac0 <clearEpromBuffer+0x80>)
10001a62:	701a      	strb	r2, [r3, #0]
10001a64:	4b16      	ldr	r3, [pc, #88]	; (10001ac0 <clearEpromBuffer+0x80>)
10001a66:	781b      	ldrb	r3, [r3, #0]
10001a68:	2b0f      	cmp	r3, #15
10001a6a:	d9ef      	bls.n	10001a4c <clearEpromBuffer+0xc>
	{  ReadBuffer1[Index] = 0; }

	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<16;Index++)
10001a6c:	4b14      	ldr	r3, [pc, #80]	; (10001ac0 <clearEpromBuffer+0x80>)
10001a6e:	2200      	movs	r2, #0
10001a70:	701a      	strb	r2, [r3, #0]
10001a72:	e00b      	b.n	10001a8c <clearEpromBuffer+0x4c>
	{  ReadBuffer2[Index] = 0; }
10001a74:	4b12      	ldr	r3, [pc, #72]	; (10001ac0 <clearEpromBuffer+0x80>)
10001a76:	781b      	ldrb	r3, [r3, #0]
10001a78:	1c1a      	adds	r2, r3, #0
10001a7a:	4b13      	ldr	r3, [pc, #76]	; (10001ac8 <clearEpromBuffer+0x88>)
10001a7c:	2100      	movs	r1, #0
10001a7e:	5499      	strb	r1, [r3, r2]
	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<16;Index++)
	{  ReadBuffer1[Index] = 0; }

	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<16;Index++)
10001a80:	4b0f      	ldr	r3, [pc, #60]	; (10001ac0 <clearEpromBuffer+0x80>)
10001a82:	781b      	ldrb	r3, [r3, #0]
10001a84:	3301      	adds	r3, #1
10001a86:	b2da      	uxtb	r2, r3
10001a88:	4b0d      	ldr	r3, [pc, #52]	; (10001ac0 <clearEpromBuffer+0x80>)
10001a8a:	701a      	strb	r2, [r3, #0]
10001a8c:	4b0c      	ldr	r3, [pc, #48]	; (10001ac0 <clearEpromBuffer+0x80>)
10001a8e:	781b      	ldrb	r3, [r3, #0]
10001a90:	2b0f      	cmp	r3, #15
10001a92:	d9ef      	bls.n	10001a74 <clearEpromBuffer+0x34>
	{  ReadBuffer2[Index] = 0; }

	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<32;Index++)
10001a94:	4b0a      	ldr	r3, [pc, #40]	; (10001ac0 <clearEpromBuffer+0x80>)
10001a96:	2200      	movs	r2, #0
10001a98:	701a      	strb	r2, [r3, #0]
10001a9a:	e00b      	b.n	10001ab4 <clearEpromBuffer+0x74>
	{  ReadBuffer3[Index] = 0; }
10001a9c:	4b08      	ldr	r3, [pc, #32]	; (10001ac0 <clearEpromBuffer+0x80>)
10001a9e:	781b      	ldrb	r3, [r3, #0]
10001aa0:	1c1a      	adds	r2, r3, #0
10001aa2:	4b0a      	ldr	r3, [pc, #40]	; (10001acc <clearEpromBuffer+0x8c>)
10001aa4:	2100      	movs	r1, #0
10001aa6:	5499      	strb	r1, [r3, r2]
	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<16;Index++)
	{  ReadBuffer2[Index] = 0; }

	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<32;Index++)
10001aa8:	4b05      	ldr	r3, [pc, #20]	; (10001ac0 <clearEpromBuffer+0x80>)
10001aaa:	781b      	ldrb	r3, [r3, #0]
10001aac:	3301      	adds	r3, #1
10001aae:	b2da      	uxtb	r2, r3
10001ab0:	4b03      	ldr	r3, [pc, #12]	; (10001ac0 <clearEpromBuffer+0x80>)
10001ab2:	701a      	strb	r2, [r3, #0]
10001ab4:	4b02      	ldr	r3, [pc, #8]	; (10001ac0 <clearEpromBuffer+0x80>)
10001ab6:	781b      	ldrb	r3, [r3, #0]
10001ab8:	2b1f      	cmp	r3, #31
10001aba:	d9ef      	bls.n	10001a9c <clearEpromBuffer+0x5c>
	{  ReadBuffer3[Index] = 0; }
 }
10001abc:	46bd      	mov	sp, r7
10001abe:	bd80      	pop	{r7, pc}
10001ac0:	200007ee 	.word	0x200007ee
10001ac4:	20000890 	.word	0x20000890
10001ac8:	20000848 	.word	0x20000848
10001acc:	200007cc 	.word	0x200007cc

10001ad0 <readSerNrEEprom>:
   return (EEprom_status+0x10*oper_status);
 }
 //------------------------------------------------

 int readSerNrEEprom(void)
 {
10001ad0:	b580      	push	{r7, lr}
10001ad2:	af00      	add	r7, sp, #0
	 EEprom_status = E_EEPROM_XMC1_GetStatus();
10001ad4:	f003 fcb0 	bl	10005438 <E_EEPROM_XMC1_GetStatus>
10001ad8:	1c03      	adds	r3, r0, #0
10001ada:	1c1a      	adds	r2, r3, #0
10001adc:	4b0d      	ldr	r3, [pc, #52]	; (10001b14 <readSerNrEEprom+0x44>)
10001ade:	701a      	strb	r2, [r3, #0]
	 if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001ae0:	4b0c      	ldr	r3, [pc, #48]	; (10001b14 <readSerNrEEprom+0x44>)
10001ae2:	781b      	ldrb	r3, [r3, #0]
10001ae4:	2b03      	cmp	r3, #3
10001ae6:	d10a      	bne.n	10001afe <readSerNrEEprom+0x2e>
	 {
       oper_status = E_EEPROM_XMC1_Read(serial_first_data,0U,ReadBuffer1,16U);
10001ae8:	4b0b      	ldr	r3, [pc, #44]	; (10001b18 <readSerNrEEprom+0x48>)
10001aea:	2001      	movs	r0, #1
10001aec:	2100      	movs	r1, #0
10001aee:	1c1a      	adds	r2, r3, #0
10001af0:	2310      	movs	r3, #16
10001af2:	f003 fc31 	bl	10005358 <E_EEPROM_XMC1_Read>
10001af6:	1c03      	adds	r3, r0, #0
10001af8:	1c1a      	adds	r2, r3, #0
10001afa:	4b08      	ldr	r3, [pc, #32]	; (10001b1c <readSerNrEEprom+0x4c>)
10001afc:	701a      	strb	r2, [r3, #0]
     }
 return (EEprom_status+0x10*oper_status);
10001afe:	4b05      	ldr	r3, [pc, #20]	; (10001b14 <readSerNrEEprom+0x44>)
10001b00:	781b      	ldrb	r3, [r3, #0]
10001b02:	1c1a      	adds	r2, r3, #0
10001b04:	4b05      	ldr	r3, [pc, #20]	; (10001b1c <readSerNrEEprom+0x4c>)
10001b06:	781b      	ldrb	r3, [r3, #0]
10001b08:	011b      	lsls	r3, r3, #4
10001b0a:	18d3      	adds	r3, r2, r3
 }
10001b0c:	1c18      	adds	r0, r3, #0
10001b0e:	46bd      	mov	sp, r7
10001b10:	bd80      	pop	{r7, pc}
10001b12:	46c0      	nop			; (mov r8, r8)
10001b14:	20000863 	.word	0x20000863
10001b18:	20000890 	.word	0x20000890
10001b1c:	200008fc 	.word	0x200008fc

10001b20 <readNodeIdEEprom>:
 //------------------------------------------------

 int readNodeIdEEprom(void)
 {
10001b20:	b580      	push	{r7, lr}
10001b22:	af00      	add	r7, sp, #0
	 EEprom_status = E_EEPROM_XMC1_GetStatus();
10001b24:	f003 fc88 	bl	10005438 <E_EEPROM_XMC1_GetStatus>
10001b28:	1c03      	adds	r3, r0, #0
10001b2a:	1c1a      	adds	r2, r3, #0
10001b2c:	4b0d      	ldr	r3, [pc, #52]	; (10001b64 <readNodeIdEEprom+0x44>)
10001b2e:	701a      	strb	r2, [r3, #0]
	 if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001b30:	4b0c      	ldr	r3, [pc, #48]	; (10001b64 <readNodeIdEEprom+0x44>)
10001b32:	781b      	ldrb	r3, [r3, #0]
10001b34:	2b03      	cmp	r3, #3
10001b36:	d10a      	bne.n	10001b4e <readNodeIdEEprom+0x2e>
	 {
       oper_status = E_EEPROM_XMC1_Read(node_data,0U,ReadBuffer2,16U);
10001b38:	4b0b      	ldr	r3, [pc, #44]	; (10001b68 <readNodeIdEEprom+0x48>)
10001b3a:	2002      	movs	r0, #2
10001b3c:	2100      	movs	r1, #0
10001b3e:	1c1a      	adds	r2, r3, #0
10001b40:	2310      	movs	r3, #16
10001b42:	f003 fc09 	bl	10005358 <E_EEPROM_XMC1_Read>
10001b46:	1c03      	adds	r3, r0, #0
10001b48:	1c1a      	adds	r2, r3, #0
10001b4a:	4b08      	ldr	r3, [pc, #32]	; (10001b6c <readNodeIdEEprom+0x4c>)
10001b4c:	701a      	strb	r2, [r3, #0]
     }
 return (EEprom_status+0x10*oper_status);// idle =3 succses =0  ==0x03
10001b4e:	4b05      	ldr	r3, [pc, #20]	; (10001b64 <readNodeIdEEprom+0x44>)
10001b50:	781b      	ldrb	r3, [r3, #0]
10001b52:	1c1a      	adds	r2, r3, #0
10001b54:	4b05      	ldr	r3, [pc, #20]	; (10001b6c <readNodeIdEEprom+0x4c>)
10001b56:	781b      	ldrb	r3, [r3, #0]
10001b58:	011b      	lsls	r3, r3, #4
10001b5a:	18d3      	adds	r3, r2, r3
 }
10001b5c:	1c18      	adds	r0, r3, #0
10001b5e:	46bd      	mov	sp, r7
10001b60:	bd80      	pop	{r7, pc}
10001b62:	46c0      	nop			; (mov r8, r8)
10001b64:	20000863 	.word	0x20000863
10001b68:	20000848 	.word	0x20000848
10001b6c:	200008fc 	.word	0x200008fc

10001b70 <read_akt_light_EEprom>:

 //------------------------------------------------

 int read_akt_light_EEprom(void)
 {
10001b70:	b580      	push	{r7, lr}
10001b72:	af00      	add	r7, sp, #0
	 EEprom_status = E_EEPROM_XMC1_GetStatus();
10001b74:	f003 fc60 	bl	10005438 <E_EEPROM_XMC1_GetStatus>
10001b78:	1c03      	adds	r3, r0, #0
10001b7a:	1c1a      	adds	r2, r3, #0
10001b7c:	4b0d      	ldr	r3, [pc, #52]	; (10001bb4 <read_akt_light_EEprom+0x44>)
10001b7e:	701a      	strb	r2, [r3, #0]
	 if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001b80:	4b0c      	ldr	r3, [pc, #48]	; (10001bb4 <read_akt_light_EEprom+0x44>)
10001b82:	781b      	ldrb	r3, [r3, #0]
10001b84:	2b03      	cmp	r3, #3
10001b86:	d10a      	bne.n	10001b9e <read_akt_light_EEprom+0x2e>
	 {
       oper_status = E_EEPROM_XMC1_Read(akt_light_data,0U,ReadBuffer2,16U);
10001b88:	4b0b      	ldr	r3, [pc, #44]	; (10001bb8 <read_akt_light_EEprom+0x48>)
10001b8a:	2004      	movs	r0, #4
10001b8c:	2100      	movs	r1, #0
10001b8e:	1c1a      	adds	r2, r3, #0
10001b90:	2310      	movs	r3, #16
10001b92:	f003 fbe1 	bl	10005358 <E_EEPROM_XMC1_Read>
10001b96:	1c03      	adds	r3, r0, #0
10001b98:	1c1a      	adds	r2, r3, #0
10001b9a:	4b08      	ldr	r3, [pc, #32]	; (10001bbc <read_akt_light_EEprom+0x4c>)
10001b9c:	701a      	strb	r2, [r3, #0]
     }
 return (EEprom_status+0x10*oper_status);// idle =3 succses =0  ==0x03
10001b9e:	4b05      	ldr	r3, [pc, #20]	; (10001bb4 <read_akt_light_EEprom+0x44>)
10001ba0:	781b      	ldrb	r3, [r3, #0]
10001ba2:	1c1a      	adds	r2, r3, #0
10001ba4:	4b05      	ldr	r3, [pc, #20]	; (10001bbc <read_akt_light_EEprom+0x4c>)
10001ba6:	781b      	ldrb	r3, [r3, #0]
10001ba8:	011b      	lsls	r3, r3, #4
10001baa:	18d3      	adds	r3, r2, r3
 }
10001bac:	1c18      	adds	r0, r3, #0
10001bae:	46bd      	mov	sp, r7
10001bb0:	bd80      	pop	{r7, pc}
10001bb2:	46c0      	nop			; (mov r8, r8)
10001bb4:	20000863 	.word	0x20000863
10001bb8:	20000848 	.word	0x20000848
10001bbc:	200008fc 	.word	0x200008fc

10001bc0 <read_off_light_EEprom>:
 //------------------------------------------------

 int read_off_light_EEprom(void)
 {
10001bc0:	b580      	push	{r7, lr}
10001bc2:	af00      	add	r7, sp, #0
	 EEprom_status = E_EEPROM_XMC1_GetStatus();
10001bc4:	f003 fc38 	bl	10005438 <E_EEPROM_XMC1_GetStatus>
10001bc8:	1c03      	adds	r3, r0, #0
10001bca:	1c1a      	adds	r2, r3, #0
10001bcc:	4b0d      	ldr	r3, [pc, #52]	; (10001c04 <read_off_light_EEprom+0x44>)
10001bce:	701a      	strb	r2, [r3, #0]
	 if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001bd0:	4b0c      	ldr	r3, [pc, #48]	; (10001c04 <read_off_light_EEprom+0x44>)
10001bd2:	781b      	ldrb	r3, [r3, #0]
10001bd4:	2b03      	cmp	r3, #3
10001bd6:	d10a      	bne.n	10001bee <read_off_light_EEprom+0x2e>
	 {
       oper_status = E_EEPROM_XMC1_Read(off_light_data,0U,ReadBuffer2,16U);
10001bd8:	4b0b      	ldr	r3, [pc, #44]	; (10001c08 <read_off_light_EEprom+0x48>)
10001bda:	2005      	movs	r0, #5
10001bdc:	2100      	movs	r1, #0
10001bde:	1c1a      	adds	r2, r3, #0
10001be0:	2310      	movs	r3, #16
10001be2:	f003 fbb9 	bl	10005358 <E_EEPROM_XMC1_Read>
10001be6:	1c03      	adds	r3, r0, #0
10001be8:	1c1a      	adds	r2, r3, #0
10001bea:	4b08      	ldr	r3, [pc, #32]	; (10001c0c <read_off_light_EEprom+0x4c>)
10001bec:	701a      	strb	r2, [r3, #0]
     }
 return (EEprom_status+0x10*oper_status);// idle =3 succses =0  ==0x03
10001bee:	4b05      	ldr	r3, [pc, #20]	; (10001c04 <read_off_light_EEprom+0x44>)
10001bf0:	781b      	ldrb	r3, [r3, #0]
10001bf2:	1c1a      	adds	r2, r3, #0
10001bf4:	4b05      	ldr	r3, [pc, #20]	; (10001c0c <read_off_light_EEprom+0x4c>)
10001bf6:	781b      	ldrb	r3, [r3, #0]
10001bf8:	011b      	lsls	r3, r3, #4
10001bfa:	18d3      	adds	r3, r2, r3
 }
10001bfc:	1c18      	adds	r0, r3, #0
10001bfe:	46bd      	mov	sp, r7
10001c00:	bd80      	pop	{r7, pc}
10001c02:	46c0      	nop			; (mov r8, r8)
10001c04:	20000863 	.word	0x20000863
10001c08:	20000848 	.word	0x20000848
10001c0c:	200008fc 	.word	0x200008fc

10001c10 <writeSernr_B1_EEprom>:

 //------------------------------------------------
 int writeSernr_B1_EEprom(void)
 {
10001c10:	b580      	push	{r7, lr}
10001c12:	b082      	sub	sp, #8
10001c14:	af00      	add	r7, sp, #0
	 int a = 0b10000000;
10001c16:	2380      	movs	r3, #128	; 0x80
10001c18:	607b      	str	r3, [r7, #4]
	if (resultB > min_EEP_Voltage_Uin)
10001c1a:	4b14      	ldr	r3, [pc, #80]	; (10001c6c <writeSernr_B1_EEprom+0x5c>)
10001c1c:	881a      	ldrh	r2, [r3, #0]
10001c1e:	23ba      	movs	r3, #186	; 0xba
10001c20:	011b      	lsls	r3, r3, #4
10001c22:	429a      	cmp	r2, r3
10001c24:	d914      	bls.n	10001c50 <writeSernr_B1_EEprom+0x40>
  {
	  EEprom_status = E_EEPROM_XMC1_GetStatus();
10001c26:	f003 fc07 	bl	10005438 <E_EEPROM_XMC1_GetStatus>
10001c2a:	1c03      	adds	r3, r0, #0
10001c2c:	1c1a      	adds	r2, r3, #0
10001c2e:	4b10      	ldr	r3, [pc, #64]	; (10001c70 <writeSernr_B1_EEprom+0x60>)
10001c30:	701a      	strb	r2, [r3, #0]
	 if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001c32:	4b0f      	ldr	r3, [pc, #60]	; (10001c70 <writeSernr_B1_EEprom+0x60>)
10001c34:	781b      	ldrb	r3, [r3, #0]
10001c36:	2b03      	cmp	r3, #3
10001c38:	d108      	bne.n	10001c4c <writeSernr_B1_EEprom+0x3c>
    {
    oper_status = E_EEPROM_XMC1_Write(serial_first_data,ReadBuffer1);
10001c3a:	4b0e      	ldr	r3, [pc, #56]	; (10001c74 <writeSernr_B1_EEprom+0x64>)
10001c3c:	2001      	movs	r0, #1
10001c3e:	1c19      	adds	r1, r3, #0
10001c40:	f003 fb60 	bl	10005304 <E_EEPROM_XMC1_Write>
10001c44:	1c03      	adds	r3, r0, #0
10001c46:	1c1a      	adds	r2, r3, #0
10001c48:	4b0b      	ldr	r3, [pc, #44]	; (10001c78 <writeSernr_B1_EEprom+0x68>)
10001c4a:	701a      	strb	r2, [r3, #0]
    }
	 a = 0;
10001c4c:	2300      	movs	r3, #0
10001c4e:	607b      	str	r3, [r7, #4]
  }
    return (EEprom_status + 0x10 * oper_status + a);
10001c50:	4b07      	ldr	r3, [pc, #28]	; (10001c70 <writeSernr_B1_EEprom+0x60>)
10001c52:	781b      	ldrb	r3, [r3, #0]
10001c54:	1c1a      	adds	r2, r3, #0
10001c56:	4b08      	ldr	r3, [pc, #32]	; (10001c78 <writeSernr_B1_EEprom+0x68>)
10001c58:	781b      	ldrb	r3, [r3, #0]
10001c5a:	011b      	lsls	r3, r3, #4
10001c5c:	18d2      	adds	r2, r2, r3
10001c5e:	687b      	ldr	r3, [r7, #4]
10001c60:	18d3      	adds	r3, r2, r3
 }
10001c62:	1c18      	adds	r0, r3, #0
10001c64:	46bd      	mov	sp, r7
10001c66:	b002      	add	sp, #8
10001c68:	bd80      	pop	{r7, pc}
10001c6a:	46c0      	nop			; (mov r8, r8)
10001c6c:	20000548 	.word	0x20000548
10001c70:	20000863 	.word	0x20000863
10001c74:	20000890 	.word	0x20000890
10001c78:	200008fc 	.word	0x200008fc

10001c7c <writeNodeid_B2_EEprom>:
 //------------------------------------------------
 int writeNodeid_B2_EEprom(void)
 {
10001c7c:	b580      	push	{r7, lr}
10001c7e:	b082      	sub	sp, #8
10001c80:	af00      	add	r7, sp, #0
  int a = 0b10000000; // erfolgreiche spannung=0
10001c82:	2380      	movs	r3, #128	; 0x80
10001c84:	607b      	str	r3, [r7, #4]
	if (resultB > min_EEP_Voltage_Uin)
10001c86:	4b14      	ldr	r3, [pc, #80]	; (10001cd8 <writeNodeid_B2_EEprom+0x5c>)
10001c88:	881a      	ldrh	r2, [r3, #0]
10001c8a:	23ba      	movs	r3, #186	; 0xba
10001c8c:	011b      	lsls	r3, r3, #4
10001c8e:	429a      	cmp	r2, r3
10001c90:	d914      	bls.n	10001cbc <writeNodeid_B2_EEprom+0x40>
    {
	 EEprom_status = E_EEPROM_XMC1_GetStatus();
10001c92:	f003 fbd1 	bl	10005438 <E_EEPROM_XMC1_GetStatus>
10001c96:	1c03      	adds	r3, r0, #0
10001c98:	1c1a      	adds	r2, r3, #0
10001c9a:	4b10      	ldr	r3, [pc, #64]	; (10001cdc <writeNodeid_B2_EEprom+0x60>)
10001c9c:	701a      	strb	r2, [r3, #0]
	  if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001c9e:	4b0f      	ldr	r3, [pc, #60]	; (10001cdc <writeNodeid_B2_EEprom+0x60>)
10001ca0:	781b      	ldrb	r3, [r3, #0]
10001ca2:	2b03      	cmp	r3, #3
10001ca4:	d108      	bne.n	10001cb8 <writeNodeid_B2_EEprom+0x3c>
      {
      oper_status = E_EEPROM_XMC1_Write(node_data,ReadBuffer2);
10001ca6:	4b0e      	ldr	r3, [pc, #56]	; (10001ce0 <writeNodeid_B2_EEprom+0x64>)
10001ca8:	2002      	movs	r0, #2
10001caa:	1c19      	adds	r1, r3, #0
10001cac:	f003 fb2a 	bl	10005304 <E_EEPROM_XMC1_Write>
10001cb0:	1c03      	adds	r3, r0, #0
10001cb2:	1c1a      	adds	r2, r3, #0
10001cb4:	4b0b      	ldr	r3, [pc, #44]	; (10001ce4 <writeNodeid_B2_EEprom+0x68>)
10001cb6:	701a      	strb	r2, [r3, #0]
      }
	 a = 0;
10001cb8:	2300      	movs	r3, #0
10001cba:	607b      	str	r3, [r7, #4]
    }
    return (EEprom_status + 0x10 * oper_status + a);
10001cbc:	4b07      	ldr	r3, [pc, #28]	; (10001cdc <writeNodeid_B2_EEprom+0x60>)
10001cbe:	781b      	ldrb	r3, [r3, #0]
10001cc0:	1c1a      	adds	r2, r3, #0
10001cc2:	4b08      	ldr	r3, [pc, #32]	; (10001ce4 <writeNodeid_B2_EEprom+0x68>)
10001cc4:	781b      	ldrb	r3, [r3, #0]
10001cc6:	011b      	lsls	r3, r3, #4
10001cc8:	18d2      	adds	r2, r2, r3
10001cca:	687b      	ldr	r3, [r7, #4]
10001ccc:	18d3      	adds	r3, r2, r3
 }
10001cce:	1c18      	adds	r0, r3, #0
10001cd0:	46bd      	mov	sp, r7
10001cd2:	b002      	add	sp, #8
10001cd4:	bd80      	pop	{r7, pc}
10001cd6:	46c0      	nop			; (mov r8, r8)
10001cd8:	20000548 	.word	0x20000548
10001cdc:	20000863 	.word	0x20000863
10001ce0:	20000848 	.word	0x20000848
10001ce4:	200008fc 	.word	0x200008fc

10001ce8 <writeLamp_data_B3_EEprom>:
 //----------------------------

 int writeLamp_data_B3_EEprom(void) // writeLamp_data_B3_EEprom
 {
10001ce8:	b580      	push	{r7, lr}
10001cea:	b082      	sub	sp, #8
10001cec:	af00      	add	r7, sp, #0
	 int a = 0b10000000;
10001cee:	2380      	movs	r3, #128	; 0x80
10001cf0:	607b      	str	r3, [r7, #4]
	if (resultB > min_EEP_Voltage_Uin)
10001cf2:	4b14      	ldr	r3, [pc, #80]	; (10001d44 <writeLamp_data_B3_EEprom+0x5c>)
10001cf4:	881a      	ldrh	r2, [r3, #0]
10001cf6:	23ba      	movs	r3, #186	; 0xba
10001cf8:	011b      	lsls	r3, r3, #4
10001cfa:	429a      	cmp	r2, r3
10001cfc:	d914      	bls.n	10001d28 <writeLamp_data_B3_EEprom+0x40>
  {
	  EEprom_status = E_EEPROM_XMC1_GetStatus();
10001cfe:	f003 fb9b 	bl	10005438 <E_EEPROM_XMC1_GetStatus>
10001d02:	1c03      	adds	r3, r0, #0
10001d04:	1c1a      	adds	r2, r3, #0
10001d06:	4b10      	ldr	r3, [pc, #64]	; (10001d48 <writeLamp_data_B3_EEprom+0x60>)
10001d08:	701a      	strb	r2, [r3, #0]
	 if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001d0a:	4b0f      	ldr	r3, [pc, #60]	; (10001d48 <writeLamp_data_B3_EEprom+0x60>)
10001d0c:	781b      	ldrb	r3, [r3, #0]
10001d0e:	2b03      	cmp	r3, #3
10001d10:	d108      	bne.n	10001d24 <writeLamp_data_B3_EEprom+0x3c>
    {
    oper_status = E_EEPROM_XMC1_Write(lamp_data,ReadBuffer3);
10001d12:	4b0e      	ldr	r3, [pc, #56]	; (10001d4c <writeLamp_data_B3_EEprom+0x64>)
10001d14:	2003      	movs	r0, #3
10001d16:	1c19      	adds	r1, r3, #0
10001d18:	f003 faf4 	bl	10005304 <E_EEPROM_XMC1_Write>
10001d1c:	1c03      	adds	r3, r0, #0
10001d1e:	1c1a      	adds	r2, r3, #0
10001d20:	4b0b      	ldr	r3, [pc, #44]	; (10001d50 <writeLamp_data_B3_EEprom+0x68>)
10001d22:	701a      	strb	r2, [r3, #0]
    }
	 a = 0;
10001d24:	2300      	movs	r3, #0
10001d26:	607b      	str	r3, [r7, #4]
  }
    return (EEprom_status + 0x10 * oper_status + a);
10001d28:	4b07      	ldr	r3, [pc, #28]	; (10001d48 <writeLamp_data_B3_EEprom+0x60>)
10001d2a:	781b      	ldrb	r3, [r3, #0]
10001d2c:	1c1a      	adds	r2, r3, #0
10001d2e:	4b08      	ldr	r3, [pc, #32]	; (10001d50 <writeLamp_data_B3_EEprom+0x68>)
10001d30:	781b      	ldrb	r3, [r3, #0]
10001d32:	011b      	lsls	r3, r3, #4
10001d34:	18d2      	adds	r2, r2, r3
10001d36:	687b      	ldr	r3, [r7, #4]
10001d38:	18d3      	adds	r3, r2, r3
 }
10001d3a:	1c18      	adds	r0, r3, #0
10001d3c:	46bd      	mov	sp, r7
10001d3e:	b002      	add	sp, #8
10001d40:	bd80      	pop	{r7, pc}
10001d42:	46c0      	nop			; (mov r8, r8)
10001d44:	20000548 	.word	0x20000548
10001d48:	20000863 	.word	0x20000863
10001d4c:	200007cc 	.word	0x200007cc
10001d50:	200008fc 	.word	0x200008fc

10001d54 <writeakt_light_data_B4_EEprom>:

 //------------------------------------------------
 int writeakt_light_data_B4_EEprom(void)
 {
10001d54:	b580      	push	{r7, lr}
10001d56:	b082      	sub	sp, #8
10001d58:	af00      	add	r7, sp, #0
  int a = 0b10000000; // erfolgreiche spannung=0
10001d5a:	2380      	movs	r3, #128	; 0x80
10001d5c:	607b      	str	r3, [r7, #4]
	if (resultB > min_EEP_Voltage_Uin)
10001d5e:	4b14      	ldr	r3, [pc, #80]	; (10001db0 <writeakt_light_data_B4_EEprom+0x5c>)
10001d60:	881a      	ldrh	r2, [r3, #0]
10001d62:	23ba      	movs	r3, #186	; 0xba
10001d64:	011b      	lsls	r3, r3, #4
10001d66:	429a      	cmp	r2, r3
10001d68:	d914      	bls.n	10001d94 <writeakt_light_data_B4_EEprom+0x40>
    {
	 EEprom_status = E_EEPROM_XMC1_GetStatus();
10001d6a:	f003 fb65 	bl	10005438 <E_EEPROM_XMC1_GetStatus>
10001d6e:	1c03      	adds	r3, r0, #0
10001d70:	1c1a      	adds	r2, r3, #0
10001d72:	4b10      	ldr	r3, [pc, #64]	; (10001db4 <writeakt_light_data_B4_EEprom+0x60>)
10001d74:	701a      	strb	r2, [r3, #0]
	  if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001d76:	4b0f      	ldr	r3, [pc, #60]	; (10001db4 <writeakt_light_data_B4_EEprom+0x60>)
10001d78:	781b      	ldrb	r3, [r3, #0]
10001d7a:	2b03      	cmp	r3, #3
10001d7c:	d108      	bne.n	10001d90 <writeakt_light_data_B4_EEprom+0x3c>
      {
      oper_status = E_EEPROM_XMC1_Write(akt_light_data,ReadBuffer2);
10001d7e:	4b0e      	ldr	r3, [pc, #56]	; (10001db8 <writeakt_light_data_B4_EEprom+0x64>)
10001d80:	2004      	movs	r0, #4
10001d82:	1c19      	adds	r1, r3, #0
10001d84:	f003 fabe 	bl	10005304 <E_EEPROM_XMC1_Write>
10001d88:	1c03      	adds	r3, r0, #0
10001d8a:	1c1a      	adds	r2, r3, #0
10001d8c:	4b0b      	ldr	r3, [pc, #44]	; (10001dbc <writeakt_light_data_B4_EEprom+0x68>)
10001d8e:	701a      	strb	r2, [r3, #0]
      }
	 a = 0;
10001d90:	2300      	movs	r3, #0
10001d92:	607b      	str	r3, [r7, #4]
    }
    return (EEprom_status + 0x10 * oper_status + a);
10001d94:	4b07      	ldr	r3, [pc, #28]	; (10001db4 <writeakt_light_data_B4_EEprom+0x60>)
10001d96:	781b      	ldrb	r3, [r3, #0]
10001d98:	1c1a      	adds	r2, r3, #0
10001d9a:	4b08      	ldr	r3, [pc, #32]	; (10001dbc <writeakt_light_data_B4_EEprom+0x68>)
10001d9c:	781b      	ldrb	r3, [r3, #0]
10001d9e:	011b      	lsls	r3, r3, #4
10001da0:	18d2      	adds	r2, r2, r3
10001da2:	687b      	ldr	r3, [r7, #4]
10001da4:	18d3      	adds	r3, r2, r3
 }
10001da6:	1c18      	adds	r0, r3, #0
10001da8:	46bd      	mov	sp, r7
10001daa:	b002      	add	sp, #8
10001dac:	bd80      	pop	{r7, pc}
10001dae:	46c0      	nop			; (mov r8, r8)
10001db0:	20000548 	.word	0x20000548
10001db4:	20000863 	.word	0x20000863
10001db8:	20000848 	.word	0x20000848
10001dbc:	200008fc 	.word	0x200008fc

10001dc0 <writeOff_light_B5_EEprom>:
 //----------------------------

 int writeOff_light_B5_EEprom(void)
 {
10001dc0:	b580      	push	{r7, lr}
10001dc2:	b082      	sub	sp, #8
10001dc4:	af00      	add	r7, sp, #0
	 int a = 0b10000000;
10001dc6:	2380      	movs	r3, #128	; 0x80
10001dc8:	607b      	str	r3, [r7, #4]
	if (resultB > min_EEP_Voltage_Uin)
10001dca:	4b14      	ldr	r3, [pc, #80]	; (10001e1c <writeOff_light_B5_EEprom+0x5c>)
10001dcc:	881a      	ldrh	r2, [r3, #0]
10001dce:	23ba      	movs	r3, #186	; 0xba
10001dd0:	011b      	lsls	r3, r3, #4
10001dd2:	429a      	cmp	r2, r3
10001dd4:	d914      	bls.n	10001e00 <writeOff_light_B5_EEprom+0x40>
  {
	  EEprom_status = E_EEPROM_XMC1_GetStatus();
10001dd6:	f003 fb2f 	bl	10005438 <E_EEPROM_XMC1_GetStatus>
10001dda:	1c03      	adds	r3, r0, #0
10001ddc:	1c1a      	adds	r2, r3, #0
10001dde:	4b10      	ldr	r3, [pc, #64]	; (10001e20 <writeOff_light_B5_EEprom+0x60>)
10001de0:	701a      	strb	r2, [r3, #0]
	 if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001de2:	4b0f      	ldr	r3, [pc, #60]	; (10001e20 <writeOff_light_B5_EEprom+0x60>)
10001de4:	781b      	ldrb	r3, [r3, #0]
10001de6:	2b03      	cmp	r3, #3
10001de8:	d108      	bne.n	10001dfc <writeOff_light_B5_EEprom+0x3c>
    {
    oper_status = E_EEPROM_XMC1_Write(off_light_data,ReadBuffer2);
10001dea:	4b0e      	ldr	r3, [pc, #56]	; (10001e24 <writeOff_light_B5_EEprom+0x64>)
10001dec:	2005      	movs	r0, #5
10001dee:	1c19      	adds	r1, r3, #0
10001df0:	f003 fa88 	bl	10005304 <E_EEPROM_XMC1_Write>
10001df4:	1c03      	adds	r3, r0, #0
10001df6:	1c1a      	adds	r2, r3, #0
10001df8:	4b0b      	ldr	r3, [pc, #44]	; (10001e28 <writeOff_light_B5_EEprom+0x68>)
10001dfa:	701a      	strb	r2, [r3, #0]




    }
	 a = 0;
10001dfc:	2300      	movs	r3, #0
10001dfe:	607b      	str	r3, [r7, #4]
  }
    return (EEprom_status + 0x10 * oper_status + a);
10001e00:	4b07      	ldr	r3, [pc, #28]	; (10001e20 <writeOff_light_B5_EEprom+0x60>)
10001e02:	781b      	ldrb	r3, [r3, #0]
10001e04:	1c1a      	adds	r2, r3, #0
10001e06:	4b08      	ldr	r3, [pc, #32]	; (10001e28 <writeOff_light_B5_EEprom+0x68>)
10001e08:	781b      	ldrb	r3, [r3, #0]
10001e0a:	011b      	lsls	r3, r3, #4
10001e0c:	18d2      	adds	r2, r2, r3
10001e0e:	687b      	ldr	r3, [r7, #4]
10001e10:	18d3      	adds	r3, r2, r3
 }
10001e12:	1c18      	adds	r0, r3, #0
10001e14:	46bd      	mov	sp, r7
10001e16:	b002      	add	sp, #8
10001e18:	bd80      	pop	{r7, pc}
10001e1a:	46c0      	nop			; (mov r8, r8)
10001e1c:	20000548 	.word	0x20000548
10001e20:	20000863 	.word	0x20000863
10001e24:	20000848 	.word	0x20000848
10001e28:	200008fc 	.word	0x200008fc

10001e2c <sysiniValueB1>:
///#############################################
 //initialisierung


 void sysiniValueB1(void)
 {
10001e2c:	b580      	push	{r7, lr}
10001e2e:	af00      	add	r7, sp, #0
//	   Ser_NrH = 0x4142 ;
//	   Ser_NrL = 0x4344 ;

	   Ser_NrH = 0x7b7a;
10001e30:	4b12      	ldr	r3, [pc, #72]	; (10001e7c <sysiniValueB1+0x50>)
10001e32:	4a13      	ldr	r2, [pc, #76]	; (10001e80 <sysiniValueB1+0x54>)
10001e34:	801a      	strh	r2, [r3, #0]
       Ser_NrL = 0x5859 ;
10001e36:	4b13      	ldr	r3, [pc, #76]	; (10001e84 <sysiniValueB1+0x58>)
10001e38:	4a13      	ldr	r2, [pc, #76]	; (10001e88 <sysiniValueB1+0x5c>)
10001e3a:	801a      	strh	r2, [r3, #0]
       Hard_Vers = 1000 ;
10001e3c:	4b13      	ldr	r3, [pc, #76]	; (10001e8c <sysiniValueB1+0x60>)
10001e3e:	22fa      	movs	r2, #250	; 0xfa
10001e40:	0092      	lsls	r2, r2, #2
10001e42:	801a      	strh	r2, [r3, #0]
	   Soft_Vers = 1000 ;
10001e44:	4b12      	ldr	r3, [pc, #72]	; (10001e90 <sysiniValueB1+0x64>)
10001e46:	22fa      	movs	r2, #250	; 0xfa
10001e48:	0092      	lsls	r2, r2, #2
10001e4a:	801a      	strh	r2, [r3, #0]
	   GEH_Vers = 1000 ;
10001e4c:	4b11      	ldr	r3, [pc, #68]	; (10001e94 <sysiniValueB1+0x68>)
10001e4e:	22fa      	movs	r2, #250	; 0xfa
10001e50:	0092      	lsls	r2, r2, #2
10001e52:	801a      	strh	r2, [r3, #0]
	   Mon_Vers = 1000 ;
10001e54:	4b10      	ldr	r3, [pc, #64]	; (10001e98 <sysiniValueB1+0x6c>)
10001e56:	22fa      	movs	r2, #250	; 0xfa
10001e58:	0092      	lsls	r2, r2, #2
10001e5a:	801a      	strh	r2, [r3, #0]
	   LED_WW_Vers = 1000 ;
10001e5c:	4b0f      	ldr	r3, [pc, #60]	; (10001e9c <sysiniValueB1+0x70>)
10001e5e:	22fa      	movs	r2, #250	; 0xfa
10001e60:	0092      	lsls	r2, r2, #2
10001e62:	801a      	strh	r2, [r3, #0]
	   LED_CW_Vers = 1000 ;
10001e64:	4b0e      	ldr	r3, [pc, #56]	; (10001ea0 <sysiniValueB1+0x74>)
10001e66:	22fa      	movs	r2, #250	; 0xfa
10001e68:	0092      	lsls	r2, r2, #2
10001e6a:	801a      	strh	r2, [r3, #0]

       neu_Ser_NrH = 0 ;
10001e6c:	4b0d      	ldr	r3, [pc, #52]	; (10001ea4 <sysiniValueB1+0x78>)
10001e6e:	2200      	movs	r2, #0
10001e70:	801a      	strh	r2, [r3, #0]
       neu_Ser_NrL = 0 ;
10001e72:	4b0d      	ldr	r3, [pc, #52]	; (10001ea8 <sysiniValueB1+0x7c>)
10001e74:	2200      	movs	r2, #0
10001e76:	801a      	strh	r2, [r3, #0]

 }
10001e78:	46bd      	mov	sp, r7
10001e7a:	bd80      	pop	{r7, pc}
10001e7c:	20000830 	.word	0x20000830
10001e80:	00007b7a 	.word	0x00007b7a
10001e84:	200008a8 	.word	0x200008a8
10001e88:	00005859 	.word	0x00005859
10001e8c:	200007f0 	.word	0x200007f0
10001e90:	200008b4 	.word	0x200008b4
10001e94:	2000083c 	.word	0x2000083c
10001e98:	200007fc 	.word	0x200007fc
10001e9c:	200007f2 	.word	0x200007f2
10001ea0:	2000082e 	.word	0x2000082e
10001ea4:	20000816 	.word	0x20000816
10001ea8:	20000904 	.word	0x20000904

10001eac <sysiniValueB2>:


 void sysiniValueB2(void)
 {
10001eac:	b580      	push	{r7, lr}
10001eae:	af00      	add	r7, sp, #0
           node_id = 1;
10001eb0:	4b11      	ldr	r3, [pc, #68]	; (10001ef8 <sysiniValueB2+0x4c>)
10001eb2:	2201      	movs	r2, #1
10001eb4:	701a      	strb	r2, [r3, #0]
           node_id_alt = 1;
10001eb6:	4b11      	ldr	r3, [pc, #68]	; (10001efc <sysiniValueB2+0x50>)
10001eb8:	2201      	movs	r2, #1
10001eba:	701a      	strb	r2, [r3, #0]
    	   node_id_16bit = 0x1234;
10001ebc:	4b10      	ldr	r3, [pc, #64]	; (10001f00 <sysiniValueB2+0x54>)
10001ebe:	4a11      	ldr	r2, [pc, #68]	; (10001f04 <sysiniValueB2+0x58>)
10001ec0:	801a      	strh	r2, [r3, #0]
    	   val_Pow_Nom=2000;
10001ec2:	4b11      	ldr	r3, [pc, #68]	; (10001f08 <sysiniValueB2+0x5c>)
10001ec4:	22fa      	movs	r2, #250	; 0xfa
10001ec6:	00d2      	lsls	r2, r2, #3
10001ec8:	801a      	strh	r2, [r3, #0]
		   val_Pow_max=2000;
10001eca:	4b10      	ldr	r3, [pc, #64]	; (10001f0c <sysiniValueB2+0x60>)
10001ecc:	22fa      	movs	r2, #250	; 0xfa
10001ece:	00d2      	lsls	r2, r2, #3
10001ed0:	801a      	strh	r2, [r3, #0]
		   val_Spannung_min=3600;
10001ed2:	4b0f      	ldr	r3, [pc, #60]	; (10001f10 <sysiniValueB2+0x64>)
10001ed4:	22e1      	movs	r2, #225	; 0xe1
10001ed6:	0112      	lsls	r2, r2, #4
10001ed8:	801a      	strh	r2, [r3, #0]
		   val_Spannung_max=4200;
10001eda:	4b0e      	ldr	r3, [pc, #56]	; (10001f14 <sysiniValueB2+0x68>)
10001edc:	4a0e      	ldr	r2, [pc, #56]	; (10001f18 <sysiniValueB2+0x6c>)
10001ede:	801a      	strh	r2, [r3, #0]
		   led_grupp=10;
10001ee0:	4b0e      	ldr	r3, [pc, #56]	; (10001f1c <sysiniValueB2+0x70>)
10001ee2:	220a      	movs	r2, #10
10001ee4:	801a      	strh	r2, [r3, #0]
		   led_Strom=0065;
10001ee6:	4b0e      	ldr	r3, [pc, #56]	; (10001f20 <sysiniValueB2+0x74>)
10001ee8:	2235      	movs	r2, #53	; 0x35
10001eea:	801a      	strh	r2, [r3, #0]

    	   node_id_neu = 1;
10001eec:	4b0d      	ldr	r3, [pc, #52]	; (10001f24 <sysiniValueB2+0x78>)
10001eee:	2201      	movs	r2, #1
10001ef0:	701a      	strb	r2, [r3, #0]
 }
10001ef2:	46bd      	mov	sp, r7
10001ef4:	bd80      	pop	{r7, pc}
10001ef6:	46c0      	nop			; (mov r8, r8)
10001ef8:	20000836 	.word	0x20000836
10001efc:	20000844 	.word	0x20000844
10001f00:	20000860 	.word	0x20000860
10001f04:	00001234 	.word	0x00001234
10001f08:	2000085c 	.word	0x2000085c
10001f0c:	200008f6 	.word	0x200008f6
10001f10:	2000083a 	.word	0x2000083a
10001f14:	200008be 	.word	0x200008be
10001f18:	00001068 	.word	0x00001068
10001f1c:	20000834 	.word	0x20000834
10001f20:	20000858 	.word	0x20000858
10001f24:	200007ca 	.word	0x200007ca

10001f28 <sysiniValueB4>:

 void sysiniValueB4(void)
 {
10001f28:	b580      	push	{r7, lr}
10001f2a:	af00      	add	r7, sp, #0
	 Dimm_Gamma=10;
10001f2c:	4b26      	ldr	r3, [pc, #152]	; (10001fc8 <sysiniValueB4+0xa0>)
10001f2e:	220a      	movs	r2, #10
10001f30:	701a      	strb	r2, [r3, #0]
	 Dimm_Stufen=10;
10001f32:	4b26      	ldr	r3, [pc, #152]	; (10001fcc <sysiniValueB4+0xa4>)
10001f34:	220a      	movs	r2, #10
10001f36:	701a      	strb	r2, [r3, #0]
	 Dimm_StufenGR=10;
10001f38:	4b25      	ldr	r3, [pc, #148]	; (10001fd0 <sysiniValueB4+0xa8>)
10001f3a:	220a      	movs	r2, #10
10001f3c:	701a      	strb	r2, [r3, #0]
	 Dimm_Valu=10;
10001f3e:	4b25      	ldr	r3, [pc, #148]	; (10001fd4 <sysiniValueB4+0xac>)
10001f40:	220a      	movs	r2, #10
10001f42:	701a      	strb	r2, [r3, #0]
	 Smooth_Value=10;
10001f44:	4b24      	ldr	r3, [pc, #144]	; (10001fd8 <sysiniValueB4+0xb0>)
10001f46:	220a      	movs	r2, #10
10001f48:	801a      	strh	r2, [r3, #0]
	 linearwalk_gen= 0xb0;
10001f4a:	4b24      	ldr	r3, [pc, #144]	; (10001fdc <sysiniValueB4+0xb4>)
10001f4c:	22b0      	movs	r2, #176	; 0xb0
10001f4e:	801a      	strh	r2, [r3, #0]
	 Farbe_wwcw_Quot_gen=0xffff;
10001f50:	4b23      	ldr	r3, [pc, #140]	; (10001fe0 <sysiniValueB4+0xb8>)
10001f52:	2201      	movs	r2, #1
10001f54:	4252      	negs	r2, r2
10001f56:	801a      	strh	r2, [r3, #0]
	 Reserve_1=0;
10001f58:	4b22      	ldr	r3, [pc, #136]	; (10001fe4 <sysiniValueB4+0xbc>)
10001f5a:	2200      	movs	r2, #0
10001f5c:	801a      	strh	r2, [r3, #0]
	 Dimm_Max_WW=1000;
10001f5e:	4b22      	ldr	r3, [pc, #136]	; (10001fe8 <sysiniValueB4+0xc0>)
10001f60:	22fa      	movs	r2, #250	; 0xfa
10001f62:	0092      	lsls	r2, r2, #2
10001f64:	801a      	strh	r2, [r3, #0]
	 Dimm_Max_CW=1000;
10001f66:	4b21      	ldr	r3, [pc, #132]	; (10001fec <sysiniValueB4+0xc4>)
10001f68:	22fa      	movs	r2, #250	; 0xfa
10001f6a:	0092      	lsls	r2, r2, #2
10001f6c:	801a      	strh	r2, [r3, #0]

	linearwalk_ww1 = linearwalk_gen;
10001f6e:	4b1b      	ldr	r3, [pc, #108]	; (10001fdc <sysiniValueB4+0xb4>)
10001f70:	881a      	ldrh	r2, [r3, #0]
10001f72:	4b1f      	ldr	r3, [pc, #124]	; (10001ff0 <sysiniValueB4+0xc8>)
10001f74:	801a      	strh	r2, [r3, #0]
	linearwalk_ww2 = linearwalk_gen;
10001f76:	4b19      	ldr	r3, [pc, #100]	; (10001fdc <sysiniValueB4+0xb4>)
10001f78:	881a      	ldrh	r2, [r3, #0]
10001f7a:	4b1e      	ldr	r3, [pc, #120]	; (10001ff4 <sysiniValueB4+0xcc>)
10001f7c:	801a      	strh	r2, [r3, #0]
	linearwalk_cw1 = linearwalk_gen;
10001f7e:	4b17      	ldr	r3, [pc, #92]	; (10001fdc <sysiniValueB4+0xb4>)
10001f80:	881a      	ldrh	r2, [r3, #0]
10001f82:	4b1d      	ldr	r3, [pc, #116]	; (10001ff8 <sysiniValueB4+0xd0>)
10001f84:	801a      	strh	r2, [r3, #0]
	linearwalk_cw2 = linearwalk_gen;
10001f86:	4b15      	ldr	r3, [pc, #84]	; (10001fdc <sysiniValueB4+0xb4>)
10001f88:	881a      	ldrh	r2, [r3, #0]
10001f8a:	4b1c      	ldr	r3, [pc, #112]	; (10001ffc <sysiniValueB4+0xd4>)
10001f8c:	801a      	strh	r2, [r3, #0]

	Farbe_ww1_Quot = Farbe_wwcw_Quot_gen>>8;
10001f8e:	4b14      	ldr	r3, [pc, #80]	; (10001fe0 <sysiniValueB4+0xb8>)
10001f90:	881b      	ldrh	r3, [r3, #0]
10001f92:	0a1b      	lsrs	r3, r3, #8
10001f94:	b29a      	uxth	r2, r3
10001f96:	4b1a      	ldr	r3, [pc, #104]	; (10002000 <sysiniValueB4+0xd8>)
10001f98:	801a      	strh	r2, [r3, #0]
	Farbe_cw1_Quot = Farbe_wwcw_Quot_gen>>8;
10001f9a:	4b11      	ldr	r3, [pc, #68]	; (10001fe0 <sysiniValueB4+0xb8>)
10001f9c:	881b      	ldrh	r3, [r3, #0]
10001f9e:	0a1b      	lsrs	r3, r3, #8
10001fa0:	b29a      	uxth	r2, r3
10001fa2:	4b18      	ldr	r3, [pc, #96]	; (10002004 <sysiniValueB4+0xdc>)
10001fa4:	801a      	strh	r2, [r3, #0]
	Farbe_ww2_Quot = Farbe_wwcw_Quot_gen & 0x00ff;
10001fa6:	4b0e      	ldr	r3, [pc, #56]	; (10001fe0 <sysiniValueB4+0xb8>)
10001fa8:	881b      	ldrh	r3, [r3, #0]
10001faa:	22ff      	movs	r2, #255	; 0xff
10001fac:	4013      	ands	r3, r2
10001fae:	b29a      	uxth	r2, r3
10001fb0:	4b15      	ldr	r3, [pc, #84]	; (10002008 <sysiniValueB4+0xe0>)
10001fb2:	801a      	strh	r2, [r3, #0]
	Farbe_cw2_Quot = Farbe_wwcw_Quot_gen & 0x00ff;
10001fb4:	4b0a      	ldr	r3, [pc, #40]	; (10001fe0 <sysiniValueB4+0xb8>)
10001fb6:	881b      	ldrh	r3, [r3, #0]
10001fb8:	22ff      	movs	r2, #255	; 0xff
10001fba:	4013      	ands	r3, r2
10001fbc:	b29a      	uxth	r2, r3
10001fbe:	4b13      	ldr	r3, [pc, #76]	; (1000200c <sysiniValueB4+0xe4>)
10001fc0:	801a      	strh	r2, [r3, #0]
 }
10001fc2:	46bd      	mov	sp, r7
10001fc4:	bd80      	pop	{r7, pc}
10001fc6:	46c0      	nop			; (mov r8, r8)
10001fc8:	20000862 	.word	0x20000862
10001fcc:	20000840 	.word	0x20000840
10001fd0:	2000088a 	.word	0x2000088a
10001fd4:	20000814 	.word	0x20000814
10001fd8:	200008aa 	.word	0x200008aa
10001fdc:	2000054a 	.word	0x2000054a
10001fe0:	200008a0 	.word	0x200008a0
10001fe4:	200008b8 	.word	0x200008b8
10001fe8:	20000838 	.word	0x20000838
10001fec:	2000088c 	.word	0x2000088c
10001ff0:	200007ec 	.word	0x200007ec
10001ff4:	20000842 	.word	0x20000842
10001ff8:	20000908 	.word	0x20000908
10001ffc:	2000083e 	.word	0x2000083e
10002000:	20000832 	.word	0x20000832
10002004:	200008f4 	.word	0x200008f4
10002008:	2000081c 	.word	0x2000081c
1000200c:	200008a6 	.word	0x200008a6

10002010 <sysiniValueB5>:

 void sysiniValueB5(void)
 {
10002010:	b580      	push	{r7, lr}
10002012:	af00      	add	r7, sp, #0
	 RegOnOff = RegOnOff_OFFvalue;
10002014:	4b0e      	ldr	r3, [pc, #56]	; (10002050 <sysiniValueB5+0x40>)
10002016:	2205      	movs	r2, #5
10002018:	701a      	strb	r2, [r3, #0]
	 RegOnOff2 = 0;
1000201a:	4b0e      	ldr	r3, [pc, #56]	; (10002054 <sysiniValueB5+0x44>)
1000201c:	2200      	movs	r2, #0
1000201e:	701a      	strb	r2, [r3, #0]
	 Reserve_2 = 0;
10002020:	4b0d      	ldr	r3, [pc, #52]	; (10002058 <sysiniValueB5+0x48>)
10002022:	2200      	movs	r2, #0
10002024:	801a      	strh	r2, [r3, #0]
	 dimOff_Ww = 4095;
10002026:	4b0d      	ldr	r3, [pc, #52]	; (1000205c <sysiniValueB5+0x4c>)
10002028:	4a0d      	ldr	r2, [pc, #52]	; (10002060 <sysiniValueB5+0x50>)
1000202a:	801a      	strh	r2, [r3, #0]
	 dimOff_Cw = 4095;
1000202c:	4b0d      	ldr	r3, [pc, #52]	; (10002064 <sysiniValueB5+0x54>)
1000202e:	4a0c      	ldr	r2, [pc, #48]	; (10002060 <sysiniValueB5+0x50>)
10002030:	801a      	strh	r2, [r3, #0]
	 dimNorm1_Ww = 0x01ff;
10002032:	4b0d      	ldr	r3, [pc, #52]	; (10002068 <sysiniValueB5+0x58>)
10002034:	4a0d      	ldr	r2, [pc, #52]	; (1000206c <sysiniValueB5+0x5c>)
10002036:	801a      	strh	r2, [r3, #0]
	 dimNorm1_Cw = 0x01ff;
10002038:	4b0d      	ldr	r3, [pc, #52]	; (10002070 <sysiniValueB5+0x60>)
1000203a:	4a0c      	ldr	r2, [pc, #48]	; (1000206c <sysiniValueB5+0x5c>)
1000203c:	801a      	strh	r2, [r3, #0]
	 dimNorm2_Ww = 0x02ff;
1000203e:	4b0d      	ldr	r3, [pc, #52]	; (10002074 <sysiniValueB5+0x64>)
10002040:	4a0d      	ldr	r2, [pc, #52]	; (10002078 <sysiniValueB5+0x68>)
10002042:	801a      	strh	r2, [r3, #0]
	 dimNorm2_Cw = 0x02ff;
10002044:	4b0d      	ldr	r3, [pc, #52]	; (1000207c <sysiniValueB5+0x6c>)
10002046:	4a0c      	ldr	r2, [pc, #48]	; (10002078 <sysiniValueB5+0x68>)
10002048:	801a      	strh	r2, [r3, #0]
 }
1000204a:	46bd      	mov	sp, r7
1000204c:	bd80      	pop	{r7, pc}
1000204e:	46c0      	nop			; (mov r8, r8)
10002050:	2000085a 	.word	0x2000085a
10002054:	20000818 	.word	0x20000818
10002058:	200007f4 	.word	0x200007f4
1000205c:	20000900 	.word	0x20000900
10002060:	00000fff 	.word	0x00000fff
10002064:	20000864 	.word	0x20000864
10002068:	200008a4 	.word	0x200008a4
1000206c:	000001ff 	.word	0x000001ff
10002070:	200008b2 	.word	0x200008b2
10002074:	200007c8 	.word	0x200007c8
10002078:	000002ff 	.word	0x000002ff
1000207c:	20000970 	.word	0x20000970

10002080 <bcuInit>:

 //-----------------------------------------------
 // BCCU Vorgaben

 void bcuInit(void)
 {
10002080:	b580      	push	{r7, lr}
10002082:	af00      	add	r7, sp, #0
		switch  (RegOnOff)
10002084:	4b19      	ldr	r3, [pc, #100]	; (100020ec <bcuInit+0x6c>)
10002086:	781b      	ldrb	r3, [r3, #0]
10002088:	2b05      	cmp	r3, #5
1000208a:	d82c      	bhi.n	100020e6 <bcuInit+0x66>
1000208c:	009a      	lsls	r2, r3, #2
1000208e:	4b18      	ldr	r3, [pc, #96]	; (100020f0 <bcuInit+0x70>)
10002090:	18d3      	adds	r3, r2, r3
10002092:	681b      	ldr	r3, [r3, #0]
10002094:	469f      	mov	pc, r3
		{
		case RegOnOff_0Proz : 		dimAkt_Ww = 0;
10002096:	4b17      	ldr	r3, [pc, #92]	; (100020f4 <bcuInit+0x74>)
10002098:	2200      	movs	r2, #0
1000209a:	801a      	strh	r2, [r3, #0]
				 	 	 	 	 	dimAkt_Cw = 0;
1000209c:	4b16      	ldr	r3, [pc, #88]	; (100020f8 <bcuInit+0x78>)
1000209e:	2200      	movs	r2, #0
100020a0:	801a      	strh	r2, [r3, #0]
									break;
100020a2:	e021      	b.n	100020e8 <bcuInit+0x68>
		case RegOnOff_100Proz : 	dimAkt_Ww = 0x7fff;
100020a4:	4b13      	ldr	r3, [pc, #76]	; (100020f4 <bcuInit+0x74>)
100020a6:	4a15      	ldr	r2, [pc, #84]	; (100020fc <bcuInit+0x7c>)
100020a8:	801a      	strh	r2, [r3, #0]
				 	 	 	 	 	dimAkt_Cw = 0x7fff;
100020aa:	4b13      	ldr	r3, [pc, #76]	; (100020f8 <bcuInit+0x78>)
100020ac:	4a13      	ldr	r2, [pc, #76]	; (100020fc <bcuInit+0x7c>)
100020ae:	801a      	strh	r2, [r3, #0]
									break;
100020b0:	e01a      	b.n	100020e8 <bcuInit+0x68>
		case RegOnOff_N1value : 	dimAkt_Ww = dimNorm1_Ww;
100020b2:	4b13      	ldr	r3, [pc, #76]	; (10002100 <bcuInit+0x80>)
100020b4:	881a      	ldrh	r2, [r3, #0]
100020b6:	4b0f      	ldr	r3, [pc, #60]	; (100020f4 <bcuInit+0x74>)
100020b8:	801a      	strh	r2, [r3, #0]
				 	 	 	 	 	dimAkt_Cw = dimNorm1_Cw;
100020ba:	4b12      	ldr	r3, [pc, #72]	; (10002104 <bcuInit+0x84>)
100020bc:	881a      	ldrh	r2, [r3, #0]
100020be:	4b0e      	ldr	r3, [pc, #56]	; (100020f8 <bcuInit+0x78>)
100020c0:	801a      	strh	r2, [r3, #0]
		case RegOnOff_N2value : 	dimAkt_Ww = dimNorm2_Ww;
100020c2:	4b11      	ldr	r3, [pc, #68]	; (10002108 <bcuInit+0x88>)
100020c4:	881a      	ldrh	r2, [r3, #0]
100020c6:	4b0b      	ldr	r3, [pc, #44]	; (100020f4 <bcuInit+0x74>)
100020c8:	801a      	strh	r2, [r3, #0]
				 	 	 	 	 	dimAkt_Cw = dimNorm2_Cw;
100020ca:	4b10      	ldr	r3, [pc, #64]	; (1000210c <bcuInit+0x8c>)
100020cc:	881a      	ldrh	r2, [r3, #0]
100020ce:	4b0a      	ldr	r3, [pc, #40]	; (100020f8 <bcuInit+0x78>)
100020d0:	801a      	strh	r2, [r3, #0]
									break;
100020d2:	e009      	b.n	100020e8 <bcuInit+0x68>
		case RegOnOff_OFFvalue : 	dimAkt_Ww = dimOff_Ww;
100020d4:	4b0e      	ldr	r3, [pc, #56]	; (10002110 <bcuInit+0x90>)
100020d6:	881a      	ldrh	r2, [r3, #0]
100020d8:	4b06      	ldr	r3, [pc, #24]	; (100020f4 <bcuInit+0x74>)
100020da:	801a      	strh	r2, [r3, #0]
				 	 	 	 	 	dimAkt_Cw = dimOff_Cw;
100020dc:	4b0d      	ldr	r3, [pc, #52]	; (10002114 <bcuInit+0x94>)
100020de:	881a      	ldrh	r2, [r3, #0]
100020e0:	4b05      	ldr	r3, [pc, #20]	; (100020f8 <bcuInit+0x78>)
100020e2:	801a      	strh	r2, [r3, #0]
									break;
100020e4:	e000      	b.n	100020e8 <bcuInit+0x68>
		default:
									break;
100020e6:	46c0      	nop			; (mov r8, r8)
		}

 }
100020e8:	46bd      	mov	sp, r7
100020ea:	bd80      	pop	{r7, pc}
100020ec:	2000085a 	.word	0x2000085a
100020f0:	10009570 	.word	0x10009570
100020f4:	200008ac 	.word	0x200008ac
100020f8:	200008c0 	.word	0x200008c0
100020fc:	00007fff 	.word	0x00007fff
10002100:	200008a4 	.word	0x200008a4
10002104:	200008b2 	.word	0x200008b2
10002108:	200007c8 	.word	0x200007c8
1000210c:	20000970 	.word	0x20000970
10002110:	20000900 	.word	0x20000900
10002114:	20000864 	.word	0x20000864

10002118 <bcuUebergabe>:
 //----------------------------------

 void bcuUebergabe(void)
 {
10002118:	b580      	push	{r7, lr}
1000211a:	af00      	add	r7, sp, #0
//	 PDM_BCCU_AbortLinearWalk(&PDM_BCCU_0);
	//  PDM_BCCU_AbortLinearWalk(&PDM_BCCU_1);
	//  PDM_BCCU_AbortLinearWalk(&PDM_BCCU_2);
	//  PDM_BCCU_AbortLinearWalk(&PDM_BCCU_3);

 PDM_BCCU_SetIntensity(&PDM_BCCU_0,Farbe_ww2);
1000211c:	4b20      	ldr	r3, [pc, #128]	; (100021a0 <bcuUebergabe+0x88>)
1000211e:	881b      	ldrh	r3, [r3, #0]
10002120:	1c1a      	adds	r2, r3, #0
10002122:	4b20      	ldr	r3, [pc, #128]	; (100021a4 <bcuUebergabe+0x8c>)
10002124:	1c18      	adds	r0, r3, #0
10002126:	1c11      	adds	r1, r2, #0
10002128:	f002 feaa 	bl	10004e80 <PDM_BCCU_SetIntensity>
 PDM_BCCU_SetIntensity(&PDM_BCCU_1,Farbe_cw2);
1000212c:	4b1e      	ldr	r3, [pc, #120]	; (100021a8 <bcuUebergabe+0x90>)
1000212e:	881b      	ldrh	r3, [r3, #0]
10002130:	1c1a      	adds	r2, r3, #0
10002132:	4b1e      	ldr	r3, [pc, #120]	; (100021ac <bcuUebergabe+0x94>)
10002134:	1c18      	adds	r0, r3, #0
10002136:	1c11      	adds	r1, r2, #0
10002138:	f002 fea2 	bl	10004e80 <PDM_BCCU_SetIntensity>
 PDM_BCCU_SetIntensity(&PDM_BCCU_2,Farbe_ww1);
1000213c:	4b1c      	ldr	r3, [pc, #112]	; (100021b0 <bcuUebergabe+0x98>)
1000213e:	881b      	ldrh	r3, [r3, #0]
10002140:	1c1a      	adds	r2, r3, #0
10002142:	4b1c      	ldr	r3, [pc, #112]	; (100021b4 <bcuUebergabe+0x9c>)
10002144:	1c18      	adds	r0, r3, #0
10002146:	1c11      	adds	r1, r2, #0
10002148:	f002 fe9a 	bl	10004e80 <PDM_BCCU_SetIntensity>
 PDM_BCCU_SetIntensity(&PDM_BCCU_3,Farbe_cw1);
1000214c:	4b1a      	ldr	r3, [pc, #104]	; (100021b8 <bcuUebergabe+0xa0>)
1000214e:	881b      	ldrh	r3, [r3, #0]
10002150:	1c1a      	adds	r2, r3, #0
10002152:	4b1a      	ldr	r3, [pc, #104]	; (100021bc <bcuUebergabe+0xa4>)
10002154:	1c18      	adds	r0, r3, #0
10002156:	1c11      	adds	r1, r2, #0
10002158:	f002 fe92 	bl	10004e80 <PDM_BCCU_SetIntensity>

 PDM_BCCU_SetLinearWalk(&PDM_BCCU_0,linearwalk_ww2); // Go to target intensity slowly
1000215c:	4b18      	ldr	r3, [pc, #96]	; (100021c0 <bcuUebergabe+0xa8>)
1000215e:	881b      	ldrh	r3, [r3, #0]
10002160:	1c1a      	adds	r2, r3, #0
10002162:	4b10      	ldr	r3, [pc, #64]	; (100021a4 <bcuUebergabe+0x8c>)
10002164:	1c18      	adds	r0, r3, #0
10002166:	1c11      	adds	r1, r2, #0
10002168:	f002 fe9a 	bl	10004ea0 <PDM_BCCU_SetLinearWalk>
 PDM_BCCU_SetLinearWalk(&PDM_BCCU_1,linearwalk_cw2); // Go to target intensity slowly
1000216c:	4b15      	ldr	r3, [pc, #84]	; (100021c4 <bcuUebergabe+0xac>)
1000216e:	881b      	ldrh	r3, [r3, #0]
10002170:	1c1a      	adds	r2, r3, #0
10002172:	4b0e      	ldr	r3, [pc, #56]	; (100021ac <bcuUebergabe+0x94>)
10002174:	1c18      	adds	r0, r3, #0
10002176:	1c11      	adds	r1, r2, #0
10002178:	f002 fe92 	bl	10004ea0 <PDM_BCCU_SetLinearWalk>
 PDM_BCCU_SetLinearWalk(&PDM_BCCU_2,linearwalk_ww1); // Go to target intensity slowly
1000217c:	4b12      	ldr	r3, [pc, #72]	; (100021c8 <bcuUebergabe+0xb0>)
1000217e:	881b      	ldrh	r3, [r3, #0]
10002180:	1c1a      	adds	r2, r3, #0
10002182:	4b0c      	ldr	r3, [pc, #48]	; (100021b4 <bcuUebergabe+0x9c>)
10002184:	1c18      	adds	r0, r3, #0
10002186:	1c11      	adds	r1, r2, #0
10002188:	f002 fe8a 	bl	10004ea0 <PDM_BCCU_SetLinearWalk>
 PDM_BCCU_SetLinearWalk(&PDM_BCCU_3,linearwalk_cw1); // Go to target intensity slowly
1000218c:	4b0f      	ldr	r3, [pc, #60]	; (100021cc <bcuUebergabe+0xb4>)
1000218e:	881b      	ldrh	r3, [r3, #0]
10002190:	1c1a      	adds	r2, r3, #0
10002192:	4b0a      	ldr	r3, [pc, #40]	; (100021bc <bcuUebergabe+0xa4>)
10002194:	1c18      	adds	r0, r3, #0
10002196:	1c11      	adds	r1, r2, #0
10002198:	f002 fe82 	bl	10004ea0 <PDM_BCCU_SetLinearWalk>
 //PDM_BCCU_StartLinearWalk(&PDM_BCCU_0);
 //PDM_BCCU_StartLinearWalk(&PDM_BCCU_2);

 //PDM_BCCU_StartLinearWalk(&PDM_BCCU_1);
// PDM_BCCU_StartLinearWalk(&PDM_BCCU_3);
 }
1000219c:	46bd      	mov	sp, r7
1000219e:	bd80      	pop	{r7, pc}
100021a0:	200007f8 	.word	0x200007f8
100021a4:	200005d0 	.word	0x200005d0
100021a8:	20000902 	.word	0x20000902
100021ac:	20000614 	.word	0x20000614
100021b0:	200007fa 	.word	0x200007fa
100021b4:	20000658 	.word	0x20000658
100021b8:	20000800 	.word	0x20000800
100021bc:	2000069c 	.word	0x2000069c
100021c0:	20000842 	.word	0x20000842
100021c4:	2000083e 	.word	0x2000083e
100021c8:	200007ec 	.word	0x200007ec
100021cc:	20000908 	.word	0x20000908

100021d0 <bcuAktBerechnung>:
 //----------------------------------


 //----------------------------------
 void bcuAktBerechnung(void)
  {
100021d0:	b580      	push	{r7, lr}
100021d2:	b082      	sub	sp, #8
100021d4:	af00      	add	r7, sp, #0
	 uint32_t 	VarA;

     Farbe_ww1_Quot = Farbe_wwcw_Quot_gen>>8;
100021d6:	4b28      	ldr	r3, [pc, #160]	; (10002278 <bcuAktBerechnung+0xa8>)
100021d8:	881b      	ldrh	r3, [r3, #0]
100021da:	0a1b      	lsrs	r3, r3, #8
100021dc:	b29a      	uxth	r2, r3
100021de:	4b27      	ldr	r3, [pc, #156]	; (1000227c <bcuAktBerechnung+0xac>)
100021e0:	801a      	strh	r2, [r3, #0]
     Farbe_cw1_Quot = Farbe_wwcw_Quot_gen>>8;
100021e2:	4b25      	ldr	r3, [pc, #148]	; (10002278 <bcuAktBerechnung+0xa8>)
100021e4:	881b      	ldrh	r3, [r3, #0]
100021e6:	0a1b      	lsrs	r3, r3, #8
100021e8:	b29a      	uxth	r2, r3
100021ea:	4b25      	ldr	r3, [pc, #148]	; (10002280 <bcuAktBerechnung+0xb0>)
100021ec:	801a      	strh	r2, [r3, #0]
     Farbe_ww2_Quot = Farbe_wwcw_Quot_gen & 0xff;
100021ee:	4b22      	ldr	r3, [pc, #136]	; (10002278 <bcuAktBerechnung+0xa8>)
100021f0:	881b      	ldrh	r3, [r3, #0]
100021f2:	22ff      	movs	r2, #255	; 0xff
100021f4:	4013      	ands	r3, r2
100021f6:	b29a      	uxth	r2, r3
100021f8:	4b22      	ldr	r3, [pc, #136]	; (10002284 <bcuAktBerechnung+0xb4>)
100021fa:	801a      	strh	r2, [r3, #0]
     Farbe_cw2_Quot = Farbe_wwcw_Quot_gen & 0xff;
100021fc:	4b1e      	ldr	r3, [pc, #120]	; (10002278 <bcuAktBerechnung+0xa8>)
100021fe:	881b      	ldrh	r3, [r3, #0]
10002200:	22ff      	movs	r2, #255	; 0xff
10002202:	4013      	ands	r3, r2
10002204:	b29a      	uxth	r2, r3
10002206:	4b20      	ldr	r3, [pc, #128]	; (10002288 <bcuAktBerechnung+0xb8>)
10002208:	801a      	strh	r2, [r3, #0]

	 VarA = dimAkt_Ww * Farbe_ww1_Quot;
1000220a:	4b20      	ldr	r3, [pc, #128]	; (1000228c <bcuAktBerechnung+0xbc>)
1000220c:	881b      	ldrh	r3, [r3, #0]
1000220e:	1c1a      	adds	r2, r3, #0
10002210:	4b1a      	ldr	r3, [pc, #104]	; (1000227c <bcuAktBerechnung+0xac>)
10002212:	881b      	ldrh	r3, [r3, #0]
10002214:	4353      	muls	r3, r2
10002216:	607b      	str	r3, [r7, #4]
	 Farbe_ww1 = (VarA / 0x100) >>4;
10002218:	687b      	ldr	r3, [r7, #4]
1000221a:	0a1b      	lsrs	r3, r3, #8
1000221c:	091b      	lsrs	r3, r3, #4
1000221e:	b29a      	uxth	r2, r3
10002220:	4b1b      	ldr	r3, [pc, #108]	; (10002290 <bcuAktBerechnung+0xc0>)
10002222:	801a      	strh	r2, [r3, #0]
	 VarA = dimAkt_Ww * Farbe_ww2_Quot;
10002224:	4b19      	ldr	r3, [pc, #100]	; (1000228c <bcuAktBerechnung+0xbc>)
10002226:	881b      	ldrh	r3, [r3, #0]
10002228:	1c1a      	adds	r2, r3, #0
1000222a:	4b16      	ldr	r3, [pc, #88]	; (10002284 <bcuAktBerechnung+0xb4>)
1000222c:	881b      	ldrh	r3, [r3, #0]
1000222e:	4353      	muls	r3, r2
10002230:	607b      	str	r3, [r7, #4]
	 Farbe_ww2 = (VarA / 0x100) >>4;
10002232:	687b      	ldr	r3, [r7, #4]
10002234:	0a1b      	lsrs	r3, r3, #8
10002236:	091b      	lsrs	r3, r3, #4
10002238:	b29a      	uxth	r2, r3
1000223a:	4b16      	ldr	r3, [pc, #88]	; (10002294 <bcuAktBerechnung+0xc4>)
1000223c:	801a      	strh	r2, [r3, #0]

	 VarA = dimAkt_Cw * Farbe_cw1_Quot;
1000223e:	4b16      	ldr	r3, [pc, #88]	; (10002298 <bcuAktBerechnung+0xc8>)
10002240:	881b      	ldrh	r3, [r3, #0]
10002242:	1c1a      	adds	r2, r3, #0
10002244:	4b0e      	ldr	r3, [pc, #56]	; (10002280 <bcuAktBerechnung+0xb0>)
10002246:	881b      	ldrh	r3, [r3, #0]
10002248:	4353      	muls	r3, r2
1000224a:	607b      	str	r3, [r7, #4]
	 Farbe_cw1 = (VarA / 0x100) >>4;
1000224c:	687b      	ldr	r3, [r7, #4]
1000224e:	0a1b      	lsrs	r3, r3, #8
10002250:	091b      	lsrs	r3, r3, #4
10002252:	b29a      	uxth	r2, r3
10002254:	4b11      	ldr	r3, [pc, #68]	; (1000229c <bcuAktBerechnung+0xcc>)
10002256:	801a      	strh	r2, [r3, #0]
	 VarA = dimAkt_Cw * Farbe_cw2_Quot;
10002258:	4b0f      	ldr	r3, [pc, #60]	; (10002298 <bcuAktBerechnung+0xc8>)
1000225a:	881b      	ldrh	r3, [r3, #0]
1000225c:	1c1a      	adds	r2, r3, #0
1000225e:	4b0a      	ldr	r3, [pc, #40]	; (10002288 <bcuAktBerechnung+0xb8>)
10002260:	881b      	ldrh	r3, [r3, #0]
10002262:	4353      	muls	r3, r2
10002264:	607b      	str	r3, [r7, #4]
	 Farbe_cw2 = (VarA / 0x100) >>4;
10002266:	687b      	ldr	r3, [r7, #4]
10002268:	0a1b      	lsrs	r3, r3, #8
1000226a:	091b      	lsrs	r3, r3, #4
1000226c:	b29a      	uxth	r2, r3
1000226e:	4b0c      	ldr	r3, [pc, #48]	; (100022a0 <bcuAktBerechnung+0xd0>)
10002270:	801a      	strh	r2, [r3, #0]
  }
10002272:	46bd      	mov	sp, r7
10002274:	b002      	add	sp, #8
10002276:	bd80      	pop	{r7, pc}
10002278:	200008a0 	.word	0x200008a0
1000227c:	20000832 	.word	0x20000832
10002280:	200008f4 	.word	0x200008f4
10002284:	2000081c 	.word	0x2000081c
10002288:	200008a6 	.word	0x200008a6
1000228c:	200008ac 	.word	0x200008ac
10002290:	200007fa 	.word	0x200007fa
10002294:	200007f8 	.word	0x200007f8
10002298:	200008c0 	.word	0x200008c0
1000229c:	20000800 	.word	0x20000800
100022a0:	20000902 	.word	0x20000902

100022a4 <bcuColorBerechnung>:
	 Farbe_cw2 = (VarA / 0x100) >>4;
  }
 //----------------------------------

 void bcuColorBerechnung(void)
  {
100022a4:	b580      	push	{r7, lr}
100022a6:	b082      	sub	sp, #8
100022a8:	af00      	add	r7, sp, #0
	 uint32_t 	VarA;

	 dimAkt_Ww = 0xffff;
100022aa:	4b1e      	ldr	r3, [pc, #120]	; (10002324 <bcuColorBerechnung+0x80>)
100022ac:	2201      	movs	r2, #1
100022ae:	4252      	negs	r2, r2
100022b0:	801a      	strh	r2, [r3, #0]
	 VarA = dimAkt_Ww * Brightness_Gen;
100022b2:	4b1c      	ldr	r3, [pc, #112]	; (10002324 <bcuColorBerechnung+0x80>)
100022b4:	881b      	ldrh	r3, [r3, #0]
100022b6:	1c1a      	adds	r2, r3, #0
100022b8:	4b1b      	ldr	r3, [pc, #108]	; (10002328 <bcuColorBerechnung+0x84>)
100022ba:	881b      	ldrh	r3, [r3, #0]
100022bc:	4353      	muls	r3, r2
100022be:	607b      	str	r3, [r7, #4]
	 VarA = VarA>>16;
100022c0:	687b      	ldr	r3, [r7, #4]
100022c2:	0c1b      	lsrs	r3, r3, #16
100022c4:	607b      	str	r3, [r7, #4]
	 VarA = VarA * (0xffff - ColorQuot_Gen);
100022c6:	4b19      	ldr	r3, [pc, #100]	; (1000232c <bcuColorBerechnung+0x88>)
100022c8:	881b      	ldrh	r3, [r3, #0]
100022ca:	1c1a      	adds	r2, r3, #0
100022cc:	4b18      	ldr	r3, [pc, #96]	; (10002330 <bcuColorBerechnung+0x8c>)
100022ce:	1a9b      	subs	r3, r3, r2
100022d0:	1c1a      	adds	r2, r3, #0
100022d2:	687b      	ldr	r3, [r7, #4]
100022d4:	4353      	muls	r3, r2
100022d6:	607b      	str	r3, [r7, #4]
	 VarA = VarA>>16;
100022d8:	687b      	ldr	r3, [r7, #4]
100022da:	0c1b      	lsrs	r3, r3, #16
100022dc:	607b      	str	r3, [r7, #4]
	 dimAkt_Ww = VarA;
100022de:	687b      	ldr	r3, [r7, #4]
100022e0:	b29a      	uxth	r2, r3
100022e2:	4b10      	ldr	r3, [pc, #64]	; (10002324 <bcuColorBerechnung+0x80>)
100022e4:	801a      	strh	r2, [r3, #0]

	 dimAkt_Cw = 0xffff;
100022e6:	4b13      	ldr	r3, [pc, #76]	; (10002334 <bcuColorBerechnung+0x90>)
100022e8:	2201      	movs	r2, #1
100022ea:	4252      	negs	r2, r2
100022ec:	801a      	strh	r2, [r3, #0]
	 VarA = dimAkt_Cw * Brightness_Gen;
100022ee:	4b11      	ldr	r3, [pc, #68]	; (10002334 <bcuColorBerechnung+0x90>)
100022f0:	881b      	ldrh	r3, [r3, #0]
100022f2:	1c1a      	adds	r2, r3, #0
100022f4:	4b0c      	ldr	r3, [pc, #48]	; (10002328 <bcuColorBerechnung+0x84>)
100022f6:	881b      	ldrh	r3, [r3, #0]
100022f8:	4353      	muls	r3, r2
100022fa:	607b      	str	r3, [r7, #4]
	 VarA = VarA>>16;
100022fc:	687b      	ldr	r3, [r7, #4]
100022fe:	0c1b      	lsrs	r3, r3, #16
10002300:	607b      	str	r3, [r7, #4]
	 VarA = VarA * ColorQuot_Gen;
10002302:	4b0a      	ldr	r3, [pc, #40]	; (1000232c <bcuColorBerechnung+0x88>)
10002304:	881b      	ldrh	r3, [r3, #0]
10002306:	1c1a      	adds	r2, r3, #0
10002308:	687b      	ldr	r3, [r7, #4]
1000230a:	4353      	muls	r3, r2
1000230c:	607b      	str	r3, [r7, #4]
	 VarA = VarA>>16;
1000230e:	687b      	ldr	r3, [r7, #4]
10002310:	0c1b      	lsrs	r3, r3, #16
10002312:	607b      	str	r3, [r7, #4]
	 dimAkt_Cw = VarA;
10002314:	687b      	ldr	r3, [r7, #4]
10002316:	b29a      	uxth	r2, r3
10002318:	4b06      	ldr	r3, [pc, #24]	; (10002334 <bcuColorBerechnung+0x90>)
1000231a:	801a      	strh	r2, [r3, #0]
  }
1000231c:	46bd      	mov	sp, r7
1000231e:	b002      	add	sp, #8
10002320:	bd80      	pop	{r7, pc}
10002322:	46c0      	nop			; (mov r8, r8)
10002324:	200008ac 	.word	0x200008ac
10002328:	2000054c 	.word	0x2000054c
1000232c:	2000054e 	.word	0x2000054e
10002330:	0000ffff 	.word	0x0000ffff
10002334:	200008c0 	.word	0x200008c0

10002338 <Offlight_zahler_write>:
 //----------------------------------



 void Offlight_zahler_write(void)
 {
10002338:	b580      	push	{r7, lr}
1000233a:	b082      	sub	sp, #8
1000233c:	af00      	add	r7, sp, #0
     uint8_t a;
	 if(RegOnOff == RegOnOff_OFFvalue)
1000233e:	4b3b      	ldr	r3, [pc, #236]	; (1000242c <Offlight_zahler_write+0xf4>)
10002340:	781b      	ldrb	r3, [r3, #0]
10002342:	2b05      	cmp	r3, #5
10002344:	d000      	beq.n	10002348 <Offlight_zahler_write+0x10>
10002346:	e06e      	b.n	10002426 <Offlight_zahler_write+0xee>
	 {
	 zahler_offlight=zahler_offlight+1;
10002348:	4b39      	ldr	r3, [pc, #228]	; (10002430 <Offlight_zahler_write+0xf8>)
1000234a:	881b      	ldrh	r3, [r3, #0]
1000234c:	3301      	adds	r3, #1
1000234e:	b29a      	uxth	r2, r3
10002350:	4b37      	ldr	r3, [pc, #220]	; (10002430 <Offlight_zahler_write+0xf8>)
10002352:	801a      	strh	r2, [r3, #0]

	  if(zahler_offlight >= con_zahler_offlight)
10002354:	4b36      	ldr	r3, [pc, #216]	; (10002430 <Offlight_zahler_write+0xf8>)
10002356:	881b      	ldrh	r3, [r3, #0]
10002358:	2b3b      	cmp	r3, #59	; 0x3b
1000235a:	d964      	bls.n	10002426 <Offlight_zahler_write+0xee>
	  {
		     zahler_offlight=0;
1000235c:	4b34      	ldr	r3, [pc, #208]	; (10002430 <Offlight_zahler_write+0xf8>)
1000235e:	2200      	movs	r2, #0
10002360:	801a      	strh	r2, [r3, #0]
			a = read_off_light_EEprom();
10002362:	f7ff fc2d 	bl	10001bc0 <read_off_light_EEprom>
10002366:	1c02      	adds	r2, r0, #0
10002368:	1dfb      	adds	r3, r7, #7
1000236a:	701a      	strb	r2, [r3, #0]
			if (a == 0x03)
1000236c:	1dfb      	adds	r3, r7, #7
1000236e:	781b      	ldrb	r3, [r3, #0]
10002370:	2b03      	cmp	r3, #3
10002372:	d152      	bne.n	1000241a <Offlight_zahler_write+0xe2>
			{
			dimOff_Ww = dimAkt_Ww;
10002374:	4b2f      	ldr	r3, [pc, #188]	; (10002434 <Offlight_zahler_write+0xfc>)
10002376:	881a      	ldrh	r2, [r3, #0]
10002378:	4b2f      	ldr	r3, [pc, #188]	; (10002438 <Offlight_zahler_write+0x100>)
1000237a:	801a      	strh	r2, [r3, #0]
			dimOff_Cw = dimAkt_Cw;
1000237c:	4b2f      	ldr	r3, [pc, #188]	; (1000243c <Offlight_zahler_write+0x104>)
1000237e:	881a      	ldrh	r2, [r3, #0]
10002380:	4b2f      	ldr	r3, [pc, #188]	; (10002440 <Offlight_zahler_write+0x108>)
10002382:	801a      	strh	r2, [r3, #0]

			 if ((ReadBuffer2[4] == (dimOff_Ww / 0x100)) && ( ReadBuffer2[5] == (dimOff_Ww & 0xff) ) && (ReadBuffer2[6] == (dimOff_Cw / 0x100)) && (ReadBuffer2[7] == (dimOff_Cw & 0xff)) )
10002384:	4b2f      	ldr	r3, [pc, #188]	; (10002444 <Offlight_zahler_write+0x10c>)
10002386:	791b      	ldrb	r3, [r3, #4]
10002388:	b29a      	uxth	r2, r3
1000238a:	4b2b      	ldr	r3, [pc, #172]	; (10002438 <Offlight_zahler_write+0x100>)
1000238c:	881b      	ldrh	r3, [r3, #0]
1000238e:	0a1b      	lsrs	r3, r3, #8
10002390:	b29b      	uxth	r3, r3
10002392:	429a      	cmp	r2, r3
10002394:	d120      	bne.n	100023d8 <Offlight_zahler_write+0xa0>
10002396:	4b2b      	ldr	r3, [pc, #172]	; (10002444 <Offlight_zahler_write+0x10c>)
10002398:	795b      	ldrb	r3, [r3, #5]
1000239a:	1c1a      	adds	r2, r3, #0
1000239c:	4b26      	ldr	r3, [pc, #152]	; (10002438 <Offlight_zahler_write+0x100>)
1000239e:	881b      	ldrh	r3, [r3, #0]
100023a0:	1c19      	adds	r1, r3, #0
100023a2:	23ff      	movs	r3, #255	; 0xff
100023a4:	400b      	ands	r3, r1
100023a6:	429a      	cmp	r2, r3
100023a8:	d116      	bne.n	100023d8 <Offlight_zahler_write+0xa0>
100023aa:	4b26      	ldr	r3, [pc, #152]	; (10002444 <Offlight_zahler_write+0x10c>)
100023ac:	799b      	ldrb	r3, [r3, #6]
100023ae:	b29a      	uxth	r2, r3
100023b0:	4b23      	ldr	r3, [pc, #140]	; (10002440 <Offlight_zahler_write+0x108>)
100023b2:	881b      	ldrh	r3, [r3, #0]
100023b4:	0a1b      	lsrs	r3, r3, #8
100023b6:	b29b      	uxth	r3, r3
100023b8:	429a      	cmp	r2, r3
100023ba:	d10d      	bne.n	100023d8 <Offlight_zahler_write+0xa0>
100023bc:	4b21      	ldr	r3, [pc, #132]	; (10002444 <Offlight_zahler_write+0x10c>)
100023be:	79db      	ldrb	r3, [r3, #7]
100023c0:	1c1a      	adds	r2, r3, #0
100023c2:	4b1f      	ldr	r3, [pc, #124]	; (10002440 <Offlight_zahler_write+0x108>)
100023c4:	881b      	ldrh	r3, [r3, #0]
100023c6:	1c19      	adds	r1, r3, #0
100023c8:	23ff      	movs	r3, #255	; 0xff
100023ca:	400b      	ands	r3, r1
100023cc:	429a      	cmp	r2, r3
100023ce:	d103      	bne.n	100023d8 <Offlight_zahler_write+0xa0>
			 {
		     zahler_offlight=0;
100023d0:	4b17      	ldr	r3, [pc, #92]	; (10002430 <Offlight_zahler_write+0xf8>)
100023d2:	2200      	movs	r2, #0
100023d4:	801a      	strh	r2, [r3, #0]
100023d6:	e023      	b.n	10002420 <Offlight_zahler_write+0xe8>
			 }
			 else{
		     ReadBuffer2[4] = dimOff_Ww / 0x100;
100023d8:	4b17      	ldr	r3, [pc, #92]	; (10002438 <Offlight_zahler_write+0x100>)
100023da:	881b      	ldrh	r3, [r3, #0]
100023dc:	0a1b      	lsrs	r3, r3, #8
100023de:	b29b      	uxth	r3, r3
100023e0:	b2da      	uxtb	r2, r3
100023e2:	4b18      	ldr	r3, [pc, #96]	; (10002444 <Offlight_zahler_write+0x10c>)
100023e4:	711a      	strb	r2, [r3, #4]
		     ReadBuffer2[5] = dimOff_Ww & 0xff;
100023e6:	4b14      	ldr	r3, [pc, #80]	; (10002438 <Offlight_zahler_write+0x100>)
100023e8:	881b      	ldrh	r3, [r3, #0]
100023ea:	b2da      	uxtb	r2, r3
100023ec:	4b15      	ldr	r3, [pc, #84]	; (10002444 <Offlight_zahler_write+0x10c>)
100023ee:	715a      	strb	r2, [r3, #5]
		     ReadBuffer2[6] = dimOff_Cw / 0x100;
100023f0:	4b13      	ldr	r3, [pc, #76]	; (10002440 <Offlight_zahler_write+0x108>)
100023f2:	881b      	ldrh	r3, [r3, #0]
100023f4:	0a1b      	lsrs	r3, r3, #8
100023f6:	b29b      	uxth	r3, r3
100023f8:	b2da      	uxtb	r2, r3
100023fa:	4b12      	ldr	r3, [pc, #72]	; (10002444 <Offlight_zahler_write+0x10c>)
100023fc:	719a      	strb	r2, [r3, #6]
		     ReadBuffer2[7] = dimOff_Cw & 0xff;
100023fe:	4b10      	ldr	r3, [pc, #64]	; (10002440 <Offlight_zahler_write+0x108>)
10002400:	881b      	ldrh	r3, [r3, #0]
10002402:	b2da      	uxtb	r2, r3
10002404:	4b0f      	ldr	r3, [pc, #60]	; (10002444 <Offlight_zahler_write+0x10c>)
10002406:	71da      	strb	r2, [r3, #7]
		     a = writeOff_light_B5_EEprom();
10002408:	f7ff fcda 	bl	10001dc0 <writeOff_light_B5_EEprom>
1000240c:	1c02      	adds	r2, r0, #0
1000240e:	1dfb      	adds	r3, r7, #7
10002410:	701a      	strb	r2, [r3, #0]
		     zahler_offlight=0;
10002412:	4b07      	ldr	r3, [pc, #28]	; (10002430 <Offlight_zahler_write+0xf8>)
10002414:	2200      	movs	r2, #0
10002416:	801a      	strh	r2, [r3, #0]
10002418:	e002      	b.n	10002420 <Offlight_zahler_write+0xe8>
		    		//    DIGITAL_IO_ToggleOutput(&VCC_LED_shtdwn);
			 }
			}
			else {
			zahler_offlight = con_zahler_offlight/2;
1000241a:	4b05      	ldr	r3, [pc, #20]	; (10002430 <Offlight_zahler_write+0xf8>)
1000241c:	221e      	movs	r2, #30
1000241e:	801a      	strh	r2, [r3, #0]
			}

	   zahler_offlight=0;
10002420:	4b03      	ldr	r3, [pc, #12]	; (10002430 <Offlight_zahler_write+0xf8>)
10002422:	2200      	movs	r2, #0
10002424:	801a      	strh	r2, [r3, #0]
	  }//zahler_offlight
	 }//regonoff
 }
10002426:	46bd      	mov	sp, r7
10002428:	b002      	add	sp, #8
1000242a:	bd80      	pop	{r7, pc}
1000242c:	2000085a 	.word	0x2000085a
10002430:	20000768 	.word	0x20000768
10002434:	200008ac 	.word	0x200008ac
10002438:	20000900 	.word	0x20000900
1000243c:	200008c0 	.word	0x200008c0
10002440:	20000864 	.word	0x20000864
10002444:	20000848 	.word	0x20000848

10002448 <plus39V_stop>:

 //----------------------------------------------------

 void plus39V_stop (void) // spannung ok
  {
10002448:	b580      	push	{r7, lr}
1000244a:	af00      	add	r7, sp, #0
	// 	DIGITAL_IO_SetOutputHigh(&xmc_sel_gain);


  }
1000244c:	46bd      	mov	sp, r7
1000244e:	bd80      	pop	{r7, pc}

10002450 <plus39V_start>:

 void plus39V_start (void) // spannung ok
  {
10002450:	b580      	push	{r7, lr}
10002452:	af00      	add	r7, sp, #0
	// 	DIGITAL_IO_SetOutputHigh(&xmc_sel_gain);

  }
10002454:	46bd      	mov	sp, r7
10002456:	bd80      	pop	{r7, pc}

10002458 <Time1msec>:

 //----------------------------------

  void Time1msec (void) //
  {
10002458:	b580      	push	{r7, lr}
1000245a:	af00      	add	r7, sp, #0
      ADC_MEASUREMENT_ADV_SoftwareTrigger(&ADC_MEASUREMENT_ADV_0);
1000245c:	4b02      	ldr	r3, [pc, #8]	; (10002468 <Time1msec+0x10>)
1000245e:	1c18      	adds	r0, r3, #0
10002460:	f004 feea 	bl	10007238 <ADC_MEASUREMENT_ADV_SoftwareTrigger>

  }
10002464:	46bd      	mov	sp, r7
10002466:	bd80      	pop	{r7, pc}
10002468:	100097f4 	.word	0x100097f4

1000246c <Time20msec>:
  //----------------------------------

   void Time20msec (void) //
   {
1000246c:	b580      	push	{r7, lr}
1000246e:	af00      	add	r7, sp, #0

   //    DIGITAL_IO_ToggleOutput(&VCC_LED_shtdwn);
       resultA2 = (3*resultA2 + resultAalt)/4;
10002470:	4b36      	ldr	r3, [pc, #216]	; (1000254c <Time20msec+0xe0>)
10002472:	881b      	ldrh	r3, [r3, #0]
10002474:	1c1a      	adds	r2, r3, #0
10002476:	1c13      	adds	r3, r2, #0
10002478:	005b      	lsls	r3, r3, #1
1000247a:	189b      	adds	r3, r3, r2
1000247c:	4a34      	ldr	r2, [pc, #208]	; (10002550 <Time20msec+0xe4>)
1000247e:	8812      	ldrh	r2, [r2, #0]
10002480:	189b      	adds	r3, r3, r2
10002482:	2b00      	cmp	r3, #0
10002484:	da00      	bge.n	10002488 <Time20msec+0x1c>
10002486:	3303      	adds	r3, #3
10002488:	109b      	asrs	r3, r3, #2
1000248a:	b29a      	uxth	r2, r3
1000248c:	4b2f      	ldr	r3, [pc, #188]	; (1000254c <Time20msec+0xe0>)
1000248e:	801a      	strh	r2, [r3, #0]
       resultB2 = (3*resultB2 + resultBalt)/4;
10002490:	4b30      	ldr	r3, [pc, #192]	; (10002554 <Time20msec+0xe8>)
10002492:	881b      	ldrh	r3, [r3, #0]
10002494:	1c1a      	adds	r2, r3, #0
10002496:	1c13      	adds	r3, r2, #0
10002498:	005b      	lsls	r3, r3, #1
1000249a:	189b      	adds	r3, r3, r2
1000249c:	4a2e      	ldr	r2, [pc, #184]	; (10002558 <Time20msec+0xec>)
1000249e:	8812      	ldrh	r2, [r2, #0]
100024a0:	189b      	adds	r3, r3, r2
100024a2:	2b00      	cmp	r3, #0
100024a4:	da00      	bge.n	100024a8 <Time20msec+0x3c>
100024a6:	3303      	adds	r3, #3
100024a8:	109b      	asrs	r3, r3, #2
100024aa:	b29a      	uxth	r2, r3
100024ac:	4b29      	ldr	r3, [pc, #164]	; (10002554 <Time20msec+0xe8>)
100024ae:	801a      	strh	r2, [r3, #0]
       resultC2 = (3*resultC2 + resultCalt)/4;
100024b0:	4b2a      	ldr	r3, [pc, #168]	; (1000255c <Time20msec+0xf0>)
100024b2:	881b      	ldrh	r3, [r3, #0]
100024b4:	1c1a      	adds	r2, r3, #0
100024b6:	1c13      	adds	r3, r2, #0
100024b8:	005b      	lsls	r3, r3, #1
100024ba:	189b      	adds	r3, r3, r2
100024bc:	4a28      	ldr	r2, [pc, #160]	; (10002560 <Time20msec+0xf4>)
100024be:	8812      	ldrh	r2, [r2, #0]
100024c0:	189b      	adds	r3, r3, r2
100024c2:	2b00      	cmp	r3, #0
100024c4:	da00      	bge.n	100024c8 <Time20msec+0x5c>
100024c6:	3303      	adds	r3, #3
100024c8:	109b      	asrs	r3, r3, #2
100024ca:	b29a      	uxth	r2, r3
100024cc:	4b23      	ldr	r3, [pc, #140]	; (1000255c <Time20msec+0xf0>)
100024ce:	801a      	strh	r2, [r3, #0]
       resultD2 = (3*resultD2 + resultDalt)/4;
100024d0:	4b24      	ldr	r3, [pc, #144]	; (10002564 <Time20msec+0xf8>)
100024d2:	881b      	ldrh	r3, [r3, #0]
100024d4:	1c1a      	adds	r2, r3, #0
100024d6:	1c13      	adds	r3, r2, #0
100024d8:	005b      	lsls	r3, r3, #1
100024da:	189b      	adds	r3, r3, r2
100024dc:	4a22      	ldr	r2, [pc, #136]	; (10002568 <Time20msec+0xfc>)
100024de:	8812      	ldrh	r2, [r2, #0]
100024e0:	189b      	adds	r3, r3, r2
100024e2:	2b00      	cmp	r3, #0
100024e4:	da00      	bge.n	100024e8 <Time20msec+0x7c>
100024e6:	3303      	adds	r3, #3
100024e8:	109b      	asrs	r3, r3, #2
100024ea:	b29a      	uxth	r2, r3
100024ec:	4b1d      	ldr	r3, [pc, #116]	; (10002564 <Time20msec+0xf8>)
100024ee:	801a      	strh	r2, [r3, #0]
       adc_ready20m=adc_ready20m + 1;
100024f0:	4b1e      	ldr	r3, [pc, #120]	; (1000256c <Time20msec+0x100>)
100024f2:	881b      	ldrh	r3, [r3, #0]
100024f4:	3301      	adds	r3, #1
100024f6:	b29a      	uxth	r2, r3
100024f8:	4b1c      	ldr	r3, [pc, #112]	; (1000256c <Time20msec+0x100>)
100024fa:	801a      	strh	r2, [r3, #0]

      if (adc_ready20m > 5)
100024fc:	4b1b      	ldr	r3, [pc, #108]	; (1000256c <Time20msec+0x100>)
100024fe:	881b      	ldrh	r3, [r3, #0]
10002500:	2b05      	cmp	r3, #5
10002502:	d921      	bls.n	10002548 <Time20msec+0xdc>
      {
     	//    DIGITAL_IO_ToggleOutput(&LED);
     	 adc_ready20m=0;
10002504:	4b19      	ldr	r3, [pc, #100]	; (1000256c <Time20msec+0x100>)
10002506:	2200      	movs	r2, #0
10002508:	801a      	strh	r2, [r3, #0]
     	    if (resultA2 < min_EEP_Voltage_Uin)
1000250a:	4b10      	ldr	r3, [pc, #64]	; (1000254c <Time20msec+0xe0>)
1000250c:	881b      	ldrh	r3, [r3, #0]
1000250e:	4a18      	ldr	r2, [pc, #96]	; (10002570 <Time20msec+0x104>)
10002510:	4293      	cmp	r3, r2
10002512:	d809      	bhi.n	10002528 <Time20msec+0xbc>
     	     {
     	     plus39V_stop();
10002514:	f7ff ff98 	bl	10002448 <plus39V_stop>
					B_nextLedOff=0;   // schaltet on led beim spannnungsvergleich aus
10002518:	4b16      	ldr	r3, [pc, #88]	; (10002574 <Time20msec+0x108>)
1000251a:	2200      	movs	r2, #0
1000251c:	701a      	strb	r2, [r3, #0]
 	 		 	DIGITAL_IO_SetOutputLow(&VCC_LED_shtdwn);
1000251e:	4b16      	ldr	r3, [pc, #88]	; (10002578 <Time20msec+0x10c>)
10002520:	1c18      	adds	r0, r3, #0
10002522:	f7fe fded 	bl	10001100 <DIGITAL_IO_SetOutputLow>
10002526:	e00f      	b.n	10002548 <Time20msec+0xdc>
     	     }
     	    else if (resultA2 > minHyst_EEP_Voltage_Uin)
10002528:	4b08      	ldr	r3, [pc, #32]	; (1000254c <Time20msec+0xe0>)
1000252a:	881a      	ldrh	r2, [r3, #0]
1000252c:	23bf      	movs	r3, #191	; 0xbf
1000252e:	011b      	lsls	r3, r3, #4
10002530:	429a      	cmp	r2, r3
10002532:	d909      	bls.n	10002548 <Time20msec+0xdc>
 			 {
     	     plus39V_start();
10002534:	f7ff ff8c 	bl	10002450 <plus39V_start>
				if(	B_nextLedOff==0)
10002538:	4b0e      	ldr	r3, [pc, #56]	; (10002574 <Time20msec+0x108>)
1000253a:	781b      	ldrb	r3, [r3, #0]
1000253c:	2b00      	cmp	r3, #0
1000253e:	d103      	bne.n	10002548 <Time20msec+0xdc>
 	 		 	{DIGITAL_IO_SetOutputHigh(&VCC_LED_shtdwn);}
10002540:	4b0d      	ldr	r3, [pc, #52]	; (10002578 <Time20msec+0x10c>)
10002542:	1c18      	adds	r0, r3, #0
10002544:	f7fe fdcc 	bl	100010e0 <DIGITAL_IO_SetOutputHigh>
 			 }
      }


   }
10002548:	46bd      	mov	sp, r7
1000254a:	bd80      	pop	{r7, pc}
1000254c:	200008fe 	.word	0x200008fe
10002550:	200007c4 	.word	0x200007c4
10002554:	200007fe 	.word	0x200007fe
10002558:	200008a2 	.word	0x200008a2
1000255c:	200007f6 	.word	0x200007f6
10002560:	20000906 	.word	0x20000906
10002564:	20000820 	.word	0x20000820
10002568:	20000766 	.word	0x20000766
1000256c:	20000764 	.word	0x20000764
10002570:	00000b9f 	.word	0x00000b9f
10002574:	2000076d 	.word	0x2000076d
10002578:	1000971c 	.word	0x1000971c

1000257c <firstuartBack>:
  //------------------------------

   void firstuartBack (void) //
   {	if ( B_first_uart == 0 )
1000257c:	b598      	push	{r3, r4, r7, lr}
1000257e:	af00      	add	r7, sp, #0
10002580:	4b17      	ldr	r3, [pc, #92]	; (100025e0 <firstuartBack+0x64>)
10002582:	781b      	ldrb	r3, [r3, #0]
10002584:	2b00      	cmp	r3, #0
10002586:	d129      	bne.n	100025dc <firstuartBack+0x60>
   	   {
	   new_data_HalloBack();
10002588:	f7ff f894 	bl	100016b4 <new_data_HalloBack>
	   new_data[5]= command_firstuartBack ;
1000258c:	4b15      	ldr	r3, [pc, #84]	; (100025e4 <firstuartBack+0x68>)
1000258e:	2230      	movs	r2, #48	; 0x30
10002590:	715a      	strb	r2, [r3, #5]
   	   new_data[6]= Ser_NrH  / 0x100 ;
10002592:	4b15      	ldr	r3, [pc, #84]	; (100025e8 <firstuartBack+0x6c>)
10002594:	881b      	ldrh	r3, [r3, #0]
10002596:	0a1b      	lsrs	r3, r3, #8
10002598:	b29b      	uxth	r3, r3
1000259a:	b2da      	uxtb	r2, r3
1000259c:	4b11      	ldr	r3, [pc, #68]	; (100025e4 <firstuartBack+0x68>)
1000259e:	719a      	strb	r2, [r3, #6]
   	   new_data[7]= Ser_NrH  & 0xff ;
100025a0:	4b11      	ldr	r3, [pc, #68]	; (100025e8 <firstuartBack+0x6c>)
100025a2:	881b      	ldrh	r3, [r3, #0]
100025a4:	b2da      	uxtb	r2, r3
100025a6:	4b0f      	ldr	r3, [pc, #60]	; (100025e4 <firstuartBack+0x68>)
100025a8:	71da      	strb	r2, [r3, #7]
   	   new_data[8]= Ser_NrL  / 0x100 ;
100025aa:	4b10      	ldr	r3, [pc, #64]	; (100025ec <firstuartBack+0x70>)
100025ac:	881b      	ldrh	r3, [r3, #0]
100025ae:	0a1b      	lsrs	r3, r3, #8
100025b0:	b29b      	uxth	r3, r3
100025b2:	b2da      	uxtb	r2, r3
100025b4:	4b0b      	ldr	r3, [pc, #44]	; (100025e4 <firstuartBack+0x68>)
100025b6:	721a      	strb	r2, [r3, #8]
   	   new_data[9]= Ser_NrL  & 0xff ;
100025b8:	4b0c      	ldr	r3, [pc, #48]	; (100025ec <firstuartBack+0x70>)
100025ba:	881b      	ldrh	r3, [r3, #0]
100025bc:	b2da      	uxtb	r2, r3
100025be:	4b09      	ldr	r3, [pc, #36]	; (100025e4 <firstuartBack+0x68>)
100025c0:	725a      	strb	r2, [r3, #9]
   	   UART_Transmit(&UART_1, new_data,transmit_buf_size);
100025c2:	4b0b      	ldr	r3, [pc, #44]	; (100025f0 <firstuartBack+0x74>)
100025c4:	781b      	ldrb	r3, [r3, #0]
100025c6:	1c1c      	adds	r4, r3, #0
100025c8:	4a0a      	ldr	r2, [pc, #40]	; (100025f4 <firstuartBack+0x78>)
100025ca:	4b06      	ldr	r3, [pc, #24]	; (100025e4 <firstuartBack+0x68>)
100025cc:	1c10      	adds	r0, r2, #0
100025ce:	1c19      	adds	r1, r3, #0
100025d0:	1c22      	adds	r2, r4, #0
100025d2:	f001 fb3f 	bl	10003c54 <UART_Transmit>
   	   B_first_uart=1;
100025d6:	4b02      	ldr	r3, [pc, #8]	; (100025e0 <firstuartBack+0x64>)
100025d8:	2201      	movs	r2, #1
100025da:	701a      	strb	r2, [r3, #0]
   	   }
   }
100025dc:	46bd      	mov	sp, r7
100025de:	bd98      	pop	{r3, r4, r7, pc}
100025e0:	2000076c 	.word	0x2000076c
100025e4:	20000804 	.word	0x20000804
100025e8:	20000830 	.word	0x20000830
100025ec:	200008a8 	.word	0x200008a8
100025f0:	20000550 	.word	0x20000550
100025f4:	20000560 	.word	0x20000560

100025f8 <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{    
100025f8:	b580      	push	{r7, lr}
100025fa:	af00      	add	r7, sp, #0
  SystemCoreSetup();
100025fc:	f004 fb7e 	bl	10006cfc <SystemCoreSetup>
  SystemCoreClockSetup();
10002600:	f004 fbc2 	bl	10006d88 <SystemCoreClockSetup>
}
10002604:	46bd      	mov	sp, r7
10002606:	bd80      	pop	{r7, pc}

10002608 <SystemCoreClockUpdate>:

  SystemCoreClockUpdate();
}

__WEAK void SystemCoreClockUpdate(void)
{
10002608:	b580      	push	{r7, lr}
1000260a:	af00      	add	r7, sp, #0
  static uint32_t IDIV, FDIV;

  IDIV = ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_IDIV_Msk) >> SCU_CLK_CLKCR_IDIV_Pos;
1000260c:	4b12      	ldr	r3, [pc, #72]	; (10002658 <SystemCoreClockUpdate+0x50>)
1000260e:	681a      	ldr	r2, [r3, #0]
10002610:	23ff      	movs	r3, #255	; 0xff
10002612:	021b      	lsls	r3, r3, #8
10002614:	4013      	ands	r3, r2
10002616:	0a1a      	lsrs	r2, r3, #8
10002618:	4b10      	ldr	r3, [pc, #64]	; (1000265c <SystemCoreClockUpdate+0x54>)
1000261a:	601a      	str	r2, [r3, #0]
  FDIV = ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_FDIV_Msk) >> SCU_CLK_CLKCR_FDIV_Pos;
1000261c:	4b0e      	ldr	r3, [pc, #56]	; (10002658 <SystemCoreClockUpdate+0x50>)
1000261e:	681b      	ldr	r3, [r3, #0]
10002620:	22ff      	movs	r2, #255	; 0xff
10002622:	401a      	ands	r2, r3
10002624:	4b0e      	ldr	r3, [pc, #56]	; (10002660 <SystemCoreClockUpdate+0x58>)
10002626:	601a      	str	r2, [r3, #0]
  
  if (IDIV != 0)
10002628:	4b0c      	ldr	r3, [pc, #48]	; (1000265c <SystemCoreClockUpdate+0x54>)
1000262a:	681b      	ldr	r3, [r3, #0]
1000262c:	2b00      	cmp	r3, #0
1000262e:	d00e      	beq.n	1000264e <SystemCoreClockUpdate+0x46>
  {
    /* Fractional divider is enabled and used */
    SystemCoreClock = ((DCO1_FREQUENCY << 6U) / ((IDIV << 8) + FDIV)) << 1U;
10002630:	4b0a      	ldr	r3, [pc, #40]	; (1000265c <SystemCoreClockUpdate+0x54>)
10002632:	681b      	ldr	r3, [r3, #0]
10002634:	021a      	lsls	r2, r3, #8
10002636:	4b0a      	ldr	r3, [pc, #40]	; (10002660 <SystemCoreClockUpdate+0x58>)
10002638:	681b      	ldr	r3, [r3, #0]
1000263a:	18d3      	adds	r3, r2, r3
1000263c:	4809      	ldr	r0, [pc, #36]	; (10002664 <SystemCoreClockUpdate+0x5c>)
1000263e:	1c19      	adds	r1, r3, #0
10002640:	f000 fc5e 	bl	10002f00 <__aeabi_uidiv>
10002644:	1c03      	adds	r3, r0, #0
10002646:	005a      	lsls	r2, r3, #1
10002648:	4b07      	ldr	r3, [pc, #28]	; (10002668 <SystemCoreClockUpdate+0x60>)
1000264a:	601a      	str	r2, [r3, #0]
1000264c:	e002      	b.n	10002654 <SystemCoreClockUpdate+0x4c>
  }
  else
  {
    /* Fractional divider bypassed. Simply divide DCO_DCLK by 2 */
    SystemCoreClock = DCO1_FREQUENCY >> 1U;
1000264e:	4b06      	ldr	r3, [pc, #24]	; (10002668 <SystemCoreClockUpdate+0x60>)
10002650:	4a06      	ldr	r2, [pc, #24]	; (1000266c <SystemCoreClockUpdate+0x64>)
10002652:	601a      	str	r2, [r3, #0]
  }
}
10002654:	46bd      	mov	sp, r7
10002656:	bd80      	pop	{r7, pc}
10002658:	40010300 	.word	0x40010300
1000265c:	20000770 	.word	0x20000770
10002660:	20000774 	.word	0x20000774
10002664:	f4240000 	.word	0xf4240000
10002668:	20003ffc 	.word	0x20003ffc
1000266c:	01e84800 	.word	0x01e84800

10002670 <XMC_FLASH_IsBusy>:
 * \par<b>Related APIs:</b><BR>
 * XMC_FLASH_GetStatus()\n\n\n
 *
 */
__STATIC_INLINE bool XMC_FLASH_IsBusy(void)
{
10002670:	b580      	push	{r7, lr}
10002672:	af00      	add	r7, sp, #0
  return (bool)(XMC_FLASH_GetStatus() & XMC_FLASH_STATUS_BUSY);
10002674:	f000 f81a 	bl	100026ac <XMC_FLASH_GetStatus>
10002678:	1c02      	adds	r2, r0, #0
1000267a:	2301      	movs	r3, #1
1000267c:	4013      	ands	r3, r2
1000267e:	1e5a      	subs	r2, r3, #1
10002680:	4193      	sbcs	r3, r2
10002682:	b2db      	uxtb	r3, r3
}
10002684:	1c18      	adds	r0, r3, #0
10002686:	46bd      	mov	sp, r7
10002688:	bd80      	pop	{r7, pc}
1000268a:	46c0      	nop			; (mov r8, r8)

1000268c <XMC_FLASH_ClearStatus>:

/*
 * This API shall clear the ECC and VERIFICATION error status.
 */
void XMC_FLASH_ClearStatus(void)
{
1000268c:	b580      	push	{r7, lr}
1000268e:	af00      	add	r7, sp, #0
  NVM->NVMPROG |= (uint16_t)((uint16_t)NVM_NVMPROG_RSTVERR_Msk | (uint16_t)NVM_NVMPROG_RSTECC_Msk);
10002690:	4905      	ldr	r1, [pc, #20]	; (100026a8 <XMC_FLASH_ClearStatus+0x1c>)
10002692:	4b05      	ldr	r3, [pc, #20]	; (100026a8 <XMC_FLASH_ClearStatus+0x1c>)
10002694:	889b      	ldrh	r3, [r3, #4]
10002696:	b29b      	uxth	r3, r3
10002698:	22c0      	movs	r2, #192	; 0xc0
1000269a:	0192      	lsls	r2, r2, #6
1000269c:	4313      	orrs	r3, r2
1000269e:	b29b      	uxth	r3, r3
100026a0:	808b      	strh	r3, [r1, #4]
}
100026a2:	46bd      	mov	sp, r7
100026a4:	bd80      	pop	{r7, pc}
100026a6:	46c0      	nop			; (mov r8, r8)
100026a8:	40050000 	.word	0x40050000

100026ac <XMC_FLASH_GetStatus>:

/*
 * This API shall return the status of NVM.
 */
uint32_t XMC_FLASH_GetStatus(void)
{
100026ac:	b580      	push	{r7, lr}
100026ae:	af00      	add	r7, sp, #0
  return NVM->NVMSTATUS;
100026b0:	4b02      	ldr	r3, [pc, #8]	; (100026bc <XMC_FLASH_GetStatus+0x10>)
100026b2:	881b      	ldrh	r3, [r3, #0]
100026b4:	b29b      	uxth	r3, r3
}
100026b6:	1c18      	adds	r0, r3, #0
100026b8:	46bd      	mov	sp, r7
100026ba:	bd80      	pop	{r7, pc}
100026bc:	40050000 	.word	0x40050000

100026c0 <XMC_FLASH_ProgramVerifyPage>:
{
  (void)XMC1000_NvmErasePage(address);
}

void XMC_FLASH_ProgramVerifyPage(uint32_t *address, const uint32_t *data)
{
100026c0:	b580      	push	{r7, lr}
100026c2:	b082      	sub	sp, #8
100026c4:	af00      	add	r7, sp, #0
100026c6:	6078      	str	r0, [r7, #4]
100026c8:	6039      	str	r1, [r7, #0]
  (void)XMC1000_NvmProgVerify(data, address);
100026ca:	2382      	movs	r3, #130	; 0x82
100026cc:	005b      	lsls	r3, r3, #1
100026ce:	681b      	ldr	r3, [r3, #0]
100026d0:	6839      	ldr	r1, [r7, #0]
100026d2:	687a      	ldr	r2, [r7, #4]
100026d4:	1c08      	adds	r0, r1, #0
100026d6:	1c11      	adds	r1, r2, #0
100026d8:	4798      	blx	r3
}
100026da:	46bd      	mov	sp, r7
100026dc:	b002      	add	sp, #8
100026de:	bd80      	pop	{r7, pc}

100026e0 <XMC_FLASH_WriteBlocks>:

/* Write blocks of data into flash*/
void XMC_FLASH_WriteBlocks(uint32_t *address, const uint32_t *data, uint32_t num_blocks, bool verify)
{
100026e0:	b580      	push	{r7, lr}
100026e2:	b086      	sub	sp, #24
100026e4:	af00      	add	r7, sp, #0
100026e6:	60f8      	str	r0, [r7, #12]
100026e8:	60b9      	str	r1, [r7, #8]
100026ea:	607a      	str	r2, [r7, #4]
100026ec:	1c1a      	adds	r2, r3, #0
100026ee:	1cfb      	adds	r3, r7, #3
100026f0:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("XMC_FLASH_WriteBlocks: Starting address not aligned to Block",
                                                                   ((uint32_t)address & FLASH_BLOCK_ADDR_MASK) == 0U)

  /* Configure the continuous Write option command and reset the NVM error / verification status*/
  NVM->NVMPROG &= (uint16_t)(~(uint16_t)NVM_NVMPROG_ACTION_Msk);
100026f2:	4a29      	ldr	r2, [pc, #164]	; (10002798 <XMC_FLASH_WriteBlocks+0xb8>)
100026f4:	4b28      	ldr	r3, [pc, #160]	; (10002798 <XMC_FLASH_WriteBlocks+0xb8>)
100026f6:	889b      	ldrh	r3, [r3, #4]
100026f8:	b29b      	uxth	r3, r3
100026fa:	21ff      	movs	r1, #255	; 0xff
100026fc:	438b      	bics	r3, r1
100026fe:	b29b      	uxth	r3, r3
10002700:	8093      	strh	r3, [r2, #4]
  NVM->NVMPROG |= (uint16_t)(NVM_NVMPROG_RSTVERR_Msk | NVM_NVMPROG_RSTECC_Msk);
10002702:	4925      	ldr	r1, [pc, #148]	; (10002798 <XMC_FLASH_WriteBlocks+0xb8>)
10002704:	4b24      	ldr	r3, [pc, #144]	; (10002798 <XMC_FLASH_WriteBlocks+0xb8>)
10002706:	889b      	ldrh	r3, [r3, #4]
10002708:	b29b      	uxth	r3, r3
1000270a:	22c0      	movs	r2, #192	; 0xc0
1000270c:	0192      	lsls	r2, r2, #6
1000270e:	4313      	orrs	r3, r2
10002710:	b29b      	uxth	r3, r3
10002712:	808b      	strh	r3, [r1, #4]

  if (verify == true)
10002714:	1cfb      	adds	r3, r7, #3
10002716:	781b      	ldrb	r3, [r3, #0]
10002718:	2b00      	cmp	r3, #0
1000271a:	d008      	beq.n	1000272e <XMC_FLASH_WriteBlocks+0x4e>
  {
    NVM->NVMPROG |= (uint16_t)FLASH_ACTION_CONTINUOUS_WRITE_VERIFY;
1000271c:	4a1e      	ldr	r2, [pc, #120]	; (10002798 <XMC_FLASH_WriteBlocks+0xb8>)
1000271e:	4b1e      	ldr	r3, [pc, #120]	; (10002798 <XMC_FLASH_WriteBlocks+0xb8>)
10002720:	889b      	ldrh	r3, [r3, #4]
10002722:	b29b      	uxth	r3, r3
10002724:	2161      	movs	r1, #97	; 0x61
10002726:	430b      	orrs	r3, r1
10002728:	b29b      	uxth	r3, r3
1000272a:	8093      	strh	r3, [r2, #4]
1000272c:	e007      	b.n	1000273e <XMC_FLASH_WriteBlocks+0x5e>
  }
  else
  {
    NVM->NVMPROG |= (uint16_t)FLASH_ACTION_CONTINUOUS_WRITE;
1000272e:	4a1a      	ldr	r2, [pc, #104]	; (10002798 <XMC_FLASH_WriteBlocks+0xb8>)
10002730:	4b19      	ldr	r3, [pc, #100]	; (10002798 <XMC_FLASH_WriteBlocks+0xb8>)
10002732:	889b      	ldrh	r3, [r3, #4]
10002734:	b29b      	uxth	r3, r3
10002736:	21a1      	movs	r1, #161	; 0xa1
10002738:	430b      	orrs	r3, r1
1000273a:	b29b      	uxth	r3, r3
1000273c:	8093      	strh	r3, [r2, #4]
  }

  for (block = 0U; block < num_blocks; ++block)
1000273e:	2300      	movs	r3, #0
10002740:	613b      	str	r3, [r7, #16]
10002742:	e01a      	b.n	1000277a <XMC_FLASH_WriteBlocks+0x9a>
  {
    for (word = 0U; word < XMC_FLASH_WORDS_PER_BLOCK; ++word)
10002744:	2300      	movs	r3, #0
10002746:	617b      	str	r3, [r7, #20]
10002748:	e00c      	b.n	10002764 <XMC_FLASH_WriteBlocks+0x84>
    {
      *address = *data;
1000274a:	68bb      	ldr	r3, [r7, #8]
1000274c:	681a      	ldr	r2, [r3, #0]
1000274e:	68fb      	ldr	r3, [r7, #12]
10002750:	601a      	str	r2, [r3, #0]
      data++;
10002752:	68bb      	ldr	r3, [r7, #8]
10002754:	3304      	adds	r3, #4
10002756:	60bb      	str	r3, [r7, #8]
      address++;
10002758:	68fb      	ldr	r3, [r7, #12]
1000275a:	3304      	adds	r3, #4
1000275c:	60fb      	str	r3, [r7, #12]
    NVM->NVMPROG |= (uint16_t)FLASH_ACTION_CONTINUOUS_WRITE;
  }

  for (block = 0U; block < num_blocks; ++block)
  {
    for (word = 0U; word < XMC_FLASH_WORDS_PER_BLOCK; ++word)
1000275e:	697b      	ldr	r3, [r7, #20]
10002760:	3301      	adds	r3, #1
10002762:	617b      	str	r3, [r7, #20]
10002764:	697b      	ldr	r3, [r7, #20]
10002766:	2b03      	cmp	r3, #3
10002768:	d9ef      	bls.n	1000274a <XMC_FLASH_WriteBlocks+0x6a>
      *address = *data;
      data++;
      address++;
    }
      
    while (XMC_FLASH_IsBusy() == true)
1000276a:	46c0      	nop			; (mov r8, r8)
1000276c:	f7ff ff80 	bl	10002670 <XMC_FLASH_IsBusy>
10002770:	1e03      	subs	r3, r0, #0
10002772:	d1fb      	bne.n	1000276c <XMC_FLASH_WriteBlocks+0x8c>
  else
  {
    NVM->NVMPROG |= (uint16_t)FLASH_ACTION_CONTINUOUS_WRITE;
  }

  for (block = 0U; block < num_blocks; ++block)
10002774:	693b      	ldr	r3, [r7, #16]
10002776:	3301      	adds	r3, #1
10002778:	613b      	str	r3, [r7, #16]
1000277a:	693a      	ldr	r2, [r7, #16]
1000277c:	687b      	ldr	r3, [r7, #4]
1000277e:	429a      	cmp	r2, r3
10002780:	d3e0      	bcc.n	10002744 <XMC_FLASH_WriteBlocks+0x64>
    {
    }
  }

  /* Stop continuous write operation */
  NVM->NVMPROG &= (uint16_t)(~(uint16_t)NVM_NVMPROG_ACTION_Msk);
10002782:	4a05      	ldr	r2, [pc, #20]	; (10002798 <XMC_FLASH_WriteBlocks+0xb8>)
10002784:	4b04      	ldr	r3, [pc, #16]	; (10002798 <XMC_FLASH_WriteBlocks+0xb8>)
10002786:	889b      	ldrh	r3, [r3, #4]
10002788:	b29b      	uxth	r3, r3
1000278a:	21ff      	movs	r1, #255	; 0xff
1000278c:	438b      	bics	r3, r1
1000278e:	b29b      	uxth	r3, r3
10002790:	8093      	strh	r3, [r2, #4]
}
10002792:	46bd      	mov	sp, r7
10002794:	b006      	add	sp, #24
10002796:	bd80      	pop	{r7, pc}
10002798:	40050000 	.word	0x40050000

1000279c <XMC_FLASH_ErasePages>:

/* Erase flash pages */
void XMC_FLASH_ErasePages(uint32_t *address, uint32_t num_pages)
{
1000279c:	b580      	push	{r7, lr}
1000279e:	b084      	sub	sp, #16
100027a0:	af00      	add	r7, sp, #0
100027a2:	6078      	str	r0, [r7, #4]
100027a4:	6039      	str	r1, [r7, #0]
  uint32_t page;

  XMC_ASSERT("XMC_FLASH_ErasePages: Starting address not aligned to Page",
                                                                    ((uint32_t)address & FLASH_PAGE_ADDR_MASK) == 0U)

  for (page = 0U; page < num_pages; ++page)
100027a6:	2300      	movs	r3, #0
100027a8:	60fb      	str	r3, [r7, #12]
100027aa:	e011      	b.n	100027d0 <XMC_FLASH_ErasePages+0x34>
  {
    (void)XMC1000_NvmErasePage(address);
100027ac:	2380      	movs	r3, #128	; 0x80
100027ae:	005b      	lsls	r3, r3, #1
100027b0:	681b      	ldr	r3, [r3, #0]
100027b2:	687a      	ldr	r2, [r7, #4]
100027b4:	1c10      	adds	r0, r2, #0
100027b6:	4798      	blx	r3

    while (XMC_FLASH_IsBusy() == true)
100027b8:	46c0      	nop			; (mov r8, r8)
100027ba:	f7ff ff59 	bl	10002670 <XMC_FLASH_IsBusy>
100027be:	1e03      	subs	r3, r0, #0
100027c0:	d1fb      	bne.n	100027ba <XMC_FLASH_ErasePages+0x1e>
    {
    }

    /* Increment the page address for the next erase */
    address += XMC_FLASH_WORDS_PER_PAGE;
100027c2:	687b      	ldr	r3, [r7, #4]
100027c4:	3301      	adds	r3, #1
100027c6:	33ff      	adds	r3, #255	; 0xff
100027c8:	607b      	str	r3, [r7, #4]
  uint32_t page;

  XMC_ASSERT("XMC_FLASH_ErasePages: Starting address not aligned to Page",
                                                                    ((uint32_t)address & FLASH_PAGE_ADDR_MASK) == 0U)

  for (page = 0U; page < num_pages; ++page)
100027ca:	68fb      	ldr	r3, [r7, #12]
100027cc:	3301      	adds	r3, #1
100027ce:	60fb      	str	r3, [r7, #12]
100027d0:	68fa      	ldr	r2, [r7, #12]
100027d2:	683b      	ldr	r3, [r7, #0]
100027d4:	429a      	cmp	r2, r3
100027d6:	d3e9      	bcc.n	100027ac <XMC_FLASH_ErasePages+0x10>
    /* Increment the page address for the next erase */
    address += XMC_FLASH_WORDS_PER_PAGE;

  }

}
100027d8:	46bd      	mov	sp, r7
100027da:	b004      	add	sp, #16
100027dc:	bd80      	pop	{r7, pc}
100027de:	46c0      	nop			; (mov r8, r8)

100027e0 <XMC_FLASH_ReadBlocks>:
  NVM->NVMPROG &= (uint16_t)(~(uint16_t)NVM_NVMPROG_ACTION_Msk);
}

/* Read data blocks from flash */
void XMC_FLASH_ReadBlocks(uint32_t *address, uint32_t *data, uint32_t num_blocks)
{
100027e0:	b580      	push	{r7, lr}
100027e2:	b086      	sub	sp, #24
100027e4:	af00      	add	r7, sp, #0
100027e6:	60f8      	str	r0, [r7, #12]
100027e8:	60b9      	str	r1, [r7, #8]
100027ea:	607a      	str	r2, [r7, #4]
  uint32_t block;

  XMC_ASSERT("XMC_FLASH_ReadBlocks: Starting address not aligned to Block",
                                                                  ((uint32_t)address & FLASH_BLOCK_ADDR_MASK) == 0U)

  for (block = 0U; block < num_blocks; ++block)
100027ec:	2300      	movs	r3, #0
100027ee:	613b      	str	r3, [r7, #16]
100027f0:	e015      	b.n	1000281e <XMC_FLASH_ReadBlocks+0x3e>
  {
    for (word = 0U; word < XMC_FLASH_WORDS_PER_BLOCK; ++word)
100027f2:	2300      	movs	r3, #0
100027f4:	617b      	str	r3, [r7, #20]
100027f6:	e00c      	b.n	10002812 <XMC_FLASH_ReadBlocks+0x32>
    {
      *data = *address;
100027f8:	68fb      	ldr	r3, [r7, #12]
100027fa:	681a      	ldr	r2, [r3, #0]
100027fc:	68bb      	ldr	r3, [r7, #8]
100027fe:	601a      	str	r2, [r3, #0]
      data++;
10002800:	68bb      	ldr	r3, [r7, #8]
10002802:	3304      	adds	r3, #4
10002804:	60bb      	str	r3, [r7, #8]
      address++;
10002806:	68fb      	ldr	r3, [r7, #12]
10002808:	3304      	adds	r3, #4
1000280a:	60fb      	str	r3, [r7, #12]
  XMC_ASSERT("XMC_FLASH_ReadBlocks: Starting address not aligned to Block",
                                                                  ((uint32_t)address & FLASH_BLOCK_ADDR_MASK) == 0U)

  for (block = 0U; block < num_blocks; ++block)
  {
    for (word = 0U; word < XMC_FLASH_WORDS_PER_BLOCK; ++word)
1000280c:	697b      	ldr	r3, [r7, #20]
1000280e:	3301      	adds	r3, #1
10002810:	617b      	str	r3, [r7, #20]
10002812:	697b      	ldr	r3, [r7, #20]
10002814:	2b03      	cmp	r3, #3
10002816:	d9ef      	bls.n	100027f8 <XMC_FLASH_ReadBlocks+0x18>
  uint32_t block;

  XMC_ASSERT("XMC_FLASH_ReadBlocks: Starting address not aligned to Block",
                                                                  ((uint32_t)address & FLASH_BLOCK_ADDR_MASK) == 0U)

  for (block = 0U; block < num_blocks; ++block)
10002818:	693b      	ldr	r3, [r7, #16]
1000281a:	3301      	adds	r3, #1
1000281c:	613b      	str	r3, [r7, #16]
1000281e:	693a      	ldr	r2, [r7, #16]
10002820:	687b      	ldr	r3, [r7, #4]
10002822:	429a      	cmp	r2, r3
10002824:	d3e5      	bcc.n	100027f2 <XMC_FLASH_ReadBlocks+0x12>
      *data = *address;
      data++;
      address++;
    }
  }
}
10002826:	46bd      	mov	sp, r7
10002828:	b006      	add	sp, #24
1000282a:	bd80      	pop	{r7, pc}

1000282c <XMC_FLASH_ProgramPage>:
  XMC_FLASH_ErasePages(address, XMC_FLASH_PAGES_PER_SECTOR);
}

/* Program single page */
void XMC_FLASH_ProgramPage(uint32_t *address, const uint32_t *data)
{
1000282c:	b580      	push	{r7, lr}
1000282e:	b082      	sub	sp, #8
10002830:	af00      	add	r7, sp, #0
10002832:	6078      	str	r0, [r7, #4]
10002834:	6039      	str	r1, [r7, #0]
  XMC_FLASH_ProgramVerifyPage(address, data);
10002836:	687a      	ldr	r2, [r7, #4]
10002838:	683b      	ldr	r3, [r7, #0]
1000283a:	1c10      	adds	r0, r2, #0
1000283c:	1c19      	adds	r1, r3, #0
1000283e:	f7ff ff3f 	bl	100026c0 <XMC_FLASH_ProgramVerifyPage>
}
10002842:	46bd      	mov	sp, r7
10002844:	b002      	add	sp, #8
10002846:	bd80      	pop	{r7, pc}

10002848 <XMC_GPIO_Init>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const config)
{
10002848:	b590      	push	{r4, r7, lr}
1000284a:	b085      	sub	sp, #20
1000284c:	af00      	add	r7, sp, #0
1000284e:	60f8      	str	r0, [r7, #12]
10002850:	607a      	str	r2, [r7, #4]
10002852:	230b      	movs	r3, #11
10002854:	18fb      	adds	r3, r7, r3
10002856:	1c0a      	adds	r2, r1, #0
10002858:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));
  XMC_ASSERT("XMC_GPIO_Init: Invalid input hysteresis", XMC_GPIO_CHECK_INPUT_HYSTERESIS(config->input_hysteresis));
  
  /* Switch to input */
  port->IOCR[pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
1000285a:	230b      	movs	r3, #11
1000285c:	18fb      	adds	r3, r7, r3
1000285e:	781b      	ldrb	r3, [r3, #0]
10002860:	089b      	lsrs	r3, r3, #2
10002862:	b2db      	uxtb	r3, r3
10002864:	1c18      	adds	r0, r3, #0
10002866:	230b      	movs	r3, #11
10002868:	18fb      	adds	r3, r7, r3
1000286a:	781b      	ldrb	r3, [r3, #0]
1000286c:	089b      	lsrs	r3, r3, #2
1000286e:	b2db      	uxtb	r3, r3
10002870:	1c1a      	adds	r2, r3, #0
10002872:	68fb      	ldr	r3, [r7, #12]
10002874:	3204      	adds	r2, #4
10002876:	0092      	lsls	r2, r2, #2
10002878:	58d3      	ldr	r3, [r2, r3]
1000287a:	220b      	movs	r2, #11
1000287c:	18ba      	adds	r2, r7, r2
1000287e:	7812      	ldrb	r2, [r2, #0]
10002880:	2103      	movs	r1, #3
10002882:	400a      	ands	r2, r1
10002884:	00d2      	lsls	r2, r2, #3
10002886:	1c11      	adds	r1, r2, #0
10002888:	22f8      	movs	r2, #248	; 0xf8
1000288a:	408a      	lsls	r2, r1
1000288c:	43d2      	mvns	r2, r2
1000288e:	401a      	ands	r2, r3
10002890:	1c11      	adds	r1, r2, #0
10002892:	68fb      	ldr	r3, [r7, #12]
10002894:	1d02      	adds	r2, r0, #4
10002896:	0092      	lsls	r2, r2, #2
10002898:	50d1      	str	r1, [r2, r3]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
1000289a:	68fb      	ldr	r3, [r7, #12]
1000289c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
1000289e:	220b      	movs	r2, #11
100028a0:	18ba      	adds	r2, r7, r2
100028a2:	7812      	ldrb	r2, [r2, #0]
100028a4:	0052      	lsls	r2, r2, #1
100028a6:	1c11      	adds	r1, r2, #0
100028a8:	2203      	movs	r2, #3
100028aa:	408a      	lsls	r2, r1
100028ac:	43d2      	mvns	r2, r2
100028ae:	401a      	ands	r2, r3
100028b0:	68fb      	ldr	r3, [r7, #12]
100028b2:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set input hysteresis */
  port->PHCR[(uint32_t)pin >> 3U] &= ~(uint32_t)((uint32_t)PORT_PHCR_Msk << ((uint32_t)PORT_PHCR_Size * ((uint32_t)pin & 0x7U)));
100028b4:	230b      	movs	r3, #11
100028b6:	18fb      	adds	r3, r7, r3
100028b8:	781b      	ldrb	r3, [r3, #0]
100028ba:	08db      	lsrs	r3, r3, #3
100028bc:	b2db      	uxtb	r3, r3
100028be:	1c18      	adds	r0, r3, #0
100028c0:	230b      	movs	r3, #11
100028c2:	18fb      	adds	r3, r7, r3
100028c4:	781b      	ldrb	r3, [r3, #0]
100028c6:	08db      	lsrs	r3, r3, #3
100028c8:	b2db      	uxtb	r3, r3
100028ca:	1c1a      	adds	r2, r3, #0
100028cc:	68fb      	ldr	r3, [r7, #12]
100028ce:	3210      	adds	r2, #16
100028d0:	0092      	lsls	r2, r2, #2
100028d2:	58d3      	ldr	r3, [r2, r3]
100028d4:	220b      	movs	r2, #11
100028d6:	18ba      	adds	r2, r7, r2
100028d8:	7812      	ldrb	r2, [r2, #0]
100028da:	2107      	movs	r1, #7
100028dc:	400a      	ands	r2, r1
100028de:	0092      	lsls	r2, r2, #2
100028e0:	1c11      	adds	r1, r2, #0
100028e2:	2204      	movs	r2, #4
100028e4:	408a      	lsls	r2, r1
100028e6:	43d2      	mvns	r2, r2
100028e8:	401a      	ands	r2, r3
100028ea:	1c11      	adds	r1, r2, #0
100028ec:	68fb      	ldr	r3, [r7, #12]
100028ee:	1c02      	adds	r2, r0, #0
100028f0:	3210      	adds	r2, #16
100028f2:	0092      	lsls	r2, r2, #2
100028f4:	50d1      	str	r1, [r2, r3]
  port->PHCR[(uint32_t)pin >> 3U] |= (uint32_t)config->input_hysteresis << ((uint32_t)PORT_PHCR_Size * ((uint32_t)pin & 0x7U));
100028f6:	230b      	movs	r3, #11
100028f8:	18fb      	adds	r3, r7, r3
100028fa:	781b      	ldrb	r3, [r3, #0]
100028fc:	08db      	lsrs	r3, r3, #3
100028fe:	b2db      	uxtb	r3, r3
10002900:	1c18      	adds	r0, r3, #0
10002902:	230b      	movs	r3, #11
10002904:	18fb      	adds	r3, r7, r3
10002906:	781b      	ldrb	r3, [r3, #0]
10002908:	08db      	lsrs	r3, r3, #3
1000290a:	b2db      	uxtb	r3, r3
1000290c:	1c1a      	adds	r2, r3, #0
1000290e:	68fb      	ldr	r3, [r7, #12]
10002910:	3210      	adds	r2, #16
10002912:	0092      	lsls	r2, r2, #2
10002914:	58d2      	ldr	r2, [r2, r3]
10002916:	687b      	ldr	r3, [r7, #4]
10002918:	785b      	ldrb	r3, [r3, #1]
1000291a:	1c1c      	adds	r4, r3, #0
1000291c:	230b      	movs	r3, #11
1000291e:	18fb      	adds	r3, r7, r3
10002920:	781b      	ldrb	r3, [r3, #0]
10002922:	2107      	movs	r1, #7
10002924:	400b      	ands	r3, r1
10002926:	009b      	lsls	r3, r3, #2
10002928:	409c      	lsls	r4, r3
1000292a:	1c23      	adds	r3, r4, #0
1000292c:	431a      	orrs	r2, r3
1000292e:	1c11      	adds	r1, r2, #0
10002930:	68fb      	ldr	r3, [r7, #12]
10002932:	1c02      	adds	r2, r0, #0
10002934:	3210      	adds	r2, #16
10002936:	0092      	lsls	r2, r2, #2
10002938:	50d1      	str	r1, [r2, r3]
    
  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
1000293a:	68fb      	ldr	r3, [r7, #12]
1000293c:	4a1d      	ldr	r2, [pc, #116]	; (100029b4 <XMC_GPIO_Init+0x16c>)
1000293e:	4293      	cmp	r3, r2
10002940:	d10b      	bne.n	1000295a <XMC_GPIO_Init+0x112>
  {    
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
10002942:	68fb      	ldr	r3, [r7, #12]
10002944:	6e1b      	ldr	r3, [r3, #96]	; 0x60
10002946:	220b      	movs	r2, #11
10002948:	18ba      	adds	r2, r7, r2
1000294a:	7812      	ldrb	r2, [r2, #0]
1000294c:	2101      	movs	r1, #1
1000294e:	4091      	lsls	r1, r2
10002950:	1c0a      	adds	r2, r1, #0
10002952:	43d2      	mvns	r2, r2
10002954:	401a      	ands	r2, r3
10002956:	68fb      	ldr	r3, [r7, #12]
10002958:	661a      	str	r2, [r3, #96]	; 0x60
  }
  /* Set output level */
  port->OMR = (uint32_t)config->output_level << pin;
1000295a:	687b      	ldr	r3, [r7, #4]
1000295c:	685a      	ldr	r2, [r3, #4]
1000295e:	230b      	movs	r3, #11
10002960:	18fb      	adds	r3, r7, r3
10002962:	781b      	ldrb	r3, [r3, #0]
10002964:	409a      	lsls	r2, r3
10002966:	68fb      	ldr	r3, [r7, #12]
10002968:	605a      	str	r2, [r3, #4]
  
  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << (PORT_IOCR_PC_Size * (pin & 0x3U));
1000296a:	230b      	movs	r3, #11
1000296c:	18fb      	adds	r3, r7, r3
1000296e:	781b      	ldrb	r3, [r3, #0]
10002970:	089b      	lsrs	r3, r3, #2
10002972:	b2db      	uxtb	r3, r3
10002974:	1c18      	adds	r0, r3, #0
10002976:	230b      	movs	r3, #11
10002978:	18fb      	adds	r3, r7, r3
1000297a:	781b      	ldrb	r3, [r3, #0]
1000297c:	089b      	lsrs	r3, r3, #2
1000297e:	b2db      	uxtb	r3, r3
10002980:	1c1a      	adds	r2, r3, #0
10002982:	68fb      	ldr	r3, [r7, #12]
10002984:	3204      	adds	r2, #4
10002986:	0092      	lsls	r2, r2, #2
10002988:	58d2      	ldr	r2, [r2, r3]
1000298a:	687b      	ldr	r3, [r7, #4]
1000298c:	781b      	ldrb	r3, [r3, #0]
1000298e:	1c1c      	adds	r4, r3, #0
10002990:	230b      	movs	r3, #11
10002992:	18fb      	adds	r3, r7, r3
10002994:	781b      	ldrb	r3, [r3, #0]
10002996:	2103      	movs	r1, #3
10002998:	400b      	ands	r3, r1
1000299a:	00db      	lsls	r3, r3, #3
1000299c:	409c      	lsls	r4, r3
1000299e:	1c23      	adds	r3, r4, #0
100029a0:	431a      	orrs	r2, r3
100029a2:	1c11      	adds	r1, r2, #0
100029a4:	68fb      	ldr	r3, [r7, #12]
100029a6:	1d02      	adds	r2, r0, #4
100029a8:	0092      	lsls	r2, r2, #2
100029aa:	50d1      	str	r1, [r2, r3]
}
100029ac:	46bd      	mov	sp, r7
100029ae:	b005      	add	sp, #20
100029b0:	bd90      	pop	{r4, r7, pc}
100029b2:	46c0      	nop			; (mov r8, r8)
100029b4:	40040200 	.word	0x40040200

100029b8 <XMC_SCU_LockProtectedBits>:
#endif
}

/* API to lock protected bitfields from being modified */
void XMC_SCU_LockProtectedBits(void)
{
100029b8:	b580      	push	{r7, lr}
100029ba:	af00      	add	r7, sp, #0
  SCU_GENERAL->PASSWD = SCU_GCU_PASSWD_PROT_ENABLE;
100029bc:	4b02      	ldr	r3, [pc, #8]	; (100029c8 <XMC_SCU_LockProtectedBits+0x10>)
100029be:	22c3      	movs	r2, #195	; 0xc3
100029c0:	625a      	str	r2, [r3, #36]	; 0x24
}
100029c2:	46bd      	mov	sp, r7
100029c4:	bd80      	pop	{r7, pc}
100029c6:	46c0      	nop			; (mov r8, r8)
100029c8:	40010000 	.word	0x40010000

100029cc <XMC_SCU_UnlockProtectedBits>:

/* API to make protected bitfields available for modification */
void XMC_SCU_UnlockProtectedBits(void)
{
100029cc:	b580      	push	{r7, lr}
100029ce:	af00      	add	r7, sp, #0
  SCU_GENERAL->PASSWD = SCU_GCU_PASSWD_PROT_DISABLE;
100029d0:	4b05      	ldr	r3, [pc, #20]	; (100029e8 <XMC_SCU_UnlockProtectedBits+0x1c>)
100029d2:	22c0      	movs	r2, #192	; 0xc0
100029d4:	625a      	str	r2, [r3, #36]	; 0x24

  while(((SCU_GENERAL->PASSWD) & SCU_GENERAL_PASSWD_PROTS_Msk))
100029d6:	46c0      	nop			; (mov r8, r8)
100029d8:	4b03      	ldr	r3, [pc, #12]	; (100029e8 <XMC_SCU_UnlockProtectedBits+0x1c>)
100029da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100029dc:	2204      	movs	r2, #4
100029de:	4013      	ands	r3, r2
100029e0:	d1fa      	bne.n	100029d8 <XMC_SCU_UnlockProtectedBits+0xc>
  {
    /* Loop until the lock is removed */
  }
}
100029e2:	46bd      	mov	sp, r7
100029e4:	bd80      	pop	{r7, pc}
100029e6:	46c0      	nop			; (mov r8, r8)
100029e8:	40010000 	.word	0x40010000

100029ec <XMC_SCU_CLOCK_Init>:
}


/* API which initializes the clock tree ofthe device */
void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
{
100029ec:	b580      	push	{r7, lr}
100029ee:	b082      	sub	sp, #8
100029f0:	af00      	add	r7, sp, #0
100029f2:	6078      	str	r0, [r7, #4]
  /* Remove protection */
  XMC_SCU_UnlockProtectedBits();
100029f4:	f7ff ffea 	bl	100029cc <XMC_SCU_UnlockProtectedBits>
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & ~SCU_CLK_CLKCR1_DCLKSEL_Msk) |
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
100029f8:	4a0c      	ldr	r2, [pc, #48]	; (10002a2c <XMC_SCU_CLOCK_Init+0x40>)
100029fa:	4b0c      	ldr	r3, [pc, #48]	; (10002a2c <XMC_SCU_CLOCK_Init+0x40>)
100029fc:	681b      	ldr	r3, [r3, #0]
100029fe:	490c      	ldr	r1, [pc, #48]	; (10002a30 <XMC_SCU_CLOCK_Init+0x44>)
10002a00:	4019      	ands	r1, r3
                   config->rtc_src |
10002a02:	687b      	ldr	r3, [r7, #4]
10002a04:	689b      	ldr	r3, [r3, #8]
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & ~SCU_CLK_CLKCR1_DCLKSEL_Msk) |
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
10002a06:	4319      	orrs	r1, r3
                   config->rtc_src |
                   config->pclk_src;
10002a08:	687b      	ldr	r3, [r7, #4]
10002a0a:	685b      	ldr	r3, [r3, #4]
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
                   config->rtc_src |
10002a0c:	430b      	orrs	r3, r1
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & ~SCU_CLK_CLKCR1_DCLKSEL_Msk) |
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
10002a0e:	6013      	str	r3, [r2, #0]
                   config->rtc_src |
                   config->pclk_src;

  /* Close the lock opened above. */
  XMC_SCU_LockProtectedBits();
10002a10:	f7ff ffd2 	bl	100029b8 <XMC_SCU_LockProtectedBits>

  /* Update the dividers now */
  XMC_SCU_CLOCK_ScaleMCLKFrequency(config->idiv, config->fdiv);
10002a14:	687b      	ldr	r3, [r7, #4]
10002a16:	785b      	ldrb	r3, [r3, #1]
10002a18:	1c1a      	adds	r2, r3, #0
10002a1a:	687b      	ldr	r3, [r7, #4]
10002a1c:	781b      	ldrb	r3, [r3, #0]
10002a1e:	1c10      	adds	r0, r2, #0
10002a20:	1c19      	adds	r1, r3, #0
10002a22:	f000 f839 	bl	10002a98 <XMC_SCU_CLOCK_ScaleMCLKFrequency>

}
10002a26:	46bd      	mov	sp, r7
10002a28:	b002      	add	sp, #8
10002a2a:	bd80      	pop	{r7, pc}
10002a2c:	40010300 	.word	0x40010300
10002a30:	fff0ffff 	.word	0xfff0ffff

10002a34 <XMC_SCU_CLOCK_UngatePeripheralClock>:
  XMC_SCU_LockProtectedBits();
}

/* API which ungates a clock note at its source */
void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
10002a34:	b580      	push	{r7, lr}
10002a36:	b082      	sub	sp, #8
10002a38:	af00      	add	r7, sp, #0
10002a3a:	1c02      	adds	r2, r0, #0
10002a3c:	1dbb      	adds	r3, r7, #6
10002a3e:	801a      	strh	r2, [r3, #0]
  XMC_SCU_UnlockProtectedBits();
10002a40:	f7ff ffc4 	bl	100029cc <XMC_SCU_UnlockProtectedBits>
  SCU_CLK->CGATCLR0 |= (uint32_t)peripheral;
10002a44:	4b09      	ldr	r3, [pc, #36]	; (10002a6c <XMC_SCU_CLOCK_UngatePeripheralClock+0x38>)
10002a46:	4a09      	ldr	r2, [pc, #36]	; (10002a6c <XMC_SCU_CLOCK_UngatePeripheralClock+0x38>)
10002a48:	6911      	ldr	r1, [r2, #16]
10002a4a:	1dba      	adds	r2, r7, #6
10002a4c:	8812      	ldrh	r2, [r2, #0]
10002a4e:	430a      	orrs	r2, r1
10002a50:	611a      	str	r2, [r3, #16]
  while ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_VDDC2LOW_Msk)
10002a52:	46c0      	nop			; (mov r8, r8)
10002a54:	4b05      	ldr	r3, [pc, #20]	; (10002a6c <XMC_SCU_CLOCK_UngatePeripheralClock+0x38>)
10002a56:	681a      	ldr	r2, [r3, #0]
10002a58:	2380      	movs	r3, #128	; 0x80
10002a5a:	05db      	lsls	r3, r3, #23
10002a5c:	4013      	ands	r3, r2
10002a5e:	d1f9      	bne.n	10002a54 <XMC_SCU_CLOCK_UngatePeripheralClock+0x20>
  {
    /* Wait voltage suply stabilization */
  }
  XMC_SCU_LockProtectedBits();
10002a60:	f7ff ffaa 	bl	100029b8 <XMC_SCU_LockProtectedBits>
}
10002a64:	46bd      	mov	sp, r7
10002a66:	b002      	add	sp, #8
10002a68:	bd80      	pop	{r7, pc}
10002a6a:	46c0      	nop			; (mov r8, r8)
10002a6c:	40010300 	.word	0x40010300

10002a70 <XMC_SCU_CLOCK_IsPeripheralClockGated>:

/* Checks the status of peripheral clock gating */
bool XMC_SCU_CLOCK_IsPeripheralClockGated(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
10002a70:	b580      	push	{r7, lr}
10002a72:	b082      	sub	sp, #8
10002a74:	af00      	add	r7, sp, #0
10002a76:	1c02      	adds	r2, r0, #0
10002a78:	1dbb      	adds	r3, r7, #6
10002a7a:	801a      	strh	r2, [r3, #0]
  return (bool)((SCU_CLK->CGATSTAT0 & peripheral) != 0);
10002a7c:	4b05      	ldr	r3, [pc, #20]	; (10002a94 <XMC_SCU_CLOCK_IsPeripheralClockGated+0x24>)
10002a7e:	689b      	ldr	r3, [r3, #8]
10002a80:	1dba      	adds	r2, r7, #6
10002a82:	8812      	ldrh	r2, [r2, #0]
10002a84:	4013      	ands	r3, r2
10002a86:	1e5a      	subs	r2, r3, #1
10002a88:	4193      	sbcs	r3, r2
10002a8a:	b2db      	uxtb	r3, r3
}
10002a8c:	1c18      	adds	r0, r3, #0
10002a8e:	46bd      	mov	sp, r7
10002a90:	b002      	add	sp, #8
10002a92:	bd80      	pop	{r7, pc}
10002a94:	40010300 	.word	0x40010300

10002a98 <XMC_SCU_CLOCK_ScaleMCLKFrequency>:
}


/* A utility routine which updates the fractional dividers in steps */
void XMC_SCU_CLOCK_ScaleMCLKFrequency(uint32_t idiv, uint32_t fdiv)
{
10002a98:	b580      	push	{r7, lr}
10002a9a:	b084      	sub	sp, #16
10002a9c:	af00      	add	r7, sp, #0
10002a9e:	6078      	str	r0, [r7, #4]
10002aa0:	6039      	str	r1, [r7, #0]
  /* Find out current and target value of idiv */
  uint32_t curr_idiv;

  XMC_SCU_UnlockProtectedBits();
10002aa2:	f7ff ff93 	bl	100029cc <XMC_SCU_UnlockProtectedBits>

  /* Take a snapshot of value already programmed into IDIV */
  curr_idiv = (SCU_CLK->CLKCR & SCU_CLK_CLKCR_IDIV_Msk) >> SCU_CLK_CLKCR_IDIV_Pos;
10002aa6:	4b21      	ldr	r3, [pc, #132]	; (10002b2c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
10002aa8:	681a      	ldr	r2, [r3, #0]
10002aaa:	23ff      	movs	r3, #255	; 0xff
10002aac:	021b      	lsls	r3, r3, #8
10002aae:	4013      	ands	r3, r2
10002ab0:	0a1b      	lsrs	r3, r3, #8
10002ab2:	60fb      	str	r3, [r7, #12]

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
                   (uint32_t)((fdiv & 0xffU) << SCU_CLK_CLKCR_FDIV_Pos) |
                   (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
#else
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002ab4:	4b1d      	ldr	r3, [pc, #116]	; (10002b2c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
10002ab6:	4a1d      	ldr	r2, [pc, #116]	; (10002b2c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
10002ab8:	6812      	ldr	r2, [r2, #0]
10002aba:	491d      	ldr	r1, [pc, #116]	; (10002b30 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x98>)
10002abc:	4011      	ands	r1, r2
10002abe:	683a      	ldr	r2, [r7, #0]
10002ac0:	430a      	orrs	r2, r1
                   (uint32_t)(fdiv << SCU_CLK_CLKCR_FDIV_Pos) |
10002ac2:	491c      	ldr	r1, [pc, #112]	; (10002b34 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x9c>)
10002ac4:	430a      	orrs	r2, r1

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
                   (uint32_t)((fdiv & 0xffU) << SCU_CLK_CLKCR_FDIV_Pos) |
                   (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
#else
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002ac6:	601a      	str	r2, [r3, #0]
                   (uint32_t)(fdiv << SCU_CLK_CLKCR_FDIV_Pos) |
                   (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
#endif

  while ((SCU_CLK->CLKCR)& SCU_CLK_CLKCR_VDDC2LOW_Msk)
10002ac8:	46c0      	nop			; (mov r8, r8)
10002aca:	4b18      	ldr	r3, [pc, #96]	; (10002b2c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
10002acc:	681a      	ldr	r2, [r3, #0]
10002ace:	2380      	movs	r3, #128	; 0x80
10002ad0:	05db      	lsls	r3, r3, #23
10002ad2:	4013      	ands	r3, r2
10002ad4:	d1f9      	bne.n	10002aca <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x32>
  {
    /* Spin until the core supply stabilizes */
  }

  if(curr_idiv <= idiv)
10002ad6:	68fa      	ldr	r2, [r7, #12]
10002ad8:	687b      	ldr	r3, [r7, #4]
10002ada:	429a      	cmp	r2, r3
10002adc:	d806      	bhi.n	10002aec <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x54>
  {
    /* Requested IDIV is greater than currently programmed IDIV. So downscale the frequency */
    XMC_SCU_CLOCK_lFrequencyDownScaling(curr_idiv, idiv);
10002ade:	68fa      	ldr	r2, [r7, #12]
10002ae0:	687b      	ldr	r3, [r7, #4]
10002ae2:	1c10      	adds	r0, r2, #0
10002ae4:	1c19      	adds	r1, r3, #0
10002ae6:	f000 f853 	bl	10002b90 <XMC_SCU_CLOCK_lFrequencyDownScaling>
10002aea:	e005      	b.n	10002af8 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x60>
  }
  else
  {
    /* Requested IDIV is lower than currently programmed IDIV. So upscale the frequency */
    XMC_SCU_CLOCK_lFrequencyUpScaling(curr_idiv, idiv);
10002aec:	68fa      	ldr	r2, [r7, #12]
10002aee:	687b      	ldr	r3, [r7, #4]
10002af0:	1c10      	adds	r0, r2, #0
10002af2:	1c19      	adds	r1, r3, #0
10002af4:	f000 f822 	bl	10002b3c <XMC_SCU_CLOCK_lFrequencyUpScaling>
  }

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002af8:	4b0c      	ldr	r3, [pc, #48]	; (10002b2c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
10002afa:	4a0c      	ldr	r2, [pc, #48]	; (10002b2c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
10002afc:	6812      	ldr	r2, [r2, #0]
10002afe:	490e      	ldr	r1, [pc, #56]	; (10002b38 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xa0>)
10002b00:	4011      	ands	r1, r2
                   (uint32_t)(idiv << SCU_CLK_CLKCR_IDIV_Pos) | (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
10002b02:	687a      	ldr	r2, [r7, #4]
10002b04:	0212      	lsls	r2, r2, #8
  {
    /* Requested IDIV is lower than currently programmed IDIV. So upscale the frequency */
    XMC_SCU_CLOCK_lFrequencyUpScaling(curr_idiv, idiv);
  }

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002b06:	430a      	orrs	r2, r1
                   (uint32_t)(idiv << SCU_CLK_CLKCR_IDIV_Pos) | (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
10002b08:	490a      	ldr	r1, [pc, #40]	; (10002b34 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x9c>)
10002b0a:	430a      	orrs	r2, r1
  {
    /* Requested IDIV is lower than currently programmed IDIV. So upscale the frequency */
    XMC_SCU_CLOCK_lFrequencyUpScaling(curr_idiv, idiv);
  }

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002b0c:	601a      	str	r2, [r3, #0]
                   (uint32_t)(idiv << SCU_CLK_CLKCR_IDIV_Pos) | (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);

  while ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_VDDC2LOW_Msk)
10002b0e:	46c0      	nop			; (mov r8, r8)
10002b10:	4b06      	ldr	r3, [pc, #24]	; (10002b2c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
10002b12:	681a      	ldr	r2, [r3, #0]
10002b14:	2380      	movs	r3, #128	; 0x80
10002b16:	05db      	lsls	r3, r3, #23
10002b18:	4013      	ands	r3, r2
10002b1a:	d1f9      	bne.n	10002b10 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x78>
  {
    /* Wait voltage suply stabilization */
  }

  XMC_SCU_LockProtectedBits();
10002b1c:	f7ff ff4c 	bl	100029b8 <XMC_SCU_LockProtectedBits>

  SystemCoreClockUpdate();
10002b20:	f7ff fd72 	bl	10002608 <SystemCoreClockUpdate>

}
10002b24:	46bd      	mov	sp, r7
10002b26:	b004      	add	sp, #16
10002b28:	bd80      	pop	{r7, pc}
10002b2a:	46c0      	nop			; (mov r8, r8)
10002b2c:	40010300 	.word	0x40010300
10002b30:	c00fff00 	.word	0xc00fff00
10002b34:	3ff00000 	.word	0x3ff00000
10002b38:	c00f00ff 	.word	0xc00f00ff

10002b3c <XMC_SCU_CLOCK_lFrequencyUpScaling>:

/* Utility routine to perform frequency up scaling */
static void XMC_SCU_CLOCK_lFrequencyUpScaling(uint32_t curr_idiv, uint32_t target_idiv)
{
10002b3c:	b580      	push	{r7, lr}
10002b3e:	b082      	sub	sp, #8
10002b40:	af00      	add	r7, sp, #0
10002b42:	6078      	str	r0, [r7, #4]
10002b44:	6039      	str	r1, [r7, #0]
  while (curr_idiv > (target_idiv * 4UL))
10002b46:	e014      	b.n	10002b72 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x36>
  {
    curr_idiv = (uint32_t)(curr_idiv >> 2UL);   /* Divide by 4. */
10002b48:	687b      	ldr	r3, [r7, #4]
10002b4a:	089b      	lsrs	r3, r3, #2
10002b4c:	607b      	str	r3, [r7, #4]

    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002b4e:	4b0d      	ldr	r3, [pc, #52]	; (10002b84 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x48>)
10002b50:	4a0c      	ldr	r2, [pc, #48]	; (10002b84 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x48>)
10002b52:	6812      	ldr	r2, [r2, #0]
10002b54:	490c      	ldr	r1, [pc, #48]	; (10002b88 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x4c>)
10002b56:	4011      	ands	r1, r2
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) | 
10002b58:	687a      	ldr	r2, [r7, #4]
10002b5a:	0212      	lsls	r2, r2, #8
{
  while (curr_idiv > (target_idiv * 4UL))
  {
    curr_idiv = (uint32_t)(curr_idiv >> 2UL);   /* Divide by 4. */

    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002b5c:	430a      	orrs	r2, r1
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) | 
10002b5e:	490b      	ldr	r1, [pc, #44]	; (10002b8c <XMC_SCU_CLOCK_lFrequencyUpScaling+0x50>)
10002b60:	430a      	orrs	r2, r1
{
  while (curr_idiv > (target_idiv * 4UL))
  {
    curr_idiv = (uint32_t)(curr_idiv >> 2UL);   /* Divide by 4. */

    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002b62:	601a      	str	r2, [r3, #0]
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) | 
                     (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);

    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
10002b64:	46c0      	nop			; (mov r8, r8)
10002b66:	4b07      	ldr	r3, [pc, #28]	; (10002b84 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x48>)
10002b68:	681a      	ldr	r2, [r3, #0]
10002b6a:	2380      	movs	r3, #128	; 0x80
10002b6c:	05db      	lsls	r3, r3, #23
10002b6e:	4013      	ands	r3, r2
10002b70:	d1f9      	bne.n	10002b66 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x2a>
}

/* Utility routine to perform frequency up scaling */
static void XMC_SCU_CLOCK_lFrequencyUpScaling(uint32_t curr_idiv, uint32_t target_idiv)
{
  while (curr_idiv > (target_idiv * 4UL))
10002b72:	683b      	ldr	r3, [r7, #0]
10002b74:	009a      	lsls	r2, r3, #2
10002b76:	687b      	ldr	r3, [r7, #4]
10002b78:	429a      	cmp	r2, r3
10002b7a:	d3e5      	bcc.n	10002b48 <XMC_SCU_CLOCK_lFrequencyUpScaling+0xc>
    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
    {
    /* Wait voltage suply stabilization */
    }
  }
}
10002b7c:	46bd      	mov	sp, r7
10002b7e:	b002      	add	sp, #8
10002b80:	bd80      	pop	{r7, pc}
10002b82:	46c0      	nop			; (mov r8, r8)
10002b84:	40010300 	.word	0x40010300
10002b88:	c00f00ff 	.word	0xc00f00ff
10002b8c:	3ff00000 	.word	0x3ff00000

10002b90 <XMC_SCU_CLOCK_lFrequencyDownScaling>:

/* Utility routine to perform frequency down scaling */
static void XMC_SCU_CLOCK_lFrequencyDownScaling(uint32_t curr_idiv, uint32_t target_idiv)
{
10002b90:	b580      	push	{r7, lr}
10002b92:	b082      	sub	sp, #8
10002b94:	af00      	add	r7, sp, #0
10002b96:	6078      	str	r0, [r7, #4]
10002b98:	6039      	str	r1, [r7, #0]

  while ((curr_idiv * 4UL) < target_idiv)
10002b9a:	e019      	b.n	10002bd0 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x40>
  {
    if(0U == curr_idiv)
10002b9c:	687b      	ldr	r3, [r7, #4]
10002b9e:	2b00      	cmp	r3, #0
10002ba0:	d101      	bne.n	10002ba6 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x16>
    {
      curr_idiv = 1U;
10002ba2:	2301      	movs	r3, #1
10002ba4:	607b      	str	r3, [r7, #4]
    }
    curr_idiv  = (uint32_t)(curr_idiv << 2UL);   /* Multiply by 4. */
10002ba6:	687b      	ldr	r3, [r7, #4]
10002ba8:	009b      	lsls	r3, r3, #2
10002baa:	607b      	str	r3, [r7, #4]
    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002bac:	4b0c      	ldr	r3, [pc, #48]	; (10002be0 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x50>)
10002bae:	4a0c      	ldr	r2, [pc, #48]	; (10002be0 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x50>)
10002bb0:	6812      	ldr	r2, [r2, #0]
10002bb2:	490c      	ldr	r1, [pc, #48]	; (10002be4 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x54>)
10002bb4:	4011      	ands	r1, r2
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
10002bb6:	687a      	ldr	r2, [r7, #4]
10002bb8:	0212      	lsls	r2, r2, #8
    if(0U == curr_idiv)
    {
      curr_idiv = 1U;
    }
    curr_idiv  = (uint32_t)(curr_idiv << 2UL);   /* Multiply by 4. */
    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002bba:	430a      	orrs	r2, r1
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
10002bbc:	490a      	ldr	r1, [pc, #40]	; (10002be8 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x58>)
10002bbe:	430a      	orrs	r2, r1
    if(0U == curr_idiv)
    {
      curr_idiv = 1U;
    }
    curr_idiv  = (uint32_t)(curr_idiv << 2UL);   /* Multiply by 4. */
    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002bc0:	601a      	str	r2, [r3, #0]
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
                     (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);

    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
10002bc2:	46c0      	nop			; (mov r8, r8)
10002bc4:	4b06      	ldr	r3, [pc, #24]	; (10002be0 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x50>)
10002bc6:	681a      	ldr	r2, [r3, #0]
10002bc8:	2380      	movs	r3, #128	; 0x80
10002bca:	05db      	lsls	r3, r3, #23
10002bcc:	4013      	ands	r3, r2
10002bce:	d1f9      	bne.n	10002bc4 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x34>

/* Utility routine to perform frequency down scaling */
static void XMC_SCU_CLOCK_lFrequencyDownScaling(uint32_t curr_idiv, uint32_t target_idiv)
{

  while ((curr_idiv * 4UL) < target_idiv)
10002bd0:	687b      	ldr	r3, [r7, #4]
10002bd2:	009a      	lsls	r2, r3, #2
10002bd4:	683b      	ldr	r3, [r7, #0]
10002bd6:	429a      	cmp	r2, r3
10002bd8:	d3e0      	bcc.n	10002b9c <XMC_SCU_CLOCK_lFrequencyDownScaling+0xc>
    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
    {
    /* Wait voltage suply stabilization */
    }
  }
}
10002bda:	46bd      	mov	sp, r7
10002bdc:	b002      	add	sp, #8
10002bde:	bd80      	pop	{r7, pc}
10002be0:	40010300 	.word	0x40010300
10002be4:	c00f00ff 	.word	0xc00f00ff
10002be8:	3ff00000 	.word	0x3ff00000

10002bec <XMC_SCU_CLOCK_GetPeripheralClockFrequency>:

/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
10002bec:	b580      	push	{r7, lr}
10002bee:	af00      	add	r7, sp, #0
  return (SystemCoreClock);
10002bf0:	4b02      	ldr	r3, [pc, #8]	; (10002bfc <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x10>)
10002bf2:	681b      	ldr	r3, [r3, #0]
}
10002bf4:	1c18      	adds	r0, r3, #0
10002bf6:	46bd      	mov	sp, r7
10002bf8:	bd80      	pop	{r7, pc}
10002bfa:	46c0      	nop			; (mov r8, r8)
10002bfc:	20003ffc 	.word	0x20003ffc

10002c00 <XMC_BCCU_GlobalInit>:

/*
 * API to initialise the global resources of a BCCU module
 */
void XMC_BCCU_GlobalInit(XMC_BCCU_t *const bccu, const XMC_BCCU_GLOBAL_CONFIG_t *const config)
{
10002c00:	b580      	push	{r7, lr}
10002c02:	b082      	sub	sp, #8
10002c04:	af00      	add	r7, sp, #0
10002c06:	6078      	str	r0, [r7, #4]
10002c08:	6039      	str	r1, [r7, #0]
  XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_BCCU0);
10002c0a:	2010      	movs	r0, #16
10002c0c:	f7ff ff12 	bl	10002a34 <XMC_SCU_CLOCK_UngatePeripheralClock>

  bccu->GLOBCON = config->globcon;
10002c10:	683b      	ldr	r3, [r7, #0]
10002c12:	681a      	ldr	r2, [r3, #0]
10002c14:	687b      	ldr	r3, [r7, #4]
10002c16:	601a      	str	r2, [r3, #0]
  
  bccu->GLOBCLK = config->globclk;
10002c18:	683b      	ldr	r3, [r7, #0]
10002c1a:	685a      	ldr	r2, [r3, #4]
10002c1c:	687b      	ldr	r3, [r7, #4]
10002c1e:	605a      	str	r2, [r3, #4]
  bccu->GLOBDIM = config->global_dimlevel;  
10002c20:	683b      	ldr	r3, [r7, #0]
10002c22:	689a      	ldr	r2, [r3, #8]
10002c24:	687b      	ldr	r3, [r7, #4]
10002c26:	629a      	str	r2, [r3, #40]	; 0x28

}
10002c28:	46bd      	mov	sp, r7
10002c2a:	b002      	add	sp, #8
10002c2c:	bd80      	pop	{r7, pc}
10002c2e:	46c0      	nop			; (mov r8, r8)

10002c30 <XMC_BCCU_SelectTrapInput>:

/*
 * API to configure the trap input selection of a BCCU module
 */
void XMC_BCCU_SelectTrapInput (XMC_BCCU_t *const bccu, XMC_BCCU_CH_TRAP_IN_t input)
{
10002c30:	b580      	push	{r7, lr}
10002c32:	b082      	sub	sp, #8
10002c34:	af00      	add	r7, sp, #0
10002c36:	6078      	str	r0, [r7, #4]
10002c38:	1c0a      	adds	r2, r1, #0
10002c3a:	1cfb      	adds	r3, r7, #3
10002c3c:	701a      	strb	r2, [r3, #0]
  bccu->GLOBCON &= ~(uint32_t)(BCCU_GLOBCON_TRAPIS_Msk);
10002c3e:	687b      	ldr	r3, [r7, #4]
10002c40:	681b      	ldr	r3, [r3, #0]
10002c42:	4a07      	ldr	r2, [pc, #28]	; (10002c60 <XMC_BCCU_SelectTrapInput+0x30>)
10002c44:	401a      	ands	r2, r3
10002c46:	687b      	ldr	r3, [r7, #4]
10002c48:	601a      	str	r2, [r3, #0]
  bccu->GLOBCON |= ((uint32_t)input << BCCU_GLOBCON_TRAPIS_Pos);
10002c4a:	687b      	ldr	r3, [r7, #4]
10002c4c:	681a      	ldr	r2, [r3, #0]
10002c4e:	1cfb      	adds	r3, r7, #3
10002c50:	781b      	ldrb	r3, [r3, #0]
10002c52:	019b      	lsls	r3, r3, #6
10002c54:	431a      	orrs	r2, r3
10002c56:	687b      	ldr	r3, [r7, #4]
10002c58:	601a      	str	r2, [r3, #0]
}
10002c5a:	46bd      	mov	sp, r7
10002c5c:	b002      	add	sp, #8
10002c5e:	bd80      	pop	{r7, pc}
10002c60:	fffffc3f 	.word	0xfffffc3f

10002c64 <XMC_BCCU_SetTrapEdge>:

/*
 * API to configure the trap edge selection of a BCCU module
 */
void XMC_BCCU_SetTrapEdge (XMC_BCCU_t *const bccu, XMC_BCCU_CH_TRAP_EDGE_t edge)
{
10002c64:	b580      	push	{r7, lr}
10002c66:	b082      	sub	sp, #8
10002c68:	af00      	add	r7, sp, #0
10002c6a:	6078      	str	r0, [r7, #4]
10002c6c:	1c0a      	adds	r2, r1, #0
10002c6e:	1cfb      	adds	r3, r7, #3
10002c70:	701a      	strb	r2, [r3, #0]
  bccu->GLOBCON &= ~(uint32_t)(BCCU_GLOBCON_TRAPED_Msk);
10002c72:	687b      	ldr	r3, [r7, #4]
10002c74:	681b      	ldr	r3, [r3, #0]
10002c76:	4a07      	ldr	r2, [pc, #28]	; (10002c94 <XMC_BCCU_SetTrapEdge+0x30>)
10002c78:	401a      	ands	r2, r3
10002c7a:	687b      	ldr	r3, [r7, #4]
10002c7c:	601a      	str	r2, [r3, #0]
  bccu->GLOBCON |= ((uint32_t)edge << BCCU_GLOBCON_TRAPED_Pos);
10002c7e:	687b      	ldr	r3, [r7, #4]
10002c80:	681a      	ldr	r2, [r3, #0]
10002c82:	1cfb      	adds	r3, r7, #3
10002c84:	781b      	ldrb	r3, [r3, #0]
10002c86:	029b      	lsls	r3, r3, #10
10002c88:	431a      	orrs	r2, r3
10002c8a:	687b      	ldr	r3, [r7, #4]
10002c8c:	601a      	str	r2, [r3, #0]
}
10002c8e:	46bd      	mov	sp, r7
10002c90:	b002      	add	sp, #8
10002c92:	bd80      	pop	{r7, pc}
10002c94:	fffffbff 	.word	0xfffffbff

10002c98 <XMC_BCCU_SetDimClockPrescaler>:

/*
 * API to configure the dimmer clock prescaler factor of a BCCU module
 */
void XMC_BCCU_SetDimClockPrescaler (XMC_BCCU_t *const bccu, uint32_t div)
{
10002c98:	b580      	push	{r7, lr}
10002c9a:	b082      	sub	sp, #8
10002c9c:	af00      	add	r7, sp, #0
10002c9e:	6078      	str	r0, [r7, #4]
10002ca0:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_BCCU_SetDimClockPrescaler: Invalid divider value", (div <= BCCU_GLOBCLK_DCLK_PS_Msk));

  bccu->GLOBCLK &= ~(uint32_t)(BCCU_GLOBCLK_DCLK_PS_Msk);
10002ca2:	687b      	ldr	r3, [r7, #4]
10002ca4:	685b      	ldr	r3, [r3, #4]
10002ca6:	4a07      	ldr	r2, [pc, #28]	; (10002cc4 <XMC_BCCU_SetDimClockPrescaler+0x2c>)
10002ca8:	401a      	ands	r2, r3
10002caa:	687b      	ldr	r3, [r7, #4]
10002cac:	605a      	str	r2, [r3, #4]
  bccu->GLOBCLK |= (uint32_t)(div << BCCU_GLOBCLK_DCLK_PS_Pos);
10002cae:	687b      	ldr	r3, [r7, #4]
10002cb0:	685a      	ldr	r2, [r3, #4]
10002cb2:	683b      	ldr	r3, [r7, #0]
10002cb4:	041b      	lsls	r3, r3, #16
10002cb6:	431a      	orrs	r2, r3
10002cb8:	687b      	ldr	r3, [r7, #4]
10002cba:	605a      	str	r2, [r3, #4]
  
}
10002cbc:	46bd      	mov	sp, r7
10002cbe:	b002      	add	sp, #8
10002cc0:	bd80      	pop	{r7, pc}
10002cc2:	46c0      	nop			; (mov r8, r8)
10002cc4:	f000ffff 	.word	0xf000ffff

10002cc8 <XMC_BCCU_ConcurrentStartLinearWalk>:

/*
 * API to start the linear walk of the channels to change towards target intensity at the same time
 */
void XMC_BCCU_ConcurrentStartLinearWalk (XMC_BCCU_t *const bccu, uint32_t mask)
{
10002cc8:	b580      	push	{r7, lr}
10002cca:	b082      	sub	sp, #8
10002ccc:	af00      	add	r7, sp, #0
10002cce:	6078      	str	r0, [r7, #4]
10002cd0:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_BCCU_ConcurrentStartLinearWalk: Invalid channel mask", (mask <= XMC_BCCU_CHANNEL_MASK));

  bccu->CHSTRCON |= (uint32_t)(mask);
10002cd2:	687b      	ldr	r3, [r7, #4]
10002cd4:	699a      	ldr	r2, [r3, #24]
10002cd6:	683b      	ldr	r3, [r7, #0]
10002cd8:	431a      	orrs	r2, r3
10002cda:	687b      	ldr	r3, [r7, #4]
10002cdc:	619a      	str	r2, [r3, #24]
}
10002cde:	46bd      	mov	sp, r7
10002ce0:	b002      	add	sp, #8
10002ce2:	bd80      	pop	{r7, pc}

10002ce4 <XMC_BCCU_EnableChannel>:

/*
 * API to enable a specific channel
 */
void XMC_BCCU_EnableChannel (XMC_BCCU_t *const bccu, uint32_t chan_no)
{
10002ce4:	b580      	push	{r7, lr}
10002ce6:	b082      	sub	sp, #8
10002ce8:	af00      	add	r7, sp, #0
10002cea:	6078      	str	r0, [r7, #4]
10002cec:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_BCCU_EnableChannel: Invalid channel number", (chan_no <= (XMC_BCCU_NO_OF_CHANNELS-1)));

  bccu->CHEN |= (uint32_t)(BCCU_CHEN_ECH0_Msk << chan_no);
10002cee:	687b      	ldr	r3, [r7, #4]
10002cf0:	68da      	ldr	r2, [r3, #12]
10002cf2:	683b      	ldr	r3, [r7, #0]
10002cf4:	2101      	movs	r1, #1
10002cf6:	4099      	lsls	r1, r3
10002cf8:	1c0b      	adds	r3, r1, #0
10002cfa:	431a      	orrs	r2, r3
10002cfc:	687b      	ldr	r3, [r7, #4]
10002cfe:	60da      	str	r2, [r3, #12]
}
10002d00:	46bd      	mov	sp, r7
10002d02:	b002      	add	sp, #8
10002d04:	bd80      	pop	{r7, pc}
10002d06:	46c0      	nop			; (mov r8, r8)

10002d08 <XMC_BCCU_SetOutputPassiveLevel>:

/*
 * API to set the specific channel's passive level
 */
void XMC_BCCU_SetOutputPassiveLevel(XMC_BCCU_t *const bccu, uint32_t chan_no, XMC_BCCU_CH_ACTIVE_LEVEL_t level)
{
10002d08:	b580      	push	{r7, lr}
10002d0a:	b084      	sub	sp, #16
10002d0c:	af00      	add	r7, sp, #0
10002d0e:	60f8      	str	r0, [r7, #12]
10002d10:	60b9      	str	r1, [r7, #8]
10002d12:	1dfb      	adds	r3, r7, #7
10002d14:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_BCCU_SetOutputPassiveLevel: Invalid channel number", (chan_no <= (XMC_BCCU_NO_OF_CHANNELS-1)));

  bccu->CHOCON |= ((uint32_t)level << chan_no);
10002d16:	68fb      	ldr	r3, [r7, #12]
10002d18:	691a      	ldr	r2, [r3, #16]
10002d1a:	1dfb      	adds	r3, r7, #7
10002d1c:	7819      	ldrb	r1, [r3, #0]
10002d1e:	68bb      	ldr	r3, [r7, #8]
10002d20:	4099      	lsls	r1, r3
10002d22:	1c0b      	adds	r3, r1, #0
10002d24:	431a      	orrs	r2, r3
10002d26:	68fb      	ldr	r3, [r7, #12]
10002d28:	611a      	str	r2, [r3, #16]
}
10002d2a:	46bd      	mov	sp, r7
10002d2c:	b004      	add	sp, #16
10002d2e:	bd80      	pop	{r7, pc}

10002d30 <XMC_BCCU_EnableTrap>:

/*
 * API to enable the specific channel trap
 */
void XMC_BCCU_EnableTrap (XMC_BCCU_t *const bccu, uint32_t chan_no)
{
10002d30:	b580      	push	{r7, lr}
10002d32:	b082      	sub	sp, #8
10002d34:	af00      	add	r7, sp, #0
10002d36:	6078      	str	r0, [r7, #4]
10002d38:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_BCCU_EnableTrap: Invalid channel number", (chan_no <= (XMC_BCCU_NO_OF_CHANNELS-1)));

  bccu->CHOCON |= (uint32_t)(BCCU_CHOCON_CH0TPE_Msk << chan_no);
10002d3a:	687b      	ldr	r3, [r7, #4]
10002d3c:	691a      	ldr	r2, [r3, #16]
10002d3e:	683b      	ldr	r3, [r7, #0]
10002d40:	2180      	movs	r1, #128	; 0x80
10002d42:	0249      	lsls	r1, r1, #9
10002d44:	4099      	lsls	r1, r3
10002d46:	1c0b      	adds	r3, r1, #0
10002d48:	431a      	orrs	r2, r3
10002d4a:	687b      	ldr	r3, [r7, #4]
10002d4c:	611a      	str	r2, [r3, #16]
}
10002d4e:	46bd      	mov	sp, r7
10002d50:	b002      	add	sp, #8
10002d52:	bd80      	pop	{r7, pc}

10002d54 <XMC_BCCU_EnableChannelTrigger>:

/*
 * API to configure specific channel trigger enable and trigger line.
 */
void XMC_BCCU_EnableChannelTrigger (XMC_BCCU_t *const bccu, uint32_t chan_no, XMC_BCCU_CH_TRIGOUT_t trig_line)
{
10002d54:	b580      	push	{r7, lr}
10002d56:	b086      	sub	sp, #24
10002d58:	af00      	add	r7, sp, #0
10002d5a:	60f8      	str	r0, [r7, #12]
10002d5c:	60b9      	str	r1, [r7, #8]
10002d5e:	1dfb      	adds	r3, r7, #7
10002d60:	701a      	strb	r2, [r3, #0]
  uint32_t reg;
  XMC_ASSERT("XMC_BCCU_EnableChannelTrigger: Invalid channel number", (chan_no <= (XMC_BCCU_NO_OF_CHANNELS-1)));

  bccu->CHTRIG &= ~(uint32_t)(BCCU_CHTRIG_TOS0_Msk << chan_no);
10002d62:	68fb      	ldr	r3, [r7, #12]
10002d64:	695b      	ldr	r3, [r3, #20]
10002d66:	68ba      	ldr	r2, [r7, #8]
10002d68:	2180      	movs	r1, #128	; 0x80
10002d6a:	0249      	lsls	r1, r1, #9
10002d6c:	4091      	lsls	r1, r2
10002d6e:	1c0a      	adds	r2, r1, #0
10002d70:	43d2      	mvns	r2, r2
10002d72:	401a      	ands	r2, r3
10002d74:	68fb      	ldr	r3, [r7, #12]
10002d76:	615a      	str	r2, [r3, #20]
  reg = (uint32_t)(BCCU_CHTRIG_ET0_Msk << chan_no);
10002d78:	68bb      	ldr	r3, [r7, #8]
10002d7a:	2201      	movs	r2, #1
10002d7c:	409a      	lsls	r2, r3
10002d7e:	1c13      	adds	r3, r2, #0
10002d80:	617b      	str	r3, [r7, #20]
  reg |= ((uint32_t)trig_line << (BCCU_CHTRIG_TOS0_Pos + chan_no));
10002d82:	1dfb      	adds	r3, r7, #7
10002d84:	781b      	ldrb	r3, [r3, #0]
10002d86:	68ba      	ldr	r2, [r7, #8]
10002d88:	3210      	adds	r2, #16
10002d8a:	4093      	lsls	r3, r2
10002d8c:	697a      	ldr	r2, [r7, #20]
10002d8e:	4313      	orrs	r3, r2
10002d90:	617b      	str	r3, [r7, #20]
  bccu->CHTRIG |= reg;
10002d92:	68fb      	ldr	r3, [r7, #12]
10002d94:	695a      	ldr	r2, [r3, #20]
10002d96:	697b      	ldr	r3, [r7, #20]
10002d98:	431a      	orrs	r2, r3
10002d9a:	68fb      	ldr	r3, [r7, #12]
10002d9c:	615a      	str	r2, [r3, #20]
}
10002d9e:	46bd      	mov	sp, r7
10002da0:	b006      	add	sp, #24
10002da2:	bd80      	pop	{r7, pc}

10002da4 <XMC_BCCU_CH_Init>:

/*
 * API to initialise the channel of a BCCU module
 */
void XMC_BCCU_CH_Init (XMC_BCCU_CH_t *const channel, const XMC_BCCU_CH_CONFIG_t *const config)
{
10002da4:	b580      	push	{r7, lr}
10002da6:	b082      	sub	sp, #8
10002da8:	af00      	add	r7, sp, #0
10002daa:	6078      	str	r0, [r7, #4]
10002dac:	6039      	str	r1, [r7, #0]
  channel->CHCONFIG = config->chconfig;
10002dae:	683b      	ldr	r3, [r7, #0]
10002db0:	681a      	ldr	r2, [r3, #0]
10002db2:	687b      	ldr	r3, [r7, #4]
10002db4:	609a      	str	r2, [r3, #8]
 
  channel->PKCMP = config->pkcmp;
10002db6:	683b      	ldr	r3, [r7, #0]
10002db8:	685a      	ldr	r2, [r3, #4]
10002dba:	687b      	ldr	r3, [r7, #4]
10002dbc:	60da      	str	r2, [r3, #12]
 
  channel->PKCNTR = config->pkcntr;
10002dbe:	683b      	ldr	r3, [r7, #0]
10002dc0:	689a      	ldr	r2, [r3, #8]
10002dc2:	687b      	ldr	r3, [r7, #4]
10002dc4:	611a      	str	r2, [r3, #16]
}
10002dc6:	46bd      	mov	sp, r7
10002dc8:	b002      	add	sp, #8
10002dca:	bd80      	pop	{r7, pc}

10002dcc <XMC_BCCU_CH_ConfigTrigger>:

/*
 * API to configure channel trigger edge and force trigger edge
 */
void XMC_BCCU_CH_ConfigTrigger (XMC_BCCU_CH_t *const channel, XMC_BCCU_CH_TRIG_EDGE_t edge, uint32_t force_trig_en)
{
10002dcc:	b580      	push	{r7, lr}
10002dce:	b086      	sub	sp, #24
10002dd0:	af00      	add	r7, sp, #0
10002dd2:	60f8      	str	r0, [r7, #12]
10002dd4:	607a      	str	r2, [r7, #4]
10002dd6:	230b      	movs	r3, #11
10002dd8:	18fb      	adds	r3, r7, r3
10002dda:	1c0a      	adds	r2, r1, #0
10002ddc:	701a      	strb	r2, [r3, #0]
  uint32_t reg; 
  channel->CHCONFIG &= ~(uint32_t)(BCCU_CH_CHCONFIG_TRED_Msk | BCCU_CH_CHCONFIG_ENFT_Msk);
10002dde:	68fb      	ldr	r3, [r7, #12]
10002de0:	689b      	ldr	r3, [r3, #8]
10002de2:	4a0b      	ldr	r2, [pc, #44]	; (10002e10 <XMC_BCCU_CH_ConfigTrigger+0x44>)
10002de4:	401a      	ands	r2, r3
10002de6:	68fb      	ldr	r3, [r7, #12]
10002de8:	609a      	str	r2, [r3, #8]
  
  reg = ((uint32_t)edge << BCCU_CH_CHCONFIG_TRED_Pos);
10002dea:	230b      	movs	r3, #11
10002dec:	18fb      	adds	r3, r7, r3
10002dee:	781b      	ldrb	r3, [r3, #0]
10002df0:	029b      	lsls	r3, r3, #10
10002df2:	617b      	str	r3, [r7, #20]
  reg |= (uint32_t)(force_trig_en << BCCU_CH_CHCONFIG_ENFT_Pos);
10002df4:	687b      	ldr	r3, [r7, #4]
10002df6:	02db      	lsls	r3, r3, #11
10002df8:	697a      	ldr	r2, [r7, #20]
10002dfa:	4313      	orrs	r3, r2
10002dfc:	617b      	str	r3, [r7, #20]
  channel->CHCONFIG |= reg;
10002dfe:	68fb      	ldr	r3, [r7, #12]
10002e00:	689a      	ldr	r2, [r3, #8]
10002e02:	697b      	ldr	r3, [r7, #20]
10002e04:	431a      	orrs	r2, r3
10002e06:	68fb      	ldr	r3, [r7, #12]
10002e08:	609a      	str	r2, [r3, #8]
}
10002e0a:	46bd      	mov	sp, r7
10002e0c:	b006      	add	sp, #24
10002e0e:	bd80      	pop	{r7, pc}
10002e10:	fffff3ff 	.word	0xfffff3ff

10002e14 <XMC_BCCU_CH_SetLinearWalkPrescaler>:

/*
 * API to configure the linear walker clock prescaler factor of a BCCU channel
 */
void XMC_BCCU_CH_SetLinearWalkPrescaler (XMC_BCCU_CH_t *const channel, uint32_t clk_div)
{
10002e14:	b580      	push	{r7, lr}
10002e16:	b082      	sub	sp, #8
10002e18:	af00      	add	r7, sp, #0
10002e1a:	6078      	str	r0, [r7, #4]
10002e1c:	6039      	str	r1, [r7, #0]
  channel->CHCONFIG &= ~(uint32_t)(BCCU_CH_CHCONFIG_LINPRES_Msk);
10002e1e:	687b      	ldr	r3, [r7, #4]
10002e20:	689b      	ldr	r3, [r3, #8]
10002e22:	4a07      	ldr	r2, [pc, #28]	; (10002e40 <XMC_BCCU_CH_SetLinearWalkPrescaler+0x2c>)
10002e24:	401a      	ands	r2, r3
10002e26:	687b      	ldr	r3, [r7, #4]
10002e28:	609a      	str	r2, [r3, #8]
  channel->CHCONFIG |= (uint32_t)(clk_div << BCCU_CH_CHCONFIG_LINPRES_Pos);
10002e2a:	687b      	ldr	r3, [r7, #4]
10002e2c:	689a      	ldr	r2, [r3, #8]
10002e2e:	683b      	ldr	r3, [r7, #0]
10002e30:	041b      	lsls	r3, r3, #16
10002e32:	431a      	orrs	r2, r3
10002e34:	687b      	ldr	r3, [r7, #4]
10002e36:	609a      	str	r2, [r3, #8]
}
10002e38:	46bd      	mov	sp, r7
10002e3a:	b002      	add	sp, #8
10002e3c:	bd80      	pop	{r7, pc}
10002e3e:	46c0      	nop			; (mov r8, r8)
10002e40:	fc00ffff 	.word	0xfc00ffff

10002e44 <XMC_BCCU_CH_SetTargetIntensity>:

/*
 * API to set channel target intensity
 */
void XMC_BCCU_CH_SetTargetIntensity (XMC_BCCU_CH_t *const channel, uint32_t ch_int)
{
10002e44:	b580      	push	{r7, lr}
10002e46:	b082      	sub	sp, #8
10002e48:	af00      	add	r7, sp, #0
10002e4a:	6078      	str	r0, [r7, #4]
10002e4c:	6039      	str	r1, [r7, #0]
  channel->INTS = ch_int;
10002e4e:	687b      	ldr	r3, [r7, #4]
10002e50:	683a      	ldr	r2, [r7, #0]
10002e52:	601a      	str	r2, [r3, #0]
}
10002e54:	46bd      	mov	sp, r7
10002e56:	b002      	add	sp, #8
10002e58:	bd80      	pop	{r7, pc}
10002e5a:	46c0      	nop			; (mov r8, r8)

10002e5c <XMC_BCCU_DIM_Init>:

/*
 * API to initialise a specific dimming engine of a BCCU module
 */
void XMC_BCCU_DIM_Init (XMC_BCCU_DIM_t *const dim_engine, const XMC_BCCU_DIM_CONFIG_t *const config)
{
10002e5c:	b580      	push	{r7, lr}
10002e5e:	b082      	sub	sp, #8
10002e60:	af00      	add	r7, sp, #0
10002e62:	6078      	str	r0, [r7, #4]
10002e64:	6039      	str	r1, [r7, #0]
  dim_engine->DTT = config->dtt;
10002e66:	683b      	ldr	r3, [r7, #0]
10002e68:	681a      	ldr	r2, [r3, #0]
10002e6a:	687b      	ldr	r3, [r7, #4]
10002e6c:	609a      	str	r2, [r3, #8]
}
10002e6e:	46bd      	mov	sp, r7
10002e70:	b002      	add	sp, #8
10002e72:	bd80      	pop	{r7, pc}

10002e74 <XMC_BCCU_DIM_SetTargetDimmingLevel>:

/*
 * API to set dimming engine target dim level
 */
void XMC_BCCU_DIM_SetTargetDimmingLevel (XMC_BCCU_DIM_t *const dim_engine, uint32_t level)
{
10002e74:	b580      	push	{r7, lr}
10002e76:	b082      	sub	sp, #8
10002e78:	af00      	add	r7, sp, #0
10002e7a:	6078      	str	r0, [r7, #4]
10002e7c:	6039      	str	r1, [r7, #0]
  dim_engine->DLS = level;
10002e7e:	687b      	ldr	r3, [r7, #4]
10002e80:	683a      	ldr	r2, [r7, #0]
10002e82:	601a      	str	r2, [r3, #0]
}
10002e84:	46bd      	mov	sp, r7
10002e86:	b002      	add	sp, #8
10002e88:	bd80      	pop	{r7, pc}
10002e8a:	46c0      	nop			; (mov r8, r8)

10002e8c <XMC_BCCU_DIM_SetDimDivider>:

/*
 * API to configure the dimming clock prescaler factor of a dimming engine
 */
void XMC_BCCU_DIM_SetDimDivider (XMC_BCCU_DIM_t *const dim_engine, uint32_t div)
{
10002e8c:	b580      	push	{r7, lr}
10002e8e:	b082      	sub	sp, #8
10002e90:	af00      	add	r7, sp, #0
10002e92:	6078      	str	r0, [r7, #4]
10002e94:	6039      	str	r1, [r7, #0]
  dim_engine->DTT &= ~(uint32_t)(BCCU_DE_DTT_DIMDIV_Msk);
10002e96:	687b      	ldr	r3, [r7, #4]
10002e98:	689b      	ldr	r3, [r3, #8]
10002e9a:	0a9b      	lsrs	r3, r3, #10
10002e9c:	029a      	lsls	r2, r3, #10
10002e9e:	687b      	ldr	r3, [r7, #4]
10002ea0:	609a      	str	r2, [r3, #8]
  dim_engine->DTT |= div;
10002ea2:	687b      	ldr	r3, [r7, #4]
10002ea4:	689a      	ldr	r2, [r3, #8]
10002ea6:	683b      	ldr	r3, [r7, #0]
10002ea8:	431a      	orrs	r2, r3
10002eaa:	687b      	ldr	r3, [r7, #4]
10002eac:	609a      	str	r2, [r3, #8]
}
10002eae:	46bd      	mov	sp, r7
10002eb0:	b002      	add	sp, #8
10002eb2:	bd80      	pop	{r7, pc}

10002eb4 <XMC_GPIO_SetHardwareControl>:
  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
  port->IOCR[(uint32_t)pin >> 2U] |= (uint32_t)mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
}

void XMC_GPIO_SetHardwareControl(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_HWCTRL_t hwctrl)
{
10002eb4:	b580      	push	{r7, lr}
10002eb6:	b082      	sub	sp, #8
10002eb8:	af00      	add	r7, sp, #0
10002eba:	6078      	str	r0, [r7, #4]
10002ebc:	1c08      	adds	r0, r1, #0
10002ebe:	1c11      	adds	r1, r2, #0
10002ec0:	1cfb      	adds	r3, r7, #3
10002ec2:	1c02      	adds	r2, r0, #0
10002ec4:	701a      	strb	r2, [r3, #0]
10002ec6:	1cbb      	adds	r3, r7, #2
10002ec8:	1c0a      	adds	r2, r1, #0
10002eca:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid hwctrl", XMC_GPIO_CHECK_HWCTRL(hwctrl));

  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
10002ecc:	687b      	ldr	r3, [r7, #4]
10002ece:	6f5b      	ldr	r3, [r3, #116]	; 0x74
10002ed0:	1cfa      	adds	r2, r7, #3
10002ed2:	7812      	ldrb	r2, [r2, #0]
10002ed4:	0052      	lsls	r2, r2, #1
10002ed6:	1c11      	adds	r1, r2, #0
10002ed8:	2203      	movs	r2, #3
10002eda:	408a      	lsls	r2, r1
10002edc:	43d2      	mvns	r2, r2
10002ede:	401a      	ands	r2, r3
10002ee0:	687b      	ldr	r3, [r7, #4]
10002ee2:	675a      	str	r2, [r3, #116]	; 0x74
  port->HWSEL |= (uint32_t)hwctrl << ((uint32_t)pin << 1U);
10002ee4:	687b      	ldr	r3, [r7, #4]
10002ee6:	6f5a      	ldr	r2, [r3, #116]	; 0x74
10002ee8:	1cbb      	adds	r3, r7, #2
10002eea:	781b      	ldrb	r3, [r3, #0]
10002eec:	1cf9      	adds	r1, r7, #3
10002eee:	7809      	ldrb	r1, [r1, #0]
10002ef0:	0049      	lsls	r1, r1, #1
10002ef2:	408b      	lsls	r3, r1
10002ef4:	431a      	orrs	r2, r3
10002ef6:	687b      	ldr	r3, [r7, #4]
10002ef8:	675a      	str	r2, [r3, #116]	; 0x74
}
10002efa:	46bd      	mov	sp, r7
10002efc:	b002      	add	sp, #8
10002efe:	bd80      	pop	{r7, pc}

10002f00 <__aeabi_uidiv>:
/***********************************************************************************************************************
 * API IMPLEMENTATION - aeabi routines
 **********************************************************************************************************************/
/* This function performs unsigned integer division */
uint32_t __aeabi_uidiv(uint32_t dividend, uint32_t divisor)
{
10002f00:	b580      	push	{r7, lr}
10002f02:	b082      	sub	sp, #8
10002f04:	af00      	add	r7, sp, #0
10002f06:	6078      	str	r0, [r7, #4]
10002f08:	6039      	str	r1, [r7, #0]
  MATH->DIVCON  = XMC_MATH_UNSIGNED_DIVISION;
10002f0a:	4b07      	ldr	r3, [pc, #28]	; (10002f28 <__aeabi_uidiv+0x28>)
10002f0c:	2204      	movs	r2, #4
10002f0e:	635a      	str	r2, [r3, #52]	; 0x34
  MATH->DVD     = dividend;
10002f10:	4b05      	ldr	r3, [pc, #20]	; (10002f28 <__aeabi_uidiv+0x28>)
10002f12:	687a      	ldr	r2, [r7, #4]
10002f14:	621a      	str	r2, [r3, #32]
  MATH->DVS     = divisor;
10002f16:	4b04      	ldr	r3, [pc, #16]	; (10002f28 <__aeabi_uidiv+0x28>)
10002f18:	683a      	ldr	r2, [r7, #0]
10002f1a:	625a      	str	r2, [r3, #36]	; 0x24

  return ((uint32_t) MATH->QUOT);
10002f1c:	4b02      	ldr	r3, [pc, #8]	; (10002f28 <__aeabi_uidiv+0x28>)
10002f1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
10002f20:	1c18      	adds	r0, r3, #0
10002f22:	46bd      	mov	sp, r7
10002f24:	b002      	add	sp, #8
10002f26:	bd80      	pop	{r7, pc}
10002f28:	40030000 	.word	0x40030000

10002f2c <XMC_USIC_CH_GetTransmitBufferStatus>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
10002f2c:	b580      	push	{r7, lr}
10002f2e:	b082      	sub	sp, #8
10002f30:	af00      	add	r7, sp, #0
10002f32:	6078      	str	r0, [r7, #4]
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
10002f34:	687b      	ldr	r3, [r7, #4]
10002f36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
10002f38:	b2db      	uxtb	r3, r3
10002f3a:	227f      	movs	r2, #127	; 0x7f
10002f3c:	4393      	bics	r3, r2
10002f3e:	b2db      	uxtb	r3, r3
}
10002f40:	1c18      	adds	r0, r3, #0
10002f42:	46bd      	mov	sp, r7
10002f44:	b002      	add	sp, #8
10002f46:	bd80      	pop	{r7, pc}

10002f48 <XMC_UART_CH_ClearStatusFlag>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_UART_CH_DisableEvent(),  XMC_UART_CH_GetStatusFlag()\n\n\n
 */
__STATIC_INLINE void XMC_UART_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, const uint32_t flag)
{
10002f48:	b580      	push	{r7, lr}
10002f4a:	b082      	sub	sp, #8
10002f4c:	af00      	add	r7, sp, #0
10002f4e:	6078      	str	r0, [r7, #4]
10002f50:	6039      	str	r1, [r7, #0]
  channel->PSCR = flag;
10002f52:	687b      	ldr	r3, [r7, #4]
10002f54:	683a      	ldr	r2, [r7, #0]
10002f56:	64da      	str	r2, [r3, #76]	; 0x4c
}
10002f58:	46bd      	mov	sp, r7
10002f5a:	b002      	add	sp, #8
10002f5c:	bd80      	pop	{r7, pc}
10002f5e:	46c0      	nop			; (mov r8, r8)

10002f60 <XMC_UART_CH_Init>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 *********************************************************************************************************************/

void XMC_UART_CH_Init(XMC_USIC_CH_t *channel, const XMC_UART_CH_CONFIG_t *const config)
{
10002f60:	b580      	push	{r7, lr}
10002f62:	b084      	sub	sp, #16
10002f64:	af00      	add	r7, sp, #0
10002f66:	6078      	str	r0, [r7, #4]
10002f68:	6039      	str	r1, [r7, #0]
  uint32_t oversampling = XMC_UART_CH_OVERSAMPLING;
10002f6a:	2310      	movs	r3, #16
10002f6c:	60fb      	str	r3, [r7, #12]

  /* USIC channel switched on*/
  XMC_USIC_CH_Enable(channel);
10002f6e:	687b      	ldr	r3, [r7, #4]
10002f70:	1c18      	adds	r0, r3, #0
10002f72:	f000 f89b 	bl	100030ac <XMC_USIC_CH_Enable>
  
  if(config->oversampling != 0U)
10002f76:	683b      	ldr	r3, [r7, #0]
10002f78:	79db      	ldrb	r3, [r3, #7]
10002f7a:	2b00      	cmp	r3, #0
10002f7c:	d002      	beq.n	10002f84 <XMC_UART_CH_Init+0x24>
  {
    oversampling = (uint32_t)config->oversampling;
10002f7e:	683b      	ldr	r3, [r7, #0]
10002f80:	79db      	ldrb	r3, [r3, #7]
10002f82:	60fb      	str	r3, [r7, #12]
  }
  
  /* Configure baud rate */
  (void)XMC_USIC_CH_SetBaudrate(channel, config->baudrate, oversampling);
10002f84:	683b      	ldr	r3, [r7, #0]
10002f86:	681a      	ldr	r2, [r3, #0]
10002f88:	6879      	ldr	r1, [r7, #4]
10002f8a:	68fb      	ldr	r3, [r7, #12]
10002f8c:	1c08      	adds	r0, r1, #0
10002f8e:	1c11      	adds	r1, r2, #0
10002f90:	1c1a      	adds	r2, r3, #0
10002f92:	f000 f8b3 	bl	100030fc <XMC_USIC_CH_SetBaudrate>
   * Configure the number of stop bits
   * Pulse length is set to 0 to have standard UART signaling, 
   * i.e. the 0 level is signaled during the complete bit time
   * Sampling point set equal to the half of the oversampling period
   * Enable Sample Majority Decision */
  channel->PCR_ASCMode = (uint32_t)(((config->stop_bits - 1UL) << USIC_CH_PCR_ASCMode_STPB_Pos) |
10002f96:	683b      	ldr	r3, [r7, #0]
10002f98:	799b      	ldrb	r3, [r3, #6]
10002f9a:	3b01      	subs	r3, #1
10002f9c:	005a      	lsls	r2, r3, #1
			             (((oversampling >> 1UL) + 1UL) << USIC_CH_PCR_ASCMode_SP_Pos) |
10002f9e:	68fb      	ldr	r3, [r7, #12]
10002fa0:	085b      	lsrs	r3, r3, #1
10002fa2:	3301      	adds	r3, #1
10002fa4:	021b      	lsls	r3, r3, #8
   * Configure the number of stop bits
   * Pulse length is set to 0 to have standard UART signaling, 
   * i.e. the 0 level is signaled during the complete bit time
   * Sampling point set equal to the half of the oversampling period
   * Enable Sample Majority Decision */
  channel->PCR_ASCMode = (uint32_t)(((config->stop_bits - 1UL) << USIC_CH_PCR_ASCMode_STPB_Pos) |
10002fa6:	4313      	orrs	r3, r2
10002fa8:	2201      	movs	r2, #1
10002faa:	431a      	orrs	r2, r3
10002fac:	687b      	ldr	r3, [r7, #4]
10002fae:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Set passive data level, high
     Set word length. Data bits - 1
     If frame length is > 0, frame_lemgth-1; else, FLE = WLE (Data bits - 1)
     Transmission Mode: The shift control signal is considered active if it
     is at 1-level. This is the setting to be programmed to allow data transfers */
  channel->SCTR = (uint32_t)((((uint32_t)config->data_bits - 1UL) << USIC_CH_SCTR_WLE_Pos) |
10002fb0:	683b      	ldr	r3, [r7, #0]
10002fb2:	791b      	ldrb	r3, [r3, #4]
10002fb4:	3b01      	subs	r3, #1
10002fb6:	061b      	lsls	r3, r3, #24
10002fb8:	2281      	movs	r2, #129	; 0x81
10002fba:	0052      	lsls	r2, r2, #1
10002fbc:	431a      	orrs	r2, r3
10002fbe:	687b      	ldr	r3, [r7, #4]
10002fc0:	635a      	str	r2, [r3, #52]	; 0x34
		              ((0x1UL << USIC_CH_SCTR_TRM_Pos) | USIC_CH_SCTR_PDL_Msk));

  if (config->frame_length != 0U)
10002fc2:	683b      	ldr	r3, [r7, #0]
10002fc4:	795b      	ldrb	r3, [r3, #5]
10002fc6:	2b00      	cmp	r3, #0
10002fc8:	d009      	beq.n	10002fde <XMC_UART_CH_Init+0x7e>
  {
    channel->SCTR |= (uint32_t)(((uint32_t)config->frame_length - 1UL) << USIC_CH_SCTR_FLE_Pos);
10002fca:	687b      	ldr	r3, [r7, #4]
10002fcc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
10002fce:	683b      	ldr	r3, [r7, #0]
10002fd0:	795b      	ldrb	r3, [r3, #5]
10002fd2:	3b01      	subs	r3, #1
10002fd4:	041b      	lsls	r3, r3, #16
10002fd6:	431a      	orrs	r2, r3
10002fd8:	687b      	ldr	r3, [r7, #4]
10002fda:	635a      	str	r2, [r3, #52]	; 0x34
10002fdc:	e008      	b.n	10002ff0 <XMC_UART_CH_Init+0x90>
  }
  else
  {
    channel->SCTR |= (uint32_t)(((uint32_t)config->data_bits - 1UL) << USIC_CH_SCTR_FLE_Pos);
10002fde:	687b      	ldr	r3, [r7, #4]
10002fe0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
10002fe2:	683b      	ldr	r3, [r7, #0]
10002fe4:	791b      	ldrb	r3, [r3, #4]
10002fe6:	3b01      	subs	r3, #1
10002fe8:	041b      	lsls	r3, r3, #16
10002fea:	431a      	orrs	r2, r3
10002fec:	687b      	ldr	r3, [r7, #4]
10002fee:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Enable transfer buffer */
  channel->TCSR = (0x1UL << USIC_CH_TCSR_TDEN_Pos) |
10002ff0:	687b      	ldr	r3, [r7, #4]
10002ff2:	22a0      	movs	r2, #160	; 0xa0
10002ff4:	00d2      	lsls	r2, r2, #3
10002ff6:	639a      	str	r2, [r3, #56]	; 0x38
                  USIC_CH_TCSR_TDSSM_Msk;

  /* Clear protocol status */
  channel->PSCR = 0xFFFFFFFFUL;
10002ff8:	687b      	ldr	r3, [r7, #4]
10002ffa:	2201      	movs	r2, #1
10002ffc:	4252      	negs	r2, r2
10002ffe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set parity settings */
  channel->CCR = (uint32_t)config->parity_mode;
10003000:	683b      	ldr	r3, [r7, #0]
10003002:	891b      	ldrh	r3, [r3, #8]
10003004:	1c1a      	adds	r2, r3, #0
10003006:	687b      	ldr	r3, [r7, #4]
10003008:	641a      	str	r2, [r3, #64]	; 0x40
}
1000300a:	46bd      	mov	sp, r7
1000300c:	b004      	add	sp, #16
1000300e:	bd80      	pop	{r7, pc}

10003010 <XMC_UART_CH_Transmit>:
  } 
  return status;
}

void XMC_UART_CH_Transmit(XMC_USIC_CH_t *const channel, const uint16_t data)
{
10003010:	b580      	push	{r7, lr}
10003012:	b082      	sub	sp, #8
10003014:	af00      	add	r7, sp, #0
10003016:	6078      	str	r0, [r7, #4]
10003018:	1c0a      	adds	r2, r1, #0
1000301a:	1cbb      	adds	r3, r7, #2
1000301c:	801a      	strh	r2, [r3, #0]
  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0UL)
1000301e:	687a      	ldr	r2, [r7, #4]
10003020:	2384      	movs	r3, #132	; 0x84
10003022:	005b      	lsls	r3, r3, #1
10003024:	58d2      	ldr	r2, [r2, r3]
10003026:	23e0      	movs	r3, #224	; 0xe0
10003028:	04db      	lsls	r3, r3, #19
1000302a:	4013      	ands	r3, r2
1000302c:	d114      	bne.n	10003058 <XMC_UART_CH_Transmit+0x48>
  {
    /* Wait till the Transmit Buffer is free for transmission */
    while(XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
1000302e:	46c0      	nop			; (mov r8, r8)
10003030:	687b      	ldr	r3, [r7, #4]
10003032:	1c18      	adds	r0, r3, #0
10003034:	f7ff ff7a 	bl	10002f2c <XMC_USIC_CH_GetTransmitBufferStatus>
10003038:	1e03      	subs	r3, r0, #0
1000303a:	2b80      	cmp	r3, #128	; 0x80
1000303c:	d0f8      	beq.n	10003030 <XMC_UART_CH_Transmit+0x20>
    {
    }
  
    /* Clear the Transmit Buffer indication flag */
    XMC_UART_CH_ClearStatusFlag(channel, (uint32_t)XMC_UART_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);
1000303e:	687a      	ldr	r2, [r7, #4]
10003040:	2380      	movs	r3, #128	; 0x80
10003042:	019b      	lsls	r3, r3, #6
10003044:	1c10      	adds	r0, r2, #0
10003046:	1c19      	adds	r1, r3, #0
10003048:	f7ff ff7e 	bl	10002f48 <XMC_UART_CH_ClearStatusFlag>
  
    /*Transmit data */
    channel->TBUF[0U] = data;
1000304c:	1cbb      	adds	r3, r7, #2
1000304e:	881a      	ldrh	r2, [r3, #0]
10003050:	687b      	ldr	r3, [r7, #4]
10003052:	2180      	movs	r1, #128	; 0x80
10003054:	505a      	str	r2, [r3, r1]
10003056:	e005      	b.n	10003064 <XMC_UART_CH_Transmit+0x54>
  }
  else
  {
    channel->IN[0U] = data;
10003058:	1cbb      	adds	r3, r7, #2
1000305a:	8819      	ldrh	r1, [r3, #0]
1000305c:	687a      	ldr	r2, [r7, #4]
1000305e:	23c0      	movs	r3, #192	; 0xc0
10003060:	005b      	lsls	r3, r3, #1
10003062:	50d1      	str	r1, [r2, r3]
  }
}
10003064:	46bd      	mov	sp, r7
10003066:	b002      	add	sp, #8
10003068:	bd80      	pop	{r7, pc}
1000306a:	46c0      	nop			; (mov r8, r8)

1000306c <XMC_UART_CH_GetReceivedData>:

uint16_t XMC_UART_CH_GetReceivedData(XMC_USIC_CH_t *const channel)
{
1000306c:	b580      	push	{r7, lr}
1000306e:	b084      	sub	sp, #16
10003070:	af00      	add	r7, sp, #0
10003072:	6078      	str	r0, [r7, #4]
  uint16_t retval;

  /* Check FIFO size */
  if ((channel->RBCTR & USIC_CH_RBCTR_SIZE_Msk) == 0U)
10003074:	687a      	ldr	r2, [r7, #4]
10003076:	2386      	movs	r3, #134	; 0x86
10003078:	005b      	lsls	r3, r3, #1
1000307a:	58d2      	ldr	r2, [r2, r3]
1000307c:	23e0      	movs	r3, #224	; 0xe0
1000307e:	04db      	lsls	r3, r3, #19
10003080:	4013      	ands	r3, r2
10003082:	d105      	bne.n	10003090 <XMC_UART_CH_GetReceivedData+0x24>
  {
    retval = (uint16_t)channel->RBUF;
10003084:	687b      	ldr	r3, [r7, #4]
10003086:	6d5a      	ldr	r2, [r3, #84]	; 0x54
10003088:	230e      	movs	r3, #14
1000308a:	18fb      	adds	r3, r7, r3
1000308c:	801a      	strh	r2, [r3, #0]
1000308e:	e006      	b.n	1000309e <XMC_UART_CH_GetReceivedData+0x32>
  }
  else
  {
    retval = (uint16_t)channel->OUTR;
10003090:	687a      	ldr	r2, [r7, #4]
10003092:	238e      	movs	r3, #142	; 0x8e
10003094:	005b      	lsls	r3, r3, #1
10003096:	58d2      	ldr	r2, [r2, r3]
10003098:	230e      	movs	r3, #14
1000309a:	18fb      	adds	r3, r7, r3
1000309c:	801a      	strh	r2, [r3, #0]
  }

  return retval;
1000309e:	230e      	movs	r3, #14
100030a0:	18fb      	adds	r3, r7, r3
100030a2:	881b      	ldrh	r3, [r3, #0]
}
100030a4:	1c18      	adds	r0, r3, #0
100030a6:	46bd      	mov	sp, r7
100030a8:	b004      	add	sp, #16
100030aa:	bd80      	pop	{r7, pc}

100030ac <XMC_USIC_CH_Enable>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_USIC_CH_Enable(XMC_USIC_CH_t *const channel)
{
100030ac:	b580      	push	{r7, lr}
100030ae:	b082      	sub	sp, #8
100030b0:	af00      	add	r7, sp, #0
100030b2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_USIC_CH_Enable: channel not valid", XMC_USIC_IsChannelValid(channel));

  if ((channel == XMC_USIC0_CH0) || (channel == XMC_USIC0_CH1))
100030b4:	687a      	ldr	r2, [r7, #4]
100030b6:	2390      	movs	r3, #144	; 0x90
100030b8:	05db      	lsls	r3, r3, #23
100030ba:	429a      	cmp	r2, r3
100030bc:	d003      	beq.n	100030c6 <XMC_USIC_CH_Enable+0x1a>
100030be:	687b      	ldr	r3, [r7, #4]
100030c0:	4a0c      	ldr	r2, [pc, #48]	; (100030f4 <XMC_USIC_CH_Enable+0x48>)
100030c2:	4293      	cmp	r3, r2
100030c4:	d103      	bne.n	100030ce <XMC_USIC_CH_Enable+0x22>
  {
    XMC_USIC_Enable(XMC_USIC0);
100030c6:	4b0c      	ldr	r3, [pc, #48]	; (100030f8 <XMC_USIC_CH_Enable+0x4c>)
100030c8:	1c18      	adds	r0, r3, #0
100030ca:	f000 f983 	bl	100033d4 <XMC_USIC_Enable>
  {
    XMC_ASSERT("USIC module not available", 0U/*Always*/);
  }

  /* USIC channel switched on*/
  channel->KSCFG = (USIC_CH_KSCFG_MODEN_Msk | USIC_CH_KSCFG_BPMODEN_Msk);
100030ce:	687b      	ldr	r3, [r7, #4]
100030d0:	2203      	movs	r2, #3
100030d2:	60da      	str	r2, [r3, #12]
  while ((channel->KSCFG & USIC_CH_KSCFG_MODEN_Msk) == 0U)
100030d4:	46c0      	nop			; (mov r8, r8)
100030d6:	687b      	ldr	r3, [r7, #4]
100030d8:	68db      	ldr	r3, [r3, #12]
100030da:	2201      	movs	r2, #1
100030dc:	4013      	ands	r3, r2
100030de:	d0fa      	beq.n	100030d6 <XMC_USIC_CH_Enable+0x2a>
  {
    /* Wait till the channel is enabled */
  }

  /* Set USIC channel in IDLE mode */
  channel->CCR &= (uint32_t)~USIC_CH_CCR_MODE_Msk;
100030e0:	687b      	ldr	r3, [r7, #4]
100030e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
100030e4:	220f      	movs	r2, #15
100030e6:	4393      	bics	r3, r2
100030e8:	1c1a      	adds	r2, r3, #0
100030ea:	687b      	ldr	r3, [r7, #4]
100030ec:	641a      	str	r2, [r3, #64]	; 0x40
}
100030ee:	46bd      	mov	sp, r7
100030f0:	b002      	add	sp, #8
100030f2:	bd80      	pop	{r7, pc}
100030f4:	48000200 	.word	0x48000200
100030f8:	48000008 	.word	0x48000008

100030fc <XMC_USIC_CH_SetBaudrate>:
{
  channel->KSCFG = (uint32_t)((channel->KSCFG & (~USIC_CH_KSCFG_MODEN_Msk)) | USIC_CH_KSCFG_BPMODEN_Msk);
}

XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t oversampling)
{
100030fc:	b580      	push	{r7, lr}
100030fe:	b08e      	sub	sp, #56	; 0x38
10003100:	af00      	add	r7, sp, #0
10003102:	60f8      	str	r0, [r7, #12]
10003104:	60b9      	str	r1, [r7, #8]
10003106:	607a      	str	r2, [r7, #4]
  
  uint32_t pdiv_frac;
  uint32_t pdiv_frac_min;

  /* The rate and peripheral clock are divided by 100 to be able to use only 32bit arithmetic */
  if ((rate >= 100U) && (oversampling != 0U))
10003108:	68bb      	ldr	r3, [r7, #8]
1000310a:	2b63      	cmp	r3, #99	; 0x63
1000310c:	d95c      	bls.n	100031c8 <XMC_USIC_CH_SetBaudrate+0xcc>
1000310e:	687b      	ldr	r3, [r7, #4]
10003110:	2b00      	cmp	r3, #0
10003112:	d059      	beq.n	100031c8 <XMC_USIC_CH_SetBaudrate+0xcc>
  {
    peripheral_clock = XMC_SCU_CLOCK_GetPeripheralClockFrequency() / 100U;
10003114:	f7ff fd6a 	bl	10002bec <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
10003118:	1c03      	adds	r3, r0, #0
1000311a:	1c18      	adds	r0, r3, #0
1000311c:	2164      	movs	r1, #100	; 0x64
1000311e:	f7ff feef 	bl	10002f00 <__aeabi_uidiv>
10003122:	1c03      	adds	r3, r0, #0
10003124:	623b      	str	r3, [r7, #32]
    rate = rate / 100U;
10003126:	68bb      	ldr	r3, [r7, #8]
10003128:	1c18      	adds	r0, r3, #0
1000312a:	2164      	movs	r1, #100	; 0x64
1000312c:	f7ff fee8 	bl	10002f00 <__aeabi_uidiv>
10003130:	1c03      	adds	r3, r0, #0
10003132:	60bb      	str	r3, [r7, #8]

    clock_divider_min = 1U;
10003134:	2301      	movs	r3, #1
10003136:	62fb      	str	r3, [r7, #44]	; 0x2c
    pdiv_int_min = 1U;
10003138:	2301      	movs	r3, #1
1000313a:	62bb      	str	r3, [r7, #40]	; 0x28
    pdiv_frac_min = 0x3ffU;
1000313c:	4b28      	ldr	r3, [pc, #160]	; (100031e0 <XMC_USIC_CH_SetBaudrate+0xe4>)
1000313e:	627b      	str	r3, [r7, #36]	; 0x24

    for(clock_divider = 1023U; clock_divider > 0U; --clock_divider)
10003140:	4b27      	ldr	r3, [pc, #156]	; (100031e0 <XMC_USIC_CH_SetBaudrate+0xe4>)
10003142:	633b      	str	r3, [r7, #48]	; 0x30
10003144:	e024      	b.n	10003190 <XMC_USIC_CH_SetBaudrate+0x94>
    {
      pdiv = ((peripheral_clock * clock_divider) / (rate * oversampling));
10003146:	6a3b      	ldr	r3, [r7, #32]
10003148:	6b3a      	ldr	r2, [r7, #48]	; 0x30
1000314a:	435a      	muls	r2, r3
1000314c:	1c11      	adds	r1, r2, #0
1000314e:	68bb      	ldr	r3, [r7, #8]
10003150:	687a      	ldr	r2, [r7, #4]
10003152:	4353      	muls	r3, r2
10003154:	1c08      	adds	r0, r1, #0
10003156:	1c19      	adds	r1, r3, #0
10003158:	f7ff fed2 	bl	10002f00 <__aeabi_uidiv>
1000315c:	1c03      	adds	r3, r0, #0
1000315e:	61fb      	str	r3, [r7, #28]
      pdiv_int = pdiv >> 10U;
10003160:	69fb      	ldr	r3, [r7, #28]
10003162:	0a9b      	lsrs	r3, r3, #10
10003164:	61bb      	str	r3, [r7, #24]
      pdiv_frac = pdiv & 0x3ffU;
10003166:	69fb      	ldr	r3, [r7, #28]
10003168:	059b      	lsls	r3, r3, #22
1000316a:	0d9b      	lsrs	r3, r3, #22
1000316c:	617b      	str	r3, [r7, #20]

      if ((pdiv_int < 1024U) && (pdiv_frac < pdiv_frac_min))
1000316e:	69bb      	ldr	r3, [r7, #24]
10003170:	4a1b      	ldr	r2, [pc, #108]	; (100031e0 <XMC_USIC_CH_SetBaudrate+0xe4>)
10003172:	4293      	cmp	r3, r2
10003174:	d809      	bhi.n	1000318a <XMC_USIC_CH_SetBaudrate+0x8e>
10003176:	697a      	ldr	r2, [r7, #20]
10003178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000317a:	429a      	cmp	r2, r3
1000317c:	d205      	bcs.n	1000318a <XMC_USIC_CH_SetBaudrate+0x8e>
      {
        pdiv_frac_min = pdiv_frac;
1000317e:	697b      	ldr	r3, [r7, #20]
10003180:	627b      	str	r3, [r7, #36]	; 0x24
        pdiv_int_min = pdiv_int;
10003182:	69bb      	ldr	r3, [r7, #24]
10003184:	62bb      	str	r3, [r7, #40]	; 0x28
        clock_divider_min = clock_divider;
10003186:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10003188:	62fb      	str	r3, [r7, #44]	; 0x2c

    clock_divider_min = 1U;
    pdiv_int_min = 1U;
    pdiv_frac_min = 0x3ffU;

    for(clock_divider = 1023U; clock_divider > 0U; --clock_divider)
1000318a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000318c:	3b01      	subs	r3, #1
1000318e:	633b      	str	r3, [r7, #48]	; 0x30
10003190:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10003192:	2b00      	cmp	r3, #0
10003194:	d1d7      	bne.n	10003146 <XMC_USIC_CH_SetBaudrate+0x4a>
        pdiv_int_min = pdiv_int;
        clock_divider_min = clock_divider;
      }
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
10003196:	6afb      	ldr	r3, [r7, #44]	; 0x2c
10003198:	2280      	movs	r2, #128	; 0x80
1000319a:	0212      	lsls	r2, r2, #8
1000319c:	431a      	orrs	r2, r3
1000319e:	68fb      	ldr	r3, [r7, #12]
100031a0:	611a      	str	r2, [r3, #16]
                   (clock_divider_min << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
100031a2:	68fb      	ldr	r3, [r7, #12]
100031a4:	695b      	ldr	r3, [r3, #20]
100031a6:	4a0f      	ldr	r2, [pc, #60]	; (100031e4 <XMC_USIC_CH_SetBaudrate+0xe8>)
100031a8:	401a      	ands	r2, r3
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
100031aa:	687b      	ldr	r3, [r7, #4]
100031ac:	3b01      	subs	r3, #1
100031ae:	029b      	lsls	r3, r3, #10
                   (clock_divider_min << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
100031b0:	431a      	orrs	r2, r3
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv_int_min - 1U) << USIC_CH_BRG_PDIV_Pos);
100031b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
100031b4:	3b01      	subs	r3, #1
100031b6:	041b      	lsls	r3, r3, #16

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
100031b8:	431a      	orrs	r2, r3
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
                   (clock_divider_min << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
100031ba:	68fb      	ldr	r3, [r7, #12]
100031bc:	615a      	str	r2, [r3, #20]
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv_int_min - 1U) << USIC_CH_BRG_PDIV_Pos);
                    
    status = XMC_USIC_CH_STATUS_OK;
100031be:	2337      	movs	r3, #55	; 0x37
100031c0:	18fb      	adds	r3, r7, r3
100031c2:	2200      	movs	r2, #0
100031c4:	701a      	strb	r2, [r3, #0]
100031c6:	e003      	b.n	100031d0 <XMC_USIC_CH_SetBaudrate+0xd4>
  }
  else 
  {
    status = XMC_USIC_CH_STATUS_ERROR;
100031c8:	2337      	movs	r3, #55	; 0x37
100031ca:	18fb      	adds	r3, r7, r3
100031cc:	2201      	movs	r2, #1
100031ce:	701a      	strb	r2, [r3, #0]
  }
  
  return status;
100031d0:	2337      	movs	r3, #55	; 0x37
100031d2:	18fb      	adds	r3, r7, r3
100031d4:	781b      	ldrb	r3, [r3, #0]
}
100031d6:	1c18      	adds	r0, r3, #0
100031d8:	46bd      	mov	sp, r7
100031da:	b00e      	add	sp, #56	; 0x38
100031dc:	bd80      	pop	{r7, pc}
100031de:	46c0      	nop			; (mov r8, r8)
100031e0:	000003ff 	.word	0x000003ff
100031e4:	fc0080ef 	.word	0xfc0080ef

100031e8 <XMC_USIC_CH_TXFIFO_Configure>:

void XMC_USIC_CH_TXFIFO_Configure(XMC_USIC_CH_t *const channel,
                                  const uint32_t data_pointer,
                                  const XMC_USIC_CH_FIFO_SIZE_t size,
                                  const uint32_t limit)
{
100031e8:	b580      	push	{r7, lr}
100031ea:	b084      	sub	sp, #16
100031ec:	af00      	add	r7, sp, #0
100031ee:	60f8      	str	r0, [r7, #12]
100031f0:	60b9      	str	r1, [r7, #8]
100031f2:	603b      	str	r3, [r7, #0]
100031f4:	1dfb      	adds	r3, r7, #7
100031f6:	701a      	strb	r2, [r3, #0]
  /* Disable FIFO */
  channel->TBCTR &= (uint32_t)~USIC_CH_TBCTR_SIZE_Msk;
100031f8:	68fa      	ldr	r2, [r7, #12]
100031fa:	2384      	movs	r3, #132	; 0x84
100031fc:	005b      	lsls	r3, r3, #1
100031fe:	58d3      	ldr	r3, [r2, r3]
10003200:	4a0e      	ldr	r2, [pc, #56]	; (1000323c <XMC_USIC_CH_TXFIFO_Configure+0x54>)
10003202:	4013      	ands	r3, r2
10003204:	1c19      	adds	r1, r3, #0
10003206:	68fa      	ldr	r2, [r7, #12]
10003208:	2384      	movs	r3, #132	; 0x84
1000320a:	005b      	lsls	r3, r3, #1
1000320c:	50d1      	str	r1, [r2, r3]
  /* LOF = 0, A standard transmit buffer event occurs when the filling level equals the limit value and gets
   * lower due to transmission of a data word
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
1000320e:	68fa      	ldr	r2, [r7, #12]
10003210:	2384      	movs	r3, #132	; 0x84
10003212:	005b      	lsls	r3, r3, #1
10003214:	58d3      	ldr	r3, [r2, r3]
10003216:	4a0a      	ldr	r2, [pc, #40]	; (10003240 <XMC_USIC_CH_TXFIFO_Configure+0x58>)
10003218:	401a      	ands	r2, r3
                                                           USIC_CH_TBCTR_DPTR_Msk |
                                                           USIC_CH_TBCTR_SIZE_Msk)) |
                   (uint32_t)((limit << USIC_CH_TBCTR_LIMIT_Pos) |
1000321a:	683b      	ldr	r3, [r7, #0]
1000321c:	0219      	lsls	r1, r3, #8
1000321e:	68bb      	ldr	r3, [r7, #8]
10003220:	4319      	orrs	r1, r3
                   (data_pointer << USIC_CH_TBCTR_DPTR_Pos) |
                   ((uint32_t)size << USIC_CH_TBCTR_SIZE_Pos));
10003222:	1dfb      	adds	r3, r7, #7
10003224:	781b      	ldrb	r3, [r3, #0]
10003226:	061b      	lsls	r3, r3, #24
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
                                                           USIC_CH_TBCTR_DPTR_Msk |
                                                           USIC_CH_TBCTR_SIZE_Msk)) |
                   (uint32_t)((limit << USIC_CH_TBCTR_LIMIT_Pos) |
10003228:	430b      	orrs	r3, r1
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
                                                           USIC_CH_TBCTR_DPTR_Msk |
                                                           USIC_CH_TBCTR_SIZE_Msk)) |
1000322a:	431a      	orrs	r2, r3
1000322c:	1c11      	adds	r1, r2, #0
  /* LOF = 0, A standard transmit buffer event occurs when the filling level equals the limit value and gets
   * lower due to transmission of a data word
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
1000322e:	68fa      	ldr	r2, [r7, #12]
10003230:	2384      	movs	r3, #132	; 0x84
10003232:	005b      	lsls	r3, r3, #1
10003234:	50d1      	str	r1, [r2, r3]
                                                           USIC_CH_TBCTR_DPTR_Msk |
                                                           USIC_CH_TBCTR_SIZE_Msk)) |
                   (uint32_t)((limit << USIC_CH_TBCTR_LIMIT_Pos) |
                   (data_pointer << USIC_CH_TBCTR_DPTR_Pos) |
                   ((uint32_t)size << USIC_CH_TBCTR_SIZE_Pos));
}
10003236:	46bd      	mov	sp, r7
10003238:	b004      	add	sp, #16
1000323a:	bd80      	pop	{r7, pc}
1000323c:	f8ffffff 	.word	0xf8ffffff
10003240:	f8ffc0c0 	.word	0xf8ffc0c0

10003244 <XMC_USIC_CH_RXFIFO_Configure>:

void XMC_USIC_CH_RXFIFO_Configure(XMC_USIC_CH_t *const channel,
                                  const uint32_t data_pointer,
                                  const XMC_USIC_CH_FIFO_SIZE_t size,
                                  const uint32_t limit)
{
10003244:	b580      	push	{r7, lr}
10003246:	b084      	sub	sp, #16
10003248:	af00      	add	r7, sp, #0
1000324a:	60f8      	str	r0, [r7, #12]
1000324c:	60b9      	str	r1, [r7, #8]
1000324e:	603b      	str	r3, [r7, #0]
10003250:	1dfb      	adds	r3, r7, #7
10003252:	701a      	strb	r2, [r3, #0]
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;
10003254:	68fa      	ldr	r2, [r7, #12]
10003256:	2386      	movs	r3, #134	; 0x86
10003258:	005b      	lsls	r3, r3, #1
1000325a:	58d3      	ldr	r3, [r2, r3]
1000325c:	4a10      	ldr	r2, [pc, #64]	; (100032a0 <XMC_USIC_CH_RXFIFO_Configure+0x5c>)
1000325e:	4013      	ands	r3, r2
10003260:	1c19      	adds	r1, r3, #0
10003262:	68fa      	ldr	r2, [r7, #12]
10003264:	2386      	movs	r3, #134	; 0x86
10003266:	005b      	lsls	r3, r3, #1
10003268:	50d1      	str	r1, [r2, r3]

  /* LOF = 1, A standard receive buffer event occurs when the filling level equals the limit value and gets bigger
   *  due to the reception of a new data word
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
1000326a:	68fa      	ldr	r2, [r7, #12]
1000326c:	2386      	movs	r3, #134	; 0x86
1000326e:	005b      	lsls	r3, r3, #1
10003270:	58d3      	ldr	r3, [r2, r3]
10003272:	4a0c      	ldr	r2, [pc, #48]	; (100032a4 <XMC_USIC_CH_RXFIFO_Configure+0x60>)
10003274:	401a      	ands	r2, r3
                                                            USIC_CH_RBCTR_DPTR_Msk |
                                                            USIC_CH_RBCTR_LOF_Msk)) |
                   ((limit << USIC_CH_RBCTR_LIMIT_Pos) |
10003276:	683b      	ldr	r3, [r7, #0]
10003278:	0219      	lsls	r1, r3, #8
1000327a:	68bb      	ldr	r3, [r7, #8]
1000327c:	4319      	orrs	r1, r3
                   (data_pointer << USIC_CH_RBCTR_DPTR_Pos) |
                   ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos) |
1000327e:	1dfb      	adds	r3, r7, #7
10003280:	781b      	ldrb	r3, [r3, #0]
10003282:	061b      	lsls	r3, r3, #24
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
                                                            USIC_CH_RBCTR_DPTR_Msk |
                                                            USIC_CH_RBCTR_LOF_Msk)) |
                   ((limit << USIC_CH_RBCTR_LIMIT_Pos) |
                   (data_pointer << USIC_CH_RBCTR_DPTR_Pos) |
10003284:	430b      	orrs	r3, r1
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;

  /* LOF = 1, A standard receive buffer event occurs when the filling level equals the limit value and gets bigger
   *  due to the reception of a new data word
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
10003286:	4313      	orrs	r3, r2
10003288:	2280      	movs	r2, #128	; 0x80
1000328a:	0552      	lsls	r2, r2, #21
1000328c:	431a      	orrs	r2, r3
1000328e:	1c11      	adds	r1, r2, #0
10003290:	68fa      	ldr	r2, [r7, #12]
10003292:	2386      	movs	r3, #134	; 0x86
10003294:	005b      	lsls	r3, r3, #1
10003296:	50d1      	str	r1, [r2, r3]
                                                            USIC_CH_RBCTR_LOF_Msk)) |
                   ((limit << USIC_CH_RBCTR_LIMIT_Pos) |
                   (data_pointer << USIC_CH_RBCTR_DPTR_Pos) |
                   ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos) |
                   (uint32_t)USIC_CH_RBCTR_LOF_Msk));
}
10003298:	46bd      	mov	sp, r7
1000329a:	b004      	add	sp, #16
1000329c:	bd80      	pop	{r7, pc}
1000329e:	46c0      	nop			; (mov r8, r8)
100032a0:	f8ffffff 	.word	0xf8ffffff
100032a4:	efffc0c0 	.word	0xefffc0c0

100032a8 <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit>:
}

void XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(XMC_USIC_CH_t *const channel,
                                            const XMC_USIC_CH_FIFO_SIZE_t size,
                                            const uint32_t limit)
{
100032a8:	b580      	push	{r7, lr}
100032aa:	b084      	sub	sp, #16
100032ac:	af00      	add	r7, sp, #0
100032ae:	60f8      	str	r0, [r7, #12]
100032b0:	607a      	str	r2, [r7, #4]
100032b2:	230b      	movs	r3, #11
100032b4:	18fb      	adds	r3, r7, r3
100032b6:	1c0a      	adds	r2, r1, #0
100032b8:	701a      	strb	r2, [r3, #0]
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;
100032ba:	68fa      	ldr	r2, [r7, #12]
100032bc:	2386      	movs	r3, #134	; 0x86
100032be:	005b      	lsls	r3, r3, #1
100032c0:	58d3      	ldr	r3, [r2, r3]
100032c2:	4a0e      	ldr	r2, [pc, #56]	; (100032fc <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit+0x54>)
100032c4:	4013      	ands	r3, r2
100032c6:	1c19      	adds	r1, r3, #0
100032c8:	68fa      	ldr	r2, [r7, #12]
100032ca:	2386      	movs	r3, #134	; 0x86
100032cc:	005b      	lsls	r3, r3, #1
100032ce:	50d1      	str	r1, [r2, r3]

  channel->RBCTR = (uint32_t)((uint32_t)(channel->RBCTR & (uint32_t)~USIC_CH_RBCTR_LIMIT_Msk) |
100032d0:	68fa      	ldr	r2, [r7, #12]
100032d2:	2386      	movs	r3, #134	; 0x86
100032d4:	005b      	lsls	r3, r3, #1
100032d6:	58d3      	ldr	r3, [r2, r3]
100032d8:	4a09      	ldr	r2, [pc, #36]	; (10003300 <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit+0x58>)
100032da:	401a      	ands	r2, r3
                   (limit << USIC_CH_RBCTR_LIMIT_Pos) |
100032dc:	687b      	ldr	r3, [r7, #4]
100032de:	021b      	lsls	r3, r3, #8
                                            const uint32_t limit)
{
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;

  channel->RBCTR = (uint32_t)((uint32_t)(channel->RBCTR & (uint32_t)~USIC_CH_RBCTR_LIMIT_Msk) |
100032e0:	431a      	orrs	r2, r3
                   (limit << USIC_CH_RBCTR_LIMIT_Pos) |
                   ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos));
100032e2:	230b      	movs	r3, #11
100032e4:	18fb      	adds	r3, r7, r3
100032e6:	781b      	ldrb	r3, [r3, #0]
100032e8:	061b      	lsls	r3, r3, #24
                                            const uint32_t limit)
{
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;

  channel->RBCTR = (uint32_t)((uint32_t)(channel->RBCTR & (uint32_t)~USIC_CH_RBCTR_LIMIT_Msk) |
100032ea:	431a      	orrs	r2, r3
100032ec:	1c11      	adds	r1, r2, #0
100032ee:	68fa      	ldr	r2, [r7, #12]
100032f0:	2386      	movs	r3, #134	; 0x86
100032f2:	005b      	lsls	r3, r3, #1
100032f4:	50d1      	str	r1, [r2, r3]
                   (limit << USIC_CH_RBCTR_LIMIT_Pos) |
                   ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos));
}
100032f6:	46bd      	mov	sp, r7
100032f8:	b004      	add	sp, #16
100032fa:	bd80      	pop	{r7, pc}
100032fc:	f8ffffff 	.word	0xf8ffffff
10003300:	ffffc0ff 	.word	0xffffc0ff

10003304 <XMC_USIC_CH_SetInterruptNodePointer>:

void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                         const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
                                         const uint32_t service_request)
{
10003304:	b580      	push	{r7, lr}
10003306:	b084      	sub	sp, #16
10003308:	af00      	add	r7, sp, #0
1000330a:	60f8      	str	r0, [r7, #12]
1000330c:	607a      	str	r2, [r7, #4]
1000330e:	230b      	movs	r3, #11
10003310:	18fb      	adds	r3, r7, r3
10003312:	1c0a      	adds	r2, r1, #0
10003314:	701a      	strb	r2, [r3, #0]
  channel->INPR = (uint32_t)((channel->INPR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
10003316:	68fb      	ldr	r3, [r7, #12]
10003318:	699b      	ldr	r3, [r3, #24]
1000331a:	220b      	movs	r2, #11
1000331c:	18ba      	adds	r2, r7, r2
1000331e:	7812      	ldrb	r2, [r2, #0]
10003320:	2107      	movs	r1, #7
10003322:	4091      	lsls	r1, r2
10003324:	1c0a      	adds	r2, r1, #0
10003326:	43d2      	mvns	r2, r2
10003328:	401a      	ands	r2, r3
                  (service_request << (uint32_t)interrupt_node));
1000332a:	230b      	movs	r3, #11
1000332c:	18fb      	adds	r3, r7, r3
1000332e:	781b      	ldrb	r3, [r3, #0]
10003330:	6879      	ldr	r1, [r7, #4]
10003332:	4099      	lsls	r1, r3
10003334:	1c0b      	adds	r3, r1, #0

void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                         const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
                                         const uint32_t service_request)
{
  channel->INPR = (uint32_t)((channel->INPR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
10003336:	431a      	orrs	r2, r3
10003338:	68fb      	ldr	r3, [r7, #12]
1000333a:	619a      	str	r2, [r3, #24]
                  (service_request << (uint32_t)interrupt_node));
}
1000333c:	46bd      	mov	sp, r7
1000333e:	b004      	add	sp, #16
10003340:	bd80      	pop	{r7, pc}
10003342:	46c0      	nop			; (mov r8, r8)

10003344 <XMC_USIC_CH_TXFIFO_SetInterruptNodePointer>:

void XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                const XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
                                                const uint32_t service_request)
{
10003344:	b580      	push	{r7, lr}
10003346:	b084      	sub	sp, #16
10003348:	af00      	add	r7, sp, #0
1000334a:	60f8      	str	r0, [r7, #12]
1000334c:	607a      	str	r2, [r7, #4]
1000334e:	230b      	movs	r3, #11
10003350:	18fb      	adds	r3, r7, r3
10003352:	1c0a      	adds	r2, r1, #0
10003354:	701a      	strb	r2, [r3, #0]
  channel->TBCTR = (uint32_t)((channel->TBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
10003356:	68fa      	ldr	r2, [r7, #12]
10003358:	2384      	movs	r3, #132	; 0x84
1000335a:	005b      	lsls	r3, r3, #1
1000335c:	58d3      	ldr	r3, [r2, r3]
1000335e:	220b      	movs	r2, #11
10003360:	18ba      	adds	r2, r7, r2
10003362:	7812      	ldrb	r2, [r2, #0]
10003364:	2107      	movs	r1, #7
10003366:	4091      	lsls	r1, r2
10003368:	1c0a      	adds	r2, r1, #0
1000336a:	43d2      	mvns	r2, r2
1000336c:	401a      	ands	r2, r3
                   (service_request << (uint32_t)interrupt_node));
1000336e:	230b      	movs	r3, #11
10003370:	18fb      	adds	r3, r7, r3
10003372:	781b      	ldrb	r3, [r3, #0]
10003374:	6879      	ldr	r1, [r7, #4]
10003376:	4099      	lsls	r1, r3
10003378:	1c0b      	adds	r3, r1, #0

void XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                const XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
                                                const uint32_t service_request)
{
  channel->TBCTR = (uint32_t)((channel->TBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
1000337a:	431a      	orrs	r2, r3
1000337c:	1c11      	adds	r1, r2, #0
1000337e:	68fa      	ldr	r2, [r7, #12]
10003380:	2384      	movs	r3, #132	; 0x84
10003382:	005b      	lsls	r3, r3, #1
10003384:	50d1      	str	r1, [r2, r3]
                   (service_request << (uint32_t)interrupt_node));
}
10003386:	46bd      	mov	sp, r7
10003388:	b004      	add	sp, #16
1000338a:	bd80      	pop	{r7, pc}

1000338c <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>:

void XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                const XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
                                                const uint32_t service_request)
{
1000338c:	b580      	push	{r7, lr}
1000338e:	b084      	sub	sp, #16
10003390:	af00      	add	r7, sp, #0
10003392:	60f8      	str	r0, [r7, #12]
10003394:	607a      	str	r2, [r7, #4]
10003396:	230b      	movs	r3, #11
10003398:	18fb      	adds	r3, r7, r3
1000339a:	1c0a      	adds	r2, r1, #0
1000339c:	701a      	strb	r2, [r3, #0]
  channel->RBCTR = (uint32_t)((channel->RBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
1000339e:	68fa      	ldr	r2, [r7, #12]
100033a0:	2386      	movs	r3, #134	; 0x86
100033a2:	005b      	lsls	r3, r3, #1
100033a4:	58d3      	ldr	r3, [r2, r3]
100033a6:	220b      	movs	r2, #11
100033a8:	18ba      	adds	r2, r7, r2
100033aa:	7812      	ldrb	r2, [r2, #0]
100033ac:	2107      	movs	r1, #7
100033ae:	4091      	lsls	r1, r2
100033b0:	1c0a      	adds	r2, r1, #0
100033b2:	43d2      	mvns	r2, r2
100033b4:	401a      	ands	r2, r3
                   (service_request << (uint32_t)interrupt_node));
100033b6:	230b      	movs	r3, #11
100033b8:	18fb      	adds	r3, r7, r3
100033ba:	781b      	ldrb	r3, [r3, #0]
100033bc:	6879      	ldr	r1, [r7, #4]
100033be:	4099      	lsls	r1, r3
100033c0:	1c0b      	adds	r3, r1, #0

void XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                const XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
                                                const uint32_t service_request)
{
  channel->RBCTR = (uint32_t)((channel->RBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
100033c2:	431a      	orrs	r2, r3
100033c4:	1c11      	adds	r1, r2, #0
100033c6:	68fa      	ldr	r2, [r7, #12]
100033c8:	2386      	movs	r3, #134	; 0x86
100033ca:	005b      	lsls	r3, r3, #1
100033cc:	50d1      	str	r1, [r2, r3]
                   (service_request << (uint32_t)interrupt_node));
}
100033ce:	46bd      	mov	sp, r7
100033d0:	b004      	add	sp, #16
100033d2:	bd80      	pop	{r7, pc}

100033d4 <XMC_USIC_Enable>:

void XMC_USIC_Enable(XMC_USIC_t *const usic)
{
100033d4:	b580      	push	{r7, lr}
100033d6:	b082      	sub	sp, #8
100033d8:	af00      	add	r7, sp, #0
100033da:	6078      	str	r0, [r7, #4]
  if (usic == USIC0)
100033dc:	687b      	ldr	r3, [r7, #4]
100033de:	4a04      	ldr	r2, [pc, #16]	; (100033f0 <XMC_USIC_Enable+0x1c>)
100033e0:	4293      	cmp	r3, r2
100033e2:	d102      	bne.n	100033ea <XMC_USIC_Enable+0x16>
  {
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC0);
100033e4:	2008      	movs	r0, #8
100033e6:	f7ff fb25 	bl	10002a34 <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif  
  else
  {
    XMC_ASSERT("USIC module not available", 0/*Always*/);
  }
}
100033ea:	46bd      	mov	sp, r7
100033ec:	b002      	add	sp, #8
100033ee:	bd80      	pop	{r7, pc}
100033f0:	48000008 	.word	0x48000008

100033f4 <XMC_VADC_GROUP_ExternalMuxControlInit>:
 * \par<b>Related APIs:</b><BR>
 * None
 */
__STATIC_INLINE void XMC_VADC_GROUP_ExternalMuxControlInit(XMC_VADC_GROUP_t *const group_ptr,
                                                           const XMC_VADC_GROUP_EMUXCFG_t emux_cfg)
{
100033f4:	b580      	push	{r7, lr}
100033f6:	b084      	sub	sp, #16
100033f8:	af00      	add	r7, sp, #0
100033fa:	6078      	str	r0, [r7, #4]
100033fc:	6039      	str	r1, [r7, #0]
  uint32_t   emux_config;

  XMC_ASSERT("XMC_VADC_GROUP_ExternalMuxControlInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
100033fe:	1c3b      	adds	r3, r7, #0
10003400:	781b      	ldrb	r3, [r3, #0]
10003402:	075b      	lsls	r3, r3, #29
10003404:	0f5b      	lsrs	r3, r3, #29
10003406:	b2db      	uxtb	r3, r3
10003408:	1c1a      	adds	r2, r3, #0
              ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);
1000340a:	1cbb      	adds	r3, r7, #2
1000340c:	881b      	ldrh	r3, [r3, #0]
1000340e:	059b      	lsls	r3, r3, #22
10003410:	0d9b      	lsrs	r3, r3, #22
10003412:	b29b      	uxth	r3, r3
10003414:	041b      	lsls	r3, r3, #16
{
  uint32_t   emux_config;

  XMC_ASSERT("XMC_VADC_GROUP_ExternalMuxControlInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
10003416:	4313      	orrs	r3, r2
10003418:	60fb      	str	r3, [r7, #12]
              ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);

  group_ptr->EMUXCTR  = emux_config;
1000341a:	687a      	ldr	r2, [r7, #4]
1000341c:	23f8      	movs	r3, #248	; 0xf8
1000341e:	005b      	lsls	r3, r3, #1
10003420:	68f9      	ldr	r1, [r7, #12]
10003422:	50d1      	str	r1, [r2, r3]
  emux_config = ((uint32_t)emux_cfg.emux_coding << (uint32_t)VADC_G_EMUXCTR_EMXCOD_Pos)  |
10003424:	1cfb      	adds	r3, r7, #3
10003426:	781b      	ldrb	r3, [r3, #0]
10003428:	06db      	lsls	r3, r3, #27
1000342a:	0fdb      	lsrs	r3, r3, #31
1000342c:	b2db      	uxtb	r3, r3
1000342e:	071a      	lsls	r2, r3, #28
                ((uint32_t)emux_cfg.emux_mode  << (uint32_t)VADC_G_EMUXCTR_EMUXMODE_Pos)|
10003430:	1cfb      	adds	r3, r7, #3
10003432:	781b      	ldrb	r3, [r3, #0]
10003434:	071b      	lsls	r3, r3, #28
10003436:	0f9b      	lsrs	r3, r3, #30
10003438:	b2db      	uxtb	r3, r3
1000343a:	069b      	lsls	r3, r3, #26

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
              ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);

  group_ptr->EMUXCTR  = emux_config;
  emux_config = ((uint32_t)emux_cfg.emux_coding << (uint32_t)VADC_G_EMUXCTR_EMXCOD_Pos)  |
1000343c:	431a      	orrs	r2, r3
                ((uint32_t)emux_cfg.emux_mode  << (uint32_t)VADC_G_EMUXCTR_EMUXMODE_Pos)|
                ((uint32_t)emux_cfg.stce_usage << (uint32_t)VADC_G_EMUXCTR_EMXST_Pos);
1000343e:	1cfb      	adds	r3, r7, #3
10003440:	781b      	ldrb	r3, [r3, #0]
10003442:	069b      	lsls	r3, r3, #26
10003444:	0fdb      	lsrs	r3, r3, #31
10003446:	b2db      	uxtb	r3, r3
10003448:	075b      	lsls	r3, r3, #29

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
              ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);

  group_ptr->EMUXCTR  = emux_config;
  emux_config = ((uint32_t)emux_cfg.emux_coding << (uint32_t)VADC_G_EMUXCTR_EMXCOD_Pos)  |
1000344a:	4313      	orrs	r3, r2
1000344c:	60fb      	str	r3, [r7, #12]
                ((uint32_t)emux_cfg.emux_mode  << (uint32_t)VADC_G_EMUXCTR_EMUXMODE_Pos)|
                ((uint32_t)emux_cfg.stce_usage << (uint32_t)VADC_G_EMUXCTR_EMXST_Pos);

#if (XMC_VADC_EMUX_CH_SEL_STYLE == 1U)
  emux_config |= ((uint32_t)emux_cfg.emux_channel_select_style << (uint32_t)VADC_G_EMUXCTR_EMXCSS_Pos);
1000344e:	1cfb      	adds	r3, r7, #3
10003450:	781b      	ldrb	r3, [r3, #0]
10003452:	065b      	lsls	r3, r3, #25
10003454:	0fdb      	lsrs	r3, r3, #31
10003456:	b2db      	uxtb	r3, r3
10003458:	079b      	lsls	r3, r3, #30
1000345a:	68fa      	ldr	r2, [r7, #12]
1000345c:	4313      	orrs	r3, r2
1000345e:	60fb      	str	r3, [r7, #12]
#endif
  group_ptr->EMUXCTR  |= (emux_config | ((uint32_t)VADC_G_EMUXCTR_EMXWC_Msk)) ;
10003460:	687a      	ldr	r2, [r7, #4]
10003462:	23f8      	movs	r3, #248	; 0xf8
10003464:	005b      	lsls	r3, r3, #1
10003466:	58d2      	ldr	r2, [r2, r3]
10003468:	68fb      	ldr	r3, [r7, #12]
1000346a:	4313      	orrs	r3, r2
1000346c:	2280      	movs	r2, #128	; 0x80
1000346e:	0612      	lsls	r2, r2, #24
10003470:	431a      	orrs	r2, r3
10003472:	1c11      	adds	r1, r2, #0
10003474:	687a      	ldr	r2, [r7, #4]
10003476:	23f8      	movs	r3, #248	; 0xf8
10003478:	005b      	lsls	r3, r3, #1
1000347a:	50d1      	str	r1, [r2, r3]
}
1000347c:	46bd      	mov	sp, r7
1000347e:	b004      	add	sp, #16
10003480:	bd80      	pop	{r7, pc}
10003482:	46c0      	nop			; (mov r8, r8)

10003484 <XMC_VADC_GROUP_QueueEnableArbitrationSlot>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_QueueDisableArbitrationSlot()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_QueueEnableArbitrationSlot(XMC_VADC_GROUP_t *const group_ptr)
{
10003484:	b580      	push	{r7, lr}
10003486:	b082      	sub	sp, #8
10003488:	af00      	add	r7, sp, #0
1000348a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_QueueEnableArbitrationSlot:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr));
  group_ptr->ARBPR |= (uint32_t)((uint32_t)1 << VADC_G_ARBPR_ASEN0_Pos);
1000348c:	687b      	ldr	r3, [r7, #4]
1000348e:	2284      	movs	r2, #132	; 0x84
10003490:	589b      	ldr	r3, [r3, r2]
10003492:	2280      	movs	r2, #128	; 0x80
10003494:	0452      	lsls	r2, r2, #17
10003496:	431a      	orrs	r2, r3
10003498:	687b      	ldr	r3, [r7, #4]
1000349a:	2184      	movs	r1, #132	; 0x84
1000349c:	505a      	str	r2, [r3, r1]
}
1000349e:	46bd      	mov	sp, r7
100034a0:	b002      	add	sp, #8
100034a2:	bd80      	pop	{r7, pc}

100034a4 <XMC_VADC_GROUP_QueueDisableArbitrationSlot>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_QueueEnableArbitrationSlot()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_QueueDisableArbitrationSlot(XMC_VADC_GROUP_t *const group_ptr)
{
100034a4:	b580      	push	{r7, lr}
100034a6:	b082      	sub	sp, #8
100034a8:	af00      	add	r7, sp, #0
100034aa:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_QueueDisableArbitrationSlot:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr));
  group_ptr->ARBPR &= ~((uint32_t)VADC_G_ARBPR_ASEN0_Msk);
100034ac:	687b      	ldr	r3, [r7, #4]
100034ae:	2284      	movs	r2, #132	; 0x84
100034b0:	589b      	ldr	r3, [r3, r2]
100034b2:	4a04      	ldr	r2, [pc, #16]	; (100034c4 <XMC_VADC_GROUP_QueueDisableArbitrationSlot+0x20>)
100034b4:	401a      	ands	r2, r3
100034b6:	687b      	ldr	r3, [r7, #4]
100034b8:	2184      	movs	r1, #132	; 0x84
100034ba:	505a      	str	r2, [r3, r1]
}
100034bc:	46bd      	mov	sp, r7
100034be:	b002      	add	sp, #8
100034c0:	bd80      	pop	{r7, pc}
100034c2:	46c0      	nop			; (mov r8, r8)
100034c4:	feffffff 	.word	0xfeffffff

100034c8 <XMC_VADC_GLOBAL_EnableModule>:
 * API IMPLEMENTATION
 ********************************************************************************************************************/

/*API to enable the VADC Module*/
void XMC_VADC_GLOBAL_EnableModule(void)
{
100034c8:	b580      	push	{r7, lr}
100034ca:	af00      	add	r7, sp, #0
   * Please refer to the XMC1000 Errata sheet V1.4 released 2014-06 Errata ID : ADC_AI.003 Additonal bit to enable ADC
   * function
   */

#if defined (COMPARATOR)
  COMPARATOR->ORCCTRL = (uint32_t)0xFF;
100034cc:	4b03      	ldr	r3, [pc, #12]	; (100034dc <XMC_VADC_GLOBAL_EnableModule+0x14>)
100034ce:	22ff      	movs	r2, #255	; 0xff
100034d0:	601a      	str	r2, [r3, #0]
#endif

#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_VADC);
100034d2:	2001      	movs	r0, #1
100034d4:	f7ff faae 	bl	10002a34 <XMC_SCU_CLOCK_UngatePeripheralClock>

#if defined(PERIPHERAL_RESET_SUPPORTED)
  /* Reset the Hardware */
  XMC_SCU_RESET_DeassertPeripheralReset((XMC_SCU_PERIPHERAL_RESET_t)XMC_SCU_PERIPHERAL_RESET_VADC );
#endif
}
100034d8:	46bd      	mov	sp, r7
100034da:	bd80      	pop	{r7, pc}
100034dc:	40010500 	.word	0x40010500

100034e0 <XMC_VADC_GLOBAL_Init>:
}


/* API to initialize global resources */
void XMC_VADC_GLOBAL_Init(XMC_VADC_GLOBAL_t *const global_ptr, const XMC_VADC_GLOBAL_CONFIG_t *config)
{
100034e0:	b580      	push	{r7, lr}
100034e2:	b082      	sub	sp, #8
100034e4:	af00      	add	r7, sp, #0
100034e6:	6078      	str	r0, [r7, #4]
100034e8:	6039      	str	r1, [r7, #0]
  uint32_t reg;
#endif
  XMC_ASSERT("XMC_VADC_GLOBAL_Init:Wrong Module Pointer", (global_ptr == VADC))

  /* Enable the VADC module*/
  XMC_VADC_GLOBAL_EnableModule();
100034ea:	f7ff ffed 	bl	100034c8 <XMC_VADC_GLOBAL_EnableModule>

  global_ptr->CLC = (uint32_t)(config->clc);
100034ee:	683b      	ldr	r3, [r7, #0]
100034f0:	695a      	ldr	r2, [r3, #20]
100034f2:	687b      	ldr	r3, [r7, #4]
100034f4:	601a      	str	r2, [r3, #0]

  /* Clock configuration */

#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  global_ptr->GLOBCFG  = (uint32_t)(config->clock_config.globcfg | (uint32_t)(VADC_GLOBCFG_DIVWC_Msk));
100034f6:	683b      	ldr	r3, [r7, #0]
100034f8:	685b      	ldr	r3, [r3, #4]
100034fa:	2280      	movs	r2, #128	; 0x80
100034fc:	0212      	lsls	r2, r2, #8
100034fe:	431a      	orrs	r2, r3
10003500:	687b      	ldr	r3, [r7, #4]
10003502:	2180      	movs	r1, #128	; 0x80
10003504:	505a      	str	r2, [r3, r1]
#endif

  /* ICLASS-0 configuration */
  global_ptr->GLOBICLASS[0] = (uint32_t)(config->class0.globiclass);
10003506:	683b      	ldr	r3, [r7, #0]
10003508:	689a      	ldr	r2, [r3, #8]
1000350a:	687b      	ldr	r3, [r7, #4]
1000350c:	21a0      	movs	r1, #160	; 0xa0
1000350e:	505a      	str	r2, [r3, r1]

  /* ICLASS-1 configuration */
  global_ptr->GLOBICLASS[1] = (uint32_t)(config->class1.globiclass);
10003510:	683b      	ldr	r3, [r7, #0]
10003512:	68da      	ldr	r2, [r3, #12]
10003514:	687b      	ldr	r3, [r7, #4]
10003516:	21a4      	movs	r1, #164	; 0xa4
10003518:	505a      	str	r2, [r3, r1]


  /*Result generation related configuration */
  global_ptr->GLOBRCR = (uint32_t)(config->globrcr);
1000351a:	683b      	ldr	r3, [r7, #0]
1000351c:	6919      	ldr	r1, [r3, #16]
1000351e:	687a      	ldr	r2, [r7, #4]
10003520:	23a0      	movs	r3, #160	; 0xa0
10003522:	009b      	lsls	r3, r3, #2
10003524:	50d1      	str	r1, [r2, r3]

#if (XMC_VADC_BOUNDARY_AVAILABLE == 1U)

  /* Boundaries */
  global_ptr->GLOBBOUND = (uint32_t)(config->globbound);
10003526:	683b      	ldr	r3, [r7, #0]
10003528:	681a      	ldr	r2, [r3, #0]
1000352a:	687b      	ldr	r3, [r7, #4]
1000352c:	21b8      	movs	r1, #184	; 0xb8
1000352e:	505a      	str	r2, [r3, r1]

  /* From the Errata sheet of XMC1100 V1.7*/
  XMC_VADC_CONV_ENABLE_FOR_XMC11 = 1U;
#endif

}
10003530:	46bd      	mov	sp, r7
10003532:	b002      	add	sp, #8
10003534:	bd80      	pop	{r7, pc}
10003536:	46c0      	nop			; (mov r8, r8)

10003538 <XMC_VADC_GLOBAL_StartupCalibration>:
#endif
}

/* API to enable startup calibration feature */
void XMC_VADC_GLOBAL_StartupCalibration(XMC_VADC_GLOBAL_t *const global_ptr)
{
10003538:	b580      	push	{r7, lr}
1000353a:	b084      	sub	sp, #16
1000353c:	af00      	add	r7, sp, #0
1000353e:	6078      	str	r0, [r7, #4]
  VADC_G_TypeDef *group_ptr;
#endif
  
  XMC_ASSERT("XMC_VADC_GLOBAL_StartupCalibration:Wrong Module Pointer", (global_ptr == VADC))

  global_ptr->GLOBCFG |= (uint32_t)VADC_GLOBCFG_SUCAL_Msk;
10003540:	687b      	ldr	r3, [r7, #4]
10003542:	2280      	movs	r2, #128	; 0x80
10003544:	589b      	ldr	r3, [r3, r2]
10003546:	2280      	movs	r2, #128	; 0x80
10003548:	0612      	lsls	r2, r2, #24
1000354a:	431a      	orrs	r2, r3
1000354c:	687b      	ldr	r3, [r7, #4]
1000354e:	2180      	movs	r1, #128	; 0x80
10003550:	505a      	str	r2, [r3, r1]

#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  /* Loop until all active groups finish calibration */
  for(i=0U; i<XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
10003552:	230f      	movs	r3, #15
10003554:	18fb      	adds	r3, r7, r3
10003556:	2200      	movs	r2, #0
10003558:	701a      	strb	r2, [r3, #0]
1000355a:	e01c      	b.n	10003596 <XMC_VADC_GLOBAL_StartupCalibration+0x5e>
  {
    group_ptr = g_xmc_vadc_group_array[i];
1000355c:	230f      	movs	r3, #15
1000355e:	18fb      	adds	r3, r7, r3
10003560:	781a      	ldrb	r2, [r3, #0]
10003562:	4b11      	ldr	r3, [pc, #68]	; (100035a8 <XMC_VADC_GLOBAL_StartupCalibration+0x70>)
10003564:	0092      	lsls	r2, r2, #2
10003566:	58d3      	ldr	r3, [r2, r3]
10003568:	60bb      	str	r3, [r7, #8]
    if ( (group_ptr->ARBCFG) & (uint32_t)VADC_G_ARBCFG_ANONS_Msk)
1000356a:	68bb      	ldr	r3, [r7, #8]
1000356c:	2280      	movs	r2, #128	; 0x80
1000356e:	589a      	ldr	r2, [r3, r2]
10003570:	23c0      	movs	r3, #192	; 0xc0
10003572:	029b      	lsls	r3, r3, #10
10003574:	4013      	ands	r3, r2
10003576:	d007      	beq.n	10003588 <XMC_VADC_GLOBAL_StartupCalibration+0x50>
    {
      /* This group is active. Loop until it finishes calibration */
      while((group_ptr->ARBCFG) & (uint32_t)VADC_G_ARBCFG_CAL_Msk)
10003578:	46c0      	nop			; (mov r8, r8)
1000357a:	68bb      	ldr	r3, [r7, #8]
1000357c:	2280      	movs	r2, #128	; 0x80
1000357e:	589a      	ldr	r2, [r3, r2]
10003580:	2380      	movs	r3, #128	; 0x80
10003582:	055b      	lsls	r3, r3, #21
10003584:	4013      	ands	r3, r2
10003586:	d1f8      	bne.n	1000357a <XMC_VADC_GLOBAL_StartupCalibration+0x42>

  global_ptr->GLOBCFG |= (uint32_t)VADC_GLOBCFG_SUCAL_Msk;

#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  /* Loop until all active groups finish calibration */
  for(i=0U; i<XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
10003588:	230f      	movs	r3, #15
1000358a:	18fb      	adds	r3, r7, r3
1000358c:	781a      	ldrb	r2, [r3, #0]
1000358e:	230f      	movs	r3, #15
10003590:	18fb      	adds	r3, r7, r3
10003592:	3201      	adds	r2, #1
10003594:	701a      	strb	r2, [r3, #0]
10003596:	230f      	movs	r3, #15
10003598:	18fb      	adds	r3, r7, r3
1000359a:	781b      	ldrb	r3, [r3, #0]
1000359c:	2b01      	cmp	r3, #1
1000359e:	d9dd      	bls.n	1000355c <XMC_VADC_GLOBAL_StartupCalibration+0x24>
         XMC_VADC_SHS_START_UP_CAL_ACTIVE )
  {
    /* NOP */
  }
#endif
}
100035a0:	46bd      	mov	sp, r7
100035a2:	b004      	add	sp, #16
100035a4:	bd80      	pop	{r7, pc}
100035a6:	46c0      	nop			; (mov r8, r8)
100035a8:	10009588 	.word	0x10009588

100035ac <XMC_VADC_GROUP_Init>:
}

/* API to initialize an instance of group of VADC hardware */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)  
void XMC_VADC_GROUP_Init( XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_GROUP_CONFIG_t *config)
{
100035ac:	b580      	push	{r7, lr}
100035ae:	b082      	sub	sp, #8
100035b0:	af00      	add	r7, sp, #0
100035b2:	6078      	str	r0, [r7, #4]
100035b4:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_VADC_GROUP_Init:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  /* Program the input classes */
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class0, XMC_VADC_GROUP_CONV_STD, 0U);
100035b6:	687a      	ldr	r2, [r7, #4]
100035b8:	683b      	ldr	r3, [r7, #0]
100035ba:	685b      	ldr	r3, [r3, #4]
100035bc:	1c10      	adds	r0, r2, #0
100035be:	1c19      	adds	r1, r3, #0
100035c0:	2200      	movs	r2, #0
100035c2:	2300      	movs	r3, #0
100035c4:	f000 f830 	bl	10003628 <XMC_VADC_GROUP_InputClassInit>
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class0, XMC_VADC_GROUP_CONV_EMUX, 0U);
100035c8:	687a      	ldr	r2, [r7, #4]
100035ca:	683b      	ldr	r3, [r7, #0]
100035cc:	685b      	ldr	r3, [r3, #4]
100035ce:	1c10      	adds	r0, r2, #0
100035d0:	1c19      	adds	r1, r3, #0
100035d2:	2201      	movs	r2, #1
100035d4:	2300      	movs	r3, #0
100035d6:	f000 f827 	bl	10003628 <XMC_VADC_GROUP_InputClassInit>
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class1, XMC_VADC_GROUP_CONV_STD, 1U);
100035da:	687a      	ldr	r2, [r7, #4]
100035dc:	683b      	ldr	r3, [r7, #0]
100035de:	689b      	ldr	r3, [r3, #8]
100035e0:	1c10      	adds	r0, r2, #0
100035e2:	1c19      	adds	r1, r3, #0
100035e4:	2200      	movs	r2, #0
100035e6:	2301      	movs	r3, #1
100035e8:	f000 f81e 	bl	10003628 <XMC_VADC_GROUP_InputClassInit>
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class1, XMC_VADC_GROUP_CONV_EMUX, 1U);
100035ec:	687a      	ldr	r2, [r7, #4]
100035ee:	683b      	ldr	r3, [r7, #0]
100035f0:	689b      	ldr	r3, [r3, #8]
100035f2:	1c10      	adds	r0, r2, #0
100035f4:	1c19      	adds	r1, r3, #0
100035f6:	2201      	movs	r2, #1
100035f8:	2301      	movs	r3, #1
100035fa:	f000 f815 	bl	10003628 <XMC_VADC_GROUP_InputClassInit>

  group_ptr->ARBCFG = config->g_arbcfg;
100035fe:	683b      	ldr	r3, [r7, #0]
10003600:	691a      	ldr	r2, [r3, #16]
10003602:	687b      	ldr	r3, [r7, #4]
10003604:	2180      	movs	r1, #128	; 0x80
10003606:	505a      	str	r2, [r3, r1]

  group_ptr->BOUND = config->g_bound;
10003608:	683b      	ldr	r3, [r7, #0]
1000360a:	68da      	ldr	r2, [r3, #12]
1000360c:	687b      	ldr	r3, [r7, #4]
1000360e:	21b8      	movs	r1, #184	; 0xb8
10003610:	505a      	str	r2, [r3, r1]

  /* External mux configuration */
  XMC_VADC_GROUP_ExternalMuxControlInit(group_ptr,config->emux_config);
10003612:	687a      	ldr	r2, [r7, #4]
10003614:	683b      	ldr	r3, [r7, #0]
10003616:	681b      	ldr	r3, [r3, #0]
10003618:	1c10      	adds	r0, r2, #0
1000361a:	1c19      	adds	r1, r3, #0
1000361c:	f7ff feea 	bl	100033f4 <XMC_VADC_GROUP_ExternalMuxControlInit>

}
10003620:	46bd      	mov	sp, r7
10003622:	b002      	add	sp, #8
10003624:	bd80      	pop	{r7, pc}
10003626:	46c0      	nop			; (mov r8, r8)

10003628 <XMC_VADC_GROUP_InputClassInit>:

/* API to program conversion characteristics */
void XMC_VADC_GROUP_InputClassInit(XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_GROUP_CLASS_t config,
                                          const XMC_VADC_GROUP_CONV_t conv_type, const uint32_t set_num)
{
10003628:	b580      	push	{r7, lr}
1000362a:	b08c      	sub	sp, #48	; 0x30
1000362c:	af00      	add	r7, sp, #0
1000362e:	60f8      	str	r0, [r7, #12]
10003630:	60b9      	str	r1, [r7, #8]
10003632:	603b      	str	r3, [r7, #0]
10003634:	1dfb      	adds	r3, r7, #7
10003636:	701a      	strb	r2, [r3, #0]

  /* 
   * Obtain the mask and position macros of the parameters based on what is being requested - Standard channels vs
   * external mux channels.
   */
  if (XMC_VADC_GROUP_CONV_STD == conv_type)
10003638:	1dfb      	adds	r3, r7, #7
1000363a:	781b      	ldrb	r3, [r3, #0]
1000363c:	2b00      	cmp	r3, #0
1000363e:	d119      	bne.n	10003674 <XMC_VADC_GROUP_InputClassInit+0x4c>
  {
    conv_mode_pos    = (uint32_t) VADC_G_ICLASS_CMS_Pos;
10003640:	2308      	movs	r3, #8
10003642:	62fb      	str	r3, [r7, #44]	; 0x2c
    conv_mode_mask   = (uint32_t) VADC_G_ICLASS_CMS_Msk;
10003644:	23e0      	movs	r3, #224	; 0xe0
10003646:	00db      	lsls	r3, r3, #3
10003648:	627b      	str	r3, [r7, #36]	; 0x24
    sample_time_pos  = (uint32_t) VADC_G_ICLASS_STCS_Pos;
1000364a:	2300      	movs	r3, #0
1000364c:	62bb      	str	r3, [r7, #40]	; 0x28
    sample_time_mask = (uint32_t) VADC_G_ICLASS_STCS_Msk;
1000364e:	231f      	movs	r3, #31
10003650:	623b      	str	r3, [r7, #32]
    sample_time      = (uint32_t) config.sample_time_std_conv;
10003652:	2308      	movs	r3, #8
10003654:	18fb      	adds	r3, r7, r3
10003656:	781b      	ldrb	r3, [r3, #0]
10003658:	06db      	lsls	r3, r3, #27
1000365a:	0edb      	lsrs	r3, r3, #27
1000365c:	b2db      	uxtb	r3, r3
1000365e:	61fb      	str	r3, [r7, #28]
    conv_mode        = (XMC_VADC_CONVMODE_t)config.conversion_mode_standard;
10003660:	2309      	movs	r3, #9
10003662:	18fb      	adds	r3, r7, r3
10003664:	781b      	ldrb	r3, [r3, #0]
10003666:	075b      	lsls	r3, r3, #29
10003668:	0f5b      	lsrs	r3, r3, #29
1000366a:	b2da      	uxtb	r2, r3
1000366c:	231b      	movs	r3, #27
1000366e:	18fb      	adds	r3, r7, r3
10003670:	701a      	strb	r2, [r3, #0]
10003672:	e019      	b.n	100036a8 <XMC_VADC_GROUP_InputClassInit+0x80>
  }
  else
  {
    conv_mode_pos    = (uint32_t) VADC_G_ICLASS_CME_Pos;
10003674:	2318      	movs	r3, #24
10003676:	62fb      	str	r3, [r7, #44]	; 0x2c
    conv_mode_mask   = (uint32_t) VADC_G_ICLASS_CME_Msk;
10003678:	23e0      	movs	r3, #224	; 0xe0
1000367a:	04db      	lsls	r3, r3, #19
1000367c:	627b      	str	r3, [r7, #36]	; 0x24
    sample_time_pos  = (uint32_t) VADC_G_ICLASS_STCE_Pos;
1000367e:	2310      	movs	r3, #16
10003680:	62bb      	str	r3, [r7, #40]	; 0x28
    sample_time_mask = (uint32_t) VADC_G_ICLASS_STCE_Msk;
10003682:	23f8      	movs	r3, #248	; 0xf8
10003684:	035b      	lsls	r3, r3, #13
10003686:	623b      	str	r3, [r7, #32]
    sample_time      = (uint32_t) config.sampling_phase_emux_channel;
10003688:	230a      	movs	r3, #10
1000368a:	18fb      	adds	r3, r7, r3
1000368c:	781b      	ldrb	r3, [r3, #0]
1000368e:	06db      	lsls	r3, r3, #27
10003690:	0edb      	lsrs	r3, r3, #27
10003692:	b2db      	uxtb	r3, r3
10003694:	61fb      	str	r3, [r7, #28]
    conv_mode        = (XMC_VADC_CONVMODE_t)config.conversion_mode_emux;
10003696:	230b      	movs	r3, #11
10003698:	18fb      	adds	r3, r7, r3
1000369a:	781b      	ldrb	r3, [r3, #0]
1000369c:	075b      	lsls	r3, r3, #29
1000369e:	0f5b      	lsrs	r3, r3, #29
100036a0:	b2da      	uxtb	r2, r3
100036a2:	231b      	movs	r3, #27
100036a4:	18fb      	adds	r3, r7, r3
100036a6:	701a      	strb	r2, [r3, #0]
  }

  /* Determine the class */
  conv_class  = group_ptr->ICLASS[set_num];
100036a8:	68fb      	ldr	r3, [r7, #12]
100036aa:	683a      	ldr	r2, [r7, #0]
100036ac:	3228      	adds	r2, #40	; 0x28
100036ae:	0092      	lsls	r2, r2, #2
100036b0:	58d3      	ldr	r3, [r2, r3]
100036b2:	617b      	str	r3, [r7, #20]

  /* Program the class register */
  conv_class &= ~(conv_mode_mask);
100036b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100036b6:	43da      	mvns	r2, r3
100036b8:	697b      	ldr	r3, [r7, #20]
100036ba:	4013      	ands	r3, r2
100036bc:	617b      	str	r3, [r7, #20]
  conv_class |= (uint32_t)((uint32_t) conv_mode << conv_mode_pos);
100036be:	231b      	movs	r3, #27
100036c0:	18fb      	adds	r3, r7, r3
100036c2:	781a      	ldrb	r2, [r3, #0]
100036c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
100036c6:	409a      	lsls	r2, r3
100036c8:	1c13      	adds	r3, r2, #0
100036ca:	697a      	ldr	r2, [r7, #20]
100036cc:	4313      	orrs	r3, r2
100036ce:	617b      	str	r3, [r7, #20]
  conv_class &= ~(sample_time_mask);
100036d0:	6a3b      	ldr	r3, [r7, #32]
100036d2:	43da      	mvns	r2, r3
100036d4:	697b      	ldr	r3, [r7, #20]
100036d6:	4013      	ands	r3, r2
100036d8:	617b      	str	r3, [r7, #20]
  conv_class |= (uint32_t)(sample_time <<  sample_time_pos);
100036da:	6abb      	ldr	r3, [r7, #40]	; 0x28
100036dc:	69fa      	ldr	r2, [r7, #28]
100036de:	409a      	lsls	r2, r3
100036e0:	1c13      	adds	r3, r2, #0
100036e2:	697a      	ldr	r2, [r7, #20]
100036e4:	4313      	orrs	r3, r2
100036e6:	617b      	str	r3, [r7, #20]
  group_ptr->ICLASS[set_num] = conv_class;
100036e8:	68fb      	ldr	r3, [r7, #12]
100036ea:	683a      	ldr	r2, [r7, #0]
100036ec:	3228      	adds	r2, #40	; 0x28
100036ee:	0092      	lsls	r2, r2, #2
100036f0:	6979      	ldr	r1, [r7, #20]
100036f2:	50d1      	str	r1, [r2, r3]
}
100036f4:	46bd      	mov	sp, r7
100036f6:	b00c      	add	sp, #48	; 0x30
100036f8:	bd80      	pop	{r7, pc}
100036fa:	46c0      	nop			; (mov r8, r8)

100036fc <XMC_VADC_GROUP_SetPowerMode>:

/* API which sets the power mode of analog converter of a VADC group */
void XMC_VADC_GROUP_SetPowerMode(XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_GROUP_POWERMODE_t power_mode)
{
100036fc:	b580      	push	{r7, lr}
100036fe:	b084      	sub	sp, #16
10003700:	af00      	add	r7, sp, #0
10003702:	6078      	str	r0, [r7, #4]
10003704:	1c0a      	adds	r2, r1, #0
10003706:	1cfb      	adds	r3, r7, #3
10003708:	701a      	strb	r2, [r3, #0]
  uint32_t arbcfg;

  XMC_ASSERT("XMC_VADC_GROUP_SetPowerMode:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_SetPowerMode:Wrong Power Mode", (power_mode <= XMC_VADC_GROUP_POWERMODE_NORMAL))

  arbcfg = group_ptr->ARBCFG;
1000370a:	687b      	ldr	r3, [r7, #4]
1000370c:	2280      	movs	r2, #128	; 0x80
1000370e:	589b      	ldr	r3, [r3, r2]
10003710:	60fb      	str	r3, [r7, #12]

  arbcfg &= ~((uint32_t)VADC_G_ARBCFG_ANONC_Msk);
10003712:	68fb      	ldr	r3, [r7, #12]
10003714:	2203      	movs	r2, #3
10003716:	4393      	bics	r3, r2
10003718:	60fb      	str	r3, [r7, #12]
  arbcfg |= (uint32_t)power_mode;
1000371a:	1cfb      	adds	r3, r7, #3
1000371c:	781b      	ldrb	r3, [r3, #0]
1000371e:	68fa      	ldr	r2, [r7, #12]
10003720:	4313      	orrs	r3, r2
10003722:	60fb      	str	r3, [r7, #12]

  group_ptr->ARBCFG = arbcfg;
10003724:	687b      	ldr	r3, [r7, #4]
10003726:	2180      	movs	r1, #128	; 0x80
10003728:	68fa      	ldr	r2, [r7, #12]
1000372a:	505a      	str	r2, [r3, r1]
}
1000372c:	46bd      	mov	sp, r7
1000372e:	b004      	add	sp, #16
10003730:	bd80      	pop	{r7, pc}
10003732:	46c0      	nop			; (mov r8, r8)

10003734 <XMC_VADC_GROUP_SetSyncSlave>:

/* API which programs a group as a slave group during sync conversions */
void XMC_VADC_GROUP_SetSyncSlave(XMC_VADC_GROUP_t *const group_ptr, uint32_t master_grp, uint32_t slave_grp)
{
10003734:	b580      	push	{r7, lr}
10003736:	b086      	sub	sp, #24
10003738:	af00      	add	r7, sp, #0
1000373a:	60f8      	str	r0, [r7, #12]
1000373c:	60b9      	str	r1, [r7, #8]
1000373e:	607a      	str	r2, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_SetSyncSlave:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  
  #if (XMC_VADC_MULTIPLE_SLAVEGROUPS == 1U )

  /* Determine the coding of SYNCTR */
  if (slave_grp > master_grp)
10003740:	687a      	ldr	r2, [r7, #4]
10003742:	68bb      	ldr	r3, [r7, #8]
10003744:	429a      	cmp	r2, r3
10003746:	d902      	bls.n	1000374e <XMC_VADC_GROUP_SetSyncSlave+0x1a>
  {
    master_grp = master_grp + 1U;
10003748:	68bb      	ldr	r3, [r7, #8]
1000374a:	3301      	adds	r3, #1
1000374c:	60bb      	str	r3, [r7, #8]
  }
  #endif
  
  /* Program SYNCTR */
  synctr = group_ptr->SYNCTR;
1000374e:	68fb      	ldr	r3, [r7, #12]
10003750:	22c0      	movs	r2, #192	; 0xc0
10003752:	589b      	ldr	r3, [r3, r2]
10003754:	617b      	str	r3, [r7, #20]
  synctr   &= ~((uint32_t)VADC_G_SYNCTR_STSEL_Msk);
10003756:	697b      	ldr	r3, [r7, #20]
10003758:	2203      	movs	r2, #3
1000375a:	4393      	bics	r3, r2
1000375c:	617b      	str	r3, [r7, #20]
  synctr   |= master_grp;
1000375e:	697a      	ldr	r2, [r7, #20]
10003760:	68bb      	ldr	r3, [r7, #8]
10003762:	4313      	orrs	r3, r2
10003764:	617b      	str	r3, [r7, #20]
  group_ptr->SYNCTR = synctr;
10003766:	68fb      	ldr	r3, [r7, #12]
10003768:	21c0      	movs	r1, #192	; 0xc0
1000376a:	697a      	ldr	r2, [r7, #20]
1000376c:	505a      	str	r2, [r3, r1]
}
1000376e:	46bd      	mov	sp, r7
10003770:	b006      	add	sp, #24
10003772:	bd80      	pop	{r7, pc}

10003774 <XMC_VADC_GROUP_SetSyncMaster>:

/* API which programs a group as a master group during sync conversions */
void XMC_VADC_GROUP_SetSyncMaster(XMC_VADC_GROUP_t *const group_ptr)
{
10003774:	b580      	push	{r7, lr}
10003776:	b084      	sub	sp, #16
10003778:	af00      	add	r7, sp, #0
1000377a:	6078      	str	r0, [r7, #4]
  uint32_t synctr;

  XMC_ASSERT("XMC_VADC_GROUP_SetSyncMaster:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  synctr = group_ptr->SYNCTR;
1000377c:	687b      	ldr	r3, [r7, #4]
1000377e:	22c0      	movs	r2, #192	; 0xc0
10003780:	589b      	ldr	r3, [r3, r2]
10003782:	60fb      	str	r3, [r7, #12]
  synctr   &= ~((uint32_t)VADC_G_SYNCTR_STSEL_Msk);
10003784:	68fb      	ldr	r3, [r7, #12]
10003786:	2203      	movs	r2, #3
10003788:	4393      	bics	r3, r2
1000378a:	60fb      	str	r3, [r7, #12]
  group_ptr->SYNCTR = synctr;
1000378c:	687b      	ldr	r3, [r7, #4]
1000378e:	21c0      	movs	r1, #192	; 0xc0
10003790:	68fa      	ldr	r2, [r7, #12]
10003792:	505a      	str	r2, [r3, r1]
}
10003794:	46bd      	mov	sp, r7
10003796:	b004      	add	sp, #16
10003798:	bd80      	pop	{r7, pc}
1000379a:	46c0      	nop			; (mov r8, r8)

1000379c <XMC_VADC_GROUP_CheckSlaveReadiness>:

/* API to enable checking of readiness of slaves before a synchronous conversion request is issued */
void XMC_VADC_GROUP_CheckSlaveReadiness(XMC_VADC_GROUP_t *const group_ptr, uint32_t slave_group)
{
1000379c:	b580      	push	{r7, lr}
1000379e:	b082      	sub	sp, #8
100037a0:	af00      	add	r7, sp, #0
100037a2:	6078      	str	r0, [r7, #4]
100037a4:	6039      	str	r1, [r7, #0]
    ready_pos = (uint8_t)VADC_G_SYNCTR_EVALR3_Pos;
  }

  group_ptr->SYNCTR |= (uint32_t)((uint32_t)1 << ready_pos);
#else
  group_ptr->SYNCTR |= ((uint32_t)VADC_G_SYNCTR_EVALR1_Msk);
100037a6:	687b      	ldr	r3, [r7, #4]
100037a8:	22c0      	movs	r2, #192	; 0xc0
100037aa:	589b      	ldr	r3, [r3, r2]
100037ac:	2210      	movs	r2, #16
100037ae:	431a      	orrs	r2, r3
100037b0:	687b      	ldr	r3, [r7, #4]
100037b2:	21c0      	movs	r1, #192	; 0xc0
100037b4:	505a      	str	r2, [r3, r1]
#endif
}
100037b6:	46bd      	mov	sp, r7
100037b8:	b002      	add	sp, #8
100037ba:	bd80      	pop	{r7, pc}

100037bc <XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode>:
  shs_ptr->CALCTR |=  (uint32_t) ((uint32_t)config->calibration_order << SHS_CALCTR_CALORD_Pos);
}

/* API to enable the accelerated mode of conversion */
void XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode(XMC_VADC_GLOBAL_SHS_t *const shs_ptr, XMC_VADC_GROUP_INDEX_t group_num)
{
100037bc:	b580      	push	{r7, lr}
100037be:	b082      	sub	sp, #8
100037c0:	af00      	add	r7, sp, #0
100037c2:	6078      	str	r0, [r7, #4]
100037c4:	1c0a      	adds	r2, r1, #0
100037c6:	1cfb      	adds	r3, r7, #3
100037c8:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode:Wrong SHS Pointer",
             (shs_ptr == (XMC_VADC_GLOBAL_SHS_t*)(void*)SHS0))
  XMC_ASSERT("XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode:Wrong Index number",(group_num <= XMC_VADC_GROUP_INDEX_1))

  /* Set the converted to Accelerated mode from compatible mode*/
  if (group_num == XMC_VADC_GROUP_INDEX_0 )
100037ca:	1cfb      	adds	r3, r7, #3
100037cc:	781b      	ldrb	r3, [r3, #0]
100037ce:	2b00      	cmp	r3, #0
100037d0:	d108      	bne.n	100037e4 <XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode+0x28>
  {
    shs_ptr->TIMCFG0 |= (uint32_t)SHS_TIMCFG0_AT_Msk;
100037d2:	687b      	ldr	r3, [r7, #4]
100037d4:	2280      	movs	r2, #128	; 0x80
100037d6:	589b      	ldr	r3, [r3, r2]
100037d8:	2201      	movs	r2, #1
100037da:	431a      	orrs	r2, r3
100037dc:	687b      	ldr	r3, [r7, #4]
100037de:	2180      	movs	r1, #128	; 0x80
100037e0:	505a      	str	r2, [r3, r1]
100037e2:	e00b      	b.n	100037fc <XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode+0x40>
  }
  else if (group_num == XMC_VADC_GROUP_INDEX_1 )
100037e4:	1cfb      	adds	r3, r7, #3
100037e6:	781b      	ldrb	r3, [r3, #0]
100037e8:	2b01      	cmp	r3, #1
100037ea:	d107      	bne.n	100037fc <XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode+0x40>
  {
    shs_ptr->TIMCFG1 |= (uint32_t)SHS_TIMCFG1_AT_Msk;
100037ec:	687b      	ldr	r3, [r7, #4]
100037ee:	2284      	movs	r2, #132	; 0x84
100037f0:	589b      	ldr	r3, [r3, r2]
100037f2:	2201      	movs	r2, #1
100037f4:	431a      	orrs	r2, r3
100037f6:	687b      	ldr	r3, [r7, #4]
100037f8:	2184      	movs	r1, #132	; 0x84
100037fa:	505a      	str	r2, [r3, r1]
  }
  else
  {
    /* for MISRA*/
  }
}
100037fc:	46bd      	mov	sp, r7
100037fe:	b002      	add	sp, #8
10003800:	bd80      	pop	{r7, pc}
10003802:	46c0      	nop			; (mov r8, r8)

10003804 <XMC_VADC_GROUP_QueueInit>:
}

#if (XMC_VADC_QUEUE_AVAILABLE == 1U)  
/* API to initialize queue request source */
void XMC_VADC_GROUP_QueueInit(XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_QUEUE_CONFIG_t *config)
{
10003804:	b580      	push	{r7, lr}
10003806:	b084      	sub	sp, #16
10003808:	af00      	add	r7, sp, #0
1000380a:	6078      	str	r0, [r7, #4]
1000380c:	6039      	str	r1, [r7, #0]
  uint32_t          reg;

  XMC_ASSERT("XMC_VADC_GROUP_QueueInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  /* Disable arbitration slot of the queue request source */
  XMC_VADC_GROUP_QueueDisableArbitrationSlot(group_ptr);
1000380e:	687b      	ldr	r3, [r7, #4]
10003810:	1c18      	adds	r0, r3, #0
10003812:	f7ff fe47 	bl	100034a4 <XMC_VADC_GROUP_QueueDisableArbitrationSlot>
  
  reg = group_ptr->ARBPR;
10003816:	687b      	ldr	r3, [r7, #4]
10003818:	2284      	movs	r2, #132	; 0x84
1000381a:	589b      	ldr	r3, [r3, r2]
1000381c:	60fb      	str	r3, [r7, #12]

  /* Request Source priority */
  reg &= ~((uint32_t)VADC_G_ARBPR_PRIO0_Msk);
1000381e:	68fb      	ldr	r3, [r7, #12]
10003820:	2203      	movs	r2, #3
10003822:	4393      	bics	r3, r2
10003824:	60fb      	str	r3, [r7, #12]
  reg |= (uint32_t) ((uint32_t)config->req_src_priority << VADC_G_ARBPR_PRIO0_Pos);
10003826:	683b      	ldr	r3, [r7, #0]
10003828:	781b      	ldrb	r3, [r3, #0]
1000382a:	071b      	lsls	r3, r3, #28
1000382c:	0f9b      	lsrs	r3, r3, #30
1000382e:	b2db      	uxtb	r3, r3
10003830:	1c1a      	adds	r2, r3, #0
10003832:	68fb      	ldr	r3, [r7, #12]
10003834:	4313      	orrs	r3, r2
10003836:	60fb      	str	r3, [r7, #12]

  /* Conversion Start mode */
  if (XMC_VADC_STARTMODE_WFS != (XMC_VADC_STARTMODE_t)config->conv_start_mode)
10003838:	683b      	ldr	r3, [r7, #0]
1000383a:	781b      	ldrb	r3, [r3, #0]
1000383c:	2203      	movs	r2, #3
1000383e:	4013      	ands	r3, r2
10003840:	b2db      	uxtb	r3, r3
10003842:	2b00      	cmp	r3, #0
10003844:	d003      	beq.n	1000384e <XMC_VADC_GROUP_QueueInit+0x4a>
  {
    reg |= (uint32_t)(VADC_G_ARBPR_CSM0_Msk);
10003846:	68fb      	ldr	r3, [r7, #12]
10003848:	2208      	movs	r2, #8
1000384a:	4313      	orrs	r3, r2
1000384c:	60fb      	str	r3, [r7, #12]
  }

  group_ptr->ARBPR = reg;
1000384e:	687b      	ldr	r3, [r7, #4]
10003850:	2184      	movs	r1, #132	; 0x84
10003852:	68fa      	ldr	r2, [r7, #12]
10003854:	505a      	str	r2, [r3, r1]


  group_ptr->QCTRL0 = (uint32_t)((config->qctrl0)|(uint32_t)(VADC_G_QCTRL0_XTWC_Msk)|
10003856:	683b      	ldr	r3, [r7, #0]
10003858:	685b      	ldr	r3, [r3, #4]
1000385a:	4a15      	ldr	r2, [pc, #84]	; (100038b0 <XMC_VADC_GROUP_QueueInit+0xac>)
1000385c:	431a      	orrs	r2, r3
1000385e:	1c11      	adds	r1, r2, #0
10003860:	687a      	ldr	r2, [r7, #4]
10003862:	2380      	movs	r3, #128	; 0x80
10003864:	005b      	lsls	r3, r3, #1
10003866:	50d1      	str	r1, [r2, r3]
                                                    (uint32_t)(VADC_G_QCTRL0_TMWC_Msk)|
                                                    (uint32_t)(VADC_G_QCTRL0_GTWC_Msk));

  /* Gating mode */
  group_ptr->QMR0 = ((uint32_t)(config->qmr0) | (uint32_t)((uint32_t)XMC_VADC_GATEMODE_IGNORE << VADC_G_QMR0_ENGT_Pos));
10003868:	683b      	ldr	r3, [r7, #0]
1000386a:	689b      	ldr	r3, [r3, #8]
1000386c:	2201      	movs	r2, #1
1000386e:	431a      	orrs	r2, r3
10003870:	1c11      	adds	r1, r2, #0
10003872:	687a      	ldr	r2, [r7, #4]
10003874:	2382      	movs	r3, #130	; 0x82
10003876:	005b      	lsls	r3, r3, #1
10003878:	50d1      	str	r1, [r2, r3]

  if (XMC_VADC_STARTMODE_CNR == (XMC_VADC_STARTMODE_t)(config->conv_start_mode) )
1000387a:	683b      	ldr	r3, [r7, #0]
1000387c:	781b      	ldrb	r3, [r3, #0]
1000387e:	2203      	movs	r2, #3
10003880:	4013      	ands	r3, r2
10003882:	b2db      	uxtb	r3, r3
10003884:	2b02      	cmp	r3, #2
10003886:	d10b      	bne.n	100038a0 <XMC_VADC_GROUP_QueueInit+0x9c>
  {
    group_ptr->QMR0 |= (uint32_t)((uint32_t)1 << VADC_G_QMR0_RPTDIS_Pos);
10003888:	687a      	ldr	r2, [r7, #4]
1000388a:	2382      	movs	r3, #130	; 0x82
1000388c:	005b      	lsls	r3, r3, #1
1000388e:	58d3      	ldr	r3, [r2, r3]
10003890:	2280      	movs	r2, #128	; 0x80
10003892:	0252      	lsls	r2, r2, #9
10003894:	431a      	orrs	r2, r3
10003896:	1c11      	adds	r1, r2, #0
10003898:	687a      	ldr	r2, [r7, #4]
1000389a:	2382      	movs	r3, #130	; 0x82
1000389c:	005b      	lsls	r3, r3, #1
1000389e:	50d1      	str	r1, [r2, r3]
  }
  /* Enable arbitration slot for the queue request source */
  XMC_VADC_GROUP_QueueEnableArbitrationSlot(group_ptr);
100038a0:	687b      	ldr	r3, [r7, #4]
100038a2:	1c18      	adds	r0, r3, #0
100038a4:	f7ff fdee 	bl	10003484 <XMC_VADC_GROUP_QueueEnableArbitrationSlot>

}
100038a8:	46bd      	mov	sp, r7
100038aa:	b004      	add	sp, #16
100038ac:	bd80      	pop	{r7, pc}
100038ae:	46c0      	nop			; (mov r8, r8)
100038b0:	80808000 	.word	0x80808000

100038b4 <XMC_VADC_GROUP_QueueSetReqSrcEventInterruptNode>:
  return ch_num;
}

/* Select a Service Request line for the request source event */
void XMC_VADC_GROUP_QueueSetReqSrcEventInterruptNode(XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_SR_t sr)
{
100038b4:	b580      	push	{r7, lr}
100038b6:	b084      	sub	sp, #16
100038b8:	af00      	add	r7, sp, #0
100038ba:	6078      	str	r0, [r7, #4]
100038bc:	1c0a      	adds	r2, r1, #0
100038be:	1cfb      	adds	r3, r7, #3
100038c0:	701a      	strb	r2, [r3, #0]
  uint32_t sevnp;

  XMC_ASSERT("XMC_VADC_GROUP_QueueSetReqSrcEventInterruptNode:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_QueueSetReqSrcEventInterruptNode:Wrong Service Request", ((sr)  <= XMC_VADC_SR_SHARED_SR3))

  sevnp = group_ptr->SEVNP;
100038c2:	687a      	ldr	r2, [r7, #4]
100038c4:	23e0      	movs	r3, #224	; 0xe0
100038c6:	005b      	lsls	r3, r3, #1
100038c8:	58d3      	ldr	r3, [r2, r3]
100038ca:	60fb      	str	r3, [r7, #12]

  sevnp &= ~((uint32_t)VADC_G_SEVNP_SEV0NP_Msk);
100038cc:	68fb      	ldr	r3, [r7, #12]
100038ce:	220f      	movs	r2, #15
100038d0:	4393      	bics	r3, r2
100038d2:	60fb      	str	r3, [r7, #12]
  sevnp |= (uint32_t)((uint32_t)sr << VADC_G_SEVNP_SEV0NP_Pos);
100038d4:	1cfb      	adds	r3, r7, #3
100038d6:	781b      	ldrb	r3, [r3, #0]
100038d8:	68fa      	ldr	r2, [r7, #12]
100038da:	4313      	orrs	r3, r2
100038dc:	60fb      	str	r3, [r7, #12]

  group_ptr->SEVNP = sevnp;
100038de:	687a      	ldr	r2, [r7, #4]
100038e0:	23e0      	movs	r3, #224	; 0xe0
100038e2:	005b      	lsls	r3, r3, #1
100038e4:	68f9      	ldr	r1, [r7, #12]
100038e6:	50d1      	str	r1, [r2, r3]

}
100038e8:	46bd      	mov	sp, r7
100038ea:	b004      	add	sp, #16
100038ec:	bd80      	pop	{r7, pc}
100038ee:	46c0      	nop			; (mov r8, r8)

100038f0 <XMC_VADC_GROUP_ChannelInit>:

#if (XMC_VADC_GROUP_AVAILABLE ==1U)
/* API to initialize a channel unit */
void XMC_VADC_GROUP_ChannelInit(XMC_VADC_GROUP_t *const group_ptr, const uint32_t ch_num,
                                        const XMC_VADC_CHANNEL_CONFIG_t *config)
{
100038f0:	b580      	push	{r7, lr}
100038f2:	b088      	sub	sp, #32
100038f4:	af00      	add	r7, sp, #0
100038f6:	60f8      	str	r0, [r7, #12]
100038f8:	60b9      	str	r1, [r7, #8]
100038fa:	607a      	str	r2, [r7, #4]


  XMC_ASSERT("XMC_VADC_GROUP_ChannelInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_ChannelInit:Wrong Channel Number", ((ch_num) < XMC_VADC_NUM_CHANNELS_PER_GROUP))
  
  prio  = (uint32_t)config->channel_priority;
100038fc:	687b      	ldr	r3, [r7, #4]
100038fe:	7b1b      	ldrb	r3, [r3, #12]
10003900:	61bb      	str	r3, [r7, #24]

  /* Priority channel */
  ch_assign  = group_ptr->CHASS;
10003902:	68fb      	ldr	r3, [r7, #12]
10003904:	2288      	movs	r2, #136	; 0x88
10003906:	589b      	ldr	r3, [r3, r2]
10003908:	617b      	str	r3, [r7, #20]
  ch_assign &= ~((uint32_t)((uint32_t)1 << ch_num));
1000390a:	68bb      	ldr	r3, [r7, #8]
1000390c:	2201      	movs	r2, #1
1000390e:	409a      	lsls	r2, r3
10003910:	1c13      	adds	r3, r2, #0
10003912:	43da      	mvns	r2, r3
10003914:	697b      	ldr	r3, [r7, #20]
10003916:	4013      	ands	r3, r2
10003918:	617b      	str	r3, [r7, #20]
  ch_assign |= (uint32_t)(prio << ch_num);
1000391a:	68bb      	ldr	r3, [r7, #8]
1000391c:	69ba      	ldr	r2, [r7, #24]
1000391e:	409a      	lsls	r2, r3
10003920:	1c13      	adds	r3, r2, #0
10003922:	697a      	ldr	r2, [r7, #20]
10003924:	4313      	orrs	r3, r2
10003926:	617b      	str	r3, [r7, #20]
  group_ptr->CHASS = ch_assign;
10003928:	68fb      	ldr	r3, [r7, #12]
1000392a:	2188      	movs	r1, #136	; 0x88
1000392c:	697a      	ldr	r2, [r7, #20]
1000392e:	505a      	str	r2, [r3, r1]

  /* Alias channel */
  if (config->alias_channel >= (int32_t)0)
10003930:	687b      	ldr	r3, [r7, #4]
10003932:	7b5b      	ldrb	r3, [r3, #13]
10003934:	b25b      	sxtb	r3, r3
10003936:	2b00      	cmp	r3, #0
10003938:	db2a      	blt.n	10003990 <XMC_VADC_GROUP_ChannelInit+0xa0>
  {
    mask = (uint32_t)0;
1000393a:	2300      	movs	r3, #0
1000393c:	61fb      	str	r3, [r7, #28]
    if ((uint32_t)1 == ch_num)
1000393e:	68bb      	ldr	r3, [r7, #8]
10003940:	2b01      	cmp	r3, #1
10003942:	d10a      	bne.n	1000395a <XMC_VADC_GROUP_ChannelInit+0x6a>
    {
      mask = VADC_G_ALIAS_ALIAS1_Pos;
10003944:	2308      	movs	r3, #8
10003946:	61fb      	str	r3, [r7, #28]
      group_ptr->ALIAS &= ~(uint32_t)(VADC_G_ALIAS_ALIAS1_Msk);
10003948:	68fb      	ldr	r3, [r7, #12]
1000394a:	22b0      	movs	r2, #176	; 0xb0
1000394c:	589b      	ldr	r3, [r3, r2]
1000394e:	4a1e      	ldr	r2, [pc, #120]	; (100039c8 <XMC_VADC_GROUP_ChannelInit+0xd8>)
10003950:	401a      	ands	r2, r3
10003952:	68fb      	ldr	r3, [r7, #12]
10003954:	21b0      	movs	r1, #176	; 0xb0
10003956:	505a      	str	r2, [r3, r1]
10003958:	e00d      	b.n	10003976 <XMC_VADC_GROUP_ChannelInit+0x86>
    }
    else if ((uint32_t)0 == ch_num)
1000395a:	68bb      	ldr	r3, [r7, #8]
1000395c:	2b00      	cmp	r3, #0
1000395e:	d10a      	bne.n	10003976 <XMC_VADC_GROUP_ChannelInit+0x86>
    {
      mask = VADC_G_ALIAS_ALIAS0_Pos;
10003960:	2300      	movs	r3, #0
10003962:	61fb      	str	r3, [r7, #28]
      group_ptr->ALIAS &= ~(uint32_t)(VADC_G_ALIAS_ALIAS0_Msk);
10003964:	68fb      	ldr	r3, [r7, #12]
10003966:	22b0      	movs	r2, #176	; 0xb0
10003968:	589b      	ldr	r3, [r3, r2]
1000396a:	221f      	movs	r2, #31
1000396c:	4393      	bics	r3, r2
1000396e:	1c1a      	adds	r2, r3, #0
10003970:	68fb      	ldr	r3, [r7, #12]
10003972:	21b0      	movs	r1, #176	; 0xb0
10003974:	505a      	str	r2, [r3, r1]
    }

    group_ptr->ALIAS |= (uint32_t)(config->alias_channel << mask);
10003976:	68fb      	ldr	r3, [r7, #12]
10003978:	22b0      	movs	r2, #176	; 0xb0
1000397a:	589b      	ldr	r3, [r3, r2]
1000397c:	687a      	ldr	r2, [r7, #4]
1000397e:	7b52      	ldrb	r2, [r2, #13]
10003980:	b251      	sxtb	r1, r2
10003982:	69fa      	ldr	r2, [r7, #28]
10003984:	4091      	lsls	r1, r2
10003986:	1c0a      	adds	r2, r1, #0
10003988:	431a      	orrs	r2, r3
1000398a:	68fb      	ldr	r3, [r7, #12]
1000398c:	21b0      	movs	r1, #176	; 0xb0
1000398e:	505a      	str	r2, [r3, r1]
  }

  group_ptr->BFL |= config->bfl;
10003990:	68fb      	ldr	r3, [r7, #12]
10003992:	22c8      	movs	r2, #200	; 0xc8
10003994:	589a      	ldr	r2, [r3, r2]
10003996:	687b      	ldr	r3, [r7, #4]
10003998:	685b      	ldr	r3, [r3, #4]
1000399a:	431a      	orrs	r2, r3
1000399c:	68fb      	ldr	r3, [r7, #12]
1000399e:	21c8      	movs	r1, #200	; 0xc8
100039a0:	505a      	str	r2, [r3, r1]

#if (XMC_VADC_BOUNDARY_FLAG_SELECT == 1U)
  group_ptr->BFLC |= config->bflc;
100039a2:	68fb      	ldr	r3, [r7, #12]
100039a4:	22d0      	movs	r2, #208	; 0xd0
100039a6:	589a      	ldr	r2, [r3, r2]
100039a8:	687b      	ldr	r3, [r7, #4]
100039aa:	689b      	ldr	r3, [r3, #8]
100039ac:	431a      	orrs	r2, r3
100039ae:	68fb      	ldr	r3, [r7, #12]
100039b0:	21d0      	movs	r1, #208	; 0xd0
100039b2:	505a      	str	r2, [r3, r1]
#endif
  /* Program the CHCTR register */
  group_ptr->CHCTR[ch_num] = config->chctr;
100039b4:	687b      	ldr	r3, [r7, #4]
100039b6:	6819      	ldr	r1, [r3, #0]
100039b8:	68fb      	ldr	r3, [r7, #12]
100039ba:	68ba      	ldr	r2, [r7, #8]
100039bc:	3280      	adds	r2, #128	; 0x80
100039be:	0092      	lsls	r2, r2, #2
100039c0:	50d1      	str	r1, [r2, r3]

}
100039c2:	46bd      	mov	sp, r7
100039c4:	b008      	add	sp, #32
100039c6:	bd80      	pop	{r7, pc}
100039c8:	ffffe0ff 	.word	0xffffe0ff

100039cc <XMC_VADC_GROUP_SetResultInterruptNode>:

/* API to select a service request line (NVIC Node) for result event of specified unit of result hardware */
void XMC_VADC_GROUP_SetResultInterruptNode(XMC_VADC_GROUP_t *const group_ptr,
                                           const uint32_t res_reg,
                                           const XMC_VADC_SR_t sr)
{
100039cc:	b580      	push	{r7, lr}
100039ce:	b086      	sub	sp, #24
100039d0:	af00      	add	r7, sp, #0
100039d2:	60f8      	str	r0, [r7, #12]
100039d4:	60b9      	str	r1, [r7, #8]
100039d6:	1dfb      	adds	r3, r7, #7
100039d8:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("XMC_VADC_GROUP_SetResultInterruptNode:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_SetResultInterruptNode:Wrong Result Register", ((res_reg) < XMC_VADC_NUM_RESULT_REGISTERS))
  XMC_ASSERT("XMC_VADC_GROUP_SetResultInterruptNode:Wrong Service Request", ((sr)  <= XMC_VADC_SR_SHARED_SR3))

  if (res_reg <= 7U)
100039da:	68bb      	ldr	r3, [r7, #8]
100039dc:	2b07      	cmp	r3, #7
100039de:	d81b      	bhi.n	10003a18 <XMC_VADC_GROUP_SetResultInterruptNode+0x4c>
  {
    route_mask  = group_ptr->REVNP0;
100039e0:	68fa      	ldr	r2, [r7, #12]
100039e2:	23d8      	movs	r3, #216	; 0xd8
100039e4:	005b      	lsls	r3, r3, #1
100039e6:	58d3      	ldr	r3, [r2, r3]
100039e8:	617b      	str	r3, [r7, #20]
    route_mask &= ~((uint32_t)((uint32_t)15 << (res_reg * (uint32_t)4) ));
100039ea:	68bb      	ldr	r3, [r7, #8]
100039ec:	009b      	lsls	r3, r3, #2
100039ee:	1c1a      	adds	r2, r3, #0
100039f0:	230f      	movs	r3, #15
100039f2:	4093      	lsls	r3, r2
100039f4:	43da      	mvns	r2, r3
100039f6:	697b      	ldr	r3, [r7, #20]
100039f8:	4013      	ands	r3, r2
100039fa:	617b      	str	r3, [r7, #20]
    route_mask |= (uint32_t)((uint32_t)sr << (res_reg * (uint32_t)4));
100039fc:	1dfb      	adds	r3, r7, #7
100039fe:	781b      	ldrb	r3, [r3, #0]
10003a00:	68ba      	ldr	r2, [r7, #8]
10003a02:	0092      	lsls	r2, r2, #2
10003a04:	4093      	lsls	r3, r2
10003a06:	697a      	ldr	r2, [r7, #20]
10003a08:	4313      	orrs	r3, r2
10003a0a:	617b      	str	r3, [r7, #20]
    group_ptr->REVNP0 = route_mask;
10003a0c:	68fa      	ldr	r2, [r7, #12]
10003a0e:	23d8      	movs	r3, #216	; 0xd8
10003a10:	005b      	lsls	r3, r3, #1
10003a12:	6979      	ldr	r1, [r7, #20]
10003a14:	50d1      	str	r1, [r2, r3]
10003a16:	e020      	b.n	10003a5a <XMC_VADC_GROUP_SetResultInterruptNode+0x8e>
  }
  else
  {
    route_mask = group_ptr->REVNP1;
10003a18:	68fa      	ldr	r2, [r7, #12]
10003a1a:	23da      	movs	r3, #218	; 0xda
10003a1c:	005b      	lsls	r3, r3, #1
10003a1e:	58d3      	ldr	r3, [r2, r3]
10003a20:	617b      	str	r3, [r7, #20]
    route_mask &= ~((uint32_t)((uint32_t)15 << (( res_reg - (uint32_t)8) * (uint32_t)4) ));
10003a22:	68bb      	ldr	r3, [r7, #8]
10003a24:	4a0e      	ldr	r2, [pc, #56]	; (10003a60 <XMC_VADC_GROUP_SetResultInterruptNode+0x94>)
10003a26:	4694      	mov	ip, r2
10003a28:	4463      	add	r3, ip
10003a2a:	009b      	lsls	r3, r3, #2
10003a2c:	1c1a      	adds	r2, r3, #0
10003a2e:	230f      	movs	r3, #15
10003a30:	4093      	lsls	r3, r2
10003a32:	43da      	mvns	r2, r3
10003a34:	697b      	ldr	r3, [r7, #20]
10003a36:	4013      	ands	r3, r2
10003a38:	617b      	str	r3, [r7, #20]
    route_mask |= (uint32_t)((uint32_t)sr << ((res_reg - (uint32_t)8) * (uint32_t)4));
10003a3a:	1dfb      	adds	r3, r7, #7
10003a3c:	781b      	ldrb	r3, [r3, #0]
10003a3e:	68ba      	ldr	r2, [r7, #8]
10003a40:	4907      	ldr	r1, [pc, #28]	; (10003a60 <XMC_VADC_GROUP_SetResultInterruptNode+0x94>)
10003a42:	468c      	mov	ip, r1
10003a44:	4462      	add	r2, ip
10003a46:	0092      	lsls	r2, r2, #2
10003a48:	4093      	lsls	r3, r2
10003a4a:	697a      	ldr	r2, [r7, #20]
10003a4c:	4313      	orrs	r3, r2
10003a4e:	617b      	str	r3, [r7, #20]
    group_ptr->REVNP1 = route_mask;
10003a50:	68fa      	ldr	r2, [r7, #12]
10003a52:	23da      	movs	r3, #218	; 0xda
10003a54:	005b      	lsls	r3, r3, #1
10003a56:	6979      	ldr	r1, [r7, #20]
10003a58:	50d1      	str	r1, [r2, r3]
  }
}
10003a5a:	46bd      	mov	sp, r7
10003a5c:	b006      	add	sp, #24
10003a5e:	bd80      	pop	{r7, pc}
10003a60:	3ffffff8 	.word	0x3ffffff8

10003a64 <_init>:
  }
}

/* Init */
void _init(void)
{}
10003a64:	b580      	push	{r7, lr}
10003a66:	af00      	add	r7, sp, #0
10003a68:	46bd      	mov	sp, r7
10003a6a:	bd80      	pop	{r7, pc}

10003a6c <XMC_USIC_CH_EnableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_DisableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
10003a6c:	b580      	push	{r7, lr}
10003a6e:	b082      	sub	sp, #8
10003a70:	af00      	add	r7, sp, #0
10003a72:	6078      	str	r0, [r7, #4]
10003a74:	6039      	str	r1, [r7, #0]
  channel->CCR |= event;
10003a76:	687b      	ldr	r3, [r7, #4]
10003a78:	6c1a      	ldr	r2, [r3, #64]	; 0x40
10003a7a:	683b      	ldr	r3, [r7, #0]
10003a7c:	431a      	orrs	r2, r3
10003a7e:	687b      	ldr	r3, [r7, #4]
10003a80:	641a      	str	r2, [r3, #64]	; 0x40
}
10003a82:	46bd      	mov	sp, r7
10003a84:	b002      	add	sp, #8
10003a86:	bd80      	pop	{r7, pc}

10003a88 <XMC_USIC_CH_DisableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_EnableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
*/
__STATIC_INLINE void XMC_USIC_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
10003a88:	b580      	push	{r7, lr}
10003a8a:	b082      	sub	sp, #8
10003a8c:	af00      	add	r7, sp, #0
10003a8e:	6078      	str	r0, [r7, #4]
10003a90:	6039      	str	r1, [r7, #0]
  channel->CCR &= (uint32_t)~event;
10003a92:	687b      	ldr	r3, [r7, #4]
10003a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
10003a96:	683a      	ldr	r2, [r7, #0]
10003a98:	43d2      	mvns	r2, r2
10003a9a:	401a      	ands	r2, r3
10003a9c:	687b      	ldr	r3, [r7, #4]
10003a9e:	641a      	str	r2, [r3, #64]	; 0x40
}
10003aa0:	46bd      	mov	sp, r7
10003aa2:	b002      	add	sp, #8
10003aa4:	bd80      	pop	{r7, pc}
10003aa6:	46c0      	nop			; (mov r8, r8)

10003aa8 <XMC_USIC_CH_GetTransmitBufferStatus>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
10003aa8:	b580      	push	{r7, lr}
10003aaa:	b082      	sub	sp, #8
10003aac:	af00      	add	r7, sp, #0
10003aae:	6078      	str	r0, [r7, #4]
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
10003ab0:	687b      	ldr	r3, [r7, #4]
10003ab2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
10003ab4:	b2db      	uxtb	r3, r3
10003ab6:	227f      	movs	r2, #127	; 0x7f
10003ab8:	4393      	bics	r3, r2
10003aba:	b2db      	uxtb	r3, r3
}
10003abc:	1c18      	adds	r0, r3, #0
10003abe:	46bd      	mov	sp, r7
10003ac0:	b002      	add	sp, #8
10003ac2:	bd80      	pop	{r7, pc}

10003ac4 <XMC_USIC_CH_TriggerServiceRequest>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TriggerServiceRequest(XMC_USIC_CH_t *const channel, const uint32_t service_request_line)
{
10003ac4:	b580      	push	{r7, lr}
10003ac6:	b082      	sub	sp, #8
10003ac8:	af00      	add	r7, sp, #0
10003aca:	6078      	str	r0, [r7, #4]
10003acc:	6039      	str	r1, [r7, #0]
  channel->FMR = (uint32_t)(USIC_CH_FMR_SIO0_Msk << service_request_line);
10003ace:	683b      	ldr	r3, [r7, #0]
10003ad0:	2280      	movs	r2, #128	; 0x80
10003ad2:	0252      	lsls	r2, r2, #9
10003ad4:	409a      	lsls	r2, r3
10003ad6:	687b      	ldr	r3, [r7, #4]
10003ad8:	669a      	str	r2, [r3, #104]	; 0x68
}
10003ada:	46bd      	mov	sp, r7
10003adc:	b002      	add	sp, #8
10003ade:	bd80      	pop	{r7, pc}

10003ae0 <XMC_USIC_CH_TXFIFO_EnableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
10003ae0:	b580      	push	{r7, lr}
10003ae2:	b082      	sub	sp, #8
10003ae4:	af00      	add	r7, sp, #0
10003ae6:	6078      	str	r0, [r7, #4]
10003ae8:	6039      	str	r1, [r7, #0]
  channel->TBCTR |= event;
10003aea:	687a      	ldr	r2, [r7, #4]
10003aec:	2384      	movs	r3, #132	; 0x84
10003aee:	005b      	lsls	r3, r3, #1
10003af0:	58d2      	ldr	r2, [r2, r3]
10003af2:	683b      	ldr	r3, [r7, #0]
10003af4:	431a      	orrs	r2, r3
10003af6:	1c11      	adds	r1, r2, #0
10003af8:	687a      	ldr	r2, [r7, #4]
10003afa:	2384      	movs	r3, #132	; 0x84
10003afc:	005b      	lsls	r3, r3, #1
10003afe:	50d1      	str	r1, [r2, r3]
}
10003b00:	46bd      	mov	sp, r7
10003b02:	b002      	add	sp, #8
10003b04:	bd80      	pop	{r7, pc}
10003b06:	46c0      	nop			; (mov r8, r8)

10003b08 <XMC_USIC_CH_TXFIFO_DisableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_GetEvent(), XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
10003b08:	b580      	push	{r7, lr}
10003b0a:	b082      	sub	sp, #8
10003b0c:	af00      	add	r7, sp, #0
10003b0e:	6078      	str	r0, [r7, #4]
10003b10:	6039      	str	r1, [r7, #0]
  channel->TBCTR &= (uint32_t)~event;
10003b12:	687a      	ldr	r2, [r7, #4]
10003b14:	2384      	movs	r3, #132	; 0x84
10003b16:	005b      	lsls	r3, r3, #1
10003b18:	58d3      	ldr	r3, [r2, r3]
10003b1a:	683a      	ldr	r2, [r7, #0]
10003b1c:	43d2      	mvns	r2, r2
10003b1e:	401a      	ands	r2, r3
10003b20:	1c11      	adds	r1, r2, #0
10003b22:	687a      	ldr	r2, [r7, #4]
10003b24:	2384      	movs	r3, #132	; 0x84
10003b26:	005b      	lsls	r3, r3, #1
10003b28:	50d1      	str	r1, [r2, r3]
}
10003b2a:	46bd      	mov	sp, r7
10003b2c:	b002      	add	sp, #8
10003b2e:	bd80      	pop	{r7, pc}

10003b30 <XMC_USIC_CH_TXFIFO_Flush>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_GetLevel() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_Flush(XMC_USIC_CH_t *const channel)
{
10003b30:	b580      	push	{r7, lr}
10003b32:	b082      	sub	sp, #8
10003b34:	af00      	add	r7, sp, #0
10003b36:	6078      	str	r0, [r7, #4]
  channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHTB_Msk;
10003b38:	687a      	ldr	r2, [r7, #4]
10003b3a:	238c      	movs	r3, #140	; 0x8c
10003b3c:	005b      	lsls	r3, r3, #1
10003b3e:	2180      	movs	r1, #128	; 0x80
10003b40:	0209      	lsls	r1, r1, #8
10003b42:	50d1      	str	r1, [r2, r3]
}
10003b44:	46bd      	mov	sp, r7
10003b46:	b002      	add	sp, #8
10003b48:	bd80      	pop	{r7, pc}
10003b4a:	46c0      	nop			; (mov r8, r8)

10003b4c <XMC_USIC_CH_TXFIFO_IsFull>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_IsEmpty(), XMC_USIC_CH_TXFIFO_Flush() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsFull(XMC_USIC_CH_t *const channel)
{
10003b4c:	b580      	push	{r7, lr}
10003b4e:	b082      	sub	sp, #8
10003b50:	af00      	add	r7, sp, #0
10003b52:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TFULL_Msk);
10003b54:	687a      	ldr	r2, [r7, #4]
10003b56:	238a      	movs	r3, #138	; 0x8a
10003b58:	005b      	lsls	r3, r3, #1
10003b5a:	58d2      	ldr	r2, [r2, r3]
10003b5c:	2380      	movs	r3, #128	; 0x80
10003b5e:	015b      	lsls	r3, r3, #5
10003b60:	4013      	ands	r3, r2
10003b62:	1e5a      	subs	r2, r3, #1
10003b64:	4193      	sbcs	r3, r2
10003b66:	b2db      	uxtb	r3, r3
}
10003b68:	1c18      	adds	r0, r3, #0
10003b6a:	46bd      	mov	sp, r7
10003b6c:	b002      	add	sp, #8
10003b6e:	bd80      	pop	{r7, pc}

10003b70 <XMC_USIC_CH_TXFIFO_IsEmpty>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
{
10003b70:	b580      	push	{r7, lr}
10003b72:	b082      	sub	sp, #8
10003b74:	af00      	add	r7, sp, #0
10003b76:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TEMPTY_Msk);
10003b78:	687a      	ldr	r2, [r7, #4]
10003b7a:	238a      	movs	r3, #138	; 0x8a
10003b7c:	005b      	lsls	r3, r3, #1
10003b7e:	58d2      	ldr	r2, [r2, r3]
10003b80:	2380      	movs	r3, #128	; 0x80
10003b82:	011b      	lsls	r3, r3, #4
10003b84:	4013      	ands	r3, r2
10003b86:	1e5a      	subs	r2, r3, #1
10003b88:	4193      	sbcs	r3, r2
10003b8a:	b2db      	uxtb	r3, r3
}
10003b8c:	1c18      	adds	r0, r3, #0
10003b8e:	46bd      	mov	sp, r7
10003b90:	b002      	add	sp, #8
10003b92:	bd80      	pop	{r7, pc}

10003b94 <XMC_USIC_CH_RXFIFO_EnableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
10003b94:	b580      	push	{r7, lr}
10003b96:	b082      	sub	sp, #8
10003b98:	af00      	add	r7, sp, #0
10003b9a:	6078      	str	r0, [r7, #4]
10003b9c:	6039      	str	r1, [r7, #0]
  channel->RBCTR |= event;
10003b9e:	687a      	ldr	r2, [r7, #4]
10003ba0:	2386      	movs	r3, #134	; 0x86
10003ba2:	005b      	lsls	r3, r3, #1
10003ba4:	58d2      	ldr	r2, [r2, r3]
10003ba6:	683b      	ldr	r3, [r7, #0]
10003ba8:	431a      	orrs	r2, r3
10003baa:	1c11      	adds	r1, r2, #0
10003bac:	687a      	ldr	r2, [r7, #4]
10003bae:	2386      	movs	r3, #134	; 0x86
10003bb0:	005b      	lsls	r3, r3, #1
10003bb2:	50d1      	str	r1, [r2, r3]
}
10003bb4:	46bd      	mov	sp, r7
10003bb6:	b002      	add	sp, #8
10003bb8:	bd80      	pop	{r7, pc}
10003bba:	46c0      	nop			; (mov r8, r8)

10003bbc <XMC_USIC_CH_RXFIFO_DisableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_GetEvent(), XMC_USIC_CH_RXFIFO_EnableEvent() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
10003bbc:	b580      	push	{r7, lr}
10003bbe:	b082      	sub	sp, #8
10003bc0:	af00      	add	r7, sp, #0
10003bc2:	6078      	str	r0, [r7, #4]
10003bc4:	6039      	str	r1, [r7, #0]
  channel->RBCTR &= (uint32_t)~event;
10003bc6:	687a      	ldr	r2, [r7, #4]
10003bc8:	2386      	movs	r3, #134	; 0x86
10003bca:	005b      	lsls	r3, r3, #1
10003bcc:	58d3      	ldr	r3, [r2, r3]
10003bce:	683a      	ldr	r2, [r7, #0]
10003bd0:	43d2      	mvns	r2, r2
10003bd2:	401a      	ands	r2, r3
10003bd4:	1c11      	adds	r1, r2, #0
10003bd6:	687a      	ldr	r2, [r7, #4]
10003bd8:	2386      	movs	r3, #134	; 0x86
10003bda:	005b      	lsls	r3, r3, #1
10003bdc:	50d1      	str	r1, [r2, r3]
}
10003bde:	46bd      	mov	sp, r7
10003be0:	b002      	add	sp, #8
10003be2:	bd80      	pop	{r7, pc}

10003be4 <XMC_USIC_CH_RXFIFO_Flush>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_GetLevel() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_Flush(XMC_USIC_CH_t *const channel)
{
10003be4:	b580      	push	{r7, lr}
10003be6:	b082      	sub	sp, #8
10003be8:	af00      	add	r7, sp, #0
10003bea:	6078      	str	r0, [r7, #4]
  channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHRB_Msk;
10003bec:	687a      	ldr	r2, [r7, #4]
10003bee:	238c      	movs	r3, #140	; 0x8c
10003bf0:	005b      	lsls	r3, r3, #1
10003bf2:	2180      	movs	r1, #128	; 0x80
10003bf4:	01c9      	lsls	r1, r1, #7
10003bf6:	50d1      	str	r1, [r2, r3]
}
10003bf8:	46bd      	mov	sp, r7
10003bfa:	b002      	add	sp, #8
10003bfc:	bd80      	pop	{r7, pc}
10003bfe:	46c0      	nop			; (mov r8, r8)

10003c00 <XMC_USIC_CH_RXFIFO_IsEmpty>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_Flush(), XMC_USIC_CH_RXFIFO_PutData() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
{
10003c00:	b580      	push	{r7, lr}
10003c02:	b082      	sub	sp, #8
10003c04:	af00      	add	r7, sp, #0
10003c06:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_REMPTY_Msk);
10003c08:	687a      	ldr	r2, [r7, #4]
10003c0a:	238a      	movs	r3, #138	; 0x8a
10003c0c:	005b      	lsls	r3, r3, #1
10003c0e:	58d3      	ldr	r3, [r2, r3]
10003c10:	2208      	movs	r2, #8
10003c12:	4013      	ands	r3, r2
10003c14:	1e5a      	subs	r2, r3, #1
10003c16:	4193      	sbcs	r3, r2
10003c18:	b2db      	uxtb	r3, r3
}
10003c1a:	1c18      	adds	r0, r3, #0
10003c1c:	46bd      	mov	sp, r7
10003c1e:	b002      	add	sp, #8
10003c20:	bd80      	pop	{r7, pc}
10003c22:	46c0      	nop			; (mov r8, r8)

10003c24 <UART_Init>:
 *          UART_SUCCESS: for successful UART initialization.<BR>
 *          UART_STATUS_FAILURE  : If UART initialization fails.<BR>
 *
 */
UART_STATUS_t UART_Init(const UART_t *const handle)
{
10003c24:	b590      	push	{r4, r7, lr}
10003c26:	b085      	sub	sp, #20
10003c28:	af00      	add	r7, sp, #0
10003c2a:	6078      	str	r0, [r7, #4]
  UART_STATUS_t status = UART_STATUS_SUCCESS;
10003c2c:	230f      	movs	r3, #15
10003c2e:	18fb      	adds	r3, r7, r3
10003c30:	2200      	movs	r2, #0
10003c32:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("UART_Init : UART APP handle invalid", (((handle != NULL)&&
      (handle->config != NULL)) &&((handle->config->fptr_uart_config != NULL)&&
      (handle->runtime != NULL))))

  /*Initialize the multiplexers required for UART configuration*/
  status = handle->config->fptr_uart_config();
10003c34:	687b      	ldr	r3, [r7, #4]
10003c36:	685b      	ldr	r3, [r3, #4]
10003c38:	685b      	ldr	r3, [r3, #4]
10003c3a:	220f      	movs	r2, #15
10003c3c:	18bc      	adds	r4, r7, r2
10003c3e:	4798      	blx	r3
10003c40:	1c03      	adds	r3, r0, #0
10003c42:	7023      	strb	r3, [r4, #0]

  return status;
10003c44:	230f      	movs	r3, #15
10003c46:	18fb      	adds	r3, r7, r3
10003c48:	781b      	ldrb	r3, [r3, #0]
}
10003c4a:	1c18      	adds	r0, r3, #0
10003c4c:	46bd      	mov	sp, r7
10003c4e:	b005      	add	sp, #20
10003c50:	bd90      	pop	{r4, r7, pc}
10003c52:	46c0      	nop			; (mov r8, r8)

10003c54 <UART_Transmit>:
 *          UART_STATUS_BUFFER_INVALID: Either if buffer is NULL or count is 0.<BR>
 *          UART_STATUS_MODE_MISMATCH: If the configured mode is invalid.<BR>
 *
 */
UART_STATUS_t UART_Transmit(const UART_t *const handle, uint8_t* data_ptr, uint32_t count)
{
10003c54:	b590      	push	{r4, r7, lr}
10003c56:	b087      	sub	sp, #28
10003c58:	af00      	add	r7, sp, #0
10003c5a:	60f8      	str	r0, [r7, #12]
10003c5c:	60b9      	str	r1, [r7, #8]
10003c5e:	607a      	str	r2, [r7, #4]
  UART_STATUS_t ret_stat = UART_STATUS_MODE_MISMATCH;
10003c60:	2317      	movs	r3, #23
10003c62:	18fb      	adds	r3, r7, r3
10003c64:	2204      	movs	r2, #4
10003c66:	701a      	strb	r2, [r3, #0]

  switch(handle->config->transmit_mode)
10003c68:	68fb      	ldr	r3, [r7, #12]
10003c6a:	685b      	ldr	r3, [r3, #4]
10003c6c:	2229      	movs	r2, #41	; 0x29
10003c6e:	5c9b      	ldrb	r3, [r3, r2]
10003c70:	2b00      	cmp	r3, #0
10003c72:	d000      	beq.n	10003c76 <UART_Transmit+0x22>
  case UART_TRANSFER_MODE_DIRECT:
    ret_stat = UART_lStartTransmitPolling(handle, data_ptr, count);
    break;
#endif
  default:
    break;
10003c74:	e00c      	b.n	10003c90 <UART_Transmit+0x3c>

  switch(handle->config->transmit_mode)
  {
#ifdef UART_TX_INTERRUPT_USED
  case UART_TRANSFER_MODE_INTERRUPT:
    ret_stat = UART_StartTransmitIRQ(handle, data_ptr, count);
10003c76:	2317      	movs	r3, #23
10003c78:	18fc      	adds	r4, r7, r3
10003c7a:	68f9      	ldr	r1, [r7, #12]
10003c7c:	68ba      	ldr	r2, [r7, #8]
10003c7e:	687b      	ldr	r3, [r7, #4]
10003c80:	1c08      	adds	r0, r1, #0
10003c82:	1c11      	adds	r1, r2, #0
10003c84:	1c1a      	adds	r2, r3, #0
10003c86:	f000 f831 	bl	10003cec <UART_StartTransmitIRQ>
10003c8a:	1c03      	adds	r3, r0, #0
10003c8c:	7023      	strb	r3, [r4, #0]
    break;
10003c8e:	46c0      	nop			; (mov r8, r8)
    break;
#endif
  default:
    break;
  }
  return ret_stat;
10003c90:	2317      	movs	r3, #23
10003c92:	18fb      	adds	r3, r7, r3
10003c94:	781b      	ldrb	r3, [r3, #0]
}
10003c96:	1c18      	adds	r0, r3, #0
10003c98:	46bd      	mov	sp, r7
10003c9a:	b007      	add	sp, #28
10003c9c:	bd90      	pop	{r4, r7, pc}
10003c9e:	46c0      	nop			; (mov r8, r8)

10003ca0 <UART_Receive>:
 *          UART_STATUS_BUFFER_INVALID: Either if buffer is NULL or count is 0.<BR>
 *          UART_STATUS_MODE_MISMATCH: If the configured mode is invalid.<BR>
 *
 */
UART_STATUS_t UART_Receive(const UART_t *const handle, uint8_t* data_ptr, uint32_t count)
{
10003ca0:	b590      	push	{r4, r7, lr}
10003ca2:	b087      	sub	sp, #28
10003ca4:	af00      	add	r7, sp, #0
10003ca6:	60f8      	str	r0, [r7, #12]
10003ca8:	60b9      	str	r1, [r7, #8]
10003caa:	607a      	str	r2, [r7, #4]
  UART_STATUS_t ret_stat = UART_STATUS_MODE_MISMATCH;
10003cac:	2317      	movs	r3, #23
10003cae:	18fb      	adds	r3, r7, r3
10003cb0:	2204      	movs	r2, #4
10003cb2:	701a      	strb	r2, [r3, #0]

  switch(handle->config->receive_mode)
10003cb4:	68fb      	ldr	r3, [r7, #12]
10003cb6:	685b      	ldr	r3, [r3, #4]
10003cb8:	222a      	movs	r2, #42	; 0x2a
10003cba:	5c9b      	ldrb	r3, [r3, r2]
10003cbc:	2b00      	cmp	r3, #0
10003cbe:	d000      	beq.n	10003cc2 <UART_Receive+0x22>
  case UART_TRANSFER_MODE_DIRECT:
    ret_stat = UART_lStartReceivePolling(handle, data_ptr, count);
    break;
#endif
  default:
    break;
10003cc0:	e00c      	b.n	10003cdc <UART_Receive+0x3c>

  switch(handle->config->receive_mode)
  {
#ifdef UART_RX_INTERRUPT_USED
  case UART_TRANSFER_MODE_INTERRUPT:
    ret_stat = UART_StartReceiveIRQ(handle, data_ptr, count);
10003cc2:	2317      	movs	r3, #23
10003cc4:	18fc      	adds	r4, r7, r3
10003cc6:	68f9      	ldr	r1, [r7, #12]
10003cc8:	68ba      	ldr	r2, [r7, #8]
10003cca:	687b      	ldr	r3, [r7, #4]
10003ccc:	1c08      	adds	r0, r1, #0
10003cce:	1c11      	adds	r1, r2, #0
10003cd0:	1c1a      	adds	r2, r3, #0
10003cd2:	f000 f873 	bl	10003dbc <UART_StartReceiveIRQ>
10003cd6:	1c03      	adds	r3, r0, #0
10003cd8:	7023      	strb	r3, [r4, #0]
    break;
10003cda:	46c0      	nop			; (mov r8, r8)
    break;
#endif
  default:
    break;
  }
  return ret_stat;
10003cdc:	2317      	movs	r3, #23
10003cde:	18fb      	adds	r3, r7, r3
10003ce0:	781b      	ldrb	r3, [r3, #0]
}
10003ce2:	1c18      	adds	r0, r3, #0
10003ce4:	46bd      	mov	sp, r7
10003ce6:	b007      	add	sp, #28
10003ce8:	bd90      	pop	{r4, r7, pc}
10003cea:	46c0      	nop			; (mov r8, r8)

10003cec <UART_StartTransmitIRQ>:
 * request is registered.
 *
 *
 */
UART_STATUS_t UART_StartTransmitIRQ(const UART_t *const handle, uint8_t* data_ptr, uint32_t count)
{
10003cec:	b580      	push	{r7, lr}
10003cee:	b086      	sub	sp, #24
10003cf0:	af00      	add	r7, sp, #0
10003cf2:	60f8      	str	r0, [r7, #12]
10003cf4:	60b9      	str	r1, [r7, #8]
10003cf6:	607a      	str	r2, [r7, #4]
  UART_STATUS_t ret_stat = UART_STATUS_MODE_MISMATCH;
10003cf8:	2317      	movs	r3, #23
10003cfa:	18fb      	adds	r3, r7, r3
10003cfc:	2204      	movs	r2, #4
10003cfe:	701a      	strb	r2, [r3, #0]
  UART_RUNTIME_t * ptr_runtime = handle->runtime;
10003d00:	68fb      	ldr	r3, [r7, #12]
10003d02:	689b      	ldr	r3, [r3, #8]
10003d04:	613b      	str	r3, [r7, #16]

  XMC_ASSERT("UART_StartTransmitIRQ: UART APP handle invalid", ((handle != NULL)&&
            (handle->runtime != NULL)))

  if (handle->config->transmit_mode == UART_TRANSFER_MODE_INTERRUPT)
10003d06:	68fb      	ldr	r3, [r7, #12]
10003d08:	685b      	ldr	r3, [r3, #4]
10003d0a:	2229      	movs	r2, #41	; 0x29
10003d0c:	5c9b      	ldrb	r3, [r3, r2]
10003d0e:	2b00      	cmp	r3, #0
10003d10:	d14c      	bne.n	10003dac <UART_StartTransmitIRQ+0xc0>
  {
    ret_stat = UART_STATUS_BUSY;
10003d12:	2317      	movs	r3, #23
10003d14:	18fb      	adds	r3, r7, r3
10003d16:	2202      	movs	r2, #2
10003d18:	701a      	strb	r2, [r3, #0]
    if (ptr_runtime->tx_busy == false)
10003d1a:	693b      	ldr	r3, [r7, #16]
10003d1c:	7e1b      	ldrb	r3, [r3, #24]
10003d1e:	b2db      	uxtb	r3, r3
10003d20:	2201      	movs	r2, #1
10003d22:	4053      	eors	r3, r2
10003d24:	b2db      	uxtb	r3, r3
10003d26:	2b00      	cmp	r3, #0
10003d28:	d040      	beq.n	10003dac <UART_StartTransmitIRQ+0xc0>
    {
      /*If there is no transmission in progress*/
      if ((data_ptr != NULL) && (count > 0U))
10003d2a:	68bb      	ldr	r3, [r7, #8]
10003d2c:	2b00      	cmp	r3, #0
10003d2e:	d039      	beq.n	10003da4 <UART_StartTransmitIRQ+0xb8>
10003d30:	687b      	ldr	r3, [r7, #4]
10003d32:	2b00      	cmp	r3, #0
10003d34:	d036      	beq.n	10003da4 <UART_StartTransmitIRQ+0xb8>
      {
        /*Obtain the address of data, size of data*/
        ptr_runtime->tx_data = data_ptr;
10003d36:	693b      	ldr	r3, [r7, #16]
10003d38:	68ba      	ldr	r2, [r7, #8]
10003d3a:	601a      	str	r2, [r3, #0]
        ptr_runtime->tx_data_count = count;
10003d3c:	693b      	ldr	r3, [r7, #16]
10003d3e:	687a      	ldr	r2, [r7, #4]
10003d40:	609a      	str	r2, [r3, #8]
        /*Initialize to first index and set the busy flag*/
        ptr_runtime->tx_data_index = 0U;
10003d42:	693b      	ldr	r3, [r7, #16]
10003d44:	2200      	movs	r2, #0
10003d46:	60da      	str	r2, [r3, #12]
        ptr_runtime->tx_busy = true;
10003d48:	693b      	ldr	r3, [r7, #16]
10003d4a:	2201      	movs	r2, #1
10003d4c:	761a      	strb	r2, [r3, #24]

        /*Enable the transmit buffer event*/
        if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
10003d4e:	68fb      	ldr	r3, [r7, #12]
10003d50:	685b      	ldr	r3, [r3, #4]
10003d52:	222b      	movs	r2, #43	; 0x2b
10003d54:	5c9b      	ldrb	r3, [r3, r2]
10003d56:	2b00      	cmp	r3, #0
10003d58:	d00d      	beq.n	10003d76 <UART_StartTransmitIRQ+0x8a>
        {
          /*Clear the transmit FIFO*/
          XMC_USIC_CH_TXFIFO_Flush(handle->channel);
10003d5a:	68fb      	ldr	r3, [r7, #12]
10003d5c:	681b      	ldr	r3, [r3, #0]
10003d5e:	1c18      	adds	r0, r3, #0
10003d60:	f7ff fee6 	bl	10003b30 <XMC_USIC_CH_TXFIFO_Flush>
          /*Enable transmit buffer interrupt*/
          XMC_USIC_CH_TXFIFO_EnableEvent(handle->channel,(uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);
10003d64:	68fb      	ldr	r3, [r7, #12]
10003d66:	681a      	ldr	r2, [r3, #0]
10003d68:	2380      	movs	r3, #128	; 0x80
10003d6a:	05db      	lsls	r3, r3, #23
10003d6c:	1c10      	adds	r0, r2, #0
10003d6e:	1c19      	adds	r1, r3, #0
10003d70:	f7ff feb6 	bl	10003ae0 <XMC_USIC_CH_TXFIFO_EnableEvent>
10003d74:	e007      	b.n	10003d86 <UART_StartTransmitIRQ+0x9a>
        }
        else
        {
          XMC_USIC_CH_EnableEvent(handle->channel, (uint32_t)XMC_USIC_CH_EVENT_TRANSMIT_BUFFER);
10003d76:	68fb      	ldr	r3, [r7, #12]
10003d78:	681a      	ldr	r2, [r3, #0]
10003d7a:	2380      	movs	r3, #128	; 0x80
10003d7c:	019b      	lsls	r3, r3, #6
10003d7e:	1c10      	adds	r0, r2, #0
10003d80:	1c19      	adds	r1, r3, #0
10003d82:	f7ff fe73 	bl	10003a6c <XMC_USIC_CH_EnableEvent>
        }
        ret_stat = UART_STATUS_SUCCESS;
10003d86:	2317      	movs	r3, #23
10003d88:	18fb      	adds	r3, r7, r3
10003d8a:	2200      	movs	r2, #0
10003d8c:	701a      	strb	r2, [r3, #0]
        /*Trigger the transmit buffer interrupt*/
        XMC_USIC_CH_TriggerServiceRequest(handle->channel, (uint32_t)handle->config->tx_sr);
10003d8e:	68fb      	ldr	r3, [r7, #12]
10003d90:	6819      	ldr	r1, [r3, #0]
10003d92:	68fb      	ldr	r3, [r7, #12]
10003d94:	685b      	ldr	r3, [r3, #4]
10003d96:	222d      	movs	r2, #45	; 0x2d
10003d98:	5c9b      	ldrb	r3, [r3, r2]
10003d9a:	1c08      	adds	r0, r1, #0
10003d9c:	1c19      	adds	r1, r3, #0
10003d9e:	f7ff fe91 	bl	10003ac4 <XMC_USIC_CH_TriggerServiceRequest>
10003da2:	e003      	b.n	10003dac <UART_StartTransmitIRQ+0xc0>
      }
      else
      {
        ret_stat = UART_STATUS_BUFFER_INVALID;
10003da4:	2317      	movs	r3, #23
10003da6:	18fb      	adds	r3, r7, r3
10003da8:	2203      	movs	r2, #3
10003daa:	701a      	strb	r2, [r3, #0]
      }
    }
  }
  return ret_stat;
10003dac:	2317      	movs	r3, #23
10003dae:	18fb      	adds	r3, r7, r3
10003db0:	781b      	ldrb	r3, [r3, #0]
}
10003db2:	1c18      	adds	r0, r3, #0
10003db4:	46bd      	mov	sp, r7
10003db6:	b006      	add	sp, #24
10003db8:	bd80      	pop	{r7, pc}
10003dba:	46c0      	nop			; (mov r8, r8)

10003dbc <UART_StartReceiveIRQ>:
 * request is registered.
 *
 *
 */
UART_STATUS_t UART_StartReceiveIRQ(const UART_t *const handle, uint8_t* data_ptr, uint32_t count)
{
10003dbc:	b580      	push	{r7, lr}
10003dbe:	b086      	sub	sp, #24
10003dc0:	af00      	add	r7, sp, #0
10003dc2:	60f8      	str	r0, [r7, #12]
10003dc4:	60b9      	str	r1, [r7, #8]
10003dc6:	607a      	str	r2, [r7, #4]
  UART_STATUS_t ret_stat = UART_STATUS_MODE_MISMATCH;
10003dc8:	2317      	movs	r3, #23
10003dca:	18fb      	adds	r3, r7, r3
10003dcc:	2204      	movs	r2, #4
10003dce:	701a      	strb	r2, [r3, #0]
  UART_RUNTIME_t * ptr_runtime = handle->runtime;
10003dd0:	68fb      	ldr	r3, [r7, #12]
10003dd2:	689b      	ldr	r3, [r3, #8]
10003dd4:	613b      	str	r3, [r7, #16]

  XMC_ASSERT("UART_StartReceiveIRQ: UART APP handle invalid", ((handle != NULL)&&
            (handle->runtime != NULL)))

  if (handle->config->receive_mode == UART_TRANSFER_MODE_INTERRUPT)
10003dd6:	68fb      	ldr	r3, [r7, #12]
10003dd8:	685b      	ldr	r3, [r3, #4]
10003dda:	222a      	movs	r2, #42	; 0x2a
10003ddc:	5c9b      	ldrb	r3, [r3, r2]
10003dde:	2b00      	cmp	r3, #0
10003de0:	d148      	bne.n	10003e74 <UART_StartReceiveIRQ+0xb8>
  {
    ret_stat = UART_STATUS_BUSY;
10003de2:	2317      	movs	r3, #23
10003de4:	18fb      	adds	r3, r7, r3
10003de6:	2202      	movs	r2, #2
10003de8:	701a      	strb	r2, [r3, #0]
    if (ptr_runtime->rx_busy == false)
10003dea:	693b      	ldr	r3, [r7, #16]
10003dec:	7e5b      	ldrb	r3, [r3, #25]
10003dee:	b2db      	uxtb	r3, r3
10003df0:	2201      	movs	r2, #1
10003df2:	4053      	eors	r3, r2
10003df4:	b2db      	uxtb	r3, r3
10003df6:	2b00      	cmp	r3, #0
10003df8:	d03c      	beq.n	10003e74 <UART_StartReceiveIRQ+0xb8>
    {
      /*If no active reception in progress*/
      if ((data_ptr != NULL) && (count > 0U))
10003dfa:	68bb      	ldr	r3, [r7, #8]
10003dfc:	2b00      	cmp	r3, #0
10003dfe:	d035      	beq.n	10003e6c <UART_StartReceiveIRQ+0xb0>
10003e00:	687b      	ldr	r3, [r7, #4]
10003e02:	2b00      	cmp	r3, #0
10003e04:	d032      	beq.n	10003e6c <UART_StartReceiveIRQ+0xb0>
      {
        /*Obtain the address of data buffer and
         * number of data bytes to be received*/
        ptr_runtime->rx_data = data_ptr;
10003e06:	693b      	ldr	r3, [r7, #16]
10003e08:	68ba      	ldr	r2, [r7, #8]
10003e0a:	605a      	str	r2, [r3, #4]
        ptr_runtime->rx_data_count = count;
10003e0c:	693b      	ldr	r3, [r7, #16]
10003e0e:	687a      	ldr	r2, [r7, #4]
10003e10:	611a      	str	r2, [r3, #16]
        ptr_runtime->rx_busy = true;
10003e12:	693b      	ldr	r3, [r7, #16]
10003e14:	2201      	movs	r2, #1
10003e16:	765a      	strb	r2, [r3, #25]
        ptr_runtime->rx_data_index = 0U;
10003e18:	693b      	ldr	r3, [r7, #16]
10003e1a:	2200      	movs	r2, #0
10003e1c:	615a      	str	r2, [r3, #20]

        if (handle->config->rx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
10003e1e:	68fb      	ldr	r3, [r7, #12]
10003e20:	685b      	ldr	r3, [r3, #4]
10003e22:	222c      	movs	r2, #44	; 0x2c
10003e24:	5c9b      	ldrb	r3, [r3, r2]
10003e26:	2b00      	cmp	r3, #0
10003e28:	d013      	beq.n	10003e52 <UART_StartReceiveIRQ+0x96>
        {
          /*Clear the receive FIFO, configure the trigger lime
           * and enable the receive events*/
          XMC_USIC_CH_RXFIFO_Flush(handle->channel);
10003e2a:	68fb      	ldr	r3, [r7, #12]
10003e2c:	681b      	ldr	r3, [r3, #0]
10003e2e:	1c18      	adds	r0, r3, #0
10003e30:	f7ff fed8 	bl	10003be4 <XMC_USIC_CH_RXFIFO_Flush>

          /*Configure the FIFO trigger limit based on the required data size*/
          UART_lReconfigureRxFIFO(handle, count);
10003e34:	68fa      	ldr	r2, [r7, #12]
10003e36:	687b      	ldr	r3, [r7, #4]
10003e38:	1c10      	adds	r0, r2, #0
10003e3a:	1c19      	adds	r1, r3, #0
10003e3c:	f000 f93e 	bl	100040bc <UART_lReconfigureRxFIFO>

          XMC_USIC_CH_RXFIFO_EnableEvent(handle->channel,
10003e40:	68fb      	ldr	r3, [r7, #12]
10003e42:	681a      	ldr	r2, [r3, #0]
10003e44:	23c0      	movs	r3, #192	; 0xc0
10003e46:	05db      	lsls	r3, r3, #23
10003e48:	1c10      	adds	r0, r2, #0
10003e4a:	1c19      	adds	r1, r3, #0
10003e4c:	f7ff fea2 	bl	10003b94 <XMC_USIC_CH_RXFIFO_EnableEvent>
10003e50:	e007      	b.n	10003e62 <UART_StartReceiveIRQ+0xa6>
            (uint32_t)((uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD |
            (uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE));
        }
        else
        {
          XMC_USIC_CH_EnableEvent(handle->channel,
10003e52:	68fb      	ldr	r3, [r7, #12]
10003e54:	681a      	ldr	r2, [r3, #0]
10003e56:	23c0      	movs	r3, #192	; 0xc0
10003e58:	021b      	lsls	r3, r3, #8
10003e5a:	1c10      	adds	r0, r2, #0
10003e5c:	1c19      	adds	r1, r3, #0
10003e5e:	f7ff fe05 	bl	10003a6c <XMC_USIC_CH_EnableEvent>
          (uint32_t)((uint32_t)XMC_USIC_CH_EVENT_STANDARD_RECEIVE | (uint32_t)XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE));
        }
        ret_stat = UART_STATUS_SUCCESS;
10003e62:	2317      	movs	r3, #23
10003e64:	18fb      	adds	r3, r7, r3
10003e66:	2200      	movs	r2, #0
10003e68:	701a      	strb	r2, [r3, #0]
10003e6a:	e003      	b.n	10003e74 <UART_StartReceiveIRQ+0xb8>
      }
      else
      {
        ret_stat = UART_STATUS_BUFFER_INVALID;
10003e6c:	2317      	movs	r3, #23
10003e6e:	18fb      	adds	r3, r7, r3
10003e70:	2203      	movs	r2, #3
10003e72:	701a      	strb	r2, [r3, #0]
      }
    }
  }
  return ret_stat;
10003e74:	2317      	movs	r3, #23
10003e76:	18fb      	adds	r3, r7, r3
10003e78:	781b      	ldrb	r3, [r3, #0]
}
10003e7a:	1c18      	adds	r0, r3, #0
10003e7c:	46bd      	mov	sp, r7
10003e7e:	b006      	add	sp, #24
10003e80:	bd80      	pop	{r7, pc}
10003e82:	46c0      	nop			; (mov r8, r8)

10003e84 <UART_lTransmitHandler>:
 *  * param[in]  handle UART APP handle pointer of type UART_t*
 *
 *  * return void
 */
void UART_lTransmitHandler(const UART_t * const handle)
{
10003e84:	b580      	push	{r7, lr}
10003e86:	b084      	sub	sp, #16
10003e88:	af00      	add	r7, sp, #0
10003e8a:	6078      	str	r0, [r7, #4]
  UART_RUNTIME_t * ptr_runtime = handle->runtime;
10003e8c:	687b      	ldr	r3, [r7, #4]
10003e8e:	689b      	ldr	r3, [r3, #8]
10003e90:	60fb      	str	r3, [r7, #12]

  if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
10003e92:	68fb      	ldr	r3, [r7, #12]
10003e94:	68da      	ldr	r2, [r3, #12]
10003e96:	68fb      	ldr	r3, [r7, #12]
10003e98:	689b      	ldr	r3, [r3, #8]
10003e9a:	429a      	cmp	r2, r3
10003e9c:	d241      	bcs.n	10003f22 <UART_lTransmitHandler+0x9e>
  {
    if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
10003e9e:	687b      	ldr	r3, [r7, #4]
10003ea0:	685b      	ldr	r3, [r3, #4]
10003ea2:	222b      	movs	r2, #43	; 0x2b
10003ea4:	5c9b      	ldrb	r3, [r3, r2]
10003ea6:	2b00      	cmp	r3, #0
10003ea8:	d028      	beq.n	10003efc <UART_lTransmitHandler+0x78>
    {
      /*When Transmit FIFO is enabled*/
      /*Fill the transmit FIFO */
      while (XMC_USIC_CH_TXFIFO_IsFull(handle->channel) == false)
10003eaa:	e01a      	b.n	10003ee2 <UART_lTransmitHandler+0x5e>
      {
        if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
10003eac:	68fb      	ldr	r3, [r7, #12]
10003eae:	68da      	ldr	r2, [r3, #12]
10003eb0:	68fb      	ldr	r3, [r7, #12]
10003eb2:	689b      	ldr	r3, [r3, #8]
10003eb4:	429a      	cmp	r2, r3
10003eb6:	d212      	bcs.n	10003ede <UART_lTransmitHandler+0x5a>
        {
          /*Load the FIFO byte by byte till either FIFO is full or all data is loaded*/
          XMC_UART_CH_Transmit(handle->channel,(uint16_t)ptr_runtime->tx_data[ptr_runtime->tx_data_index]);
10003eb8:	687b      	ldr	r3, [r7, #4]
10003eba:	6819      	ldr	r1, [r3, #0]
10003ebc:	68fb      	ldr	r3, [r7, #12]
10003ebe:	681a      	ldr	r2, [r3, #0]
10003ec0:	68fb      	ldr	r3, [r7, #12]
10003ec2:	68db      	ldr	r3, [r3, #12]
10003ec4:	18d3      	adds	r3, r2, r3
10003ec6:	781b      	ldrb	r3, [r3, #0]
10003ec8:	b29b      	uxth	r3, r3
10003eca:	1c08      	adds	r0, r1, #0
10003ecc:	1c19      	adds	r1, r3, #0
10003ece:	f7ff f89f 	bl	10003010 <XMC_UART_CH_Transmit>
          (ptr_runtime->tx_data_index)++;
10003ed2:	68fb      	ldr	r3, [r7, #12]
10003ed4:	68db      	ldr	r3, [r3, #12]
10003ed6:	1c5a      	adds	r2, r3, #1
10003ed8:	68fb      	ldr	r3, [r7, #12]
10003eda:	60da      	str	r2, [r3, #12]
10003edc:	e001      	b.n	10003ee2 <UART_lTransmitHandler+0x5e>
        }
        else
        {
          break;
10003ede:	46c0      	nop			; (mov r8, r8)
10003ee0:	e055      	b.n	10003f8e <UART_lTransmitHandler+0x10a>
  {
    if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
    {
      /*When Transmit FIFO is enabled*/
      /*Fill the transmit FIFO */
      while (XMC_USIC_CH_TXFIFO_IsFull(handle->channel) == false)
10003ee2:	687b      	ldr	r3, [r7, #4]
10003ee4:	681b      	ldr	r3, [r3, #0]
10003ee6:	1c18      	adds	r0, r3, #0
10003ee8:	f7ff fe30 	bl	10003b4c <XMC_USIC_CH_TXFIFO_IsFull>
10003eec:	1c03      	adds	r3, r0, #0
10003eee:	1c1a      	adds	r2, r3, #0
10003ef0:	2301      	movs	r3, #1
10003ef2:	4053      	eors	r3, r2
10003ef4:	b2db      	uxtb	r3, r3
10003ef6:	2b00      	cmp	r3, #0
10003ef8:	d1d8      	bne.n	10003eac <UART_lTransmitHandler+0x28>
10003efa:	e048      	b.n	10003f8e <UART_lTransmitHandler+0x10a>
      }
    }
    else
    {
      /*When Transmit FIFO is disabled*/
      XMC_UART_CH_Transmit(handle->channel,(uint16_t)ptr_runtime->tx_data[ptr_runtime->tx_data_index]);
10003efc:	687b      	ldr	r3, [r7, #4]
10003efe:	6819      	ldr	r1, [r3, #0]
10003f00:	68fb      	ldr	r3, [r7, #12]
10003f02:	681a      	ldr	r2, [r3, #0]
10003f04:	68fb      	ldr	r3, [r7, #12]
10003f06:	68db      	ldr	r3, [r3, #12]
10003f08:	18d3      	adds	r3, r2, r3
10003f0a:	781b      	ldrb	r3, [r3, #0]
10003f0c:	b29b      	uxth	r3, r3
10003f0e:	1c08      	adds	r0, r1, #0
10003f10:	1c19      	adds	r1, r3, #0
10003f12:	f7ff f87d 	bl	10003010 <XMC_UART_CH_Transmit>
      (ptr_runtime->tx_data_index)++;
10003f16:	68fb      	ldr	r3, [r7, #12]
10003f18:	68db      	ldr	r3, [r3, #12]
10003f1a:	1c5a      	adds	r2, r3, #1
10003f1c:	68fb      	ldr	r3, [r7, #12]
10003f1e:	60da      	str	r2, [r3, #12]
10003f20:	e035      	b.n	10003f8e <UART_lTransmitHandler+0x10a>
    }
  }
  else
  {
    if (XMC_USIC_CH_TXFIFO_IsEmpty(handle->channel) == true)
10003f22:	687b      	ldr	r3, [r7, #4]
10003f24:	681b      	ldr	r3, [r3, #0]
10003f26:	1c18      	adds	r0, r3, #0
10003f28:	f7ff fe22 	bl	10003b70 <XMC_USIC_CH_TXFIFO_IsEmpty>
10003f2c:	1e03      	subs	r3, r0, #0
10003f2e:	d02e      	beq.n	10003f8e <UART_lTransmitHandler+0x10a>
    {
      if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
10003f30:	687b      	ldr	r3, [r7, #4]
10003f32:	685b      	ldr	r3, [r3, #4]
10003f34:	222b      	movs	r2, #43	; 0x2b
10003f36:	5c9b      	ldrb	r3, [r3, r2]
10003f38:	2b00      	cmp	r3, #0
10003f3a:	d008      	beq.n	10003f4e <UART_lTransmitHandler+0xca>
      {
        /*Disable the transmit FIFO event*/
        XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel,(uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);
10003f3c:	687b      	ldr	r3, [r7, #4]
10003f3e:	681a      	ldr	r2, [r3, #0]
10003f40:	2380      	movs	r3, #128	; 0x80
10003f42:	05db      	lsls	r3, r3, #23
10003f44:	1c10      	adds	r0, r2, #0
10003f46:	1c19      	adds	r1, r3, #0
10003f48:	f7ff fdde 	bl	10003b08 <XMC_USIC_CH_TXFIFO_DisableEvent>
10003f4c:	e007      	b.n	10003f5e <UART_lTransmitHandler+0xda>
      }
      else
      {
        /*Disable the standard transmit event*/
        XMC_USIC_CH_DisableEvent(handle->channel, (uint32_t)XMC_USIC_CH_EVENT_TRANSMIT_BUFFER);
10003f4e:	687b      	ldr	r3, [r7, #4]
10003f50:	681a      	ldr	r2, [r3, #0]
10003f52:	2380      	movs	r3, #128	; 0x80
10003f54:	019b      	lsls	r3, r3, #6
10003f56:	1c10      	adds	r0, r2, #0
10003f58:	1c19      	adds	r1, r3, #0
10003f5a:	f7ff fd95 	bl	10003a88 <XMC_USIC_CH_DisableEvent>
      }

      /*Wait for the transmit buffer to be free to ensure that all data is transmitted*/
      while (XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
10003f5e:	46c0      	nop			; (mov r8, r8)
10003f60:	687b      	ldr	r3, [r7, #4]
10003f62:	681b      	ldr	r3, [r3, #0]
10003f64:	1c18      	adds	r0, r3, #0
10003f66:	f7ff fd9f 	bl	10003aa8 <XMC_USIC_CH_GetTransmitBufferStatus>
10003f6a:	1e03      	subs	r3, r0, #0
10003f6c:	2b80      	cmp	r3, #128	; 0x80
10003f6e:	d0f7      	beq.n	10003f60 <UART_lTransmitHandler+0xdc>
      {

      }
      /*All data is transmitted*/
      ptr_runtime->tx_busy = false;
10003f70:	68fb      	ldr	r3, [r7, #12]
10003f72:	2200      	movs	r2, #0
10003f74:	761a      	strb	r2, [r3, #24]
      ptr_runtime->tx_data = NULL;
10003f76:	68fb      	ldr	r3, [r7, #12]
10003f78:	2200      	movs	r2, #0
10003f7a:	601a      	str	r2, [r3, #0]

      if (handle->config->tx_cbhandler != NULL)
10003f7c:	687b      	ldr	r3, [r7, #4]
10003f7e:	685b      	ldr	r3, [r3, #4]
10003f80:	689b      	ldr	r3, [r3, #8]
10003f82:	2b00      	cmp	r3, #0
10003f84:	d003      	beq.n	10003f8e <UART_lTransmitHandler+0x10a>
      {
        /*Execute the callback function provided in the UART APP UI*/
        handle->config->tx_cbhandler();
10003f86:	687b      	ldr	r3, [r7, #4]
10003f88:	685b      	ldr	r3, [r3, #4]
10003f8a:	689b      	ldr	r3, [r3, #8]
10003f8c:	4798      	blx	r3
      }
    }
  }
}
10003f8e:	46bd      	mov	sp, r7
10003f90:	b004      	add	sp, #16
10003f92:	bd80      	pop	{r7, pc}

10003f94 <UART_lReceiveHandler>:
 * param[in]  handle UART APP handle pointer of type UART_t*
 *
 * return void
 */
void UART_lReceiveHandler(const UART_t * const handle)
{
10003f94:	b590      	push	{r4, r7, lr}
10003f96:	b085      	sub	sp, #20
10003f98:	af00      	add	r7, sp, #0
10003f9a:	6078      	str	r0, [r7, #4]
  UART_RUNTIME_t * ptr_runtime = handle->runtime;
10003f9c:	687b      	ldr	r3, [r7, #4]
10003f9e:	689b      	ldr	r3, [r3, #8]
10003fa0:	60fb      	str	r3, [r7, #12]

  if (handle->config->rx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
10003fa2:	687b      	ldr	r3, [r7, #4]
10003fa4:	685b      	ldr	r3, [r3, #4]
10003fa6:	222c      	movs	r2, #44	; 0x2c
10003fa8:	5c9b      	ldrb	r3, [r3, r2]
10003faa:	2b00      	cmp	r3, #0
10003fac:	d051      	beq.n	10004052 <UART_lReceiveHandler+0xbe>
  {
    /*When Receive FIFO is enabled*/
    while (XMC_USIC_CH_RXFIFO_IsEmpty(handle->channel) == false)
10003fae:	e033      	b.n	10004018 <UART_lReceiveHandler+0x84>
    {
      if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
10003fb0:	68fb      	ldr	r3, [r7, #12]
10003fb2:	695a      	ldr	r2, [r3, #20]
10003fb4:	68fb      	ldr	r3, [r7, #12]
10003fb6:	691b      	ldr	r3, [r3, #16]
10003fb8:	429a      	cmp	r2, r3
10003fba:	d211      	bcs.n	10003fe0 <UART_lReceiveHandler+0x4c>
      {
        /*Read all the content of Receive FIFO */
        ptr_runtime->rx_data[ptr_runtime->rx_data_index] = (uint8_t)XMC_UART_CH_GetReceivedData(handle->channel);
10003fbc:	68fb      	ldr	r3, [r7, #12]
10003fbe:	685a      	ldr	r2, [r3, #4]
10003fc0:	68fb      	ldr	r3, [r7, #12]
10003fc2:	695b      	ldr	r3, [r3, #20]
10003fc4:	18d4      	adds	r4, r2, r3
10003fc6:	687b      	ldr	r3, [r7, #4]
10003fc8:	681b      	ldr	r3, [r3, #0]
10003fca:	1c18      	adds	r0, r3, #0
10003fcc:	f7ff f84e 	bl	1000306c <XMC_UART_CH_GetReceivedData>
10003fd0:	1c03      	adds	r3, r0, #0
10003fd2:	b2db      	uxtb	r3, r3
10003fd4:	7023      	strb	r3, [r4, #0]
        (ptr_runtime->rx_data_index)++;
10003fd6:	68fb      	ldr	r3, [r7, #12]
10003fd8:	695b      	ldr	r3, [r3, #20]
10003fda:	1c5a      	adds	r2, r3, #1
10003fdc:	68fb      	ldr	r3, [r7, #12]
10003fde:	615a      	str	r2, [r3, #20]
      }

      if (ptr_runtime->rx_data_index == ptr_runtime->rx_data_count)
10003fe0:	68fb      	ldr	r3, [r7, #12]
10003fe2:	695a      	ldr	r2, [r3, #20]
10003fe4:	68fb      	ldr	r3, [r7, #12]
10003fe6:	691b      	ldr	r3, [r3, #16]
10003fe8:	429a      	cmp	r2, r3
10003fea:	d115      	bne.n	10004018 <UART_lReceiveHandler+0x84>
      {
        /*Reception complete*/
        ptr_runtime->rx_busy = false;
10003fec:	68fb      	ldr	r3, [r7, #12]
10003fee:	2200      	movs	r2, #0
10003ff0:	765a      	strb	r2, [r3, #25]
        /*Disable both standard receive and alternative receive FIFO events*/
        XMC_USIC_CH_RXFIFO_DisableEvent(handle->channel,
10003ff2:	687b      	ldr	r3, [r7, #4]
10003ff4:	681a      	ldr	r2, [r3, #0]
10003ff6:	23c0      	movs	r3, #192	; 0xc0
10003ff8:	05db      	lsls	r3, r3, #23
10003ffa:	1c10      	adds	r0, r2, #0
10003ffc:	1c19      	adds	r1, r3, #0
10003ffe:	f7ff fddd 	bl	10003bbc <XMC_USIC_CH_RXFIFO_DisableEvent>
            (uint32_t)((uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD |
            (uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE));
        if (handle->config->rx_cbhandler != NULL)
10004002:	687b      	ldr	r3, [r7, #4]
10004004:	685b      	ldr	r3, [r3, #4]
10004006:	68db      	ldr	r3, [r3, #12]
10004008:	2b00      	cmp	r3, #0
1000400a:	d004      	beq.n	10004016 <UART_lReceiveHandler+0x82>
        {
          /*Execute the 'End of reception' callback function*/
          handle->config->rx_cbhandler();
1000400c:	687b      	ldr	r3, [r7, #4]
1000400e:	685b      	ldr	r3, [r3, #4]
10004010:	68db      	ldr	r3, [r3, #12]
10004012:	4798      	blx	r3
        }
        break;
10004014:	e00c      	b.n	10004030 <UART_lReceiveHandler+0x9c>
10004016:	e00b      	b.n	10004030 <UART_lReceiveHandler+0x9c>
  UART_RUNTIME_t * ptr_runtime = handle->runtime;

  if (handle->config->rx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
  {
    /*When Receive FIFO is enabled*/
    while (XMC_USIC_CH_RXFIFO_IsEmpty(handle->channel) == false)
10004018:	687b      	ldr	r3, [r7, #4]
1000401a:	681b      	ldr	r3, [r3, #0]
1000401c:	1c18      	adds	r0, r3, #0
1000401e:	f7ff fdef 	bl	10003c00 <XMC_USIC_CH_RXFIFO_IsEmpty>
10004022:	1c03      	adds	r3, r0, #0
10004024:	1c1a      	adds	r2, r3, #0
10004026:	2301      	movs	r3, #1
10004028:	4053      	eors	r3, r2
1000402a:	b2db      	uxtb	r3, r3
1000402c:	2b00      	cmp	r3, #0
1000402e:	d1bf      	bne.n	10003fb0 <UART_lReceiveHandler+0x1c>
        }
        break;
      }
    }
    /*Set the trigger limit if data still to be received*/
    if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
10004030:	68fb      	ldr	r3, [r7, #12]
10004032:	695a      	ldr	r2, [r3, #20]
10004034:	68fb      	ldr	r3, [r7, #12]
10004036:	691b      	ldr	r3, [r3, #16]
10004038:	429a      	cmp	r2, r3
1000403a:	d23c      	bcs.n	100040b6 <UART_lReceiveHandler+0x122>
    {
      UART_lReconfigureRxFIFO(handle,
          (uint32_t)(ptr_runtime->rx_data_count - ptr_runtime->rx_data_index));
1000403c:	68fb      	ldr	r3, [r7, #12]
1000403e:	691a      	ldr	r2, [r3, #16]
10004040:	68fb      	ldr	r3, [r7, #12]
10004042:	695b      	ldr	r3, [r3, #20]
      }
    }
    /*Set the trigger limit if data still to be received*/
    if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
    {
      UART_lReconfigureRxFIFO(handle,
10004044:	1ad3      	subs	r3, r2, r3
10004046:	687a      	ldr	r2, [r7, #4]
10004048:	1c10      	adds	r0, r2, #0
1000404a:	1c19      	adds	r1, r3, #0
1000404c:	f000 f836 	bl	100040bc <UART_lReconfigureRxFIFO>
10004050:	e031      	b.n	100040b6 <UART_lReceiveHandler+0x122>
    }
  }
  else
  {
    /*When RxFIFO is disabled*/
    if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
10004052:	68fb      	ldr	r3, [r7, #12]
10004054:	695a      	ldr	r2, [r3, #20]
10004056:	68fb      	ldr	r3, [r7, #12]
10004058:	691b      	ldr	r3, [r3, #16]
1000405a:	429a      	cmp	r2, r3
1000405c:	d211      	bcs.n	10004082 <UART_lReceiveHandler+0xee>
    {
      ptr_runtime->rx_data[ptr_runtime->rx_data_index] = (uint8_t)XMC_UART_CH_GetReceivedData(handle->channel);
1000405e:	68fb      	ldr	r3, [r7, #12]
10004060:	685a      	ldr	r2, [r3, #4]
10004062:	68fb      	ldr	r3, [r7, #12]
10004064:	695b      	ldr	r3, [r3, #20]
10004066:	18d4      	adds	r4, r2, r3
10004068:	687b      	ldr	r3, [r7, #4]
1000406a:	681b      	ldr	r3, [r3, #0]
1000406c:	1c18      	adds	r0, r3, #0
1000406e:	f7fe fffd 	bl	1000306c <XMC_UART_CH_GetReceivedData>
10004072:	1c03      	adds	r3, r0, #0
10004074:	b2db      	uxtb	r3, r3
10004076:	7023      	strb	r3, [r4, #0]
      (ptr_runtime->rx_data_index)++;
10004078:	68fb      	ldr	r3, [r7, #12]
1000407a:	695b      	ldr	r3, [r3, #20]
1000407c:	1c5a      	adds	r2, r3, #1
1000407e:	68fb      	ldr	r3, [r7, #12]
10004080:	615a      	str	r2, [r3, #20]
    }

    if (ptr_runtime->rx_data_index == ptr_runtime->rx_data_count)
10004082:	68fb      	ldr	r3, [r7, #12]
10004084:	695a      	ldr	r2, [r3, #20]
10004086:	68fb      	ldr	r3, [r7, #12]
10004088:	691b      	ldr	r3, [r3, #16]
1000408a:	429a      	cmp	r2, r3
1000408c:	d113      	bne.n	100040b6 <UART_lReceiveHandler+0x122>
    {
      /*Reception complete*/
      ptr_runtime->rx_busy = false;
1000408e:	68fb      	ldr	r3, [r7, #12]
10004090:	2200      	movs	r2, #0
10004092:	765a      	strb	r2, [r3, #25]
      /*Disable both standard receive and alternative receive FIFO events*/
      XMC_USIC_CH_DisableEvent(handle->channel,
10004094:	687b      	ldr	r3, [r7, #4]
10004096:	681a      	ldr	r2, [r3, #0]
10004098:	23c0      	movs	r3, #192	; 0xc0
1000409a:	021b      	lsls	r3, r3, #8
1000409c:	1c10      	adds	r0, r2, #0
1000409e:	1c19      	adds	r1, r3, #0
100040a0:	f7ff fcf2 	bl	10003a88 <XMC_USIC_CH_DisableEvent>
          (uint32_t)((uint32_t)XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE | (uint32_t)XMC_USIC_CH_EVENT_STANDARD_RECEIVE));

      if (handle->config->rx_cbhandler != NULL)
100040a4:	687b      	ldr	r3, [r7, #4]
100040a6:	685b      	ldr	r3, [r3, #4]
100040a8:	68db      	ldr	r3, [r3, #12]
100040aa:	2b00      	cmp	r3, #0
100040ac:	d003      	beq.n	100040b6 <UART_lReceiveHandler+0x122>
      {
        /*Execute the 'End of reception' callback function*/
        handle->config->rx_cbhandler();
100040ae:	687b      	ldr	r3, [r7, #4]
100040b0:	685b      	ldr	r3, [r3, #4]
100040b2:	68db      	ldr	r3, [r3, #12]
100040b4:	4798      	blx	r3
      }
    }
  }
}
100040b6:	46bd      	mov	sp, r7
100040b8:	b005      	add	sp, #20
100040ba:	bd90      	pop	{r4, r7, pc}

100040bc <UART_lReconfigureRxFIFO>:
 * param[in] uint8_t  number of bytes to be received.
 *
 * return void.
 */
static void UART_lReconfigureRxFIFO(const UART_t * const handle, uint32_t data_size)
{
100040bc:	b580      	push	{r7, lr}
100040be:	b084      	sub	sp, #16
100040c0:	af00      	add	r7, sp, #0
100040c2:	6078      	str	r0, [r7, #4]
100040c4:	6039      	str	r1, [r7, #0]
  uint32_t fifo_size;
  uint32_t ret_limit_val = 0U;
100040c6:	2300      	movs	r3, #0
100040c8:	60fb      	str	r3, [r7, #12]

  /*Get FIFO size in bytes*/
  fifo_size = (uint32_t)(0x01UL << (uint8_t)(handle->config->rx_fifo_size));
100040ca:	687b      	ldr	r3, [r7, #4]
100040cc:	685b      	ldr	r3, [r3, #4]
100040ce:	222c      	movs	r2, #44	; 0x2c
100040d0:	5c9b      	ldrb	r3, [r3, r2]
100040d2:	1c1a      	adds	r2, r3, #0
100040d4:	2301      	movs	r3, #1
100040d6:	4093      	lsls	r3, r2
100040d8:	60bb      	str	r3, [r7, #8]
  /*If data size is more than FIFO size, configure the limit to the FIFO size*/
  if (data_size < fifo_size)
100040da:	683a      	ldr	r2, [r7, #0]
100040dc:	68bb      	ldr	r3, [r7, #8]
100040de:	429a      	cmp	r2, r3
100040e0:	d203      	bcs.n	100040ea <UART_lReconfigureRxFIFO+0x2e>
  {
    ret_limit_val = (uint32_t)(data_size - 1U);
100040e2:	683b      	ldr	r3, [r7, #0]
100040e4:	3b01      	subs	r3, #1
100040e6:	60fb      	str	r3, [r7, #12]
100040e8:	e002      	b.n	100040f0 <UART_lReconfigureRxFIFO+0x34>
  }
  else
  {
    ret_limit_val = (uint32_t)(fifo_size - 1U);
100040ea:	68bb      	ldr	r3, [r7, #8]
100040ec:	3b01      	subs	r3, #1
100040ee:	60fb      	str	r3, [r7, #12]
  }
  /*Set the limit value*/
  XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(handle->channel,
100040f0:	687b      	ldr	r3, [r7, #4]
100040f2:	6819      	ldr	r1, [r3, #0]
        handle->config->rx_fifo_size, ret_limit_val);
100040f4:	687b      	ldr	r3, [r7, #4]
100040f6:	685b      	ldr	r3, [r3, #4]
  else
  {
    ret_limit_val = (uint32_t)(fifo_size - 1U);
  }
  /*Set the limit value*/
  XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(handle->channel,
100040f8:	222c      	movs	r2, #44	; 0x2c
100040fa:	5c9a      	ldrb	r2, [r3, r2]
100040fc:	68fb      	ldr	r3, [r7, #12]
100040fe:	1c08      	adds	r0, r1, #0
10004100:	1c11      	adds	r1, r2, #0
10004102:	1c1a      	adds	r2, r3, #0
10004104:	f7ff f8d0 	bl	100032a8 <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit>
        handle->config->rx_fifo_size, ret_limit_val);
}
10004108:	46bd      	mov	sp, r7
1000410a:	b004      	add	sp, #16
1000410c:	bd80      	pop	{r7, pc}
1000410e:	46c0      	nop			; (mov r8, r8)

10004110 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
10004110:	b580      	push	{r7, lr}
10004112:	b082      	sub	sp, #8
10004114:	af00      	add	r7, sp, #0
10004116:	1c02      	adds	r2, r0, #0
10004118:	1dfb      	adds	r3, r7, #7
1000411a:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
1000411c:	4b06      	ldr	r3, [pc, #24]	; (10004138 <NVIC_EnableIRQ+0x28>)
1000411e:	1dfa      	adds	r2, r7, #7
10004120:	7812      	ldrb	r2, [r2, #0]
10004122:	1c11      	adds	r1, r2, #0
10004124:	221f      	movs	r2, #31
10004126:	400a      	ands	r2, r1
10004128:	2101      	movs	r1, #1
1000412a:	4091      	lsls	r1, r2
1000412c:	1c0a      	adds	r2, r1, #0
1000412e:	601a      	str	r2, [r3, #0]
}
10004130:	46bd      	mov	sp, r7
10004132:	b002      	add	sp, #8
10004134:	bd80      	pop	{r7, pc}
10004136:	46c0      	nop			; (mov r8, r8)
10004138:	e000e100 	.word	0xe000e100

1000413c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
1000413c:	b5b0      	push	{r4, r5, r7, lr}
1000413e:	b082      	sub	sp, #8
10004140:	af00      	add	r7, sp, #0
10004142:	1c02      	adds	r2, r0, #0
10004144:	6039      	str	r1, [r7, #0]
10004146:	1dfb      	adds	r3, r7, #7
10004148:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
1000414a:	1dfb      	adds	r3, r7, #7
1000414c:	781b      	ldrb	r3, [r3, #0]
1000414e:	2b7f      	cmp	r3, #127	; 0x7f
10004150:	d92f      	bls.n	100041b2 <NVIC_SetPriority+0x76>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10004152:	4c2d      	ldr	r4, [pc, #180]	; (10004208 <NVIC_SetPriority+0xcc>)
10004154:	1dfb      	adds	r3, r7, #7
10004156:	781b      	ldrb	r3, [r3, #0]
10004158:	1c1a      	adds	r2, r3, #0
1000415a:	230f      	movs	r3, #15
1000415c:	4013      	ands	r3, r2
1000415e:	3b08      	subs	r3, #8
10004160:	0899      	lsrs	r1, r3, #2
10004162:	4a29      	ldr	r2, [pc, #164]	; (10004208 <NVIC_SetPriority+0xcc>)
10004164:	1dfb      	adds	r3, r7, #7
10004166:	781b      	ldrb	r3, [r3, #0]
10004168:	1c18      	adds	r0, r3, #0
1000416a:	230f      	movs	r3, #15
1000416c:	4003      	ands	r3, r0
1000416e:	3b08      	subs	r3, #8
10004170:	089b      	lsrs	r3, r3, #2
10004172:	3306      	adds	r3, #6
10004174:	009b      	lsls	r3, r3, #2
10004176:	18d3      	adds	r3, r2, r3
10004178:	685b      	ldr	r3, [r3, #4]
1000417a:	1dfa      	adds	r2, r7, #7
1000417c:	7812      	ldrb	r2, [r2, #0]
1000417e:	1c10      	adds	r0, r2, #0
10004180:	2203      	movs	r2, #3
10004182:	4002      	ands	r2, r0
10004184:	00d2      	lsls	r2, r2, #3
10004186:	1c10      	adds	r0, r2, #0
10004188:	22ff      	movs	r2, #255	; 0xff
1000418a:	4082      	lsls	r2, r0
1000418c:	43d2      	mvns	r2, r2
1000418e:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10004190:	683b      	ldr	r3, [r7, #0]
10004192:	019b      	lsls	r3, r3, #6
10004194:	20ff      	movs	r0, #255	; 0xff
10004196:	4003      	ands	r3, r0
10004198:	1df8      	adds	r0, r7, #7
1000419a:	7800      	ldrb	r0, [r0, #0]
1000419c:	1c05      	adds	r5, r0, #0
1000419e:	2003      	movs	r0, #3
100041a0:	4028      	ands	r0, r5
100041a2:	00c0      	lsls	r0, r0, #3
100041a4:	4083      	lsls	r3, r0
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100041a6:	431a      	orrs	r2, r3
100041a8:	1d8b      	adds	r3, r1, #6
100041aa:	009b      	lsls	r3, r3, #2
100041ac:	18e3      	adds	r3, r4, r3
100041ae:	605a      	str	r2, [r3, #4]
100041b0:	e026      	b.n	10004200 <NVIC_SetPriority+0xc4>
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100041b2:	4c16      	ldr	r4, [pc, #88]	; (1000420c <NVIC_SetPriority+0xd0>)
100041b4:	1dfb      	adds	r3, r7, #7
100041b6:	781b      	ldrb	r3, [r3, #0]
100041b8:	b25b      	sxtb	r3, r3
100041ba:	089b      	lsrs	r3, r3, #2
100041bc:	4913      	ldr	r1, [pc, #76]	; (1000420c <NVIC_SetPriority+0xd0>)
100041be:	1dfa      	adds	r2, r7, #7
100041c0:	7812      	ldrb	r2, [r2, #0]
100041c2:	b252      	sxtb	r2, r2
100041c4:	0892      	lsrs	r2, r2, #2
100041c6:	32c0      	adds	r2, #192	; 0xc0
100041c8:	0092      	lsls	r2, r2, #2
100041ca:	5852      	ldr	r2, [r2, r1]
100041cc:	1df9      	adds	r1, r7, #7
100041ce:	7809      	ldrb	r1, [r1, #0]
100041d0:	1c08      	adds	r0, r1, #0
100041d2:	2103      	movs	r1, #3
100041d4:	4001      	ands	r1, r0
100041d6:	00c9      	lsls	r1, r1, #3
100041d8:	1c08      	adds	r0, r1, #0
100041da:	21ff      	movs	r1, #255	; 0xff
100041dc:	4081      	lsls	r1, r0
100041de:	43c9      	mvns	r1, r1
100041e0:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
100041e2:	683a      	ldr	r2, [r7, #0]
100041e4:	0192      	lsls	r2, r2, #6
100041e6:	20ff      	movs	r0, #255	; 0xff
100041e8:	4002      	ands	r2, r0
100041ea:	1df8      	adds	r0, r7, #7
100041ec:	7800      	ldrb	r0, [r0, #0]
100041ee:	1c05      	adds	r5, r0, #0
100041f0:	2003      	movs	r0, #3
100041f2:	4028      	ands	r0, r5
100041f4:	00c0      	lsls	r0, r0, #3
100041f6:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100041f8:	430a      	orrs	r2, r1
100041fa:	33c0      	adds	r3, #192	; 0xc0
100041fc:	009b      	lsls	r3, r3, #2
100041fe:	511a      	str	r2, [r3, r4]
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
10004200:	46bd      	mov	sp, r7
10004202:	b002      	add	sp, #8
10004204:	bdb0      	pop	{r4, r5, r7, pc}
10004206:	46c0      	nop			; (mov r8, r8)
10004208:	e000ed00 	.word	0xe000ed00
1000420c:	e000e100 	.word	0xe000e100

10004210 <XMC_USIC_CH_SetInputSource>:
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
10004210:	b580      	push	{r7, lr}
10004212:	b082      	sub	sp, #8
10004214:	af00      	add	r7, sp, #0
10004216:	6078      	str	r0, [r7, #4]
10004218:	1c08      	adds	r0, r1, #0
1000421a:	1c11      	adds	r1, r2, #0
1000421c:	1cfb      	adds	r3, r7, #3
1000421e:	1c02      	adds	r2, r0, #0
10004220:	701a      	strb	r2, [r3, #0]
10004222:	1cbb      	adds	r3, r7, #2
10004224:	1c0a      	adds	r2, r1, #0
10004226:	701a      	strb	r2, [r3, #0]
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
10004228:	1cfb      	adds	r3, r7, #3
1000422a:	7818      	ldrb	r0, [r3, #0]
1000422c:	1cfb      	adds	r3, r7, #3
1000422e:	781b      	ldrb	r3, [r3, #0]
10004230:	687a      	ldr	r2, [r7, #4]
10004232:	3306      	adds	r3, #6
10004234:	009b      	lsls	r3, r3, #2
10004236:	18d3      	adds	r3, r2, r3
10004238:	685b      	ldr	r3, [r3, #4]
1000423a:	2207      	movs	r2, #7
1000423c:	4393      	bics	r3, r2
1000423e:	1c1a      	adds	r2, r3, #0
                         ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
10004240:	1cbb      	adds	r3, r7, #2
10004242:	781b      	ldrb	r3, [r3, #0]
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
10004244:	431a      	orrs	r2, r3
10004246:	6879      	ldr	r1, [r7, #4]
10004248:	1d83      	adds	r3, r0, #6
1000424a:	009b      	lsls	r3, r3, #2
1000424c:	18cb      	adds	r3, r1, r3
1000424e:	605a      	str	r2, [r3, #4]
                         ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
}
10004250:	46bd      	mov	sp, r7
10004252:	b002      	add	sp, #8
10004254:	bd80      	pop	{r7, pc}
10004256:	46c0      	nop			; (mov r8, r8)

10004258 <XMC_UART_CH_Start>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_UART_CH_Stop(), XMC_UART_CH_Transmit()\n\n\n
 */
__STATIC_INLINE void XMC_UART_CH_Start(XMC_USIC_CH_t *const channel)
{
10004258:	b580      	push	{r7, lr}
1000425a:	b082      	sub	sp, #8
1000425c:	af00      	add	r7, sp, #0
1000425e:	6078      	str	r0, [r7, #4]
  channel->CCR = (uint32_t)(((channel->CCR) & (~USIC_CH_CCR_MODE_Msk)) | (uint32_t)XMC_USIC_CH_OPERATING_MODE_UART);
10004260:	687b      	ldr	r3, [r7, #4]
10004262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
10004264:	220f      	movs	r2, #15
10004266:	4393      	bics	r3, r2
10004268:	2202      	movs	r2, #2
1000426a:	431a      	orrs	r2, r3
1000426c:	687b      	ldr	r3, [r7, #4]
1000426e:	641a      	str	r2, [r3, #64]	; 0x40
}
10004270:	46bd      	mov	sp, r7
10004272:	b002      	add	sp, #8
10004274:	bd80      	pop	{r7, pc}
10004276:	46c0      	nop			; (mov r8, r8)

10004278 <UART_0_init>:
/**********************************************************************************************************************
 * API IMPLEMENTATION
 **********************************************************************************************************************/
/*Channel initialization function*/
UART_STATUS_t UART_0_init()
{
10004278:	b580      	push	{r7, lr}
1000427a:	b082      	sub	sp, #8
1000427c:	af00      	add	r7, sp, #0
  UART_STATUS_t status = UART_STATUS_SUCCESS;
1000427e:	1dfb      	adds	r3, r7, #7
10004280:	2200      	movs	r2, #0
10004282:	701a      	strb	r2, [r3, #0]
  /*Configure Receive pin*/
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT2_BASE, 1U, &UART_0_rx_pin_config);
10004284:	4a37      	ldr	r2, [pc, #220]	; (10004364 <UART_0_init+0xec>)
10004286:	4b38      	ldr	r3, [pc, #224]	; (10004368 <UART_0_init+0xf0>)
10004288:	1c10      	adds	r0, r2, #0
1000428a:	2101      	movs	r1, #1
1000428c:	1c1a      	adds	r2, r3, #0
1000428e:	f7fe fadb 	bl	10002848 <XMC_GPIO_Init>
  /* Initialize USIC channel in UART mode*/
  XMC_UART_CH_Init(XMC_UART0_CH0, &UART_0_channel_config);
10004292:	2390      	movs	r3, #144	; 0x90
10004294:	05da      	lsls	r2, r3, #23
10004296:	4b35      	ldr	r3, [pc, #212]	; (1000436c <UART_0_init+0xf4>)
10004298:	1c10      	adds	r0, r2, #0
1000429a:	1c19      	adds	r1, r3, #0
1000429c:	f7fe fe60 	bl	10002f60 <XMC_UART_CH_Init>
  /*Set input source path*/
  XMC_USIC_CH_SetInputSource(XMC_UART0_CH0, XMC_USIC_CH_INPUT_DX0, 5U);
100042a0:	2390      	movs	r3, #144	; 0x90
100042a2:	05db      	lsls	r3, r3, #23
100042a4:	1c18      	adds	r0, r3, #0
100042a6:	2100      	movs	r1, #0
100042a8:	2205      	movs	r2, #5
100042aa:	f7ff ffb1 	bl	10004210 <XMC_USIC_CH_SetInputSource>
  XMC_USIC_CH_SetInputSource(XMC_UART0_CH0, XMC_USIC_CH_INPUT_DX3, 0U);
100042ae:	2390      	movs	r3, #144	; 0x90
100042b0:	05db      	lsls	r3, r3, #23
100042b2:	1c18      	adds	r0, r3, #0
100042b4:	2103      	movs	r1, #3
100042b6:	2200      	movs	r2, #0
100042b8:	f7ff ffaa 	bl	10004210 <XMC_USIC_CH_SetInputSource>
  XMC_USIC_CH_SetInputSource(XMC_UART0_CH0, XMC_USIC_CH_INPUT_DX5, 0U);
100042bc:	2390      	movs	r3, #144	; 0x90
100042be:	05db      	lsls	r3, r3, #23
100042c0:	1c18      	adds	r0, r3, #0
100042c2:	2105      	movs	r1, #5
100042c4:	2200      	movs	r2, #0
100042c6:	f7ff ffa3 	bl	10004210 <XMC_USIC_CH_SetInputSource>
  /*Configure transmit FIFO*/
  XMC_USIC_CH_TXFIFO_Configure(XMC_UART0_CH0,
100042ca:	2390      	movs	r3, #144	; 0x90
100042cc:	05db      	lsls	r3, r3, #23
100042ce:	1c18      	adds	r0, r3, #0
100042d0:	2130      	movs	r1, #48	; 0x30
100042d2:	2204      	movs	r2, #4
100042d4:	2301      	movs	r3, #1
100042d6:	f7fe ff87 	bl	100031e8 <XMC_USIC_CH_TXFIFO_Configure>
        48U,
        XMC_USIC_CH_FIFO_SIZE_16WORDS,
        1U);
  /*Configure receive FIFO*/
  XMC_USIC_CH_RXFIFO_Configure(XMC_UART0_CH0,
100042da:	2390      	movs	r3, #144	; 0x90
100042dc:	05db      	lsls	r3, r3, #23
100042de:	1c18      	adds	r0, r3, #0
100042e0:	2120      	movs	r1, #32
100042e2:	2204      	movs	r2, #4
100042e4:	2300      	movs	r3, #0
100042e6:	f7fe ffad 	bl	10003244 <XMC_USIC_CH_RXFIFO_Configure>
        32U,
        XMC_USIC_CH_FIFO_SIZE_16WORDS,
        0U);
  /* Start UART */
  XMC_UART_CH_Start(XMC_UART0_CH0);
100042ea:	2390      	movs	r3, #144	; 0x90
100042ec:	05db      	lsls	r3, r3, #23
100042ee:	1c18      	adds	r0, r3, #0
100042f0:	f7ff ffb2 	bl	10004258 <XMC_UART_CH_Start>

  /* Initialize UART TX pin */
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT1_BASE, 1U, &UART_0_tx_pin_config);
100042f4:	4a1e      	ldr	r2, [pc, #120]	; (10004370 <UART_0_init+0xf8>)
100042f6:	4b1f      	ldr	r3, [pc, #124]	; (10004374 <UART_0_init+0xfc>)
100042f8:	1c10      	adds	r0, r2, #0
100042fa:	2101      	movs	r1, #1
100042fc:	1c1a      	adds	r2, r3, #0
100042fe:	f7fe faa3 	bl	10002848 <XMC_GPIO_Init>

  /*Set service request for UART protocol events*/
  XMC_USIC_CH_SetInterruptNodePointer(XMC_UART0_CH0, XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL,
10004302:	2390      	movs	r3, #144	; 0x90
10004304:	05db      	lsls	r3, r3, #23
10004306:	1c18      	adds	r0, r3, #0
10004308:	2110      	movs	r1, #16
1000430a:	2200      	movs	r2, #0
1000430c:	f7fe fffa 	bl	10003304 <XMC_USIC_CH_SetInterruptNodePointer>
     0U);
  /*Set service request for tx FIFO transmit interrupt*/
  XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_UART0_CH0, XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
10004310:	2390      	movs	r3, #144	; 0x90
10004312:	05db      	lsls	r3, r3, #23
10004314:	1c18      	adds	r0, r3, #0
10004316:	2110      	movs	r1, #16
10004318:	2203      	movs	r2, #3
1000431a:	f7ff f813 	bl	10003344 <XMC_USIC_CH_TXFIFO_SetInterruptNodePointer>
      3U);
  /*Set service request for rx FIFO receive interrupt*/
  XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_UART0_CH0, XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
1000431e:	2390      	movs	r3, #144	; 0x90
10004320:	05db      	lsls	r3, r3, #23
10004322:	1c18      	adds	r0, r3, #0
10004324:	2110      	movs	r1, #16
10004326:	2201      	movs	r2, #1
10004328:	f7ff f830 	bl	1000338c <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>
       0x1U);
  XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_UART0_CH0, XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE,
1000432c:	2390      	movs	r3, #144	; 0x90
1000432e:	05db      	lsls	r3, r3, #23
10004330:	1c18      	adds	r0, r3, #0
10004332:	2113      	movs	r1, #19
10004334:	2201      	movs	r2, #1
10004336:	f7ff f829 	bl	1000338c <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>
       0x1U);
  /*Set priority and enable NVIC node for transmit interrupt*/
  NVIC_SetPriority((IRQn_Type)12, 3U);
1000433a:	200c      	movs	r0, #12
1000433c:	2103      	movs	r1, #3
1000433e:	f7ff fefd 	bl	1000413c <NVIC_SetPriority>
  NVIC_EnableIRQ((IRQn_Type)12);
10004342:	200c      	movs	r0, #12
10004344:	f7ff fee4 	bl	10004110 <NVIC_EnableIRQ>
  /*Set priority and enable NVIC node for receive interrupt*/
  NVIC_SetPriority((IRQn_Type)10, 3U);
10004348:	200a      	movs	r0, #10
1000434a:	2103      	movs	r1, #3
1000434c:	f7ff fef6 	bl	1000413c <NVIC_SetPriority>
  NVIC_EnableIRQ((IRQn_Type)10);
10004350:	200a      	movs	r0, #10
10004352:	f7ff fedd 	bl	10004110 <NVIC_EnableIRQ>
  return status;
10004356:	1dfb      	adds	r3, r7, #7
10004358:	781b      	ldrb	r3, [r3, #0]
}
1000435a:	1c18      	adds	r0, r3, #0
1000435c:	46bd      	mov	sp, r7
1000435e:	b002      	add	sp, #8
10004360:	bd80      	pop	{r7, pc}
10004362:	46c0      	nop			; (mov r8, r8)
10004364:	40040200 	.word	0x40040200
10004368:	100095e0 	.word	0x100095e0
1000436c:	10009590 	.word	0x10009590
10004370:	40040100 	.word	0x40040100
10004374:	1000959c 	.word	0x1000959c

10004378 <USIC0_3_IRQHandler>:
/*Interrupt handlers*/
/*Transmit ISR*/
void UART_0_TX_HANDLER()
{
10004378:	b580      	push	{r7, lr}
1000437a:	af00      	add	r7, sp, #0
  UART_lTransmitHandler(&UART_0);
1000437c:	4b02      	ldr	r3, [pc, #8]	; (10004388 <USIC0_3_IRQHandler+0x10>)
1000437e:	1c18      	adds	r0, r3, #0
10004380:	f7ff fd80 	bl	10003e84 <UART_lTransmitHandler>
}
10004384:	46bd      	mov	sp, r7
10004386:	bd80      	pop	{r7, pc}
10004388:	20000554 	.word	0x20000554

1000438c <USIC0_1_IRQHandler>:

/*Receive ISR*/
void UART_0_RX_HANDLER()
{
1000438c:	b580      	push	{r7, lr}
1000438e:	af00      	add	r7, sp, #0
  UART_lReceiveHandler(&UART_0);
10004390:	4b02      	ldr	r3, [pc, #8]	; (1000439c <USIC0_1_IRQHandler+0x10>)
10004392:	1c18      	adds	r0, r3, #0
10004394:	f7ff fdfe 	bl	10003f94 <UART_lReceiveHandler>
}
10004398:	46bd      	mov	sp, r7
1000439a:	bd80      	pop	{r7, pc}
1000439c:	20000554 	.word	0x20000554

100043a0 <UART_1_init>:
/**********************************************************************************************************************
 * API IMPLEMENTATION
 **********************************************************************************************************************/
/*Channel initialization function*/
UART_STATUS_t UART_1_init()
{
100043a0:	b580      	push	{r7, lr}
100043a2:	b082      	sub	sp, #8
100043a4:	af00      	add	r7, sp, #0
  UART_STATUS_t status = UART_STATUS_SUCCESS;
100043a6:	1dfb      	adds	r3, r7, #7
100043a8:	2200      	movs	r2, #0
100043aa:	701a      	strb	r2, [r3, #0]
  /*Configure Receive pin*/
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT0_BASE, 7U, &UART_1_rx_pin_config);
100043ac:	4a31      	ldr	r2, [pc, #196]	; (10004474 <UART_1_init+0xd4>)
100043ae:	4b32      	ldr	r3, [pc, #200]	; (10004478 <UART_1_init+0xd8>)
100043b0:	1c10      	adds	r0, r2, #0
100043b2:	2107      	movs	r1, #7
100043b4:	1c1a      	adds	r2, r3, #0
100043b6:	f7fe fa47 	bl	10002848 <XMC_GPIO_Init>
  /* Initialize USIC channel in UART mode*/
  XMC_UART_CH_Init(XMC_UART0_CH1, &UART_1_channel_config);
100043ba:	4a30      	ldr	r2, [pc, #192]	; (1000447c <UART_1_init+0xdc>)
100043bc:	4b30      	ldr	r3, [pc, #192]	; (10004480 <UART_1_init+0xe0>)
100043be:	1c10      	adds	r0, r2, #0
100043c0:	1c19      	adds	r1, r3, #0
100043c2:	f7fe fdcd 	bl	10002f60 <XMC_UART_CH_Init>
  /*Set input source path*/
  XMC_USIC_CH_SetInputSource(XMC_UART0_CH1, XMC_USIC_CH_INPUT_DX0, 3U);
100043c6:	4b2d      	ldr	r3, [pc, #180]	; (1000447c <UART_1_init+0xdc>)
100043c8:	1c18      	adds	r0, r3, #0
100043ca:	2100      	movs	r1, #0
100043cc:	2203      	movs	r2, #3
100043ce:	f7ff ff1f 	bl	10004210 <XMC_USIC_CH_SetInputSource>
  XMC_USIC_CH_SetInputSource(XMC_UART0_CH1, XMC_USIC_CH_INPUT_DX3, 0U);
100043d2:	4b2a      	ldr	r3, [pc, #168]	; (1000447c <UART_1_init+0xdc>)
100043d4:	1c18      	adds	r0, r3, #0
100043d6:	2103      	movs	r1, #3
100043d8:	2200      	movs	r2, #0
100043da:	f7ff ff19 	bl	10004210 <XMC_USIC_CH_SetInputSource>
  XMC_USIC_CH_SetInputSource(XMC_UART0_CH1, XMC_USIC_CH_INPUT_DX5, 0U);
100043de:	4b27      	ldr	r3, [pc, #156]	; (1000447c <UART_1_init+0xdc>)
100043e0:	1c18      	adds	r0, r3, #0
100043e2:	2105      	movs	r1, #5
100043e4:	2200      	movs	r2, #0
100043e6:	f7ff ff13 	bl	10004210 <XMC_USIC_CH_SetInputSource>
  /*Configure transmit FIFO*/
  XMC_USIC_CH_TXFIFO_Configure(XMC_UART0_CH1,
100043ea:	4b24      	ldr	r3, [pc, #144]	; (1000447c <UART_1_init+0xdc>)
100043ec:	1c18      	adds	r0, r3, #0
100043ee:	2110      	movs	r1, #16
100043f0:	2204      	movs	r2, #4
100043f2:	2301      	movs	r3, #1
100043f4:	f7fe fef8 	bl	100031e8 <XMC_USIC_CH_TXFIFO_Configure>
        16U,
        XMC_USIC_CH_FIFO_SIZE_16WORDS,
        1U);
  /*Configure receive FIFO*/
  XMC_USIC_CH_RXFIFO_Configure(XMC_UART0_CH1,
100043f8:	4b20      	ldr	r3, [pc, #128]	; (1000447c <UART_1_init+0xdc>)
100043fa:	1c18      	adds	r0, r3, #0
100043fc:	2100      	movs	r1, #0
100043fe:	2204      	movs	r2, #4
10004400:	2300      	movs	r3, #0
10004402:	f7fe ff1f 	bl	10003244 <XMC_USIC_CH_RXFIFO_Configure>
        0U,
        XMC_USIC_CH_FIFO_SIZE_16WORDS,
        0U);
  /* Start UART */
  XMC_UART_CH_Start(XMC_UART0_CH1);
10004406:	4b1d      	ldr	r3, [pc, #116]	; (1000447c <UART_1_init+0xdc>)
10004408:	1c18      	adds	r0, r3, #0
1000440a:	f7ff ff25 	bl	10004258 <XMC_UART_CH_Start>

  /* Initialize UART TX pin */
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT0_BASE, 6U, &UART_1_tx_pin_config);
1000440e:	4a19      	ldr	r2, [pc, #100]	; (10004474 <UART_1_init+0xd4>)
10004410:	4b1c      	ldr	r3, [pc, #112]	; (10004484 <UART_1_init+0xe4>)
10004412:	1c10      	adds	r0, r2, #0
10004414:	2106      	movs	r1, #6
10004416:	1c1a      	adds	r2, r3, #0
10004418:	f7fe fa16 	bl	10002848 <XMC_GPIO_Init>

  /*Set service request for UART protocol events*/
  XMC_USIC_CH_SetInterruptNodePointer(XMC_UART0_CH1, XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL,
1000441c:	4b17      	ldr	r3, [pc, #92]	; (1000447c <UART_1_init+0xdc>)
1000441e:	1c18      	adds	r0, r3, #0
10004420:	2110      	movs	r1, #16
10004422:	2200      	movs	r2, #0
10004424:	f7fe ff6e 	bl	10003304 <XMC_USIC_CH_SetInterruptNodePointer>
     0U);
  /*Set service request for tx FIFO transmit interrupt*/
  XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_UART0_CH1, XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
10004428:	4b14      	ldr	r3, [pc, #80]	; (1000447c <UART_1_init+0xdc>)
1000442a:	1c18      	adds	r0, r3, #0
1000442c:	2110      	movs	r1, #16
1000442e:	2204      	movs	r2, #4
10004430:	f7fe ff88 	bl	10003344 <XMC_USIC_CH_TXFIFO_SetInterruptNodePointer>
      4U);
  /*Set service request for rx FIFO receive interrupt*/
  XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_UART0_CH1, XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
10004434:	4b11      	ldr	r3, [pc, #68]	; (1000447c <UART_1_init+0xdc>)
10004436:	1c18      	adds	r0, r3, #0
10004438:	2110      	movs	r1, #16
1000443a:	2202      	movs	r2, #2
1000443c:	f7fe ffa6 	bl	1000338c <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>
       0x2U);
  XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_UART0_CH1, XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE,
10004440:	4b0e      	ldr	r3, [pc, #56]	; (1000447c <UART_1_init+0xdc>)
10004442:	1c18      	adds	r0, r3, #0
10004444:	2113      	movs	r1, #19
10004446:	2202      	movs	r2, #2
10004448:	f7fe ffa0 	bl	1000338c <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>
       0x2U);
  /*Set priority and enable NVIC node for transmit interrupt*/
  NVIC_SetPriority((IRQn_Type)13, 3U);
1000444c:	200d      	movs	r0, #13
1000444e:	2103      	movs	r1, #3
10004450:	f7ff fe74 	bl	1000413c <NVIC_SetPriority>
  NVIC_EnableIRQ((IRQn_Type)13);
10004454:	200d      	movs	r0, #13
10004456:	f7ff fe5b 	bl	10004110 <NVIC_EnableIRQ>
  /*Set priority and enable NVIC node for receive interrupt*/
  NVIC_SetPriority((IRQn_Type)11, 3U);
1000445a:	200b      	movs	r0, #11
1000445c:	2103      	movs	r1, #3
1000445e:	f7ff fe6d 	bl	1000413c <NVIC_SetPriority>
  NVIC_EnableIRQ((IRQn_Type)11);
10004462:	200b      	movs	r0, #11
10004464:	f7ff fe54 	bl	10004110 <NVIC_EnableIRQ>
  return status;
10004468:	1dfb      	adds	r3, r7, #7
1000446a:	781b      	ldrb	r3, [r3, #0]
}
1000446c:	1c18      	adds	r0, r3, #0
1000446e:	46bd      	mov	sp, r7
10004470:	b002      	add	sp, #8
10004472:	bd80      	pop	{r7, pc}
10004474:	40040000 	.word	0x40040000
10004478:	10009638 	.word	0x10009638
1000447c:	48000200 	.word	0x48000200
10004480:	100095e8 	.word	0x100095e8
10004484:	100095f4 	.word	0x100095f4

10004488 <USIC0_4_IRQHandler>:
/*Interrupt handlers*/
/*Transmit ISR*/
void UART_1_TX_HANDLER()
{
10004488:	b580      	push	{r7, lr}
1000448a:	af00      	add	r7, sp, #0
  UART_lTransmitHandler(&UART_1);
1000448c:	4b02      	ldr	r3, [pc, #8]	; (10004498 <USIC0_4_IRQHandler+0x10>)
1000448e:	1c18      	adds	r0, r3, #0
10004490:	f7ff fcf8 	bl	10003e84 <UART_lTransmitHandler>
}
10004494:	46bd      	mov	sp, r7
10004496:	bd80      	pop	{r7, pc}
10004498:	20000560 	.word	0x20000560

1000449c <USIC0_2_IRQHandler>:

/*Receive ISR*/
void UART_1_RX_HANDLER()
{
1000449c:	b580      	push	{r7, lr}
1000449e:	af00      	add	r7, sp, #0
  UART_lReceiveHandler(&UART_1);
100044a0:	4b02      	ldr	r3, [pc, #8]	; (100044ac <USIC0_2_IRQHandler+0x10>)
100044a2:	1c18      	adds	r0, r3, #0
100044a4:	f7ff fd76 	bl	10003f94 <UART_lReceiveHandler>
}
100044a8:	46bd      	mov	sp, r7
100044aa:	bd80      	pop	{r7, pc}
100044ac:	20000560 	.word	0x20000560

100044b0 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
100044b0:	b5b0      	push	{r4, r5, r7, lr}
100044b2:	b082      	sub	sp, #8
100044b4:	af00      	add	r7, sp, #0
100044b6:	1c02      	adds	r2, r0, #0
100044b8:	6039      	str	r1, [r7, #0]
100044ba:	1dfb      	adds	r3, r7, #7
100044bc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
100044be:	1dfb      	adds	r3, r7, #7
100044c0:	781b      	ldrb	r3, [r3, #0]
100044c2:	2b7f      	cmp	r3, #127	; 0x7f
100044c4:	d92f      	bls.n	10004526 <NVIC_SetPriority+0x76>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100044c6:	4c2d      	ldr	r4, [pc, #180]	; (1000457c <NVIC_SetPriority+0xcc>)
100044c8:	1dfb      	adds	r3, r7, #7
100044ca:	781b      	ldrb	r3, [r3, #0]
100044cc:	1c1a      	adds	r2, r3, #0
100044ce:	230f      	movs	r3, #15
100044d0:	4013      	ands	r3, r2
100044d2:	3b08      	subs	r3, #8
100044d4:	0899      	lsrs	r1, r3, #2
100044d6:	4a29      	ldr	r2, [pc, #164]	; (1000457c <NVIC_SetPriority+0xcc>)
100044d8:	1dfb      	adds	r3, r7, #7
100044da:	781b      	ldrb	r3, [r3, #0]
100044dc:	1c18      	adds	r0, r3, #0
100044de:	230f      	movs	r3, #15
100044e0:	4003      	ands	r3, r0
100044e2:	3b08      	subs	r3, #8
100044e4:	089b      	lsrs	r3, r3, #2
100044e6:	3306      	adds	r3, #6
100044e8:	009b      	lsls	r3, r3, #2
100044ea:	18d3      	adds	r3, r2, r3
100044ec:	685b      	ldr	r3, [r3, #4]
100044ee:	1dfa      	adds	r2, r7, #7
100044f0:	7812      	ldrb	r2, [r2, #0]
100044f2:	1c10      	adds	r0, r2, #0
100044f4:	2203      	movs	r2, #3
100044f6:	4002      	ands	r2, r0
100044f8:	00d2      	lsls	r2, r2, #3
100044fa:	1c10      	adds	r0, r2, #0
100044fc:	22ff      	movs	r2, #255	; 0xff
100044fe:	4082      	lsls	r2, r0
10004500:	43d2      	mvns	r2, r2
10004502:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10004504:	683b      	ldr	r3, [r7, #0]
10004506:	019b      	lsls	r3, r3, #6
10004508:	20ff      	movs	r0, #255	; 0xff
1000450a:	4003      	ands	r3, r0
1000450c:	1df8      	adds	r0, r7, #7
1000450e:	7800      	ldrb	r0, [r0, #0]
10004510:	1c05      	adds	r5, r0, #0
10004512:	2003      	movs	r0, #3
10004514:	4028      	ands	r0, r5
10004516:	00c0      	lsls	r0, r0, #3
10004518:	4083      	lsls	r3, r0
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
1000451a:	431a      	orrs	r2, r3
1000451c:	1d8b      	adds	r3, r1, #6
1000451e:	009b      	lsls	r3, r3, #2
10004520:	18e3      	adds	r3, r4, r3
10004522:	605a      	str	r2, [r3, #4]
10004524:	e026      	b.n	10004574 <NVIC_SetPriority+0xc4>
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10004526:	4c16      	ldr	r4, [pc, #88]	; (10004580 <NVIC_SetPriority+0xd0>)
10004528:	1dfb      	adds	r3, r7, #7
1000452a:	781b      	ldrb	r3, [r3, #0]
1000452c:	b25b      	sxtb	r3, r3
1000452e:	089b      	lsrs	r3, r3, #2
10004530:	4913      	ldr	r1, [pc, #76]	; (10004580 <NVIC_SetPriority+0xd0>)
10004532:	1dfa      	adds	r2, r7, #7
10004534:	7812      	ldrb	r2, [r2, #0]
10004536:	b252      	sxtb	r2, r2
10004538:	0892      	lsrs	r2, r2, #2
1000453a:	32c0      	adds	r2, #192	; 0xc0
1000453c:	0092      	lsls	r2, r2, #2
1000453e:	5852      	ldr	r2, [r2, r1]
10004540:	1df9      	adds	r1, r7, #7
10004542:	7809      	ldrb	r1, [r1, #0]
10004544:	1c08      	adds	r0, r1, #0
10004546:	2103      	movs	r1, #3
10004548:	4001      	ands	r1, r0
1000454a:	00c9      	lsls	r1, r1, #3
1000454c:	1c08      	adds	r0, r1, #0
1000454e:	21ff      	movs	r1, #255	; 0xff
10004550:	4081      	lsls	r1, r0
10004552:	43c9      	mvns	r1, r1
10004554:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10004556:	683a      	ldr	r2, [r7, #0]
10004558:	0192      	lsls	r2, r2, #6
1000455a:	20ff      	movs	r0, #255	; 0xff
1000455c:	4002      	ands	r2, r0
1000455e:	1df8      	adds	r0, r7, #7
10004560:	7800      	ldrb	r0, [r0, #0]
10004562:	1c05      	adds	r5, r0, #0
10004564:	2003      	movs	r0, #3
10004566:	4028      	ands	r0, r5
10004568:	00c0      	lsls	r0, r0, #3
1000456a:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
1000456c:	430a      	orrs	r2, r1
1000456e:	33c0      	adds	r3, #192	; 0xc0
10004570:	009b      	lsls	r3, r3, #2
10004572:	511a      	str	r2, [r3, r4]
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
10004574:	46bd      	mov	sp, r7
10004576:	b002      	add	sp, #8
10004578:	bdb0      	pop	{r4, r5, r7, pc}
1000457a:	46c0      	nop			; (mov r8, r8)
1000457c:	e000ed00 	.word	0xe000ed00
10004580:	e000e100 	.word	0xe000e100

10004584 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
10004584:	b580      	push	{r7, lr}
10004586:	b082      	sub	sp, #8
10004588:	af00      	add	r7, sp, #0
1000458a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1000458c:	687b      	ldr	r3, [r7, #4]
1000458e:	3b01      	subs	r3, #1
10004590:	4a0c      	ldr	r2, [pc, #48]	; (100045c4 <SysTick_Config+0x40>)
10004592:	4293      	cmp	r3, r2
10004594:	d901      	bls.n	1000459a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
10004596:	2301      	movs	r3, #1
10004598:	e010      	b.n	100045bc <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
1000459a:	4b0b      	ldr	r3, [pc, #44]	; (100045c8 <SysTick_Config+0x44>)
1000459c:	687a      	ldr	r2, [r7, #4]
1000459e:	3a01      	subs	r2, #1
100045a0:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
100045a2:	2301      	movs	r3, #1
100045a4:	425b      	negs	r3, r3
100045a6:	1c18      	adds	r0, r3, #0
100045a8:	2103      	movs	r1, #3
100045aa:	f7ff ff81 	bl	100044b0 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
100045ae:	4b06      	ldr	r3, [pc, #24]	; (100045c8 <SysTick_Config+0x44>)
100045b0:	2200      	movs	r2, #0
100045b2:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
100045b4:	4b04      	ldr	r3, [pc, #16]	; (100045c8 <SysTick_Config+0x44>)
100045b6:	2207      	movs	r2, #7
100045b8:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
100045ba:	2300      	movs	r3, #0
}
100045bc:	1c18      	adds	r0, r3, #0
100045be:	46bd      	mov	sp, r7
100045c0:	b002      	add	sp, #8
100045c2:	bd80      	pop	{r7, pc}
100045c4:	00ffffff 	.word	0x00ffffff
100045c8:	e000e010 	.word	0xe000e010

100045cc <SYSTIMER_lInsertTimerList>:
**********************************************************************************************************************/
/*
 * This function is called to insert a timer into the timer list.
 */
static void SYSTIMER_lInsertTimerList(uint32_t tbl_index)
{
100045cc:	b590      	push	{r4, r7, lr}
100045ce:	b087      	sub	sp, #28
100045d0:	af00      	add	r7, sp, #0
100045d2:	6078      	str	r0, [r7, #4]
  SYSTIMER_OBJECT_t *object_ptr;
  int32_t delta_ticks;
  int32_t timer_count;
  bool found_flag = false;
100045d4:	230f      	movs	r3, #15
100045d6:	18fb      	adds	r3, r7, r3
100045d8:	2200      	movs	r2, #0
100045da:	701a      	strb	r2, [r3, #0]
   /* Get timer time */
  timer_count = (int32_t)g_timer_tbl[tbl_index].count;
100045dc:	496b      	ldr	r1, [pc, #428]	; (1000478c <SYSTIMER_lInsertTimerList+0x1c0>)
100045de:	687a      	ldr	r2, [r7, #4]
100045e0:	1c13      	adds	r3, r2, #0
100045e2:	00db      	lsls	r3, r3, #3
100045e4:	189b      	adds	r3, r3, r2
100045e6:	009b      	lsls	r3, r3, #2
100045e8:	18cb      	adds	r3, r1, r3
100045ea:	3318      	adds	r3, #24
100045ec:	681b      	ldr	r3, [r3, #0]
100045ee:	60bb      	str	r3, [r7, #8]
  /* Check if Timer list is NULL */
  if (NULL == g_timer_list)
100045f0:	4b67      	ldr	r3, [pc, #412]	; (10004790 <SYSTIMER_lInsertTimerList+0x1c4>)
100045f2:	681b      	ldr	r3, [r3, #0]
100045f4:	2b00      	cmp	r3, #0
100045f6:	d109      	bne.n	1000460c <SYSTIMER_lInsertTimerList+0x40>
  {
    /* Set this as first Timer */
    g_timer_list = &g_timer_tbl[tbl_index];
100045f8:	687a      	ldr	r2, [r7, #4]
100045fa:	1c13      	adds	r3, r2, #0
100045fc:	00db      	lsls	r3, r3, #3
100045fe:	189b      	adds	r3, r3, r2
10004600:	009b      	lsls	r3, r3, #2
10004602:	4a62      	ldr	r2, [pc, #392]	; (1000478c <SYSTIMER_lInsertTimerList+0x1c0>)
10004604:	189a      	adds	r2, r3, r2
10004606:	4b62      	ldr	r3, [pc, #392]	; (10004790 <SYSTIMER_lInsertTimerList+0x1c4>)
10004608:	601a      	str	r2, [r3, #0]
1000460a:	e0bc      	b.n	10004786 <SYSTIMER_lInsertTimerList+0x1ba>
  }
  /* If not, find the correct place, and insert the specified timer */
  else
  {
    object_ptr = g_timer_list;
1000460c:	4b60      	ldr	r3, [pc, #384]	; (10004790 <SYSTIMER_lInsertTimerList+0x1c4>)
1000460e:	681b      	ldr	r3, [r3, #0]
10004610:	617b      	str	r3, [r7, #20]
    /* Get timer tick */
    delta_ticks = timer_count;
10004612:	68bb      	ldr	r3, [r7, #8]
10004614:	613b      	str	r3, [r7, #16]
    /* Find correct place for inserting the timer */
    while ((NULL != object_ptr) && (false == found_flag))
10004616:	e0aa      	b.n	1000476e <SYSTIMER_lInsertTimerList+0x1a2>
    {
      /* Get timer Count Difference */
      delta_ticks -= (int32_t)object_ptr->count;
10004618:	697b      	ldr	r3, [r7, #20]
1000461a:	699b      	ldr	r3, [r3, #24]
1000461c:	1c1a      	adds	r2, r3, #0
1000461e:	693b      	ldr	r3, [r7, #16]
10004620:	1a9b      	subs	r3, r3, r2
10004622:	613b      	str	r3, [r7, #16]
      /* Check for delta ticks < 0 */
      if (delta_ticks <= 0)
10004624:	693b      	ldr	r3, [r7, #16]
10004626:	2b00      	cmp	r3, #0
10004628:	dc77      	bgt.n	1000471a <SYSTIMER_lInsertTimerList+0x14e>
      {
        /* Check If head item */
        if (NULL != object_ptr->prev)
1000462a:	697b      	ldr	r3, [r7, #20]
1000462c:	685b      	ldr	r3, [r3, #4]
1000462e:	2b00      	cmp	r3, #0
10004630:	d025      	beq.n	1000467e <SYSTIMER_lInsertTimerList+0xb2>
        {
          /* If Insert to list */
          object_ptr->prev->next = &g_timer_tbl[tbl_index];
10004632:	697b      	ldr	r3, [r7, #20]
10004634:	685a      	ldr	r2, [r3, #4]
10004636:	6879      	ldr	r1, [r7, #4]
10004638:	1c0b      	adds	r3, r1, #0
1000463a:	00db      	lsls	r3, r3, #3
1000463c:	185b      	adds	r3, r3, r1
1000463e:	009b      	lsls	r3, r3, #2
10004640:	4952      	ldr	r1, [pc, #328]	; (1000478c <SYSTIMER_lInsertTimerList+0x1c0>)
10004642:	185b      	adds	r3, r3, r1
10004644:	6013      	str	r3, [r2, #0]
          g_timer_tbl[tbl_index].prev = object_ptr->prev;
10004646:	697b      	ldr	r3, [r7, #20]
10004648:	6859      	ldr	r1, [r3, #4]
1000464a:	4850      	ldr	r0, [pc, #320]	; (1000478c <SYSTIMER_lInsertTimerList+0x1c0>)
1000464c:	687a      	ldr	r2, [r7, #4]
1000464e:	1c13      	adds	r3, r2, #0
10004650:	00db      	lsls	r3, r3, #3
10004652:	189b      	adds	r3, r3, r2
10004654:	009b      	lsls	r3, r3, #2
10004656:	18c3      	adds	r3, r0, r3
10004658:	6059      	str	r1, [r3, #4]
          g_timer_tbl[tbl_index].next = object_ptr;
1000465a:	494c      	ldr	r1, [pc, #304]	; (1000478c <SYSTIMER_lInsertTimerList+0x1c0>)
1000465c:	687a      	ldr	r2, [r7, #4]
1000465e:	1c13      	adds	r3, r2, #0
10004660:	00db      	lsls	r3, r3, #3
10004662:	189b      	adds	r3, r3, r2
10004664:	009b      	lsls	r3, r3, #2
10004666:	697a      	ldr	r2, [r7, #20]
10004668:	505a      	str	r2, [r3, r1]
          object_ptr->prev = &g_timer_tbl[tbl_index];
1000466a:	687a      	ldr	r2, [r7, #4]
1000466c:	1c13      	adds	r3, r2, #0
1000466e:	00db      	lsls	r3, r3, #3
10004670:	189b      	adds	r3, r3, r2
10004672:	009b      	lsls	r3, r3, #2
10004674:	4a45      	ldr	r2, [pc, #276]	; (1000478c <SYSTIMER_lInsertTimerList+0x1c0>)
10004676:	189a      	adds	r2, r3, r2
10004678:	697b      	ldr	r3, [r7, #20]
1000467a:	605a      	str	r2, [r3, #4]
1000467c:	e01b      	b.n	100046b6 <SYSTIMER_lInsertTimerList+0xea>
        }
        else
        {
          /* Set Timer as first item */
          g_timer_tbl[tbl_index].next = g_timer_list;
1000467e:	4b44      	ldr	r3, [pc, #272]	; (10004790 <SYSTIMER_lInsertTimerList+0x1c4>)
10004680:	6818      	ldr	r0, [r3, #0]
10004682:	4942      	ldr	r1, [pc, #264]	; (1000478c <SYSTIMER_lInsertTimerList+0x1c0>)
10004684:	687a      	ldr	r2, [r7, #4]
10004686:	1c13      	adds	r3, r2, #0
10004688:	00db      	lsls	r3, r3, #3
1000468a:	189b      	adds	r3, r3, r2
1000468c:	009b      	lsls	r3, r3, #2
1000468e:	5058      	str	r0, [r3, r1]
          g_timer_list->prev = &g_timer_tbl[tbl_index];
10004690:	4b3f      	ldr	r3, [pc, #252]	; (10004790 <SYSTIMER_lInsertTimerList+0x1c4>)
10004692:	681a      	ldr	r2, [r3, #0]
10004694:	6879      	ldr	r1, [r7, #4]
10004696:	1c0b      	adds	r3, r1, #0
10004698:	00db      	lsls	r3, r3, #3
1000469a:	185b      	adds	r3, r3, r1
1000469c:	009b      	lsls	r3, r3, #2
1000469e:	493b      	ldr	r1, [pc, #236]	; (1000478c <SYSTIMER_lInsertTimerList+0x1c0>)
100046a0:	185b      	adds	r3, r3, r1
100046a2:	6053      	str	r3, [r2, #4]
          g_timer_list = &g_timer_tbl[tbl_index];
100046a4:	687a      	ldr	r2, [r7, #4]
100046a6:	1c13      	adds	r3, r2, #0
100046a8:	00db      	lsls	r3, r3, #3
100046aa:	189b      	adds	r3, r3, r2
100046ac:	009b      	lsls	r3, r3, #2
100046ae:	4a37      	ldr	r2, [pc, #220]	; (1000478c <SYSTIMER_lInsertTimerList+0x1c0>)
100046b0:	189a      	adds	r2, r3, r2
100046b2:	4b37      	ldr	r3, [pc, #220]	; (10004790 <SYSTIMER_lInsertTimerList+0x1c4>)
100046b4:	601a      	str	r2, [r3, #0]
        }
        g_timer_tbl[tbl_index].count = g_timer_tbl[tbl_index].next->count + (uint32_t)delta_ticks;
100046b6:	4935      	ldr	r1, [pc, #212]	; (1000478c <SYSTIMER_lInsertTimerList+0x1c0>)
100046b8:	687a      	ldr	r2, [r7, #4]
100046ba:	1c13      	adds	r3, r2, #0
100046bc:	00db      	lsls	r3, r3, #3
100046be:	189b      	adds	r3, r3, r2
100046c0:	009b      	lsls	r3, r3, #2
100046c2:	585b      	ldr	r3, [r3, r1]
100046c4:	699a      	ldr	r2, [r3, #24]
100046c6:	693b      	ldr	r3, [r7, #16]
100046c8:	18d1      	adds	r1, r2, r3
100046ca:	4830      	ldr	r0, [pc, #192]	; (1000478c <SYSTIMER_lInsertTimerList+0x1c0>)
100046cc:	687a      	ldr	r2, [r7, #4]
100046ce:	1c13      	adds	r3, r2, #0
100046d0:	00db      	lsls	r3, r3, #3
100046d2:	189b      	adds	r3, r3, r2
100046d4:	009b      	lsls	r3, r3, #2
100046d6:	18c3      	adds	r3, r0, r3
100046d8:	3318      	adds	r3, #24
100046da:	6019      	str	r1, [r3, #0]
        g_timer_tbl[tbl_index].next->count  -= g_timer_tbl[tbl_index].count;
100046dc:	492b      	ldr	r1, [pc, #172]	; (1000478c <SYSTIMER_lInsertTimerList+0x1c0>)
100046de:	687a      	ldr	r2, [r7, #4]
100046e0:	1c13      	adds	r3, r2, #0
100046e2:	00db      	lsls	r3, r3, #3
100046e4:	189b      	adds	r3, r3, r2
100046e6:	009b      	lsls	r3, r3, #2
100046e8:	585a      	ldr	r2, [r3, r1]
100046ea:	4828      	ldr	r0, [pc, #160]	; (1000478c <SYSTIMER_lInsertTimerList+0x1c0>)
100046ec:	6879      	ldr	r1, [r7, #4]
100046ee:	1c0b      	adds	r3, r1, #0
100046f0:	00db      	lsls	r3, r3, #3
100046f2:	185b      	adds	r3, r3, r1
100046f4:	009b      	lsls	r3, r3, #2
100046f6:	581b      	ldr	r3, [r3, r0]
100046f8:	6998      	ldr	r0, [r3, #24]
100046fa:	4c24      	ldr	r4, [pc, #144]	; (1000478c <SYSTIMER_lInsertTimerList+0x1c0>)
100046fc:	6879      	ldr	r1, [r7, #4]
100046fe:	1c0b      	adds	r3, r1, #0
10004700:	00db      	lsls	r3, r3, #3
10004702:	185b      	adds	r3, r3, r1
10004704:	009b      	lsls	r3, r3, #2
10004706:	18e3      	adds	r3, r4, r3
10004708:	3318      	adds	r3, #24
1000470a:	681b      	ldr	r3, [r3, #0]
1000470c:	1ac3      	subs	r3, r0, r3
1000470e:	6193      	str	r3, [r2, #24]
        found_flag = true;
10004710:	230f      	movs	r3, #15
10004712:	18fb      	adds	r3, r7, r3
10004714:	2201      	movs	r2, #1
10004716:	701a      	strb	r2, [r3, #0]
10004718:	e026      	b.n	10004768 <SYSTIMER_lInsertTimerList+0x19c>
      }
      /* Check for last item in list */
      else
      {
        if ((delta_ticks > 0) && (NULL == object_ptr->next))
1000471a:	693b      	ldr	r3, [r7, #16]
1000471c:	2b00      	cmp	r3, #0
1000471e:	dd23      	ble.n	10004768 <SYSTIMER_lInsertTimerList+0x19c>
10004720:	697b      	ldr	r3, [r7, #20]
10004722:	681b      	ldr	r3, [r3, #0]
10004724:	2b00      	cmp	r3, #0
10004726:	d11f      	bne.n	10004768 <SYSTIMER_lInsertTimerList+0x19c>
        {
          /* Yes, insert into */
          g_timer_tbl[tbl_index].prev = object_ptr;
10004728:	4918      	ldr	r1, [pc, #96]	; (1000478c <SYSTIMER_lInsertTimerList+0x1c0>)
1000472a:	687a      	ldr	r2, [r7, #4]
1000472c:	1c13      	adds	r3, r2, #0
1000472e:	00db      	lsls	r3, r3, #3
10004730:	189b      	adds	r3, r3, r2
10004732:	009b      	lsls	r3, r3, #2
10004734:	18cb      	adds	r3, r1, r3
10004736:	697a      	ldr	r2, [r7, #20]
10004738:	605a      	str	r2, [r3, #4]
          object_ptr->next = &g_timer_tbl[tbl_index];
1000473a:	687a      	ldr	r2, [r7, #4]
1000473c:	1c13      	adds	r3, r2, #0
1000473e:	00db      	lsls	r3, r3, #3
10004740:	189b      	adds	r3, r3, r2
10004742:	009b      	lsls	r3, r3, #2
10004744:	4a11      	ldr	r2, [pc, #68]	; (1000478c <SYSTIMER_lInsertTimerList+0x1c0>)
10004746:	189a      	adds	r2, r3, r2
10004748:	697b      	ldr	r3, [r7, #20]
1000474a:	601a      	str	r2, [r3, #0]
          g_timer_tbl[tbl_index].count = (uint32_t)delta_ticks;
1000474c:	6939      	ldr	r1, [r7, #16]
1000474e:	480f      	ldr	r0, [pc, #60]	; (1000478c <SYSTIMER_lInsertTimerList+0x1c0>)
10004750:	687a      	ldr	r2, [r7, #4]
10004752:	1c13      	adds	r3, r2, #0
10004754:	00db      	lsls	r3, r3, #3
10004756:	189b      	adds	r3, r3, r2
10004758:	009b      	lsls	r3, r3, #2
1000475a:	18c3      	adds	r3, r0, r3
1000475c:	3318      	adds	r3, #24
1000475e:	6019      	str	r1, [r3, #0]
          found_flag = true;
10004760:	230f      	movs	r3, #15
10004762:	18fb      	adds	r3, r7, r3
10004764:	2201      	movs	r2, #1
10004766:	701a      	strb	r2, [r3, #0]
        }
      }
      /* Get the next item in timer list */
      object_ptr = object_ptr->next;
10004768:	697b      	ldr	r3, [r7, #20]
1000476a:	681b      	ldr	r3, [r3, #0]
1000476c:	617b      	str	r3, [r7, #20]
  {
    object_ptr = g_timer_list;
    /* Get timer tick */
    delta_ticks = timer_count;
    /* Find correct place for inserting the timer */
    while ((NULL != object_ptr) && (false == found_flag))
1000476e:	697b      	ldr	r3, [r7, #20]
10004770:	2b00      	cmp	r3, #0
10004772:	d008      	beq.n	10004786 <SYSTIMER_lInsertTimerList+0x1ba>
10004774:	230f      	movs	r3, #15
10004776:	18fb      	adds	r3, r7, r3
10004778:	781b      	ldrb	r3, [r3, #0]
1000477a:	2201      	movs	r2, #1
1000477c:	4053      	eors	r3, r2
1000477e:	b2db      	uxtb	r3, r3
10004780:	2b00      	cmp	r3, #0
10004782:	d000      	beq.n	10004786 <SYSTIMER_lInsertTimerList+0x1ba>
10004784:	e748      	b.n	10004618 <SYSTIMER_lInsertTimerList+0x4c>
      }
      /* Get the next item in timer list */
      object_ptr = object_ptr->next;
    }
  }
}
10004786:	46bd      	mov	sp, r7
10004788:	b007      	add	sp, #28
1000478a:	bd90      	pop	{r4, r7, pc}
1000478c:	20000974 	.word	0x20000974
10004790:	200007b0 	.word	0x200007b0

10004794 <SYSTIMER_lRemoveTimerList>:

/*
 * This function is called to remove a timer from the timer list. 
 */
static void SYSTIMER_lRemoveTimerList(uint32_t tbl_index)
{
10004794:	b580      	push	{r7, lr}
10004796:	b084      	sub	sp, #16
10004798:	af00      	add	r7, sp, #0
1000479a:	6078      	str	r0, [r7, #4]
  SYSTIMER_OBJECT_t *object_ptr;
  object_ptr = &g_timer_tbl[tbl_index];
1000479c:	687a      	ldr	r2, [r7, #4]
1000479e:	1c13      	adds	r3, r2, #0
100047a0:	00db      	lsls	r3, r3, #3
100047a2:	189b      	adds	r3, r3, r2
100047a4:	009b      	lsls	r3, r3, #2
100047a6:	4a28      	ldr	r2, [pc, #160]	; (10004848 <SYSTIMER_lRemoveTimerList+0xb4>)
100047a8:	189b      	adds	r3, r3, r2
100047aa:	60fb      	str	r3, [r7, #12]
  /* Check whether only one timer available */
  if ((NULL == object_ptr->prev) && (NULL == object_ptr->next ))
100047ac:	68fb      	ldr	r3, [r7, #12]
100047ae:	685b      	ldr	r3, [r3, #4]
100047b0:	2b00      	cmp	r3, #0
100047b2:	d107      	bne.n	100047c4 <SYSTIMER_lRemoveTimerList+0x30>
100047b4:	68fb      	ldr	r3, [r7, #12]
100047b6:	681b      	ldr	r3, [r3, #0]
100047b8:	2b00      	cmp	r3, #0
100047ba:	d103      	bne.n	100047c4 <SYSTIMER_lRemoveTimerList+0x30>
  {
    /* set timer list as NULL */ 
    g_timer_list = NULL;                  
100047bc:	4b23      	ldr	r3, [pc, #140]	; (1000484c <SYSTIMER_lRemoveTimerList+0xb8>)
100047be:	2200      	movs	r2, #0
100047c0:	601a      	str	r2, [r3, #0]
100047c2:	e03d      	b.n	10004840 <SYSTIMER_lRemoveTimerList+0xac>
  }
  /* Check if the first item in timer list */
  else if (NULL == object_ptr->prev)
100047c4:	68fb      	ldr	r3, [r7, #12]
100047c6:	685b      	ldr	r3, [r3, #4]
100047c8:	2b00      	cmp	r3, #0
100047ca:	d114      	bne.n	100047f6 <SYSTIMER_lRemoveTimerList+0x62>
  {
    /* Remove timer from list, and reset timer list */
    g_timer_list  = object_ptr->next;
100047cc:	68fb      	ldr	r3, [r7, #12]
100047ce:	681a      	ldr	r2, [r3, #0]
100047d0:	4b1e      	ldr	r3, [pc, #120]	; (1000484c <SYSTIMER_lRemoveTimerList+0xb8>)
100047d2:	601a      	str	r2, [r3, #0]
    g_timer_list->prev = NULL;
100047d4:	4b1d      	ldr	r3, [pc, #116]	; (1000484c <SYSTIMER_lRemoveTimerList+0xb8>)
100047d6:	681b      	ldr	r3, [r3, #0]
100047d8:	2200      	movs	r2, #0
100047da:	605a      	str	r2, [r3, #4]
    g_timer_list->count += object_ptr->count;
100047dc:	4b1b      	ldr	r3, [pc, #108]	; (1000484c <SYSTIMER_lRemoveTimerList+0xb8>)
100047de:	681b      	ldr	r3, [r3, #0]
100047e0:	4a1a      	ldr	r2, [pc, #104]	; (1000484c <SYSTIMER_lRemoveTimerList+0xb8>)
100047e2:	6812      	ldr	r2, [r2, #0]
100047e4:	6991      	ldr	r1, [r2, #24]
100047e6:	68fa      	ldr	r2, [r7, #12]
100047e8:	6992      	ldr	r2, [r2, #24]
100047ea:	188a      	adds	r2, r1, r2
100047ec:	619a      	str	r2, [r3, #24]
    object_ptr->next    = NULL;
100047ee:	68fb      	ldr	r3, [r7, #12]
100047f0:	2200      	movs	r2, #0
100047f2:	601a      	str	r2, [r3, #0]
100047f4:	e024      	b.n	10004840 <SYSTIMER_lRemoveTimerList+0xac>
  }
  /* Check if the last item in timer list */
  else if (NULL == object_ptr->next)
100047f6:	68fb      	ldr	r3, [r7, #12]
100047f8:	681b      	ldr	r3, [r3, #0]
100047fa:	2b00      	cmp	r3, #0
100047fc:	d107      	bne.n	1000480e <SYSTIMER_lRemoveTimerList+0x7a>
  {
    /* Remove timer from list */
    object_ptr->prev->next = NULL;
100047fe:	68fb      	ldr	r3, [r7, #12]
10004800:	685b      	ldr	r3, [r3, #4]
10004802:	2200      	movs	r2, #0
10004804:	601a      	str	r2, [r3, #0]
    object_ptr->prev = NULL;
10004806:	68fb      	ldr	r3, [r7, #12]
10004808:	2200      	movs	r2, #0
1000480a:	605a      	str	r2, [r3, #4]
1000480c:	e018      	b.n	10004840 <SYSTIMER_lRemoveTimerList+0xac>
  }
  else                       
  {
    /* Remove timer from list */
    object_ptr->prev->next  =  object_ptr->next;
1000480e:	68fb      	ldr	r3, [r7, #12]
10004810:	685b      	ldr	r3, [r3, #4]
10004812:	68fa      	ldr	r2, [r7, #12]
10004814:	6812      	ldr	r2, [r2, #0]
10004816:	601a      	str	r2, [r3, #0]
    object_ptr->next->prev  =  object_ptr->prev;
10004818:	68fb      	ldr	r3, [r7, #12]
1000481a:	681b      	ldr	r3, [r3, #0]
1000481c:	68fa      	ldr	r2, [r7, #12]
1000481e:	6852      	ldr	r2, [r2, #4]
10004820:	605a      	str	r2, [r3, #4]
    object_ptr->next->count += object_ptr->count;
10004822:	68fb      	ldr	r3, [r7, #12]
10004824:	681b      	ldr	r3, [r3, #0]
10004826:	68fa      	ldr	r2, [r7, #12]
10004828:	6812      	ldr	r2, [r2, #0]
1000482a:	6991      	ldr	r1, [r2, #24]
1000482c:	68fa      	ldr	r2, [r7, #12]
1000482e:	6992      	ldr	r2, [r2, #24]
10004830:	188a      	adds	r2, r1, r2
10004832:	619a      	str	r2, [r3, #24]
    object_ptr->next = NULL;
10004834:	68fb      	ldr	r3, [r7, #12]
10004836:	2200      	movs	r2, #0
10004838:	601a      	str	r2, [r3, #0]
    object_ptr->prev = NULL;
1000483a:	68fb      	ldr	r3, [r7, #12]
1000483c:	2200      	movs	r2, #0
1000483e:	605a      	str	r2, [r3, #4]
  }
}
10004840:	46bd      	mov	sp, r7
10004842:	b004      	add	sp, #16
10004844:	bd80      	pop	{r7, pc}
10004846:	46c0      	nop			; (mov r8, r8)
10004848:	20000974 	.word	0x20000974
1000484c:	200007b0 	.word	0x200007b0

10004850 <SYSTIMER_lTimerHandler>:

/*
 * Handler function called from SysTick event handler.
 */
static void SYSTIMER_lTimerHandler(void)
{
10004850:	b580      	push	{r7, lr}
10004852:	b082      	sub	sp, #8
10004854:	af00      	add	r7, sp, #0
  SYSTIMER_OBJECT_t *object_ptr;
  /* Get first item of timer list */
  object_ptr = g_timer_list;
10004856:	4b2b      	ldr	r3, [pc, #172]	; (10004904 <SYSTIMER_lTimerHandler+0xb4>)
10004858:	681b      	ldr	r3, [r3, #0]
1000485a:	607b      	str	r3, [r7, #4]
  while ((NULL != object_ptr) && (0U == object_ptr->count))
1000485c:	e048      	b.n	100048f0 <SYSTIMER_lTimerHandler+0xa0>
  {
    if (true == object_ptr->delete_swtmr)
1000485e:	687b      	ldr	r3, [r7, #4]
10004860:	2220      	movs	r2, #32
10004862:	5c9b      	ldrb	r3, [r3, r2]
10004864:	2b00      	cmp	r3, #0
10004866:	d013      	beq.n	10004890 <SYSTIMER_lTimerHandler+0x40>
    {
      /* Yes, remove this timer from timer list */
      SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
10004868:	687b      	ldr	r3, [r7, #4]
1000486a:	695b      	ldr	r3, [r3, #20]
1000486c:	1c18      	adds	r0, r3, #0
1000486e:	f7ff ff91 	bl	10004794 <SYSTIMER_lRemoveTimerList>
      /* Set timer status as SYSTIMER_STATE_NOT_INITIALIZED */
      object_ptr->state = SYSTIMER_STATE_NOT_INITIALIZED;
10004872:	687b      	ldr	r3, [r7, #4]
10004874:	2200      	movs	r2, #0
10004876:	735a      	strb	r2, [r3, #13]
      /* Release resource which are hold by this timer */
      g_timer_tracker &= ~(1U << object_ptr->id);
10004878:	687b      	ldr	r3, [r7, #4]
1000487a:	695b      	ldr	r3, [r3, #20]
1000487c:	1c1a      	adds	r2, r3, #0
1000487e:	2301      	movs	r3, #1
10004880:	4093      	lsls	r3, r2
10004882:	43da      	mvns	r2, r3
10004884:	4b20      	ldr	r3, [pc, #128]	; (10004908 <SYSTIMER_lTimerHandler+0xb8>)
10004886:	681b      	ldr	r3, [r3, #0]
10004888:	401a      	ands	r2, r3
1000488a:	4b1f      	ldr	r3, [pc, #124]	; (10004908 <SYSTIMER_lTimerHandler+0xb8>)
1000488c:	601a      	str	r2, [r3, #0]
1000488e:	e02c      	b.n	100048ea <SYSTIMER_lTimerHandler+0x9a>
    }
    /* Check whether timer is a one shot timer */
    else if (SYSTIMER_MODE_ONE_SHOT == object_ptr->mode)
10004890:	687b      	ldr	r3, [r7, #4]
10004892:	7b1b      	ldrb	r3, [r3, #12]
10004894:	2b00      	cmp	r3, #0
10004896:	d10e      	bne.n	100048b6 <SYSTIMER_lTimerHandler+0x66>
    {
      /* Yes, remove this timer from timer list */
      SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
10004898:	687b      	ldr	r3, [r7, #4]
1000489a:	695b      	ldr	r3, [r3, #20]
1000489c:	1c18      	adds	r0, r3, #0
1000489e:	f7ff ff79 	bl	10004794 <SYSTIMER_lRemoveTimerList>
      /* Set timer status as SYSTIMER_STATE_STOPPED */
      object_ptr->state = SYSTIMER_STATE_STOPPED;
100048a2:	687b      	ldr	r3, [r7, #4]
100048a4:	2202      	movs	r2, #2
100048a6:	735a      	strb	r2, [r3, #13]
      /* Call timer callback function */
      (object_ptr->callback)(object_ptr->args);
100048a8:	687b      	ldr	r3, [r7, #4]
100048aa:	689a      	ldr	r2, [r3, #8]
100048ac:	687b      	ldr	r3, [r7, #4]
100048ae:	691b      	ldr	r3, [r3, #16]
100048b0:	1c18      	adds	r0, r3, #0
100048b2:	4790      	blx	r2
100048b4:	e019      	b.n	100048ea <SYSTIMER_lTimerHandler+0x9a>
    }
    /* Check whether timer is periodic timer */
    else if (SYSTIMER_MODE_PERIODIC == object_ptr->mode)
100048b6:	687b      	ldr	r3, [r7, #4]
100048b8:	7b1b      	ldrb	r3, [r3, #12]
100048ba:	2b01      	cmp	r3, #1
100048bc:	d114      	bne.n	100048e8 <SYSTIMER_lTimerHandler+0x98>
    {
      /* Yes, remove this timer from timer list */
      SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
100048be:	687b      	ldr	r3, [r7, #4]
100048c0:	695b      	ldr	r3, [r3, #20]
100048c2:	1c18      	adds	r0, r3, #0
100048c4:	f7ff ff66 	bl	10004794 <SYSTIMER_lRemoveTimerList>
      /* Reset timer tick */
      object_ptr->count = object_ptr->reload;
100048c8:	687b      	ldr	r3, [r7, #4]
100048ca:	69da      	ldr	r2, [r3, #28]
100048cc:	687b      	ldr	r3, [r7, #4]
100048ce:	619a      	str	r2, [r3, #24]
      /* Insert timer into timer list */
      SYSTIMER_lInsertTimerList((uint32_t)object_ptr->id);
100048d0:	687b      	ldr	r3, [r7, #4]
100048d2:	695b      	ldr	r3, [r3, #20]
100048d4:	1c18      	adds	r0, r3, #0
100048d6:	f7ff fe79 	bl	100045cc <SYSTIMER_lInsertTimerList>
      /* Call timer callback function */
      (object_ptr->callback)(object_ptr->args);
100048da:	687b      	ldr	r3, [r7, #4]
100048dc:	689a      	ldr	r2, [r3, #8]
100048de:	687b      	ldr	r3, [r7, #4]
100048e0:	691b      	ldr	r3, [r3, #16]
100048e2:	1c18      	adds	r0, r3, #0
100048e4:	4790      	blx	r2
100048e6:	e000      	b.n	100048ea <SYSTIMER_lTimerHandler+0x9a>
    }
    else
    {
      break;
100048e8:	e009      	b.n	100048fe <SYSTIMER_lTimerHandler+0xae>
    }
    /* Get first item of timer list */
    object_ptr = g_timer_list;
100048ea:	4b06      	ldr	r3, [pc, #24]	; (10004904 <SYSTIMER_lTimerHandler+0xb4>)
100048ec:	681b      	ldr	r3, [r3, #0]
100048ee:	607b      	str	r3, [r7, #4]
static void SYSTIMER_lTimerHandler(void)
{
  SYSTIMER_OBJECT_t *object_ptr;
  /* Get first item of timer list */
  object_ptr = g_timer_list;
  while ((NULL != object_ptr) && (0U == object_ptr->count))
100048f0:	687b      	ldr	r3, [r7, #4]
100048f2:	2b00      	cmp	r3, #0
100048f4:	d003      	beq.n	100048fe <SYSTIMER_lTimerHandler+0xae>
100048f6:	687b      	ldr	r3, [r7, #4]
100048f8:	699b      	ldr	r3, [r3, #24]
100048fa:	2b00      	cmp	r3, #0
100048fc:	d0af      	beq.n	1000485e <SYSTIMER_lTimerHandler+0xe>
      break;
    }
    /* Get first item of timer list */
    object_ptr = g_timer_list;
  }
}
100048fe:	46bd      	mov	sp, r7
10004900:	b002      	add	sp, #8
10004902:	bd80      	pop	{r7, pc}
10004904:	200007b0 	.word	0x200007b0
10004908:	200007b4 	.word	0x200007b4

1000490c <SysTick_Handler>:

/*
 *  SysTick Event Handler.
 */
void SysTick_Handler(void)
{
1000490c:	b580      	push	{r7, lr}
1000490e:	b082      	sub	sp, #8
10004910:	af00      	add	r7, sp, #0
  SYSTIMER_OBJECT_t *object_ptr;
  object_ptr = g_timer_list;
10004912:	4b0e      	ldr	r3, [pc, #56]	; (1000494c <SysTick_Handler+0x40>)
10004914:	681b      	ldr	r3, [r3, #0]
10004916:	607b      	str	r3, [r7, #4]
  g_systick_count++;
10004918:	4b0d      	ldr	r3, [pc, #52]	; (10004950 <SysTick_Handler+0x44>)
1000491a:	681b      	ldr	r3, [r3, #0]
1000491c:	1c5a      	adds	r2, r3, #1
1000491e:	4b0c      	ldr	r3, [pc, #48]	; (10004950 <SysTick_Handler+0x44>)
10004920:	601a      	str	r2, [r3, #0]

  if (NULL != object_ptr)
10004922:	687b      	ldr	r3, [r7, #4]
10004924:	2b00      	cmp	r3, #0
10004926:	d00e      	beq.n	10004946 <SysTick_Handler+0x3a>
  {
    if (object_ptr->count > 1UL)
10004928:	687b      	ldr	r3, [r7, #4]
1000492a:	699b      	ldr	r3, [r3, #24]
1000492c:	2b01      	cmp	r3, #1
1000492e:	d905      	bls.n	1000493c <SysTick_Handler+0x30>
    {
      object_ptr->count--;
10004930:	687b      	ldr	r3, [r7, #4]
10004932:	699b      	ldr	r3, [r3, #24]
10004934:	1e5a      	subs	r2, r3, #1
10004936:	687b      	ldr	r3, [r7, #4]
10004938:	619a      	str	r2, [r3, #24]
1000493a:	e004      	b.n	10004946 <SysTick_Handler+0x3a>
    }
    else
    {
      object_ptr->count = 0U;
1000493c:	687b      	ldr	r3, [r7, #4]
1000493e:	2200      	movs	r2, #0
10004940:	619a      	str	r2, [r3, #24]
      SYSTIMER_lTimerHandler();
10004942:	f7ff ff85 	bl	10004850 <SYSTIMER_lTimerHandler>
    }
  }
}
10004946:	46bd      	mov	sp, r7
10004948:	b002      	add	sp, #8
1000494a:	bd80      	pop	{r7, pc}
1000494c:	200007b0 	.word	0x200007b0
10004950:	200007b8 	.word	0x200007b8

10004954 <SYSTIMER_Init>:

/*
 * Initialization function which initializes the SYSTIMER APP, configures SysTick timer and SysTick exception.
 */
SYSTIMER_STATUS_t SYSTIMER_Init(SYSTIMER_t *handle)
{
10004954:	b580      	push	{r7, lr}
10004956:	b084      	sub	sp, #16
10004958:	af00      	add	r7, sp, #0
1000495a:	6078      	str	r0, [r7, #4]
  SYSTIMER_STATUS_t status = SYSTIMER_STATUS_SUCCESS;
1000495c:	230f      	movs	r3, #15
1000495e:	18fb      	adds	r3, r7, r3
10004960:	2200      	movs	r2, #0
10004962:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("SYSTIMER_Init: SYSTIMER APP handle pointer uninitialized", (handle != NULL));

  /* Check APP initialization status to ensure whether SYSTIMER_Init called or not, initialize SYSTIMER if
   * SYSTIMER_Init called first time.
   */
  if (false == handle->init_status)
10004964:	687b      	ldr	r3, [r7, #4]
10004966:	781b      	ldrb	r3, [r3, #0]
10004968:	2201      	movs	r2, #1
1000496a:	4053      	eors	r3, r2
1000496c:	b2db      	uxtb	r3, r3
1000496e:	2b00      	cmp	r3, #0
10004970:	d020      	beq.n	100049b4 <SYSTIMER_Init+0x60>
  {
    /* Initialize the header of the list */
    g_timer_list = NULL;
10004972:	4b14      	ldr	r3, [pc, #80]	; (100049c4 <SYSTIMER_Init+0x70>)
10004974:	2200      	movs	r2, #0
10004976:	601a      	str	r2, [r3, #0]
    /* Initialize SysTick timer */
    status = (SYSTIMER_STATUS_t)SysTick_Config((uint32_t)(SYSTIMER_SYSTICK_CLOCK * SYSTIMER_TICK_PERIOD));
10004978:	23fa      	movs	r3, #250	; 0xfa
1000497a:	01db      	lsls	r3, r3, #7
1000497c:	1c18      	adds	r0, r3, #0
1000497e:	f7ff fe01 	bl	10004584 <SysTick_Config>
10004982:	1c02      	adds	r2, r0, #0
10004984:	230f      	movs	r3, #15
10004986:	18fb      	adds	r3, r7, r3
10004988:	701a      	strb	r2, [r3, #0]

    if (SYSTIMER_STATUS_FAILURE == status)
1000498a:	230f      	movs	r3, #15
1000498c:	18fb      	adds	r3, r7, r3
1000498e:	781b      	ldrb	r3, [r3, #0]
10004990:	2b01      	cmp	r3, #1
10004992:	d00f      	beq.n	100049b4 <SYSTIMER_Init+0x60>
      /* setting of First SW Timer period is always and subpriority value for XMC4000 devices */
      NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(
      NVIC_GetPriorityGrouping(), SYSTIMER_PRIORITY, SYSTIMER_SUBPRIORITY));
#elif (UC_FAMILY == XMC1)
      /* setting of priority value for XMC1000 devices */
      NVIC_SetPriority(SysTick_IRQn, SYSTIMER_PRIORITY);
10004994:	2301      	movs	r3, #1
10004996:	425b      	negs	r3, r3
10004998:	1c18      	adds	r0, r3, #0
1000499a:	2103      	movs	r1, #3
1000499c:	f7ff fd88 	bl	100044b0 <NVIC_SetPriority>
#endif      
      g_timer_tracker = 0U;
100049a0:	4b09      	ldr	r3, [pc, #36]	; (100049c8 <SYSTIMER_Init+0x74>)
100049a2:	2200      	movs	r2, #0
100049a4:	601a      	str	r2, [r3, #0]
      /* Update the Initialization status of the SYSTIMER APP instance */
      handle->init_status = true;
100049a6:	687b      	ldr	r3, [r7, #4]
100049a8:	2201      	movs	r2, #1
100049aa:	701a      	strb	r2, [r3, #0]
      status = SYSTIMER_STATUS_SUCCESS;
100049ac:	230f      	movs	r3, #15
100049ae:	18fb      	adds	r3, r7, r3
100049b0:	2200      	movs	r2, #0
100049b2:	701a      	strb	r2, [r3, #0]
    }
  }

  return (status);
100049b4:	230f      	movs	r3, #15
100049b6:	18fb      	adds	r3, r7, r3
100049b8:	781b      	ldrb	r3, [r3, #0]
}
100049ba:	1c18      	adds	r0, r3, #0
100049bc:	46bd      	mov	sp, r7
100049be:	b004      	add	sp, #16
100049c0:	bd80      	pop	{r7, pc}
100049c2:	46c0      	nop			; (mov r8, r8)
100049c4:	200007b0 	.word	0x200007b0
100049c8:	200007b4 	.word	0x200007b4

100049cc <SYSTIMER_CreateTimer>:
  uint32_t period,
  SYSTIMER_MODE_t mode,
  SYSTIMER_CALLBACK_t callback,
  void  *args
)
{
100049cc:	b580      	push	{r7, lr}
100049ce:	b088      	sub	sp, #32
100049d0:	af00      	add	r7, sp, #0
100049d2:	60f8      	str	r0, [r7, #12]
100049d4:	607a      	str	r2, [r7, #4]
100049d6:	603b      	str	r3, [r7, #0]
100049d8:	230b      	movs	r3, #11
100049da:	18fb      	adds	r3, r7, r3
100049dc:	1c0a      	adds	r2, r1, #0
100049de:	701a      	strb	r2, [r3, #0]
  uint32_t id = 0U;
100049e0:	2300      	movs	r3, #0
100049e2:	61fb      	str	r3, [r7, #28]
  uint32_t count = 0U;
100049e4:	2300      	movs	r3, #0
100049e6:	61bb      	str	r3, [r7, #24]
  uint32_t period_ratio = 0U;
100049e8:	2300      	movs	r3, #0
100049ea:	617b      	str	r3, [r7, #20]
            ((period >= SYSTIMER_TICK_PERIOD_US) && (period > 0U) && (period <= 0xFFFFFFFFU)));
  XMC_ASSERT("SYSTIMER_CreateTimer: Timer creation failure due to invalid timer mode",
            ((SYSTIMER_MODE_ONE_SHOT == mode) || (SYSTIMER_MODE_PERIODIC == mode)));
  XMC_ASSERT("SYSTIMER_CreateTimer: Can not create software without user callback", (NULL != callback));
  
  if (period < SYSTIMER_TICK_PERIOD_US)
100049ec:	68fb      	ldr	r3, [r7, #12]
100049ee:	4a44      	ldr	r2, [pc, #272]	; (10004b00 <SYSTIMER_CreateTimer+0x134>)
100049f0:	4293      	cmp	r3, r2
100049f2:	d802      	bhi.n	100049fa <SYSTIMER_CreateTimer+0x2e>
  {
    id = 0U;
100049f4:	2300      	movs	r3, #0
100049f6:	61fb      	str	r3, [r7, #28]
100049f8:	e07d      	b.n	10004af6 <SYSTIMER_CreateTimer+0x12a>
  }
  else
  {
    for (count = 0U; count < SYSTIMER_CFG_MAX_TMR; count++)
100049fa:	2300      	movs	r3, #0
100049fc:	61bb      	str	r3, [r7, #24]
100049fe:	e077      	b.n	10004af0 <SYSTIMER_CreateTimer+0x124>
    {
      /* Check for free timer ID */
      if (0U == (g_timer_tracker & (1U << count)))
10004a00:	69bb      	ldr	r3, [r7, #24]
10004a02:	2201      	movs	r2, #1
10004a04:	409a      	lsls	r2, r3
10004a06:	4b3f      	ldr	r3, [pc, #252]	; (10004b04 <SYSTIMER_CreateTimer+0x138>)
10004a08:	681b      	ldr	r3, [r3, #0]
10004a0a:	4013      	ands	r3, r2
10004a0c:	d16d      	bne.n	10004aea <SYSTIMER_CreateTimer+0x11e>
      {
        /* If yes, assign ID to this timer */
        g_timer_tracker |= (1U << count);
10004a0e:	69bb      	ldr	r3, [r7, #24]
10004a10:	2201      	movs	r2, #1
10004a12:	409a      	lsls	r2, r3
10004a14:	4b3b      	ldr	r3, [pc, #236]	; (10004b04 <SYSTIMER_CreateTimer+0x138>)
10004a16:	681b      	ldr	r3, [r3, #0]
10004a18:	431a      	orrs	r2, r3
10004a1a:	4b3a      	ldr	r3, [pc, #232]	; (10004b04 <SYSTIMER_CreateTimer+0x138>)
10004a1c:	601a      	str	r2, [r3, #0]
        /* Initialize the timer as per input values */
        g_timer_tbl[count].id     = count;
10004a1e:	493a      	ldr	r1, [pc, #232]	; (10004b08 <SYSTIMER_CreateTimer+0x13c>)
10004a20:	69ba      	ldr	r2, [r7, #24]
10004a22:	1c13      	adds	r3, r2, #0
10004a24:	00db      	lsls	r3, r3, #3
10004a26:	189b      	adds	r3, r3, r2
10004a28:	009b      	lsls	r3, r3, #2
10004a2a:	18cb      	adds	r3, r1, r3
10004a2c:	3310      	adds	r3, #16
10004a2e:	69ba      	ldr	r2, [r7, #24]
10004a30:	605a      	str	r2, [r3, #4]
        g_timer_tbl[count].mode   = mode;
10004a32:	4935      	ldr	r1, [pc, #212]	; (10004b08 <SYSTIMER_CreateTimer+0x13c>)
10004a34:	69ba      	ldr	r2, [r7, #24]
10004a36:	1c13      	adds	r3, r2, #0
10004a38:	00db      	lsls	r3, r3, #3
10004a3a:	189b      	adds	r3, r3, r2
10004a3c:	009b      	lsls	r3, r3, #2
10004a3e:	18cb      	adds	r3, r1, r3
10004a40:	3308      	adds	r3, #8
10004a42:	220b      	movs	r2, #11
10004a44:	18ba      	adds	r2, r7, r2
10004a46:	7812      	ldrb	r2, [r2, #0]
10004a48:	711a      	strb	r2, [r3, #4]
        g_timer_tbl[count].state  = SYSTIMER_STATE_STOPPED;
10004a4a:	492f      	ldr	r1, [pc, #188]	; (10004b08 <SYSTIMER_CreateTimer+0x13c>)
10004a4c:	69ba      	ldr	r2, [r7, #24]
10004a4e:	1c13      	adds	r3, r2, #0
10004a50:	00db      	lsls	r3, r3, #3
10004a52:	189b      	adds	r3, r3, r2
10004a54:	009b      	lsls	r3, r3, #2
10004a56:	18cb      	adds	r3, r1, r3
10004a58:	3308      	adds	r3, #8
10004a5a:	2202      	movs	r2, #2
10004a5c:	715a      	strb	r2, [r3, #5]
        period_ratio = (uint32_t)(period / SYSTIMER_TICK_PERIOD_US);
10004a5e:	68fb      	ldr	r3, [r7, #12]
10004a60:	1c18      	adds	r0, r3, #0
10004a62:	23fa      	movs	r3, #250	; 0xfa
10004a64:	0099      	lsls	r1, r3, #2
10004a66:	f7fe fa4b 	bl	10002f00 <__aeabi_uidiv>
10004a6a:	1c03      	adds	r3, r0, #0
10004a6c:	617b      	str	r3, [r7, #20]
        g_timer_tbl[count].count  = (period_ratio + HW_TIMER_ADDITIONAL_CNT);
10004a6e:	697b      	ldr	r3, [r7, #20]
10004a70:	1c59      	adds	r1, r3, #1
10004a72:	4825      	ldr	r0, [pc, #148]	; (10004b08 <SYSTIMER_CreateTimer+0x13c>)
10004a74:	69ba      	ldr	r2, [r7, #24]
10004a76:	1c13      	adds	r3, r2, #0
10004a78:	00db      	lsls	r3, r3, #3
10004a7a:	189b      	adds	r3, r3, r2
10004a7c:	009b      	lsls	r3, r3, #2
10004a7e:	18c3      	adds	r3, r0, r3
10004a80:	3318      	adds	r3, #24
10004a82:	6019      	str	r1, [r3, #0]
        g_timer_tbl[count].reload  = period_ratio;
10004a84:	4920      	ldr	r1, [pc, #128]	; (10004b08 <SYSTIMER_CreateTimer+0x13c>)
10004a86:	69ba      	ldr	r2, [r7, #24]
10004a88:	1c13      	adds	r3, r2, #0
10004a8a:	00db      	lsls	r3, r3, #3
10004a8c:	189b      	adds	r3, r3, r2
10004a8e:	009b      	lsls	r3, r3, #2
10004a90:	18cb      	adds	r3, r1, r3
10004a92:	3318      	adds	r3, #24
10004a94:	697a      	ldr	r2, [r7, #20]
10004a96:	605a      	str	r2, [r3, #4]
        g_timer_tbl[count].callback = callback;
10004a98:	491b      	ldr	r1, [pc, #108]	; (10004b08 <SYSTIMER_CreateTimer+0x13c>)
10004a9a:	69ba      	ldr	r2, [r7, #24]
10004a9c:	1c13      	adds	r3, r2, #0
10004a9e:	00db      	lsls	r3, r3, #3
10004aa0:	189b      	adds	r3, r3, r2
10004aa2:	009b      	lsls	r3, r3, #2
10004aa4:	18cb      	adds	r3, r1, r3
10004aa6:	3308      	adds	r3, #8
10004aa8:	687a      	ldr	r2, [r7, #4]
10004aaa:	601a      	str	r2, [r3, #0]
        g_timer_tbl[count].args = args;
10004aac:	4916      	ldr	r1, [pc, #88]	; (10004b08 <SYSTIMER_CreateTimer+0x13c>)
10004aae:	69ba      	ldr	r2, [r7, #24]
10004ab0:	1c13      	adds	r3, r2, #0
10004ab2:	00db      	lsls	r3, r3, #3
10004ab4:	189b      	adds	r3, r3, r2
10004ab6:	009b      	lsls	r3, r3, #2
10004ab8:	18cb      	adds	r3, r1, r3
10004aba:	3310      	adds	r3, #16
10004abc:	683a      	ldr	r2, [r7, #0]
10004abe:	601a      	str	r2, [r3, #0]
        g_timer_tbl[count].prev   = NULL;
10004ac0:	4911      	ldr	r1, [pc, #68]	; (10004b08 <SYSTIMER_CreateTimer+0x13c>)
10004ac2:	69ba      	ldr	r2, [r7, #24]
10004ac4:	1c13      	adds	r3, r2, #0
10004ac6:	00db      	lsls	r3, r3, #3
10004ac8:	189b      	adds	r3, r3, r2
10004aca:	009b      	lsls	r3, r3, #2
10004acc:	18cb      	adds	r3, r1, r3
10004ace:	2200      	movs	r2, #0
10004ad0:	605a      	str	r2, [r3, #4]
        g_timer_tbl[count].next   = NULL;
10004ad2:	490d      	ldr	r1, [pc, #52]	; (10004b08 <SYSTIMER_CreateTimer+0x13c>)
10004ad4:	69ba      	ldr	r2, [r7, #24]
10004ad6:	1c13      	adds	r3, r2, #0
10004ad8:	00db      	lsls	r3, r3, #3
10004ada:	189b      	adds	r3, r3, r2
10004adc:	009b      	lsls	r3, r3, #2
10004ade:	2200      	movs	r2, #0
10004ae0:	505a      	str	r2, [r3, r1]
        id = count + 1U;
10004ae2:	69bb      	ldr	r3, [r7, #24]
10004ae4:	3301      	adds	r3, #1
10004ae6:	61fb      	str	r3, [r7, #28]
        break;
10004ae8:	e005      	b.n	10004af6 <SYSTIMER_CreateTimer+0x12a>
  {
    id = 0U;
  }
  else
  {
    for (count = 0U; count < SYSTIMER_CFG_MAX_TMR; count++)
10004aea:	69bb      	ldr	r3, [r7, #24]
10004aec:	3301      	adds	r3, #1
10004aee:	61bb      	str	r3, [r7, #24]
10004af0:	69bb      	ldr	r3, [r7, #24]
10004af2:	2b07      	cmp	r3, #7
10004af4:	d984      	bls.n	10004a00 <SYSTIMER_CreateTimer+0x34>
      }
    }

  }
  
  return (id);
10004af6:	69fb      	ldr	r3, [r7, #28]
}  
10004af8:	1c18      	adds	r0, r3, #0
10004afa:	46bd      	mov	sp, r7
10004afc:	b008      	add	sp, #32
10004afe:	bd80      	pop	{r7, pc}
10004b00:	000003e7 	.word	0x000003e7
10004b04:	200007b4 	.word	0x200007b4
10004b08:	20000974 	.word	0x20000974

10004b0c <SYSTIMER_StartTimer>:

/*
 *  API to start the software timer.
 */
SYSTIMER_STATUS_t SYSTIMER_StartTimer(uint32_t id)
{
10004b0c:	b580      	push	{r7, lr}
10004b0e:	b084      	sub	sp, #16
10004b10:	af00      	add	r7, sp, #0
10004b12:	6078      	str	r0, [r7, #4]
  SYSTIMER_STATUS_t status;
  status = SYSTIMER_STATUS_FAILURE;
10004b14:	230f      	movs	r3, #15
10004b16:	18fb      	adds	r3, r7, r3
10004b18:	2201      	movs	r2, #1
10004b1a:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("SYSTIMER_StartTimer: Failure in timer restart operation due to invalid timer ID",
            ((id <= SYSTIMER_CFG_MAX_TMR) && (id > 0U)));
  XMC_ASSERT("SYSTIMER_StartTimer: Error during start of software timer", (0U != (g_timer_tracker & (1U << (id - 1U)))));
  
  /* Check if timer is running */
  if (SYSTIMER_STATE_STOPPED == g_timer_tbl[id - 1U].state)
10004b1c:	687b      	ldr	r3, [r7, #4]
10004b1e:	1e5a      	subs	r2, r3, #1
10004b20:	491c      	ldr	r1, [pc, #112]	; (10004b94 <SYSTIMER_StartTimer+0x88>)
10004b22:	1c13      	adds	r3, r2, #0
10004b24:	00db      	lsls	r3, r3, #3
10004b26:	189b      	adds	r3, r3, r2
10004b28:	009b      	lsls	r3, r3, #2
10004b2a:	18cb      	adds	r3, r1, r3
10004b2c:	3308      	adds	r3, #8
10004b2e:	795b      	ldrb	r3, [r3, #5]
10004b30:	2b02      	cmp	r3, #2
10004b32:	d128      	bne.n	10004b86 <SYSTIMER_StartTimer+0x7a>
  {
    g_timer_tbl[id - 1U].count = (g_timer_tbl[id - 1U].reload + HW_TIMER_ADDITIONAL_CNT);
10004b34:	687b      	ldr	r3, [r7, #4]
10004b36:	1e5a      	subs	r2, r3, #1
10004b38:	687b      	ldr	r3, [r7, #4]
10004b3a:	1e59      	subs	r1, r3, #1
10004b3c:	4815      	ldr	r0, [pc, #84]	; (10004b94 <SYSTIMER_StartTimer+0x88>)
10004b3e:	1c0b      	adds	r3, r1, #0
10004b40:	00db      	lsls	r3, r3, #3
10004b42:	185b      	adds	r3, r3, r1
10004b44:	009b      	lsls	r3, r3, #2
10004b46:	18c3      	adds	r3, r0, r3
10004b48:	3318      	adds	r3, #24
10004b4a:	685b      	ldr	r3, [r3, #4]
10004b4c:	1c59      	adds	r1, r3, #1
10004b4e:	4811      	ldr	r0, [pc, #68]	; (10004b94 <SYSTIMER_StartTimer+0x88>)
10004b50:	1c13      	adds	r3, r2, #0
10004b52:	00db      	lsls	r3, r3, #3
10004b54:	189b      	adds	r3, r3, r2
10004b56:	009b      	lsls	r3, r3, #2
10004b58:	18c3      	adds	r3, r0, r3
10004b5a:	3318      	adds	r3, #24
10004b5c:	6019      	str	r1, [r3, #0]
    /* set timer status as SYSTIMER_STATE_RUNNING */
    g_timer_tbl[id - 1U].state = SYSTIMER_STATE_RUNNING;
10004b5e:	687b      	ldr	r3, [r7, #4]
10004b60:	1e5a      	subs	r2, r3, #1
10004b62:	490c      	ldr	r1, [pc, #48]	; (10004b94 <SYSTIMER_StartTimer+0x88>)
10004b64:	1c13      	adds	r3, r2, #0
10004b66:	00db      	lsls	r3, r3, #3
10004b68:	189b      	adds	r3, r3, r2
10004b6a:	009b      	lsls	r3, r3, #2
10004b6c:	18cb      	adds	r3, r1, r3
10004b6e:	3308      	adds	r3, #8
10004b70:	2201      	movs	r2, #1
10004b72:	715a      	strb	r2, [r3, #5]
    /* Insert this timer into timer list */
    SYSTIMER_lInsertTimerList((id - 1U));
10004b74:	687b      	ldr	r3, [r7, #4]
10004b76:	3b01      	subs	r3, #1
10004b78:	1c18      	adds	r0, r3, #0
10004b7a:	f7ff fd27 	bl	100045cc <SYSTIMER_lInsertTimerList>
    status = SYSTIMER_STATUS_SUCCESS;
10004b7e:	230f      	movs	r3, #15
10004b80:	18fb      	adds	r3, r7, r3
10004b82:	2200      	movs	r2, #0
10004b84:	701a      	strb	r2, [r3, #0]
  }

  return (status);
10004b86:	230f      	movs	r3, #15
10004b88:	18fb      	adds	r3, r7, r3
10004b8a:	781b      	ldrb	r3, [r3, #0]
}
10004b8c:	1c18      	adds	r0, r3, #0
10004b8e:	46bd      	mov	sp, r7
10004b90:	b004      	add	sp, #16
10004b92:	bd80      	pop	{r7, pc}
10004b94:	20000974 	.word	0x20000974

10004b98 <XMC_BCCU_StartDimming>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_BCCU_AbortDimming(), XMC_BCCU_ConcurrentStartDimming()\n\n\n
 */
__STATIC_INLINE void XMC_BCCU_StartDimming (XMC_BCCU_t *const bccu, uint32_t dim_no)
{
10004b98:	b580      	push	{r7, lr}
10004b9a:	b082      	sub	sp, #8
10004b9c:	af00      	add	r7, sp, #0
10004b9e:	6078      	str	r0, [r7, #4]
10004ba0:	6039      	str	r1, [r7, #0]
	bccu->DESTRCON = (uint32_t)(BCCU_DESTRCON_DE0S_Msk << dim_no);
10004ba2:	683b      	ldr	r3, [r7, #0]
10004ba4:	2201      	movs	r2, #1
10004ba6:	409a      	lsls	r2, r3
10004ba8:	687b      	ldr	r3, [r7, #4]
10004baa:	625a      	str	r2, [r3, #36]	; 0x24
}
10004bac:	46bd      	mov	sp, r7
10004bae:	b002      	add	sp, #8
10004bb0:	bd80      	pop	{r7, pc}
10004bb2:	46c0      	nop			; (mov r8, r8)

10004bb4 <PDM_DIMMED_LED_LAMP_Init>:

/**
 * Function which initializes the BCCU peripheral registers using PDM_BCCU & DIM_BCCU APPs
 */
PDM_DIMMED_LED_LAMP_STATUS_t PDM_DIMMED_LED_LAMP_Init(PDM_DIMMED_LED_LAMP_t *handle)
{
10004bb4:	b590      	push	{r4, r7, lr}
10004bb6:	b087      	sub	sp, #28
10004bb8:	af00      	add	r7, sp, #0
10004bba:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
10004bbc:	2300      	movs	r3, #0
10004bbe:	617b      	str	r3, [r7, #20]
  uint32_t channel_mask = 0U;
10004bc0:	2300      	movs	r3, #0
10004bc2:	613b      	str	r3, [r7, #16]
  PDM_DIMMED_LED_LAMP_STATUS_t status;
  status = PDM_DIMMED_LED_LAMP_STATUS_SUCCESS;
10004bc4:	230f      	movs	r3, #15
10004bc6:	18fb      	adds	r3, r7, r3
10004bc8:	2200      	movs	r2, #0
10004bca:	701a      	strb	r2, [r3, #0]
            (handle->no_of_leds_used <= 9U))));
#endif

  do
  {
    status = (PDM_DIMMED_LED_LAMP_STATUS_t) PDM_BCCU_Init(handle->led[count]);
10004bcc:	687b      	ldr	r3, [r7, #4]
10004bce:	697a      	ldr	r2, [r7, #20]
10004bd0:	0092      	lsls	r2, r2, #2
10004bd2:	58d3      	ldr	r3, [r2, r3]
10004bd4:	220f      	movs	r2, #15
10004bd6:	18bc      	adds	r4, r7, r2
10004bd8:	1c18      	adds	r0, r3, #0
10004bda:	f000 f8bb 	bl	10004d54 <PDM_BCCU_Init>
10004bde:	1c03      	adds	r3, r0, #0
10004be0:	7023      	strb	r3, [r4, #0]
    channel_mask |= ((uint32_t)1U << handle->led[count]->channel_no);
10004be2:	687b      	ldr	r3, [r7, #4]
10004be4:	697a      	ldr	r2, [r7, #20]
10004be6:	0092      	lsls	r2, r2, #2
10004be8:	58d3      	ldr	r3, [r2, r3]
10004bea:	69db      	ldr	r3, [r3, #28]
10004bec:	1c1a      	adds	r2, r3, #0
10004bee:	2301      	movs	r3, #1
10004bf0:	4093      	lsls	r3, r2
10004bf2:	693a      	ldr	r2, [r7, #16]
10004bf4:	4313      	orrs	r3, r2
10004bf6:	613b      	str	r3, [r7, #16]
    if((PDM_DIMMED_LED_LAMP_CTRL_METHOD_DIRECT_PDM != handle->method) && (PDM_DIMMED_LED_LAMP_STATUS_SUCCESS == status))
    {
      status = PDM_DIMMED_LED_LAMP_lPeakCurCtrlInit(handle, count);
    }
#endif
    count++;
10004bf8:	697b      	ldr	r3, [r7, #20]
10004bfa:	3301      	adds	r3, #1
10004bfc:	617b      	str	r3, [r7, #20]
  } while ((count < (handle->no_of_leds_used)) && (status == PDM_DIMMED_LED_LAMP_STATUS_SUCCESS));
10004bfe:	687b      	ldr	r3, [r7, #4]
10004c00:	2239      	movs	r2, #57	; 0x39
10004c02:	5c9b      	ldrb	r3, [r3, r2]
10004c04:	1e1a      	subs	r2, r3, #0
10004c06:	697b      	ldr	r3, [r7, #20]
10004c08:	429a      	cmp	r2, r3
10004c0a:	d904      	bls.n	10004c16 <PDM_DIMMED_LED_LAMP_Init+0x62>
10004c0c:	230f      	movs	r3, #15
10004c0e:	18fb      	adds	r3, r7, r3
10004c10:	781b      	ldrb	r3, [r3, #0]
10004c12:	2b00      	cmp	r3, #0
10004c14:	d0da      	beq.n	10004bcc <PDM_DIMMED_LED_LAMP_Init+0x18>

  if (PDM_DIMMED_LED_LAMP_STATUS_SUCCESS == status)
10004c16:	230f      	movs	r3, #15
10004c18:	18fb      	adds	r3, r7, r3
10004c1a:	781b      	ldrb	r3, [r3, #0]
10004c1c:	2b00      	cmp	r3, #0
10004c1e:	d117      	bne.n	10004c50 <PDM_DIMMED_LED_LAMP_Init+0x9c>
  {
    /* Updating the channel mask into PDM_DIMMED_LED_LAMP handle */
    handle->led_channel_mask = (uint16_t)channel_mask;
10004c20:	693b      	ldr	r3, [r7, #16]
10004c22:	b29a      	uxth	r2, r3
10004c24:	687b      	ldr	r3, [r7, #4]
10004c26:	861a      	strh	r2, [r3, #48]	; 0x30
#if (1U == PDM_DIMMED_LED_LAMP_DIMAPP_USED)
    if (true == handle->dimming_used)
10004c28:	687b      	ldr	r3, [r7, #4]
10004c2a:	223a      	movs	r2, #58	; 0x3a
10004c2c:	5c9b      	ldrb	r3, [r3, r2]
10004c2e:	2b00      	cmp	r3, #0
10004c30:	d00e      	beq.n	10004c50 <PDM_DIMMED_LED_LAMP_Init+0x9c>
    {
      status = (PDM_DIMMED_LED_LAMP_STATUS_t) DIM_BCCU_Init (handle->dim_engine);
10004c32:	687b      	ldr	r3, [r7, #4]
10004c34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10004c36:	220f      	movs	r2, #15
10004c38:	18bc      	adds	r4, r7, r2
10004c3a:	1c18      	adds	r0, r3, #0
10004c3c:	f001 fffa 	bl	10006c34 <DIM_BCCU_Init>
10004c40:	1c03      	adds	r3, r0, #0
10004c42:	7023      	strb	r3, [r4, #0]
      /* Updating the dimming engine number into PDM_DIMMED_LED_LAMP handle */
      handle->dim_no = (uint8_t)(handle->dim_engine->dim_engine_num);
10004c44:	687b      	ldr	r3, [r7, #4]
10004c46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10004c48:	7b59      	ldrb	r1, [r3, #13]
10004c4a:	687b      	ldr	r3, [r7, #4]
10004c4c:	2238      	movs	r2, #56	; 0x38
10004c4e:	5499      	strb	r1, [r3, r2]
    }
#endif
  }
  return (status);
10004c50:	230f      	movs	r3, #15
10004c52:	18fb      	adds	r3, r7, r3
10004c54:	781b      	ldrb	r3, [r3, #0]
}
10004c56:	1c18      	adds	r0, r3, #0
10004c58:	46bd      	mov	sp, r7
10004c5a:	b007      	add	sp, #28
10004c5c:	bd90      	pop	{r4, r7, pc}
10004c5e:	46c0      	nop			; (mov r8, r8)

10004c60 <PDM_DIMMED_LED_LAMP_SetColor>:
 *
 * @param  handle with pointers to static and dynamic content.
 * @return none.<BR>
 */
void PDM_DIMMED_LED_LAMP_SetColor(PDM_DIMMED_LED_LAMP_t *handle)
{
10004c60:	b580      	push	{r7, lr}
10004c62:	b084      	sub	sp, #16
10004c64:	af00      	add	r7, sp, #0
10004c66:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("PDM_DIMMED_LED_LAMP APP handle function pointer uninitialized", (handle != NULL));
  uint32_t count = 0U;
10004c68:	2300      	movs	r3, #0
10004c6a:	60fb      	str	r3, [r7, #12]
  BCCU_CH_Type *ch_ptr;
  for (count = 0U; count < handle->no_of_leds_used; count++)
10004c6c:	2300      	movs	r3, #0
10004c6e:	60fb      	str	r3, [r7, #12]
10004c70:	e01b      	b.n	10004caa <PDM_DIMMED_LED_LAMP_SetColor+0x4a>
  {
    ch_ptr = handle->led[count]->bccu_ch;
10004c72:	687b      	ldr	r3, [r7, #4]
10004c74:	68fa      	ldr	r2, [r7, #12]
10004c76:	0092      	lsls	r2, r2, #2
10004c78:	58d3      	ldr	r3, [r2, r3]
10004c7a:	691b      	ldr	r3, [r3, #16]
10004c7c:	60bb      	str	r3, [r7, #8]
    XMC_BCCU_CH_SetTargetIntensity(ch_ptr, handle->config->led_intensity[count]);
10004c7e:	687b      	ldr	r3, [r7, #4]
10004c80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10004c82:	68fa      	ldr	r2, [r7, #12]
10004c84:	0052      	lsls	r2, r2, #1
10004c86:	5ad3      	ldrh	r3, [r2, r3]
10004c88:	1c1a      	adds	r2, r3, #0
10004c8a:	68bb      	ldr	r3, [r7, #8]
10004c8c:	1c18      	adds	r0, r3, #0
10004c8e:	1c11      	adds	r1, r2, #0
10004c90:	f7fe f8d8 	bl	10002e44 <XMC_BCCU_CH_SetTargetIntensity>
    XMC_BCCU_CH_SetLinearWalkPrescaler(ch_ptr, handle->linearwalk_prescaler);
10004c94:	687b      	ldr	r3, [r7, #4]
10004c96:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
10004c98:	1c1a      	adds	r2, r3, #0
10004c9a:	68bb      	ldr	r3, [r7, #8]
10004c9c:	1c18      	adds	r0, r3, #0
10004c9e:	1c11      	adds	r1, r2, #0
10004ca0:	f7fe f8b8 	bl	10002e14 <XMC_BCCU_CH_SetLinearWalkPrescaler>
void PDM_DIMMED_LED_LAMP_SetColor(PDM_DIMMED_LED_LAMP_t *handle)
{
  XMC_ASSERT("PDM_DIMMED_LED_LAMP APP handle function pointer uninitialized", (handle != NULL));
  uint32_t count = 0U;
  BCCU_CH_Type *ch_ptr;
  for (count = 0U; count < handle->no_of_leds_used; count++)
10004ca4:	68fb      	ldr	r3, [r7, #12]
10004ca6:	3301      	adds	r3, #1
10004ca8:	60fb      	str	r3, [r7, #12]
10004caa:	687b      	ldr	r3, [r7, #4]
10004cac:	2239      	movs	r2, #57	; 0x39
10004cae:	5c9b      	ldrb	r3, [r3, r2]
10004cb0:	1e1a      	subs	r2, r3, #0
10004cb2:	68fb      	ldr	r3, [r7, #12]
10004cb4:	429a      	cmp	r2, r3
10004cb6:	d8dc      	bhi.n	10004c72 <PDM_DIMMED_LED_LAMP_SetColor+0x12>
    ch_ptr = handle->led[count]->bccu_ch;
    XMC_BCCU_CH_SetTargetIntensity(ch_ptr, handle->config->led_intensity[count]);
    XMC_BCCU_CH_SetLinearWalkPrescaler(ch_ptr, handle->linearwalk_prescaler);
  }

  XMC_BCCU_ConcurrentStartLinearWalk(handle->led[0]->bccu_regs, handle->led_channel_mask);
10004cb8:	687b      	ldr	r3, [r7, #4]
10004cba:	681b      	ldr	r3, [r3, #0]
10004cbc:	681a      	ldr	r2, [r3, #0]
10004cbe:	687b      	ldr	r3, [r7, #4]
10004cc0:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
10004cc2:	1c10      	adds	r0, r2, #0
10004cc4:	1c19      	adds	r1, r3, #0
10004cc6:	f7fd ffff 	bl	10002cc8 <XMC_BCCU_ConcurrentStartLinearWalk>
}
10004cca:	46bd      	mov	sp, r7
10004ccc:	b004      	add	sp, #16
10004cce:	bd80      	pop	{r7, pc}

10004cd0 <PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv>:
 * @param dim_div
 * @param dim_prescaler
 * @return none.<BR>
 */
void PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv(PDM_DIMMED_LED_LAMP_t *handle, uint32_t dim_div ,uint32_t dim_prescaler)
{
10004cd0:	b580      	push	{r7, lr}
10004cd2:	b086      	sub	sp, #24
10004cd4:	af00      	add	r7, sp, #0
10004cd6:	60f8      	str	r0, [r7, #12]
10004cd8:	60b9      	str	r1, [r7, #8]
10004cda:	607a      	str	r2, [r7, #4]
  XMC_ASSERT("PDM_DIMMED_LED_LAMP APP handle function pointer uninitialized", (handle != NULL));
  BCCU_Type *global_ptr;
  BCCU_DE_Type *dim_ptr;
  global_ptr = handle->led[0]->bccu_regs;
10004cdc:	68fb      	ldr	r3, [r7, #12]
10004cde:	681b      	ldr	r3, [r3, #0]
10004ce0:	681b      	ldr	r3, [r3, #0]
10004ce2:	617b      	str	r3, [r7, #20]
  dim_ptr = handle->dim_engine->bccu_de_regs;
10004ce4:	68fb      	ldr	r3, [r7, #12]
10004ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10004ce8:	681b      	ldr	r3, [r3, #0]
10004cea:	613b      	str	r3, [r7, #16]

  XMC_BCCU_SetDimClockPrescaler(global_ptr, dim_prescaler);
10004cec:	697a      	ldr	r2, [r7, #20]
10004cee:	687b      	ldr	r3, [r7, #4]
10004cf0:	1c10      	adds	r0, r2, #0
10004cf2:	1c19      	adds	r1, r3, #0
10004cf4:	f7fd ffd0 	bl	10002c98 <XMC_BCCU_SetDimClockPrescaler>
  XMC_BCCU_DIM_SetDimDivider(dim_ptr, dim_div);
10004cf8:	693a      	ldr	r2, [r7, #16]
10004cfa:	68bb      	ldr	r3, [r7, #8]
10004cfc:	1c10      	adds	r0, r2, #0
10004cfe:	1c19      	adds	r1, r3, #0
10004d00:	f7fe f8c4 	bl	10002e8c <XMC_BCCU_DIM_SetDimDivider>
  XMC_BCCU_DIM_SetTargetDimmingLevel(dim_ptr, handle->config->dim_level);
10004d04:	68fb      	ldr	r3, [r7, #12]
10004d06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10004d08:	8a5b      	ldrh	r3, [r3, #18]
10004d0a:	1c1a      	adds	r2, r3, #0
10004d0c:	693b      	ldr	r3, [r7, #16]
10004d0e:	1c18      	adds	r0, r3, #0
10004d10:	1c11      	adds	r1, r2, #0
10004d12:	f7fe f8af 	bl	10002e74 <XMC_BCCU_DIM_SetTargetDimmingLevel>
  XMC_BCCU_StartDimming(global_ptr, handle->dim_no);
10004d16:	68fb      	ldr	r3, [r7, #12]
10004d18:	2238      	movs	r2, #56	; 0x38
10004d1a:	5c9b      	ldrb	r3, [r3, r2]
10004d1c:	1c1a      	adds	r2, r3, #0
10004d1e:	697b      	ldr	r3, [r7, #20]
10004d20:	1c18      	adds	r0, r3, #0
10004d22:	1c11      	adds	r1, r2, #0
10004d24:	f7ff ff38 	bl	10004b98 <XMC_BCCU_StartDimming>
}
10004d28:	46bd      	mov	sp, r7
10004d2a:	b006      	add	sp, #24
10004d2c:	bd80      	pop	{r7, pc}
10004d2e:	46c0      	nop			; (mov r8, r8)

10004d30 <XMC_BCCU_StartLinearWalk>:
 * \par<b>Related APIs:</b><BR>
 * XMC_BCCU_AbortLinearWalk(), XMC_BCCU_CH_SetTargetIntensity(), XMC_BCCU_IsLinearWalkComplete(),
 * XMC_BCCU_ConcurrentStartLinearWalk()\n\n\n
 */
__STATIC_INLINE void XMC_BCCU_StartLinearWalk (XMC_BCCU_t *const bccu, uint32_t chan_no)
{
10004d30:	b580      	push	{r7, lr}
10004d32:	b082      	sub	sp, #8
10004d34:	af00      	add	r7, sp, #0
10004d36:	6078      	str	r0, [r7, #4]
10004d38:	6039      	str	r1, [r7, #0]
  bccu->CHSTRCON |= (uint32_t)(BCCU_CHSTRCON_CH0S_Msk << chan_no);
10004d3a:	687b      	ldr	r3, [r7, #4]
10004d3c:	699a      	ldr	r2, [r3, #24]
10004d3e:	683b      	ldr	r3, [r7, #0]
10004d40:	2101      	movs	r1, #1
10004d42:	4099      	lsls	r1, r3
10004d44:	1c0b      	adds	r3, r1, #0
10004d46:	431a      	orrs	r2, r3
10004d48:	687b      	ldr	r3, [r7, #4]
10004d4a:	619a      	str	r2, [r3, #24]
}
10004d4c:	46bd      	mov	sp, r7
10004d4e:	b002      	add	sp, #8
10004d50:	bd80      	pop	{r7, pc}
10004d52:	46c0      	nop			; (mov r8, r8)

10004d54 <PDM_BCCU_Init>:
 * @brief This function Initializes a  PDM_BCCU APP instances based on user
 *          configuration.
 */

PDM_BCCU_STATUS_t PDM_BCCU_Init(PDM_BCCU_t * handle)
{
10004d54:	b590      	push	{r4, r7, lr}
10004d56:	b085      	sub	sp, #20
10004d58:	af00      	add	r7, sp, #0
10004d5a:	6078      	str	r0, [r7, #4]
            (handle->intensity <= 4095U) && (handle->output_level <= 1) && (handle->trigger_line <= 1))));

  /* Checking for initialization state of the instance */

  /* GLOBAL_BCCU APP Initialization for XMC1000 devices */
  status = (PDM_BCCU_STATUS_t)GLOBAL_BCCU_Init(handle->global_bccu_handleptr);
10004d5c:	687b      	ldr	r3, [r7, #4]
10004d5e:	695b      	ldr	r3, [r3, #20]
10004d60:	220f      	movs	r2, #15
10004d62:	18bc      	adds	r4, r7, r2
10004d64:	1c18      	adds	r0, r3, #0
10004d66:	f000 f961 	bl	1000502c <GLOBAL_BCCU_Init>
10004d6a:	1c03      	adds	r3, r0, #0
10004d6c:	7023      	strb	r3, [r4, #0]
  if (status != PDM_BCCU_STATUS_FAILURE)
10004d6e:	230f      	movs	r3, #15
10004d70:	18fb      	adds	r3, r7, r3
10004d72:	781b      	ldrb	r3, [r3, #0]
10004d74:	2b01      	cmp	r3, #1
10004d76:	d100      	bne.n	10004d7a <PDM_BCCU_Init+0x26>
10004d78:	e07a      	b.n	10004e70 <PDM_BCCU_Init+0x11c>
  {
    if (true == handle->output_pin_enable)
10004d7a:	687b      	ldr	r3, [r7, #4]
10004d7c:	222d      	movs	r2, #45	; 0x2d
10004d7e:	5c9b      	ldrb	r3, [r3, r2]
10004d80:	2b00      	cmp	r3, #0
10004d82:	d00b      	beq.n	10004d9c <PDM_BCCU_Init+0x48>
    {
      /* Hardware initialization based on UI */
      XMC_GPIO_Init(handle->gpio_port, handle->gpio_pin, handle->gpio_config);
10004d84:	687b      	ldr	r3, [r7, #4]
10004d86:	68d9      	ldr	r1, [r3, #12]
10004d88:	687b      	ldr	r3, [r7, #4]
10004d8a:	222c      	movs	r2, #44	; 0x2c
10004d8c:	5c9a      	ldrb	r2, [r3, r2]
10004d8e:	687b      	ldr	r3, [r7, #4]
10004d90:	689b      	ldr	r3, [r3, #8]
10004d92:	1c08      	adds	r0, r1, #0
10004d94:	1c11      	adds	r1, r2, #0
10004d96:	1c1a      	adds	r2, r3, #0
10004d98:	f7fd fd56 	bl	10002848 <XMC_GPIO_Init>
    }
    XMC_BCCU_SetOutputPassiveLevel(handle->bccu_regs, handle->channel_no,
10004d9c:	687b      	ldr	r3, [r7, #4]
10004d9e:	6819      	ldr	r1, [r3, #0]
10004da0:	687b      	ldr	r3, [r7, #4]
10004da2:	69da      	ldr	r2, [r3, #28]
10004da4:	687b      	ldr	r3, [r7, #4]
10004da6:	7e5b      	ldrb	r3, [r3, #25]
10004da8:	1c08      	adds	r0, r1, #0
10004daa:	1c11      	adds	r1, r2, #0
10004dac:	1c1a      	adds	r2, r3, #0
10004dae:	f7fd ffab 	bl	10002d08 <XMC_BCCU_SetOutputPassiveLevel>
    		                      (XMC_BCCU_CH_ACTIVE_LEVEL_t)handle->output_level);
    if (true == handle->trap_enable)
10004db2:	687b      	ldr	r3, [r7, #4]
10004db4:	222e      	movs	r2, #46	; 0x2e
10004db6:	5c9b      	ldrb	r3, [r3, r2]
10004db8:	2b00      	cmp	r3, #0
10004dba:	d007      	beq.n	10004dcc <PDM_BCCU_Init+0x78>
    {
      XMC_BCCU_EnableTrap (handle->bccu_regs, handle->channel_no);
10004dbc:	687b      	ldr	r3, [r7, #4]
10004dbe:	681a      	ldr	r2, [r3, #0]
10004dc0:	687b      	ldr	r3, [r7, #4]
10004dc2:	69db      	ldr	r3, [r3, #28]
10004dc4:	1c10      	adds	r0, r2, #0
10004dc6:	1c19      	adds	r1, r3, #0
10004dc8:	f7fd ffb2 	bl	10002d30 <XMC_BCCU_EnableTrap>
    }
    if ((bool)true == handle->trigger_en)
10004dcc:	687b      	ldr	r3, [r7, #4]
10004dce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10004dd0:	2b01      	cmp	r3, #1
10004dd2:	d11d      	bne.n	10004e10 <PDM_BCCU_Init+0xbc>
    {
      XMC_BCCU_CH_ConfigTrigger(handle->bccu_ch,
10004dd4:	687b      	ldr	r3, [r7, #4]
10004dd6:	691a      	ldr	r2, [r3, #16]
                               (XMC_BCCU_CH_TRIG_EDGE_t)handle->config->trig_edge,handle->config->force_trig_en);
10004dd8:	687b      	ldr	r3, [r7, #4]
10004dda:	685b      	ldr	r3, [r3, #4]
10004ddc:	785b      	ldrb	r3, [r3, #1]
10004dde:	075b      	lsls	r3, r3, #29
10004de0:	0fdb      	lsrs	r3, r3, #31
10004de2:	b2db      	uxtb	r3, r3
    {
      XMC_BCCU_EnableTrap (handle->bccu_regs, handle->channel_no);
    }
    if ((bool)true == handle->trigger_en)
    {
      XMC_BCCU_CH_ConfigTrigger(handle->bccu_ch,
10004de4:	1c19      	adds	r1, r3, #0
                               (XMC_BCCU_CH_TRIG_EDGE_t)handle->config->trig_edge,handle->config->force_trig_en);
10004de6:	687b      	ldr	r3, [r7, #4]
10004de8:	685b      	ldr	r3, [r3, #4]
10004dea:	785b      	ldrb	r3, [r3, #1]
10004dec:	071b      	lsls	r3, r3, #28
10004dee:	0fdb      	lsrs	r3, r3, #31
10004df0:	b2db      	uxtb	r3, r3
    {
      XMC_BCCU_EnableTrap (handle->bccu_regs, handle->channel_no);
    }
    if ((bool)true == handle->trigger_en)
    {
      XMC_BCCU_CH_ConfigTrigger(handle->bccu_ch,
10004df2:	1c10      	adds	r0, r2, #0
10004df4:	1c1a      	adds	r2, r3, #0
10004df6:	f7fd ffe9 	bl	10002dcc <XMC_BCCU_CH_ConfigTrigger>
                               (XMC_BCCU_CH_TRIG_EDGE_t)handle->config->trig_edge,handle->config->force_trig_en);
      XMC_BCCU_EnableChannelTrigger (handle->bccu_regs, handle->channel_no,
10004dfa:	687b      	ldr	r3, [r7, #4]
10004dfc:	6819      	ldr	r1, [r3, #0]
10004dfe:	687b      	ldr	r3, [r7, #4]
10004e00:	69da      	ldr	r2, [r3, #28]
10004e02:	687b      	ldr	r3, [r7, #4]
10004e04:	7e9b      	ldrb	r3, [r3, #26]
10004e06:	1c08      	adds	r0, r1, #0
10004e08:	1c11      	adds	r1, r2, #0
10004e0a:	1c1a      	adds	r2, r3, #0
10004e0c:	f7fd ffa2 	bl	10002d54 <XMC_BCCU_EnableChannelTrigger>
    		                        (XMC_BCCU_CH_TRIGOUT_t)handle->trigger_line);
    }
    XMC_BCCU_CH_Init(handle->bccu_ch, handle->config);
10004e10:	687b      	ldr	r3, [r7, #4]
10004e12:	691a      	ldr	r2, [r3, #16]
10004e14:	687b      	ldr	r3, [r7, #4]
10004e16:	685b      	ldr	r3, [r3, #4]
10004e18:	1c10      	adds	r0, r2, #0
10004e1a:	1c19      	adds	r1, r3, #0
10004e1c:	f7fd ffc2 	bl	10002da4 <XMC_BCCU_CH_Init>

    if (PDM_BCCU_ENABLE_AT_INIT_TRUE == handle->channel_enable_at_init)
10004e20:	687b      	ldr	r3, [r7, #4]
10004e22:	7e1b      	ldrb	r3, [r3, #24]
10004e24:	2b01      	cmp	r3, #1
10004e26:	d11f      	bne.n	10004e68 <PDM_BCCU_Init+0x114>
    {
      /* To set the linear walker prescaler factor of a BCCU channel */
      XMC_BCCU_CH_SetLinearWalkPrescaler(handle->bccu_ch, handle->linear_walk_time);
10004e28:	687b      	ldr	r3, [r7, #4]
10004e2a:	691a      	ldr	r2, [r3, #16]
10004e2c:	687b      	ldr	r3, [r7, #4]
10004e2e:	6a1b      	ldr	r3, [r3, #32]
10004e30:	1c10      	adds	r0, r2, #0
10004e32:	1c19      	adds	r1, r3, #0
10004e34:	f7fd ffee 	bl	10002e14 <XMC_BCCU_CH_SetLinearWalkPrescaler>

      /* Channel Enable at Initialization for XMC1000 devices */
      XMC_BCCU_EnableChannel(handle->bccu_regs, handle->channel_no);
10004e38:	687b      	ldr	r3, [r7, #4]
10004e3a:	681a      	ldr	r2, [r3, #0]
10004e3c:	687b      	ldr	r3, [r7, #4]
10004e3e:	69db      	ldr	r3, [r3, #28]
10004e40:	1c10      	adds	r0, r2, #0
10004e42:	1c19      	adds	r1, r3, #0
10004e44:	f7fd ff4e 	bl	10002ce4 <XMC_BCCU_EnableChannel>

      /* To set the set the channel target intensity */
      XMC_BCCU_CH_SetTargetIntensity(handle->bccu_ch, handle->intensity);
10004e48:	687b      	ldr	r3, [r7, #4]
10004e4a:	691a      	ldr	r2, [r3, #16]
10004e4c:	687b      	ldr	r3, [r7, #4]
10004e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10004e50:	1c10      	adds	r0, r2, #0
10004e52:	1c19      	adds	r1, r3, #0
10004e54:	f7fd fff6 	bl	10002e44 <XMC_BCCU_CH_SetTargetIntensity>

      /* To Start Linear Walk of channel */
      XMC_BCCU_StartLinearWalk(handle->bccu_regs,handle->channel_no);
10004e58:	687b      	ldr	r3, [r7, #4]
10004e5a:	681a      	ldr	r2, [r3, #0]
10004e5c:	687b      	ldr	r3, [r7, #4]
10004e5e:	69db      	ldr	r3, [r3, #28]
10004e60:	1c10      	adds	r0, r2, #0
10004e62:	1c19      	adds	r1, r3, #0
10004e64:	f7ff ff64 	bl	10004d30 <XMC_BCCU_StartLinearWalk>
    }
    /* Return status after updation */
    status = PDM_BCCU_STATUS_SUCCESS;
10004e68:	230f      	movs	r3, #15
10004e6a:	18fb      	adds	r3, r7, r3
10004e6c:	2200      	movs	r2, #0
10004e6e:	701a      	strb	r2, [r3, #0]
  }
  return (status);
10004e70:	230f      	movs	r3, #15
10004e72:	18fb      	adds	r3, r7, r3
10004e74:	781b      	ldrb	r3, [r3, #0]
}
10004e76:	1c18      	adds	r0, r3, #0
10004e78:	46bd      	mov	sp, r7
10004e7a:	b005      	add	sp, #20
10004e7c:	bd90      	pop	{r4, r7, pc}
10004e7e:	46c0      	nop			; (mov r8, r8)

10004e80 <PDM_BCCU_SetIntensity>:
}
/**
* @brief API to Set Channel Intensity.
*/
void PDM_BCCU_SetIntensity(PDM_BCCU_t *handle, uint32_t intensity)
{
10004e80:	b580      	push	{r7, lr}
10004e82:	b082      	sub	sp, #8
10004e84:	af00      	add	r7, sp, #0
10004e86:	6078      	str	r0, [r7, #4]
10004e88:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("PDM_BCCU_SetIntensity: handler null pointer", handle != NULL);
  XMC_BCCU_CH_SetTargetIntensity(handle->bccu_ch, intensity);
10004e8a:	687b      	ldr	r3, [r7, #4]
10004e8c:	691a      	ldr	r2, [r3, #16]
10004e8e:	683b      	ldr	r3, [r7, #0]
10004e90:	1c10      	adds	r0, r2, #0
10004e92:	1c19      	adds	r1, r3, #0
10004e94:	f7fd ffd6 	bl	10002e44 <XMC_BCCU_CH_SetTargetIntensity>
}
10004e98:	46bd      	mov	sp, r7
10004e9a:	b002      	add	sp, #8
10004e9c:	bd80      	pop	{r7, pc}
10004e9e:	46c0      	nop			; (mov r8, r8)

10004ea0 <PDM_BCCU_SetLinearWalk>:

/**
* @brief API to Set Linear Walk.
*/
void PDM_BCCU_SetLinearWalk(PDM_BCCU_t *handle, uint32_t prescalar)
{
10004ea0:	b580      	push	{r7, lr}
10004ea2:	b082      	sub	sp, #8
10004ea4:	af00      	add	r7, sp, #0
10004ea6:	6078      	str	r0, [r7, #4]
10004ea8:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("PDM_BCCU_SetLinearWalk: handler null pointer", handle != NULL);
  XMC_BCCU_CH_SetLinearWalkPrescaler(handle->bccu_ch, prescalar);
10004eaa:	687b      	ldr	r3, [r7, #4]
10004eac:	691a      	ldr	r2, [r3, #16]
10004eae:	683b      	ldr	r3, [r7, #0]
10004eb0:	1c10      	adds	r0, r2, #0
10004eb2:	1c19      	adds	r1, r3, #0
10004eb4:	f7fd ffae 	bl	10002e14 <XMC_BCCU_CH_SetLinearWalkPrescaler>
}
10004eb8:	46bd      	mov	sp, r7
10004eba:	b002      	add	sp, #8
10004ebc:	bd80      	pop	{r7, pc}
10004ebe:	46c0      	nop			; (mov r8, r8)

10004ec0 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
10004ec0:	b580      	push	{r7, lr}
10004ec2:	b082      	sub	sp, #8
10004ec4:	af00      	add	r7, sp, #0
10004ec6:	1c02      	adds	r2, r0, #0
10004ec8:	1dfb      	adds	r3, r7, #7
10004eca:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
10004ecc:	4b06      	ldr	r3, [pc, #24]	; (10004ee8 <NVIC_EnableIRQ+0x28>)
10004ece:	1dfa      	adds	r2, r7, #7
10004ed0:	7812      	ldrb	r2, [r2, #0]
10004ed2:	1c11      	adds	r1, r2, #0
10004ed4:	221f      	movs	r2, #31
10004ed6:	400a      	ands	r2, r1
10004ed8:	2101      	movs	r1, #1
10004eda:	4091      	lsls	r1, r2
10004edc:	1c0a      	adds	r2, r1, #0
10004ede:	601a      	str	r2, [r3, #0]
}
10004ee0:	46bd      	mov	sp, r7
10004ee2:	b002      	add	sp, #8
10004ee4:	bd80      	pop	{r7, pc}
10004ee6:	46c0      	nop			; (mov r8, r8)
10004ee8:	e000e100 	.word	0xe000e100

10004eec <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
10004eec:	b5b0      	push	{r4, r5, r7, lr}
10004eee:	b082      	sub	sp, #8
10004ef0:	af00      	add	r7, sp, #0
10004ef2:	1c02      	adds	r2, r0, #0
10004ef4:	6039      	str	r1, [r7, #0]
10004ef6:	1dfb      	adds	r3, r7, #7
10004ef8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
10004efa:	1dfb      	adds	r3, r7, #7
10004efc:	781b      	ldrb	r3, [r3, #0]
10004efe:	2b7f      	cmp	r3, #127	; 0x7f
10004f00:	d92f      	bls.n	10004f62 <NVIC_SetPriority+0x76>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10004f02:	4c2d      	ldr	r4, [pc, #180]	; (10004fb8 <NVIC_SetPriority+0xcc>)
10004f04:	1dfb      	adds	r3, r7, #7
10004f06:	781b      	ldrb	r3, [r3, #0]
10004f08:	1c1a      	adds	r2, r3, #0
10004f0a:	230f      	movs	r3, #15
10004f0c:	4013      	ands	r3, r2
10004f0e:	3b08      	subs	r3, #8
10004f10:	0899      	lsrs	r1, r3, #2
10004f12:	4a29      	ldr	r2, [pc, #164]	; (10004fb8 <NVIC_SetPriority+0xcc>)
10004f14:	1dfb      	adds	r3, r7, #7
10004f16:	781b      	ldrb	r3, [r3, #0]
10004f18:	1c18      	adds	r0, r3, #0
10004f1a:	230f      	movs	r3, #15
10004f1c:	4003      	ands	r3, r0
10004f1e:	3b08      	subs	r3, #8
10004f20:	089b      	lsrs	r3, r3, #2
10004f22:	3306      	adds	r3, #6
10004f24:	009b      	lsls	r3, r3, #2
10004f26:	18d3      	adds	r3, r2, r3
10004f28:	685b      	ldr	r3, [r3, #4]
10004f2a:	1dfa      	adds	r2, r7, #7
10004f2c:	7812      	ldrb	r2, [r2, #0]
10004f2e:	1c10      	adds	r0, r2, #0
10004f30:	2203      	movs	r2, #3
10004f32:	4002      	ands	r2, r0
10004f34:	00d2      	lsls	r2, r2, #3
10004f36:	1c10      	adds	r0, r2, #0
10004f38:	22ff      	movs	r2, #255	; 0xff
10004f3a:	4082      	lsls	r2, r0
10004f3c:	43d2      	mvns	r2, r2
10004f3e:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10004f40:	683b      	ldr	r3, [r7, #0]
10004f42:	019b      	lsls	r3, r3, #6
10004f44:	20ff      	movs	r0, #255	; 0xff
10004f46:	4003      	ands	r3, r0
10004f48:	1df8      	adds	r0, r7, #7
10004f4a:	7800      	ldrb	r0, [r0, #0]
10004f4c:	1c05      	adds	r5, r0, #0
10004f4e:	2003      	movs	r0, #3
10004f50:	4028      	ands	r0, r5
10004f52:	00c0      	lsls	r0, r0, #3
10004f54:	4083      	lsls	r3, r0
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10004f56:	431a      	orrs	r2, r3
10004f58:	1d8b      	adds	r3, r1, #6
10004f5a:	009b      	lsls	r3, r3, #2
10004f5c:	18e3      	adds	r3, r4, r3
10004f5e:	605a      	str	r2, [r3, #4]
10004f60:	e026      	b.n	10004fb0 <NVIC_SetPriority+0xc4>
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10004f62:	4c16      	ldr	r4, [pc, #88]	; (10004fbc <NVIC_SetPriority+0xd0>)
10004f64:	1dfb      	adds	r3, r7, #7
10004f66:	781b      	ldrb	r3, [r3, #0]
10004f68:	b25b      	sxtb	r3, r3
10004f6a:	089b      	lsrs	r3, r3, #2
10004f6c:	4913      	ldr	r1, [pc, #76]	; (10004fbc <NVIC_SetPriority+0xd0>)
10004f6e:	1dfa      	adds	r2, r7, #7
10004f70:	7812      	ldrb	r2, [r2, #0]
10004f72:	b252      	sxtb	r2, r2
10004f74:	0892      	lsrs	r2, r2, #2
10004f76:	32c0      	adds	r2, #192	; 0xc0
10004f78:	0092      	lsls	r2, r2, #2
10004f7a:	5852      	ldr	r2, [r2, r1]
10004f7c:	1df9      	adds	r1, r7, #7
10004f7e:	7809      	ldrb	r1, [r1, #0]
10004f80:	1c08      	adds	r0, r1, #0
10004f82:	2103      	movs	r1, #3
10004f84:	4001      	ands	r1, r0
10004f86:	00c9      	lsls	r1, r1, #3
10004f88:	1c08      	adds	r0, r1, #0
10004f8a:	21ff      	movs	r1, #255	; 0xff
10004f8c:	4081      	lsls	r1, r0
10004f8e:	43c9      	mvns	r1, r1
10004f90:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10004f92:	683a      	ldr	r2, [r7, #0]
10004f94:	0192      	lsls	r2, r2, #6
10004f96:	20ff      	movs	r0, #255	; 0xff
10004f98:	4002      	ands	r2, r0
10004f9a:	1df8      	adds	r0, r7, #7
10004f9c:	7800      	ldrb	r0, [r0, #0]
10004f9e:	1c05      	adds	r5, r0, #0
10004fa0:	2003      	movs	r0, #3
10004fa2:	4028      	ands	r0, r5
10004fa4:	00c0      	lsls	r0, r0, #3
10004fa6:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10004fa8:	430a      	orrs	r2, r1
10004faa:	33c0      	adds	r3, #192	; 0xc0
10004fac:	009b      	lsls	r3, r3, #2
10004fae:	511a      	str	r2, [r3, r4]
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
10004fb0:	46bd      	mov	sp, r7
10004fb2:	b002      	add	sp, #8
10004fb4:	bdb0      	pop	{r4, r5, r7, pc}
10004fb6:	46c0      	nop			; (mov r8, r8)
10004fb8:	e000ed00 	.word	0xe000ed00
10004fbc:	e000e100 	.word	0xe000e100

10004fc0 <INTERRUPT_Enable>:
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void INTERRUPT_Enable(const INTERRUPT_t *const handler)
{
10004fc0:	b580      	push	{r7, lr}
10004fc2:	b082      	sub	sp, #8
10004fc4:	af00      	add	r7, sp, #0
10004fc6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("Handler NULL", (handler != NULL));
  NVIC_EnableIRQ(handler->node);
10004fc8:	687b      	ldr	r3, [r7, #4]
10004fca:	781b      	ldrb	r3, [r3, #0]
10004fcc:	b25b      	sxtb	r3, r3
10004fce:	1c18      	adds	r0, r3, #0
10004fd0:	f7ff ff76 	bl	10004ec0 <NVIC_EnableIRQ>
}
10004fd4:	46bd      	mov	sp, r7
10004fd6:	b002      	add	sp, #8
10004fd8:	bd80      	pop	{r7, pc}
10004fda:	46c0      	nop			; (mov r8, r8)

10004fdc <INTERRUPT_Init>:

/*
 * API to initialize the INTERRUPT APP
 */
INTERRUPT_STATUS_t INTERRUPT_Init(const INTERRUPT_t *const handler)
{
10004fdc:	b580      	push	{r7, lr}
10004fde:	b082      	sub	sp, #8
10004fe0:	af00      	add	r7, sp, #0
10004fe2:	6078      	str	r0, [r7, #4]
    INTERRUPT_Enable(handler);
  }
#endif

#if(UC_FAMILY == XMC1)
  NVIC_SetPriority(handler->node, handler->priority);
10004fe4:	687b      	ldr	r3, [r7, #4]
10004fe6:	781a      	ldrb	r2, [r3, #0]
10004fe8:	687b      	ldr	r3, [r7, #4]
10004fea:	785b      	ldrb	r3, [r3, #1]
10004fec:	1c19      	adds	r1, r3, #0
10004fee:	b253      	sxtb	r3, r2
10004ff0:	1c18      	adds	r0, r3, #0
10004ff2:	f7ff ff7b 	bl	10004eec <NVIC_SetPriority>
#if (UC_SERIES == XMC14)
  XMC_SCU_SetInterruptControl((uint8_t)handler->node, (XMC_SCU_IRQCTRL_t)((handler->node << 8) | handler->irqctrl));
#endif

  /* Enable the interrupt if enable_at_init is enabled */
  if (handler->enable_at_init == true)
10004ff6:	687b      	ldr	r3, [r7, #4]
10004ff8:	789b      	ldrb	r3, [r3, #2]
10004ffa:	2b00      	cmp	r3, #0
10004ffc:	d003      	beq.n	10005006 <INTERRUPT_Init+0x2a>
  {
    INTERRUPT_Enable(handler);
10004ffe:	687b      	ldr	r3, [r7, #4]
10005000:	1c18      	adds	r0, r3, #0
10005002:	f7ff ffdd 	bl	10004fc0 <INTERRUPT_Enable>
  }
#endif

  return (INTERRUPT_STATUS_SUCCESS);
10005006:	2300      	movs	r3, #0
}
10005008:	1c18      	adds	r0, r3, #0
1000500a:	46bd      	mov	sp, r7
1000500c:	b002      	add	sp, #8
1000500e:	bd80      	pop	{r7, pc}

10005010 <XMC_BCCU_EnableInterrupt>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_BCCU_DisableInterrupt()\n\n\n
 */
__STATIC_INLINE void XMC_BCCU_EnableInterrupt (XMC_BCCU_t *const bccu, uint32_t event)
{
10005010:	b580      	push	{r7, lr}
10005012:	b082      	sub	sp, #8
10005014:	af00      	add	r7, sp, #0
10005016:	6078      	str	r0, [r7, #4]
10005018:	6039      	str	r1, [r7, #0]
  bccu->EVIER |= event;
1000501a:	687b      	ldr	r3, [r7, #4]
1000501c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1000501e:	683b      	ldr	r3, [r7, #0]
10005020:	431a      	orrs	r2, r3
10005022:	687b      	ldr	r3, [r7, #4]
10005024:	62da      	str	r2, [r3, #44]	; 0x2c
}
10005026:	46bd      	mov	sp, r7
10005028:	b002      	add	sp, #8
1000502a:	bd80      	pop	{r7, pc}

1000502c <GLOBAL_BCCU_Init>:
/**
 * @brief   This function Initializes a GLOBAL_BCCU APP instances based on
 *          user configuration.
 */
GLOBAL_BCCU_STATUS_t GLOBAL_BCCU_Init(GLOBAL_BCCU_t *handle)
{
1000502c:	b580      	push	{r7, lr}
1000502e:	b084      	sub	sp, #16
10005030:	af00      	add	r7, sp, #0
10005032:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("GLOBAL_BCCU APP handle function pointer uninitialized", (((handle != NULL) &&
  			(handle->bccuregs != NULL)) && ((handle->config != NULL) && (handle->enable_events <= 31U) &&
  	        (handle->trap_source <= 15))));

  /* Checking for initialization state of the instance */
  if (false == handle->init_status)
10005034:	687b      	ldr	r3, [r7, #4]
10005036:	7b9b      	ldrb	r3, [r3, #14]
10005038:	2201      	movs	r2, #1
1000503a:	4053      	eors	r3, r2
1000503c:	b2db      	uxtb	r3, r3
1000503e:	2b00      	cmp	r3, #0
10005040:	d02b      	beq.n	1000509a <GLOBAL_BCCU_Init+0x6e>
  {
    /* Configure Trap input source */
    XMC_BCCU_SelectTrapInput(handle->bccuregs,handle->trap_source);
10005042:	687b      	ldr	r3, [r7, #4]
10005044:	681a      	ldr	r2, [r3, #0]
10005046:	687b      	ldr	r3, [r7, #4]
10005048:	7b1b      	ldrb	r3, [r3, #12]
1000504a:	1c10      	adds	r0, r2, #0
1000504c:	1c19      	adds	r1, r3, #0
1000504e:	f7fd fdef 	bl	10002c30 <XMC_BCCU_SelectTrapInput>
    /* Configure Trap input edge*/
    XMC_BCCU_SetTrapEdge(handle->bccuregs,handle->trap_edge);
10005052:	687b      	ldr	r3, [r7, #4]
10005054:	681a      	ldr	r2, [r3, #0]
10005056:	687b      	ldr	r3, [r7, #4]
10005058:	7b5b      	ldrb	r3, [r3, #13]
1000505a:	1c10      	adds	r0, r2, #0
1000505c:	1c19      	adds	r1, r3, #0
1000505e:	f7fd fe01 	bl	10002c64 <XMC_BCCU_SetTrapEdge>
    /* Hardware initialization based on UI */
    XMC_BCCU_GlobalInit(handle->bccuregs, handle->config);
10005062:	687b      	ldr	r3, [r7, #4]
10005064:	681a      	ldr	r2, [r3, #0]
10005066:	687b      	ldr	r3, [r7, #4]
10005068:	685b      	ldr	r3, [r3, #4]
1000506a:	1c10      	adds	r0, r2, #0
1000506c:	1c19      	adds	r1, r3, #0
1000506e:	f7fd fdc7 	bl	10002c00 <XMC_BCCU_GlobalInit>
	/**< Initialize all the interrupt configurations */
    if (0U != handle->enable_events)
10005072:	687b      	ldr	r3, [r7, #4]
10005074:	689b      	ldr	r3, [r3, #8]
10005076:	2b00      	cmp	r3, #0
10005078:	d007      	beq.n	1000508a <GLOBAL_BCCU_Init+0x5e>
    {
      XMC_BCCU_EnableInterrupt(handle->bccuregs, handle->enable_events);
1000507a:	687b      	ldr	r3, [r7, #4]
1000507c:	681a      	ldr	r2, [r3, #0]
1000507e:	687b      	ldr	r3, [r7, #4]
10005080:	689b      	ldr	r3, [r3, #8]
10005082:	1c10      	adds	r0, r2, #0
10005084:	1c19      	adds	r1, r3, #0
10005086:	f7ff ffc3 	bl	10005010 <XMC_BCCU_EnableInterrupt>
    }
    /* Return status after initialization */
    status = GLOBAL_BCCU_STATUS_SUCCESS;
1000508a:	230f      	movs	r3, #15
1000508c:	18fb      	adds	r3, r7, r3
1000508e:	2200      	movs	r2, #0
10005090:	701a      	strb	r2, [r3, #0]

    /* Update the Initialization status of the GLOBAL_BCCU APP instance */
    handle->init_status = true;
10005092:	687b      	ldr	r3, [r7, #4]
10005094:	2201      	movs	r2, #1
10005096:	739a      	strb	r2, [r3, #14]
10005098:	e003      	b.n	100050a2 <GLOBAL_BCCU_Init+0x76>
  }
  else
  {
    /* Return the status if instance is already initialized */
    status = GLOBAL_BCCU_STATUS_SUCCESS;
1000509a:	230f      	movs	r3, #15
1000509c:	18fb      	adds	r3, r7, r3
1000509e:	2200      	movs	r2, #0
100050a0:	701a      	strb	r2, [r3, #0]
  }
  return (status);
100050a2:	230f      	movs	r3, #15
100050a4:	18fb      	adds	r3, r7, r3
100050a6:	781b      	ldrb	r3, [r3, #0]
}
100050a8:	1c18      	adds	r0, r3, #0
100050aa:	46bd      	mov	sp, r7
100050ac:	b004      	add	sp, #16
100050ae:	bd80      	pop	{r7, pc}

100050b0 <XMC_VADC_GLOBAL_DisablePostCalibration>:
 * XMC_VADC_GLOBAL_DisablePostCalibration()<BR>
 * None
 */

__STATIC_INLINE void XMC_VADC_GLOBAL_DisablePostCalibration(XMC_VADC_GLOBAL_t *const global_ptr, uint32_t group_number)
{
100050b0:	b580      	push	{r7, lr}
100050b2:	b082      	sub	sp, #8
100050b4:	af00      	add	r7, sp, #0
100050b6:	6078      	str	r0, [r7, #4]
100050b8:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_VADC_GLOBAL_DisablePostCalibration:Wrong Module Pointer", (global_ptr == VADC))

  global_ptr->GLOBCFG |= (uint32_t)((uint32_t)1 << ((uint32_t)VADC_GLOBCFG_DPCAL0_Pos + group_number));
100050ba:	687b      	ldr	r3, [r7, #4]
100050bc:	2280      	movs	r2, #128	; 0x80
100050be:	589a      	ldr	r2, [r3, r2]
100050c0:	683b      	ldr	r3, [r7, #0]
100050c2:	3310      	adds	r3, #16
100050c4:	1c19      	adds	r1, r3, #0
100050c6:	2301      	movs	r3, #1
100050c8:	408b      	lsls	r3, r1
100050ca:	431a      	orrs	r2, r3
100050cc:	687b      	ldr	r3, [r7, #4]
100050ce:	2180      	movs	r1, #128	; 0x80
100050d0:	505a      	str	r2, [r3, r1]
}
100050d2:	46bd      	mov	sp, r7
100050d4:	b002      	add	sp, #8
100050d6:	bd80      	pop	{r7, pc}

100050d8 <GLOBAL_ADC_Init>:
/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/**
 * This function initializes all instances of the ADC Global APP and low level app.
 */
GLOBAL_ADC_STATUS_t GLOBAL_ADC_Init(GLOBAL_ADC_t *const handle_ptr)
{
100050d8:	b580      	push	{r7, lr}
100050da:	b084      	sub	sp, #16
100050dc:	af00      	add	r7, sp, #0
100050de:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("GLOBAL_ADC_Init:Invalid handle_ptr", (handle_ptr != NULL))
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  uint32_t group_index;
#endif

  if (GLOBAL_ADC_UNINITIALIZED == handle_ptr->init_state)
100050e0:	687b      	ldr	r3, [r7, #4]
100050e2:	7d1b      	ldrb	r3, [r3, #20]
100050e4:	2b02      	cmp	r3, #2
100050e6:	d152      	bne.n	1000518e <GLOBAL_ADC_Init+0xb6>
  {  
    /* Initialize an instance of Global hardware */
    XMC_VADC_GLOBAL_Init(handle_ptr->module_ptr, handle_ptr->global_config_handle);
100050e8:	687b      	ldr	r3, [r7, #4]
100050ea:	68da      	ldr	r2, [r3, #12]
100050ec:	687b      	ldr	r3, [r7, #4]
100050ee:	689b      	ldr	r3, [r3, #8]
100050f0:	1c10      	adds	r0, r2, #0
100050f2:	1c19      	adds	r1, r3, #0
100050f4:	f7fe f9f4 	bl	100034e0 <XMC_VADC_GLOBAL_Init>

    /* Initialize all the Groups */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
    for(group_index = (uint32_t)0; group_index < XMC_VADC_MAXIMUM_NUM_GROUPS; group_index++)
100050f8:	2300      	movs	r3, #0
100050fa:	60fb      	str	r3, [r7, #12]
100050fc:	e038      	b.n	10005170 <GLOBAL_ADC_Init+0x98>
    {
      /*Initialize Group*/
      XMC_VADC_GROUP_Init(handle_ptr->group_ptrs_array[group_index]->group_handle,
100050fe:	687b      	ldr	r3, [r7, #4]
10005100:	68fa      	ldr	r2, [r7, #12]
10005102:	0092      	lsls	r2, r2, #2
10005104:	58d3      	ldr	r3, [r2, r3]
10005106:	6819      	ldr	r1, [r3, #0]
    		            handle_ptr->group_ptrs_array[group_index]->group_config_handle);
10005108:	687b      	ldr	r3, [r7, #4]
1000510a:	68fa      	ldr	r2, [r7, #12]
1000510c:	0092      	lsls	r2, r2, #2
1000510e:	58d3      	ldr	r3, [r2, r3]
    /* Initialize all the Groups */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
    for(group_index = (uint32_t)0; group_index < XMC_VADC_MAXIMUM_NUM_GROUPS; group_index++)
    {
      /*Initialize Group*/
      XMC_VADC_GROUP_Init(handle_ptr->group_ptrs_array[group_index]->group_handle,
10005110:	685b      	ldr	r3, [r3, #4]
10005112:	1c08      	adds	r0, r1, #0
10005114:	1c19      	adds	r1, r3, #0
10005116:	f7fe fa49 	bl	100035ac <XMC_VADC_GROUP_Init>
    		            handle_ptr->group_ptrs_array[group_index]->group_config_handle);

      /* Switch on the converter of the Group[group_index]*/
      XMC_VADC_GROUP_SetPowerMode(handle_ptr->group_ptrs_array[group_index]->group_handle,
1000511a:	687b      	ldr	r3, [r7, #4]
1000511c:	68fa      	ldr	r2, [r7, #12]
1000511e:	0092      	lsls	r2, r2, #2
10005120:	58d3      	ldr	r3, [r2, r3]
10005122:	681b      	ldr	r3, [r3, #0]
10005124:	1c18      	adds	r0, r3, #0
10005126:	2103      	movs	r1, #3
10005128:	f7fe fae8 	bl	100036fc <XMC_VADC_GROUP_SetPowerMode>
                                  XMC_VADC_GROUP_POWERMODE_NORMAL);

      /* Disable the post calibration option for the respective group*/
      if ((bool)false == handle_ptr->group_ptrs_array[group_index]->post_calibration)
1000512c:	687b      	ldr	r3, [r7, #4]
1000512e:	68fa      	ldr	r2, [r7, #12]
10005130:	0092      	lsls	r2, r2, #2
10005132:	58d3      	ldr	r3, [r2, r3]
10005134:	7a1b      	ldrb	r3, [r3, #8]
10005136:	2201      	movs	r2, #1
10005138:	4053      	eors	r3, r2
1000513a:	b2db      	uxtb	r3, r3
1000513c:	2b00      	cmp	r3, #0
1000513e:	d006      	beq.n	1000514e <GLOBAL_ADC_Init+0x76>
      {
        XMC_VADC_GLOBAL_DisablePostCalibration(handle_ptr->module_ptr,group_index);
10005140:	687b      	ldr	r3, [r7, #4]
10005142:	68da      	ldr	r2, [r3, #12]
10005144:	68fb      	ldr	r3, [r7, #12]
10005146:	1c10      	adds	r0, r2, #0
10005148:	1c19      	adds	r1, r3, #0
1000514a:	f7ff ffb1 	bl	100050b0 <XMC_VADC_GLOBAL_DisablePostCalibration>
      }

#if(XMC_VADC_SHS_AVAILABLE == 1U)
      XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode(handle_ptr->global_shs_ptr, (XMC_VADC_GROUP_INDEX_t)group_index);
1000514e:	687b      	ldr	r3, [r7, #4]
10005150:	691a      	ldr	r2, [r3, #16]
10005152:	68fb      	ldr	r3, [r7, #12]
10005154:	b2db      	uxtb	r3, r3
10005156:	1c10      	adds	r0, r2, #0
10005158:	1c19      	adds	r1, r3, #0
1000515a:	f7fe fb2f 	bl	100037bc <XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode>
#endif

      handle_ptr->group_ptrs_array[group_index]->state = GLOBAL_ADC_SUCCESS;
1000515e:	687b      	ldr	r3, [r7, #4]
10005160:	68fa      	ldr	r2, [r7, #12]
10005162:	0092      	lsls	r2, r2, #2
10005164:	58d3      	ldr	r3, [r2, r3]
10005166:	2200      	movs	r2, #0
10005168:	725a      	strb	r2, [r3, #9]
    /* Initialize an instance of Global hardware */
    XMC_VADC_GLOBAL_Init(handle_ptr->module_ptr, handle_ptr->global_config_handle);

    /* Initialize all the Groups */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
    for(group_index = (uint32_t)0; group_index < XMC_VADC_MAXIMUM_NUM_GROUPS; group_index++)
1000516a:	68fb      	ldr	r3, [r7, #12]
1000516c:	3301      	adds	r3, #1
1000516e:	60fb      	str	r3, [r7, #12]
10005170:	68fb      	ldr	r3, [r7, #12]
10005172:	2b01      	cmp	r3, #1
10005174:	d9c3      	bls.n	100050fe <GLOBAL_ADC_Init+0x26>
#endif

      handle_ptr->group_ptrs_array[group_index]->state = GLOBAL_ADC_SUCCESS;
    }
#endif /* _XMC_VADC_GROUP_AVAILABLE_ */
    if((bool)true == handle_ptr->enable_startup_calibration)
10005176:	687b      	ldr	r3, [r7, #4]
10005178:	7d5b      	ldrb	r3, [r3, #21]
1000517a:	2b00      	cmp	r3, #0
1000517c:	d004      	beq.n	10005188 <GLOBAL_ADC_Init+0xb0>
    {
    	XMC_VADC_GLOBAL_StartupCalibration(handle_ptr->module_ptr);
1000517e:	687b      	ldr	r3, [r7, #4]
10005180:	68db      	ldr	r3, [r3, #12]
10005182:	1c18      	adds	r0, r3, #0
10005184:	f7fe f9d8 	bl	10003538 <XMC_VADC_GLOBAL_StartupCalibration>
    }
    handle_ptr->init_state = GLOBAL_ADC_SUCCESS;
10005188:	687b      	ldr	r3, [r7, #4]
1000518a:	2200      	movs	r2, #0
1000518c:	751a      	strb	r2, [r3, #20]
  }
  return (handle_ptr->init_state);
1000518e:	687b      	ldr	r3, [r7, #4]
10005190:	7d1b      	ldrb	r3, [r3, #20]
}
10005192:	1c18      	adds	r0, r3, #0
10005194:	46bd      	mov	sp, r7
10005196:	b004      	add	sp, #16
10005198:	bd80      	pop	{r7, pc}
1000519a:	46c0      	nop			; (mov r8, r8)

1000519c <XMC_FLASH_SetHardReadLevel>:
 * \par<b>Related APIs:</b><BR>
 * None 
 *
 */
__STATIC_INLINE void XMC_FLASH_SetHardReadLevel(XMC_FLASH_HARDREAD_LEVEL_t level)
{
1000519c:	b580      	push	{r7, lr}
1000519e:	b082      	sub	sp, #8
100051a0:	af00      	add	r7, sp, #0
100051a2:	1c02      	adds	r2, r0, #0
100051a4:	1dfb      	adds	r3, r7, #7
100051a6:	701a      	strb	r2, [r3, #0]
  NVM->NVMCONF &= (uint16_t)(~(uint16_t)NVM_NVMCONF_HRLEV_Msk);
100051a8:	4a0b      	ldr	r2, [pc, #44]	; (100051d8 <XMC_FLASH_SetHardReadLevel+0x3c>)
100051aa:	4b0b      	ldr	r3, [pc, #44]	; (100051d8 <XMC_FLASH_SetHardReadLevel+0x3c>)
100051ac:	891b      	ldrh	r3, [r3, #8]
100051ae:	b29b      	uxth	r3, r3
100051b0:	2106      	movs	r1, #6
100051b2:	438b      	bics	r3, r1
100051b4:	b29b      	uxth	r3, r3
100051b6:	8113      	strh	r3, [r2, #8]
  NVM->NVMCONF |= (uint16_t)(level<< (uint16_t)NVM_NVMCONF_HRLEV_Pos);
100051b8:	4907      	ldr	r1, [pc, #28]	; (100051d8 <XMC_FLASH_SetHardReadLevel+0x3c>)
100051ba:	4b07      	ldr	r3, [pc, #28]	; (100051d8 <XMC_FLASH_SetHardReadLevel+0x3c>)
100051bc:	891b      	ldrh	r3, [r3, #8]
100051be:	b29a      	uxth	r2, r3
100051c0:	1dfb      	adds	r3, r7, #7
100051c2:	781b      	ldrb	r3, [r3, #0]
100051c4:	b29b      	uxth	r3, r3
100051c6:	18db      	adds	r3, r3, r3
100051c8:	b29b      	uxth	r3, r3
100051ca:	4313      	orrs	r3, r2
100051cc:	b29b      	uxth	r3, r3
100051ce:	810b      	strh	r3, [r1, #8]
}
100051d0:	46bd      	mov	sp, r7
100051d2:	b002      	add	sp, #8
100051d4:	bd80      	pop	{r7, pc}
100051d6:	46c0      	nop			; (mov r8, r8)
100051d8:	40050000 	.word	0x40050000

100051dc <E_EEPROM_XMC1_Init>:
 * 
 * Description     : Driver Module Initialization function. This service shall initialize the Flash EEPROM Emulation 
 *                   module using the values provided by configuration set.
 */
E_EEPROM_XMC1_STATUS_t E_EEPROM_XMC1_Init(E_EEPROM_XMC1_t *const handle_ptr)
{
100051dc:	b580      	push	{r7, lr}
100051de:	b086      	sub	sp, #24
100051e0:	af00      	add	r7, sp, #0
100051e2:	6078      	str	r0, [r7, #4]
  uint32_t marker_state;

  XMC_ASSERT("E_EEPROM_XMC1_Write:Invalid Buffer Pointer", (handle_ptr != NULL))

  /* Check if the E_EEPROM_XMC1_Init API is called once*/
  if (handle_ptr->state != E_EEPROM_XMC1_STATUS_SUCCESS)
100051e4:	687b      	ldr	r3, [r7, #4]
100051e6:	7a1b      	ldrb	r3, [r3, #8]
100051e8:	2b00      	cmp	r3, #0
100051ea:	d100      	bne.n	100051ee <E_EEPROM_XMC1_Init+0x12>
100051ec:	e084      	b.n	100052f8 <E_EEPROM_XMC1_Init+0x11c>
    }
    else
    #endif
    {
      /* Initialize the cache variables for the User defined Block configuration list */
      indx = 0U;
100051ee:	2300      	movs	r3, #0
100051f0:	617b      	str	r3, [r7, #20]
      do
      {
        E_EEPROM_XMC1_CACHE_t * block_ptr;
        block_ptr = &(handle_ptr->data_ptr->block_info[indx]);
100051f2:	687b      	ldr	r3, [r7, #4]
100051f4:	685a      	ldr	r2, [r3, #4]
100051f6:	697b      	ldr	r3, [r7, #20]
100051f8:	00db      	lsls	r3, r3, #3
100051fa:	18d3      	adds	r3, r2, r3
100051fc:	613b      	str	r3, [r7, #16]

        block_ptr->address = 0U;
100051fe:	693b      	ldr	r3, [r7, #16]
10005200:	2200      	movs	r2, #0
10005202:	601a      	str	r2, [r3, #0]
        block_ptr->status.consistent = 0U;
10005204:	693b      	ldr	r3, [r7, #16]
10005206:	791a      	ldrb	r2, [r3, #4]
10005208:	2102      	movs	r1, #2
1000520a:	438a      	bics	r2, r1
1000520c:	711a      	strb	r2, [r3, #4]
        block_ptr->status.valid = 1U;
1000520e:	693b      	ldr	r3, [r7, #16]
10005210:	791a      	ldrb	r2, [r3, #4]
10005212:	2101      	movs	r1, #1
10005214:	430a      	orrs	r2, r1
10005216:	711a      	strb	r2, [r3, #4]
        block_ptr->status.copied = 0U;
10005218:	693b      	ldr	r3, [r7, #16]
1000521a:	791a      	ldrb	r2, [r3, #4]
1000521c:	2104      	movs	r1, #4
1000521e:	438a      	bics	r2, r1
10005220:	711a      	strb	r2, [r3, #4]
        block_ptr->status.crc = 0U;
10005222:	693b      	ldr	r3, [r7, #16]
10005224:	791a      	ldrb	r2, [r3, #4]
10005226:	2108      	movs	r1, #8
10005228:	438a      	bics	r2, r1
1000522a:	711a      	strb	r2, [r3, #4]
        indx++;
1000522c:	697b      	ldr	r3, [r7, #20]
1000522e:	3301      	adds	r3, #1
10005230:	617b      	str	r3, [r7, #20]
      } while (indx < handle_ptr->block_count);
10005232:	687b      	ldr	r3, [r7, #4]
10005234:	7a5b      	ldrb	r3, [r3, #9]
10005236:	1e1a      	subs	r2, r3, #0
10005238:	697b      	ldr	r3, [r7, #20]
1000523a:	429a      	cmp	r2, r3
1000523c:	d8d9      	bhi.n	100051f2 <E_EEPROM_XMC1_Init+0x16>

      /********* Initialize all global variables *****************/
      handle_ptr->data_ptr->updated_cache_index = 0U;
1000523e:	687b      	ldr	r3, [r7, #4]
10005240:	685a      	ldr	r2, [r3, #4]
10005242:	23c2      	movs	r3, #194	; 0xc2
10005244:	005b      	lsls	r3, r3, #1
10005246:	2100      	movs	r1, #0
10005248:	50d1      	str	r1, [r2, r3]
      handle_ptr->data_ptr->cache_state = E_EEPROM_XMC1_CACHE_IDLE;
1000524a:	687b      	ldr	r3, [r7, #4]
1000524c:	685a      	ldr	r2, [r3, #4]
1000524e:	23c0      	movs	r3, #192	; 0xc0
10005250:	005b      	lsls	r3, r3, #1
10005252:	2100      	movs	r1, #0
10005254:	50d1      	str	r1, [r2, r3]
      handle_ptr->data_ptr->gc_state = E_EEPROM_XMC1_GC_UNINT;
10005256:	687b      	ldr	r3, [r7, #4]
10005258:	685a      	ldr	r2, [r3, #4]
1000525a:	23ba      	movs	r3, #186	; 0xba
1000525c:	005b      	lsls	r3, r3, #1
1000525e:	2100      	movs	r1, #0
10005260:	50d1      	str	r1, [r2, r3]
      handle_ptr->data_ptr->init_gc_state = 0U;
10005262:	687b      	ldr	r3, [r7, #4]
10005264:	685a      	ldr	r2, [r3, #4]
10005266:	23bc      	movs	r3, #188	; 0xbc
10005268:	005b      	lsls	r3, r3, #1
1000526a:	2100      	movs	r1, #0
1000526c:	50d1      	str	r1, [r2, r3]
      handle_ptr->data_ptr->gc_log_block_count = 0U;
1000526e:	687b      	ldr	r3, [r7, #4]
10005270:	685a      	ldr	r2, [r3, #4]
10005272:	23be      	movs	r3, #190	; 0xbe
10005274:	005b      	lsls	r3, r3, #1
10005276:	2100      	movs	r1, #0
10005278:	50d1      	str	r1, [r2, r3]
      handle_ptr->data_ptr->crc_buffer = 0U;
1000527a:	687b      	ldr	r3, [r7, #4]
1000527c:	685b      	ldr	r3, [r3, #4]
1000527e:	2200      	movs	r2, #0
10005280:	66da      	str	r2, [r3, #108]	; 0x6c

      handle_ptr->data_ptr->written_block_counter = (uint32_t)0;
10005282:	687b      	ldr	r3, [r7, #4]
10005284:	685b      	ldr	r3, [r3, #4]
10005286:	2200      	movs	r2, #0
10005288:	659a      	str	r2, [r3, #88]	; 0x58
      handle_ptr->data_ptr->curr_bank_src_addr = 0U;
1000528a:	687b      	ldr	r3, [r7, #4]
1000528c:	685b      	ldr	r3, [r3, #4]
1000528e:	2200      	movs	r2, #0
10005290:	651a      	str	r2, [r3, #80]	; 0x50
      handle_ptr->data_ptr->gc_src_addr = 0U;
10005292:	687b      	ldr	r3, [r7, #4]
10005294:	685b      	ldr	r3, [r3, #4]
10005296:	2200      	movs	r2, #0
10005298:	641a      	str	r2, [r3, #64]	; 0x40
      handle_ptr->data_ptr->gc_dest_addr = 0U;
1000529a:	687b      	ldr	r3, [r7, #4]
1000529c:	685b      	ldr	r3, [r3, #4]
1000529e:	2200      	movs	r2, #0
100052a0:	63da      	str	r2, [r3, #60]	; 0x3c
      handle_ptr->data_ptr->next_free_block_addr = 0U;
100052a2:	687b      	ldr	r3, [r7, #4]
100052a4:	685b      	ldr	r3, [r3, #4]
100052a6:	2200      	movs	r2, #0
100052a8:	64da      	str	r2, [r3, #76]	; 0x4c
      handle_ptr->data_ptr->gc_block_counter = (uint32_t)0;
100052aa:	687b      	ldr	r3, [r7, #4]
100052ac:	685b      	ldr	r3, [r3, #4]
100052ae:	2200      	movs	r2, #0
100052b0:	655a      	str	r2, [r3, #84]	; 0x54
      handle_ptr->data_ptr->user_write_bytes_count = 0U;
100052b2:	687b      	ldr	r3, [r7, #4]
100052b4:	685a      	ldr	r2, [r3, #4]
100052b6:	23b8      	movs	r3, #184	; 0xb8
100052b8:	005b      	lsls	r3, r3, #1
100052ba:	2100      	movs	r1, #0
100052bc:	50d1      	str	r1, [r2, r3]

      handle_ptr->data_ptr->current_bank = 0U;
100052be:	687b      	ldr	r3, [r7, #4]
100052c0:	685b      	ldr	r3, [r3, #4]
100052c2:	2200      	movs	r2, #0
100052c4:	639a      	str	r2, [r3, #56]	; 0x38

      XMC_FLASH_SetHardReadLevel(XMC_FLASH_HARDREAD_LEVEL_WRITTEN);
100052c6:	2001      	movs	r0, #1
100052c8:	f7ff ff68 	bl	1000519c <XMC_FLASH_SetHardReadLevel>

      /* Read the marker blocks from flash and decide the MARKER STATES */
      marker_state = E_EEPROM_XMC1_lReadMarkerBlocks();
100052cc:	f001 f81a 	bl	10006304 <E_EEPROM_XMC1_lReadMarkerBlocks>
100052d0:	1c03      	adds	r3, r0, #0
100052d2:	60fb      	str	r3, [r7, #12]

      /*
       * Call INIT-GC state machine function to take decision on current MARKER STATE available.
       * Progress to GC state machine or PrepareDFLASH State machine after completing  the Cache update
       */
      E_EEPROM_XMC1_lInitGc(marker_state);
100052d4:	68fb      	ldr	r3, [r7, #12]
100052d6:	1c18      	adds	r0, r3, #0
100052d8:	f000 f8d4 	bl	10005484 <E_EEPROM_XMC1_lInitGc>

      /* If Initialization is done without any errors, set the INIT API called state into Initialized once */
      if (handle_ptr->data_ptr->gc_state == E_EEPROM_XMC1_GC_IDLE)
100052dc:	687b      	ldr	r3, [r7, #4]
100052de:	685a      	ldr	r2, [r3, #4]
100052e0:	23ba      	movs	r3, #186	; 0xba
100052e2:	005b      	lsls	r3, r3, #1
100052e4:	58d3      	ldr	r3, [r2, r3]
100052e6:	2b0a      	cmp	r3, #10
100052e8:	d103      	bne.n	100052f2 <E_EEPROM_XMC1_Init+0x116>
      {
        handle_ptr->state = E_EEPROM_XMC1_STATUS_SUCCESS;
100052ea:	687b      	ldr	r3, [r7, #4]
100052ec:	2200      	movs	r2, #0
100052ee:	721a      	strb	r2, [r3, #8]
100052f0:	e002      	b.n	100052f8 <E_EEPROM_XMC1_Init+0x11c>
      }
      else
      {
        handle_ptr->state = E_EEPROM_XMC1_STATUS_FAILURE;
100052f2:	687b      	ldr	r3, [r7, #4]
100052f4:	2201      	movs	r2, #1
100052f6:	721a      	strb	r2, [r3, #8]
      }
    }
  }
  return (handle_ptr->state);
100052f8:	687b      	ldr	r3, [r7, #4]
100052fa:	7a1b      	ldrb	r3, [r3, #8]
}
100052fc:	1c18      	adds	r0, r3, #0
100052fe:	46bd      	mov	sp, r7
10005300:	b006      	add	sp, #24
10005302:	bd80      	pop	{r7, pc}

10005304 <E_EEPROM_XMC1_Write>:
 * Return value   : E_EEPROM_XMC1_OPERATION_STATUS_t
 * 
 * Description    : This function shall write user data block into flash.
 */
E_EEPROM_XMC1_OPERATION_STATUS_t E_EEPROM_XMC1_Write(uint8_t block_number, uint8_t *data_buffer_ptr)
{
10005304:	b580      	push	{r7, lr}
10005306:	b084      	sub	sp, #16
10005308:	af00      	add	r7, sp, #0
1000530a:	1c02      	adds	r2, r0, #0
1000530c:	6039      	str	r1, [r7, #0]
1000530e:	1dfb      	adds	r3, r7, #7
10005310:	701a      	strb	r2, [r3, #0]
  E_EEPROM_XMC1_OPERATION_STATUS_t status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005312:	4b10      	ldr	r3, [pc, #64]	; (10005354 <E_EEPROM_XMC1_Write+0x50>)
10005314:	685b      	ldr	r3, [r3, #4]
10005316:	60bb      	str	r3, [r7, #8]
  
  XMC_ASSERT("E_EEPROM_XMC1_Write:Wrong Block Number", (E_EEPROM_XMC1_lGetUsrBlockIndex(block_number) !=
                                                        E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND))
  XMC_ASSERT("E_EEPROM_XMC1_Write:Invalid Buffer Pointer", (data_buffer_ptr != NULL))
  
  status = E_EEPROM_XMC1_OPERATION_STATUS_NOT_ALLOWED;
10005318:	230f      	movs	r3, #15
1000531a:	18fb      	adds	r3, r7, r3
1000531c:	2205      	movs	r2, #5
1000531e:	701a      	strb	r2, [r3, #0]

  /* Execute only if there is no previous pending request and the GC process is in IDLE state */
  if (data_ptr->gc_state == E_EEPROM_XMC1_GC_IDLE)
10005320:	68ba      	ldr	r2, [r7, #8]
10005322:	23ba      	movs	r3, #186	; 0xba
10005324:	005b      	lsls	r3, r3, #1
10005326:	58d3      	ldr	r3, [r2, r3]
10005328:	2b0a      	cmp	r3, #10
1000532a:	d10b      	bne.n	10005344 <E_EEPROM_XMC1_Write+0x40>
  {
    /* Call local function to write the specified block of data into flash */
    status = (E_EEPROM_XMC1_OPERATION_STATUS_t)E_EEPROM_XMC1_lLocalWrite(block_number, data_buffer_ptr, 0U);
1000532c:	1dfb      	adds	r3, r7, #7
1000532e:	781a      	ldrb	r2, [r3, #0]
10005330:	683b      	ldr	r3, [r7, #0]
10005332:	1c10      	adds	r0, r2, #0
10005334:	1c19      	adds	r1, r3, #0
10005336:	2200      	movs	r2, #0
10005338:	f001 f932 	bl	100065a0 <E_EEPROM_XMC1_lLocalWrite>
1000533c:	1c02      	adds	r2, r0, #0
1000533e:	230f      	movs	r3, #15
10005340:	18fb      	adds	r3, r7, r3
10005342:	701a      	strb	r2, [r3, #0]
  }

  return((E_EEPROM_XMC1_OPERATION_STATUS_t)status);
10005344:	230f      	movs	r3, #15
10005346:	18fb      	adds	r3, r7, r3
10005348:	781b      	ldrb	r3, [r3, #0]
}
1000534a:	1c18      	adds	r0, r3, #0
1000534c:	46bd      	mov	sp, r7
1000534e:	b004      	add	sp, #16
10005350:	bd80      	pop	{r7, pc}
10005352:	46c0      	nop			; (mov r8, r8)
10005354:	20000718 	.word	0x20000718

10005358 <E_EEPROM_XMC1_Read>:
 */
E_EEPROM_XMC1_OPERATION_STATUS_t E_EEPROM_XMC1_Read(uint8_t block_number,
                                                    uint32_t offset,
                                                    uint8_t *data_buffer_ptr,
                                                    uint32_t length)
{
10005358:	b580      	push	{r7, lr}
1000535a:	b088      	sub	sp, #32
1000535c:	af00      	add	r7, sp, #0
1000535e:	60b9      	str	r1, [r7, #8]
10005360:	607a      	str	r2, [r7, #4]
10005362:	603b      	str	r3, [r7, #0]
10005364:	230f      	movs	r3, #15
10005366:	18fb      	adds	r3, r7, r3
10005368:	1c02      	adds	r2, r0, #0
1000536a:	701a      	strb	r2, [r3, #0]
  uint32_t block_size;
  uint32_t user_block_index;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_OPERATION_STATUS_t status;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000536c:	4b31      	ldr	r3, [pc, #196]	; (10005434 <E_EEPROM_XMC1_Read+0xdc>)
1000536e:	685b      	ldr	r3, [r3, #4]
10005370:	61bb      	str	r3, [r7, #24]
  user_block_index = E_EEPROM_XMC1_lGetUsrBlockIndex(block_number);
10005372:	230f      	movs	r3, #15
10005374:	18fb      	adds	r3, r7, r3
10005376:	781b      	ldrb	r3, [r3, #0]
10005378:	1c18      	adds	r0, r3, #0
1000537a:	f000 ff1b 	bl	100061b4 <E_EEPROM_XMC1_lGetUsrBlockIndex>
1000537e:	1c03      	adds	r3, r0, #0
10005380:	617b      	str	r3, [r7, #20]
  block_size = E_EEPROM_XMC1_HANDLE_PTR->block_config_ptr[user_block_index].size;
10005382:	4b2c      	ldr	r3, [pc, #176]	; (10005434 <E_EEPROM_XMC1_Read+0xdc>)
10005384:	681a      	ldr	r2, [r3, #0]
10005386:	697b      	ldr	r3, [r7, #20]
10005388:	00db      	lsls	r3, r3, #3
1000538a:	18d3      	adds	r3, r2, r3
1000538c:	685b      	ldr	r3, [r3, #4]
1000538e:	613b      	str	r3, [r7, #16]
  
  XMC_ASSERT("E_EEPROM_XMC1_Read:Wrong Block Number", (user_block_index  != E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND))
  XMC_ASSERT("E_EEPROM_XMC1_Read:Invalid Buffer Pointer", (data_buffer_ptr != NULL))

  status = E_EEPROM_XMC1_OPERATION_STATUS_NOT_ALLOWED;
10005390:	231f      	movs	r3, #31
10005392:	18fb      	adds	r3, r7, r3
10005394:	2205      	movs	r2, #5
10005396:	701a      	strb	r2, [r3, #0]

  /*Execute only if GC process is in IDLE state */
  if ((data_ptr->gc_state == E_EEPROM_XMC1_GC_IDLE) && (((uint32_t)offset + length) <= block_size))
10005398:	69ba      	ldr	r2, [r7, #24]
1000539a:	23ba      	movs	r3, #186	; 0xba
1000539c:	005b      	lsls	r3, r3, #1
1000539e:	58d3      	ldr	r3, [r2, r3]
100053a0:	2b0a      	cmp	r3, #10
100053a2:	d140      	bne.n	10005426 <E_EEPROM_XMC1_Read+0xce>
100053a4:	68ba      	ldr	r2, [r7, #8]
100053a6:	683b      	ldr	r3, [r7, #0]
100053a8:	18d2      	adds	r2, r2, r3
100053aa:	693b      	ldr	r3, [r7, #16]
100053ac:	429a      	cmp	r2, r3
100053ae:	d83a      	bhi.n	10005426 <E_EEPROM_XMC1_Read+0xce>
  {
    if (data_ptr->block_info[user_block_index].status.valid == 0U) /* If cache says Inconsistent */
100053b0:	69ba      	ldr	r2, [r7, #24]
100053b2:	697b      	ldr	r3, [r7, #20]
100053b4:	00db      	lsls	r3, r3, #3
100053b6:	18d3      	adds	r3, r2, r3
100053b8:	791b      	ldrb	r3, [r3, #4]
100053ba:	07db      	lsls	r3, r3, #31
100053bc:	0fdb      	lsrs	r3, r3, #31
100053be:	b2db      	uxtb	r3, r3
100053c0:	2b00      	cmp	r3, #0
100053c2:	d104      	bne.n	100053ce <E_EEPROM_XMC1_Read+0x76>
    {
      status = E_EEPROM_XMC1_OPERATION_STATUS_INVALID_BLOCK;
100053c4:	231f      	movs	r3, #31
100053c6:	18fb      	adds	r3, r7, r3
100053c8:	2203      	movs	r2, #3
100053ca:	701a      	strb	r2, [r3, #0]
100053cc:	e02b      	b.n	10005426 <E_EEPROM_XMC1_Read+0xce>
    }
    else if (data_ptr->block_info[user_block_index].status.consistent == 0U) /* If cache says Invalid */
100053ce:	69ba      	ldr	r2, [r7, #24]
100053d0:	697b      	ldr	r3, [r7, #20]
100053d2:	00db      	lsls	r3, r3, #3
100053d4:	18d3      	adds	r3, r2, r3
100053d6:	791b      	ldrb	r3, [r3, #4]
100053d8:	079b      	lsls	r3, r3, #30
100053da:	0fdb      	lsrs	r3, r3, #31
100053dc:	b2db      	uxtb	r3, r3
100053de:	2b00      	cmp	r3, #0
100053e0:	d104      	bne.n	100053ec <E_EEPROM_XMC1_Read+0x94>
    {
      status = E_EEPROM_XMC1_OPERATION_STATUS_INCONSISTENT_BLOCK;
100053e2:	231f      	movs	r3, #31
100053e4:	18fb      	adds	r3, r7, r3
100053e6:	2202      	movs	r2, #2
100053e8:	701a      	strb	r2, [r3, #0]
100053ea:	e01c      	b.n	10005426 <E_EEPROM_XMC1_Read+0xce>
    }
    else
    {
      data_ptr->read_start_address = data_ptr->block_info[user_block_index].address;
100053ec:	69bb      	ldr	r3, [r7, #24]
100053ee:	697a      	ldr	r2, [r7, #20]
100053f0:	00d2      	lsls	r2, r2, #3
100053f2:	58d1      	ldr	r1, [r2, r3]
100053f4:	69ba      	ldr	r2, [r7, #24]
100053f6:	23c6      	movs	r3, #198	; 0xc6
100053f8:	005b      	lsls	r3, r3, #1
100053fa:	50d1      	str	r1, [r2, r3]
      status = (E_EEPROM_XMC1_OPERATION_STATUS_t)E_EEPROM_XMC1_lReadBlockContents(data_buffer_ptr , length , offset);
100053fc:	6879      	ldr	r1, [r7, #4]
100053fe:	683a      	ldr	r2, [r7, #0]
10005400:	68bb      	ldr	r3, [r7, #8]
10005402:	1c08      	adds	r0, r1, #0
10005404:	1c11      	adds	r1, r2, #0
10005406:	1c1a      	adds	r2, r3, #0
10005408:	f001 fb32 	bl	10006a70 <E_EEPROM_XMC1_lReadBlockContents>
1000540c:	1c02      	adds	r2, r0, #0
1000540e:	231f      	movs	r3, #31
10005410:	18fb      	adds	r3, r7, r3
10005412:	701a      	strb	r2, [r3, #0]

      if ((uint32_t)status != 0U)
10005414:	231f      	movs	r3, #31
10005416:	18fb      	adds	r3, r7, r3
10005418:	781b      	ldrb	r3, [r3, #0]
1000541a:	2b00      	cmp	r3, #0
1000541c:	d003      	beq.n	10005426 <E_EEPROM_XMC1_Read+0xce>
      {
         status = E_EEPROM_XMC1_OPERATION_STATUS_FAILURE;
1000541e:	231f      	movs	r3, #31
10005420:	18fb      	adds	r3, r7, r3
10005422:	2201      	movs	r2, #1
10005424:	701a      	strb	r2, [r3, #0]
      }
    }
  }
  return((E_EEPROM_XMC1_OPERATION_STATUS_t)status);
10005426:	231f      	movs	r3, #31
10005428:	18fb      	adds	r3, r7, r3
1000542a:	781b      	ldrb	r3, [r3, #0]
}
1000542c:	1c18      	adds	r0, r3, #0
1000542e:	46bd      	mov	sp, r7
10005430:	b008      	add	sp, #32
10005432:	bd80      	pop	{r7, pc}
10005434:	20000718 	.word	0x20000718

10005438 <E_EEPROM_XMC1_GetStatus>:
 * Return value    : E_EEPROM_XMC1_STATUS_t
 *
 * Description     : This function shall return the status of the APP
 */
E_EEPROM_XMC1_STATUS_t E_EEPROM_XMC1_GetStatus(void)
{
10005438:	b580      	push	{r7, lr}
1000543a:	b082      	sub	sp, #8
1000543c:	af00      	add	r7, sp, #0
  E_EEPROM_XMC1_STATUS_t status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000543e:	4b10      	ldr	r3, [pc, #64]	; (10005480 <E_EEPROM_XMC1_GetStatus+0x48>)
10005440:	685b      	ldr	r3, [r3, #4]
10005442:	603b      	str	r3, [r7, #0]
  
  /* If the GC/InitGC has failed */
  if (data_ptr->gc_state == E_EEPROM_XMC1_GC_IDLE)
10005444:	683a      	ldr	r2, [r7, #0]
10005446:	23ba      	movs	r3, #186	; 0xba
10005448:	005b      	lsls	r3, r3, #1
1000544a:	58d3      	ldr	r3, [r2, r3]
1000544c:	2b0a      	cmp	r3, #10
1000544e:	d103      	bne.n	10005458 <E_EEPROM_XMC1_GetStatus+0x20>
  {
     status = E_EEPROM_XMC1_STATUS_IDLE;
10005450:	1dfb      	adds	r3, r7, #7
10005452:	2203      	movs	r2, #3
10005454:	701a      	strb	r2, [r3, #0]
10005456:	e00c      	b.n	10005472 <E_EEPROM_XMC1_GetStatus+0x3a>
  }
  else if (data_ptr->gc_state == E_EEPROM_XMC1_GC_FAIL)
10005458:	683a      	ldr	r2, [r7, #0]
1000545a:	23ba      	movs	r3, #186	; 0xba
1000545c:	005b      	lsls	r3, r3, #1
1000545e:	58d3      	ldr	r3, [r2, r3]
10005460:	2b09      	cmp	r3, #9
10005462:	d103      	bne.n	1000546c <E_EEPROM_XMC1_GetStatus+0x34>
  {
     status = E_EEPROM_XMC1_STATUS_FAILURE;
10005464:	1dfb      	adds	r3, r7, #7
10005466:	2201      	movs	r2, #1
10005468:	701a      	strb	r2, [r3, #0]
1000546a:	e002      	b.n	10005472 <E_EEPROM_XMC1_GetStatus+0x3a>
  }
  else
  {
     status = E_EEPROM_XMC1_STATUS_BUSY;
1000546c:	1dfb      	adds	r3, r7, #7
1000546e:	2204      	movs	r2, #4
10005470:	701a      	strb	r2, [r3, #0]
  }
  
  return (status);
10005472:	1dfb      	adds	r3, r7, #7
10005474:	781b      	ldrb	r3, [r3, #0]
}
10005476:	1c18      	adds	r0, r3, #0
10005478:	46bd      	mov	sp, r7
1000547a:	b002      	add	sp, #8
1000547c:	bd80      	pop	{r7, pc}
1000547e:	46c0      	nop			; (mov r8, r8)
10005480:	20000718 	.word	0x20000718

10005484 <E_EEPROM_XMC1_lInitGc>:
 * Description     : This function shall detect if there was any interruption in the ongoing running state
 *                   (Read/Write/GC). If yes, then this routine shall decide to run a state machine to bring back the 
 *                   emulation to normal state
 */
static void E_EEPROM_XMC1_lInitGc(const uint32_t marker_dirty_state)
{
10005484:	b580      	push	{r7, lr}
10005486:	b084      	sub	sp, #16
10005488:	af00      	add	r7, sp, #0
1000548a:	6078      	str	r0, [r7, #4]
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000548c:	4b25      	ldr	r3, [pc, #148]	; (10005524 <E_EEPROM_XMC1_lInitGc+0xa0>)
1000548e:	685b      	ldr	r3, [r3, #4]
10005490:	60fb      	str	r3, [r7, #12]
  
  if ( marker_dirty_state == E_EEPROM_XMC1_BOTH_BANKS_INVALID )  /* If both Bank state markers are in dirty state */
10005492:	687b      	ldr	r3, [r7, #4]
10005494:	2b03      	cmp	r3, #3
10005496:	d107      	bne.n	100054a8 <E_EEPROM_XMC1_lInitGc+0x24>
  {
    data_ptr->init_gc_state = E_EEPROM_XMC1_MB_DIRTY;
10005498:	68fa      	ldr	r2, [r7, #12]
1000549a:	23bc      	movs	r3, #188	; 0xbc
1000549c:	005b      	lsls	r3, r3, #1
1000549e:	21dd      	movs	r1, #221	; 0xdd
100054a0:	50d1      	str	r1, [r2, r3]
    E_EEPROM_XMC1_lInitllegalStateMachine();
100054a2:	f000 f841 	bl	10005528 <E_EEPROM_XMC1_lInitllegalStateMachine>
100054a6:	e039      	b.n	1000551c <E_EEPROM_XMC1_lInitGc+0x98>
  }
  else if ( marker_dirty_state == E_EEPROM_XMC1_BANK0_INVALID )  /* If Only Bank0 state marker is in dirty state */
100054a8:	687b      	ldr	r3, [r7, #4]
100054aa:	2b01      	cmp	r3, #1
100054ac:	d118      	bne.n	100054e0 <E_EEPROM_XMC1_lInitGc+0x5c>
  {
    data_ptr->init_gc_state &= E_EEPROM_XMC1_INIT_STATE_0F;
100054ae:	68fa      	ldr	r2, [r7, #12]
100054b0:	23bc      	movs	r3, #188	; 0xbc
100054b2:	005b      	lsls	r3, r3, #1
100054b4:	58d3      	ldr	r3, [r2, r3]
100054b6:	220f      	movs	r2, #15
100054b8:	4013      	ands	r3, r2
100054ba:	1c19      	adds	r1, r3, #0
100054bc:	68fa      	ldr	r2, [r7, #12]
100054be:	23bc      	movs	r3, #188	; 0xbc
100054c0:	005b      	lsls	r3, r3, #1
100054c2:	50d1      	str	r1, [r2, r3]
    data_ptr->init_gc_state |= E_EEPROM_XMC1_INIT_STATE_D0;
100054c4:	68fa      	ldr	r2, [r7, #12]
100054c6:	23bc      	movs	r3, #188	; 0xbc
100054c8:	005b      	lsls	r3, r3, #1
100054ca:	58d3      	ldr	r3, [r2, r3]
100054cc:	22d0      	movs	r2, #208	; 0xd0
100054ce:	431a      	orrs	r2, r3
100054d0:	1c11      	adds	r1, r2, #0
100054d2:	68fa      	ldr	r2, [r7, #12]
100054d4:	23bc      	movs	r3, #188	; 0xbc
100054d6:	005b      	lsls	r3, r3, #1
100054d8:	50d1      	str	r1, [r2, r3]
    E_EEPROM_XMC1_lInitDirtyStateMachine();
100054da:	f000 f841 	bl	10005560 <E_EEPROM_XMC1_lInitDirtyStateMachine>
100054de:	e01d      	b.n	1000551c <E_EEPROM_XMC1_lInitGc+0x98>
  }
  else if ( marker_dirty_state == E_EEPROM_XMC1_BANK1_INVALID )  /* If Only Bank1 state marker is in dirty state */
100054e0:	687b      	ldr	r3, [r7, #4]
100054e2:	2b02      	cmp	r3, #2
100054e4:	d118      	bne.n	10005518 <E_EEPROM_XMC1_lInitGc+0x94>
  {
    data_ptr->init_gc_state &= E_EEPROM_XMC1_INIT_STATE_F0;
100054e6:	68fa      	ldr	r2, [r7, #12]
100054e8:	23bc      	movs	r3, #188	; 0xbc
100054ea:	005b      	lsls	r3, r3, #1
100054ec:	58d3      	ldr	r3, [r2, r3]
100054ee:	22f0      	movs	r2, #240	; 0xf0
100054f0:	4013      	ands	r3, r2
100054f2:	1c19      	adds	r1, r3, #0
100054f4:	68fa      	ldr	r2, [r7, #12]
100054f6:	23bc      	movs	r3, #188	; 0xbc
100054f8:	005b      	lsls	r3, r3, #1
100054fa:	50d1      	str	r1, [r2, r3]
    data_ptr->init_gc_state |= E_EEPROM_XMC1_INIT_STATE_0D;
100054fc:	68fa      	ldr	r2, [r7, #12]
100054fe:	23bc      	movs	r3, #188	; 0xbc
10005500:	005b      	lsls	r3, r3, #1
10005502:	58d3      	ldr	r3, [r2, r3]
10005504:	220d      	movs	r2, #13
10005506:	431a      	orrs	r2, r3
10005508:	1c11      	adds	r1, r2, #0
1000550a:	68fa      	ldr	r2, [r7, #12]
1000550c:	23bc      	movs	r3, #188	; 0xbc
1000550e:	005b      	lsls	r3, r3, #1
10005510:	50d1      	str	r1, [r2, r3]
    E_EEPROM_XMC1_lInitDirtyStateMachine();
10005512:	f000 f825 	bl	10005560 <E_EEPROM_XMC1_lInitDirtyStateMachine>
10005516:	e001      	b.n	1000551c <E_EEPROM_XMC1_lInitGc+0x98>
  }
  else                                      /* If both Bank state markers have valid state */
  {
    E_EEPROM_XMC1_lInitNormalStateMachine();
10005518:	f000 f876 	bl	10005608 <E_EEPROM_XMC1_lInitNormalStateMachine>
  }
}
1000551c:	46bd      	mov	sp, r7
1000551e:	b004      	add	sp, #16
10005520:	bd80      	pop	{r7, pc}
10005522:	46c0      	nop			; (mov r8, r8)
10005524:	20000718 	.word	0x20000718

10005528 <E_EEPROM_XMC1_lInitllegalStateMachine>:
 * Return value    : void
 *
 * Description     : This function shall erase all flash and start from fresh depending upon the user configuration
 */
static void E_EEPROM_XMC1_lInitllegalStateMachine(void)
{
10005528:	b580      	push	{r7, lr}
1000552a:	b082      	sub	sp, #8
1000552c:	af00      	add	r7, sp, #0
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000552e:	4b0b      	ldr	r3, [pc, #44]	; (1000555c <E_EEPROM_XMC1_lInitllegalStateMachine+0x34>)
10005530:	685b      	ldr	r3, [r3, #4]
10005532:	607b      	str	r3, [r7, #4]
  
  /*
   * Any state apart from the normal states is considered as Illegal state. Next operation = Start Prepare DFlash
   * (Only if the configuration option Erase all is 1U) IF Configuration Option is 0U, Next Operation = Fail State
   */
  if (E_EEPROM_XMC1_HANDLE_PTR->erase_all_auto_recovery == 1U)
10005534:	4b09      	ldr	r3, [pc, #36]	; (1000555c <E_EEPROM_XMC1_lInitllegalStateMachine+0x34>)
10005536:	7a9b      	ldrb	r3, [r3, #10]
10005538:	2b01      	cmp	r3, #1
1000553a:	d107      	bne.n	1000554c <E_EEPROM_XMC1_lInitllegalStateMachine+0x24>
  {
    /* Change the current Bank to Bank0 */
    data_ptr->current_bank = 0U;
1000553c:	687b      	ldr	r3, [r7, #4]
1000553e:	2200      	movs	r2, #0
10005540:	639a      	str	r2, [r3, #56]	; 0x38
    E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_PREPFLASH_FF, 1U);
10005542:	2001      	movs	r0, #1
10005544:	2101      	movs	r1, #1
10005546:	f000 f957 	bl	100057f8 <E_EEPROM_XMC1_lInitGcNormalStates>
1000554a:	e004      	b.n	10005556 <E_EEPROM_XMC1_lInitllegalStateMachine+0x2e>
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
1000554c:	687a      	ldr	r2, [r7, #4]
1000554e:	23ba      	movs	r3, #186	; 0xba
10005550:	005b      	lsls	r3, r3, #1
10005552:	2109      	movs	r1, #9
10005554:	50d1      	str	r1, [r2, r3]
  }
}
10005556:	46bd      	mov	sp, r7
10005558:	b002      	add	sp, #8
1000555a:	bd80      	pop	{r7, pc}
1000555c:	20000718 	.word	0x20000718

10005560 <E_EEPROM_XMC1_lInitDirtyStateMachine>:
 * Return value   : void
 *
 * Description    : This function shall address the dirty state recovery mechanism by erasing and rewriting states
 */
static void E_EEPROM_XMC1_lInitDirtyStateMachine(void)
{
10005560:	b580      	push	{r7, lr}
10005562:	b082      	sub	sp, #8
10005564:	af00      	add	r7, sp, #0
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005566:	4b27      	ldr	r3, [pc, #156]	; (10005604 <E_EEPROM_XMC1_lInitDirtyStateMachine+0xa4>)
10005568:	685b      	ldr	r3, [r3, #4]
1000556a:	607b      	str	r3, [r7, #4]
  switch (data_ptr->init_gc_state)
1000556c:	687a      	ldr	r2, [r7, #4]
1000556e:	23bc      	movs	r3, #188	; 0xbc
10005570:	005b      	lsls	r3, r3, #1
10005572:	58d3      	ldr	r3, [r2, r3]
10005574:	2bad      	cmp	r3, #173	; 0xad
10005576:	d01a      	beq.n	100055ae <E_EEPROM_XMC1_lInitDirtyStateMachine+0x4e>
10005578:	d804      	bhi.n	10005584 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x24>
1000557a:	2b0d      	cmp	r3, #13
1000557c:	d029      	beq.n	100055d2 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x72>
1000557e:	2b2d      	cmp	r3, #45	; 0x2d
10005580:	d007      	beq.n	10005592 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x32>
10005582:	e038      	b.n	100055f6 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x96>
10005584:	2bd2      	cmp	r3, #210	; 0xd2
10005586:	d00b      	beq.n	100055a0 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x40>
10005588:	2bda      	cmp	r3, #218	; 0xda
1000558a:	d019      	beq.n	100055c0 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x60>
1000558c:	2bd0      	cmp	r3, #208	; 0xd0
1000558e:	d029      	beq.n	100055e4 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x84>
10005590:	e031      	b.n	100055f6 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x96>
  {
    case E_EEPROM_XMC1_INIT_STATE_2D:
      /* Change the current Bank to Bank0 and recover from the dirty state to 2E  */
      data_ptr->current_bank = 0U;
10005592:	687b      	ldr	r3, [r7, #4]
10005594:	2200      	movs	r2, #0
10005596:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : 2D -> 2F -> 2E */
      E_EEPROM_XMC1_lErasedDirtyStateRecovery( E_EEPROM_XMC1_END_ERASE_OFFSET );
10005598:	2030      	movs	r0, #48	; 0x30
1000559a:	f000 f999 	bl	100058d0 <E_EEPROM_XMC1_lErasedDirtyStateRecovery>
      break;
1000559e:	e02d      	b.n	100055fc <E_EEPROM_XMC1_lInitDirtyStateMachine+0x9c>
    case E_EEPROM_XMC1_INIT_STATE_D2:
      /* Change the current Bank to Bank1 and recover from the dirty state to E2 */
      data_ptr->current_bank = 1U;
100055a0:	687b      	ldr	r3, [r7, #4]
100055a2:	2201      	movs	r2, #1
100055a4:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : D2 -> F2 -> E2 */
      E_EEPROM_XMC1_lErasedDirtyStateRecovery( E_EEPROM_XMC1_END_ERASE_OFFSET );
100055a6:	2030      	movs	r0, #48	; 0x30
100055a8:	f000 f992 	bl	100058d0 <E_EEPROM_XMC1_lErasedDirtyStateRecovery>
      break;
100055ac:	e026      	b.n	100055fc <E_EEPROM_XMC1_lInitDirtyStateMachine+0x9c>
    case E_EEPROM_XMC1_INIT_STATE_AD:
      /* Change the current Bank to Bank0 and recover from the dirty state to 2E */
      data_ptr->current_bank = 0U;
100055ae:	687b      	ldr	r3, [r7, #4]
100055b0:	2200      	movs	r2, #0
100055b2:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : AD -> A0 -> GC PROCESS -> 2E */
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_COPY_COMPLETED ,
100055b4:	2000      	movs	r0, #0
100055b6:	2107      	movs	r1, #7
100055b8:	2201      	movs	r2, #1
100055ba:	f000 f9c3 	bl	10005944 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
      E_EEPROM_XMC1_GC_NEXT_BANK_VALID , 1U);
      break;
100055be:	e01d      	b.n	100055fc <E_EEPROM_XMC1_lInitDirtyStateMachine+0x9c>
    case E_EEPROM_XMC1_INIT_STATE_DA:
      /* Change the current Bank to Bank1  and recover from the dirty state to E2*/
      data_ptr->current_bank = 1U;
100055c0:	687b      	ldr	r3, [r7, #4]
100055c2:	2201      	movs	r2, #1
100055c4:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : DA -> 0A -> GC PROCESS -> E2 */
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_COPY_COMPLETED ,
100055c6:	2000      	movs	r0, #0
100055c8:	2107      	movs	r1, #7
100055ca:	2201      	movs	r2, #1
100055cc:	f000 f9ba 	bl	10005944 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
      E_EEPROM_XMC1_GC_NEXT_BANK_VALID , 1U);
      break;
100055d0:	e014      	b.n	100055fc <E_EEPROM_XMC1_lInitDirtyStateMachine+0x9c>
    case E_EEPROM_XMC1_INIT_STATE_0D:
      /* Change the current Bank to Bank1 and recover from the dirty state to E2 */
      data_ptr->current_bank = 1U;
100055d2:	687b      	ldr	r3, [r7, #4]
100055d4:	2201      	movs	r2, #1
100055d6:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : 0D -> 02 -> GC PROCESS -> E2 */
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_VALID_STATE ,
100055d8:	2020      	movs	r0, #32
100055da:	2103      	movs	r1, #3
100055dc:	2200      	movs	r2, #0
100055de:	f000 f9b1 	bl	10005944 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
      E_EEPROM_XMC1_GC_ERASE_PREV_BANK , 0U);
      break;
100055e2:	e00b      	b.n	100055fc <E_EEPROM_XMC1_lInitDirtyStateMachine+0x9c>
    case E_EEPROM_XMC1_INIT_STATE_D0:
      /* Change the current Bank to Bank0 and recover from the dirty state to 2E */
      data_ptr->current_bank = 0U;
100055e4:	687b      	ldr	r3, [r7, #4]
100055e6:	2200      	movs	r2, #0
100055e8:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : D0 -> 20 -> GC PROCESS -> 2E */
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_VALID_STATE ,
100055ea:	2020      	movs	r0, #32
100055ec:	2103      	movs	r1, #3
100055ee:	2200      	movs	r2, #0
100055f0:	f000 f9a8 	bl	10005944 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
      E_EEPROM_XMC1_GC_ERASE_PREV_BANK , 0U);
      break;
100055f4:	e002      	b.n	100055fc <E_EEPROM_XMC1_lInitDirtyStateMachine+0x9c>
    default:
      /* Any state apart from the normal states is considered as Illegal state */
      /* Transition states : Illegal -> PREPARE DFLASH -> 2E */
      E_EEPROM_XMC1_lInitllegalStateMachine();
100055f6:	f7ff ff97 	bl	10005528 <E_EEPROM_XMC1_lInitllegalStateMachine>
      break;
100055fa:	46c0      	nop			; (mov r8, r8)
  }
}
100055fc:	46bd      	mov	sp, r7
100055fe:	b002      	add	sp, #8
10005600:	bd80      	pop	{r7, pc}
10005602:	46c0      	nop			; (mov r8, r8)
10005604:	20000718 	.word	0x20000718

10005608 <E_EEPROM_XMC1_lInitNormalStateMachine>:
* Return value   : void
*
* Description    : Check which normal bank state machine process has executed.
*/
static void E_EEPROM_XMC1_lInitNormalStateMachine(void)
{
10005608:	b580      	push	{r7, lr}
1000560a:	af00      	add	r7, sp, #0
  /* Check if the state matches with any of the normal marker states with active bank as bank-0*/
  if (E_EEPROM_XMC1_lInitBank0NormalStateMachine() == 0U)
1000560c:	f000 f80e 	bl	1000562c <E_EEPROM_XMC1_lInitBank0NormalStateMachine>
10005610:	1e03      	subs	r3, r0, #0
10005612:	d109      	bne.n	10005628 <E_EEPROM_XMC1_lInitNormalStateMachine+0x20>
  {
    /* Check if the state matches with any of the normal marker states with active bank as bank-1*/
    if (E_EEPROM_XMC1_lInitBank1NormalStateMachine() == 0U)
10005614:	f000 f856 	bl	100056c4 <E_EEPROM_XMC1_lInitBank1NormalStateMachine>
10005618:	1e03      	subs	r3, r0, #0
1000561a:	d105      	bne.n	10005628 <E_EEPROM_XMC1_lInitNormalStateMachine+0x20>
    {
      /* Check if the state matches with any other intermediate states from where a recover is possible  */
      if (E_EEPROM_XMC1_lInitOtherNormalStateMachine() == 0U)
1000561c:	f000 f89e 	bl	1000575c <E_EEPROM_XMC1_lInitOtherNormalStateMachine>
10005620:	1e03      	subs	r3, r0, #0
10005622:	d101      	bne.n	10005628 <E_EEPROM_XMC1_lInitNormalStateMachine+0x20>
      {
        /* If no matches found then go to illegal state and try to recover by erasing complete DFLASH */
        E_EEPROM_XMC1_lInitllegalStateMachine();
10005624:	f7ff ff80 	bl	10005528 <E_EEPROM_XMC1_lInitllegalStateMachine>
      }
    }
  }
}
10005628:	46bd      	mov	sp, r7
1000562a:	bd80      	pop	{r7, pc}

1000562c <E_EEPROM_XMC1_lInitBank0NormalStateMachine>:
* Return value    : uint32_t : ( 1= state_found / 0 = State not found )
*
* Description     : Execute bank 0 state machine process and return the found states.
*/
static uint32_t E_EEPROM_XMC1_lInitBank0NormalStateMachine(void)
{
1000562c:	b580      	push	{r7, lr}
1000562e:	b082      	sub	sp, #8
10005630:	af00      	add	r7, sp, #0
  uint32_t state_found;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005632:	4b23      	ldr	r3, [pc, #140]	; (100056c0 <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x94>)
10005634:	685b      	ldr	r3, [r3, #4]
10005636:	603b      	str	r3, [r7, #0]
  
  state_found = 1U;
10005638:	2301      	movs	r3, #1
1000563a:	607b      	str	r3, [r7, #4]
  
  switch (data_ptr->init_gc_state)
1000563c:	683a      	ldr	r2, [r7, #0]
1000563e:	23bc      	movs	r3, #188	; 0xbc
10005640:	005b      	lsls	r3, r3, #1
10005642:	58d3      	ldr	r3, [r2, r3]
10005644:	2b2e      	cmp	r3, #46	; 0x2e
10005646:	d00a      	beq.n	1000565e <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x32>
10005648:	d804      	bhi.n	10005654 <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x28>
1000564a:	2b20      	cmp	r3, #32
1000564c:	d01f      	beq.n	1000568e <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x62>
1000564e:	2b2a      	cmp	r3, #42	; 0x2a
10005650:	d00d      	beq.n	1000566e <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x42>
10005652:	e02c      	b.n	100056ae <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x82>
10005654:	2b2f      	cmp	r3, #47	; 0x2f
10005656:	d022      	beq.n	1000569e <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x72>
10005658:	2ba0      	cmp	r3, #160	; 0xa0
1000565a:	d010      	beq.n	1000567e <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x52>
1000565c:	e027      	b.n	100056ae <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x82>
    /*
     * Normal Data write in Bank-0 interrupted (2E), Next step = Cache Update and get ready to accept new request
     * Transition states : Nothing
     */
    case E_EEPROM_XMC1_INIT_NORMAL1:
    data_ptr->current_bank = 0U;
1000565e:	683b      	ldr	r3, [r7, #0]
10005660:	2200      	movs	r2, #0
10005662:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_IDLE, E_EEPROM_XMC1_EXECUTE_CACHE_UPDATE);
10005664:	200a      	movs	r0, #10
10005666:	2100      	movs	r1, #0
10005668:	f000 f8c6 	bl	100057f8 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
1000566c:	e022      	b.n	100056b4 <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x88>
    /*
     * Data copy from Bank0 to Bank1 interrupted (2A), Next step = Erasing Bank-1 and restart copy from Bank-0
     * Transition states : (2A) -> ERASE_BANK0 (2F) -> 2E -> GC_PROCESS (2A -> 0A -> 20 -> F2 -> E2)
     */
    case E_EEPROM_XMC1_INIT_DATA_COPY1:
      data_ptr->current_bank = 0U;
1000566e:	683b      	ldr	r3, [r7, #0]
10005670:	2200      	movs	r2, #0
10005672:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcDataCopyState( E_EEPROM_XMC1_GC_REQUESTED, E_EEPROM_XMC1_END_ERASE_OFFSET);
10005674:	2004      	movs	r0, #4
10005676:	2130      	movs	r1, #48	; 0x30
10005678:	f000 f8ee 	bl	10005858 <E_EEPROM_XMC1_lInitGcDataCopyState>
      break;
1000567c:	e01a      	b.n	100056b4 <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x88>
    /*
     * Interrupted after copy completion from Bank1 to Bank0 (A0),Next step = Writing Valid state into Bank-0
     * Transition states : (A0) -> (20) -> GC_PROCESS (2F -> 2E)
     */
    case E_EEPROM_XMC1_INIT_COPY_DONE1:
      data_ptr->current_bank = 0U;
1000567e:	683b      	ldr	r3, [r7, #0]
10005680:	2200      	movs	r2, #0
10005682:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_NEXT_BANK_VALID, E_EEPROM_XMC1_EXECUTE_GC_STATE);
10005684:	2007      	movs	r0, #7
10005686:	2102      	movs	r1, #2
10005688:	f000 f8b6 	bl	100057f8 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
1000568c:	e012      	b.n	100056b4 <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x88>
    /*
     * Interrupted after writing valid state to Bank0 (20), Next step = Erase of old redundant Bank-1 (2F)
     * Transition states : (20) -> (2F) -> GC_PROCESS (2E)
     */
    case E_EEPROM_XMC1_INIT_NEXT_VALID1:
      data_ptr->current_bank = 0U;
1000568e:	683b      	ldr	r3, [r7, #0]
10005690:	2200      	movs	r2, #0
10005692:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_ERASE_PREV_BANK, E_EEPROM_XMC1_EXECUTE_GC_STATE);
10005694:	2003      	movs	r0, #3
10005696:	2102      	movs	r1, #2
10005698:	f000 f8ae 	bl	100057f8 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
1000569c:	e00a      	b.n	100056b4 <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x88>
    /*
     * Interrupted after erase of old bank completed(2F), Next step = Mark erased Bank-1 with Formated state(2E)
     * Transition states : (2F) -> GC_PROCESS (2E)
     */
    case E_EEPROM_XMC1_INIT_END_ERASE1:
      data_ptr->current_bank = 0U;
1000569e:	683b      	ldr	r3, [r7, #0]
100056a0:	2200      	movs	r2, #0
100056a2:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_MARK_END_ERASE1, E_EEPROM_XMC1_EXECUTE_GC_STATE);
100056a4:	2008      	movs	r0, #8
100056a6:	2102      	movs	r1, #2
100056a8:	f000 f8a6 	bl	100057f8 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
100056ac:	e002      	b.n	100056b4 <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x88>
    
    default:
      state_found = 0U;
100056ae:	2300      	movs	r3, #0
100056b0:	607b      	str	r3, [r7, #4]
      break;
100056b2:	46c0      	nop			; (mov r8, r8)
  }
  return (state_found);
100056b4:	687b      	ldr	r3, [r7, #4]
}
100056b6:	1c18      	adds	r0, r3, #0
100056b8:	46bd      	mov	sp, r7
100056ba:	b002      	add	sp, #8
100056bc:	bd80      	pop	{r7, pc}
100056be:	46c0      	nop			; (mov r8, r8)
100056c0:	20000718 	.word	0x20000718

100056c4 <E_EEPROM_XMC1_lInitBank1NormalStateMachine>:
* Return value    : uint32_t : ( 1= state_found / 0 = State not found )
*
* Description     : Execute bank 1 state machine process and return the found states.
*/
static uint32_t E_EEPROM_XMC1_lInitBank1NormalStateMachine(void)
{
100056c4:	b580      	push	{r7, lr}
100056c6:	b082      	sub	sp, #8
100056c8:	af00      	add	r7, sp, #0
  uint32_t state_found;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100056ca:	4b23      	ldr	r3, [pc, #140]	; (10005758 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x94>)
100056cc:	685b      	ldr	r3, [r3, #4]
100056ce:	603b      	str	r3, [r7, #0]
  
  state_found = 1U;
100056d0:	2301      	movs	r3, #1
100056d2:	607b      	str	r3, [r7, #4]
  
  switch (data_ptr->init_gc_state)
100056d4:	683a      	ldr	r2, [r7, #0]
100056d6:	23bc      	movs	r3, #188	; 0xbc
100056d8:	005b      	lsls	r3, r3, #1
100056da:	58d3      	ldr	r3, [r2, r3]
100056dc:	2ba2      	cmp	r3, #162	; 0xa2
100056de:	d012      	beq.n	10005706 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x42>
100056e0:	d804      	bhi.n	100056ec <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x28>
100056e2:	2b02      	cmp	r3, #2
100056e4:	d01f      	beq.n	10005726 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x62>
100056e6:	2b0a      	cmp	r3, #10
100056e8:	d015      	beq.n	10005716 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x52>
100056ea:	e02c      	b.n	10005746 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x82>
100056ec:	2be2      	cmp	r3, #226	; 0xe2
100056ee:	d002      	beq.n	100056f6 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x32>
100056f0:	2bf2      	cmp	r3, #242	; 0xf2
100056f2:	d020      	beq.n	10005736 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x72>
100056f4:	e027      	b.n	10005746 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x82>
    /*
     * Normal Data write in Bank-1 interrupted (E2), Next step = Cache Update and get ready to accept new request
     * Transition states : Nothing
     */
    case E_EEPROM_XMC1_INIT_NORMAL2:
      data_ptr->current_bank = 1U;
100056f6:	683b      	ldr	r3, [r7, #0]
100056f8:	2201      	movs	r2, #1
100056fa:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_IDLE, E_EEPROM_XMC1_EXECUTE_CACHE_UPDATE);
100056fc:	200a      	movs	r0, #10
100056fe:	2100      	movs	r1, #0
10005700:	f000 f87a 	bl	100057f8 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
10005704:	e022      	b.n	1000574c <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x88>
    /*
     * Data copy from Bank1 to Bank0 interrupted (A2), Next step = Erasing Bank-0 and restart copy from Bank-1
     * Transition states : (A2) -> ERASE_BANK0 (F2) -> E2 -> GC_PROCESS (A2 -> A0 -> 20 -> 2F -> 2E)
     */
    case E_EEPROM_XMC1_INIT_DATA_COPY2:
      data_ptr->current_bank = 1U;
10005706:	683b      	ldr	r3, [r7, #0]
10005708:	2201      	movs	r2, #1
1000570a:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcDataCopyState( E_EEPROM_XMC1_GC_REQUESTED, E_EEPROM_XMC1_END_ERASE_OFFSET);
1000570c:	2004      	movs	r0, #4
1000570e:	2130      	movs	r1, #48	; 0x30
10005710:	f000 f8a2 	bl	10005858 <E_EEPROM_XMC1_lInitGcDataCopyState>
      break;
10005714:	e01a      	b.n	1000574c <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x88>
    /*
     * Interrupted after copy completion from Bank0 to Bank1 (0A),Next step = Writing Valid state into Bank-1
     * Transition states : (0A) -> (02) -> GC_PROCESS (F2 -> E2)
     */
    case E_EEPROM_XMC1_INIT_COPY_DONE2:
      data_ptr->current_bank = 1U;
10005716:	683b      	ldr	r3, [r7, #0]
10005718:	2201      	movs	r2, #1
1000571a:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_NEXT_BANK_VALID, E_EEPROM_XMC1_EXECUTE_GC_STATE);
1000571c:	2007      	movs	r0, #7
1000571e:	2102      	movs	r1, #2
10005720:	f000 f86a 	bl	100057f8 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
10005724:	e012      	b.n	1000574c <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x88>
    /*
     * Interrupted after writing valid state to Bank1 (02), Next step = Erase of old redundant Bank-0 (F2)
     * Transition states : (02) -> (F2) -> GC_PROCESS (E2)
     */
    case E_EEPROM_XMC1_INIT_NEXT_VALID2:
      data_ptr->current_bank = 1U;
10005726:	683b      	ldr	r3, [r7, #0]
10005728:	2201      	movs	r2, #1
1000572a:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_ERASE_PREV_BANK, E_EEPROM_XMC1_EXECUTE_GC_STATE);
1000572c:	2003      	movs	r0, #3
1000572e:	2102      	movs	r1, #2
10005730:	f000 f862 	bl	100057f8 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
10005734:	e00a      	b.n	1000574c <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x88>
    /*
     * Interrupted after erase of old bank completed(F2), Next step = Mark erased Bank-0 with Formated state(E2)
     * Transition states : (F2) -> GC_PROCESS (E2)
     */
    case E_EEPROM_XMC1_INIT_END_ERASE2:
      data_ptr->current_bank = 1U;
10005736:	683b      	ldr	r3, [r7, #0]
10005738:	2201      	movs	r2, #1
1000573a:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_MARK_END_ERASE1, E_EEPROM_XMC1_EXECUTE_GC_STATE);
1000573c:	2008      	movs	r0, #8
1000573e:	2102      	movs	r1, #2
10005740:	f000 f85a 	bl	100057f8 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
10005744:	e002      	b.n	1000574c <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x88>
    
    default:
      state_found = 0U;
10005746:	2300      	movs	r3, #0
10005748:	607b      	str	r3, [r7, #4]
      break;
1000574a:	46c0      	nop			; (mov r8, r8)
  }
  return (state_found);
1000574c:	687b      	ldr	r3, [r7, #4]
}
1000574e:	1c18      	adds	r0, r3, #0
10005750:	46bd      	mov	sp, r7
10005752:	b002      	add	sp, #8
10005754:	bd80      	pop	{r7, pc}
10005756:	46c0      	nop			; (mov r8, r8)
10005758:	20000718 	.word	0x20000718

1000575c <E_EEPROM_XMC1_lInitOtherNormalStateMachine>:
* Return value    : uint32_t : ( 1= state_found / 0 = State not found )
*
* Description     : Execute other state machine process and return the found states.
*/
static uint32_t E_EEPROM_XMC1_lInitOtherNormalStateMachine(void)
{
1000575c:	b580      	push	{r7, lr}
1000575e:	b082      	sub	sp, #8
10005760:	af00      	add	r7, sp, #0
  uint32_t state_found;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005762:	4b24      	ldr	r3, [pc, #144]	; (100057f4 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x98>)
10005764:	685b      	ldr	r3, [r3, #4]
10005766:	603b      	str	r3, [r7, #0]
  
  state_found = 1U;
10005768:	2301      	movs	r3, #1
1000576a:	607b      	str	r3, [r7, #4]
  
  switch (data_ptr->init_gc_state)
1000576c:	683a      	ldr	r2, [r7, #0]
1000576e:	23bc      	movs	r3, #188	; 0xbc
10005770:	005b      	lsls	r3, r3, #1
10005772:	58d3      	ldr	r3, [r2, r3]
10005774:	2bf0      	cmp	r3, #240	; 0xf0
10005776:	d02c      	beq.n	100057d2 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x76>
10005778:	d804      	bhi.n	10005784 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x28>
1000577a:	2b0f      	cmp	r3, #15
1000577c:	d020      	beq.n	100057c0 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x64>
1000577e:	2baf      	cmp	r3, #175	; 0xaf
10005780:	d00c      	beq.n	1000579c <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x40>
10005782:	e02f      	b.n	100057e4 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x88>
10005784:	2bfa      	cmp	r3, #250	; 0xfa
10005786:	d012      	beq.n	100057ae <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x52>
10005788:	2bff      	cmp	r3, #255	; 0xff
1000578a:	d12b      	bne.n	100057e4 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x88>
  {
    /* Interrupted after erase of both banks completed (FF), Next step = Start Prepare DFlash  */
    case E_EEPROM_XMC1_INIT_ALL_ERASED:
      /* Change the current Bank to Bank0 */
      data_ptr->current_bank = 0U;
1000578c:	683b      	ldr	r3, [r7, #0]
1000578e:	2200      	movs	r2, #0
10005790:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : FF ->  PREPARE_DFLASH (2F) -> 2E */
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_PREPFLASH_FF, E_EEPROM_XMC1_EXECUTE_PREP_FLASH);
10005792:	2001      	movs	r0, #1
10005794:	2101      	movs	r1, #1
10005796:	f000 f82f 	bl	100057f8 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
1000579a:	e026      	b.n	100057ea <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x8e>
     * Interrupted after erase of Bank1 during previous recovery(AF), Next step = Bank0 marker Page program (A0)
     * Transition states : AF -> A0 -> GC PROCESS -> 20 -> 2F -> 2E
     */
    case E_EEPROM_XMC1_INIT_STATE_AF:
      /* Change the current Bank to Bank1 */
      data_ptr->current_bank = 0U;
1000579c:	683b      	ldr	r3, [r7, #0]
1000579e:	2200      	movs	r2, #0
100057a0:	639a      	str	r2, [r3, #56]	; 0x38
    
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_COPY_COMPLETED ,
100057a2:	2000      	movs	r0, #0
100057a4:	2107      	movs	r1, #7
100057a6:	2201      	movs	r2, #1
100057a8:	f000 f8cc 	bl	10005944 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
                                                    E_EEPROM_XMC1_GC_NEXT_BANK_VALID , 1U);
      break;
100057ac:	e01d      	b.n	100057ea <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x8e>
    /*
     * Interrupted after erase of Bank0 during previous recovery(FA), Next step = Bank1 marker Page program (0A)
     * Transition states : FA -> 0A -> GC PROCESS -> 02 -> F2 -> E2
     */
    case E_EEPROM_XMC1_INIT_STATE_FA:
      data_ptr->current_bank = 1U;
100057ae:	683b      	ldr	r3, [r7, #0]
100057b0:	2201      	movs	r2, #1
100057b2:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_COPY_COMPLETED ,
100057b4:	2000      	movs	r0, #0
100057b6:	2107      	movs	r1, #7
100057b8:	2201      	movs	r2, #1
100057ba:	f000 f8c3 	bl	10005944 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
                                                    E_EEPROM_XMC1_GC_NEXT_BANK_VALID , 1U);
      break;
100057be:	e014      	b.n	100057ea <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x8e>
    /*
     * Interrupted after erase of Bank1 during previous recover(0F), Next step = Bank1 marker Page program (02)
     * Transition states : 0F -> 02 -> GC PROCESS -> F2 -> E2
     */
    case E_EEPROM_XMC1_INIT_STATE_0F:
      data_ptr->current_bank = 1U;
100057c0:	683b      	ldr	r3, [r7, #0]
100057c2:	2201      	movs	r2, #1
100057c4:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_VALID_STATE ,
100057c6:	2020      	movs	r0, #32
100057c8:	2103      	movs	r1, #3
100057ca:	2200      	movs	r2, #0
100057cc:	f000 f8ba 	bl	10005944 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
                                                    E_EEPROM_XMC1_GC_ERASE_PREV_BANK , 0U);
      break;
100057d0:	e00b      	b.n	100057ea <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x8e>
     * Interrupted after erase of Bank1 during previous recover(F0), Next step = Bank1 marker Page program (20)
     * Transition states : F0 -> 20 -> GC PROCESS -> 2F -> 2E
     */
    case E_EEPROM_XMC1_INIT_STATE_F0:
      /* Change the current Bank to Bank0 */
      data_ptr->current_bank = 0U;
100057d2:	683b      	ldr	r3, [r7, #0]
100057d4:	2200      	movs	r2, #0
100057d6:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : D0 -> 20 -> GC PROCESS -> 2E */
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_VALID_STATE ,
100057d8:	2020      	movs	r0, #32
100057da:	2103      	movs	r1, #3
100057dc:	2200      	movs	r2, #0
100057de:	f000 f8b1 	bl	10005944 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
                                                    E_EEPROM_XMC1_GC_ERASE_PREV_BANK , 0U);
      break;
100057e2:	e002      	b.n	100057ea <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x8e>
    
    default:
      state_found = 0U;
100057e4:	2300      	movs	r3, #0
100057e6:	607b      	str	r3, [r7, #4]
      break;
100057e8:	46c0      	nop			; (mov r8, r8)
  }
  return (state_found);
100057ea:	687b      	ldr	r3, [r7, #4]
}
100057ec:	1c18      	adds	r0, r3, #0
100057ee:	46bd      	mov	sp, r7
100057f0:	b002      	add	sp, #8
100057f2:	bd80      	pop	{r7, pc}
100057f4:	20000718 	.word	0x20000718

100057f8 <E_EEPROM_XMC1_lInitGcNormalStates>:
* Return value    : void
*
* Description     : Executes normal Garbage collection state machine sub process
*/
static void E_EEPROM_XMC1_lInitGcNormalStates(uint32_t current_state, uint32_t next_process)
{
100057f8:	b580      	push	{r7, lr}
100057fa:	b084      	sub	sp, #16
100057fc:	af00      	add	r7, sp, #0
100057fe:	6078      	str	r0, [r7, #4]
10005800:	6039      	str	r1, [r7, #0]
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005802:	4b14      	ldr	r3, [pc, #80]	; (10005854 <E_EEPROM_XMC1_lInitGcNormalStates+0x5c>)
10005804:	685b      	ldr	r3, [r3, #4]
10005806:	60fb      	str	r3, [r7, #12]
  
  /* Update the Bank related global variables */
  E_EEPROM_XMC1_lUpdateCurrBankInfo();
10005808:	f000 fd46 	bl	10006298 <E_EEPROM_XMC1_lUpdateCurrBankInfo>
  
  if (next_process == E_EEPROM_XMC1_EXECUTE_PREP_FLASH)
1000580c:	683b      	ldr	r3, [r7, #0]
1000580e:	2b01      	cmp	r3, #1
10005810:	d109      	bne.n	10005826 <E_EEPROM_XMC1_lInitGcNormalStates+0x2e>
  {
    /* Update the GC state*/
    data_ptr->gc_state = current_state;
10005812:	68fa      	ldr	r2, [r7, #12]
10005814:	23ba      	movs	r3, #186	; 0xba
10005816:	005b      	lsls	r3, r3, #1
10005818:	6879      	ldr	r1, [r7, #4]
1000581a:	50d1      	str	r1, [r2, r3]
    /* Start Prepare DFlash routine to build FEE base  */
    E_EEPROM_XMC1_lPrepareDFlash();
1000581c:	f000 fab0 	bl	10005d80 <E_EEPROM_XMC1_lPrepareDFlash>
    /* Update the RAM Cache Table */
    E_EEPROM_XMC1_lUpdateCache();
10005820:	f000 fb2e 	bl	10005e80 <E_EEPROM_XMC1_lUpdateCache>
10005824:	e013      	b.n	1000584e <E_EEPROM_XMC1_lInitGcNormalStates+0x56>
  }  
  else if (next_process == E_EEPROM_XMC1_EXECUTE_GC_STATE)
10005826:	683b      	ldr	r3, [r7, #0]
10005828:	2b02      	cmp	r3, #2
1000582a:	d109      	bne.n	10005840 <E_EEPROM_XMC1_lInitGcNormalStates+0x48>
  {
    /* Update the GC state */
    data_ptr->gc_state = current_state;
1000582c:	68fa      	ldr	r2, [r7, #12]
1000582e:	23ba      	movs	r3, #186	; 0xba
10005830:	005b      	lsls	r3, r3, #1
10005832:	6879      	ldr	r1, [r7, #4]
10005834:	50d1      	str	r1, [r2, r3]
    /* Update the RAM Cache Table */
    E_EEPROM_XMC1_lUpdateCache();
10005836:	f000 fb23 	bl	10005e80 <E_EEPROM_XMC1_lUpdateCache>
    /* Start Garbage Collection */
    E_EEPROM_XMC1_lGarbageCollection();
1000583a:	f000 f8c3 	bl	100059c4 <E_EEPROM_XMC1_lGarbageCollection>
1000583e:	e006      	b.n	1000584e <E_EEPROM_XMC1_lInitGcNormalStates+0x56>
  }
  else /* if ( next_process == E_EEPROM_XMC1_EXECUTE_CACHE_UPDATE ) */
  {
    /* Update the RAM Cache Table */
    E_EEPROM_XMC1_lUpdateCache();
10005840:	f000 fb1e 	bl	10005e80 <E_EEPROM_XMC1_lUpdateCache>
    /* Update the GC state as Bank-0 Erase Completed state */
    data_ptr->gc_state = current_state;
10005844:	68fa      	ldr	r2, [r7, #12]
10005846:	23ba      	movs	r3, #186	; 0xba
10005848:	005b      	lsls	r3, r3, #1
1000584a:	6879      	ldr	r1, [r7, #4]
1000584c:	50d1      	str	r1, [r2, r3]
  }
}
1000584e:	46bd      	mov	sp, r7
10005850:	b004      	add	sp, #16
10005852:	bd80      	pop	{r7, pc}
10005854:	20000718 	.word	0x20000718

10005858 <E_EEPROM_XMC1_lInitGcDataCopyState>:
* Return value    : void
*
* Description     : Executes data copy state GC state machine sub process.
*/
static void E_EEPROM_XMC1_lInitGcDataCopyState(uint32_t current_state, uint32_t marker_offset)
{
10005858:	b580      	push	{r7, lr}
1000585a:	b084      	sub	sp, #16
1000585c:	af00      	add	r7, sp, #0
1000585e:	6078      	str	r0, [r7, #4]
10005860:	6039      	str	r1, [r7, #0]
  uint32_t status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005862:	4b1a      	ldr	r3, [pc, #104]	; (100058cc <E_EEPROM_XMC1_lInitGcDataCopyState+0x74>)
10005864:	685b      	ldr	r3, [r3, #4]
10005866:	60fb      	str	r3, [r7, #12]
  
  /* Update the Bank related global variables */
  E_EEPROM_XMC1_lUpdateCurrBankInfo();
10005868:	f000 fd16 	bl	10006298 <E_EEPROM_XMC1_lUpdateCurrBankInfo>
  
  /* Update the GC state as restart copy process */
  data_ptr->gc_state = current_state ;
1000586c:	68fa      	ldr	r2, [r7, #12]
1000586e:	23ba      	movs	r3, #186	; 0xba
10005870:	005b      	lsls	r3, r3, #1
10005872:	6879      	ldr	r1, [r7, #4]
10005874:	50d1      	str	r1, [r2, r3]
  
  /* Update the RAM Cache Table with */
  E_EEPROM_XMC1_lUpdateCache();
10005876:	f000 fb03 	bl	10005e80 <E_EEPROM_XMC1_lUpdateCache>
  
  /* Erase the previous redundant bank */
  status = E_EEPROM_XMC1_lEraseBank(data_ptr->prev_bank_end_addr);
1000587a:	68fb      	ldr	r3, [r7, #12]
1000587c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
1000587e:	1c18      	adds	r0, r3, #0
10005880:	f000 fe48 	bl	10006514 <E_EEPROM_XMC1_lEraseBank>
10005884:	1c03      	adds	r3, r0, #0
10005886:	60bb      	str	r3, [r7, #8]
  
  if (status == 0U)
10005888:	68bb      	ldr	r3, [r7, #8]
1000588a:	2b00      	cmp	r3, #0
1000588c:	d116      	bne.n	100058bc <E_EEPROM_XMC1_lInitGcDataCopyState+0x64>
  {
    E_EEPROM_XMC1_lSetMarkerBlockBuffer();
1000588e:	f000 fddf 	bl	10006450 <E_EEPROM_XMC1_lSetMarkerBlockBuffer>
    
    /* Write formatted state to the erased bank (2E)  */
    status = E_EEPROM_XMC1_lGCWrite((uint32_t)(data_ptr->gc_dest_addr + marker_offset));
10005892:	68fb      	ldr	r3, [r7, #12]
10005894:	6bda      	ldr	r2, [r3, #60]	; 0x3c
10005896:	683b      	ldr	r3, [r7, #0]
10005898:	18d3      	adds	r3, r2, r3
1000589a:	1c18      	adds	r0, r3, #0
1000589c:	f000 fe64 	bl	10006568 <E_EEPROM_XMC1_lGCWrite>
100058a0:	1c03      	adds	r3, r0, #0
100058a2:	60bb      	str	r3, [r7, #8]
    
    if (status == 0U)
100058a4:	68bb      	ldr	r3, [r7, #8]
100058a6:	2b00      	cmp	r3, #0
100058a8:	d102      	bne.n	100058b0 <E_EEPROM_XMC1_lInitGcDataCopyState+0x58>
    {
      /* Start Garbage Collection */
      E_EEPROM_XMC1_lGarbageCollection();
100058aa:	f000 f88b 	bl	100059c4 <E_EEPROM_XMC1_lGarbageCollection>
100058ae:	e00a      	b.n	100058c6 <E_EEPROM_XMC1_lInitGcDataCopyState+0x6e>
    }
    else
    {
      data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
100058b0:	68fa      	ldr	r2, [r7, #12]
100058b2:	23ba      	movs	r3, #186	; 0xba
100058b4:	005b      	lsls	r3, r3, #1
100058b6:	2109      	movs	r1, #9
100058b8:	50d1      	str	r1, [r2, r3]
100058ba:	e004      	b.n	100058c6 <E_EEPROM_XMC1_lInitGcDataCopyState+0x6e>
    }
    
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
100058bc:	68fa      	ldr	r2, [r7, #12]
100058be:	23ba      	movs	r3, #186	; 0xba
100058c0:	005b      	lsls	r3, r3, #1
100058c2:	2109      	movs	r1, #9
100058c4:	50d1      	str	r1, [r2, r3]
  }
  
}
100058c6:	46bd      	mov	sp, r7
100058c8:	b004      	add	sp, #16
100058ca:	bd80      	pop	{r7, pc}
100058cc:	20000718 	.word	0x20000718

100058d0 <E_EEPROM_XMC1_lErasedDirtyStateRecovery>:
 * Return value    : void
 *
 * Description     : Executes state machine sub process for erase dirty states to recover.
 */
static void E_EEPROM_XMC1_lErasedDirtyStateRecovery( uint32_t marker_offset)
{
100058d0:	b580      	push	{r7, lr}
100058d2:	b084      	sub	sp, #16
100058d4:	af00      	add	r7, sp, #0
100058d6:	6078      	str	r0, [r7, #4]
  uint32_t  status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100058d8:	4b19      	ldr	r3, [pc, #100]	; (10005940 <E_EEPROM_XMC1_lErasedDirtyStateRecovery+0x70>)
100058da:	685b      	ldr	r3, [r3, #4]
100058dc:	60fb      	str	r3, [r7, #12]
  
  /* Update the Bank related global variables */
  E_EEPROM_XMC1_lUpdateCurrBankInfo();
100058de:	f000 fcdb 	bl	10006298 <E_EEPROM_XMC1_lUpdateCurrBankInfo>
  
  /* Erase the previous redundant bank */
  status = E_EEPROM_XMC1_lEraseBank(data_ptr->prev_bank_end_addr);
100058e2:	68fb      	ldr	r3, [r7, #12]
100058e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
100058e6:	1c18      	adds	r0, r3, #0
100058e8:	f000 fe14 	bl	10006514 <E_EEPROM_XMC1_lEraseBank>
100058ec:	1c03      	adds	r3, r0, #0
100058ee:	60bb      	str	r3, [r7, #8]
  
  if (status == 0U)
100058f0:	68bb      	ldr	r3, [r7, #8]
100058f2:	2b00      	cmp	r3, #0
100058f4:	d11b      	bne.n	1000592e <E_EEPROM_XMC1_lErasedDirtyStateRecovery+0x5e>
  {
    E_EEPROM_XMC1_lSetMarkerBlockBuffer();
100058f6:	f000 fdab 	bl	10006450 <E_EEPROM_XMC1_lSetMarkerBlockBuffer>
    
    /* Write formatted state to the erased bank */
    status = E_EEPROM_XMC1_lGCWrite((uint32_t)(data_ptr->gc_dest_addr + marker_offset));
100058fa:	68fb      	ldr	r3, [r7, #12]
100058fc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
100058fe:	687b      	ldr	r3, [r7, #4]
10005900:	18d3      	adds	r3, r2, r3
10005902:	1c18      	adds	r0, r3, #0
10005904:	f000 fe30 	bl	10006568 <E_EEPROM_XMC1_lGCWrite>
10005908:	1c03      	adds	r3, r0, #0
1000590a:	60bb      	str	r3, [r7, #8]
    if (status == 0U)
1000590c:	68bb      	ldr	r3, [r7, #8]
1000590e:	2b00      	cmp	r3, #0
10005910:	d107      	bne.n	10005922 <E_EEPROM_XMC1_lErasedDirtyStateRecovery+0x52>
    {
      /* Update the RAM Cache Table with the written blocks of data.*/
      E_EEPROM_XMC1_lUpdateCache();
10005912:	f000 fab5 	bl	10005e80 <E_EEPROM_XMC1_lUpdateCache>
      
      data_ptr->gc_state = E_EEPROM_XMC1_GC_IDLE;
10005916:	68fa      	ldr	r2, [r7, #12]
10005918:	23ba      	movs	r3, #186	; 0xba
1000591a:	005b      	lsls	r3, r3, #1
1000591c:	210a      	movs	r1, #10
1000591e:	50d1      	str	r1, [r2, r3]
10005920:	e00a      	b.n	10005938 <E_EEPROM_XMC1_lErasedDirtyStateRecovery+0x68>
    }
    else
    {
      data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005922:	68fa      	ldr	r2, [r7, #12]
10005924:	23ba      	movs	r3, #186	; 0xba
10005926:	005b      	lsls	r3, r3, #1
10005928:	2109      	movs	r1, #9
1000592a:	50d1      	str	r1, [r2, r3]
1000592c:	e004      	b.n	10005938 <E_EEPROM_XMC1_lErasedDirtyStateRecovery+0x68>
    }
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
1000592e:	68fa      	ldr	r2, [r7, #12]
10005930:	23ba      	movs	r3, #186	; 0xba
10005932:	005b      	lsls	r3, r3, #1
10005934:	2109      	movs	r1, #9
10005936:	50d1      	str	r1, [r2, r3]
  }
}
10005938:	46bd      	mov	sp, r7
1000593a:	b004      	add	sp, #16
1000593c:	bd80      	pop	{r7, pc}
1000593e:	46c0      	nop			; (mov r8, r8)
10005940:	20000718 	.word	0x20000718

10005944 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>:
 * Description     : Recovers from any copy process dirty state.
 */
static void E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( uint32_t current_state,
                                                          uint32_t next_state,
                                                          uint32_t page_addr_select)
{
10005944:	b580      	push	{r7, lr}
10005946:	b086      	sub	sp, #24
10005948:	af00      	add	r7, sp, #0
1000594a:	60f8      	str	r0, [r7, #12]
1000594c:	60b9      	str	r1, [r7, #8]
1000594e:	607a      	str	r2, [r7, #4]
  uint32_t  status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005950:	4b1b      	ldr	r3, [pc, #108]	; (100059c0 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery+0x7c>)
10005952:	685b      	ldr	r3, [r3, #4]
10005954:	617b      	str	r3, [r7, #20]
  
  /* Update the Bank related global variables */
  E_EEPROM_XMC1_lUpdateCurrBankInfo();
10005956:	f000 fc9f 	bl	10006298 <E_EEPROM_XMC1_lUpdateCurrBankInfo>
  
  /* Set the marker blocks with copy completed state */
  E_EEPROM_XMC1_lSetMarkerPageBuffer(current_state);
1000595a:	68fb      	ldr	r3, [r7, #12]
1000595c:	1c18      	adds	r0, r3, #0
1000595e:	f000 fd95 	bl	1000648c <E_EEPROM_XMC1_lSetMarkerPageBuffer>
  
  /* Clear all error status flags before flash operation*/
  XMC_FLASH_ClearStatus();
10005962:	f7fc fe93 	bl	1000268c <XMC_FLASH_ClearStatus>
  
  /* Decide the bank from page_addr_select and Erase the marker page + Program with the current state + Verify */
  if (page_addr_select == 1U)
10005966:	687b      	ldr	r3, [r7, #4]
10005968:	2b01      	cmp	r3, #1
1000596a:	d108      	bne.n	1000597e <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery+0x3a>
  {
    E_EEPROM_XMC1_lWriteSinglePage(data_ptr->gc_dest_addr, (uint32_t*)(void*)data_ptr->page_write_buffer);
1000596c:	697b      	ldr	r3, [r7, #20]
1000596e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
10005970:	697b      	ldr	r3, [r7, #20]
10005972:	3370      	adds	r3, #112	; 0x70
10005974:	1c10      	adds	r0, r2, #0
10005976:	1c19      	adds	r1, r3, #0
10005978:	f001 f916 	bl	10006ba8 <E_EEPROM_XMC1_lWriteSinglePage>
1000597c:	e007      	b.n	1000598e <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery+0x4a>
  }
  else
  {
    E_EEPROM_XMC1_lWriteSinglePage(data_ptr->gc_src_addr, (uint32_t*)(void*)data_ptr->page_write_buffer);
1000597e:	697b      	ldr	r3, [r7, #20]
10005980:	6c1a      	ldr	r2, [r3, #64]	; 0x40
10005982:	697b      	ldr	r3, [r7, #20]
10005984:	3370      	adds	r3, #112	; 0x70
10005986:	1c10      	adds	r0, r2, #0
10005988:	1c19      	adds	r1, r3, #0
1000598a:	f001 f90d 	bl	10006ba8 <E_EEPROM_XMC1_lWriteSinglePage>
  }
  
  status = E_EEPROM_XMC1_lGetFlashStatus();
1000598e:	f001 f925 	bl	10006bdc <E_EEPROM_XMC1_lGetFlashStatus>
10005992:	1c03      	adds	r3, r0, #0
10005994:	613b      	str	r3, [r7, #16]
  
  if (status == 0U)
10005996:	693b      	ldr	r3, [r7, #16]
10005998:	2b00      	cmp	r3, #0
1000599a:	d109      	bne.n	100059b0 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery+0x6c>
  {
    /* Update the GC state as write next bank valid */
    data_ptr->gc_state = next_state ;
1000599c:	697a      	ldr	r2, [r7, #20]
1000599e:	23ba      	movs	r3, #186	; 0xba
100059a0:	005b      	lsls	r3, r3, #1
100059a2:	68b9      	ldr	r1, [r7, #8]
100059a4:	50d1      	str	r1, [r2, r3]
    /* Update the RAM Cache Table */
    E_EEPROM_XMC1_lUpdateCache();
100059a6:	f000 fa6b 	bl	10005e80 <E_EEPROM_XMC1_lUpdateCache>
    /* Start Garbage Collection */
    E_EEPROM_XMC1_lGarbageCollection();
100059aa:	f000 f80b 	bl	100059c4 <E_EEPROM_XMC1_lGarbageCollection>
100059ae:	e004      	b.n	100059ba <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery+0x76>
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
100059b0:	697a      	ldr	r2, [r7, #20]
100059b2:	23ba      	movs	r3, #186	; 0xba
100059b4:	005b      	lsls	r3, r3, #1
100059b6:	2109      	movs	r1, #9
100059b8:	50d1      	str	r1, [r2, r3]
  }
}
100059ba:	46bd      	mov	sp, r7
100059bc:	b006      	add	sp, #24
100059be:	bd80      	pop	{r7, pc}
100059c0:	20000718 	.word	0x20000718

100059c4 <E_EEPROM_XMC1_lGarbageCollection>:
 * Return value    : void
 *
 * Description     : This function execute's the garbage collection state machine.
 */
static void E_EEPROM_XMC1_lGarbageCollection(void)
{
100059c4:	b580      	push	{r7, lr}
100059c6:	b082      	sub	sp, #8
100059c8:	af00      	add	r7, sp, #0
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100059ca:	4b24      	ldr	r3, [pc, #144]	; (10005a5c <E_EEPROM_XMC1_lGarbageCollection+0x98>)
100059cc:	685b      	ldr	r3, [r3, #4]
100059ce:	607b      	str	r3, [r7, #4]
  
  do
  {
    switch (data_ptr->gc_state)
100059d0:	687a      	ldr	r2, [r7, #4]
100059d2:	23ba      	movs	r3, #186	; 0xba
100059d4:	005b      	lsls	r3, r3, #1
100059d6:	58d3      	ldr	r3, [r2, r3]
100059d8:	2b08      	cmp	r3, #8
100059da:	d82c      	bhi.n	10005a36 <E_EEPROM_XMC1_lGarbageCollection+0x72>
100059dc:	009a      	lsls	r2, r3, #2
100059de:	4b20      	ldr	r3, [pc, #128]	; (10005a60 <E_EEPROM_XMC1_lGarbageCollection+0x9c>)
100059e0:	18d3      	adds	r3, r2, r3
100059e2:	681b      	ldr	r3, [r3, #0]
100059e4:	469f      	mov	pc, r3
    {
      case E_EEPROM_XMC1_GC_COPY_START:
        E_EEPROM_XMC1_lHandleGcStartCopy();
100059e6:	f000 f881 	bl	10005aec <E_EEPROM_XMC1_lHandleGcStartCopy>
        break;
100059ea:	e027      	b.n	10005a3c <E_EEPROM_XMC1_lGarbageCollection+0x78>
      
      case E_EEPROM_XMC1_GC_COPY_WRITE:
        E_EEPROM_XMC1_lHandleGcCopyWrite();
100059ec:	f000 f8e8 	bl	10005bc0 <E_EEPROM_XMC1_lHandleGcCopyWrite>
        break;
100059f0:	e024      	b.n	10005a3c <E_EEPROM_XMC1_lGarbageCollection+0x78>
      
      case E_EEPROM_XMC1_GC_READ_NXTBLOCK:
        XMC_FLASH_ClearStatus();
100059f2:	f7fc fe4b 	bl	1000268c <XMC_FLASH_ClearStatus>
        E_EEPROM_XMC1_lReadSingleBlock(data_ptr->gc_src_addr ,(uint32_t*)(void*)data_ptr->read_write_buffer);
100059f6:	687b      	ldr	r3, [r7, #4]
100059f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
100059fa:	687b      	ldr	r3, [r7, #4]
100059fc:	335c      	adds	r3, #92	; 0x5c
100059fe:	1c10      	adds	r0, r2, #0
10005a00:	1c19      	adds	r1, r3, #0
10005a02:	f001 f8c1 	bl	10006b88 <E_EEPROM_XMC1_lReadSingleBlock>
        data_ptr->gc_state = E_EEPROM_XMC1_GC_COPY_WRITE;
10005a06:	687a      	ldr	r2, [r7, #4]
10005a08:	23ba      	movs	r3, #186	; 0xba
10005a0a:	005b      	lsls	r3, r3, #1
10005a0c:	2105      	movs	r1, #5
10005a0e:	50d1      	str	r1, [r2, r3]
        break;
10005a10:	e014      	b.n	10005a3c <E_EEPROM_XMC1_lGarbageCollection+0x78>
      
      case E_EEPROM_XMC1_GC_COPY_END:
        E_EEPROM_XMC1_lHandleGcEndOfCopy();
10005a12:	f000 f94b 	bl	10005cac <E_EEPROM_XMC1_lHandleGcEndOfCopy>
        break;
10005a16:	e011      	b.n	10005a3c <E_EEPROM_XMC1_lGarbageCollection+0x78>
      
      case E_EEPROM_XMC1_GC_NEXT_BANK_VALID:
        E_EEPROM_XMC1_lHandleGcOtherStates(E_EEPROM_XMC1_GC_NEXT_BANK_VALID, E_EEPROM_XMC1_GC_ERASE_PREV_BANK);
10005a18:	2007      	movs	r0, #7
10005a1a:	2103      	movs	r1, #3
10005a1c:	f000 f972 	bl	10005d04 <E_EEPROM_XMC1_lHandleGcOtherStates>
        break;
10005a20:	e00c      	b.n	10005a3c <E_EEPROM_XMC1_lGarbageCollection+0x78>
      
      case E_EEPROM_XMC1_GC_ERASE_PREV_BANK:
        E_EEPROM_XMC1_lHandleGcOtherStates( E_EEPROM_XMC1_GC_ERASE_PREV_BANK, E_EEPROM_XMC1_GC_MARK_END_ERASE1);
10005a22:	2003      	movs	r0, #3
10005a24:	2108      	movs	r1, #8
10005a26:	f000 f96d 	bl	10005d04 <E_EEPROM_XMC1_lHandleGcOtherStates>
        break;
10005a2a:	e007      	b.n	10005a3c <E_EEPROM_XMC1_lGarbageCollection+0x78>
      
      case E_EEPROM_XMC1_GC_MARK_END_ERASE1:
        E_EEPROM_XMC1_lHandleGcOtherStates(E_EEPROM_XMC1_GC_MARK_END_ERASE1, E_EEPROM_XMC1_GC_IDLE);
10005a2c:	2008      	movs	r0, #8
10005a2e:	210a      	movs	r1, #10
10005a30:	f000 f968 	bl	10005d04 <E_EEPROM_XMC1_lHandleGcOtherStates>
        break;
10005a34:	e002      	b.n	10005a3c <E_EEPROM_XMC1_lGarbageCollection+0x78>
      
      default:
        E_EEPROM_XMC1_lHandleGcRequested(); /* E_EEPROM_XMC1_GC_REQUESTED state*/
10005a36:	f000 f815 	bl	10005a64 <E_EEPROM_XMC1_lHandleGcRequested>
      break;
10005a3a:	46c0      	nop			; (mov r8, r8)
    }
    
  } while ((data_ptr->gc_state != E_EEPROM_XMC1_GC_IDLE) &&
10005a3c:	687a      	ldr	r2, [r7, #4]
10005a3e:	23ba      	movs	r3, #186	; 0xba
10005a40:	005b      	lsls	r3, r3, #1
10005a42:	58d3      	ldr	r3, [r2, r3]
  (data_ptr->gc_state != E_EEPROM_XMC1_GC_FAIL));
10005a44:	2b0a      	cmp	r3, #10
10005a46:	d005      	beq.n	10005a54 <E_EEPROM_XMC1_lGarbageCollection+0x90>
10005a48:	687a      	ldr	r2, [r7, #4]
10005a4a:	23ba      	movs	r3, #186	; 0xba
10005a4c:	005b      	lsls	r3, r3, #1
10005a4e:	58d3      	ldr	r3, [r2, r3]
      default:
        E_EEPROM_XMC1_lHandleGcRequested(); /* E_EEPROM_XMC1_GC_REQUESTED state*/
      break;
    }
    
  } while ((data_ptr->gc_state != E_EEPROM_XMC1_GC_IDLE) &&
10005a50:	2b09      	cmp	r3, #9
10005a52:	d1bd      	bne.n	100059d0 <E_EEPROM_XMC1_lGarbageCollection+0xc>
  (data_ptr->gc_state != E_EEPROM_XMC1_GC_FAIL));
}
10005a54:	46bd      	mov	sp, r7
10005a56:	b002      	add	sp, #8
10005a58:	bd80      	pop	{r7, pc}
10005a5a:	46c0      	nop			; (mov r8, r8)
10005a5c:	20000718 	.word	0x20000718
10005a60:	10009688 	.word	0x10009688

10005a64 <E_EEPROM_XMC1_lHandleGcRequested>:
 * Return value    : void
 *
 * Description     : This function handles Garbage Collection GC REQUESTED state
 */
static void E_EEPROM_XMC1_lHandleGcRequested(void)
{
10005a64:	b580      	push	{r7, lr}
10005a66:	b084      	sub	sp, #16
10005a68:	af00      	add	r7, sp, #0
  uint32_t status;
  uint32_t block_count;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_CACHE_t *cache_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005a6a:	4b1f      	ldr	r3, [pc, #124]	; (10005ae8 <E_EEPROM_XMC1_lHandleGcRequested+0x84>)
10005a6c:	685b      	ldr	r3, [r3, #4]
10005a6e:	607b      	str	r3, [r7, #4]
  
  E_EEPROM_XMC1_lSetMarkerBlockBuffer();
10005a70:	f000 fcee 	bl	10006450 <E_EEPROM_XMC1_lSetMarkerBlockBuffer>
  /* Write Copy start state to new bank  (2A) or (A2) */
  status = E_EEPROM_XMC1_lGCWrite((uint32_t)(data_ptr->gc_dest_addr + E_EEPROM_XMC1_BEGIN_OFFSET));
10005a74:	687b      	ldr	r3, [r7, #4]
10005a76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10005a78:	3310      	adds	r3, #16
10005a7a:	1c18      	adds	r0, r3, #0
10005a7c:	f000 fd74 	bl	10006568 <E_EEPROM_XMC1_lGCWrite>
10005a80:	1c03      	adds	r3, r0, #0
10005a82:	603b      	str	r3, [r7, #0]
  if (status == 0U)
10005a84:	683b      	ldr	r3, [r7, #0]
10005a86:	2b00      	cmp	r3, #0
10005a88:	d125      	bne.n	10005ad6 <E_EEPROM_XMC1_lHandleGcRequested+0x72>
  {
    /* Initialize the copied status for all the logical blocks */
    cache_ptr = data_ptr->block_info;
10005a8a:	687b      	ldr	r3, [r7, #4]
10005a8c:	60bb      	str	r3, [r7, #8]
    block_count = 0U;
10005a8e:	2300      	movs	r3, #0
10005a90:	60fb      	str	r3, [r7, #12]
    do
    {
      cache_ptr->status.copied = 0U;
10005a92:	68bb      	ldr	r3, [r7, #8]
10005a94:	791a      	ldrb	r2, [r3, #4]
10005a96:	2104      	movs	r1, #4
10005a98:	438a      	bics	r2, r1
10005a9a:	711a      	strb	r2, [r3, #4]
      block_count++;
10005a9c:	68fb      	ldr	r3, [r7, #12]
10005a9e:	3301      	adds	r3, #1
10005aa0:	60fb      	str	r3, [r7, #12]
      cache_ptr++;
10005aa2:	68bb      	ldr	r3, [r7, #8]
10005aa4:	3308      	adds	r3, #8
10005aa6:	60bb      	str	r3, [r7, #8]
    } while (block_count != E_EEPROM_XMC1_HANDLE_PTR->block_count);
10005aa8:	4b0f      	ldr	r3, [pc, #60]	; (10005ae8 <E_EEPROM_XMC1_lHandleGcRequested+0x84>)
10005aaa:	7a5b      	ldrb	r3, [r3, #9]
10005aac:	1e1a      	subs	r2, r3, #0
10005aae:	68fb      	ldr	r3, [r7, #12]
10005ab0:	429a      	cmp	r2, r3
10005ab2:	d1ee      	bne.n	10005a92 <E_EEPROM_XMC1_lHandleGcRequested+0x2e>
    
    data_ptr->gc_log_block_count = 0U;
10005ab4:	687a      	ldr	r2, [r7, #4]
10005ab6:	23be      	movs	r3, #190	; 0xbe
10005ab8:	005b      	lsls	r3, r3, #1
10005aba:	2100      	movs	r1, #0
10005abc:	50d1      	str	r1, [r2, r3]
    data_ptr->gc_state = E_EEPROM_XMC1_GC_COPY_START;
10005abe:	687a      	ldr	r2, [r7, #4]
10005ac0:	23ba      	movs	r3, #186	; 0xba
10005ac2:	005b      	lsls	r3, r3, #1
10005ac4:	2101      	movs	r1, #1
10005ac6:	50d1      	str	r1, [r2, r3]
    data_ptr->gc_dest_addr = data_ptr->gc_dest_addr + E_EEPROM_XMC1_DATA_BLOCK_OFFSET;
10005ac8:	687b      	ldr	r3, [r7, #4]
10005aca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10005acc:	1c5a      	adds	r2, r3, #1
10005ace:	32ff      	adds	r2, #255	; 0xff
10005ad0:	687b      	ldr	r3, [r7, #4]
10005ad2:	63da      	str	r2, [r3, #60]	; 0x3c
10005ad4:	e004      	b.n	10005ae0 <E_EEPROM_XMC1_lHandleGcRequested+0x7c>
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005ad6:	687a      	ldr	r2, [r7, #4]
10005ad8:	23ba      	movs	r3, #186	; 0xba
10005ada:	005b      	lsls	r3, r3, #1
10005adc:	2109      	movs	r1, #9
10005ade:	50d1      	str	r1, [r2, r3]
  }
}
10005ae0:	46bd      	mov	sp, r7
10005ae2:	b004      	add	sp, #16
10005ae4:	bd80      	pop	{r7, pc}
10005ae6:	46c0      	nop			; (mov r8, r8)
10005ae8:	20000718 	.word	0x20000718

10005aec <E_EEPROM_XMC1_lHandleGcStartCopy>:
 * Return value    : void
 *
 * Description     : This function handles Garbage Collection GC START COPY state
 */
static void E_EEPROM_XMC1_lHandleGcStartCopy(void)
{
10005aec:	b580      	push	{r7, lr}
10005aee:	b084      	sub	sp, #16
10005af0:	af00      	add	r7, sp, #0
  uint32_t state_flag;
  uint32_t block_count;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_CACHE_t *cache_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005af2:	4b32      	ldr	r3, [pc, #200]	; (10005bbc <E_EEPROM_XMC1_lHandleGcStartCopy+0xd0>)
10005af4:	685b      	ldr	r3, [r3, #4]
10005af6:	603b      	str	r3, [r7, #0]
  
  state_flag = 0U;
10005af8:	2300      	movs	r3, #0
10005afa:	60fb      	str	r3, [r7, #12]
  /* initialize the copied status for all the logical blocks */
  block_count = data_ptr->gc_log_block_count;
10005afc:	683a      	ldr	r2, [r7, #0]
10005afe:	23be      	movs	r3, #190	; 0xbe
10005b00:	005b      	lsls	r3, r3, #1
10005b02:	58d3      	ldr	r3, [r2, r3]
10005b04:	60bb      	str	r3, [r7, #8]
  cache_ptr = data_ptr->block_info + block_count;
10005b06:	68bb      	ldr	r3, [r7, #8]
10005b08:	00db      	lsls	r3, r3, #3
10005b0a:	683a      	ldr	r2, [r7, #0]
10005b0c:	18d3      	adds	r3, r2, r3
10005b0e:	607b      	str	r3, [r7, #4]
  /*
   * Check all available blocks in cache table for Copy process. Condition breaks on either the current block is
   * consistent or all blocks check for consistency is finished
   */
  while ((state_flag == 0U) && (block_count != E_EEPROM_XMC1_HANDLE_PTR->block_count))
10005b10:	e01a      	b.n	10005b48 <E_EEPROM_XMC1_lHandleGcStartCopy+0x5c>
  {
    /* If block is consistent set state flag for copy enable*/
    if (((cache_ptr->address != 0U) && (cache_ptr->status.consistent == 1U)) && (cache_ptr->status.copied == 0U))
10005b12:	687b      	ldr	r3, [r7, #4]
10005b14:	681b      	ldr	r3, [r3, #0]
10005b16:	2b00      	cmp	r3, #0
10005b18:	d010      	beq.n	10005b3c <E_EEPROM_XMC1_lHandleGcStartCopy+0x50>
10005b1a:	687b      	ldr	r3, [r7, #4]
10005b1c:	791b      	ldrb	r3, [r3, #4]
10005b1e:	2202      	movs	r2, #2
10005b20:	4013      	ands	r3, r2
10005b22:	b2db      	uxtb	r3, r3
10005b24:	2b00      	cmp	r3, #0
10005b26:	d009      	beq.n	10005b3c <E_EEPROM_XMC1_lHandleGcStartCopy+0x50>
10005b28:	687b      	ldr	r3, [r7, #4]
10005b2a:	791b      	ldrb	r3, [r3, #4]
10005b2c:	2204      	movs	r2, #4
10005b2e:	4013      	ands	r3, r2
10005b30:	b2db      	uxtb	r3, r3
10005b32:	2b00      	cmp	r3, #0
10005b34:	d102      	bne.n	10005b3c <E_EEPROM_XMC1_lHandleGcStartCopy+0x50>
    {
      state_flag = 1U;
10005b36:	2301      	movs	r3, #1
10005b38:	60fb      	str	r3, [r7, #12]
10005b3a:	e005      	b.n	10005b48 <E_EEPROM_XMC1_lHandleGcStartCopy+0x5c>
    }
    /* If block is inconsistent ignore the block from copy and try next block*/
    else
    {
      block_count++;
10005b3c:	68bb      	ldr	r3, [r7, #8]
10005b3e:	3301      	adds	r3, #1
10005b40:	60bb      	str	r3, [r7, #8]
      cache_ptr++;
10005b42:	687b      	ldr	r3, [r7, #4]
10005b44:	3308      	adds	r3, #8
10005b46:	607b      	str	r3, [r7, #4]
  cache_ptr = data_ptr->block_info + block_count;
  /*
   * Check all available blocks in cache table for Copy process. Condition breaks on either the current block is
   * consistent or all blocks check for consistency is finished
   */
  while ((state_flag == 0U) && (block_count != E_EEPROM_XMC1_HANDLE_PTR->block_count))
10005b48:	68fb      	ldr	r3, [r7, #12]
10005b4a:	2b00      	cmp	r3, #0
10005b4c:	d105      	bne.n	10005b5a <E_EEPROM_XMC1_lHandleGcStartCopy+0x6e>
10005b4e:	4b1b      	ldr	r3, [pc, #108]	; (10005bbc <E_EEPROM_XMC1_lHandleGcStartCopy+0xd0>)
10005b50:	7a5b      	ldrb	r3, [r3, #9]
10005b52:	1e1a      	subs	r2, r3, #0
10005b54:	68bb      	ldr	r3, [r7, #8]
10005b56:	429a      	cmp	r2, r3
10005b58:	d1db      	bne.n	10005b12 <E_EEPROM_XMC1_lHandleGcStartCopy+0x26>
      cache_ptr++;
    }
  } /* end of while */
  
  /* If block is consistent */
  if (state_flag == 1U)
10005b5a:	68fb      	ldr	r3, [r7, #12]
10005b5c:	2b01      	cmp	r3, #1
10005b5e:	d116      	bne.n	10005b8e <E_EEPROM_XMC1_lHandleGcStartCopy+0xa2>
  {
    data_ptr->gc_src_addr = cache_ptr->address;
10005b60:	687b      	ldr	r3, [r7, #4]
10005b62:	681a      	ldr	r2, [r3, #0]
10005b64:	683b      	ldr	r3, [r7, #0]
10005b66:	641a      	str	r2, [r3, #64]	; 0x40
    data_ptr->gc_block_counter = 0U;
10005b68:	683b      	ldr	r3, [r7, #0]
10005b6a:	2200      	movs	r2, #0
10005b6c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Clear all error status flags before flash operation*/
    XMC_FLASH_ClearStatus();
10005b6e:	f7fc fd8d 	bl	1000268c <XMC_FLASH_ClearStatus>
    
    E_EEPROM_XMC1_lReadSingleBlock(data_ptr->gc_src_addr,(uint32_t*)(void*)data_ptr->read_write_buffer);
10005b72:	683b      	ldr	r3, [r7, #0]
10005b74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
10005b76:	683b      	ldr	r3, [r7, #0]
10005b78:	335c      	adds	r3, #92	; 0x5c
10005b7a:	1c10      	adds	r0, r2, #0
10005b7c:	1c19      	adds	r1, r3, #0
10005b7e:	f001 f803 	bl	10006b88 <E_EEPROM_XMC1_lReadSingleBlock>
    
    /* Return value above is ignored as parameters passed from FEE are correct */
    data_ptr->gc_state = E_EEPROM_XMC1_GC_COPY_WRITE;
10005b82:	683a      	ldr	r2, [r7, #0]
10005b84:	23ba      	movs	r3, #186	; 0xba
10005b86:	005b      	lsls	r3, r3, #1
10005b88:	2105      	movs	r1, #5
10005b8a:	50d1      	str	r1, [r2, r3]
10005b8c:	e00e      	b.n	10005bac <E_EEPROM_XMC1_lHandleGcStartCopy+0xc0>
  }
  /* Finished copying all the logical blocks */
  else
  {
    /* Update the next free block pointer */
    data_ptr->next_free_block_addr = data_ptr->gc_dest_addr;
10005b8e:	683b      	ldr	r3, [r7, #0]
10005b90:	6bda      	ldr	r2, [r3, #60]	; 0x3c
10005b92:	683b      	ldr	r3, [r7, #0]
10005b94:	64da      	str	r2, [r3, #76]	; 0x4c
    data_ptr->gc_src_addr = data_ptr->curr_bank_src_addr;
10005b96:	683b      	ldr	r3, [r7, #0]
10005b98:	6d1a      	ldr	r2, [r3, #80]	; 0x50
10005b9a:	683b      	ldr	r3, [r7, #0]
10005b9c:	641a      	str	r2, [r3, #64]	; 0x40
    E_EEPROM_XMC1_lUpdateCurrBankInfo();
10005b9e:	f000 fb7b 	bl	10006298 <E_EEPROM_XMC1_lUpdateCurrBankInfo>
    data_ptr->gc_state = E_EEPROM_XMC1_GC_COPY_END;
10005ba2:	683a      	ldr	r2, [r7, #0]
10005ba4:	23ba      	movs	r3, #186	; 0xba
10005ba6:	005b      	lsls	r3, r3, #1
10005ba8:	2106      	movs	r1, #6
10005baa:	50d1      	str	r1, [r2, r3]
  }
  data_ptr->gc_log_block_count = block_count;
10005bac:	683a      	ldr	r2, [r7, #0]
10005bae:	23be      	movs	r3, #190	; 0xbe
10005bb0:	005b      	lsls	r3, r3, #1
10005bb2:	68b9      	ldr	r1, [r7, #8]
10005bb4:	50d1      	str	r1, [r2, r3]
}
10005bb6:	46bd      	mov	sp, r7
10005bb8:	b004      	add	sp, #16
10005bba:	bd80      	pop	{r7, pc}
10005bbc:	20000718 	.word	0x20000718

10005bc0 <E_EEPROM_XMC1_lHandleGcCopyWrite>:
 * Return value    : void
 *
 * Description     : This function handles Garbage Collection GC START COPY WRITE state.
 */
static void E_EEPROM_XMC1_lHandleGcCopyWrite(void)
{
10005bc0:	b580      	push	{r7, lr}
10005bc2:	b086      	sub	sp, #24
10005bc4:	af00      	add	r7, sp, #0
  uint32_t block_count;
  uint32_t flash_physical_blocks;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_CACHE_t *cache_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005bc6:	4b38      	ldr	r3, [pc, #224]	; (10005ca8 <E_EEPROM_XMC1_lHandleGcCopyWrite+0xe8>)
10005bc8:	685b      	ldr	r3, [r3, #4]
10005bca:	613b      	str	r3, [r7, #16]
  
  /* initialize the copied status for all the logical blocks */
  block_count = data_ptr->gc_log_block_count;
10005bcc:	693a      	ldr	r2, [r7, #16]
10005bce:	23be      	movs	r3, #190	; 0xbe
10005bd0:	005b      	lsls	r3, r3, #1
10005bd2:	58d3      	ldr	r3, [r2, r3]
10005bd4:	617b      	str	r3, [r7, #20]
  cache_ptr = data_ptr->block_info + block_count;
10005bd6:	697b      	ldr	r3, [r7, #20]
10005bd8:	00db      	lsls	r3, r3, #3
10005bda:	693a      	ldr	r2, [r7, #16]
10005bdc:	18d3      	adds	r3, r2, r3
10005bde:	60fb      	str	r3, [r7, #12]
  
  status = E_EEPROM_XMC1_lGCWrite((uint32_t)(data_ptr->gc_dest_addr));
10005be0:	693b      	ldr	r3, [r7, #16]
10005be2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10005be4:	1c18      	adds	r0, r3, #0
10005be6:	f000 fcbf 	bl	10006568 <E_EEPROM_XMC1_lGCWrite>
10005bea:	1c03      	adds	r3, r0, #0
10005bec:	60bb      	str	r3, [r7, #8]
  if (status == 0U)
10005bee:	68bb      	ldr	r3, [r7, #8]
10005bf0:	2b00      	cmp	r3, #0
10005bf2:	d14b      	bne.n	10005c8c <E_EEPROM_XMC1_lHandleGcCopyWrite+0xcc>
  {      
    (data_ptr->gc_block_counter)++;
10005bf4:	693b      	ldr	r3, [r7, #16]
10005bf6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10005bf8:	1c5a      	adds	r2, r3, #1
10005bfa:	693b      	ldr	r3, [r7, #16]
10005bfc:	655a      	str	r2, [r3, #84]	; 0x54
    size = (E_EEPROM_XMC1_HANDLE_PTR->block_config_ptr[block_count].size);
10005bfe:	4b2a      	ldr	r3, [pc, #168]	; (10005ca8 <E_EEPROM_XMC1_lHandleGcCopyWrite+0xe8>)
10005c00:	681a      	ldr	r2, [r3, #0]
10005c02:	697b      	ldr	r3, [r7, #20]
10005c04:	00db      	lsls	r3, r3, #3
10005c06:	18d3      	adds	r3, r2, r3
10005c08:	685b      	ldr	r3, [r3, #4]
10005c0a:	607b      	str	r3, [r7, #4]
    flash_physical_blocks = E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks(size);
10005c0c:	687b      	ldr	r3, [r7, #4]
10005c0e:	1c18      	adds	r0, r3, #0
10005c10:	f000 fb00 	bl	10006214 <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks>
10005c14:	1c03      	adds	r3, r0, #0
10005c16:	603b      	str	r3, [r7, #0]
    /* If all the blocks of the logical block are copied */
    if ((data_ptr->gc_block_counter == flash_physical_blocks) || (cache_ptr->status.valid == 0U))
10005c18:	693b      	ldr	r3, [r7, #16]
10005c1a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
10005c1c:	683b      	ldr	r3, [r7, #0]
10005c1e:	429a      	cmp	r2, r3
10005c20:	d006      	beq.n	10005c30 <E_EEPROM_XMC1_lHandleGcCopyWrite+0x70>
10005c22:	68fb      	ldr	r3, [r7, #12]
10005c24:	791b      	ldrb	r3, [r3, #4]
10005c26:	2201      	movs	r2, #1
10005c28:	4013      	ands	r3, r2
10005c2a:	b2db      	uxtb	r3, r3
10005c2c:	2b00      	cmp	r3, #0
10005c2e:	d11b      	bne.n	10005c68 <E_EEPROM_XMC1_lHandleGcCopyWrite+0xa8>
    {
      cache_ptr->status.copied = 1U;
10005c30:	68fb      	ldr	r3, [r7, #12]
10005c32:	791a      	ldrb	r2, [r3, #4]
10005c34:	2104      	movs	r1, #4
10005c36:	430a      	orrs	r2, r1
10005c38:	711a      	strb	r2, [r3, #4]
      block_count++;
10005c3a:	697b      	ldr	r3, [r7, #20]
10005c3c:	3301      	adds	r3, #1
10005c3e:	617b      	str	r3, [r7, #20]
      data_ptr->gc_state = E_EEPROM_XMC1_GC_COPY_START;
10005c40:	693a      	ldr	r2, [r7, #16]
10005c42:	23ba      	movs	r3, #186	; 0xba
10005c44:	005b      	lsls	r3, r3, #1
10005c46:	2101      	movs	r1, #1
10005c48:	50d1      	str	r1, [r2, r3]
      data_ptr->gc_dest_addr += E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
10005c4a:	693b      	ldr	r3, [r7, #16]
10005c4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10005c4e:	3310      	adds	r3, #16
10005c50:	1c1a      	adds	r2, r3, #0
10005c52:	693b      	ldr	r3, [r7, #16]
10005c54:	63da      	str	r2, [r3, #60]	; 0x3c
      cache_ptr->address = data_ptr->gc_dest_addr - (E_EEPROM_XMC1_FLASH_BLOCK_SIZE * data_ptr->gc_block_counter);
10005c56:	693b      	ldr	r3, [r7, #16]
10005c58:	6bda      	ldr	r2, [r3, #60]	; 0x3c
10005c5a:	693b      	ldr	r3, [r7, #16]
10005c5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10005c5e:	011b      	lsls	r3, r3, #4
10005c60:	1ad2      	subs	r2, r2, r3
10005c62:	68fb      	ldr	r3, [r7, #12]
10005c64:	601a      	str	r2, [r3, #0]
10005c66:	e016      	b.n	10005c96 <E_EEPROM_XMC1_lHandleGcCopyWrite+0xd6>
    }
    else
    {
      data_ptr->gc_src_addr = data_ptr->gc_src_addr + E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
10005c68:	693b      	ldr	r3, [r7, #16]
10005c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
10005c6c:	3310      	adds	r3, #16
10005c6e:	1c1a      	adds	r2, r3, #0
10005c70:	693b      	ldr	r3, [r7, #16]
10005c72:	641a      	str	r2, [r3, #64]	; 0x40
      data_ptr->gc_dest_addr = data_ptr->gc_dest_addr + E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
10005c74:	693b      	ldr	r3, [r7, #16]
10005c76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10005c78:	3310      	adds	r3, #16
10005c7a:	1c1a      	adds	r2, r3, #0
10005c7c:	693b      	ldr	r3, [r7, #16]
10005c7e:	63da      	str	r2, [r3, #60]	; 0x3c
      data_ptr->gc_state = E_EEPROM_XMC1_GC_READ_NXTBLOCK;
10005c80:	693a      	ldr	r2, [r7, #16]
10005c82:	23ba      	movs	r3, #186	; 0xba
10005c84:	005b      	lsls	r3, r3, #1
10005c86:	2102      	movs	r1, #2
10005c88:	50d1      	str	r1, [r2, r3]
10005c8a:	e004      	b.n	10005c96 <E_EEPROM_XMC1_lHandleGcCopyWrite+0xd6>
    }
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005c8c:	693a      	ldr	r2, [r7, #16]
10005c8e:	23ba      	movs	r3, #186	; 0xba
10005c90:	005b      	lsls	r3, r3, #1
10005c92:	2109      	movs	r1, #9
10005c94:	50d1      	str	r1, [r2, r3]
  }
  data_ptr->gc_log_block_count = block_count;
10005c96:	693a      	ldr	r2, [r7, #16]
10005c98:	23be      	movs	r3, #190	; 0xbe
10005c9a:	005b      	lsls	r3, r3, #1
10005c9c:	6979      	ldr	r1, [r7, #20]
10005c9e:	50d1      	str	r1, [r2, r3]
}
10005ca0:	46bd      	mov	sp, r7
10005ca2:	b006      	add	sp, #24
10005ca4:	bd80      	pop	{r7, pc}
10005ca6:	46c0      	nop			; (mov r8, r8)
10005ca8:	20000718 	.word	0x20000718

10005cac <E_EEPROM_XMC1_lHandleGcEndOfCopy>:
 * Return value    : void
 *
 * Description     : This function handles Garbage Collection GC END OF COPY state
 */
static void E_EEPROM_XMC1_lHandleGcEndOfCopy(void)
{
10005cac:	b580      	push	{r7, lr}
10005cae:	b082      	sub	sp, #8
10005cb0:	af00      	add	r7, sp, #0
  uint32_t  status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005cb2:	4b13      	ldr	r3, [pc, #76]	; (10005d00 <E_EEPROM_XMC1_lHandleGcEndOfCopy+0x54>)
10005cb4:	685b      	ldr	r3, [r3, #4]
10005cb6:	607b      	str	r3, [r7, #4]
  
  E_EEPROM_XMC1_lSetMarkerBlockBuffer();
10005cb8:	f000 fbca 	bl	10006450 <E_EEPROM_XMC1_lSetMarkerBlockBuffer>
  /* Write Copy completed state to old bank (0A) or (A0) */
  status = E_EEPROM_XMC1_lGCWrite((uint32_t)(data_ptr->gc_src_addr + E_EEPROM_XMC1_END_OF_COPY_OFFSET));
10005cbc:	687b      	ldr	r3, [r7, #4]
10005cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
10005cc0:	3320      	adds	r3, #32
10005cc2:	1c18      	adds	r0, r3, #0
10005cc4:	f000 fc50 	bl	10006568 <E_EEPROM_XMC1_lGCWrite>
10005cc8:	1c03      	adds	r3, r0, #0
10005cca:	603b      	str	r3, [r7, #0]
  if (status == 0U)
10005ccc:	683b      	ldr	r3, [r7, #0]
10005cce:	2b00      	cmp	r3, #0
10005cd0:	d10d      	bne.n	10005cee <E_EEPROM_XMC1_lHandleGcEndOfCopy+0x42>
  {
    /* Update the current bank to next bank */
    data_ptr->current_bank = data_ptr->current_bank ^ 1U;
10005cd2:	687b      	ldr	r3, [r7, #4]
10005cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
10005cd6:	2201      	movs	r2, #1
10005cd8:	405a      	eors	r2, r3
10005cda:	687b      	ldr	r3, [r7, #4]
10005cdc:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Update the Bank related global variables */
    E_EEPROM_XMC1_lUpdateCurrBankInfo();
10005cde:	f000 fadb 	bl	10006298 <E_EEPROM_XMC1_lUpdateCurrBankInfo>
    data_ptr->gc_state = E_EEPROM_XMC1_GC_NEXT_BANK_VALID;
10005ce2:	687a      	ldr	r2, [r7, #4]
10005ce4:	23ba      	movs	r3, #186	; 0xba
10005ce6:	005b      	lsls	r3, r3, #1
10005ce8:	2107      	movs	r1, #7
10005cea:	50d1      	str	r1, [r2, r3]
10005cec:	e004      	b.n	10005cf8 <E_EEPROM_XMC1_lHandleGcEndOfCopy+0x4c>
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005cee:	687a      	ldr	r2, [r7, #4]
10005cf0:	23ba      	movs	r3, #186	; 0xba
10005cf2:	005b      	lsls	r3, r3, #1
10005cf4:	2109      	movs	r1, #9
10005cf6:	50d1      	str	r1, [r2, r3]
  }
}
10005cf8:	46bd      	mov	sp, r7
10005cfa:	b002      	add	sp, #8
10005cfc:	bd80      	pop	{r7, pc}
10005cfe:	46c0      	nop			; (mov r8, r8)
10005d00:	20000718 	.word	0x20000718

10005d04 <E_EEPROM_XMC1_lHandleGcOtherStates>:
 *
 * Description     : This function handles Garbage Collection GC NEXT BANk VALID, ERASE PREV BANK and GC COMPLETED IDLE
 *                   state
*/
static void E_EEPROM_XMC1_lHandleGcOtherStates( uint32_t current_state, uint32_t next_state)
{
10005d04:	b580      	push	{r7, lr}
10005d06:	b084      	sub	sp, #16
10005d08:	af00      	add	r7, sp, #0
10005d0a:	6078      	str	r0, [r7, #4]
10005d0c:	6039      	str	r1, [r7, #0]
  uint32_t  status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005d0e:	4b1b      	ldr	r3, [pc, #108]	; (10005d7c <E_EEPROM_XMC1_lHandleGcOtherStates+0x78>)
10005d10:	685b      	ldr	r3, [r3, #4]
10005d12:	60bb      	str	r3, [r7, #8]
  
  if (current_state == E_EEPROM_XMC1_GC_NEXT_BANK_VALID)
10005d14:	687b      	ldr	r3, [r7, #4]
10005d16:	2b07      	cmp	r3, #7
10005d18:	d109      	bne.n	10005d2e <E_EEPROM_XMC1_lHandleGcOtherStates+0x2a>
  {
    E_EEPROM_XMC1_lSetMarkerBlockBuffer();
10005d1a:	f000 fb99 	bl	10006450 <E_EEPROM_XMC1_lSetMarkerBlockBuffer>
    /* Write next bank to valid state  (02) or (20) */
    status = E_EEPROM_XMC1_lGCWrite((uint32_t)(data_ptr->gc_src_addr + E_EEPROM_XMC1_NEXT_VALID_OFFSET));
10005d1e:	68bb      	ldr	r3, [r7, #8]
10005d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
10005d22:	1c18      	adds	r0, r3, #0
10005d24:	f000 fc20 	bl	10006568 <E_EEPROM_XMC1_lGCWrite>
10005d28:	1c03      	adds	r3, r0, #0
10005d2a:	60fb      	str	r3, [r7, #12]
10005d2c:	e014      	b.n	10005d58 <E_EEPROM_XMC1_lHandleGcOtherStates+0x54>
  }
  else if (current_state == E_EEPROM_XMC1_GC_ERASE_PREV_BANK)
10005d2e:	687b      	ldr	r3, [r7, #4]
10005d30:	2b03      	cmp	r3, #3
10005d32:	d107      	bne.n	10005d44 <E_EEPROM_XMC1_lHandleGcOtherStates+0x40>
  {
    /* Erase the previous redundant bank (F2) or (2F) */
    status = E_EEPROM_XMC1_lEraseBank(data_ptr->prev_bank_end_addr);
10005d34:	68bb      	ldr	r3, [r7, #8]
10005d36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10005d38:	1c18      	adds	r0, r3, #0
10005d3a:	f000 fbeb 	bl	10006514 <E_EEPROM_XMC1_lEraseBank>
10005d3e:	1c03      	adds	r3, r0, #0
10005d40:	60fb      	str	r3, [r7, #12]
10005d42:	e009      	b.n	10005d58 <E_EEPROM_XMC1_lHandleGcOtherStates+0x54>
  }
  else
  {
    E_EEPROM_XMC1_lSetMarkerBlockBuffer();
10005d44:	f000 fb84 	bl	10006450 <E_EEPROM_XMC1_lSetMarkerBlockBuffer>
    /* Write formatted state to the old erased bank (E2) or (2E) */
    status = E_EEPROM_XMC1_lGCWrite((uint32_t)(data_ptr->gc_dest_addr + E_EEPROM_XMC1_END_ERASE_OFFSET));
10005d48:	68bb      	ldr	r3, [r7, #8]
10005d4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10005d4c:	3330      	adds	r3, #48	; 0x30
10005d4e:	1c18      	adds	r0, r3, #0
10005d50:	f000 fc0a 	bl	10006568 <E_EEPROM_XMC1_lGCWrite>
10005d54:	1c03      	adds	r3, r0, #0
10005d56:	60fb      	str	r3, [r7, #12]
  }
  
  if (status == 0U)
10005d58:	68fb      	ldr	r3, [r7, #12]
10005d5a:	2b00      	cmp	r3, #0
10005d5c:	d105      	bne.n	10005d6a <E_EEPROM_XMC1_lHandleGcOtherStates+0x66>
  {
    data_ptr->gc_state = next_state;
10005d5e:	68ba      	ldr	r2, [r7, #8]
10005d60:	23ba      	movs	r3, #186	; 0xba
10005d62:	005b      	lsls	r3, r3, #1
10005d64:	6839      	ldr	r1, [r7, #0]
10005d66:	50d1      	str	r1, [r2, r3]
10005d68:	e004      	b.n	10005d74 <E_EEPROM_XMC1_lHandleGcOtherStates+0x70>
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005d6a:	68ba      	ldr	r2, [r7, #8]
10005d6c:	23ba      	movs	r3, #186	; 0xba
10005d6e:	005b      	lsls	r3, r3, #1
10005d70:	2109      	movs	r1, #9
10005d72:	50d1      	str	r1, [r2, r3]
  }
}
10005d74:	46bd      	mov	sp, r7
10005d76:	b004      	add	sp, #16
10005d78:	bd80      	pop	{r7, pc}
10005d7a:	46c0      	nop			; (mov r8, r8)
10005d7c:	20000718 	.word	0x20000718

10005d80 <E_EEPROM_XMC1_lPrepareDFlash>:
 * Return value   : void
 *
 * Description    : This function executes the prepare data flash to bring the state machine to default state (2E).
 */
static void E_EEPROM_XMC1_lPrepareDFlash(void)
{
10005d80:	b580      	push	{r7, lr}
10005d82:	b082      	sub	sp, #8
10005d84:	af00      	add	r7, sp, #0
  uint32_t status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005d86:	4b3b      	ldr	r3, [pc, #236]	; (10005e74 <E_EEPROM_XMC1_lPrepareDFlash+0xf4>)
10005d88:	685b      	ldr	r3, [r3, #4]
10005d8a:	607b      	str	r3, [r7, #4]
  
  do
  {
    switch (data_ptr->gc_state)
10005d8c:	687a      	ldr	r2, [r7, #4]
10005d8e:	23ba      	movs	r3, #186	; 0xba
10005d90:	005b      	lsls	r3, r3, #1
10005d92:	58d3      	ldr	r3, [r2, r3]
10005d94:	2b04      	cmp	r3, #4
10005d96:	d002      	beq.n	10005d9e <E_EEPROM_XMC1_lPrepareDFlash+0x1e>
10005d98:	2b05      	cmp	r3, #5
10005d9a:	d01f      	beq.n	10005ddc <E_EEPROM_XMC1_lPrepareDFlash+0x5c>
10005d9c:	e035      	b.n	10005e0a <E_EEPROM_XMC1_lPrepareDFlash+0x8a>
    {
      case E_EEPROM_XMC1_PREPFLASH_2F:
      
      /* Set the marker blocks with copy completed state */
      E_EEPROM_XMC1_lSetMarkerPageBuffer(E_EEPROM_XMC1_VALID_STATE);
10005d9e:	2020      	movs	r0, #32
10005da0:	f000 fb74 	bl	1000648c <E_EEPROM_XMC1_lSetMarkerPageBuffer>
      
      /* Clear all error status flags before flash operation*/
      XMC_FLASH_ClearStatus();
10005da4:	f7fc fc72 	bl	1000268c <XMC_FLASH_ClearStatus>
      
      E_EEPROM_XMC1_lWriteSinglePage(E_EEPROM_XMC1_FLASH_BANK0_BASE , (uint32_t*)(void*)data_ptr->page_write_buffer);
10005da8:	687b      	ldr	r3, [r7, #4]
10005daa:	3370      	adds	r3, #112	; 0x70
10005dac:	4a32      	ldr	r2, [pc, #200]	; (10005e78 <E_EEPROM_XMC1_lPrepareDFlash+0xf8>)
10005dae:	1c10      	adds	r0, r2, #0
10005db0:	1c19      	adds	r1, r3, #0
10005db2:	f000 fef9 	bl	10006ba8 <E_EEPROM_XMC1_lWriteSinglePage>
      
      status = E_EEPROM_XMC1_lGetFlashStatus();
10005db6:	f000 ff11 	bl	10006bdc <E_EEPROM_XMC1_lGetFlashStatus>
10005dba:	1c03      	adds	r3, r0, #0
10005dbc:	603b      	str	r3, [r7, #0]
      
      if (status == 0U)
10005dbe:	683b      	ldr	r3, [r7, #0]
10005dc0:	2b00      	cmp	r3, #0
10005dc2:	d105      	bne.n	10005dd0 <E_EEPROM_XMC1_lPrepareDFlash+0x50>
      {
        data_ptr->gc_state = E_EEPROM_XMC1_PREPFLASH_2E;
10005dc4:	687a      	ldr	r2, [r7, #4]
10005dc6:	23ba      	movs	r3, #186	; 0xba
10005dc8:	005b      	lsls	r3, r3, #1
10005dca:	2105      	movs	r1, #5
10005dcc:	50d1      	str	r1, [r2, r3]
      }
      else
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
      }
      break;
10005dce:	e042      	b.n	10005e56 <E_EEPROM_XMC1_lPrepareDFlash+0xd6>
      {
        data_ptr->gc_state = E_EEPROM_XMC1_PREPFLASH_2E;
      }
      else
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005dd0:	687a      	ldr	r2, [r7, #4]
10005dd2:	23ba      	movs	r3, #186	; 0xba
10005dd4:	005b      	lsls	r3, r3, #1
10005dd6:	2109      	movs	r1, #9
10005dd8:	50d1      	str	r1, [r2, r3]
      }
      break;
10005dda:	e03c      	b.n	10005e56 <E_EEPROM_XMC1_lPrepareDFlash+0xd6>
      
      case E_EEPROM_XMC1_PREPFLASH_2E:
        
      E_EEPROM_XMC1_lSetMarkerBlockBuffer();
10005ddc:	f000 fb38 	bl	10006450 <E_EEPROM_XMC1_lSetMarkerBlockBuffer>
      
      /* Write Bank1 to formatted state  (2E) */
      status = E_EEPROM_XMC1_lGCWrite((uint32_t)E_EEPROM_XMC1_FLASH_BANK1_BASE + E_EEPROM_XMC1_END_ERASE_OFFSET);
10005de0:	4b26      	ldr	r3, [pc, #152]	; (10005e7c <E_EEPROM_XMC1_lPrepareDFlash+0xfc>)
10005de2:	1c18      	adds	r0, r3, #0
10005de4:	f000 fbc0 	bl	10006568 <E_EEPROM_XMC1_lGCWrite>
10005de8:	1c03      	adds	r3, r0, #0
10005dea:	603b      	str	r3, [r7, #0]
      
      if (status == 0U)
10005dec:	683b      	ldr	r3, [r7, #0]
10005dee:	2b00      	cmp	r3, #0
10005df0:	d105      	bne.n	10005dfe <E_EEPROM_XMC1_lPrepareDFlash+0x7e>
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_IDLE;
10005df2:	687a      	ldr	r2, [r7, #4]
10005df4:	23ba      	movs	r3, #186	; 0xba
10005df6:	005b      	lsls	r3, r3, #1
10005df8:	210a      	movs	r1, #10
10005dfa:	50d1      	str	r1, [r2, r3]
      }
      else
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
      }
      break;
10005dfc:	e02b      	b.n	10005e56 <E_EEPROM_XMC1_lPrepareDFlash+0xd6>
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_IDLE;
      }
      else
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005dfe:	687a      	ldr	r2, [r7, #4]
10005e00:	23ba      	movs	r3, #186	; 0xba
10005e02:	005b      	lsls	r3, r3, #1
10005e04:	2109      	movs	r1, #9
10005e06:	50d1      	str	r1, [r2, r3]
      }
      break;
10005e08:	e025      	b.n	10005e56 <E_EEPROM_XMC1_lPrepareDFlash+0xd6>
      
      default:  /* gc_state : E_EEPROM_XMC1_PREPFLASH_FF*/
      
      /* Erase the previous redundant bank */
      status = E_EEPROM_XMC1_lEraseBank(data_ptr->curr_bank_end_addr);
10005e0a:	687b      	ldr	r3, [r7, #4]
10005e0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
10005e0e:	1c18      	adds	r0, r3, #0
10005e10:	f000 fb80 	bl	10006514 <E_EEPROM_XMC1_lEraseBank>
10005e14:	1c03      	adds	r3, r0, #0
10005e16:	603b      	str	r3, [r7, #0]
      
      /* Erase the previous redundant bank */
      if (status == 0U)
10005e18:	683b      	ldr	r3, [r7, #0]
10005e1a:	2b00      	cmp	r3, #0
10005e1c:	d115      	bne.n	10005e4a <E_EEPROM_XMC1_lPrepareDFlash+0xca>
      {
        status = E_EEPROM_XMC1_lEraseBank(data_ptr->prev_bank_end_addr);
10005e1e:	687b      	ldr	r3, [r7, #4]
10005e20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10005e22:	1c18      	adds	r0, r3, #0
10005e24:	f000 fb76 	bl	10006514 <E_EEPROM_XMC1_lEraseBank>
10005e28:	1c03      	adds	r3, r0, #0
10005e2a:	603b      	str	r3, [r7, #0]
        
        if (status == 0U)
10005e2c:	683b      	ldr	r3, [r7, #0]
10005e2e:	2b00      	cmp	r3, #0
10005e30:	d105      	bne.n	10005e3e <E_EEPROM_XMC1_lPrepareDFlash+0xbe>
        {
          data_ptr->gc_state = E_EEPROM_XMC1_PREPFLASH_2F;
10005e32:	687a      	ldr	r2, [r7, #4]
10005e34:	23ba      	movs	r3, #186	; 0xba
10005e36:	005b      	lsls	r3, r3, #1
10005e38:	2104      	movs	r1, #4
10005e3a:	50d1      	str	r1, [r2, r3]
      }
      else
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
      }
      break;
10005e3c:	e00a      	b.n	10005e54 <E_EEPROM_XMC1_lPrepareDFlash+0xd4>
        {
          data_ptr->gc_state = E_EEPROM_XMC1_PREPFLASH_2F;
        }
        else
        {
          data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005e3e:	687a      	ldr	r2, [r7, #4]
10005e40:	23ba      	movs	r3, #186	; 0xba
10005e42:	005b      	lsls	r3, r3, #1
10005e44:	2109      	movs	r1, #9
10005e46:	50d1      	str	r1, [r2, r3]
      }
      else
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
      }
      break;
10005e48:	e004      	b.n	10005e54 <E_EEPROM_XMC1_lPrepareDFlash+0xd4>
          data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
        }
      }
      else
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005e4a:	687a      	ldr	r2, [r7, #4]
10005e4c:	23ba      	movs	r3, #186	; 0xba
10005e4e:	005b      	lsls	r3, r3, #1
10005e50:	2109      	movs	r1, #9
10005e52:	50d1      	str	r1, [r2, r3]
      }
      break;
10005e54:	46c0      	nop			; (mov r8, r8)
    }
  } while ((data_ptr->gc_state != E_EEPROM_XMC1_GC_IDLE) &&
10005e56:	687a      	ldr	r2, [r7, #4]
10005e58:	23ba      	movs	r3, #186	; 0xba
10005e5a:	005b      	lsls	r3, r3, #1
10005e5c:	58d3      	ldr	r3, [r2, r3]
  (data_ptr->gc_state != E_EEPROM_XMC1_GC_FAIL));
10005e5e:	2b0a      	cmp	r3, #10
10005e60:	d005      	beq.n	10005e6e <E_EEPROM_XMC1_lPrepareDFlash+0xee>
10005e62:	687a      	ldr	r2, [r7, #4]
10005e64:	23ba      	movs	r3, #186	; 0xba
10005e66:	005b      	lsls	r3, r3, #1
10005e68:	58d3      	ldr	r3, [r2, r3]
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
      }
      break;
    }
  } while ((data_ptr->gc_state != E_EEPROM_XMC1_GC_IDLE) &&
10005e6a:	2b09      	cmp	r3, #9
10005e6c:	d18e      	bne.n	10005d8c <E_EEPROM_XMC1_lPrepareDFlash+0xc>
  (data_ptr->gc_state != E_EEPROM_XMC1_GC_FAIL));
}
10005e6e:	46bd      	mov	sp, r7
10005e70:	b002      	add	sp, #8
10005e72:	bd80      	pop	{r7, pc}
10005e74:	20000718 	.word	0x20000718
10005e78:	10010a00 	.word	0x10010a00
10005e7c:	10010d30 	.word	0x10010d30

10005e80 <E_EEPROM_XMC1_lUpdateCache>:
 *
 * Description     : This utility function update's the cache table which contains the latest information about the
 *                   FLASH contents.
 */
static void E_EEPROM_XMC1_lUpdateCache(void)
{
10005e80:	b580      	push	{r7, lr}
10005e82:	b084      	sub	sp, #16
10005e84:	af00      	add	r7, sp, #0
  uint32_t end_addr;
  uint32_t read_status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_CACHE_t *cache_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005e86:	4b39      	ldr	r3, [pc, #228]	; (10005f6c <E_EEPROM_XMC1_lUpdateCache+0xec>)
10005e88:	685b      	ldr	r3, [r3, #4]
10005e8a:	607b      	str	r3, [r7, #4]
  
  /* Evaluate the end address of the bank to start reading blocks for cache update */
  if (data_ptr->current_bank == 0U)
10005e8c:	687b      	ldr	r3, [r7, #4]
10005e8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
10005e90:	2b00      	cmp	r3, #0
10005e92:	d102      	bne.n	10005e9a <E_EEPROM_XMC1_lUpdateCache+0x1a>
  {
    end_addr = E_EEPROM_XMC1_FLASH_BANK0_BASE + E_EEPROM_XMC1_DATA_BLOCK_OFFSET;
10005e94:	4b36      	ldr	r3, [pc, #216]	; (10005f70 <E_EEPROM_XMC1_lUpdateCache+0xf0>)
10005e96:	60fb      	str	r3, [r7, #12]
10005e98:	e001      	b.n	10005e9e <E_EEPROM_XMC1_lUpdateCache+0x1e>
  }
  else
  {
    end_addr = E_EEPROM_XMC1_FLASH_BANK1_BASE + E_EEPROM_XMC1_DATA_BLOCK_OFFSET;
10005e9a:	4b36      	ldr	r3, [pc, #216]	; (10005f74 <E_EEPROM_XMC1_lUpdateCache+0xf4>)
10005e9c:	60fb      	str	r3, [r7, #12]
  }
  
  /* Reset the read number of blocks count variable and reset cache update index */
  data_ptr->written_block_counter = 0U;
10005e9e:	687b      	ldr	r3, [r7, #4]
10005ea0:	2200      	movs	r2, #0
10005ea2:	659a      	str	r2, [r3, #88]	; 0x58
  data_ptr->updated_cache_index = E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND;
10005ea4:	687a      	ldr	r2, [r7, #4]
10005ea6:	23c2      	movs	r3, #194	; 0xc2
10005ea8:	005b      	lsls	r3, r3, #1
10005eaa:	21ff      	movs	r1, #255	; 0xff
10005eac:	50d1      	str	r1, [r2, r3]
  
  /* Start the Cache Update state machine */
  data_ptr->cache_state = E_EEPROM_XMC1_CACHE_EMPTY_BLOCK;
10005eae:	687a      	ldr	r2, [r7, #4]
10005eb0:	23c0      	movs	r3, #192	; 0xc0
10005eb2:	005b      	lsls	r3, r3, #1
10005eb4:	2101      	movs	r1, #1
10005eb6:	50d1      	str	r1, [r2, r3]
  
  /* Point to starting address of last data block of the bank */
  data_ptr->curr_bank_src_addr += ( E_EEPROM_XMC1_FLASH_BANK_SIZE - E_EEPROM_XMC1_FLASH_BLOCK_SIZE);
10005eb8:	687b      	ldr	r3, [r7, #4]
10005eba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
10005ebc:	22bc      	movs	r2, #188	; 0xbc
10005ebe:	0092      	lsls	r2, r2, #2
10005ec0:	189a      	adds	r2, r3, r2
10005ec2:	687b      	ldr	r3, [r7, #4]
10005ec4:	651a      	str	r2, [r3, #80]	; 0x50
  /* Search for the first entry of a non empty block inside the valid bank starting from bottom */
  do{
      read_status = E_EEPROM_XMC1_lCacheEmptyBlkEval(end_addr);
10005ec6:	68fb      	ldr	r3, [r7, #12]
10005ec8:	1c18      	adds	r0, r3, #0
10005eca:	f000 f855 	bl	10005f78 <E_EEPROM_XMC1_lCacheEmptyBlkEval>
10005ece:	1c03      	adds	r3, r0, #0
10005ed0:	60bb      	str	r3, [r7, #8]
  } while (data_ptr->cache_state == E_EEPROM_XMC1_CACHE_EMPTY_BLOCK);
10005ed2:	687a      	ldr	r2, [r7, #4]
10005ed4:	23c0      	movs	r3, #192	; 0xc0
10005ed6:	005b      	lsls	r3, r3, #1
10005ed8:	58d3      	ldr	r3, [r2, r3]
10005eda:	2b01      	cmp	r3, #1
10005edc:	d0f3      	beq.n	10005ec6 <E_EEPROM_XMC1_lUpdateCache+0x46>
  
   /* Update the next free block location only if it is not done by the previous function call  */
  if (data_ptr->next_free_block_addr == 0U)
10005ede:	687b      	ldr	r3, [r7, #4]
10005ee0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
10005ee2:	2b00      	cmp	r3, #0
10005ee4:	d105      	bne.n	10005ef2 <E_EEPROM_XMC1_lUpdateCache+0x72>
  {
    data_ptr->next_free_block_addr = (data_ptr->curr_bank_src_addr) + E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
10005ee6:	687b      	ldr	r3, [r7, #4]
10005ee8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
10005eea:	3310      	adds	r3, #16
10005eec:	1c1a      	adds	r2, r3, #0
10005eee:	687b      	ldr	r3, [r7, #4]
10005ef0:	64da      	str	r2, [r3, #76]	; 0x4c
  }
  
  /* Execute the Cache update state machine until the Start address of bank is reached traversing from end of bank */
  while (data_ptr->cache_state != E_EEPROM_XMC1_CACHE_UPDATE_DONE)
10005ef2:	e031      	b.n	10005f58 <E_EEPROM_XMC1_lUpdateCache+0xd8>
  {
    /* Check If the previous read had an ECC error or not */
    if (!(read_status & (uint32_t)XMC_FLASH_STATUS_ECC2_READ_ERROR))
10005ef4:	68bb      	ldr	r3, [r7, #8]
10005ef6:	2220      	movs	r2, #32
10005ef8:	4013      	ands	r3, r2
10005efa:	d102      	bne.n	10005f02 <E_EEPROM_XMC1_lUpdateCache+0x82>
    {
      /* Evaluate the Block status since no error found */
      E_EEPROM_XMC1_lEvalBlockStatus();
10005efc:	f000 f89a 	bl	10006034 <E_EEPROM_XMC1_lEvalBlockStatus>
10005f00:	e01b      	b.n	10005f3a <E_EEPROM_XMC1_lUpdateCache+0xba>
    }
    else
    {
      /* If previous read block of the block had correct block number then mark the block as inconsistent */
      if ( data_ptr->updated_cache_index != E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND )
10005f02:	687a      	ldr	r2, [r7, #4]
10005f04:	23c2      	movs	r3, #194	; 0xc2
10005f06:	005b      	lsls	r3, r3, #1
10005f08:	58d3      	ldr	r3, [r2, r3]
10005f0a:	2bff      	cmp	r3, #255	; 0xff
10005f0c:	d00d      	beq.n	10005f2a <E_EEPROM_XMC1_lUpdateCache+0xaa>
      {
        /* Goto the cache table entry for the given block */
        cache_ptr = data_ptr->block_info;
10005f0e:	687b      	ldr	r3, [r7, #4]
10005f10:	603b      	str	r3, [r7, #0]
        cache_ptr = cache_ptr + data_ptr->updated_cache_index;
10005f12:	687a      	ldr	r2, [r7, #4]
10005f14:	23c2      	movs	r3, #194	; 0xc2
10005f16:	005b      	lsls	r3, r3, #1
10005f18:	58d3      	ldr	r3, [r2, r3]
10005f1a:	00db      	lsls	r3, r3, #3
10005f1c:	683a      	ldr	r2, [r7, #0]
10005f1e:	18d3      	adds	r3, r2, r3
10005f20:	603b      	str	r3, [r7, #0]
        /* Since CacheUpdateIndex contains valid block the  previous read block must belong to this block */
        cache_ptr->address = E_EEPROM_XMC1_ALL_ONES;
10005f22:	683b      	ldr	r3, [r7, #0]
10005f24:	2201      	movs	r2, #1
10005f26:	4252      	negs	r2, r2
10005f28:	601a      	str	r2, [r3, #0]
      }
      /* Prepare for the next block */
      data_ptr->updated_cache_index = E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND;
10005f2a:	687a      	ldr	r2, [r7, #4]
10005f2c:	23c2      	movs	r3, #194	; 0xc2
10005f2e:	005b      	lsls	r3, r3, #1
10005f30:	21ff      	movs	r1, #255	; 0xff
10005f32:	50d1      	str	r1, [r2, r3]
      data_ptr->written_block_counter = 0U;
10005f34:	687b      	ldr	r3, [r7, #4]
10005f36:	2200      	movs	r2, #0
10005f38:	659a      	str	r2, [r3, #88]	; 0x58
    }
    /* Check if all blocks have been read */
    if ( data_ptr->curr_bank_src_addr == end_addr )
10005f3a:	687b      	ldr	r3, [r7, #4]
10005f3c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
10005f3e:	68fb      	ldr	r3, [r7, #12]
10005f40:	429a      	cmp	r2, r3
10005f42:	d105      	bne.n	10005f50 <E_EEPROM_XMC1_lUpdateCache+0xd0>
    {
      /* Goto the next state */
      data_ptr->cache_state = E_EEPROM_XMC1_CACHE_UPDATE_DONE;
10005f44:	687a      	ldr	r2, [r7, #4]
10005f46:	23c0      	movs	r3, #192	; 0xc0
10005f48:	005b      	lsls	r3, r3, #1
10005f4a:	2104      	movs	r1, #4
10005f4c:	50d1      	str	r1, [r2, r3]
10005f4e:	e003      	b.n	10005f58 <E_EEPROM_XMC1_lUpdateCache+0xd8>
    }
    else
    {
      read_status = E_EEPROM_XMC1_lUpdateCacheBlockRead();
10005f50:	f000 f90c 	bl	1000616c <E_EEPROM_XMC1_lUpdateCacheBlockRead>
10005f54:	1c03      	adds	r3, r0, #0
10005f56:	60bb      	str	r3, [r7, #8]
  {
    data_ptr->next_free_block_addr = (data_ptr->curr_bank_src_addr) + E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
  }
  
  /* Execute the Cache update state machine until the Start address of bank is reached traversing from end of bank */
  while (data_ptr->cache_state != E_EEPROM_XMC1_CACHE_UPDATE_DONE)
10005f58:	687a      	ldr	r2, [r7, #4]
10005f5a:	23c0      	movs	r3, #192	; 0xc0
10005f5c:	005b      	lsls	r3, r3, #1
10005f5e:	58d3      	ldr	r3, [r2, r3]
10005f60:	2b04      	cmp	r3, #4
10005f62:	d1c7      	bne.n	10005ef4 <E_EEPROM_XMC1_lUpdateCache+0x74>
    else
    {
      read_status = E_EEPROM_XMC1_lUpdateCacheBlockRead();
    }
  }
}
10005f64:	46bd      	mov	sp, r7
10005f66:	b004      	add	sp, #16
10005f68:	bd80      	pop	{r7, pc}
10005f6a:	46c0      	nop			; (mov r8, r8)
10005f6c:	20000718 	.word	0x20000718
10005f70:	10010b00 	.word	0x10010b00
10005f74:	10010e00 	.word	0x10010e00

10005f78 <E_EEPROM_XMC1_lCacheEmptyBlkEval>:
 *
 * Description     : This utility function  will search through the FLASH from the bottom of the bank until a
 *                   readable data block is found.
 */
static uint32_t E_EEPROM_XMC1_lCacheEmptyBlkEval(uint32_t end_addr)
{
10005f78:	b580      	push	{r7, lr}
10005f7a:	b086      	sub	sp, #24
10005f7c:	af00      	add	r7, sp, #0
10005f7e:	6078      	str	r0, [r7, #4]
  uint32_t status;
  uint32_t *read_word_ptr;
  E_EEPROM_XMC1_DATA_t *data_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005f80:	4b2b      	ldr	r3, [pc, #172]	; (10006030 <E_EEPROM_XMC1_lCacheEmptyBlkEval+0xb8>)
10005f82:	685b      	ldr	r3, [r3, #4]
10005f84:	617b      	str	r3, [r7, #20]
  
  XMC_FLASH_ClearStatus();
10005f86:	f7fc fb81 	bl	1000268c <XMC_FLASH_ClearStatus>
  
  /* Read the complete block */
  E_EEPROM_XMC1_lReadSingleBlock(data_ptr->curr_bank_src_addr, (uint32_t*)(void*)data_ptr->read_write_buffer);
10005f8a:	697b      	ldr	r3, [r7, #20]
10005f8c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
10005f8e:	697b      	ldr	r3, [r7, #20]
10005f90:	335c      	adds	r3, #92	; 0x5c
10005f92:	1c10      	adds	r0, r2, #0
10005f94:	1c19      	adds	r1, r3, #0
10005f96:	f000 fdf7 	bl	10006b88 <E_EEPROM_XMC1_lReadSingleBlock>
  
  status = E_EEPROM_XMC1_lGetFlashStatus();
10005f9a:	f000 fe1f 	bl	10006bdc <E_EEPROM_XMC1_lGetFlashStatus>
10005f9e:	1c03      	adds	r3, r0, #0
10005fa0:	613b      	str	r3, [r7, #16]
  
  /* If ECC error exists because of any previous interruptions or power failures during Flash operation in progress*/
  if (status & (uint32_t)XMC_FLASH_STATUS_ECC2_READ_ERROR)
10005fa2:	693b      	ldr	r3, [r7, #16]
10005fa4:	2220      	movs	r2, #32
10005fa6:	4013      	ands	r3, r2
10005fa8:	d01b      	beq.n	10005fe2 <E_EEPROM_XMC1_lCacheEmptyBlkEval+0x6a>
  {
    /* Update the free block location of the valid bank once and for ever until new write happens*/
    if (data_ptr->next_free_block_addr == 0U)
10005faa:	697b      	ldr	r3, [r7, #20]
10005fac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
10005fae:	2b00      	cmp	r3, #0
10005fb0:	d105      	bne.n	10005fbe <E_EEPROM_XMC1_lCacheEmptyBlkEval+0x46>
    {
      data_ptr->next_free_block_addr = (data_ptr->curr_bank_src_addr + E_EEPROM_XMC1_FLASH_BLOCK_SIZE );
10005fb2:	697b      	ldr	r3, [r7, #20]
10005fb4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
10005fb6:	3310      	adds	r3, #16
10005fb8:	1c1a      	adds	r2, r3, #0
10005fba:	697b      	ldr	r3, [r7, #20]
10005fbc:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    
    /* Check if all blocks have been read? If yes go to cache update complete state else move to the next block */
    if ( data_ptr->curr_bank_src_addr == end_addr )
10005fbe:	697b      	ldr	r3, [r7, #20]
10005fc0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
10005fc2:	687b      	ldr	r3, [r7, #4]
10005fc4:	429a      	cmp	r2, r3
10005fc6:	d105      	bne.n	10005fd4 <E_EEPROM_XMC1_lCacheEmptyBlkEval+0x5c>
    {
      data_ptr->cache_state = E_EEPROM_XMC1_CACHE_UPDATE_DONE;
10005fc8:	697a      	ldr	r2, [r7, #20]
10005fca:	23c0      	movs	r3, #192	; 0xc0
10005fcc:	005b      	lsls	r3, r3, #1
10005fce:	2104      	movs	r1, #4
10005fd0:	50d1      	str	r1, [r2, r3]
10005fd2:	e028      	b.n	10006026 <E_EEPROM_XMC1_lCacheEmptyBlkEval+0xae>
    }
    else
    {
      data_ptr->curr_bank_src_addr -= E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
10005fd4:	697b      	ldr	r3, [r7, #20]
10005fd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
10005fd8:	3b10      	subs	r3, #16
10005fda:	1c1a      	adds	r2, r3, #0
10005fdc:	697b      	ldr	r3, [r7, #20]
10005fde:	651a      	str	r2, [r3, #80]	; 0x50
10005fe0:	e021      	b.n	10006026 <E_EEPROM_XMC1_lCacheEmptyBlkEval+0xae>
    }
  }
  /* No ECC Error */
  else
  {
    read_word_ptr = ((uint32_t*)(void*)data_ptr->read_write_buffer);
10005fe2:	697b      	ldr	r3, [r7, #20]
10005fe4:	335c      	adds	r3, #92	; 0x5c
10005fe6:	60fb      	str	r3, [r7, #12]
    /* Check if the first word of the block is having some data written on it */
    if (*read_word_ptr != E_EEPROM_XMC1_ALL_ONES)
10005fe8:	68fb      	ldr	r3, [r7, #12]
10005fea:	681b      	ldr	r3, [r3, #0]
10005fec:	3301      	adds	r3, #1
10005fee:	d00a      	beq.n	10006006 <E_EEPROM_XMC1_lCacheEmptyBlkEval+0x8e>
    {
      /* Increment the data block count and go to the next block read state */
      data_ptr->written_block_counter = data_ptr->written_block_counter + 1U;
10005ff0:	697b      	ldr	r3, [r7, #20]
10005ff2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
10005ff4:	1c5a      	adds	r2, r3, #1
10005ff6:	697b      	ldr	r3, [r7, #20]
10005ff8:	659a      	str	r2, [r3, #88]	; 0x58
      data_ptr->cache_state = E_EEPROM_XMC1_CACHE_NEXT_BLK;
10005ffa:	697a      	ldr	r2, [r7, #20]
10005ffc:	23c0      	movs	r3, #192	; 0xc0
10005ffe:	005b      	lsls	r3, r3, #1
10006000:	2102      	movs	r1, #2
10006002:	50d1      	str	r1, [r2, r3]
10006004:	e00f      	b.n	10006026 <E_EEPROM_XMC1_lCacheEmptyBlkEval+0xae>
    }
    else
    {
      /* Check if all blocks have been read? If yes go to cache update complete state else move to next block */
      if ( data_ptr->curr_bank_src_addr == end_addr )
10006006:	697b      	ldr	r3, [r7, #20]
10006008:	6d1a      	ldr	r2, [r3, #80]	; 0x50
1000600a:	687b      	ldr	r3, [r7, #4]
1000600c:	429a      	cmp	r2, r3
1000600e:	d104      	bne.n	1000601a <E_EEPROM_XMC1_lCacheEmptyBlkEval+0xa2>
      {
        data_ptr->cache_state = E_EEPROM_XMC1_CACHE_UPDATE_DONE;
10006010:	697a      	ldr	r2, [r7, #20]
10006012:	23c0      	movs	r3, #192	; 0xc0
10006014:	005b      	lsls	r3, r3, #1
10006016:	2104      	movs	r1, #4
10006018:	50d1      	str	r1, [r2, r3]
      }
      data_ptr->curr_bank_src_addr -= E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
1000601a:	697b      	ldr	r3, [r7, #20]
1000601c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
1000601e:	3b10      	subs	r3, #16
10006020:	1c1a      	adds	r2, r3, #0
10006022:	697b      	ldr	r3, [r7, #20]
10006024:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }
  return (status);
10006026:	693b      	ldr	r3, [r7, #16]
}
10006028:	1c18      	adds	r0, r3, #0
1000602a:	46bd      	mov	sp, r7
1000602c:	b006      	add	sp, #24
1000602e:	bd80      	pop	{r7, pc}
10006030:	20000718 	.word	0x20000718

10006034 <E_EEPROM_XMC1_lEvalBlockStatus>:
 *                    2) cache updated: inconsistent           
 *                    3) cache already updated (no actions done)   
 *                    4) cannot evaluate - requires more blocks to be read          
 */
static void E_EEPROM_XMC1_lEvalBlockStatus(void)
{
10006034:	b580      	push	{r7, lr}
10006036:	b088      	sub	sp, #32
10006038:	af00      	add	r7, sp, #0
  uint32_t physical_blocks;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_CACHE_t *cache_ptr;
  E_EEPROM_XMC1_BLOCK_HEADER_t *Ptr;
  
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000603a:	4b4b      	ldr	r3, [pc, #300]	; (10006168 <E_EEPROM_XMC1_lEvalBlockStatus+0x134>)
1000603c:	685b      	ldr	r3, [r3, #4]
1000603e:	61fb      	str	r3, [r7, #28]
  Ptr = (E_EEPROM_XMC1_BLOCK_HEADER_t *)(void *)data_ptr->read_write_buffer;
10006040:	69fb      	ldr	r3, [r7, #28]
10006042:	335c      	adds	r3, #92	; 0x5c
10006044:	61bb      	str	r3, [r7, #24]
  block_number = Ptr->block_number;
10006046:	2317      	movs	r3, #23
10006048:	18fb      	adds	r3, r7, r3
1000604a:	69ba      	ldr	r2, [r7, #24]
1000604c:	7812      	ldrb	r2, [r2, #0]
1000604e:	701a      	strb	r2, [r3, #0]
  status_byte = Ptr->status;
10006050:	69bb      	ldr	r3, [r7, #24]
10006052:	785b      	ldrb	r3, [r3, #1]
10006054:	613b      	str	r3, [r7, #16]
  
  cache_ptr = data_ptr->block_info;
10006056:	69fb      	ldr	r3, [r7, #28]
10006058:	60fb      	str	r3, [r7, #12]
  
  /* Get the Index of the read block from the user configuration */
  indx = E_EEPROM_XMC1_lGetUsrBlockIndex(block_number);
1000605a:	2317      	movs	r3, #23
1000605c:	18fb      	adds	r3, r7, r3
1000605e:	781b      	ldrb	r3, [r3, #0]
10006060:	1c18      	adds	r0, r3, #0
10006062:	f000 f8a7 	bl	100061b4 <E_EEPROM_XMC1_lGetUsrBlockIndex>
10006066:	1c03      	adds	r3, r0, #0
10006068:	60bb      	str	r3, [r7, #8]
  
  /* If the block is found */
  if ( (indx != E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND) )
1000606a:	68bb      	ldr	r3, [r7, #8]
1000606c:	2bff      	cmp	r3, #255	; 0xff
1000606e:	d100      	bne.n	10006072 <E_EEPROM_XMC1_lEvalBlockStatus+0x3e>
10006070:	e06f      	b.n	10006152 <E_EEPROM_XMC1_lEvalBlockStatus+0x11e>
  {
    /* Point to the cache table entry for the block to be evaluated */
    cache_ptr = cache_ptr + indx;
10006072:	68bb      	ldr	r3, [r7, #8]
10006074:	00db      	lsls	r3, r3, #3
10006076:	68fa      	ldr	r2, [r7, #12]
10006078:	18d3      	adds	r3, r2, r3
1000607a:	60fb      	str	r3, [r7, #12]
    
    /* Store Index of current block */
    data_ptr->updated_cache_index = indx;
1000607c:	69fa      	ldr	r2, [r7, #28]
1000607e:	23c2      	movs	r3, #194	; 0xc2
10006080:	005b      	lsls	r3, r3, #1
10006082:	68b9      	ldr	r1, [r7, #8]
10006084:	50d1      	str	r1, [r2, r3]
    
    /* Check if cache table is updated for the given block : address = 0U => cache table not yet updated */
    if (cache_ptr->address == 0U)
10006086:	68fb      	ldr	r3, [r7, #12]
10006088:	681b      	ldr	r3, [r3, #0]
1000608a:	2b00      	cmp	r3, #0
1000608c:	d158      	bne.n	10006140 <E_EEPROM_XMC1_lEvalBlockStatus+0x10c>
    {
      /* If the starting block of the block found */
      if ((status_byte & E_EEPROM_XMC1_START_BIT ) != 0U)
1000608e:	693b      	ldr	r3, [r7, #16]
10006090:	2280      	movs	r2, #128	; 0x80
10006092:	4013      	ands	r3, r2
10006094:	d065      	beq.n	10006162 <E_EEPROM_XMC1_lEvalBlockStatus+0x12e>
      {
        /* Update the cache with block address */
        cache_ptr->address = data_ptr->curr_bank_src_addr;
10006096:	69fb      	ldr	r3, [r7, #28]
10006098:	6d1a      	ldr	r2, [r3, #80]	; 0x50
1000609a:	68fb      	ldr	r3, [r7, #12]
1000609c:	601a      	str	r2, [r3, #0]
        
        /* if the Valid bit for the logical block is set */
        if ((status_byte & (E_EEPROM_XMC1_VALID_BIT) ) != 0U)
1000609e:	693b      	ldr	r3, [r7, #16]
100060a0:	2240      	movs	r2, #64	; 0x40
100060a2:	4013      	ands	r3, r2
100060a4:	d014      	beq.n	100060d0 <E_EEPROM_XMC1_lEvalBlockStatus+0x9c>
        {
          cache_ptr->status.valid = 1U;
100060a6:	68fb      	ldr	r3, [r7, #12]
100060a8:	791a      	ldrb	r2, [r3, #4]
100060aa:	2101      	movs	r1, #1
100060ac:	430a      	orrs	r2, r1
100060ae:	711a      	strb	r2, [r3, #4]
          
          /* if the CRC bit for the logical block is set */
          if ((status_byte & (E_EEPROM_XMC1_CRC_BIT) ) != 0U)
100060b0:	693b      	ldr	r3, [r7, #16]
100060b2:	2210      	movs	r2, #16
100060b4:	4013      	ands	r3, r2
100060b6:	d005      	beq.n	100060c4 <E_EEPROM_XMC1_lEvalBlockStatus+0x90>
          {
            cache_ptr->status.crc = 1U;
100060b8:	68fb      	ldr	r3, [r7, #12]
100060ba:	791a      	ldrb	r2, [r3, #4]
100060bc:	2108      	movs	r1, #8
100060be:	430a      	orrs	r2, r1
100060c0:	711a      	strb	r2, [r3, #4]
100060c2:	e00a      	b.n	100060da <E_EEPROM_XMC1_lEvalBlockStatus+0xa6>
          }
          else
          {
            cache_ptr->status.crc = 0U;
100060c4:	68fb      	ldr	r3, [r7, #12]
100060c6:	791a      	ldrb	r2, [r3, #4]
100060c8:	2108      	movs	r1, #8
100060ca:	438a      	bics	r2, r1
100060cc:	711a      	strb	r2, [r3, #4]
100060ce:	e004      	b.n	100060da <E_EEPROM_XMC1_lEvalBlockStatus+0xa6>
          }
        }
        else
        {
          cache_ptr->status.valid = 0U;
100060d0:	68fb      	ldr	r3, [r7, #12]
100060d2:	791a      	ldrb	r2, [r3, #4]
100060d4:	2101      	movs	r1, #1
100060d6:	438a      	bics	r2, r1
100060d8:	711a      	strb	r2, [r3, #4]
        }
        
        /* Check If number of Flash blocks used for this data block is same in size */
        size = (uint32_t)(E_EEPROM_XMC1_HANDLE_PTR->block_config_ptr[indx].size);
100060da:	4b23      	ldr	r3, [pc, #140]	; (10006168 <E_EEPROM_XMC1_lEvalBlockStatus+0x134>)
100060dc:	681a      	ldr	r2, [r3, #0]
100060de:	68bb      	ldr	r3, [r7, #8]
100060e0:	00db      	lsls	r3, r3, #3
100060e2:	18d3      	adds	r3, r2, r3
100060e4:	685b      	ldr	r3, [r3, #4]
100060e6:	607b      	str	r3, [r7, #4]
        physical_blocks = E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks(size);
100060e8:	687b      	ldr	r3, [r7, #4]
100060ea:	1c18      	adds	r0, r3, #0
100060ec:	f000 f892 	bl	10006214 <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks>
100060f0:	1c03      	adds	r3, r0, #0
100060f2:	603b      	str	r3, [r7, #0]
        
        if ( data_ptr->written_block_counter == physical_blocks)
100060f4:	69fb      	ldr	r3, [r7, #28]
100060f6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
100060f8:	683b      	ldr	r3, [r7, #0]
100060fa:	429a      	cmp	r2, r3
100060fc:	d105      	bne.n	1000610a <E_EEPROM_XMC1_lEvalBlockStatus+0xd6>
        {
          cache_ptr->status.consistent = 1U;  /* EVALUATION RESULT : BLOCK CONSISTENT*/
100060fe:	68fb      	ldr	r3, [r7, #12]
10006100:	791a      	ldrb	r2, [r3, #4]
10006102:	2102      	movs	r1, #2
10006104:	430a      	orrs	r2, r1
10006106:	711a      	strb	r2, [r3, #4]
10006108:	e011      	b.n	1000612e <E_EEPROM_XMC1_lEvalBlockStatus+0xfa>
        }
        else
        {
          if (cache_ptr->status.valid == 1U)
1000610a:	68fb      	ldr	r3, [r7, #12]
1000610c:	791b      	ldrb	r3, [r3, #4]
1000610e:	2201      	movs	r2, #1
10006110:	4013      	ands	r3, r2
10006112:	b2db      	uxtb	r3, r3
10006114:	2b00      	cmp	r3, #0
10006116:	d005      	beq.n	10006124 <E_EEPROM_XMC1_lEvalBlockStatus+0xf0>
          {
            cache_ptr->status.consistent = 0U;  /* EVALUATION RESULT : BLOCK INCONSISTENT */
10006118:	68fb      	ldr	r3, [r7, #12]
1000611a:	791a      	ldrb	r2, [r3, #4]
1000611c:	2102      	movs	r1, #2
1000611e:	438a      	bics	r2, r1
10006120:	711a      	strb	r2, [r3, #4]
10006122:	e004      	b.n	1000612e <E_EEPROM_XMC1_lEvalBlockStatus+0xfa>
          }
          else
          {
            cache_ptr->status.consistent = 1U; /* If the block is invalid, then mark : BLOCK INCONSISTENT */
10006124:	68fb      	ldr	r3, [r7, #12]
10006126:	791a      	ldrb	r2, [r3, #4]
10006128:	2102      	movs	r1, #2
1000612a:	430a      	orrs	r2, r1
1000612c:	711a      	strb	r2, [r3, #4]
          }
        }
        /* Initialize the Index, block block count for the next read */
        data_ptr->updated_cache_index = E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND;
1000612e:	69fa      	ldr	r2, [r7, #28]
10006130:	23c2      	movs	r3, #194	; 0xc2
10006132:	005b      	lsls	r3, r3, #1
10006134:	21ff      	movs	r1, #255	; 0xff
10006136:	50d1      	str	r1, [r2, r3]
        data_ptr->written_block_counter = 0U;
10006138:	69fb      	ldr	r3, [r7, #28]
1000613a:	2200      	movs	r2, #0
1000613c:	659a      	str	r2, [r3, #88]	; 0x58
1000613e:	e010      	b.n	10006162 <E_EEPROM_XMC1_lEvalBlockStatus+0x12e>
    {
      /*
       * EVALUATION RESULT : CACHE ALREADY UPDATED
       * If cache table is already updated for the block, no need to evaluate the block
       */
      data_ptr->updated_cache_index = E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND;
10006140:	69fa      	ldr	r2, [r7, #28]
10006142:	23c2      	movs	r3, #194	; 0xc2
10006144:	005b      	lsls	r3, r3, #1
10006146:	21ff      	movs	r1, #255	; 0xff
10006148:	50d1      	str	r1, [r2, r3]
      data_ptr->written_block_counter = 0U;
1000614a:	69fb      	ldr	r3, [r7, #28]
1000614c:	2200      	movs	r2, #0
1000614e:	659a      	str	r2, [r3, #88]	; 0x58
10006150:	e007      	b.n	10006162 <E_EEPROM_XMC1_lEvalBlockStatus+0x12e>
    }
  }
  else
  {    
    data_ptr->updated_cache_index = E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND;
10006152:	69fa      	ldr	r2, [r7, #28]
10006154:	23c2      	movs	r3, #194	; 0xc2
10006156:	005b      	lsls	r3, r3, #1
10006158:	21ff      	movs	r1, #255	; 0xff
1000615a:	50d1      	str	r1, [r2, r3]
    data_ptr->written_block_counter = 0U;
1000615c:	69fb      	ldr	r3, [r7, #28]
1000615e:	2200      	movs	r2, #0
10006160:	659a      	str	r2, [r3, #88]	; 0x58
  }
}
10006162:	46bd      	mov	sp, r7
10006164:	b008      	add	sp, #32
10006166:	bd80      	pop	{r7, pc}
10006168:	20000718 	.word	0x20000718

1000616c <E_EEPROM_XMC1_lUpdateCacheBlockRead>:
 * Return value   : uint32_t
 *
 * Description    : Utility function to read data block from flash for cache update function.
 */
static uint32_t E_EEPROM_XMC1_lUpdateCacheBlockRead(void)
{
1000616c:	b580      	push	{r7, lr}
1000616e:	b082      	sub	sp, #8
10006170:	af00      	add	r7, sp, #0
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10006172:	4b0f      	ldr	r3, [pc, #60]	; (100061b0 <E_EEPROM_XMC1_lUpdateCacheBlockRead+0x44>)
10006174:	685b      	ldr	r3, [r3, #4]
10006176:	607b      	str	r3, [r7, #4]
  
  /* Set the Write Source pointer to the next block */
  data_ptr->curr_bank_src_addr = data_ptr->curr_bank_src_addr -  E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
10006178:	687b      	ldr	r3, [r7, #4]
1000617a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
1000617c:	3b10      	subs	r3, #16
1000617e:	1c1a      	adds	r2, r3, #0
10006180:	687b      	ldr	r3, [r7, #4]
10006182:	651a      	str	r2, [r3, #80]	; 0x50
  
  /* Clear all error status flags before flash operation*/
  XMC_FLASH_ClearStatus();
10006184:	f7fc fa82 	bl	1000268c <XMC_FLASH_ClearStatus>
  
  E_EEPROM_XMC1_lReadSingleBlock(data_ptr->curr_bank_src_addr,  (uint32_t*)(void*)data_ptr->read_write_buffer);
10006188:	687b      	ldr	r3, [r7, #4]
1000618a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
1000618c:	687b      	ldr	r3, [r7, #4]
1000618e:	335c      	adds	r3, #92	; 0x5c
10006190:	1c10      	adds	r0, r2, #0
10006192:	1c19      	adds	r1, r3, #0
10006194:	f000 fcf8 	bl	10006b88 <E_EEPROM_XMC1_lReadSingleBlock>
  
  /* Increment number of read block counter  */
  data_ptr->written_block_counter = data_ptr->written_block_counter + 1U;
10006198:	687b      	ldr	r3, [r7, #4]
1000619a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
1000619c:	1c5a      	adds	r2, r3, #1
1000619e:	687b      	ldr	r3, [r7, #4]
100061a0:	659a      	str	r2, [r3, #88]	; 0x58
  
  return (E_EEPROM_XMC1_lGetFlashStatus());
100061a2:	f000 fd1b 	bl	10006bdc <E_EEPROM_XMC1_lGetFlashStatus>
100061a6:	1c03      	adds	r3, r0, #0
}
100061a8:	1c18      	adds	r0, r3, #0
100061aa:	46bd      	mov	sp, r7
100061ac:	b002      	add	sp, #8
100061ae:	bd80      	pop	{r7, pc}
100061b0:	20000718 	.word	0x20000718

100061b4 <E_EEPROM_XMC1_lGetUsrBlockIndex>:
 * Return value   : uint32_t : returns array index pointer of block configuration
 *
 * Description    : This utility function will return the Index (location) of the block in the user configuration.
 */
static uint32_t E_EEPROM_XMC1_lGetUsrBlockIndex(uint8_t block_number)
{
100061b4:	b580      	push	{r7, lr}
100061b6:	b084      	sub	sp, #16
100061b8:	af00      	add	r7, sp, #0
100061ba:	1c02      	adds	r2, r0, #0
100061bc:	1dfb      	adds	r3, r7, #7
100061be:	701a      	strb	r2, [r3, #0]
  uint32_t indx;
  E_EEPROM_XMC1_BLOCK_t  *block_ptr;
  
  indx = 0U;
100061c0:	2300      	movs	r3, #0
100061c2:	60fb      	str	r3, [r7, #12]
  block_ptr = &(E_EEPROM_XMC1_HANDLE_PTR->block_config_ptr[indx]);
100061c4:	4b12      	ldr	r3, [pc, #72]	; (10006210 <E_EEPROM_XMC1_lGetUsrBlockIndex+0x5c>)
100061c6:	681a      	ldr	r2, [r3, #0]
100061c8:	68fb      	ldr	r3, [r7, #12]
100061ca:	00db      	lsls	r3, r3, #3
100061cc:	18d3      	adds	r3, r2, r3
100061ce:	60bb      	str	r3, [r7, #8]
  
  /* Check for max configured block count reached and block number is matched against the configured block numbers */
  while ( (indx < E_EEPROM_XMC1_HANDLE_PTR->block_count) && (block_ptr->block_number != block_number) )
100061d0:	e005      	b.n	100061de <E_EEPROM_XMC1_lGetUsrBlockIndex+0x2a>
  {
    indx++;
100061d2:	68fb      	ldr	r3, [r7, #12]
100061d4:	3301      	adds	r3, #1
100061d6:	60fb      	str	r3, [r7, #12]
    block_ptr++;
100061d8:	68bb      	ldr	r3, [r7, #8]
100061da:	3308      	adds	r3, #8
100061dc:	60bb      	str	r3, [r7, #8]
  
  indx = 0U;
  block_ptr = &(E_EEPROM_XMC1_HANDLE_PTR->block_config_ptr[indx]);
  
  /* Check for max configured block count reached and block number is matched against the configured block numbers */
  while ( (indx < E_EEPROM_XMC1_HANDLE_PTR->block_count) && (block_ptr->block_number != block_number) )
100061de:	4b0c      	ldr	r3, [pc, #48]	; (10006210 <E_EEPROM_XMC1_lGetUsrBlockIndex+0x5c>)
100061e0:	7a5b      	ldrb	r3, [r3, #9]
100061e2:	1e1a      	subs	r2, r3, #0
100061e4:	68fb      	ldr	r3, [r7, #12]
100061e6:	429a      	cmp	r2, r3
100061e8:	d905      	bls.n	100061f6 <E_EEPROM_XMC1_lGetUsrBlockIndex+0x42>
100061ea:	68bb      	ldr	r3, [r7, #8]
100061ec:	781b      	ldrb	r3, [r3, #0]
100061ee:	1dfa      	adds	r2, r7, #7
100061f0:	7812      	ldrb	r2, [r2, #0]
100061f2:	429a      	cmp	r2, r3
100061f4:	d1ed      	bne.n	100061d2 <E_EEPROM_XMC1_lGetUsrBlockIndex+0x1e>
  {
    indx++;
    block_ptr++;
  }
  
  if ( indx == E_EEPROM_XMC1_HANDLE_PTR->block_count )
100061f6:	4b06      	ldr	r3, [pc, #24]	; (10006210 <E_EEPROM_XMC1_lGetUsrBlockIndex+0x5c>)
100061f8:	7a5b      	ldrb	r3, [r3, #9]
100061fa:	1e1a      	subs	r2, r3, #0
100061fc:	68fb      	ldr	r3, [r7, #12]
100061fe:	429a      	cmp	r2, r3
10006200:	d101      	bne.n	10006206 <E_EEPROM_XMC1_lGetUsrBlockIndex+0x52>
  {
    indx = E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND;
10006202:	23ff      	movs	r3, #255	; 0xff
10006204:	60fb      	str	r3, [r7, #12]
  }
  return (indx);
10006206:	68fb      	ldr	r3, [r7, #12]
}
10006208:	1c18      	adds	r0, r3, #0
1000620a:	46bd      	mov	sp, r7
1000620c:	b004      	add	sp, #16
1000620e:	bd80      	pop	{r7, pc}
10006210:	20000718 	.word	0x20000718

10006214 <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks>:
 * Return value   : uint32_t - returns maximum physical flash blocks required to store the data.
 *
 * Description    : Calculates and return the number of FLASH blocks required for a user data block size.
 */
static uint32_t E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks(uint32_t size)
{
10006214:	b580      	push	{r7, lr}
10006216:	b084      	sub	sp, #16
10006218:	af00      	add	r7, sp, #0
1000621a:	6078      	str	r0, [r7, #4]
  uint32_t physical_blocks;

  physical_blocks = 1U;
1000621c:	2301      	movs	r3, #1
1000621e:	60fb      	str	r3, [r7, #12]
  /* If size is greater than the  */
  if ( size > E_EEPROM_XMC1_BLOCK1_DATA_SIZE )
10006220:	687b      	ldr	r3, [r7, #4]
10006222:	2b0c      	cmp	r3, #12
10006224:	d90f      	bls.n	10006246 <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks+0x32>
  {
    size = size - E_EEPROM_XMC1_BLOCK1_DATA_SIZE;
10006226:	687b      	ldr	r3, [r7, #4]
10006228:	3b0c      	subs	r3, #12
1000622a:	607b      	str	r3, [r7, #4]
    physical_blocks++;
1000622c:	68fb      	ldr	r3, [r7, #12]
1000622e:	3301      	adds	r3, #1
10006230:	60fb      	str	r3, [r7, #12]
    
    while (size > E_EEPROM_XMC1_BLOCK2_DATA_SIZE)
10006232:	e005      	b.n	10006240 <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks+0x2c>
    {
      physical_blocks++;
10006234:	68fb      	ldr	r3, [r7, #12]
10006236:	3301      	adds	r3, #1
10006238:	60fb      	str	r3, [r7, #12]
      size = size - E_EEPROM_XMC1_BLOCK2_DATA_SIZE;
1000623a:	687b      	ldr	r3, [r7, #4]
1000623c:	3b0e      	subs	r3, #14
1000623e:	607b      	str	r3, [r7, #4]
  if ( size > E_EEPROM_XMC1_BLOCK1_DATA_SIZE )
  {
    size = size - E_EEPROM_XMC1_BLOCK1_DATA_SIZE;
    physical_blocks++;
    
    while (size > E_EEPROM_XMC1_BLOCK2_DATA_SIZE)
10006240:	687b      	ldr	r3, [r7, #4]
10006242:	2b0e      	cmp	r3, #14
10006244:	d8f6      	bhi.n	10006234 <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks+0x20>
    {
      physical_blocks++;
      size = size - E_EEPROM_XMC1_BLOCK2_DATA_SIZE;
    }
  }
  return(physical_blocks);
10006246:	68fb      	ldr	r3, [r7, #12]
}
10006248:	1c18      	adds	r0, r3, #0
1000624a:	46bd      	mov	sp, r7
1000624c:	b004      	add	sp, #16
1000624e:	bd80      	pop	{r7, pc}

10006250 <E_EEPROM_XMC1_lGetFreeDFLASHBlocks>:
 * Return value    : uint32_t : Number of physical blocks left in the bank for writing data.
 *
 * Description     : This routine will calculate the number of empty DFLASH blocks remaining in the bank.
 */
static uint32_t E_EEPROM_XMC1_lGetFreeDFLASHBlocks(void)
{
10006250:	b580      	push	{r7, lr}
10006252:	b084      	sub	sp, #16
10006254:	af00      	add	r7, sp, #0
  uint32_t base_addr;
  uint32_t free_blocks;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10006256:	4b0d      	ldr	r3, [pc, #52]	; (1000628c <E_EEPROM_XMC1_lGetFreeDFLASHBlocks+0x3c>)
10006258:	685b      	ldr	r3, [r3, #4]
1000625a:	60bb      	str	r3, [r7, #8]
  
  if (data_ptr->current_bank == 0U)
1000625c:	68bb      	ldr	r3, [r7, #8]
1000625e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
10006260:	2b00      	cmp	r3, #0
10006262:	d102      	bne.n	1000626a <E_EEPROM_XMC1_lGetFreeDFLASHBlocks+0x1a>
  {
    base_addr = E_EEPROM_XMC1_FLASH_BANK0_BASE;
10006264:	4b0a      	ldr	r3, [pc, #40]	; (10006290 <E_EEPROM_XMC1_lGetFreeDFLASHBlocks+0x40>)
10006266:	60fb      	str	r3, [r7, #12]
10006268:	e001      	b.n	1000626e <E_EEPROM_XMC1_lGetFreeDFLASHBlocks+0x1e>
  }
  else
  {
    base_addr = E_EEPROM_XMC1_FLASH_BANK1_BASE;
1000626a:	4b0a      	ldr	r3, [pc, #40]	; (10006294 <E_EEPROM_XMC1_lGetFreeDFLASHBlocks+0x44>)
1000626c:	60fb      	str	r3, [r7, #12]
  }
  free_blocks = (uint32_t)( ( (base_addr + E_EEPROM_XMC1_FLASH_BANK_SIZE) - (data_ptr->next_free_block_addr)  )
1000626e:	68bb      	ldr	r3, [r7, #8]
10006270:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
10006272:	68fa      	ldr	r2, [r7, #12]
10006274:	1ad3      	subs	r3, r2, r3
10006276:	22c0      	movs	r2, #192	; 0xc0
10006278:	0092      	lsls	r2, r2, #2
1000627a:	4694      	mov	ip, r2
1000627c:	4463      	add	r3, ip
1000627e:	091b      	lsrs	r3, r3, #4
10006280:	607b      	str	r3, [r7, #4]
                /  E_EEPROM_XMC1_FLASH_BLOCK_SIZE );
  return (free_blocks);
10006282:	687b      	ldr	r3, [r7, #4]
}
10006284:	1c18      	adds	r0, r3, #0
10006286:	46bd      	mov	sp, r7
10006288:	b004      	add	sp, #16
1000628a:	bd80      	pop	{r7, pc}
1000628c:	20000718 	.word	0x20000718
10006290:	10010a00 	.word	0x10010a00
10006294:	10010d00 	.word	0x10010d00

10006298 <E_EEPROM_XMC1_lUpdateCurrBankInfo>:
 * Return value    : void
 *
 * Description     : Updates global addresses to keep track of writing and reading operations respectively.
 */
static void E_EEPROM_XMC1_lUpdateCurrBankInfo(void)
{
10006298:	b580      	push	{r7, lr}
1000629a:	b082      	sub	sp, #8
1000629c:	af00      	add	r7, sp, #0
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000629e:	4b14      	ldr	r3, [pc, #80]	; (100062f0 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x58>)
100062a0:	685b      	ldr	r3, [r3, #4]
100062a2:	607b      	str	r3, [r7, #4]
  
  if (data_ptr->current_bank == 0U)
100062a4:	687b      	ldr	r3, [r7, #4]
100062a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
100062a8:	2b00      	cmp	r3, #0
100062aa:	d10f      	bne.n	100062cc <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x34>
  {
    data_ptr->curr_bank_src_addr = E_EEPROM_XMC1_FLASH_BANK0_BASE;
100062ac:	687b      	ldr	r3, [r7, #4]
100062ae:	4a11      	ldr	r2, [pc, #68]	; (100062f4 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x5c>)
100062b0:	651a      	str	r2, [r3, #80]	; 0x50
    data_ptr->gc_src_addr = E_EEPROM_XMC1_FLASH_BANK0_BASE;
100062b2:	687b      	ldr	r3, [r7, #4]
100062b4:	4a0f      	ldr	r2, [pc, #60]	; (100062f4 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x5c>)
100062b6:	641a      	str	r2, [r3, #64]	; 0x40
    data_ptr->gc_dest_addr = E_EEPROM_XMC1_FLASH_BANK1_BASE;
100062b8:	687b      	ldr	r3, [r7, #4]
100062ba:	4a0f      	ldr	r2, [pc, #60]	; (100062f8 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x60>)
100062bc:	63da      	str	r2, [r3, #60]	; 0x3c
    data_ptr->curr_bank_end_addr = E_EEPROM_XMC1_FLASH_BANK0_END;
100062be:	687b      	ldr	r3, [r7, #4]
100062c0:	4a0e      	ldr	r2, [pc, #56]	; (100062fc <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x64>)
100062c2:	645a      	str	r2, [r3, #68]	; 0x44
    data_ptr->prev_bank_end_addr = E_EEPROM_XMC1_FLASH_BANK1_END;
100062c4:	687b      	ldr	r3, [r7, #4]
100062c6:	4a0e      	ldr	r2, [pc, #56]	; (10006300 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x68>)
100062c8:	649a      	str	r2, [r3, #72]	; 0x48
100062ca:	e00e      	b.n	100062ea <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x52>
  }
  else
  {
    data_ptr->curr_bank_src_addr = E_EEPROM_XMC1_FLASH_BANK1_BASE;
100062cc:	687b      	ldr	r3, [r7, #4]
100062ce:	4a0a      	ldr	r2, [pc, #40]	; (100062f8 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x60>)
100062d0:	651a      	str	r2, [r3, #80]	; 0x50
    data_ptr->gc_src_addr = E_EEPROM_XMC1_FLASH_BANK1_BASE;
100062d2:	687b      	ldr	r3, [r7, #4]
100062d4:	4a08      	ldr	r2, [pc, #32]	; (100062f8 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x60>)
100062d6:	641a      	str	r2, [r3, #64]	; 0x40
    data_ptr->gc_dest_addr = E_EEPROM_XMC1_FLASH_BANK0_BASE;
100062d8:	687b      	ldr	r3, [r7, #4]
100062da:	4a06      	ldr	r2, [pc, #24]	; (100062f4 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x5c>)
100062dc:	63da      	str	r2, [r3, #60]	; 0x3c
    data_ptr->curr_bank_end_addr = E_EEPROM_XMC1_FLASH_BANK1_END;
100062de:	687b      	ldr	r3, [r7, #4]
100062e0:	4a07      	ldr	r2, [pc, #28]	; (10006300 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x68>)
100062e2:	645a      	str	r2, [r3, #68]	; 0x44
    data_ptr->prev_bank_end_addr = E_EEPROM_XMC1_FLASH_BANK0_END;
100062e4:	687b      	ldr	r3, [r7, #4]
100062e6:	4a05      	ldr	r2, [pc, #20]	; (100062fc <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x64>)
100062e8:	649a      	str	r2, [r3, #72]	; 0x48
  }
}
100062ea:	46bd      	mov	sp, r7
100062ec:	b002      	add	sp, #8
100062ee:	bd80      	pop	{r7, pc}
100062f0:	20000718 	.word	0x20000718
100062f4:	10010a00 	.word	0x10010a00
100062f8:	10010d00 	.word	0x10010d00
100062fc:	10010cff 	.word	0x10010cff
10006300:	10010fff 	.word	0x10010fff

10006304 <E_EEPROM_XMC1_lReadMarkerBlocks>:
 * Return value    : uint32_t : marker_dirty_state
 *
 * Description     : This function will read the Block marker contents
 */
static uint32_t E_EEPROM_XMC1_lReadMarkerBlocks(void)
{
10006304:	b580      	push	{r7, lr}
10006306:	b088      	sub	sp, #32
10006308:	af00      	add	r7, sp, #0
  uint32_t state_marker_cnt;
  uint32_t temp_state_marker;
  uint32_t marker_dirty_state;
  E_EEPROM_XMC1_DATA_t *data_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000630a:	4b20      	ldr	r3, [pc, #128]	; (1000638c <E_EEPROM_XMC1_lReadMarkerBlocks+0x88>)
1000630c:	685b      	ldr	r3, [r3, #4]
1000630e:	613b      	str	r3, [r7, #16]
  
  /* Initialize Local variables */
  temp_bank_state = 0U;
10006310:	2300      	movs	r3, #0
10006312:	61fb      	str	r3, [r7, #28]
  marker_dirty_state = 0U;
10006314:	2300      	movs	r3, #0
10006316:	617b      	str	r3, [r7, #20]
  state_marker_cnt = 0U;
10006318:	2300      	movs	r3, #0
1000631a:	61bb      	str	r3, [r7, #24]
  do
  {
    /* Prepare the variables for state block update */
    temp_bank_state = (uint32_t)((uint32_t)temp_bank_state << (uint32_t)1U);
1000631c:	69fb      	ldr	r3, [r7, #28]
1000631e:	005b      	lsls	r3, r3, #1
10006320:	61fb      	str	r3, [r7, #28]
    
    bank  = (uint32_t)state_marker_cnt >> E_EEPROM_XMC1_TWO_BIT_POS;
10006322:	69bb      	ldr	r3, [r7, #24]
10006324:	089b      	lsrs	r3, r3, #2
10006326:	60fb      	str	r3, [r7, #12]
    block = (uint32_t)state_marker_cnt - ((uint32_t)bank << E_EEPROM_XMC1_TWO_BIT_POS);
10006328:	68fb      	ldr	r3, [r7, #12]
1000632a:	009b      	lsls	r3, r3, #2
1000632c:	69ba      	ldr	r2, [r7, #24]
1000632e:	1ad3      	subs	r3, r2, r3
10006330:	60bb      	str	r3, [r7, #8]
    
    /* Read the state block of bank*/
    temp_state_marker = E_EEPROM_XMC1_lReadVerifyMarker(bank , block);
10006332:	68fa      	ldr	r2, [r7, #12]
10006334:	68bb      	ldr	r3, [r7, #8]
10006336:	1c10      	adds	r0, r2, #0
10006338:	1c19      	adds	r1, r3, #0
1000633a:	f000 f829 	bl	10006390 <E_EEPROM_XMC1_lReadVerifyMarker>
1000633e:	1c03      	adds	r3, r0, #0
10006340:	607b      	str	r3, [r7, #4]
    
    if (temp_state_marker == E_EEPROM_XMC1_ALL_ONES)
10006342:	687b      	ldr	r3, [r7, #4]
10006344:	3301      	adds	r3, #1
10006346:	d104      	bne.n	10006352 <E_EEPROM_XMC1_lReadMarkerBlocks+0x4e>
    {
     temp_bank_state |= 1U;
10006348:	69fb      	ldr	r3, [r7, #28]
1000634a:	2201      	movs	r2, #1
1000634c:	4313      	orrs	r3, r2
1000634e:	61fb      	str	r3, [r7, #28]
10006350:	e00c      	b.n	1000636c <E_EEPROM_XMC1_lReadMarkerBlocks+0x68>
    }
    else if (temp_state_marker == E_EEPROM_XMC1_ALL_ZEROS)
10006352:	687b      	ldr	r3, [r7, #4]
10006354:	2b00      	cmp	r3, #0
10006356:	d009      	beq.n	1000636c <E_EEPROM_XMC1_lReadMarkerBlocks+0x68>
    {
     temp_bank_state |= 0U;
    }
    else
    {
     indx = (uint32_t)((uint32_t)state_marker_cnt >> E_EEPROM_XMC1_TWO_BIT_POS);
10006358:	69bb      	ldr	r3, [r7, #24]
1000635a:	089b      	lsrs	r3, r3, #2
1000635c:	603b      	str	r3, [r7, #0]
     marker_dirty_state |= (uint32_t)((uint32_t)1U << (uint32_t)indx);
1000635e:	683b      	ldr	r3, [r7, #0]
10006360:	2201      	movs	r2, #1
10006362:	409a      	lsls	r2, r3
10006364:	1c13      	adds	r3, r2, #0
10006366:	697a      	ldr	r2, [r7, #20]
10006368:	4313      	orrs	r3, r2
1000636a:	617b      	str	r3, [r7, #20]
    }
    /* Update the counter "StateBlockCnt" */
    state_marker_cnt++;
1000636c:	69bb      	ldr	r3, [r7, #24]
1000636e:	3301      	adds	r3, #1
10006370:	61bb      	str	r3, [r7, #24]
  } while (state_marker_cnt < E_EEPROM_XMC1_EIGHT_BYTES);
10006372:	69bb      	ldr	r3, [r7, #24]
10006374:	2b07      	cmp	r3, #7
10006376:	d9d1      	bls.n	1000631c <E_EEPROM_XMC1_lReadMarkerBlocks+0x18>
  
  /* Update Global variables */
  data_ptr->init_gc_state = temp_bank_state;
10006378:	693a      	ldr	r2, [r7, #16]
1000637a:	23bc      	movs	r3, #188	; 0xbc
1000637c:	005b      	lsls	r3, r3, #1
1000637e:	69f9      	ldr	r1, [r7, #28]
10006380:	50d1      	str	r1, [r2, r3]
  
  return (marker_dirty_state);
10006382:	697b      	ldr	r3, [r7, #20]
}
10006384:	1c18      	adds	r0, r3, #0
10006386:	46bd      	mov	sp, r7
10006388:	b008      	add	sp, #32
1000638a:	bd80      	pop	{r7, pc}
1000638c:	20000718 	.word	0x20000718

10006390 <E_EEPROM_XMC1_lReadVerifyMarker>:
 *                    E_EEPROM_XMC1_MB_DIRTY
 *
 * Description    : This function will verify the marker contents read out from state page.
 */
static uint32_t E_EEPROM_XMC1_lReadVerifyMarker(uint32_t bank, uint32_t block)
{
10006390:	b580      	push	{r7, lr}
10006392:	b08a      	sub	sp, #40	; 0x28
10006394:	af00      	add	r7, sp, #0
10006396:	6078      	str	r0, [r7, #4]
10006398:	6039      	str	r1, [r7, #0]
  uint32_t zeros_counter;
  uint32_t marker_block_addr;
  uint32_t *marker_array_ptr;
  E_EEPROM_XMC1_DATA_t *data_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000639a:	4b2b      	ldr	r3, [pc, #172]	; (10006448 <E_EEPROM_XMC1_lReadVerifyMarker+0xb8>)
1000639c:	685b      	ldr	r3, [r3, #4]
1000639e:	617b      	str	r3, [r7, #20]
  
  ones_counter = 0U;
100063a0:	2300      	movs	r3, #0
100063a2:	61fb      	str	r3, [r7, #28]
  zeros_counter = 0U;
100063a4:	2300      	movs	r3, #0
100063a6:	61bb      	str	r3, [r7, #24]
  marker_array_ptr = (uint32_t*)(void*)data_ptr->read_write_buffer;
100063a8:	697b      	ldr	r3, [r7, #20]
100063aa:	335c      	adds	r3, #92	; 0x5c
100063ac:	613b      	str	r3, [r7, #16]
  
  /* Calculate the Marker Block address from bank and Block size*/
  marker_block_addr = (E_EEPROM_XMC1_FLASH_BANK0_BASE +
                      ((uint32_t)bank  * (uint32_t)E_EEPROM_XMC1_FLASH_BANK_SIZE)) +
100063ae:	687a      	ldr	r2, [r7, #4]
100063b0:	1c13      	adds	r3, r2, #0
100063b2:	005b      	lsls	r3, r3, #1
100063b4:	189b      	adds	r3, r3, r2
100063b6:	011b      	lsls	r3, r3, #4
100063b8:	1c1a      	adds	r2, r3, #0
100063ba:	683b      	ldr	r3, [r7, #0]
100063bc:	18d3      	adds	r3, r2, r3
100063be:	4a23      	ldr	r2, [pc, #140]	; (1000644c <E_EEPROM_XMC1_lReadVerifyMarker+0xbc>)
100063c0:	4694      	mov	ip, r2
100063c2:	4463      	add	r3, ip
  ones_counter = 0U;
  zeros_counter = 0U;
  marker_array_ptr = (uint32_t*)(void*)data_ptr->read_write_buffer;
  
  /* Calculate the Marker Block address from bank and Block size*/
  marker_block_addr = (E_EEPROM_XMC1_FLASH_BANK0_BASE +
100063c4:	011b      	lsls	r3, r3, #4
100063c6:	60fb      	str	r3, [r7, #12]
                      ((uint32_t)bank  * (uint32_t)E_EEPROM_XMC1_FLASH_BANK_SIZE)) +
                      ((uint32_t)block * (uint32_t)E_EEPROM_XMC1_FLASH_BLOCK_SIZE);
  
  /* Clear all error status flags before flash operation*/
  XMC_FLASH_ClearStatus();
100063c8:	f7fc f960 	bl	1000268c <XMC_FLASH_ClearStatus>
  
  /* Read one complete block of data (4 Words = 128 bit) from the targeted Marker Block */
  E_EEPROM_XMC1_lReadSingleBlock(marker_block_addr, (uint32_t*)(void*)marker_array_ptr);
100063cc:	68fa      	ldr	r2, [r7, #12]
100063ce:	693b      	ldr	r3, [r7, #16]
100063d0:	1c10      	adds	r0, r2, #0
100063d2:	1c19      	adds	r1, r3, #0
100063d4:	f000 fbd8 	bl	10006b88 <E_EEPROM_XMC1_lReadSingleBlock>
  
  /* Check for any flash hardware errors*/
  if (E_EEPROM_XMC1_lGetFlashStatus())
100063d8:	f000 fc00 	bl	10006bdc <E_EEPROM_XMC1_lGetFlashStatus>
100063dc:	1e03      	subs	r3, r0, #0
100063de:	d002      	beq.n	100063e6 <E_EEPROM_XMC1_lReadVerifyMarker+0x56>
  {
    /* Any Hardware errors will result in Dirty state*/
    return_val = E_EEPROM_XMC1_MB_DIRTY;
100063e0:	23dd      	movs	r3, #221	; 0xdd
100063e2:	623b      	str	r3, [r7, #32]
100063e4:	e02b      	b.n	1000643e <E_EEPROM_XMC1_lReadVerifyMarker+0xae>
  }
  else
  {
    for (indx = 0U ; indx <E_EEPROM_XMC1_MAX_WORDS_IN_BLOCK ; indx++)
100063e6:	2300      	movs	r3, #0
100063e8:	627b      	str	r3, [r7, #36]	; 0x24
100063ea:	e016      	b.n	1000641a <E_EEPROM_XMC1_lReadVerifyMarker+0x8a>
    {
      /* Check for the Marker field and verify Marker either 0 or 1*/
      if (*(marker_array_ptr + indx) == E_EEPROM_XMC1_ALL_ZEROS)
100063ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100063ee:	009b      	lsls	r3, r3, #2
100063f0:	693a      	ldr	r2, [r7, #16]
100063f2:	18d3      	adds	r3, r2, r3
100063f4:	681b      	ldr	r3, [r3, #0]
100063f6:	2b00      	cmp	r3, #0
100063f8:	d102      	bne.n	10006400 <E_EEPROM_XMC1_lReadVerifyMarker+0x70>
      {
        zeros_counter++;
100063fa:	69bb      	ldr	r3, [r7, #24]
100063fc:	3301      	adds	r3, #1
100063fe:	61bb      	str	r3, [r7, #24]
      }
      
      if (*(marker_array_ptr + indx) == E_EEPROM_XMC1_ALL_ONES)
10006400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10006402:	009b      	lsls	r3, r3, #2
10006404:	693a      	ldr	r2, [r7, #16]
10006406:	18d3      	adds	r3, r2, r3
10006408:	681b      	ldr	r3, [r3, #0]
1000640a:	3301      	adds	r3, #1
1000640c:	d102      	bne.n	10006414 <E_EEPROM_XMC1_lReadVerifyMarker+0x84>
      {
        ones_counter++;
1000640e:	69fb      	ldr	r3, [r7, #28]
10006410:	3301      	adds	r3, #1
10006412:	61fb      	str	r3, [r7, #28]
    /* Any Hardware errors will result in Dirty state*/
    return_val = E_EEPROM_XMC1_MB_DIRTY;
  }
  else
  {
    for (indx = 0U ; indx <E_EEPROM_XMC1_MAX_WORDS_IN_BLOCK ; indx++)
10006414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10006416:	3301      	adds	r3, #1
10006418:	627b      	str	r3, [r7, #36]	; 0x24
1000641a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000641c:	2b03      	cmp	r3, #3
1000641e:	d9e5      	bls.n	100063ec <E_EEPROM_XMC1_lReadVerifyMarker+0x5c>
      if (*(marker_array_ptr + indx) == E_EEPROM_XMC1_ALL_ONES)
      {
        ones_counter++;
      }
    }
    if (ones_counter == E_EEPROM_XMC1_FOUR_BYTES)
10006420:	69fb      	ldr	r3, [r7, #28]
10006422:	2b04      	cmp	r3, #4
10006424:	d103      	bne.n	1000642e <E_EEPROM_XMC1_lReadVerifyMarker+0x9e>
    {
      return_val = E_EEPROM_XMC1_ALL_ONES;
10006426:	2301      	movs	r3, #1
10006428:	425b      	negs	r3, r3
1000642a:	623b      	str	r3, [r7, #32]
1000642c:	e007      	b.n	1000643e <E_EEPROM_XMC1_lReadVerifyMarker+0xae>
    }
    else if (zeros_counter == E_EEPROM_XMC1_FOUR_BYTES)
1000642e:	69bb      	ldr	r3, [r7, #24]
10006430:	2b04      	cmp	r3, #4
10006432:	d102      	bne.n	1000643a <E_EEPROM_XMC1_lReadVerifyMarker+0xaa>
    {
      return_val = E_EEPROM_XMC1_ALL_ZEROS;
10006434:	2300      	movs	r3, #0
10006436:	623b      	str	r3, [r7, #32]
10006438:	e001      	b.n	1000643e <E_EEPROM_XMC1_lReadVerifyMarker+0xae>
    }
    else
    {
      return_val = E_EEPROM_XMC1_MB_DIRTY;
1000643a:	23dd      	movs	r3, #221	; 0xdd
1000643c:	623b      	str	r3, [r7, #32]
    }
  }
  return (return_val);
1000643e:	6a3b      	ldr	r3, [r7, #32]
}
10006440:	1c18      	adds	r0, r3, #0
10006442:	46bd      	mov	sp, r7
10006444:	b00a      	add	sp, #40	; 0x28
10006446:	bd80      	pop	{r7, pc}
10006448:	20000718 	.word	0x20000718
1000644c:	010010a0 	.word	0x010010a0

10006450 <E_EEPROM_XMC1_lSetMarkerBlockBuffer>:
 * Return value    : void
 *
 * Description     : This function will update the write buffer for a particular bank marker state
 */
static void E_EEPROM_XMC1_lSetMarkerBlockBuffer(void)
{
10006450:	b580      	push	{r7, lr}
10006452:	b084      	sub	sp, #16
10006454:	af00      	add	r7, sp, #0
  uint32_t *array_ptr;
  uint32_t indx;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10006456:	4b0c      	ldr	r3, [pc, #48]	; (10006488 <E_EEPROM_XMC1_lSetMarkerBlockBuffer+0x38>)
10006458:	685b      	ldr	r3, [r3, #4]
1000645a:	60bb      	str	r3, [r7, #8]
  
  array_ptr = (uint32_t*)(void*)data_ptr->read_write_buffer;
1000645c:	68bb      	ldr	r3, [r7, #8]
1000645e:	335c      	adds	r3, #92	; 0x5c
10006460:	607b      	str	r3, [r7, #4]
  for (indx = 0U ; indx < E_EEPROM_XMC1_FOUR_BYTES; indx++)
10006462:	2300      	movs	r3, #0
10006464:	60fb      	str	r3, [r7, #12]
10006466:	e008      	b.n	1000647a <E_EEPROM_XMC1_lSetMarkerBlockBuffer+0x2a>
  {
    array_ptr[indx] = E_EEPROM_XMC1_ALL_ZEROS;
10006468:	68fb      	ldr	r3, [r7, #12]
1000646a:	009b      	lsls	r3, r3, #2
1000646c:	687a      	ldr	r2, [r7, #4]
1000646e:	18d3      	adds	r3, r2, r3
10006470:	2200      	movs	r2, #0
10006472:	601a      	str	r2, [r3, #0]
  uint32_t indx;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
  
  array_ptr = (uint32_t*)(void*)data_ptr->read_write_buffer;
  for (indx = 0U ; indx < E_EEPROM_XMC1_FOUR_BYTES; indx++)
10006474:	68fb      	ldr	r3, [r7, #12]
10006476:	3301      	adds	r3, #1
10006478:	60fb      	str	r3, [r7, #12]
1000647a:	68fb      	ldr	r3, [r7, #12]
1000647c:	2b03      	cmp	r3, #3
1000647e:	d9f3      	bls.n	10006468 <E_EEPROM_XMC1_lSetMarkerBlockBuffer+0x18>
  {
    array_ptr[indx] = E_EEPROM_XMC1_ALL_ZEROS;
  }

}
10006480:	46bd      	mov	sp, r7
10006482:	b004      	add	sp, #16
10006484:	bd80      	pop	{r7, pc}
10006486:	46c0      	nop			; (mov r8, r8)
10006488:	20000718 	.word	0x20000718

1000648c <E_EEPROM_XMC1_lSetMarkerPageBuffer>:
 *                     ----------------------------------------------------------------------
 *                     ----------------------------------------------------------------------
 *                     BLOCK16-  (0xFFFFFFFF)  (0xFFFFFFFF)   (0xFFFFFFFF)   (0xFFFFFFFF)
 */
static void E_EEPROM_XMC1_lSetMarkerPageBuffer(uint32_t state)
{
1000648c:	b580      	push	{r7, lr}
1000648e:	b088      	sub	sp, #32
10006490:	af00      	add	r7, sp, #0
10006492:	6078      	str	r0, [r7, #4]
  uint32_t bit_mask;
  uint32_t word_data;
  uint32_t *array_ptr;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10006494:	4b1e      	ldr	r3, [pc, #120]	; (10006510 <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x84>)
10006496:	685b      	ldr	r3, [r3, #4]
10006498:	60fb      	str	r3, [r7, #12]
  
  array_ptr = (uint32_t*)(void*)data_ptr->page_write_buffer;
1000649a:	68fb      	ldr	r3, [r7, #12]
1000649c:	3370      	adds	r3, #112	; 0x70
1000649e:	613b      	str	r3, [r7, #16]
   * Depending upon the state received check the bit positions where a state marker has to be updated to
   * get the actual state. Fill the first four blocks of the page with the state marker information.
   */

  /* Fill the first rest 4 blocks of the page with marker data  */
  for (bit_mask = 0U;bit_mask < E_EEPROM_XMC1_MARKER_MAX_SHIFT;bit_mask++)
100064a0:	2300      	movs	r3, #0
100064a2:	61bb      	str	r3, [r7, #24]
100064a4:	e01e      	b.n	100064e4 <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x58>
  {
    if ( (state & (E_EEPROM_XMC1_MARKER_POSITION >> bit_mask )) == 0U )
100064a6:	69bb      	ldr	r3, [r7, #24]
100064a8:	2280      	movs	r2, #128	; 0x80
100064aa:	40da      	lsrs	r2, r3
100064ac:	1c13      	adds	r3, r2, #0
100064ae:	687a      	ldr	r2, [r7, #4]
100064b0:	4013      	ands	r3, r2
100064b2:	d102      	bne.n	100064ba <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x2e>
    {
       word_data = E_EEPROM_XMC1_ALL_ZEROS;
100064b4:	2300      	movs	r3, #0
100064b6:	617b      	str	r3, [r7, #20]
100064b8:	e002      	b.n	100064c0 <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x34>
    }
    else
    {
       word_data = E_EEPROM_XMC1_ALL_ONES;
100064ba:	2301      	movs	r3, #1
100064bc:	425b      	negs	r3, r3
100064be:	617b      	str	r3, [r7, #20]
    }
    for ( indx = 0U; indx< E_EEPROM_XMC1_MAX_WORDS_IN_BLOCK ; indx++ )
100064c0:	2300      	movs	r3, #0
100064c2:	61fb      	str	r3, [r7, #28]
100064c4:	e008      	b.n	100064d8 <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x4c>
    {
       *array_ptr = word_data;
100064c6:	693b      	ldr	r3, [r7, #16]
100064c8:	697a      	ldr	r2, [r7, #20]
100064ca:	601a      	str	r2, [r3, #0]
       array_ptr++;
100064cc:	693b      	ldr	r3, [r7, #16]
100064ce:	3304      	adds	r3, #4
100064d0:	613b      	str	r3, [r7, #16]
    }
    else
    {
       word_data = E_EEPROM_XMC1_ALL_ONES;
    }
    for ( indx = 0U; indx< E_EEPROM_XMC1_MAX_WORDS_IN_BLOCK ; indx++ )
100064d2:	69fb      	ldr	r3, [r7, #28]
100064d4:	3301      	adds	r3, #1
100064d6:	61fb      	str	r3, [r7, #28]
100064d8:	69fb      	ldr	r3, [r7, #28]
100064da:	2b03      	cmp	r3, #3
100064dc:	d9f3      	bls.n	100064c6 <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x3a>
   * Depending upon the state received check the bit positions where a state marker has to be updated to
   * get the actual state. Fill the first four blocks of the page with the state marker information.
   */

  /* Fill the first rest 4 blocks of the page with marker data  */
  for (bit_mask = 0U;bit_mask < E_EEPROM_XMC1_MARKER_MAX_SHIFT;bit_mask++)
100064de:	69bb      	ldr	r3, [r7, #24]
100064e0:	3301      	adds	r3, #1
100064e2:	61bb      	str	r3, [r7, #24]
100064e4:	69bb      	ldr	r3, [r7, #24]
100064e6:	2b03      	cmp	r3, #3
100064e8:	d9dd      	bls.n	100064a6 <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x1a>
       array_ptr++;
    }

  }
  /* Fill the first rest 12 blocks of the page with all ones*/
  for (indx = 0U;indx < E_EEPROM_XMC1_PAGE1_EXTRA_WORDS;indx++)
100064ea:	2300      	movs	r3, #0
100064ec:	61fb      	str	r3, [r7, #28]
100064ee:	e009      	b.n	10006504 <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x78>
  {
    *array_ptr = E_EEPROM_XMC1_ALL_ONES;
100064f0:	693b      	ldr	r3, [r7, #16]
100064f2:	2201      	movs	r2, #1
100064f4:	4252      	negs	r2, r2
100064f6:	601a      	str	r2, [r3, #0]
    array_ptr++;
100064f8:	693b      	ldr	r3, [r7, #16]
100064fa:	3304      	adds	r3, #4
100064fc:	613b      	str	r3, [r7, #16]
       array_ptr++;
    }

  }
  /* Fill the first rest 12 blocks of the page with all ones*/
  for (indx = 0U;indx < E_EEPROM_XMC1_PAGE1_EXTRA_WORDS;indx++)
100064fe:	69fb      	ldr	r3, [r7, #28]
10006500:	3301      	adds	r3, #1
10006502:	61fb      	str	r3, [r7, #28]
10006504:	69fb      	ldr	r3, [r7, #28]
10006506:	2b2f      	cmp	r3, #47	; 0x2f
10006508:	d9f2      	bls.n	100064f0 <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x64>
  {
    *array_ptr = E_EEPROM_XMC1_ALL_ONES;
    array_ptr++;
  }

}
1000650a:	46bd      	mov	sp, r7
1000650c:	b008      	add	sp, #32
1000650e:	bd80      	pop	{r7, pc}
10006510:	20000718 	.word	0x20000718

10006514 <E_EEPROM_XMC1_lEraseBank>:
 * Return value    : uint32_t - Flash NVM_STATUS register value
 *
 * Description     : Erases the particular bank
 */
static uint32_t E_EEPROM_XMC1_lEraseBank(uint32_t page_address)
{
10006514:	b580      	push	{r7, lr}
10006516:	b084      	sub	sp, #16
10006518:	af00      	add	r7, sp, #0
1000651a:	6078      	str	r0, [r7, #4]
  uint32_t indx;
  uint32_t status;
  /* Clear all error status flags before flash operation*/
  page_address = ((page_address) - E_EEPROM_XMC1_FLASH_PAGE_SIZE );
1000651c:	687b      	ldr	r3, [r7, #4]
1000651e:	3b01      	subs	r3, #1
10006520:	3bff      	subs	r3, #255	; 0xff
10006522:	607b      	str	r3, [r7, #4]
  page_address += 1U;
10006524:	687b      	ldr	r3, [r7, #4]
10006526:	3301      	adds	r3, #1
10006528:	607b      	str	r3, [r7, #4]
  indx = 0U;
1000652a:	2300      	movs	r3, #0
1000652c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    /* Clear all error status flags before flash operation*/
    XMC_FLASH_ClearStatus();
1000652e:	f7fc f8ad 	bl	1000268c <XMC_FLASH_ClearStatus>
    
    E_EEPROM_XMC1_lEraseSinglePage(page_address);
10006532:	687b      	ldr	r3, [r7, #4]
10006534:	1c18      	adds	r0, r3, #0
10006536:	f000 fb45 	bl	10006bc4 <E_EEPROM_XMC1_lEraseSinglePage>
    
    status = E_EEPROM_XMC1_lGetFlashStatus();
1000653a:	f000 fb4f 	bl	10006bdc <E_EEPROM_XMC1_lGetFlashStatus>
1000653e:	1c03      	adds	r3, r0, #0
10006540:	60bb      	str	r3, [r7, #8]
    
    page_address = page_address - (E_EEPROM_XMC1_FLASH_PAGE_SIZE );
10006542:	687b      	ldr	r3, [r7, #4]
10006544:	3b01      	subs	r3, #1
10006546:	3bff      	subs	r3, #255	; 0xff
10006548:	607b      	str	r3, [r7, #4]
    indx++;
1000654a:	68fb      	ldr	r3, [r7, #12]
1000654c:	3301      	adds	r3, #1
1000654e:	60fb      	str	r3, [r7, #12]
  } while ((indx <E_EEPROM_XMC1_BANK_PAGES) && (status == 0U));
10006550:	68fb      	ldr	r3, [r7, #12]
10006552:	2b02      	cmp	r3, #2
10006554:	d802      	bhi.n	1000655c <E_EEPROM_XMC1_lEraseBank+0x48>
10006556:	68bb      	ldr	r3, [r7, #8]
10006558:	2b00      	cmp	r3, #0
1000655a:	d0e8      	beq.n	1000652e <E_EEPROM_XMC1_lEraseBank+0x1a>
  
  return (status);
1000655c:	68bb      	ldr	r3, [r7, #8]
}
1000655e:	1c18      	adds	r0, r3, #0
10006560:	46bd      	mov	sp, r7
10006562:	b004      	add	sp, #16
10006564:	bd80      	pop	{r7, pc}
10006566:	46c0      	nop			; (mov r8, r8)

10006568 <E_EEPROM_XMC1_lGCWrite>:
 * Return value    : uint32_t - Flash NVM_STATUS register value
 *
 * Description     : Local function to write data into specified location during GC operation
 */
static uint32_t E_EEPROM_XMC1_lGCWrite(uint32_t block_address)
{
10006568:	b580      	push	{r7, lr}
1000656a:	b084      	sub	sp, #16
1000656c:	af00      	add	r7, sp, #0
1000656e:	6078      	str	r0, [r7, #4]
  uint32_t status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10006570:	4b0a      	ldr	r3, [pc, #40]	; (1000659c <E_EEPROM_XMC1_lGCWrite+0x34>)
10006572:	685b      	ldr	r3, [r3, #4]
10006574:	60fb      	str	r3, [r7, #12]
  
  /* Clear all error status flags before flash operation*/
  XMC_FLASH_ClearStatus();
10006576:	f7fc f889 	bl	1000268c <XMC_FLASH_ClearStatus>
  
  /* Write a single block into flash*/
  E_EEPROM_XMC1_lWriteSingleBlock(block_address, (uint32_t*)(void*)data_ptr->read_write_buffer);
1000657a:	68fb      	ldr	r3, [r7, #12]
1000657c:	335c      	adds	r3, #92	; 0x5c
1000657e:	687a      	ldr	r2, [r7, #4]
10006580:	1c10      	adds	r0, r2, #0
10006582:	1c19      	adds	r1, r3, #0
10006584:	f000 faf0 	bl	10006b68 <E_EEPROM_XMC1_lWriteSingleBlock>
  status = E_EEPROM_XMC1_lGetFlashStatus();
10006588:	f000 fb28 	bl	10006bdc <E_EEPROM_XMC1_lGetFlashStatus>
1000658c:	1c03      	adds	r3, r0, #0
1000658e:	60bb      	str	r3, [r7, #8]
  return (status);
10006590:	68bb      	ldr	r3, [r7, #8]
}
10006592:	1c18      	adds	r0, r3, #0
10006594:	46bd      	mov	sp, r7
10006596:	b004      	add	sp, #16
10006598:	bd80      	pop	{r7, pc}
1000659a:	46c0      	nop			; (mov r8, r8)
1000659c:	20000718 	.word	0x20000718

100065a0 <E_EEPROM_XMC1_lLocalWrite>:
 * Description     : Common local write function to do write block function or invalidate block.
 */
static uint32_t E_EEPROM_XMC1_lLocalWrite( uint8_t block_number,
                                           uint8_t* data_buffer_ptr,
                                           uint32_t invalidate)
{
100065a0:	b580      	push	{r7, lr}
100065a2:	b08c      	sub	sp, #48	; 0x30
100065a4:	af00      	add	r7, sp, #0
100065a6:	60b9      	str	r1, [r7, #8]
100065a8:	607a      	str	r2, [r7, #4]
100065aa:	230f      	movs	r3, #15
100065ac:	18fb      	adds	r3, r7, r3
100065ae:	1c02      	adds	r2, r0, #0
100065b0:	701a      	strb	r2, [r3, #0]
  uint32_t user_block_index;
  uint32_t remaining_blocks;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_BLOCK_t *block_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100065b2:	4b3b      	ldr	r3, [pc, #236]	; (100066a0 <E_EEPROM_XMC1_lLocalWrite+0x100>)
100065b4:	685b      	ldr	r3, [r3, #4]
100065b6:	627b      	str	r3, [r7, #36]	; 0x24

  status = 0U;
100065b8:	2300      	movs	r3, #0
100065ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  perform_write = 0U;
100065bc:	2300      	movs	r3, #0
100065be:	62bb      	str	r3, [r7, #40]	; 0x28
  user_block_index = E_EEPROM_XMC1_lGetUsrBlockIndex(block_number);
100065c0:	230f      	movs	r3, #15
100065c2:	18fb      	adds	r3, r7, r3
100065c4:	781b      	ldrb	r3, [r3, #0]
100065c6:	1c18      	adds	r0, r3, #0
100065c8:	f7ff fdf4 	bl	100061b4 <E_EEPROM_XMC1_lGetUsrBlockIndex>
100065cc:	1c03      	adds	r3, r0, #0
100065ce:	623b      	str	r3, [r7, #32]
  block_ptr = E_EEPROM_XMC1_HANDLE_PTR->block_config_ptr + user_block_index;
100065d0:	4b33      	ldr	r3, [pc, #204]	; (100066a0 <E_EEPROM_XMC1_lLocalWrite+0x100>)
100065d2:	681a      	ldr	r2, [r3, #0]
100065d4:	6a3b      	ldr	r3, [r7, #32]
100065d6:	00db      	lsls	r3, r3, #3
100065d8:	18d3      	adds	r3, r2, r3
100065da:	61fb      	str	r3, [r7, #28]
  
  flash_blocks = E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks(block_ptr->size);
100065dc:	69fb      	ldr	r3, [r7, #28]
100065de:	685b      	ldr	r3, [r3, #4]
100065e0:	1c18      	adds	r0, r3, #0
100065e2:	f7ff fe17 	bl	10006214 <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks>
100065e6:	1c03      	adds	r3, r0, #0
100065e8:	61bb      	str	r3, [r7, #24]
  remaining_blocks = E_EEPROM_XMC1_lGetFreeDFLASHBlocks();
100065ea:	f7ff fe31 	bl	10006250 <E_EEPROM_XMC1_lGetFreeDFLASHBlocks>
100065ee:	1c03      	adds	r3, r0, #0
100065f0:	617b      	str	r3, [r7, #20]
  
  if (remaining_blocks < flash_blocks)
100065f2:	697a      	ldr	r2, [r7, #20]
100065f4:	69bb      	ldr	r3, [r7, #24]
100065f6:	429a      	cmp	r2, r3
100065f8:	d228      	bcs.n	1000664c <E_EEPROM_XMC1_lLocalWrite+0xac>
  {
    /* Doesn't do Garbage collection if, GUI option garbage collection is disabled*/
    if (E_EEPROM_XMC1_HANDLE_PTR->garbage_collection == 1U)
100065fa:	4b29      	ldr	r3, [pc, #164]	; (100066a0 <E_EEPROM_XMC1_lLocalWrite+0x100>)
100065fc:	7b1b      	ldrb	r3, [r3, #12]
100065fe:	2b01      	cmp	r3, #1
10006600:	d121      	bne.n	10006646 <E_EEPROM_XMC1_lLocalWrite+0xa6>
    {
      /* Request for Garbage Collection and continue */
      data_ptr->gc_state = E_EEPROM_XMC1_GC_REQUESTED;
10006602:	6a7a      	ldr	r2, [r7, #36]	; 0x24
10006604:	23ba      	movs	r3, #186	; 0xba
10006606:	005b      	lsls	r3, r3, #1
10006608:	2104      	movs	r1, #4
1000660a:	50d1      	str	r1, [r2, r3]
      E_EEPROM_XMC1_lGarbageCollection();
1000660c:	f7ff f9da 	bl	100059c4 <E_EEPROM_XMC1_lGarbageCollection>
      
      /*Check the size of the GC requested block to check if space is available in the new bank or not.*/
      flash_blocks = E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks(block_ptr->size);
10006610:	69fb      	ldr	r3, [r7, #28]
10006612:	685b      	ldr	r3, [r3, #4]
10006614:	1c18      	adds	r0, r3, #0
10006616:	f7ff fdfd 	bl	10006214 <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks>
1000661a:	1c03      	adds	r3, r0, #0
1000661c:	61bb      	str	r3, [r7, #24]
      remaining_blocks = E_EEPROM_XMC1_lGetFreeDFLASHBlocks();
1000661e:	f7ff fe17 	bl	10006250 <E_EEPROM_XMC1_lGetFreeDFLASHBlocks>
10006622:	1c03      	adds	r3, r0, #0
10006624:	617b      	str	r3, [r7, #20]
      
      /* Check for GC overflows the complete space in the new bank, hence cant write the GC triggered block*/
      if ((remaining_blocks >= flash_blocks)&&(data_ptr->gc_state == E_EEPROM_XMC1_GC_IDLE))
10006626:	697a      	ldr	r2, [r7, #20]
10006628:	69bb      	ldr	r3, [r7, #24]
1000662a:	429a      	cmp	r2, r3
1000662c:	d308      	bcc.n	10006640 <E_EEPROM_XMC1_lLocalWrite+0xa0>
1000662e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
10006630:	23ba      	movs	r3, #186	; 0xba
10006632:	005b      	lsls	r3, r3, #1
10006634:	58d3      	ldr	r3, [r2, r3]
10006636:	2b0a      	cmp	r3, #10
10006638:	d102      	bne.n	10006640 <E_EEPROM_XMC1_lLocalWrite+0xa0>
      {
        perform_write = 1U;
1000663a:	2301      	movs	r3, #1
1000663c:	62bb      	str	r3, [r7, #40]	; 0x28
1000663e:	e007      	b.n	10006650 <E_EEPROM_XMC1_lLocalWrite+0xb0>
      }
      else
      {
        status = (uint32_t)E_EEPROM_XMC1_OPERATION_STATUS_NOT_ALLOWED;
10006640:	2305      	movs	r3, #5
10006642:	62fb      	str	r3, [r7, #44]	; 0x2c
10006644:	e004      	b.n	10006650 <E_EEPROM_XMC1_lLocalWrite+0xb0>
      }
    }
    else
    {
      status = (uint32_t)E_EEPROM_XMC1_OPERATION_STATUS_MEMORY_BANK_FULL;
10006646:	2306      	movs	r3, #6
10006648:	62fb      	str	r3, [r7, #44]	; 0x2c
1000664a:	e001      	b.n	10006650 <E_EEPROM_XMC1_lLocalWrite+0xb0>
    }
  }
  else
  {
    perform_write = 1U;
1000664c:	2301      	movs	r3, #1
1000664e:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  /* Write operation Starts */
  if (perform_write == 1U)
10006650:	6abb      	ldr	r3, [r7, #40]	; 0x28
10006652:	2b01      	cmp	r3, #1
10006654:	d11f      	bne.n	10006696 <E_EEPROM_XMC1_lLocalWrite+0xf6>
  {
    data_ptr->written_block_counter = 0U;
10006656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10006658:	2200      	movs	r2, #0
1000665a:	659a      	str	r2, [r3, #88]	; 0x58
    if (invalidate == 1U)
1000665c:	687b      	ldr	r3, [r7, #4]
1000665e:	2b01      	cmp	r3, #1
10006660:	d10a      	bne.n	10006678 <E_EEPROM_XMC1_lLocalWrite+0xd8>
    {
      status = E_EEPROM_XMC1_lHandleInvalidReq(block_number, user_block_index);
10006662:	230f      	movs	r3, #15
10006664:	18fb      	adds	r3, r7, r3
10006666:	781a      	ldrb	r2, [r3, #0]
10006668:	6a3b      	ldr	r3, [r7, #32]
1000666a:	1c10      	adds	r0, r2, #0
1000666c:	1c19      	adds	r1, r3, #0
1000666e:	f000 f8c9 	bl	10006804 <E_EEPROM_XMC1_lHandleInvalidReq>
10006672:	1c03      	adds	r3, r0, #0
10006674:	62fb      	str	r3, [r7, #44]	; 0x2c
10006676:	e009      	b.n	1000668c <E_EEPROM_XMC1_lLocalWrite+0xec>
    }
    else
    {
      status = E_EEPROM_XMC1_lHandleWriteReq(block_number, data_buffer_ptr);
10006678:	230f      	movs	r3, #15
1000667a:	18fb      	adds	r3, r7, r3
1000667c:	781a      	ldrb	r2, [r3, #0]
1000667e:	68bb      	ldr	r3, [r7, #8]
10006680:	1c10      	adds	r0, r2, #0
10006682:	1c19      	adds	r1, r3, #0
10006684:	f000 f80e 	bl	100066a4 <E_EEPROM_XMC1_lHandleWriteReq>
10006688:	1c03      	adds	r3, r0, #0
1000668a:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    if (status != 0U)
1000668c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1000668e:	2b00      	cmp	r3, #0
10006690:	d001      	beq.n	10006696 <E_EEPROM_XMC1_lLocalWrite+0xf6>
    {
       status = (uint32_t)E_EEPROM_XMC1_OPERATION_STATUS_FAILURE;
10006692:	2301      	movs	r3, #1
10006694:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  return (status);
10006696:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
10006698:	1c18      	adds	r0, r3, #0
1000669a:	46bd      	mov	sp, r7
1000669c:	b00c      	add	sp, #48	; 0x30
1000669e:	bd80      	pop	{r7, pc}
100066a0:	20000718 	.word	0x20000718

100066a4 <E_EEPROM_XMC1_lHandleWriteReq>:
 * Return value    : uint32_t - Flash NVM_STATUS register value
 *
 * Description     : Handle function to write one complete data block into flash.
 */
static uint32_t E_EEPROM_XMC1_lHandleWriteReq(uint8_t block_number, uint8_t* data_buffer_ptr)
{
100066a4:	b580      	push	{r7, lr}
100066a6:	b088      	sub	sp, #32
100066a8:	af00      	add	r7, sp, #0
100066aa:	1c02      	adds	r2, r0, #0
100066ac:	6039      	str	r1, [r7, #0]
100066ae:	1dfb      	adds	r3, r7, #7
100066b0:	701a      	strb	r2, [r3, #0]
  uint32_t user_block_index;
  uint32_t status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_BLOCK_t *block_ptr;
  
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100066b2:	4b53      	ldr	r3, [pc, #332]	; (10006800 <E_EEPROM_XMC1_lHandleWriteReq+0x15c>)
100066b4:	685b      	ldr	r3, [r3, #4]
100066b6:	61bb      	str	r3, [r7, #24]
  

  user_block_index = E_EEPROM_XMC1_lGetUsrBlockIndex(block_number);
100066b8:	1dfb      	adds	r3, r7, #7
100066ba:	781b      	ldrb	r3, [r3, #0]
100066bc:	1c18      	adds	r0, r3, #0
100066be:	f7ff fd79 	bl	100061b4 <E_EEPROM_XMC1_lGetUsrBlockIndex>
100066c2:	1c03      	adds	r3, r0, #0
100066c4:	617b      	str	r3, [r7, #20]
  block_ptr = E_EEPROM_XMC1_HANDLE_PTR->block_config_ptr + user_block_index;
100066c6:	4b4e      	ldr	r3, [pc, #312]	; (10006800 <E_EEPROM_XMC1_lHandleWriteReq+0x15c>)
100066c8:	681a      	ldr	r2, [r3, #0]
100066ca:	697b      	ldr	r3, [r7, #20]
100066cc:	00db      	lsls	r3, r3, #3
100066ce:	18d3      	adds	r3, r2, r3
100066d0:	613b      	str	r3, [r7, #16]
  block_size = block_ptr->size;
100066d2:	693b      	ldr	r3, [r7, #16]
100066d4:	685b      	ldr	r3, [r3, #4]
100066d6:	60fb      	str	r3, [r7, #12]
  data_ptr->user_write_bytes_count = 0U;
100066d8:	69ba      	ldr	r2, [r7, #24]
100066da:	23b8      	movs	r3, #184	; 0xb8
100066dc:	005b      	lsls	r3, r3, #1
100066de:	2100      	movs	r1, #0
100066e0:	50d1      	str	r1, [r2, r3]
  data_ptr->user_write_state = E_EEPROM_XMC1_FIRST_BLOCK_WRITE;
100066e2:	69ba      	ldr	r2, [r7, #24]
100066e4:	23c4      	movs	r3, #196	; 0xc4
100066e6:	005b      	lsls	r3, r3, #1
100066e8:	2101      	movs	r1, #1
100066ea:	50d1      	str	r1, [r2, r3]
  status = 0U;
100066ec:	2300      	movs	r3, #0
100066ee:	61fb      	str	r3, [r7, #28]
  do
  {
    switch (data_ptr->user_write_state)
100066f0:	69ba      	ldr	r2, [r7, #24]
100066f2:	23c4      	movs	r3, #196	; 0xc4
100066f4:	005b      	lsls	r3, r3, #1
100066f6:	58d3      	ldr	r3, [r2, r3]
100066f8:	2b02      	cmp	r3, #2
100066fa:	d002      	beq.n	10006702 <E_EEPROM_XMC1_lHandleWriteReq+0x5e>
100066fc:	2b03      	cmp	r3, #3
100066fe:	d012      	beq.n	10006726 <E_EEPROM_XMC1_lHandleWriteReq+0x82>
10006700:	e04a      	b.n	10006798 <E_EEPROM_XMC1_lHandleWriteReq+0xf4>
    {
      case E_EEPROM_XMC1_NEXT_BLOCK_WRITE:
      status = E_EEPROM_XMC1_lWriteDataBlock();
10006702:	f000 f98f 	bl	10006a24 <E_EEPROM_XMC1_lWriteDataBlock>
10006706:	1c03      	adds	r3, r0, #0
10006708:	61fb      	str	r3, [r7, #28]
      if (status == (uint32_t)0U)
1000670a:	69fb      	ldr	r3, [r7, #28]
1000670c:	2b00      	cmp	r3, #0
1000670e:	d109      	bne.n	10006724 <E_EEPROM_XMC1_lHandleWriteReq+0x80>
      {
        E_EEPROM_XMC1_lPopulateNextBlock(block_number,data_buffer_ptr,block_size);
10006710:	1dfb      	adds	r3, r7, #7
10006712:	7819      	ldrb	r1, [r3, #0]
10006714:	683a      	ldr	r2, [r7, #0]
10006716:	68fb      	ldr	r3, [r7, #12]
10006718:	1c08      	adds	r0, r1, #0
1000671a:	1c11      	adds	r1, r2, #0
1000671c:	1c1a      	adds	r2, r3, #0
1000671e:	f000 f929 	bl	10006974 <E_EEPROM_XMC1_lPopulateNextBlock>
      }
      break;
10006722:	e043      	b.n	100067ac <E_EEPROM_XMC1_lHandleWriteReq+0x108>
10006724:	e042      	b.n	100067ac <E_EEPROM_XMC1_lHandleWriteReq+0x108>
      
      case E_EEPROM_XMC1_LAST_BLOCK_WRITE:
      status = E_EEPROM_XMC1_lWriteDataBlock();
10006726:	f000 f97d 	bl	10006a24 <E_EEPROM_XMC1_lWriteDataBlock>
1000672a:	1c03      	adds	r3, r0, #0
1000672c:	61fb      	str	r3, [r7, #28]
      if (status == (uint32_t)0U)
1000672e:	69fb      	ldr	r3, [r7, #28]
10006730:	2b00      	cmp	r3, #0
10006732:	d130      	bne.n	10006796 <E_EEPROM_XMC1_lHandleWriteReq+0xf2>
      {
        /* Mark the block as inconsistent */
        data_ptr->block_info[user_block_index].address = data_ptr->next_free_block_addr;
10006734:	69bb      	ldr	r3, [r7, #24]
10006736:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
10006738:	69bb      	ldr	r3, [r7, #24]
1000673a:	697a      	ldr	r2, [r7, #20]
1000673c:	00d2      	lsls	r2, r2, #3
1000673e:	50d1      	str	r1, [r2, r3]
        data_ptr->block_info[user_block_index].status.valid = 1U;
10006740:	69ba      	ldr	r2, [r7, #24]
10006742:	697b      	ldr	r3, [r7, #20]
10006744:	00db      	lsls	r3, r3, #3
10006746:	18d3      	adds	r3, r2, r3
10006748:	791a      	ldrb	r2, [r3, #4]
1000674a:	2101      	movs	r1, #1
1000674c:	430a      	orrs	r2, r1
1000674e:	711a      	strb	r2, [r3, #4]
        data_ptr->block_info[user_block_index].status.consistent = 1U;
10006750:	69ba      	ldr	r2, [r7, #24]
10006752:	697b      	ldr	r3, [r7, #20]
10006754:	00db      	lsls	r3, r3, #3
10006756:	18d3      	adds	r3, r2, r3
10006758:	791a      	ldrb	r2, [r3, #4]
1000675a:	2102      	movs	r1, #2
1000675c:	430a      	orrs	r2, r1
1000675e:	711a      	strb	r2, [r3, #4]
        if (E_EEPROM_XMC1_HANDLE_PTR->data_block_crc ==1U)
10006760:	4b27      	ldr	r3, [pc, #156]	; (10006800 <E_EEPROM_XMC1_lHandleWriteReq+0x15c>)
10006762:	7adb      	ldrb	r3, [r3, #11]
10006764:	2b01      	cmp	r3, #1
10006766:	d108      	bne.n	1000677a <E_EEPROM_XMC1_lHandleWriteReq+0xd6>
        {
          /* Updated Cache table Block Header status as CRC enabled block*/
          data_ptr->block_info[user_block_index].status.crc = 1U;
10006768:	69ba      	ldr	r2, [r7, #24]
1000676a:	697b      	ldr	r3, [r7, #20]
1000676c:	00db      	lsls	r3, r3, #3
1000676e:	18d3      	adds	r3, r2, r3
10006770:	791a      	ldrb	r2, [r3, #4]
10006772:	2108      	movs	r1, #8
10006774:	430a      	orrs	r2, r1
10006776:	711a      	strb	r2, [r3, #4]
10006778:	e007      	b.n	1000678a <E_EEPROM_XMC1_lHandleWriteReq+0xe6>
        }
        else
        {
          /* Updated Cache table Block Header status as CRC disabled block*/
          data_ptr->block_info[user_block_index].status.crc = 0U;
1000677a:	69ba      	ldr	r2, [r7, #24]
1000677c:	697b      	ldr	r3, [r7, #20]
1000677e:	00db      	lsls	r3, r3, #3
10006780:	18d3      	adds	r3, r2, r3
10006782:	791a      	ldrb	r2, [r3, #4]
10006784:	2108      	movs	r1, #8
10006786:	438a      	bics	r2, r1
10006788:	711a      	strb	r2, [r3, #4]
        }
        
        data_ptr->user_write_state = E_EEPROM_XMC1_BLOCK_WRITE_IDLE;
1000678a:	69ba      	ldr	r2, [r7, #24]
1000678c:	23c4      	movs	r3, #196	; 0xc4
1000678e:	005b      	lsls	r3, r3, #1
10006790:	2100      	movs	r1, #0
10006792:	50d1      	str	r1, [r2, r3]
      }
      break;
10006794:	e00a      	b.n	100067ac <E_EEPROM_XMC1_lHandleWriteReq+0x108>
10006796:	e009      	b.n	100067ac <E_EEPROM_XMC1_lHandleWriteReq+0x108>
      
      default:
      E_EEPROM_XMC1_lPopulateFirstBlock(block_number,data_buffer_ptr,block_size); /* E_EEPROM_XMC1_FIRST_BLOCK_WRITE*/
10006798:	1dfb      	adds	r3, r7, #7
1000679a:	7819      	ldrb	r1, [r3, #0]
1000679c:	683a      	ldr	r2, [r7, #0]
1000679e:	68fb      	ldr	r3, [r7, #12]
100067a0:	1c08      	adds	r0, r1, #0
100067a2:	1c11      	adds	r1, r2, #0
100067a4:	1c1a      	adds	r2, r3, #0
100067a6:	f000 f883 	bl	100068b0 <E_EEPROM_XMC1_lPopulateFirstBlock>
      break;
100067aa:	46c0      	nop			; (mov r8, r8)
    }
  } while ( (status == 0U) && (data_ptr->user_write_state != E_EEPROM_XMC1_BLOCK_WRITE_IDLE) );
100067ac:	69fb      	ldr	r3, [r7, #28]
100067ae:	2b00      	cmp	r3, #0
100067b0:	d105      	bne.n	100067be <E_EEPROM_XMC1_lHandleWriteReq+0x11a>
100067b2:	69ba      	ldr	r2, [r7, #24]
100067b4:	23c4      	movs	r3, #196	; 0xc4
100067b6:	005b      	lsls	r3, r3, #1
100067b8:	58d3      	ldr	r3, [r2, r3]
100067ba:	2b00      	cmp	r3, #0
100067bc:	d198      	bne.n	100066f0 <E_EEPROM_XMC1_lHandleWriteReq+0x4c>
  
  data_ptr->next_free_block_addr = (uint32_t)(data_ptr->next_free_block_addr +
100067be:	69bb      	ldr	r3, [r7, #24]
100067c0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                                   (data_ptr->written_block_counter * E_EEPROM_XMC1_FLASH_BLOCK_SIZE));
100067c2:	69bb      	ldr	r3, [r7, #24]
100067c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
100067c6:	011b      	lsls	r3, r3, #4
      E_EEPROM_XMC1_lPopulateFirstBlock(block_number,data_buffer_ptr,block_size); /* E_EEPROM_XMC1_FIRST_BLOCK_WRITE*/
      break;
    }
  } while ( (status == 0U) && (data_ptr->user_write_state != E_EEPROM_XMC1_BLOCK_WRITE_IDLE) );
  
  data_ptr->next_free_block_addr = (uint32_t)(data_ptr->next_free_block_addr +
100067c8:	18d2      	adds	r2, r2, r3
100067ca:	69bb      	ldr	r3, [r7, #24]
100067cc:	64da      	str	r2, [r3, #76]	; 0x4c
                                   (data_ptr->written_block_counter * E_EEPROM_XMC1_FLASH_BLOCK_SIZE));
  if (status != 0U)
100067ce:	69fb      	ldr	r3, [r7, #28]
100067d0:	2b00      	cmp	r3, #0
100067d2:	d00f      	beq.n	100067f4 <E_EEPROM_XMC1_lHandleWriteReq+0x150>
  {
    data_ptr->block_info[user_block_index].status.valid = 1U;
100067d4:	69ba      	ldr	r2, [r7, #24]
100067d6:	697b      	ldr	r3, [r7, #20]
100067d8:	00db      	lsls	r3, r3, #3
100067da:	18d3      	adds	r3, r2, r3
100067dc:	791a      	ldrb	r2, [r3, #4]
100067de:	2101      	movs	r1, #1
100067e0:	430a      	orrs	r2, r1
100067e2:	711a      	strb	r2, [r3, #4]
    data_ptr->block_info[user_block_index].status.consistent = 0U;
100067e4:	69ba      	ldr	r2, [r7, #24]
100067e6:	697b      	ldr	r3, [r7, #20]
100067e8:	00db      	lsls	r3, r3, #3
100067ea:	18d3      	adds	r3, r2, r3
100067ec:	791a      	ldrb	r2, [r3, #4]
100067ee:	2102      	movs	r1, #2
100067f0:	438a      	bics	r2, r1
100067f2:	711a      	strb	r2, [r3, #4]
  }
  return (status);
100067f4:	69fb      	ldr	r3, [r7, #28]
}
100067f6:	1c18      	adds	r0, r3, #0
100067f8:	46bd      	mov	sp, r7
100067fa:	b008      	add	sp, #32
100067fc:	bd80      	pop	{r7, pc}
100067fe:	46c0      	nop			; (mov r8, r8)
10006800:	20000718 	.word	0x20000718

10006804 <E_EEPROM_XMC1_lHandleInvalidReq>:
 * Return value    : uint32_t - Flash NVM_STATUS register value
 *
 * Description     : Write one block with all data element as 0xFF to invalidate a block.
 */
static uint32_t E_EEPROM_XMC1_lHandleInvalidReq(uint8_t block_number, uint32_t  user_block_index)
{
10006804:	b580      	push	{r7, lr}
10006806:	b086      	sub	sp, #24
10006808:	af00      	add	r7, sp, #0
1000680a:	1c02      	adds	r2, r0, #0
1000680c:	6039      	str	r1, [r7, #0]
1000680e:	1dfb      	adds	r3, r7, #7
10006810:	701a      	strb	r2, [r3, #0]
  uint32_t status;
  uint32_t data_byte_count;
  uint8_t* read_write_buffer_ptr;
  E_EEPROM_XMC1_DATA_t *data_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10006812:	4b26      	ldr	r3, [pc, #152]	; (100068ac <E_EEPROM_XMC1_lHandleInvalidReq+0xa8>)
10006814:	685b      	ldr	r3, [r3, #4]
10006816:	613b      	str	r3, [r7, #16]
  read_write_buffer_ptr = data_ptr->read_write_buffer;
10006818:	693b      	ldr	r3, [r7, #16]
1000681a:	335c      	adds	r3, #92	; 0x5c
1000681c:	60fb      	str	r3, [r7, #12]
  *read_write_buffer_ptr = block_number;
1000681e:	68fb      	ldr	r3, [r7, #12]
10006820:	1dfa      	adds	r2, r7, #7
10006822:	7812      	ldrb	r2, [r2, #0]
10006824:	701a      	strb	r2, [r3, #0]
  *(read_write_buffer_ptr + 1U) = (E_EEPROM_XMC1_START_BIT);
10006826:	68fb      	ldr	r3, [r7, #12]
10006828:	3301      	adds	r3, #1
1000682a:	2280      	movs	r2, #128	; 0x80
1000682c:	701a      	strb	r2, [r3, #0]
  
  
  for (data_byte_count = E_EEPROM_XMC1_TWO_BYTES;data_byte_count < E_EEPROM_XMC1_FLASH_BLOCK_SIZE;data_byte_count++)
1000682e:	2302      	movs	r3, #2
10006830:	617b      	str	r3, [r7, #20]
10006832:	e007      	b.n	10006844 <E_EEPROM_XMC1_lHandleInvalidReq+0x40>
  {
    *((uint8_t *)(void *)(read_write_buffer_ptr + data_byte_count)) = E_EEPROM_XMC1_8BIT_ALL_ONE;
10006834:	68fa      	ldr	r2, [r7, #12]
10006836:	697b      	ldr	r3, [r7, #20]
10006838:	18d3      	adds	r3, r2, r3
1000683a:	22ff      	movs	r2, #255	; 0xff
1000683c:	701a      	strb	r2, [r3, #0]
  read_write_buffer_ptr = data_ptr->read_write_buffer;
  *read_write_buffer_ptr = block_number;
  *(read_write_buffer_ptr + 1U) = (E_EEPROM_XMC1_START_BIT);
  
  
  for (data_byte_count = E_EEPROM_XMC1_TWO_BYTES;data_byte_count < E_EEPROM_XMC1_FLASH_BLOCK_SIZE;data_byte_count++)
1000683e:	697b      	ldr	r3, [r7, #20]
10006840:	3301      	adds	r3, #1
10006842:	617b      	str	r3, [r7, #20]
10006844:	697b      	ldr	r3, [r7, #20]
10006846:	2b0f      	cmp	r3, #15
10006848:	d9f4      	bls.n	10006834 <E_EEPROM_XMC1_lHandleInvalidReq+0x30>
  {
    *((uint8_t *)(void *)(read_write_buffer_ptr + data_byte_count)) = E_EEPROM_XMC1_8BIT_ALL_ONE;
  }
  
  status = E_EEPROM_XMC1_lWriteDataBlock();
1000684a:	f000 f8eb 	bl	10006a24 <E_EEPROM_XMC1_lWriteDataBlock>
1000684e:	1c03      	adds	r3, r0, #0
10006850:	60bb      	str	r3, [r7, #8]
  
  if (status == 0U)
10006852:	68bb      	ldr	r3, [r7, #8]
10006854:	2b00      	cmp	r3, #0
10006856:	d10e      	bne.n	10006876 <E_EEPROM_XMC1_lHandleInvalidReq+0x72>
  {
    data_ptr->block_info[user_block_index].status.consistent = 1U;
10006858:	693a      	ldr	r2, [r7, #16]
1000685a:	683b      	ldr	r3, [r7, #0]
1000685c:	00db      	lsls	r3, r3, #3
1000685e:	18d3      	adds	r3, r2, r3
10006860:	791a      	ldrb	r2, [r3, #4]
10006862:	2102      	movs	r1, #2
10006864:	430a      	orrs	r2, r1
10006866:	711a      	strb	r2, [r3, #4]
    data_ptr->block_info[user_block_index].address = data_ptr->next_free_block_addr;
10006868:	693b      	ldr	r3, [r7, #16]
1000686a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
1000686c:	693b      	ldr	r3, [r7, #16]
1000686e:	683a      	ldr	r2, [r7, #0]
10006870:	00d2      	lsls	r2, r2, #3
10006872:	50d1      	str	r1, [r2, r3]
10006874:	e007      	b.n	10006886 <E_EEPROM_XMC1_lHandleInvalidReq+0x82>
  }
  else
  {
    data_ptr->block_info[user_block_index].status.consistent = 0U;
10006876:	693a      	ldr	r2, [r7, #16]
10006878:	683b      	ldr	r3, [r7, #0]
1000687a:	00db      	lsls	r3, r3, #3
1000687c:	18d3      	adds	r3, r2, r3
1000687e:	791a      	ldrb	r2, [r3, #4]
10006880:	2102      	movs	r1, #2
10006882:	438a      	bics	r2, r1
10006884:	711a      	strb	r2, [r3, #4]
  }
  
  data_ptr->block_info[user_block_index].status.valid = 0U;
10006886:	693a      	ldr	r2, [r7, #16]
10006888:	683b      	ldr	r3, [r7, #0]
1000688a:	00db      	lsls	r3, r3, #3
1000688c:	18d3      	adds	r3, r2, r3
1000688e:	791a      	ldrb	r2, [r3, #4]
10006890:	2101      	movs	r1, #1
10006892:	438a      	bics	r2, r1
10006894:	711a      	strb	r2, [r3, #4]
  data_ptr->next_free_block_addr = (E_EEPROM_XMC1_FLASH_BLOCK_SIZE + (uint32_t)(data_ptr->next_free_block_addr));
10006896:	693b      	ldr	r3, [r7, #16]
10006898:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
1000689a:	3310      	adds	r3, #16
1000689c:	1c1a      	adds	r2, r3, #0
1000689e:	693b      	ldr	r3, [r7, #16]
100068a0:	64da      	str	r2, [r3, #76]	; 0x4c
  
  return (status);
100068a2:	68bb      	ldr	r3, [r7, #8]
}
100068a4:	1c18      	adds	r0, r3, #0
100068a6:	46bd      	mov	sp, r7
100068a8:	b006      	add	sp, #24
100068aa:	bd80      	pop	{r7, pc}
100068ac:	20000718 	.word	0x20000718

100068b0 <E_EEPROM_XMC1_lPopulateFirstBlock>:
 * Description    : Populates the first block with data elements starting from the passed data buffer address.
 */
static void E_EEPROM_XMC1_lPopulateFirstBlock(uint8_t block_number,
                                              uint8_t* user_data_buffer_ptr,
                                              uint32_t block_size)
{
100068b0:	b580      	push	{r7, lr}
100068b2:	b08a      	sub	sp, #40	; 0x28
100068b4:	af00      	add	r7, sp, #0
100068b6:	60b9      	str	r1, [r7, #8]
100068b8:	607a      	str	r2, [r7, #4]
100068ba:	230f      	movs	r3, #15
100068bc:	18fb      	adds	r3, r7, r3
100068be:	1c02      	adds	r2, r0, #0
100068c0:	701a      	strb	r2, [r3, #0]
  uint32_t crc_buffer;
  uint32_t data_byte_count;
  uint8_t* read_write_buffer_ptr;
  E_EEPROM_XMC1_DATA_t *data_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100068c2:	4b2a      	ldr	r3, [pc, #168]	; (1000696c <E_EEPROM_XMC1_lPopulateFirstBlock+0xbc>)
100068c4:	685b      	ldr	r3, [r3, #4]
100068c6:	623b      	str	r3, [r7, #32]
  read_write_buffer_ptr = data_ptr->read_write_buffer;
100068c8:	6a3b      	ldr	r3, [r7, #32]
100068ca:	335c      	adds	r3, #92	; 0x5c
100068cc:	61fb      	str	r3, [r7, #28]
  data_ptr->user_write_state = E_EEPROM_XMC1_NEXT_BLOCK_WRITE;
100068ce:	6a3a      	ldr	r2, [r7, #32]
100068d0:	23c4      	movs	r3, #196	; 0xc4
100068d2:	005b      	lsls	r3, r3, #1
100068d4:	2102      	movs	r1, #2
100068d6:	50d1      	str	r1, [r2, r3]
    /* IF Block CRC is enabled then update the block Header with 16 bit CRC calculated from the data buffer*/
    CRC_SW_CalculateCRC(E_EEPROM_XMC1_HANDLE_PTR->crc_handle_ptr,user_data_buffer_ptr,block_size);
    crc_buffer = CRC_SW_GetCRCResult(E_EEPROM_XMC1_HANDLE_PTR->crc_handle_ptr);
    crc_bit = E_EEPROM_XMC1_CRC_BIT;
  #else
    crc_buffer = E_EEPROM_XMC1_DUMMY_CRC;
100068d8:	4b25      	ldr	r3, [pc, #148]	; (10006970 <E_EEPROM_XMC1_lPopulateFirstBlock+0xc0>)
100068da:	61bb      	str	r3, [r7, #24]
    crc_bit = 0U;
100068dc:	2300      	movs	r3, #0
100068de:	617b      	str	r3, [r7, #20]
  #endif
  
  /* Populate header block with block number, status bits and CRC buffer. Hence 4 bytes shift for data byte Count*/
  *((uint32_t *)(void *)(read_write_buffer_ptr)) = (uint32_t)((block_number) |
100068e0:	230f      	movs	r3, #15
100068e2:	18fb      	adds	r3, r7, r3
100068e4:	781a      	ldrb	r2, [r3, #0]
                                                   (uint32_t)((E_EEPROM_XMC1_START_BIT | E_EEPROM_XMC1_VALID_BIT |
100068e6:	697b      	ldr	r3, [r7, #20]
100068e8:	21c0      	movs	r1, #192	; 0xc0
100068ea:	430b      	orrs	r3, r1
100068ec:	021b      	lsls	r3, r3, #8
    crc_buffer = E_EEPROM_XMC1_DUMMY_CRC;
    crc_bit = 0U;
  #endif
  
  /* Populate header block with block number, status bits and CRC buffer. Hence 4 bytes shift for data byte Count*/
  *((uint32_t *)(void *)(read_write_buffer_ptr)) = (uint32_t)((block_number) |
100068ee:	431a      	orrs	r2, r3
                                                   (uint32_t)((E_EEPROM_XMC1_START_BIT | E_EEPROM_XMC1_VALID_BIT |
                                                   crc_bit) << E_EEPROM_XMC1_EIGHT_BIT_POS) |
                                                   (uint32_t)(crc_buffer << E_EEPROM_XMC1_CRC_SHIFT));
100068f0:	69bb      	ldr	r3, [r7, #24]
100068f2:	041b      	lsls	r3, r3, #16
    crc_buffer = E_EEPROM_XMC1_DUMMY_CRC;
    crc_bit = 0U;
  #endif
  
  /* Populate header block with block number, status bits and CRC buffer. Hence 4 bytes shift for data byte Count*/
  *((uint32_t *)(void *)(read_write_buffer_ptr)) = (uint32_t)((block_number) |
100068f4:	431a      	orrs	r2, r3
100068f6:	69fb      	ldr	r3, [r7, #28]
100068f8:	601a      	str	r2, [r3, #0]
                                                   (uint32_t)((E_EEPROM_XMC1_START_BIT | E_EEPROM_XMC1_VALID_BIT |
                                                   crc_bit) << E_EEPROM_XMC1_EIGHT_BIT_POS) |
                                                   (uint32_t)(crc_buffer << E_EEPROM_XMC1_CRC_SHIFT));
  data_byte_count = E_EEPROM_XMC1_FOUR_BYTES;
100068fa:	2304      	movs	r3, #4
100068fc:	627b      	str	r3, [r7, #36]	; 0x24
  /* Add data to the write buffer from the user specified pointer */
  do
  {
    if (data_ptr->user_write_bytes_count < block_size  )
100068fe:	6a3a      	ldr	r2, [r7, #32]
10006900:	23b8      	movs	r3, #184	; 0xb8
10006902:	005b      	lsls	r3, r3, #1
10006904:	58d2      	ldr	r2, [r2, r3]
10006906:	687b      	ldr	r3, [r7, #4]
10006908:	429a      	cmp	r2, r3
1000690a:	d214      	bcs.n	10006936 <E_EEPROM_XMC1_lPopulateFirstBlock+0x86>
    {
      *(read_write_buffer_ptr + data_byte_count) = *(user_data_buffer_ptr + data_ptr->user_write_bytes_count);
1000690c:	69fa      	ldr	r2, [r7, #28]
1000690e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10006910:	18d3      	adds	r3, r2, r3
10006912:	6a39      	ldr	r1, [r7, #32]
10006914:	22b8      	movs	r2, #184	; 0xb8
10006916:	0052      	lsls	r2, r2, #1
10006918:	588a      	ldr	r2, [r1, r2]
1000691a:	68b9      	ldr	r1, [r7, #8]
1000691c:	188a      	adds	r2, r1, r2
1000691e:	7812      	ldrb	r2, [r2, #0]
10006920:	701a      	strb	r2, [r3, #0]
       (data_ptr->user_write_bytes_count)++;
10006922:	6a3a      	ldr	r2, [r7, #32]
10006924:	23b8      	movs	r3, #184	; 0xb8
10006926:	005b      	lsls	r3, r3, #1
10006928:	58d3      	ldr	r3, [r2, r3]
1000692a:	1c59      	adds	r1, r3, #1
1000692c:	6a3a      	ldr	r2, [r7, #32]
1000692e:	23b8      	movs	r3, #184	; 0xb8
10006930:	005b      	lsls	r3, r3, #1
10006932:	50d1      	str	r1, [r2, r3]
10006934:	e004      	b.n	10006940 <E_EEPROM_XMC1_lPopulateFirstBlock+0x90>
    }
    else
    {
      *(read_write_buffer_ptr + data_byte_count) = E_EEPROM_XMC1_8BIT_ALL_ONE;
10006936:	69fa      	ldr	r2, [r7, #28]
10006938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000693a:	18d3      	adds	r3, r2, r3
1000693c:	22ff      	movs	r2, #255	; 0xff
1000693e:	701a      	strb	r2, [r3, #0]
    }
    data_byte_count++;
10006940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10006942:	3301      	adds	r3, #1
10006944:	627b      	str	r3, [r7, #36]	; 0x24
    
  } while ( data_byte_count != E_EEPROM_XMC1_FLASH_BLOCK_SIZE); /* Check for block size overflow*/
10006946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10006948:	2b10      	cmp	r3, #16
1000694a:	d1d8      	bne.n	100068fe <E_EEPROM_XMC1_lPopulateFirstBlock+0x4e>

  if (data_ptr->user_write_bytes_count >= block_size)
1000694c:	6a3a      	ldr	r2, [r7, #32]
1000694e:	23b8      	movs	r3, #184	; 0xb8
10006950:	005b      	lsls	r3, r3, #1
10006952:	58d2      	ldr	r2, [r2, r3]
10006954:	687b      	ldr	r3, [r7, #4]
10006956:	429a      	cmp	r2, r3
10006958:	d304      	bcc.n	10006964 <E_EEPROM_XMC1_lPopulateFirstBlock+0xb4>
  {
    data_ptr->user_write_state = E_EEPROM_XMC1_LAST_BLOCK_WRITE;
1000695a:	6a3a      	ldr	r2, [r7, #32]
1000695c:	23c4      	movs	r3, #196	; 0xc4
1000695e:	005b      	lsls	r3, r3, #1
10006960:	2103      	movs	r1, #3
10006962:	50d1      	str	r1, [r2, r3]
  }
}
10006964:	46bd      	mov	sp, r7
10006966:	b00a      	add	sp, #40	; 0x28
10006968:	bd80      	pop	{r7, pc}
1000696a:	46c0      	nop			; (mov r8, r8)
1000696c:	20000718 	.word	0x20000718
10006970:	a5a50000 	.word	0xa5a50000

10006974 <E_EEPROM_XMC1_lPopulateNextBlock>:
 * Description    : Populates the successive blocks with data elements starting from the passed data buffer address.
 */
static void E_EEPROM_XMC1_lPopulateNextBlock( uint8_t block_number ,
                                              uint8_t*  const user_data_buffer_ptr ,
                                              uint32_t block_size)
{
10006974:	b580      	push	{r7, lr}
10006976:	b088      	sub	sp, #32
10006978:	af00      	add	r7, sp, #0
1000697a:	60b9      	str	r1, [r7, #8]
1000697c:	607a      	str	r2, [r7, #4]
1000697e:	230f      	movs	r3, #15
10006980:	18fb      	adds	r3, r7, r3
10006982:	1c02      	adds	r2, r0, #0
10006984:	701a      	strb	r2, [r3, #0]
  uint32_t  data_byte_count;
  uint8_t*  read_write_buffer_ptr;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10006986:	4b26      	ldr	r3, [pc, #152]	; (10006a20 <E_EEPROM_XMC1_lPopulateNextBlock+0xac>)
10006988:	685b      	ldr	r3, [r3, #4]
1000698a:	61bb      	str	r3, [r7, #24]
  
  read_write_buffer_ptr = data_ptr->read_write_buffer;
1000698c:	69bb      	ldr	r3, [r7, #24]
1000698e:	335c      	adds	r3, #92	; 0x5c
10006990:	617b      	str	r3, [r7, #20]
  *(read_write_buffer_ptr) = block_number;
10006992:	697b      	ldr	r3, [r7, #20]
10006994:	220f      	movs	r2, #15
10006996:	18ba      	adds	r2, r7, r2
10006998:	7812      	ldrb	r2, [r2, #0]
1000699a:	701a      	strb	r2, [r3, #0]
  *(read_write_buffer_ptr + 1U) = E_EEPROM_XMC1_VALID_BIT;
1000699c:	697b      	ldr	r3, [r7, #20]
1000699e:	3301      	adds	r3, #1
100069a0:	2240      	movs	r2, #64	; 0x40
100069a2:	701a      	strb	r2, [r3, #0]
  data_byte_count = E_EEPROM_XMC1_TWO_BYTES;
100069a4:	2302      	movs	r3, #2
100069a6:	61fb      	str	r3, [r7, #28]
  
  /* Add data to the write buffer from the user specified pointer */
  do
  {
    if (data_ptr->user_write_bytes_count < block_size )
100069a8:	69ba      	ldr	r2, [r7, #24]
100069aa:	23b8      	movs	r3, #184	; 0xb8
100069ac:	005b      	lsls	r3, r3, #1
100069ae:	58d2      	ldr	r2, [r2, r3]
100069b0:	687b      	ldr	r3, [r7, #4]
100069b2:	429a      	cmp	r2, r3
100069b4:	d214      	bcs.n	100069e0 <E_EEPROM_XMC1_lPopulateNextBlock+0x6c>
    {
      *(read_write_buffer_ptr + data_byte_count) = *(user_data_buffer_ptr + data_ptr->user_write_bytes_count);
100069b6:	697a      	ldr	r2, [r7, #20]
100069b8:	69fb      	ldr	r3, [r7, #28]
100069ba:	18d3      	adds	r3, r2, r3
100069bc:	69b9      	ldr	r1, [r7, #24]
100069be:	22b8      	movs	r2, #184	; 0xb8
100069c0:	0052      	lsls	r2, r2, #1
100069c2:	588a      	ldr	r2, [r1, r2]
100069c4:	68b9      	ldr	r1, [r7, #8]
100069c6:	188a      	adds	r2, r1, r2
100069c8:	7812      	ldrb	r2, [r2, #0]
100069ca:	701a      	strb	r2, [r3, #0]
      (data_ptr->user_write_bytes_count)++;
100069cc:	69ba      	ldr	r2, [r7, #24]
100069ce:	23b8      	movs	r3, #184	; 0xb8
100069d0:	005b      	lsls	r3, r3, #1
100069d2:	58d3      	ldr	r3, [r2, r3]
100069d4:	1c59      	adds	r1, r3, #1
100069d6:	69ba      	ldr	r2, [r7, #24]
100069d8:	23b8      	movs	r3, #184	; 0xb8
100069da:	005b      	lsls	r3, r3, #1
100069dc:	50d1      	str	r1, [r2, r3]
100069de:	e009      	b.n	100069f4 <E_EEPROM_XMC1_lPopulateNextBlock+0x80>
    }
    else
    {
      *(read_write_buffer_ptr + data_byte_count) = E_EEPROM_XMC1_8BIT_ALL_ONE;
100069e0:	697a      	ldr	r2, [r7, #20]
100069e2:	69fb      	ldr	r3, [r7, #28]
100069e4:	18d3      	adds	r3, r2, r3
100069e6:	22ff      	movs	r2, #255	; 0xff
100069e8:	701a      	strb	r2, [r3, #0]
      data_ptr->user_write_state = E_EEPROM_XMC1_LAST_BLOCK_WRITE;
100069ea:	69ba      	ldr	r2, [r7, #24]
100069ec:	23c4      	movs	r3, #196	; 0xc4
100069ee:	005b      	lsls	r3, r3, #1
100069f0:	2103      	movs	r1, #3
100069f2:	50d1      	str	r1, [r2, r3]
    }
    data_byte_count++;
100069f4:	69fb      	ldr	r3, [r7, #28]
100069f6:	3301      	adds	r3, #1
100069f8:	61fb      	str	r3, [r7, #28]

  } while ( data_byte_count != E_EEPROM_XMC1_FLASH_BLOCK_SIZE);
100069fa:	69fb      	ldr	r3, [r7, #28]
100069fc:	2b10      	cmp	r3, #16
100069fe:	d1d3      	bne.n	100069a8 <E_EEPROM_XMC1_lPopulateNextBlock+0x34>

  if (data_ptr->user_write_bytes_count >= block_size)
10006a00:	69ba      	ldr	r2, [r7, #24]
10006a02:	23b8      	movs	r3, #184	; 0xb8
10006a04:	005b      	lsls	r3, r3, #1
10006a06:	58d2      	ldr	r2, [r2, r3]
10006a08:	687b      	ldr	r3, [r7, #4]
10006a0a:	429a      	cmp	r2, r3
10006a0c:	d304      	bcc.n	10006a18 <E_EEPROM_XMC1_lPopulateNextBlock+0xa4>
  {
    data_ptr->user_write_state = E_EEPROM_XMC1_LAST_BLOCK_WRITE;
10006a0e:	69ba      	ldr	r2, [r7, #24]
10006a10:	23c4      	movs	r3, #196	; 0xc4
10006a12:	005b      	lsls	r3, r3, #1
10006a14:	2103      	movs	r1, #3
10006a16:	50d1      	str	r1, [r2, r3]
  }
}
10006a18:	46bd      	mov	sp, r7
10006a1a:	b008      	add	sp, #32
10006a1c:	bd80      	pop	{r7, pc}
10006a1e:	46c0      	nop			; (mov r8, r8)
10006a20:	20000718 	.word	0x20000718

10006a24 <E_EEPROM_XMC1_lWriteDataBlock>:
 * Return value   : uint32_t - NVM_STATUS register value after read operation
 *
 * Description    : Writes single data block into flash
 */
static uint32_t E_EEPROM_XMC1_lWriteDataBlock(void)
{
10006a24:	b580      	push	{r7, lr}
10006a26:	b084      	sub	sp, #16
10006a28:	af00      	add	r7, sp, #0
  uint32_t status;
  uint32_t src_addr;
  E_EEPROM_XMC1_DATA_t *data_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10006a2a:	4b10      	ldr	r3, [pc, #64]	; (10006a6c <E_EEPROM_XMC1_lWriteDataBlock+0x48>)
10006a2c:	685b      	ldr	r3, [r3, #4]
10006a2e:	60fb      	str	r3, [r7, #12]
  
  src_addr = (uint32_t)(data_ptr->next_free_block_addr +
10006a30:	68fb      	ldr	r3, [r7, #12]
10006a32:	6cda      	ldr	r2, [r3, #76]	; 0x4c
             (data_ptr->written_block_counter * E_EEPROM_XMC1_FLASH_BLOCK_SIZE));
10006a34:	68fb      	ldr	r3, [r7, #12]
10006a36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
10006a38:	011b      	lsls	r3, r3, #4
  uint32_t src_addr;
  E_EEPROM_XMC1_DATA_t *data_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
  
  src_addr = (uint32_t)(data_ptr->next_free_block_addr +
10006a3a:	18d3      	adds	r3, r2, r3
10006a3c:	60bb      	str	r3, [r7, #8]
             (data_ptr->written_block_counter * E_EEPROM_XMC1_FLASH_BLOCK_SIZE));
  (data_ptr->written_block_counter)++;
10006a3e:	68fb      	ldr	r3, [r7, #12]
10006a40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
10006a42:	1c5a      	adds	r2, r3, #1
10006a44:	68fb      	ldr	r3, [r7, #12]
10006a46:	659a      	str	r2, [r3, #88]	; 0x58

  XMC_FLASH_ClearStatus();
10006a48:	f7fb fe20 	bl	1000268c <XMC_FLASH_ClearStatus>
  E_EEPROM_XMC1_lWriteSingleBlock(src_addr, (uint32_t*)(void*)data_ptr->read_write_buffer);
10006a4c:	68fb      	ldr	r3, [r7, #12]
10006a4e:	335c      	adds	r3, #92	; 0x5c
10006a50:	68ba      	ldr	r2, [r7, #8]
10006a52:	1c10      	adds	r0, r2, #0
10006a54:	1c19      	adds	r1, r3, #0
10006a56:	f000 f887 	bl	10006b68 <E_EEPROM_XMC1_lWriteSingleBlock>
  status = E_EEPROM_XMC1_lGetFlashStatus();
10006a5a:	f000 f8bf 	bl	10006bdc <E_EEPROM_XMC1_lGetFlashStatus>
10006a5e:	1c03      	adds	r3, r0, #0
10006a60:	607b      	str	r3, [r7, #4]
  
  return (status);
10006a62:	687b      	ldr	r3, [r7, #4]
}
10006a64:	1c18      	adds	r0, r3, #0
10006a66:	46bd      	mov	sp, r7
10006a68:	b004      	add	sp, #16
10006a6a:	bd80      	pop	{r7, pc}
10006a6c:	20000718 	.word	0x20000718

10006a70 <E_EEPROM_XMC1_lReadBlockContents>:
 *
 * Description     : Read data bytes starting from specified address (data_buffer_ptr + offset).
 *                   Read number of bytes as specified in the length parameter.
 */
static uint32_t E_EEPROM_XMC1_lReadBlockContents(uint8_t *const data_buffer_ptr, uint32_t length, uint32_t offset)
{
10006a70:	b580      	push	{r7, lr}
10006a72:	b08c      	sub	sp, #48	; 0x30
10006a74:	af00      	add	r7, sp, #0
10006a76:	60f8      	str	r0, [r7, #12]
10006a78:	60b9      	str	r1, [r7, #8]
10006a7a:	607a      	str	r2, [r7, #4]
  uint32_t flash_address;
  uint32_t block_start_address;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  uint32_t remaining_bytes_in_curr_block;
  
  indx = 0U;
10006a7c:	2300      	movs	r3, #0
10006a7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  status = 0U;
10006a80:	2300      	movs	r3, #0
10006a82:	623b      	str	r3, [r7, #32]
  block_count = 0U;
10006a84:	2300      	movs	r3, #0
10006a86:	62bb      	str	r3, [r7, #40]	; 0x28

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10006a88:	4b36      	ldr	r3, [pc, #216]	; (10006b64 <E_EEPROM_XMC1_lReadBlockContents+0xf4>)
10006a8a:	685b      	ldr	r3, [r3, #4]
10006a8c:	61fb      	str	r3, [r7, #28]
  block_start_address = data_ptr->read_start_address;
10006a8e:	69fa      	ldr	r2, [r7, #28]
10006a90:	23c6      	movs	r3, #198	; 0xc6
10006a92:	005b      	lsls	r3, r3, #1
10006a94:	58d3      	ldr	r3, [r2, r3]
10006a96:	61bb      	str	r3, [r7, #24]
  
  if (offset >= E_EEPROM_XMC1_BLOCK1_DATA_SIZE)  /* Check if the offset does'nt fit in the first data block.  */
10006a98:	687b      	ldr	r3, [r7, #4]
10006a9a:	2b0b      	cmp	r3, #11
10006a9c:	d913      	bls.n	10006ac6 <E_EEPROM_XMC1_lReadBlockContents+0x56>
  {
    block_count++;                        /* If not then increment block counter*/
10006a9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
10006aa0:	3301      	adds	r3, #1
10006aa2:	62bb      	str	r3, [r7, #40]	; 0x28
    offset = offset - E_EEPROM_XMC1_BLOCK1_DATA_SIZE;  /* subtract the data size of first block (12 bytes)*/
10006aa4:	687b      	ldr	r3, [r7, #4]
10006aa6:	3b0c      	subs	r3, #12
10006aa8:	607b      	str	r3, [r7, #4]
    while (offset >= E_EEPROM_XMC1_BLOCK2_DATA_SIZE)   /* Check the exact block where the offset fit inside  */
10006aaa:	e005      	b.n	10006ab8 <E_EEPROM_XMC1_lReadBlockContents+0x48>
    {
      block_count++;                        /* If not then increment block counter*/
10006aac:	6abb      	ldr	r3, [r7, #40]	; 0x28
10006aae:	3301      	adds	r3, #1
10006ab0:	62bb      	str	r3, [r7, #40]	; 0x28
      offset = offset - E_EEPROM_XMC1_BLOCK2_DATA_SIZE; /* subtract the data size of next block (14 bytes)*/
10006ab2:	687b      	ldr	r3, [r7, #4]
10006ab4:	3b0e      	subs	r3, #14
10006ab6:	607b      	str	r3, [r7, #4]
  
  if (offset >= E_EEPROM_XMC1_BLOCK1_DATA_SIZE)  /* Check if the offset does'nt fit in the first data block.  */
  {
    block_count++;                        /* If not then increment block counter*/
    offset = offset - E_EEPROM_XMC1_BLOCK1_DATA_SIZE;  /* subtract the data size of first block (12 bytes)*/
    while (offset >= E_EEPROM_XMC1_BLOCK2_DATA_SIZE)   /* Check the exact block where the offset fit inside  */
10006ab8:	687b      	ldr	r3, [r7, #4]
10006aba:	2b0d      	cmp	r3, #13
10006abc:	d8f6      	bhi.n	10006aac <E_EEPROM_XMC1_lReadBlockContents+0x3c>
    {
      block_count++;                        /* If not then increment block counter*/
      offset = offset - E_EEPROM_XMC1_BLOCK2_DATA_SIZE; /* subtract the data size of next block (14 bytes)*/
    }
    offset += E_EEPROM_XMC1_BLOCK2_DATA_OFFSET;
10006abe:	687b      	ldr	r3, [r7, #4]
10006ac0:	3302      	adds	r3, #2
10006ac2:	607b      	str	r3, [r7, #4]
10006ac4:	e002      	b.n	10006acc <E_EEPROM_XMC1_lReadBlockContents+0x5c>
  }
  else
  {
    offset += E_EEPROM_XMC1_BLOCK1_DATA_OFFSET;
10006ac6:	687b      	ldr	r3, [r7, #4]
10006ac8:	3304      	adds	r3, #4
10006aca:	607b      	str	r3, [r7, #4]
  }
  /* Remaining bytes in the block where Read offset is pointing*/
  remaining_bytes_in_curr_block = E_EEPROM_XMC1_FLASH_BLOCK_SIZE - offset;
10006acc:	687b      	ldr	r3, [r7, #4]
10006ace:	2210      	movs	r2, #16
10006ad0:	1ad3      	subs	r3, r2, r3
10006ad2:	627b      	str	r3, [r7, #36]	; 0x24
  
  do
  {
    /* Calculate the Flash address of the block to be read*/
    flash_address = block_start_address + ((uint32_t)block_count * E_EEPROM_XMC1_FLASH_BLOCK_SIZE);
10006ad4:	6abb      	ldr	r3, [r7, #40]	; 0x28
10006ad6:	011a      	lsls	r2, r3, #4
10006ad8:	69bb      	ldr	r3, [r7, #24]
10006ada:	18d3      	adds	r3, r2, r3
10006adc:	617b      	str	r3, [r7, #20]

    XMC_FLASH_ClearStatus();
10006ade:	f7fb fdd5 	bl	1000268c <XMC_FLASH_ClearStatus>
    E_EEPROM_XMC1_lReadSingleBlock(flash_address,(uint32_t*)(void*)data_ptr->read_write_buffer);
10006ae2:	69fb      	ldr	r3, [r7, #28]
10006ae4:	335c      	adds	r3, #92	; 0x5c
10006ae6:	697a      	ldr	r2, [r7, #20]
10006ae8:	1c10      	adds	r0, r2, #0
10006aea:	1c19      	adds	r1, r3, #0
10006aec:	f000 f84c 	bl	10006b88 <E_EEPROM_XMC1_lReadSingleBlock>
    status = E_EEPROM_XMC1_lGetFlashStatus();
10006af0:	f000 f874 	bl	10006bdc <E_EEPROM_XMC1_lGetFlashStatus>
10006af4:	1c03      	adds	r3, r0, #0
10006af6:	623b      	str	r3, [r7, #32]
    
    if (status != 0U)
10006af8:	6a3b      	ldr	r3, [r7, #32]
10006afa:	2b00      	cmp	r3, #0
10006afc:	d000      	beq.n	10006b00 <E_EEPROM_XMC1_lReadBlockContents+0x90>
    {
      break;
10006afe:	e02b      	b.n	10006b58 <E_EEPROM_XMC1_lReadBlockContents+0xe8>
    }
    /* Extract the data read from flash byte by byte and load into the user buffer*/
    do{
      
      *(data_buffer_ptr + indx) = *(data_ptr->read_write_buffer + offset);
10006b00:	68fa      	ldr	r2, [r7, #12]
10006b02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
10006b04:	18d3      	adds	r3, r2, r3
10006b06:	69f9      	ldr	r1, [r7, #28]
10006b08:	2058      	movs	r0, #88	; 0x58
10006b0a:	687a      	ldr	r2, [r7, #4]
10006b0c:	188a      	adds	r2, r1, r2
10006b0e:	1812      	adds	r2, r2, r0
10006b10:	7912      	ldrb	r2, [r2, #4]
10006b12:	701a      	strb	r2, [r3, #0]
      indx++;
10006b14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
10006b16:	3301      	adds	r3, #1
10006b18:	62fb      	str	r3, [r7, #44]	; 0x2c
      offset++;
10006b1a:	687b      	ldr	r3, [r7, #4]
10006b1c:	3301      	adds	r3, #1
10006b1e:	607b      	str	r3, [r7, #4]
      length--;
10006b20:	68bb      	ldr	r3, [r7, #8]
10006b22:	3b01      	subs	r3, #1
10006b24:	60bb      	str	r3, [r7, #8]
      remaining_bytes_in_curr_block--;
10006b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10006b28:	3b01      	subs	r3, #1
10006b2a:	627b      	str	r3, [r7, #36]	; 0x24
      
      /* check any of the length parameters reaches 0 */
    } while ( (remaining_bytes_in_curr_block) && (length) );
10006b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10006b2e:	2b00      	cmp	r3, #0
10006b30:	d002      	beq.n	10006b38 <E_EEPROM_XMC1_lReadBlockContents+0xc8>
10006b32:	68bb      	ldr	r3, [r7, #8]
10006b34:	2b00      	cmp	r3, #0
10006b36:	d1e3      	bne.n	10006b00 <E_EEPROM_XMC1_lReadBlockContents+0x90>
    
    /* Check if the length of bytes pending to be read is within the range of available bytes in the block */
    if (length <= E_EEPROM_XMC1_BLOCK2_DATA_SIZE)
10006b38:	68bb      	ldr	r3, [r7, #8]
10006b3a:	2b0e      	cmp	r3, #14
10006b3c:	d802      	bhi.n	10006b44 <E_EEPROM_XMC1_lReadBlockContents+0xd4>
    {
      /* Force remaining bytes in current block to length remaining */
      remaining_bytes_in_curr_block = length;
10006b3e:	68bb      	ldr	r3, [r7, #8]
10006b40:	627b      	str	r3, [r7, #36]	; 0x24
10006b42:	e001      	b.n	10006b48 <E_EEPROM_XMC1_lReadBlockContents+0xd8>
    }
    else
    {
      /* Force remaining bytes to next block size(14)*/
      remaining_bytes_in_curr_block = E_EEPROM_XMC1_BLOCK2_DATA_SIZE;
10006b44:	230e      	movs	r3, #14
10006b46:	627b      	str	r3, [r7, #36]	; 0x24
    }
    
    offset = E_EEPROM_XMC1_BLOCK2_DATA_OFFSET;     /* Shift offset by 2 counts to avoid next block header */
10006b48:	2302      	movs	r3, #2
10006b4a:	607b      	str	r3, [r7, #4]
    block_count++;                        /* Increment the block count to read next block */
10006b4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
10006b4e:	3301      	adds	r3, #1
10006b50:	62bb      	str	r3, [r7, #40]	; 0x28
    
  } while (length != 0U);
10006b52:	68bb      	ldr	r3, [r7, #8]
10006b54:	2b00      	cmp	r3, #0
10006b56:	d1bd      	bne.n	10006ad4 <E_EEPROM_XMC1_lReadBlockContents+0x64>
  
  return (status);
10006b58:	6a3b      	ldr	r3, [r7, #32]
}
10006b5a:	1c18      	adds	r0, r3, #0
10006b5c:	46bd      	mov	sp, r7
10006b5e:	b00c      	add	sp, #48	; 0x30
10006b60:	bd80      	pop	{r7, pc}
10006b62:	46c0      	nop			; (mov r8, r8)
10006b64:	20000718 	.word	0x20000718

10006b68 <E_EEPROM_XMC1_lWriteSingleBlock>:
 * Return value    : void
 *
 * Description     : Performs single flash block(16 bytes) write operation
 */
static void E_EEPROM_XMC1_lWriteSingleBlock(uint32_t const address, const uint32_t *const data)
{
10006b68:	b580      	push	{r7, lr}
10006b6a:	b082      	sub	sp, #8
10006b6c:	af00      	add	r7, sp, #0
10006b6e:	6078      	str	r0, [r7, #4]
10006b70:	6039      	str	r1, [r7, #0]
    E_EEPROM_XMC1_TEST_HOOK_WriteSingleBlock(address,data);
  }
  else
  #endif
  {
    XMC_FLASH_WriteBlocks( (uint32_t*)address, (uint32_t*)data , 1U , 1U);
10006b72:	687a      	ldr	r2, [r7, #4]
10006b74:	683b      	ldr	r3, [r7, #0]
10006b76:	1c10      	adds	r0, r2, #0
10006b78:	1c19      	adds	r1, r3, #0
10006b7a:	2201      	movs	r2, #1
10006b7c:	2301      	movs	r3, #1
10006b7e:	f7fb fdaf 	bl	100026e0 <XMC_FLASH_WriteBlocks>
  }
}
10006b82:	46bd      	mov	sp, r7
10006b84:	b002      	add	sp, #8
10006b86:	bd80      	pop	{r7, pc}

10006b88 <E_EEPROM_XMC1_lReadSingleBlock>:
 * Return value    : void
 *
 * Description     : Performs single flash block(16 bytes) read operation
 */
static void E_EEPROM_XMC1_lReadSingleBlock(uint32_t const address, uint32_t *const data)
{
10006b88:	b580      	push	{r7, lr}
10006b8a:	b082      	sub	sp, #8
10006b8c:	af00      	add	r7, sp, #0
10006b8e:	6078      	str	r0, [r7, #4]
10006b90:	6039      	str	r1, [r7, #0]
    E_EEPROM_XMC1_TEST_HOOK_ReadSingleBlock(address,data);
  }
  else
  #endif
  {
    XMC_FLASH_ReadBlocks( (uint32_t*)address , (uint32_t*)data , 1U);
10006b92:	687a      	ldr	r2, [r7, #4]
10006b94:	683b      	ldr	r3, [r7, #0]
10006b96:	1c10      	adds	r0, r2, #0
10006b98:	1c19      	adds	r1, r3, #0
10006b9a:	2201      	movs	r2, #1
10006b9c:	f7fb fe20 	bl	100027e0 <XMC_FLASH_ReadBlocks>
  }
}
10006ba0:	46bd      	mov	sp, r7
10006ba2:	b002      	add	sp, #8
10006ba4:	bd80      	pop	{r7, pc}
10006ba6:	46c0      	nop			; (mov r8, r8)

10006ba8 <E_EEPROM_XMC1_lWriteSinglePage>:
 * Return value    : void
 *
 * Description     : Performs single flash page(256 bytes) write operation
 */
static void E_EEPROM_XMC1_lWriteSinglePage(uint32_t const address, const uint32_t *const data)
{
10006ba8:	b580      	push	{r7, lr}
10006baa:	b082      	sub	sp, #8
10006bac:	af00      	add	r7, sp, #0
10006bae:	6078      	str	r0, [r7, #4]
10006bb0:	6039      	str	r1, [r7, #0]
    E_EEPROM_XMC1_TEST_HOOK_WriteSinglePage(address,data);
  }
  else
  #endif
  {
    XMC_FLASH_ProgramPage( (uint32_t*)address , (uint32_t*)data);
10006bb2:	687a      	ldr	r2, [r7, #4]
10006bb4:	683b      	ldr	r3, [r7, #0]
10006bb6:	1c10      	adds	r0, r2, #0
10006bb8:	1c19      	adds	r1, r3, #0
10006bba:	f7fb fe37 	bl	1000282c <XMC_FLASH_ProgramPage>
  }
}
10006bbe:	46bd      	mov	sp, r7
10006bc0:	b002      	add	sp, #8
10006bc2:	bd80      	pop	{r7, pc}

10006bc4 <E_EEPROM_XMC1_lEraseSinglePage>:
 * Return value    : void
 *
 * Description     : Erases single flash page(256 bytes)
 */
static void E_EEPROM_XMC1_lEraseSinglePage(uint32_t const address)
{
10006bc4:	b580      	push	{r7, lr}
10006bc6:	b082      	sub	sp, #8
10006bc8:	af00      	add	r7, sp, #0
10006bca:	6078      	str	r0, [r7, #4]
    E_EEPROM_XMC1_TEST_HOOK_EraseSinglePage(address);
  }
  else
  #endif
  {
    XMC_FLASH_ErasePages( (uint32_t*)address , 1U);
10006bcc:	687b      	ldr	r3, [r7, #4]
10006bce:	1c18      	adds	r0, r3, #0
10006bd0:	2101      	movs	r1, #1
10006bd2:	f7fb fde3 	bl	1000279c <XMC_FLASH_ErasePages>
  }
}
10006bd6:	46bd      	mov	sp, r7
10006bd8:	b002      	add	sp, #8
10006bda:	bd80      	pop	{r7, pc}

10006bdc <E_EEPROM_XMC1_lGetFlashStatus>:
 * Return value    : uint32_t  - Flash NVM_STATUS register value
 *
 * Description     : Reads the flash status from hardware to check whether any error exist or not.
 */
static uint32_t E_EEPROM_XMC1_lGetFlashStatus(void)
{
10006bdc:	b580      	push	{r7, lr}
10006bde:	b082      	sub	sp, #8
10006be0:	af00      	add	r7, sp, #0
    status = E_EEPROM_XMC1_TEST_HOOK_GetFlashStatus();
  }
  else
  #endif
  {
    status = XMC_FLASH_GetStatus();
10006be2:	f7fb fd63 	bl	100026ac <XMC_FLASH_GetStatus>
10006be6:	1c03      	adds	r3, r0, #0
10006be8:	607b      	str	r3, [r7, #4]
  }
  return (status);
10006bea:	687b      	ldr	r3, [r7, #4]
}
10006bec:	1c18      	adds	r0, r3, #0
10006bee:	46bd      	mov	sp, r7
10006bf0:	b002      	add	sp, #8
10006bf2:	bd80      	pop	{r7, pc}

10006bf4 <XMC_BCCU_EnableDimmingEngine>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_BCCU_DisableDimmingEngine(), XMC_BCCU_ConcurrentEnableDimmingEngine()\n\n\n
 */
__STATIC_INLINE void XMC_BCCU_EnableDimmingEngine (XMC_BCCU_t *const bccu, uint32_t dim_no)
{
10006bf4:	b580      	push	{r7, lr}
10006bf6:	b082      	sub	sp, #8
10006bf8:	af00      	add	r7, sp, #0
10006bfa:	6078      	str	r0, [r7, #4]
10006bfc:	6039      	str	r1, [r7, #0]
	  bccu->DEEN |= (uint32_t)(BCCU_DEEN_EDE0_Msk << dim_no);
10006bfe:	687b      	ldr	r3, [r7, #4]
10006c00:	6a1a      	ldr	r2, [r3, #32]
10006c02:	683b      	ldr	r3, [r7, #0]
10006c04:	2101      	movs	r1, #1
10006c06:	4099      	lsls	r1, r3
10006c08:	1c0b      	adds	r3, r1, #0
10006c0a:	431a      	orrs	r2, r3
10006c0c:	687b      	ldr	r3, [r7, #4]
10006c0e:	621a      	str	r2, [r3, #32]
}
10006c10:	46bd      	mov	sp, r7
10006c12:	b002      	add	sp, #8
10006c14:	bd80      	pop	{r7, pc}
10006c16:	46c0      	nop			; (mov r8, r8)

10006c18 <XMC_BCCU_StartDimming>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_BCCU_AbortDimming(), XMC_BCCU_ConcurrentStartDimming()\n\n\n
 */
__STATIC_INLINE void XMC_BCCU_StartDimming (XMC_BCCU_t *const bccu, uint32_t dim_no)
{
10006c18:	b580      	push	{r7, lr}
10006c1a:	b082      	sub	sp, #8
10006c1c:	af00      	add	r7, sp, #0
10006c1e:	6078      	str	r0, [r7, #4]
10006c20:	6039      	str	r1, [r7, #0]
	bccu->DESTRCON = (uint32_t)(BCCU_DESTRCON_DE0S_Msk << dim_no);
10006c22:	683b      	ldr	r3, [r7, #0]
10006c24:	2201      	movs	r2, #1
10006c26:	409a      	lsls	r2, r3
10006c28:	687b      	ldr	r3, [r7, #4]
10006c2a:	625a      	str	r2, [r3, #36]	; 0x24
}
10006c2c:	46bd      	mov	sp, r7
10006c2e:	b002      	add	sp, #8
10006c30:	bd80      	pop	{r7, pc}
10006c32:	46c0      	nop			; (mov r8, r8)

10006c34 <DIM_BCCU_Init>:
/**
 * @brief   This function Initializes a DIM_BCCU APP instances based on
 *          user configuration.
 */
DIM_BCCU_STATUS_t DIM_BCCU_Init(DIM_BCCU_t *handle)
{
10006c34:	b590      	push	{r4, r7, lr}
10006c36:	b085      	sub	sp, #20
10006c38:	af00      	add	r7, sp, #0
10006c3a:	6078      	str	r0, [r7, #4]
      		(handle->bccu_de_regs != NULL)) &&((handle->config != NULL) && (handle->global_bccu_handleptr != NULL) &&
      	    (handle->enable_at_start <= 1) && (handle->dim_engine_num <= 2) && (handle->dim_lvl <= 4095U))));

  /* Checking for initialization state of the instance */
  /* GLOBAL_BCCU APP Initialization for XMC1000 devices */
  status = (DIM_BCCU_STATUS_t)GLOBAL_BCCU_Init(handle->global_bccu_handleptr);
10006c3c:	687b      	ldr	r3, [r7, #4]
10006c3e:	689b      	ldr	r3, [r3, #8]
10006c40:	220f      	movs	r2, #15
10006c42:	18bc      	adds	r4, r7, r2
10006c44:	1c18      	adds	r0, r3, #0
10006c46:	f7fe f9f1 	bl	1000502c <GLOBAL_BCCU_Init>
10006c4a:	1c03      	adds	r3, r0, #0
10006c4c:	7023      	strb	r3, [r4, #0]
  if (status != DIM_BCCU_STATUS_FAILURE)
10006c4e:	230f      	movs	r3, #15
10006c50:	18fb      	adds	r3, r7, r3
10006c52:	781b      	ldrb	r3, [r3, #0]
10006c54:	2b01      	cmp	r3, #1
10006c56:	d029      	beq.n	10006cac <DIM_BCCU_Init+0x78>
  {
    /* DIM_BCCU APP Initialization for XMC1000 devices */
    XMC_BCCU_DIM_Init(handle->bccu_de_regs, handle->config);
10006c58:	687b      	ldr	r3, [r7, #4]
10006c5a:	681a      	ldr	r2, [r3, #0]
10006c5c:	687b      	ldr	r3, [r7, #4]
10006c5e:	685b      	ldr	r3, [r3, #4]
10006c60:	1c10      	adds	r0, r2, #0
10006c62:	1c19      	adds	r1, r3, #0
10006c64:	f7fc f8fa 	bl	10002e5c <XMC_BCCU_DIM_Init>
    /* Initial Dimming Level configuration */
    XMC_BCCU_DIM_SetTargetDimmingLevel(handle->bccu_de_regs, handle->dim_lvl);
10006c68:	687b      	ldr	r3, [r7, #4]
10006c6a:	681a      	ldr	r2, [r3, #0]
10006c6c:	687b      	ldr	r3, [r7, #4]
10006c6e:	691b      	ldr	r3, [r3, #16]
10006c70:	1c10      	adds	r0, r2, #0
10006c72:	1c19      	adds	r1, r3, #0
10006c74:	f7fc f8fe 	bl	10002e74 <XMC_BCCU_DIM_SetTargetDimmingLevel>
    if (DIM_BCCU_ENABLE_AT_INIT_TRUE == handle->enable_at_start)
10006c78:	687b      	ldr	r3, [r7, #4]
10006c7a:	7b1b      	ldrb	r3, [r3, #12]
10006c7c:	2b01      	cmp	r3, #1
10006c7e:	d111      	bne.n	10006ca4 <DIM_BCCU_Init+0x70>
    {
      /* Dimming Engine Enable at Initialization for XMC1000 devices */
      XMC_BCCU_EnableDimmingEngine(handle->global_bccu_handleptr->bccuregs, (uint32_t)handle->dim_engine_num);
10006c80:	687b      	ldr	r3, [r7, #4]
10006c82:	689b      	ldr	r3, [r3, #8]
10006c84:	681a      	ldr	r2, [r3, #0]
10006c86:	687b      	ldr	r3, [r7, #4]
10006c88:	7b5b      	ldrb	r3, [r3, #13]
10006c8a:	1c10      	adds	r0, r2, #0
10006c8c:	1c19      	adds	r1, r3, #0
10006c8e:	f7ff ffb1 	bl	10006bf4 <XMC_BCCU_EnableDimmingEngine>

      /* Start Dimming Engine at Initialization for XMC1000 devices */
      XMC_BCCU_StartDimming(handle->global_bccu_handleptr->bccuregs, (uint32_t)handle->dim_engine_num);
10006c92:	687b      	ldr	r3, [r7, #4]
10006c94:	689b      	ldr	r3, [r3, #8]
10006c96:	681a      	ldr	r2, [r3, #0]
10006c98:	687b      	ldr	r3, [r7, #4]
10006c9a:	7b5b      	ldrb	r3, [r3, #13]
10006c9c:	1c10      	adds	r0, r2, #0
10006c9e:	1c19      	adds	r1, r3, #0
10006ca0:	f7ff ffba 	bl	10006c18 <XMC_BCCU_StartDimming>
    }
    /* Return status after initialization */
    status = DIM_BCCU_STATUS_SUCCESS;
10006ca4:	230f      	movs	r3, #15
10006ca6:	18fb      	adds	r3, r7, r3
10006ca8:	2200      	movs	r2, #0
10006caa:	701a      	strb	r2, [r3, #0]
   }
  return (status);
10006cac:	230f      	movs	r3, #15
10006cae:	18fb      	adds	r3, r7, r3
10006cb0:	781b      	ldrb	r3, [r3, #0]
}
10006cb2:	1c18      	adds	r0, r3, #0
10006cb4:	46bd      	mov	sp, r7
10006cb6:	b005      	add	sp, #20
10006cb8:	bd90      	pop	{r4, r7, pc}
10006cba:	46c0      	nop			; (mov r8, r8)

10006cbc <DIGITAL_IO_Init>:
* @param handler Pointer pointing to APP data structure.
* @return DIGITAL_IO_STATUS_t DIGITAL_IO APP status.
*/

DIGITAL_IO_STATUS_t DIGITAL_IO_Init(const DIGITAL_IO_t *const handler)
{
10006cbc:	b580      	push	{r7, lr}
10006cbe:	b082      	sub	sp, #8
10006cc0:	af00      	add	r7, sp, #0
10006cc2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_Init: handler null pointer", handler != NULL);

  /* Initializes input / output characteristics */
  XMC_GPIO_Init(handler->gpio_port, handler->gpio_pin, &handler->gpio_config);
10006cc4:	687b      	ldr	r3, [r7, #4]
10006cc6:	6819      	ldr	r1, [r3, #0]
10006cc8:	687b      	ldr	r3, [r7, #4]
10006cca:	7b1a      	ldrb	r2, [r3, #12]
10006ccc:	687b      	ldr	r3, [r7, #4]
10006cce:	3304      	adds	r3, #4
10006cd0:	1c08      	adds	r0, r1, #0
10006cd2:	1c11      	adds	r1, r2, #0
10006cd4:	1c1a      	adds	r2, r3, #0
10006cd6:	f7fb fdb7 	bl	10002848 <XMC_GPIO_Init>

  /*Configure hardware port control*/
  XMC_GPIO_SetHardwareControl(handler->gpio_port, handler->gpio_pin, handler->hwctrl);
10006cda:	687b      	ldr	r3, [r7, #4]
10006cdc:	6819      	ldr	r1, [r3, #0]
10006cde:	687b      	ldr	r3, [r7, #4]
10006ce0:	7b1a      	ldrb	r2, [r3, #12]
10006ce2:	687b      	ldr	r3, [r7, #4]
10006ce4:	7b5b      	ldrb	r3, [r3, #13]
10006ce6:	1c08      	adds	r0, r1, #0
10006ce8:	1c11      	adds	r1, r2, #0
10006cea:	1c1a      	adds	r2, r3, #0
10006cec:	f7fc f8e2 	bl	10002eb4 <XMC_GPIO_SetHardwareControl>

  return (DIGITAL_IO_STATUS_OK);
10006cf0:	2300      	movs	r3, #0
}
10006cf2:	1c18      	adds	r0, r3, #0
10006cf4:	46bd      	mov	sp, r7
10006cf6:	b002      	add	sp, #8
10006cf8:	bd80      	pop	{r7, pc}
10006cfa:	46c0      	nop			; (mov r8, r8)

10006cfc <SystemCoreSetup>:
{
  .initialized = false
};
 
void SystemCoreSetup(void)
{
10006cfc:	b580      	push	{r7, lr}
10006cfe:	af00      	add	r7, sp, #0

}
10006d00:	46bd      	mov	sp, r7
10006d02:	bd80      	pop	{r7, pc}

10006d04 <CLOCK_XMC1_Init>:

/*
 * API to initialize the CLOCK_XMC1 APP Interrupts
 */
CLOCK_XMC1_STATUS_t CLOCK_XMC1_Init(CLOCK_XMC1_t *handle)
{
10006d04:	b580      	push	{r7, lr}
10006d06:	b084      	sub	sp, #16
10006d08:	af00      	add	r7, sp, #0
10006d0a:	6078      	str	r0, [r7, #4]
  CLOCK_XMC1_STATUS_t status = CLOCK_XMC1_STATUS_SUCCESS;
10006d0c:	230f      	movs	r3, #15
10006d0e:	18fb      	adds	r3, r7, r3
10006d10:	2200      	movs	r2, #0
10006d12:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t loci_event_status = CLOCK_XMC1_STATUS_SUCCESS;
10006d14:	230e      	movs	r3, #14
10006d16:	18fb      	adds	r3, r7, r3
10006d18:	2200      	movs	r2, #0
10006d1a:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t stdbyclkfail_status = CLOCK_XMC1_STATUS_SUCCESS;
10006d1c:	230d      	movs	r3, #13
10006d1e:	18fb      	adds	r3, r7, r3
10006d20:	2200      	movs	r2, #0
10006d22:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t loss_ext_clock_event_status = CLOCK_XMC1_STATUS_SUCCESS;
10006d24:	230c      	movs	r3, #12
10006d26:	18fb      	adds	r3, r7, r3
10006d28:	2200      	movs	r2, #0
10006d2a:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t dco1_out_sync_status = CLOCK_XMC1_STATUS_SUCCESS;
10006d2c:	230b      	movs	r3, #11
10006d2e:	18fb      	adds	r3, r7, r3
10006d30:	2200      	movs	r2, #0
10006d32:	701a      	strb	r2, [r3, #0]
  if (handle->init_status == false)
10006d34:	687b      	ldr	r3, [r7, #4]
10006d36:	781b      	ldrb	r3, [r3, #0]
10006d38:	2201      	movs	r2, #1
10006d3a:	4053      	eors	r3, r2
10006d3c:	b2db      	uxtb	r3, r3
10006d3e:	2b00      	cmp	r3, #0
10006d40:	d01b      	beq.n	10006d7a <CLOCK_XMC1_Init+0x76>

#endif
    }

#endif
    status = (CLOCK_XMC1_STATUS_t)(((uint32_t)loci_event_status) | ((uint32_t)stdbyclkfail_status) |
10006d42:	230e      	movs	r3, #14
10006d44:	18fa      	adds	r2, r7, r3
10006d46:	230d      	movs	r3, #13
10006d48:	18fb      	adds	r3, r7, r3
10006d4a:	7812      	ldrb	r2, [r2, #0]
10006d4c:	781b      	ldrb	r3, [r3, #0]
10006d4e:	4313      	orrs	r3, r2
10006d50:	b2da      	uxtb	r2, r3
10006d52:	230c      	movs	r3, #12
10006d54:	18fb      	adds	r3, r7, r3
10006d56:	781b      	ldrb	r3, [r3, #0]
10006d58:	4313      	orrs	r3, r2
10006d5a:	b2d9      	uxtb	r1, r3
10006d5c:	230f      	movs	r3, #15
10006d5e:	18fb      	adds	r3, r7, r3
10006d60:	220b      	movs	r2, #11
10006d62:	18ba      	adds	r2, r7, r2
10006d64:	7812      	ldrb	r2, [r2, #0]
10006d66:	430a      	orrs	r2, r1
10006d68:	701a      	strb	r2, [r3, #0]
    		                       ((uint32_t)loss_ext_clock_event_status) | ((uint32_t)dco1_out_sync_status));
    if (CLOCK_XMC1_STATUS_SUCCESS == status)
10006d6a:	230f      	movs	r3, #15
10006d6c:	18fb      	adds	r3, r7, r3
10006d6e:	781b      	ldrb	r3, [r3, #0]
10006d70:	2b00      	cmp	r3, #0
10006d72:	d102      	bne.n	10006d7a <CLOCK_XMC1_Init+0x76>
    {
      handle->init_status = true;
10006d74:	687b      	ldr	r3, [r7, #4]
10006d76:	2201      	movs	r2, #1
10006d78:	701a      	strb	r2, [r3, #0]
    }
  }
  return (status);
10006d7a:	230f      	movs	r3, #15
10006d7c:	18fb      	adds	r3, r7, r3
10006d7e:	781b      	ldrb	r3, [r3, #0]
}
10006d80:	1c18      	adds	r0, r3, #0
10006d82:	46bd      	mov	sp, r7
10006d84:	b004      	add	sp, #16
10006d86:	bd80      	pop	{r7, pc}

10006d88 <SystemCoreClockSetup>:

/**********************************************************************************************************************
* API IMPLEMENTATION
**********************************************************************************************************************/
void SystemCoreClockSetup(void)
{
10006d88:	b590      	push	{r4, r7, lr}
10006d8a:	b085      	sub	sp, #20
10006d8c:	af00      	add	r7, sp, #0
/* LOCAL DATA STRUCTURES */
const XMC_SCU_CLOCK_CONFIG_t CLOCK_XMC1_0_CONFIG =
10006d8e:	1d3b      	adds	r3, r7, #4
10006d90:	4a04      	ldr	r2, [pc, #16]	; (10006da4 <SystemCoreClockSetup+0x1c>)
10006d92:	ca13      	ldmia	r2!, {r0, r1, r4}
10006d94:	c313      	stmia	r3!, {r0, r1, r4}
  .idiv = 1U,  /**< 8 Bit integer divider */

};

  /* Configure FDIV, IDIV, PCLKSEL dividers*/
  XMC_SCU_CLOCK_Init(&CLOCK_XMC1_0_CONFIG);
10006d96:	1d3b      	adds	r3, r7, #4
10006d98:	1c18      	adds	r0, r3, #0
10006d9a:	f7fb fe27 	bl	100029ec <XMC_SCU_CLOCK_Init>
}
10006d9e:	46bd      	mov	sp, r7
10006da0:	b005      	add	sp, #20
10006da2:	bd90      	pop	{r4, r7, pc}
10006da4:	1000972c 	.word	0x1000972c

10006da8 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
10006da8:	b580      	push	{r7, lr}
10006daa:	b082      	sub	sp, #8
10006dac:	af00      	add	r7, sp, #0
10006dae:	1c02      	adds	r2, r0, #0
10006db0:	1dfb      	adds	r3, r7, #7
10006db2:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
10006db4:	4b06      	ldr	r3, [pc, #24]	; (10006dd0 <NVIC_EnableIRQ+0x28>)
10006db6:	1dfa      	adds	r2, r7, #7
10006db8:	7812      	ldrb	r2, [r2, #0]
10006dba:	1c11      	adds	r1, r2, #0
10006dbc:	221f      	movs	r2, #31
10006dbe:	400a      	ands	r2, r1
10006dc0:	2101      	movs	r1, #1
10006dc2:	4091      	lsls	r1, r2
10006dc4:	1c0a      	adds	r2, r1, #0
10006dc6:	601a      	str	r2, [r3, #0]
}
10006dc8:	46bd      	mov	sp, r7
10006dca:	b002      	add	sp, #8
10006dcc:	bd80      	pop	{r7, pc}
10006dce:	46c0      	nop			; (mov r8, r8)
10006dd0:	e000e100 	.word	0xe000e100

10006dd4 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
10006dd4:	b5b0      	push	{r4, r5, r7, lr}
10006dd6:	b082      	sub	sp, #8
10006dd8:	af00      	add	r7, sp, #0
10006dda:	1c02      	adds	r2, r0, #0
10006ddc:	6039      	str	r1, [r7, #0]
10006dde:	1dfb      	adds	r3, r7, #7
10006de0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
10006de2:	1dfb      	adds	r3, r7, #7
10006de4:	781b      	ldrb	r3, [r3, #0]
10006de6:	2b7f      	cmp	r3, #127	; 0x7f
10006de8:	d92f      	bls.n	10006e4a <NVIC_SetPriority+0x76>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10006dea:	4c2d      	ldr	r4, [pc, #180]	; (10006ea0 <NVIC_SetPriority+0xcc>)
10006dec:	1dfb      	adds	r3, r7, #7
10006dee:	781b      	ldrb	r3, [r3, #0]
10006df0:	1c1a      	adds	r2, r3, #0
10006df2:	230f      	movs	r3, #15
10006df4:	4013      	ands	r3, r2
10006df6:	3b08      	subs	r3, #8
10006df8:	0899      	lsrs	r1, r3, #2
10006dfa:	4a29      	ldr	r2, [pc, #164]	; (10006ea0 <NVIC_SetPriority+0xcc>)
10006dfc:	1dfb      	adds	r3, r7, #7
10006dfe:	781b      	ldrb	r3, [r3, #0]
10006e00:	1c18      	adds	r0, r3, #0
10006e02:	230f      	movs	r3, #15
10006e04:	4003      	ands	r3, r0
10006e06:	3b08      	subs	r3, #8
10006e08:	089b      	lsrs	r3, r3, #2
10006e0a:	3306      	adds	r3, #6
10006e0c:	009b      	lsls	r3, r3, #2
10006e0e:	18d3      	adds	r3, r2, r3
10006e10:	685b      	ldr	r3, [r3, #4]
10006e12:	1dfa      	adds	r2, r7, #7
10006e14:	7812      	ldrb	r2, [r2, #0]
10006e16:	1c10      	adds	r0, r2, #0
10006e18:	2203      	movs	r2, #3
10006e1a:	4002      	ands	r2, r0
10006e1c:	00d2      	lsls	r2, r2, #3
10006e1e:	1c10      	adds	r0, r2, #0
10006e20:	22ff      	movs	r2, #255	; 0xff
10006e22:	4082      	lsls	r2, r0
10006e24:	43d2      	mvns	r2, r2
10006e26:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10006e28:	683b      	ldr	r3, [r7, #0]
10006e2a:	019b      	lsls	r3, r3, #6
10006e2c:	20ff      	movs	r0, #255	; 0xff
10006e2e:	4003      	ands	r3, r0
10006e30:	1df8      	adds	r0, r7, #7
10006e32:	7800      	ldrb	r0, [r0, #0]
10006e34:	1c05      	adds	r5, r0, #0
10006e36:	2003      	movs	r0, #3
10006e38:	4028      	ands	r0, r5
10006e3a:	00c0      	lsls	r0, r0, #3
10006e3c:	4083      	lsls	r3, r0
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10006e3e:	431a      	orrs	r2, r3
10006e40:	1d8b      	adds	r3, r1, #6
10006e42:	009b      	lsls	r3, r3, #2
10006e44:	18e3      	adds	r3, r4, r3
10006e46:	605a      	str	r2, [r3, #4]
10006e48:	e026      	b.n	10006e98 <NVIC_SetPriority+0xc4>
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10006e4a:	4c16      	ldr	r4, [pc, #88]	; (10006ea4 <NVIC_SetPriority+0xd0>)
10006e4c:	1dfb      	adds	r3, r7, #7
10006e4e:	781b      	ldrb	r3, [r3, #0]
10006e50:	b25b      	sxtb	r3, r3
10006e52:	089b      	lsrs	r3, r3, #2
10006e54:	4913      	ldr	r1, [pc, #76]	; (10006ea4 <NVIC_SetPriority+0xd0>)
10006e56:	1dfa      	adds	r2, r7, #7
10006e58:	7812      	ldrb	r2, [r2, #0]
10006e5a:	b252      	sxtb	r2, r2
10006e5c:	0892      	lsrs	r2, r2, #2
10006e5e:	32c0      	adds	r2, #192	; 0xc0
10006e60:	0092      	lsls	r2, r2, #2
10006e62:	5852      	ldr	r2, [r2, r1]
10006e64:	1df9      	adds	r1, r7, #7
10006e66:	7809      	ldrb	r1, [r1, #0]
10006e68:	1c08      	adds	r0, r1, #0
10006e6a:	2103      	movs	r1, #3
10006e6c:	4001      	ands	r1, r0
10006e6e:	00c9      	lsls	r1, r1, #3
10006e70:	1c08      	adds	r0, r1, #0
10006e72:	21ff      	movs	r1, #255	; 0xff
10006e74:	4081      	lsls	r1, r0
10006e76:	43c9      	mvns	r1, r1
10006e78:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10006e7a:	683a      	ldr	r2, [r7, #0]
10006e7c:	0192      	lsls	r2, r2, #6
10006e7e:	20ff      	movs	r0, #255	; 0xff
10006e80:	4002      	ands	r2, r0
10006e82:	1df8      	adds	r0, r7, #7
10006e84:	7800      	ldrb	r0, [r0, #0]
10006e86:	1c05      	adds	r5, r0, #0
10006e88:	2003      	movs	r0, #3
10006e8a:	4028      	ands	r0, r5
10006e8c:	00c0      	lsls	r0, r0, #3
10006e8e:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10006e90:	430a      	orrs	r2, r1
10006e92:	33c0      	adds	r3, #192	; 0xc0
10006e94:	009b      	lsls	r3, r3, #2
10006e96:	511a      	str	r2, [r3, r4]
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
10006e98:	46bd      	mov	sp, r7
10006e9a:	b002      	add	sp, #8
10006e9c:	bdb0      	pop	{r4, r5, r7, pc}
10006e9e:	46c0      	nop			; (mov r8, r8)
10006ea0:	e000ed00 	.word	0xe000ed00
10006ea4:	e000e100 	.word	0xe000e100

10006ea8 <XMC_VADC_GROUP_QueueEnableArbitrationSlot>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_QueueDisableArbitrationSlot()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_QueueEnableArbitrationSlot(XMC_VADC_GROUP_t *const group_ptr)
{
10006ea8:	b580      	push	{r7, lr}
10006eaa:	b082      	sub	sp, #8
10006eac:	af00      	add	r7, sp, #0
10006eae:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_QueueEnableArbitrationSlot:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr));
  group_ptr->ARBPR |= (uint32_t)((uint32_t)1 << VADC_G_ARBPR_ASEN0_Pos);
10006eb0:	687b      	ldr	r3, [r7, #4]
10006eb2:	2284      	movs	r2, #132	; 0x84
10006eb4:	589b      	ldr	r3, [r3, r2]
10006eb6:	2280      	movs	r2, #128	; 0x80
10006eb8:	0452      	lsls	r2, r2, #17
10006eba:	431a      	orrs	r2, r3
10006ebc:	687b      	ldr	r3, [r7, #4]
10006ebe:	2184      	movs	r1, #132	; 0x84
10006ec0:	505a      	str	r2, [r3, r1]
}
10006ec2:	46bd      	mov	sp, r7
10006ec4:	b002      	add	sp, #8
10006ec6:	bd80      	pop	{r7, pc}

10006ec8 <XMC_VADC_GROUP_QueueDisableArbitrationSlot>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_QueueEnableArbitrationSlot()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_QueueDisableArbitrationSlot(XMC_VADC_GROUP_t *const group_ptr)
{
10006ec8:	b580      	push	{r7, lr}
10006eca:	b082      	sub	sp, #8
10006ecc:	af00      	add	r7, sp, #0
10006ece:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_QueueDisableArbitrationSlot:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr));
  group_ptr->ARBPR &= ~((uint32_t)VADC_G_ARBPR_ASEN0_Msk);
10006ed0:	687b      	ldr	r3, [r7, #4]
10006ed2:	2284      	movs	r2, #132	; 0x84
10006ed4:	589b      	ldr	r3, [r3, r2]
10006ed6:	4a04      	ldr	r2, [pc, #16]	; (10006ee8 <XMC_VADC_GROUP_QueueDisableArbitrationSlot+0x20>)
10006ed8:	401a      	ands	r2, r3
10006eda:	687b      	ldr	r3, [r7, #4]
10006edc:	2184      	movs	r1, #132	; 0x84
10006ede:	505a      	str	r2, [r3, r1]
}
10006ee0:	46bd      	mov	sp, r7
10006ee2:	b002      	add	sp, #8
10006ee4:	bd80      	pop	{r7, pc}
10006ee6:	46c0      	nop			; (mov r8, r8)
10006ee8:	feffffff 	.word	0xfeffffff

10006eec <XMC_VADC_GROUP_QueueIsArbitrationSlotEnabled>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_QueueEnableArbitrationSlot(),<BR>  XMC_VADC_GROUP_QueueDisableArbitrationSlot()<BR>
 */
__STATIC_INLINE bool XMC_VADC_GROUP_QueueIsArbitrationSlotEnabled(XMC_VADC_GROUP_t *const group_ptr)
{
10006eec:	b580      	push	{r7, lr}
10006eee:	b082      	sub	sp, #8
10006ef0:	af00      	add	r7, sp, #0
10006ef2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_QueueIsArbitrationSlotEnabled:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  return ((group_ptr->ARBPR & (uint32_t)VADC_G_ARBPR_ASEN0_Msk) >> VADC_G_ARBPR_ASEN0_Pos);
10006ef4:	687b      	ldr	r3, [r7, #4]
10006ef6:	2284      	movs	r2, #132	; 0x84
10006ef8:	589a      	ldr	r2, [r3, r2]
10006efa:	2380      	movs	r3, #128	; 0x80
10006efc:	045b      	lsls	r3, r3, #17
10006efe:	4013      	ands	r3, r2
10006f00:	0e1b      	lsrs	r3, r3, #24
10006f02:	1e5a      	subs	r2, r3, #1
10006f04:	4193      	sbcs	r3, r2
10006f06:	b2db      	uxtb	r3, r3
}
10006f08:	1c18      	adds	r0, r3, #0
10006f0a:	46bd      	mov	sp, r7
10006f0c:	b002      	add	sp, #8
10006f0e:	bd80      	pop	{r7, pc}

10006f10 <XMC_VADC_GROUP_QueueSetGatingMode>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_VADC_GROUP_QueueSelectGating();
 */
__STATIC_INLINE void XMC_VADC_GROUP_QueueSetGatingMode(XMC_VADC_GROUP_t *const group_ptr, XMC_VADC_GATEMODE_t mode_sel)
{
10006f10:	b580      	push	{r7, lr}
10006f12:	b082      	sub	sp, #8
10006f14:	af00      	add	r7, sp, #0
10006f16:	6078      	str	r0, [r7, #4]
10006f18:	1c0a      	adds	r2, r1, #0
10006f1a:	1cfb      	adds	r3, r7, #3
10006f1c:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_VADC_GROUP_QueueSetGatingMode:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_QueueSetGatingMode:Wrong mode selected", (mode_sel <= XMC_VADC_GATEMODE_ACTIVELOW))

  /* Clear the existing gate configuration */
  group_ptr->QMR0 &= (uint32_t)(~((uint32_t) VADC_G_QMR0_ENGT_Msk));
10006f1e:	687a      	ldr	r2, [r7, #4]
10006f20:	2382      	movs	r3, #130	; 0x82
10006f22:	005b      	lsls	r3, r3, #1
10006f24:	58d3      	ldr	r3, [r2, r3]
10006f26:	2203      	movs	r2, #3
10006f28:	4393      	bics	r3, r2
10006f2a:	1c19      	adds	r1, r3, #0
10006f2c:	687a      	ldr	r2, [r7, #4]
10006f2e:	2382      	movs	r3, #130	; 0x82
10006f30:	005b      	lsls	r3, r3, #1
10006f32:	50d1      	str	r1, [r2, r3]
  /* Set the new gating mode */
  group_ptr->QMR0 |= (uint32_t)((uint32_t)mode_sel << VADC_G_QMR0_ENGT_Pos);
10006f34:	687a      	ldr	r2, [r7, #4]
10006f36:	2382      	movs	r3, #130	; 0x82
10006f38:	005b      	lsls	r3, r3, #1
10006f3a:	58d2      	ldr	r2, [r2, r3]
10006f3c:	1cfb      	adds	r3, r7, #3
10006f3e:	781b      	ldrb	r3, [r3, #0]
10006f40:	431a      	orrs	r2, r3
10006f42:	1c11      	adds	r1, r2, #0
10006f44:	687a      	ldr	r2, [r7, #4]
10006f46:	2382      	movs	r3, #130	; 0x82
10006f48:	005b      	lsls	r3, r3, #1
10006f4a:	50d1      	str	r1, [r2, r3]
}
10006f4c:	46bd      	mov	sp, r7
10006f4e:	b002      	add	sp, #8
10006f50:	bd80      	pop	{r7, pc}
10006f52:	46c0      	nop			; (mov r8, r8)

10006f54 <XMC_VADC_GROUP_QueueTriggerConversion>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_QueueInsertChannel()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_QueueTriggerConversion(XMC_VADC_GROUP_t *const group_ptr)
{
10006f54:	b580      	push	{r7, lr}
10006f56:	b082      	sub	sp, #8
10006f58:	af00      	add	r7, sp, #0
10006f5a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_QueueTriggerConversion:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  group_ptr->QMR0 |= (uint32_t)((uint32_t)1 << VADC_G_QMR0_TREV_Pos);
10006f5c:	687a      	ldr	r2, [r7, #4]
10006f5e:	2382      	movs	r3, #130	; 0x82
10006f60:	005b      	lsls	r3, r3, #1
10006f62:	58d3      	ldr	r3, [r2, r3]
10006f64:	2280      	movs	r2, #128	; 0x80
10006f66:	0092      	lsls	r2, r2, #2
10006f68:	431a      	orrs	r2, r3
10006f6a:	1c11      	adds	r1, r2, #0
10006f6c:	687a      	ldr	r2, [r7, #4]
10006f6e:	2382      	movs	r3, #130	; 0x82
10006f70:	005b      	lsls	r3, r3, #1
10006f72:	50d1      	str	r1, [r2, r3]
}
10006f74:	46bd      	mov	sp, r7
10006f76:	b002      	add	sp, #8
10006f78:	bd80      	pop	{r7, pc}
10006f7a:	46c0      	nop			; (mov r8, r8)

10006f7c <XMC_VADC_GROUP_QueueInsertChannel>:
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_QueueRemoveChannel()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_QueueInsertChannel(XMC_VADC_GROUP_t *const group_ptr,
                                                       const XMC_VADC_QUEUE_ENTRY_t entry)
{
10006f7c:	b580      	push	{r7, lr}
10006f7e:	b082      	sub	sp, #8
10006f80:	af00      	add	r7, sp, #0
10006f82:	6078      	str	r0, [r7, #4]
10006f84:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_VADC_GROUP_QueueInsertChannel:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  /* Insert the channel physically and get the length of the queue*/
  group_ptr->QINR0 = entry.qinr0;
10006f86:	6839      	ldr	r1, [r7, #0]
10006f88:	687a      	ldr	r2, [r7, #4]
10006f8a:	2388      	movs	r3, #136	; 0x88
10006f8c:	005b      	lsls	r3, r3, #1
10006f8e:	50d1      	str	r1, [r2, r3]
}
10006f90:	46bd      	mov	sp, r7
10006f92:	b002      	add	sp, #8
10006f94:	bd80      	pop	{r7, pc}
10006f96:	46c0      	nop			; (mov r8, r8)

10006f98 <XMC_VADC_GROUP_ResultInit>:
 * XMC_VADC_GROUP_AddResultToFifo()<BR> XMC_VADC_GROUP_EnableResultEvent()<br> XMC_VADC_GROUP_DisableResultEvent()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_ResultInit(XMC_VADC_GROUP_t *const group_ptr,
                                               const uint32_t res_reg_num,
                                               const XMC_VADC_RESULT_CONFIG_t *config)
{
10006f98:	b580      	push	{r7, lr}
10006f9a:	b084      	sub	sp, #16
10006f9c:	af00      	add	r7, sp, #0
10006f9e:	60f8      	str	r0, [r7, #12]
10006fa0:	60b9      	str	r1, [r7, #8]
10006fa2:	607a      	str	r2, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_ResultInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  group_ptr->RCR[res_reg_num] = config->g_rcr;
10006fa4:	687b      	ldr	r3, [r7, #4]
10006fa6:	6819      	ldr	r1, [r3, #0]
10006fa8:	68fb      	ldr	r3, [r7, #12]
10006faa:	68ba      	ldr	r2, [r7, #8]
10006fac:	32a0      	adds	r2, #160	; 0xa0
10006fae:	0092      	lsls	r2, r2, #2
10006fb0:	50d1      	str	r1, [r2, r3]

}
10006fb2:	46bd      	mov	sp, r7
10006fb4:	b004      	add	sp, #16
10006fb6:	bd80      	pop	{r7, pc}

10006fb8 <ADC_MEASUREMENT_ADV_lQueueInit>:
#endif
/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
#ifdef ADC_MEASUREMENT_ADV_LOCAL_QUEUE_USED
__STATIC_INLINE ADC_MEASUREMENT_ADV_STATUS_t ADC_MEASUREMENT_ADV_lQueueInit(ADC_MEASUREMENT_ADV_QUEUE_t *const handle_ptr,
                                                           uint8_t group_index)
{
10006fb8:	b590      	push	{r4, r7, lr}
10006fba:	b085      	sub	sp, #20
10006fbc:	af00      	add	r7, sp, #0
10006fbe:	6078      	str	r0, [r7, #4]
10006fc0:	1c0a      	adds	r2, r1, #0
10006fc2:	1cfb      	adds	r3, r7, #3
10006fc4:	701a      	strb	r2, [r3, #0]
  ADC_MEASUREMENT_ADV_STATUS_t status;

  /*Initialization of APP 'GLOBAL_ADC'*/
  status = (ADC_MEASUREMENT_ADV_STATUS_t) GLOBAL_ADC_Init(ADC_MEASUREMENT_ADV_GLOBAL_HANDLE);
10006fc6:	230f      	movs	r3, #15
10006fc8:	18fc      	adds	r4, r7, r3
10006fca:	4b26      	ldr	r3, [pc, #152]	; (10007064 <ADC_MEASUREMENT_ADV_lQueueInit+0xac>)
10006fcc:	1c18      	adds	r0, r3, #0
10006fce:	f7fe f883 	bl	100050d8 <GLOBAL_ADC_Init>
10006fd2:	1c03      	adds	r3, r0, #0
10006fd4:	7023      	strb	r3, [r4, #0]

  /*Class Configuration*/
  XMC_VADC_GROUP_InputClassInit(group_ptrs[group_index],handle_ptr->iclass_config_handle,
10006fd6:	1cfb      	adds	r3, r7, #3
10006fd8:	781a      	ldrb	r2, [r3, #0]
10006fda:	4b23      	ldr	r3, [pc, #140]	; (10007068 <ADC_MEASUREMENT_ADV_lQueueInit+0xb0>)
10006fdc:	0092      	lsls	r2, r2, #2
10006fde:	58d2      	ldr	r2, [r2, r3]
                                XMC_VADC_GROUP_CONV_STD,handle_ptr->iclass_num);
10006fe0:	687b      	ldr	r3, [r7, #4]
10006fe2:	7d9b      	ldrb	r3, [r3, #22]

  /*Initialization of APP 'GLOBAL_ADC'*/
  status = (ADC_MEASUREMENT_ADV_STATUS_t) GLOBAL_ADC_Init(ADC_MEASUREMENT_ADV_GLOBAL_HANDLE);

  /*Class Configuration*/
  XMC_VADC_GROUP_InputClassInit(group_ptrs[group_index],handle_ptr->iclass_config_handle,
10006fe4:	1c1c      	adds	r4, r3, #0
10006fe6:	687b      	ldr	r3, [r7, #4]
10006fe8:	68db      	ldr	r3, [r3, #12]
10006fea:	1c10      	adds	r0, r2, #0
10006fec:	1c19      	adds	r1, r3, #0
10006fee:	2200      	movs	r2, #0
10006ff0:	1c23      	adds	r3, r4, #0
10006ff2:	f7fc fb19 	bl	10003628 <XMC_VADC_GROUP_InputClassInit>
                                XMC_VADC_GROUP_CONV_STD,handle_ptr->iclass_num);

  /* Initialize the Queue hardware */
  XMC_VADC_GROUP_QueueInit(group_ptrs[group_index],handle_ptr->queue_config_handle);
10006ff6:	1cfb      	adds	r3, r7, #3
10006ff8:	781a      	ldrb	r2, [r3, #0]
10006ffa:	4b1b      	ldr	r3, [pc, #108]	; (10007068 <ADC_MEASUREMENT_ADV_lQueueInit+0xb0>)
10006ffc:	0092      	lsls	r2, r2, #2
10006ffe:	58d2      	ldr	r2, [r2, r3]
10007000:	687b      	ldr	r3, [r7, #4]
10007002:	691b      	ldr	r3, [r3, #16]
10007004:	1c10      	adds	r0, r2, #0
10007006:	1c19      	adds	r1, r3, #0
10007008:	f7fc fbfc 	bl	10003804 <XMC_VADC_GROUP_QueueInit>

  /* Configure the gating mode for queue*/
  XMC_VADC_GROUP_QueueSetGatingMode(group_ptrs[group_index], handle_ptr->gating_mode);
1000700c:	1cfb      	adds	r3, r7, #3
1000700e:	781a      	ldrb	r2, [r3, #0]
10007010:	4b15      	ldr	r3, [pc, #84]	; (10007068 <ADC_MEASUREMENT_ADV_lQueueInit+0xb0>)
10007012:	0092      	lsls	r2, r2, #2
10007014:	58d2      	ldr	r2, [r2, r3]
10007016:	687b      	ldr	r3, [r7, #4]
10007018:	7d1b      	ldrb	r3, [r3, #20]
1000701a:	1c10      	adds	r0, r2, #0
1000701c:	1c19      	adds	r1, r3, #0
1000701e:	f7ff ff77 	bl	10006f10 <XMC_VADC_GROUP_QueueSetGatingMode>

  /*Interrupt Configuration*/
  if ((bool)true == handle_ptr->rs_intr_handle.interrupt_enable)
10007022:	687b      	ldr	r3, [r7, #4]
10007024:	7a1b      	ldrb	r3, [r3, #8]
10007026:	2b00      	cmp	r3, #0
10007028:	d014      	beq.n	10007054 <ADC_MEASUREMENT_ADV_lQueueInit+0x9c>
  {
#if (UC_FAMILY == XMC1)
    NVIC_SetPriority((IRQn_Type)handle_ptr->rs_intr_handle.node_id, handle_ptr->rs_intr_handle.priority);
1000702a:	687b      	ldr	r3, [r7, #4]
1000702c:	681b      	ldr	r3, [r3, #0]
1000702e:	b2da      	uxtb	r2, r3
10007030:	687b      	ldr	r3, [r7, #4]
10007032:	685b      	ldr	r3, [r3, #4]
10007034:	b252      	sxtb	r2, r2
10007036:	1c10      	adds	r0, r2, #0
10007038:	1c19      	adds	r1, r3, #0
1000703a:	f7ff fecb 	bl	10006dd4 <NVIC_SetPriority>
    XMC_SCU_SetInterruptControl(handle_ptr->rs_intr_handle.node_id,
                                ((handle_ptr->rs_intr_handle.node_id << 8) | handle_ptr->rs_intr_handle.irqctrl));
#endif

    /* Connect RS Events to NVIC nodes */
    XMC_VADC_GROUP_QueueSetReqSrcEventInterruptNode(group_ptrs[group_index], (XMC_VADC_SR_t)handle_ptr->srv_req_node);
1000703e:	1cfb      	adds	r3, r7, #3
10007040:	781a      	ldrb	r2, [r3, #0]
10007042:	4b09      	ldr	r3, [pc, #36]	; (10007068 <ADC_MEASUREMENT_ADV_lQueueInit+0xb0>)
10007044:	0092      	lsls	r2, r2, #2
10007046:	58d2      	ldr	r2, [r2, r3]
10007048:	687b      	ldr	r3, [r7, #4]
1000704a:	7d5b      	ldrb	r3, [r3, #21]
1000704c:	1c10      	adds	r0, r2, #0
1000704e:	1c19      	adds	r1, r3, #0
10007050:	f7fc fc30 	bl	100038b4 <XMC_VADC_GROUP_QueueSetReqSrcEventInterruptNode>
  }

  return (status);
10007054:	230f      	movs	r3, #15
10007056:	18fb      	adds	r3, r7, r3
10007058:	781b      	ldrb	r3, [r3, #0]
}
1000705a:	1c18      	adds	r0, r3, #0
1000705c:	46bd      	mov	sp, r7
1000705e:	b005      	add	sp, #20
10007060:	bd90      	pop	{r4, r7, pc}
10007062:	46c0      	nop			; (mov r8, r8)
10007064:	20000700 	.word	0x20000700
10007068:	10009738 	.word	0x10009738

1000706c <ADC_MEASUREMENT_ADV_lRequestSrcInit>:
#endif
/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Local function to do the request source initialization.*/
__STATIC_INLINE ADC_MEASUREMENT_ADV_STATUS_t ADC_MEASUREMENT_ADV_lRequestSrcInit(const ADC_MEASUREMENT_ADV_t
                                                                                 *const handle_ptr)
{
1000706c:	b590      	push	{r4, r7, lr}
1000706e:	b085      	sub	sp, #20
10007070:	af00      	add	r7, sp, #0
10007072:	6078      	str	r0, [r7, #4]
#ifdef ADC_MEASUREMENT_ADV_LOCAL_QUEUE_USED
  #ifdef ADC_MEASUREMENT_ADV_ADC_QUEUE_USED
      if ( ADC_MEASUREMENT_ADV_REQUEST_SOURCE_QUEUE != handle_ptr->req_src)
  #endif
      {
        status = ADC_MEASUREMENT_ADV_lQueueInit(handle_ptr->local_queue_handle,handle_ptr->group_index);
10007074:	687b      	ldr	r3, [r7, #4]
10007076:	68da      	ldr	r2, [r3, #12]
10007078:	687b      	ldr	r3, [r7, #4]
1000707a:	7d5b      	ldrb	r3, [r3, #21]
1000707c:	210f      	movs	r1, #15
1000707e:	187c      	adds	r4, r7, r1
10007080:	1c10      	adds	r0, r2, #0
10007082:	1c19      	adds	r1, r3, #0
10007084:	f7ff ff98 	bl	10006fb8 <ADC_MEASUREMENT_ADV_lQueueInit>
10007088:	1c03      	adds	r3, r0, #0
1000708a:	7023      	strb	r3, [r4, #0]
        status = (ADC_MEASUREMENT_ADV_STATUS_t) ADC_QUEUE_Init(handle_ptr->queue_handle);
      }
#endif
    }
#endif
    return (status);
1000708c:	230f      	movs	r3, #15
1000708e:	18fb      	adds	r3, r7, r3
10007090:	781b      	ldrb	r3, [r3, #0]
}
10007092:	1c18      	adds	r0, r3, #0
10007094:	46bd      	mov	sp, r7
10007096:	b005      	add	sp, #20
10007098:	bd90      	pop	{r4, r7, pc}
1000709a:	46c0      	nop			; (mov r8, r8)

1000709c <ADC_MEASUREMENT_ADV_lQueueInsertEntries>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
#ifdef ADC_MEASUREMENT_ADV_LOCAL_QUEUE_USED
/* Local function to insert the queue entries into the hardware.*/
__STATIC_INLINE void ADC_MEASUREMENT_ADV_lQueueInsertEntries(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
1000709c:	b580      	push	{r7, lr}
1000709e:	b086      	sub	sp, #24
100070a0:	af00      	add	r7, sp, #0
100070a2:	6078      	str	r0, [r7, #4]
  uint32_t entry_index;

  XMC_VADC_GROUP_t *queue_group_ptr = group_ptrs[handle_ptr->group_index];
100070a4:	687b      	ldr	r3, [r7, #4]
100070a6:	7d5b      	ldrb	r3, [r3, #21]
100070a8:	1c1a      	adds	r2, r3, #0
100070aa:	4b10      	ldr	r3, [pc, #64]	; (100070ec <ADC_MEASUREMENT_ADV_lQueueInsertEntries+0x50>)
100070ac:	0092      	lsls	r2, r2, #2
100070ae:	58d3      	ldr	r3, [r2, r3]
100070b0:	613b      	str	r3, [r7, #16]
  const XMC_VADC_QUEUE_ENTRY_t **const entries_array = handle_ptr->local_queue_entries;
100070b2:	687b      	ldr	r3, [r7, #4]
100070b4:	685b      	ldr	r3, [r3, #4]
100070b6:	60fb      	str	r3, [r7, #12]

  for(entry_index = 0; entry_index < handle_ptr->total_number_of_entries; entry_index++)
100070b8:	2300      	movs	r3, #0
100070ba:	617b      	str	r3, [r7, #20]
100070bc:	e00d      	b.n	100070da <ADC_MEASUREMENT_ADV_lQueueInsertEntries+0x3e>
  {
    XMC_VADC_GROUP_QueueInsertChannel(queue_group_ptr, *entries_array[entry_index]);
100070be:	697b      	ldr	r3, [r7, #20]
100070c0:	009b      	lsls	r3, r3, #2
100070c2:	68fa      	ldr	r2, [r7, #12]
100070c4:	18d3      	adds	r3, r2, r3
100070c6:	681b      	ldr	r3, [r3, #0]
100070c8:	693a      	ldr	r2, [r7, #16]
100070ca:	681b      	ldr	r3, [r3, #0]
100070cc:	1c10      	adds	r0, r2, #0
100070ce:	1c19      	adds	r1, r3, #0
100070d0:	f7ff ff54 	bl	10006f7c <XMC_VADC_GROUP_QueueInsertChannel>
  uint32_t entry_index;

  XMC_VADC_GROUP_t *queue_group_ptr = group_ptrs[handle_ptr->group_index];
  const XMC_VADC_QUEUE_ENTRY_t **const entries_array = handle_ptr->local_queue_entries;

  for(entry_index = 0; entry_index < handle_ptr->total_number_of_entries; entry_index++)
100070d4:	697b      	ldr	r3, [r7, #20]
100070d6:	3301      	adds	r3, #1
100070d8:	617b      	str	r3, [r7, #20]
100070da:	687b      	ldr	r3, [r7, #4]
100070dc:	7d9b      	ldrb	r3, [r3, #22]
100070de:	1e1a      	subs	r2, r3, #0
100070e0:	697b      	ldr	r3, [r7, #20]
100070e2:	429a      	cmp	r2, r3
100070e4:	d8eb      	bhi.n	100070be <ADC_MEASUREMENT_ADV_lQueueInsertEntries+0x22>
  {
    XMC_VADC_GROUP_QueueInsertChannel(queue_group_ptr, *entries_array[entry_index]);
  }
}
100070e6:	46bd      	mov	sp, r7
100070e8:	b006      	add	sp, #24
100070ea:	bd80      	pop	{r7, pc}
100070ec:	10009738 	.word	0x10009738

100070f0 <ADC_MEASUREMENT_ADV_lArbitrationStatus>:
#endif

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
__STATIC_INLINE bool ADC_MEASUREMENT_ADV_lArbitrationStatus(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
100070f0:	b590      	push	{r4, r7, lr}
100070f2:	b085      	sub	sp, #20
100070f4:	af00      	add	r7, sp, #0
100070f6:	6078      	str	r0, [r7, #4]
  bool arbitration_status;

#if !defined(CLOCK_GATING_SUPPORTED) || !defined(ADC_MEASUREMENT_ADV_CHECK_CLOCK_GATING)
  clock_reset_check = (bool)false;
#endif
  arbitration_status = (bool)false;
100070f8:	230f      	movs	r3, #15
100070fa:	18fb      	adds	r3, r7, r3
100070fc:	2200      	movs	r2, #0
100070fe:	701a      	strb	r2, [r3, #0]

  /* To check if the arbiter is already enabled. Before checking this ensure that clock and reset states are correct */
#if defined(CLOCK_GATING_SUPPORTED) && defined(ADC_MEASUREMENT_ADV_CHECK_CLOCK_GATING)
  clock_reset_check = !XMC_SCU_CLOCK_IsPeripheralClockGated(XMC_SCU_PERIPHERAL_CLOCK_VADC);
10007100:	2001      	movs	r0, #1
10007102:	f7fb fcb5 	bl	10002a70 <XMC_SCU_CLOCK_IsPeripheralClockGated>
10007106:	1c03      	adds	r3, r0, #0
10007108:	1e5a      	subs	r2, r3, #1
1000710a:	4193      	sbcs	r3, r2
1000710c:	b2db      	uxtb	r3, r3
1000710e:	2201      	movs	r2, #1
10007110:	4053      	eors	r3, r2
10007112:	b2db      	uxtb	r3, r3
10007114:	1c1a      	adds	r2, r3, #0
10007116:	230e      	movs	r3, #14
10007118:	18fb      	adds	r3, r7, r3
1000711a:	701a      	strb	r2, [r3, #0]
1000711c:	781a      	ldrb	r2, [r3, #0]
1000711e:	2101      	movs	r1, #1
10007120:	400a      	ands	r2, r1
10007122:	701a      	strb	r2, [r3, #0]
#endif
#ifdef PERIPHERAL_RESET_SUPPORTED
  clock_reset_check |= !XMC_SCU_RESET_IsPeripheralResetAsserted(XMC_SCU_PERIPHERAL_RESET_VADC);
#endif
  if(clock_reset_check != (bool)false)
10007124:	230e      	movs	r3, #14
10007126:	18fb      	adds	r3, r7, r3
10007128:	781b      	ldrb	r3, [r3, #0]
1000712a:	2b00      	cmp	r3, #0
1000712c:	d00c      	beq.n	10007148 <ADC_MEASUREMENT_ADV_lArbitrationStatus+0x58>
#ifdef ADC_MEASUREMENT_ADV_QUEUE_USED
  #ifdef ADC_MEASUREMENT_ADV_SCAN_USED
      else
  #endif
      {
        arbitration_status = XMC_VADC_GROUP_QueueIsArbitrationSlotEnabled(group_ptrs[handle_ptr->group_index]);
1000712e:	687b      	ldr	r3, [r7, #4]
10007130:	7d5b      	ldrb	r3, [r3, #21]
10007132:	1c1a      	adds	r2, r3, #0
10007134:	4b08      	ldr	r3, [pc, #32]	; (10007158 <ADC_MEASUREMENT_ADV_lArbitrationStatus+0x68>)
10007136:	0092      	lsls	r2, r2, #2
10007138:	58d3      	ldr	r3, [r2, r3]
1000713a:	220f      	movs	r2, #15
1000713c:	18bc      	adds	r4, r7, r2
1000713e:	1c18      	adds	r0, r3, #0
10007140:	f7ff fed4 	bl	10006eec <XMC_VADC_GROUP_QueueIsArbitrationSlotEnabled>
10007144:	1c03      	adds	r3, r0, #0
10007146:	7023      	strb	r3, [r4, #0]
      }
#endif
  }
  return (arbitration_status);
10007148:	230f      	movs	r3, #15
1000714a:	18fb      	adds	r3, r7, r3
1000714c:	781b      	ldrb	r3, [r3, #0]
}
1000714e:	1c18      	adds	r0, r3, #0
10007150:	46bd      	mov	sp, r7
10007152:	b005      	add	sp, #20
10007154:	bd90      	pop	{r4, r7, pc}
10007156:	46c0      	nop			; (mov r8, r8)
10007158:	10009738 	.word	0x10009738

1000715c <ADC_MEASUREMENT_ADV_lDisableArbitration>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
__STATIC_INLINE void ADC_MEASUREMENT_ADV_lDisableArbitration(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
1000715c:	b580      	push	{r7, lr}
1000715e:	b082      	sub	sp, #8
10007160:	af00      	add	r7, sp, #0
10007162:	6078      	str	r0, [r7, #4]
#ifdef ADC_MEASUREMENT_ADV_QUEUE_USED
  #ifdef ADC_MEASUREMENT_ADV_SCAN_USED
      else
  #endif
      {
        XMC_VADC_GROUP_QueueDisableArbitrationSlot(group_ptrs[handle_ptr->group_index]);
10007164:	687b      	ldr	r3, [r7, #4]
10007166:	7d5b      	ldrb	r3, [r3, #21]
10007168:	1c1a      	adds	r2, r3, #0
1000716a:	4b04      	ldr	r3, [pc, #16]	; (1000717c <ADC_MEASUREMENT_ADV_lDisableArbitration+0x20>)
1000716c:	0092      	lsls	r2, r2, #2
1000716e:	58d3      	ldr	r3, [r2, r3]
10007170:	1c18      	adds	r0, r3, #0
10007172:	f7ff fea9 	bl	10006ec8 <XMC_VADC_GROUP_QueueDisableArbitrationSlot>
      }
#endif
}
10007176:	46bd      	mov	sp, r7
10007178:	b002      	add	sp, #8
1000717a:	bd80      	pop	{r7, pc}
1000717c:	10009738 	.word	0x10009738

10007180 <ADC_MEASUREMENT_ADV_lInsertChannels>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Insert channels into the hardware*/
void ADC_MEASUREMENT_ADV_lInsertChannels(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
10007180:	b580      	push	{r7, lr}
10007182:	b082      	sub	sp, #8
10007184:	af00      	add	r7, sp, #0
10007186:	6078      	str	r0, [r7, #4]
#ifdef ADC_MEASUREMENT_ADV_LOCAL_QUEUE_USED
  #ifdef ADC_MEASUREMENT_ADV_ADC_QUEUE_USED
      if ( ADC_MEASUREMENT_ADV_REQUEST_SOURCE_QUEUE != handle_ptr->req_src)
  #endif
      {
        ADC_MEASUREMENT_ADV_lQueueInsertEntries(handle_ptr);
10007188:	687b      	ldr	r3, [r7, #4]
1000718a:	1c18      	adds	r0, r3, #0
1000718c:	f7ff ff86 	bl	1000709c <ADC_MEASUREMENT_ADV_lQueueInsertEntries>
        ADC_QUEUE_AllEntriesInserted(handle_ptr->queue_handle);
      }
#endif
    }
#endif
}
10007190:	46bd      	mov	sp, r7
10007192:	b002      	add	sp, #8
10007194:	bd80      	pop	{r7, pc}
10007196:	46c0      	nop			; (mov r8, r8)

10007198 <ADC_MEASUREMENT_ADV_lSyncADCClocks>:
}
/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
#ifndef ADC_MEASUREMENT_ADV_SYNC_USED
/* Address the errata for the incorrect conversion.*/
void ADC_MEASUREMENT_ADV_lSyncADCClocks(void)
{
10007198:	b580      	push	{r7, lr}
1000719a:	b082      	sub	sp, #8
1000719c:	af00      	add	r7, sp, #0
  int32_t group_index;

  for (group_index = (int32_t)XMC_VADC_MAXIMUM_NUM_GROUPS - (int32_t)1; group_index >= (int32_t)0  ; group_index--)
1000719e:	2301      	movs	r3, #1
100071a0:	607b      	str	r3, [r7, #4]
100071a2:	e00a      	b.n	100071ba <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x22>
  {
    XMC_VADC_GROUP_SetPowerMode(group_ptrs[group_index],XMC_VADC_GROUP_POWERMODE_OFF);
100071a4:	4b19      	ldr	r3, [pc, #100]	; (1000720c <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x74>)
100071a6:	687a      	ldr	r2, [r7, #4]
100071a8:	0092      	lsls	r2, r2, #2
100071aa:	58d3      	ldr	r3, [r2, r3]
100071ac:	1c18      	adds	r0, r3, #0
100071ae:	2100      	movs	r1, #0
100071b0:	f7fc faa4 	bl	100036fc <XMC_VADC_GROUP_SetPowerMode>
/* Address the errata for the incorrect conversion.*/
void ADC_MEASUREMENT_ADV_lSyncADCClocks(void)
{
  int32_t group_index;

  for (group_index = (int32_t)XMC_VADC_MAXIMUM_NUM_GROUPS - (int32_t)1; group_index >= (int32_t)0  ; group_index--)
100071b4:	687b      	ldr	r3, [r7, #4]
100071b6:	3b01      	subs	r3, #1
100071b8:	607b      	str	r3, [r7, #4]
100071ba:	687b      	ldr	r3, [r7, #4]
100071bc:	2b00      	cmp	r3, #0
100071be:	daf1      	bge.n	100071a4 <ADC_MEASUREMENT_ADV_lSyncADCClocks+0xc>
  {
    XMC_VADC_GROUP_SetPowerMode(group_ptrs[group_index],XMC_VADC_GROUP_POWERMODE_OFF);
  }

  for (group_index = (int32_t)XMC_VADC_MAXIMUM_NUM_GROUPS - (int32_t)1; group_index > (int32_t)0  ; group_index--)
100071c0:	2301      	movs	r3, #1
100071c2:	607b      	str	r3, [r7, #4]
100071c4:	e012      	b.n	100071ec <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x54>
  {
    XMC_VADC_GROUP_SetSyncSlave(group_ptrs[group_index], (uint32_t)0, (uint32_t)group_index);
100071c6:	4b11      	ldr	r3, [pc, #68]	; (1000720c <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x74>)
100071c8:	687a      	ldr	r2, [r7, #4]
100071ca:	0092      	lsls	r2, r2, #2
100071cc:	58d2      	ldr	r2, [r2, r3]
100071ce:	687b      	ldr	r3, [r7, #4]
100071d0:	1c10      	adds	r0, r2, #0
100071d2:	2100      	movs	r1, #0
100071d4:	1c1a      	adds	r2, r3, #0
100071d6:	f7fc faad 	bl	10003734 <XMC_VADC_GROUP_SetSyncSlave>

    XMC_VADC_GROUP_CheckSlaveReadiness(group_ptrs[0U], (uint32_t)group_index);
100071da:	4a0d      	ldr	r2, [pc, #52]	; (10007210 <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x78>)
100071dc:	687b      	ldr	r3, [r7, #4]
100071de:	1c10      	adds	r0, r2, #0
100071e0:	1c19      	adds	r1, r3, #0
100071e2:	f7fc fadb 	bl	1000379c <XMC_VADC_GROUP_CheckSlaveReadiness>
  for (group_index = (int32_t)XMC_VADC_MAXIMUM_NUM_GROUPS - (int32_t)1; group_index >= (int32_t)0  ; group_index--)
  {
    XMC_VADC_GROUP_SetPowerMode(group_ptrs[group_index],XMC_VADC_GROUP_POWERMODE_OFF);
  }

  for (group_index = (int32_t)XMC_VADC_MAXIMUM_NUM_GROUPS - (int32_t)1; group_index > (int32_t)0  ; group_index--)
100071e6:	687b      	ldr	r3, [r7, #4]
100071e8:	3b01      	subs	r3, #1
100071ea:	607b      	str	r3, [r7, #4]
100071ec:	687b      	ldr	r3, [r7, #4]
100071ee:	2b00      	cmp	r3, #0
100071f0:	dce9      	bgt.n	100071c6 <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x2e>
    XMC_VADC_GROUP_SetSyncSlave(group_ptrs[group_index], (uint32_t)0, (uint32_t)group_index);

    XMC_VADC_GROUP_CheckSlaveReadiness(group_ptrs[0U], (uint32_t)group_index);
  }

  XMC_VADC_GROUP_SetSyncMaster(group_ptrs[0U]);
100071f2:	4b07      	ldr	r3, [pc, #28]	; (10007210 <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x78>)
100071f4:	1c18      	adds	r0, r3, #0
100071f6:	f7fc fabd 	bl	10003774 <XMC_VADC_GROUP_SetSyncMaster>

  XMC_VADC_GROUP_SetPowerMode(group_ptrs[0U],XMC_VADC_GROUP_POWERMODE_NORMAL);
100071fa:	4b05      	ldr	r3, [pc, #20]	; (10007210 <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x78>)
100071fc:	1c18      	adds	r0, r3, #0
100071fe:	2103      	movs	r1, #3
10007200:	f7fc fa7c 	bl	100036fc <XMC_VADC_GROUP_SetPowerMode>
}
10007204:	46bd      	mov	sp, r7
10007206:	b002      	add	sp, #8
10007208:	bd80      	pop	{r7, pc}
1000720a:	46c0      	nop			; (mov r8, r8)
1000720c:	10009738 	.word	0x10009738
10007210:	48030400 	.word	0x48030400

10007214 <ADC_MEASUREMENT_ADV_StartADC>:
}

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Enables the arbiter of the selected request source*/
void ADC_MEASUREMENT_ADV_StartADC(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
10007214:	b580      	push	{r7, lr}
10007216:	b082      	sub	sp, #8
10007218:	af00      	add	r7, sp, #0
1000721a:	6078      	str	r0, [r7, #4]
#ifdef ADC_MEASUREMENT_ADV_QUEUE_USED
  #ifdef ADC_MEASUREMENT_ADV_SCAN_USED
      else
  #endif
      {
        XMC_VADC_GROUP_QueueEnableArbitrationSlot(group_ptrs[handle_ptr->group_index]);
1000721c:	687b      	ldr	r3, [r7, #4]
1000721e:	7d5b      	ldrb	r3, [r3, #21]
10007220:	1c1a      	adds	r2, r3, #0
10007222:	4b04      	ldr	r3, [pc, #16]	; (10007234 <ADC_MEASUREMENT_ADV_StartADC+0x20>)
10007224:	0092      	lsls	r2, r2, #2
10007226:	58d3      	ldr	r3, [r2, r3]
10007228:	1c18      	adds	r0, r3, #0
1000722a:	f7ff fe3d 	bl	10006ea8 <XMC_VADC_GROUP_QueueEnableArbitrationSlot>
      }
#endif
}
1000722e:	46bd      	mov	sp, r7
10007230:	b002      	add	sp, #8
10007232:	bd80      	pop	{r7, pc}
10007234:	10009738 	.word	0x10009738

10007238 <ADC_MEASUREMENT_ADV_SoftwareTrigger>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Starts the ADC conversions by causing a software start of conversion*/
void ADC_MEASUREMENT_ADV_SoftwareTrigger(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
10007238:	b580      	push	{r7, lr}
1000723a:	b082      	sub	sp, #8
1000723c:	af00      	add	r7, sp, #0
1000723e:	6078      	str	r0, [r7, #4]
#ifdef ADC_MEASUREMENT_ADV_QUEUE_USED
  #ifdef ADC_MEASUREMENT_ADV_SCAN_USED
    else
  #endif
    {
      XMC_VADC_GROUP_QueueTriggerConversion(group_ptrs[handle_ptr->group_index]);
10007240:	687b      	ldr	r3, [r7, #4]
10007242:	7d5b      	ldrb	r3, [r3, #21]
10007244:	1c1a      	adds	r2, r3, #0
10007246:	4b04      	ldr	r3, [pc, #16]	; (10007258 <ADC_MEASUREMENT_ADV_SoftwareTrigger+0x20>)
10007248:	0092      	lsls	r2, r2, #2
1000724a:	58d3      	ldr	r3, [r2, r3]
1000724c:	1c18      	adds	r0, r3, #0
1000724e:	f7ff fe81 	bl	10006f54 <XMC_VADC_GROUP_QueueTriggerConversion>
    }
#endif
}
10007252:	46bd      	mov	sp, r7
10007254:	b002      	add	sp, #8
10007256:	bd80      	pop	{r7, pc}
10007258:	10009738 	.word	0x10009738

1000725c <ADC_MEASUREMENT_ADC_lNvicEnable>:


/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Enables the NVIC(if needed) when scan/queue request source is consumed internally in the APP. */
void ADC_MEASUREMENT_ADC_lNvicEnable(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
1000725c:	b580      	push	{r7, lr}
1000725e:	b082      	sub	sp, #8
10007260:	af00      	add	r7, sp, #0
10007262:	6078      	str	r0, [r7, #4]
    {
      NVIC_EnableIRQ((IRQn_Type)handle_ptr->local_scan_handle->rs_intr_handle.node_id);
    }
#endif
#ifdef ADC_MEASUREMENT_ADV_LOCAL_QUEUE_USED
    if (((bool)true == handle_ptr->local_queue_handle->rs_intr_handle.interrupt_enable) &&
10007264:	687b      	ldr	r3, [r7, #4]
10007266:	68db      	ldr	r3, [r3, #12]
10007268:	7a1b      	ldrb	r3, [r3, #8]
1000726a:	2b00      	cmp	r3, #0
1000726c:	d00b      	beq.n	10007286 <ADC_MEASUREMENT_ADC_lNvicEnable+0x2a>
        (ADC_MEASUREMENT_ADV_REQUEST_SOURCE_LOCAL_QUEUE == handle_ptr->req_src))
1000726e:	687b      	ldr	r3, [r7, #4]
10007270:	7d1b      	ldrb	r3, [r3, #20]
    {
      NVIC_EnableIRQ((IRQn_Type)handle_ptr->local_scan_handle->rs_intr_handle.node_id);
    }
#endif
#ifdef ADC_MEASUREMENT_ADV_LOCAL_QUEUE_USED
    if (((bool)true == handle_ptr->local_queue_handle->rs_intr_handle.interrupt_enable) &&
10007272:	2b03      	cmp	r3, #3
10007274:	d107      	bne.n	10007286 <ADC_MEASUREMENT_ADC_lNvicEnable+0x2a>
        (ADC_MEASUREMENT_ADV_REQUEST_SOURCE_LOCAL_QUEUE == handle_ptr->req_src))
    {
      NVIC_EnableIRQ((IRQn_Type)handle_ptr->local_queue_handle->rs_intr_handle.node_id);
10007276:	687b      	ldr	r3, [r7, #4]
10007278:	68db      	ldr	r3, [r3, #12]
1000727a:	681b      	ldr	r3, [r3, #0]
1000727c:	b2db      	uxtb	r3, r3
1000727e:	b25b      	sxtb	r3, r3
10007280:	1c18      	adds	r0, r3, #0
10007282:	f7ff fd91 	bl	10006da8 <NVIC_EnableIRQ>
    }
#endif
}
10007286:	46bd      	mov	sp, r7
10007288:	b002      	add	sp, #8
1000728a:	bd80      	pop	{r7, pc}

1000728c <ADC_MEASUREMENT_ADV_Init>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Initialization routine to call ADC LLD API's */
ADC_MEASUREMENT_ADV_STATUS_t ADC_MEASUREMENT_ADV_Init(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
1000728c:	b590      	push	{r4, r7, lr}
1000728e:	b085      	sub	sp, #20
10007290:	af00      	add	r7, sp, #0
10007292:	6078      	str	r0, [r7, #4]
  uint8_t fifo_head;
#endif
#ifdef ADC_MEASUREMENT_ADV_SHS_GAIN_NON_DEFAULT
  uint8_t channel_number;
#endif
  bool arbitration_status = (bool)false;
10007294:	230e      	movs	r3, #14
10007296:	18fb      	adds	r3, r7, r3
10007298:	2200      	movs	r2, #0
1000729a:	701a      	strb	r2, [r3, #0]

  if (ADC_MEASUREMENT_ADV_STATUS_UNINITIALIZED == *handle_ptr->init_state)
1000729c:	687b      	ldr	r3, [r7, #4]
1000729e:	691b      	ldr	r3, [r3, #16]
100072a0:	781b      	ldrb	r3, [r3, #0]
100072a2:	2b02      	cmp	r3, #2
100072a4:	d176      	bne.n	10007394 <ADC_MEASUREMENT_ADV_Init+0x108>
  {

    arbitration_status = ADC_MEASUREMENT_ADV_lArbitrationStatus(handle_ptr);
100072a6:	230e      	movs	r3, #14
100072a8:	18fc      	adds	r4, r7, r3
100072aa:	687b      	ldr	r3, [r7, #4]
100072ac:	1c18      	adds	r0, r3, #0
100072ae:	f7ff ff1f 	bl	100070f0 <ADC_MEASUREMENT_ADV_lArbitrationStatus>
100072b2:	1c03      	adds	r3, r0, #0
100072b4:	7023      	strb	r3, [r4, #0]

   /* Initialize the scan/queue request source.*/
   status = ADC_MEASUREMENT_ADV_lRequestSrcInit(handle_ptr);
100072b6:	230d      	movs	r3, #13
100072b8:	18fc      	adds	r4, r7, r3
100072ba:	687b      	ldr	r3, [r7, #4]
100072bc:	1c18      	adds	r0, r3, #0
100072be:	f7ff fed5 	bl	1000706c <ADC_MEASUREMENT_ADV_lRequestSrcInit>
100072c2:	1c03      	adds	r3, r0, #0
100072c4:	7023      	strb	r3, [r4, #0]

   if(arbitration_status == (bool)false)
100072c6:	230e      	movs	r3, #14
100072c8:	18fb      	adds	r3, r7, r3
100072ca:	781b      	ldrb	r3, [r3, #0]
100072cc:	2201      	movs	r2, #1
100072ce:	4053      	eors	r3, r2
100072d0:	b2db      	uxtb	r3, r3
100072d2:	2b00      	cmp	r3, #0
100072d4:	d003      	beq.n	100072de <ADC_MEASUREMENT_ADV_Init+0x52>
   {
     ADC_MEASUREMENT_ADV_lDisableArbitration(handle_ptr);
100072d6:	687b      	ldr	r3, [r7, #4]
100072d8:	1c18      	adds	r0, r3, #0
100072da:	f7ff ff3f 	bl	1000715c <ADC_MEASUREMENT_ADV_lDisableArbitration>
    {
      /*  Configure the Sync conversion operation */
      ADC_MEASUREMENT_ADV_lSyncInit(handle_ptr);
    }
#else
   ADC_MEASUREMENT_ADV_lSyncADCClocks();
100072de:	f7ff ff5b 	bl	10007198 <ADC_MEASUREMENT_ADV_lSyncADCClocks>
#ifdef ADC_MEASUREMENT_ADV_MUX_USED
  #ifdef ADC_MEASUREMENT_ADV_MUX_NOT_ALL_USED
    if (handle_ptr->event_config != NULL)
  #endif
    {
      (handle_ptr->event_config)();
100072e2:	687b      	ldr	r3, [r7, #4]
100072e4:	689b      	ldr	r3, [r3, #8]
100072e6:	4798      	blx	r3
    }
#endif

    total_number_of_channels = (uint8_t)handle_ptr->total_number_of_channels;
100072e8:	230c      	movs	r3, #12
100072ea:	18fb      	adds	r3, r7, r3
100072ec:	687a      	ldr	r2, [r7, #4]
100072ee:	7dd2      	ldrb	r2, [r2, #23]
100072f0:	701a      	strb	r2, [r3, #0]
    for (ch_num = (uint8_t)0; ch_num < (uint8_t)total_number_of_channels; ch_num++)
100072f2:	230f      	movs	r3, #15
100072f4:	18fb      	adds	r3, r7, r3
100072f6:	2200      	movs	r2, #0
100072f8:	701a      	strb	r2, [r3, #0]
100072fa:	e031      	b.n	10007360 <ADC_MEASUREMENT_ADV_Init+0xd4>
    {
      indexed = handle_ptr->channel_array[ch_num];
100072fc:	687b      	ldr	r3, [r7, #4]
100072fe:	681a      	ldr	r2, [r3, #0]
10007300:	230f      	movs	r3, #15
10007302:	18fb      	adds	r3, r7, r3
10007304:	781b      	ldrb	r3, [r3, #0]
10007306:	009b      	lsls	r3, r3, #2
10007308:	18d3      	adds	r3, r2, r3
1000730a:	681b      	ldr	r3, [r3, #0]
1000730c:	60bb      	str	r3, [r7, #8]

      /* Initialize for configured channels*/
      XMC_VADC_GROUP_ChannelInit(group_ptrs[indexed->group_index],(uint32_t)indexed->ch_num, indexed->ch_handle);
1000730e:	68bb      	ldr	r3, [r7, #8]
10007310:	7a1b      	ldrb	r3, [r3, #8]
10007312:	1c1a      	adds	r2, r3, #0
10007314:	4b23      	ldr	r3, [pc, #140]	; (100073a4 <ADC_MEASUREMENT_ADV_Init+0x118>)
10007316:	0092      	lsls	r2, r2, #2
10007318:	58d2      	ldr	r2, [r2, r3]
1000731a:	68bb      	ldr	r3, [r7, #8]
1000731c:	7a5b      	ldrb	r3, [r3, #9]
1000731e:	1c19      	adds	r1, r3, #0
10007320:	68bb      	ldr	r3, [r7, #8]
10007322:	681b      	ldr	r3, [r3, #0]
10007324:	1c10      	adds	r0, r2, #0
10007326:	1c1a      	adds	r2, r3, #0
10007328:	f7fc fae2 	bl	100038f0 <XMC_VADC_GROUP_ChannelInit>
          XMC_VADC_GROUP_ResultInit(group_ptrs[indexed->group_index], (uint32_t)indexed->result_fifo_tail_number,
                                    indexed->res_handle[ADC_MEASUREMENT_ADV_TAIL_RESULT_REG_CONFIG]);
      }
#endif
      /* Initialize for configured result registers For FIFO Head configuration*/
      XMC_VADC_GROUP_ResultInit(group_ptrs[indexed->group_index], (uint32_t)indexed->ch_handle->result_reg_number,
1000732c:	68bb      	ldr	r3, [r7, #8]
1000732e:	7a1b      	ldrb	r3, [r3, #8]
10007330:	1c1a      	adds	r2, r3, #0
10007332:	4b1c      	ldr	r3, [pc, #112]	; (100073a4 <ADC_MEASUREMENT_ADV_Init+0x118>)
10007334:	0092      	lsls	r2, r2, #2
10007336:	58d2      	ldr	r2, [r2, r3]
10007338:	68bb      	ldr	r3, [r7, #8]
1000733a:	681b      	ldr	r3, [r3, #0]
1000733c:	789b      	ldrb	r3, [r3, #2]
1000733e:	071b      	lsls	r3, r3, #28
10007340:	0f1b      	lsrs	r3, r3, #28
10007342:	b2db      	uxtb	r3, r3
10007344:	1c19      	adds	r1, r3, #0
                                indexed->res_handle[ADC_MEASUREMENT_ADV_HEAD_RESULT_REG_CONFIG]);
10007346:	68bb      	ldr	r3, [r7, #8]
10007348:	685b      	ldr	r3, [r3, #4]
          XMC_VADC_GROUP_ResultInit(group_ptrs[indexed->group_index], (uint32_t)indexed->result_fifo_tail_number,
                                    indexed->res_handle[ADC_MEASUREMENT_ADV_TAIL_RESULT_REG_CONFIG]);
      }
#endif
      /* Initialize for configured result registers For FIFO Head configuration*/
      XMC_VADC_GROUP_ResultInit(group_ptrs[indexed->group_index], (uint32_t)indexed->ch_handle->result_reg_number,
1000734a:	1c10      	adds	r0, r2, #0
1000734c:	1c1a      	adds	r2, r3, #0
1000734e:	f7ff fe23 	bl	10006f98 <XMC_VADC_GROUP_ResultInit>
      (handle_ptr->event_config)();
    }
#endif

    total_number_of_channels = (uint8_t)handle_ptr->total_number_of_channels;
    for (ch_num = (uint8_t)0; ch_num < (uint8_t)total_number_of_channels; ch_num++)
10007352:	230f      	movs	r3, #15
10007354:	18fb      	adds	r3, r7, r3
10007356:	781a      	ldrb	r2, [r3, #0]
10007358:	230f      	movs	r3, #15
1000735a:	18fb      	adds	r3, r7, r3
1000735c:	3201      	adds	r2, #1
1000735e:	701a      	strb	r2, [r3, #0]
10007360:	230f      	movs	r3, #15
10007362:	18fa      	adds	r2, r7, r3
10007364:	230c      	movs	r3, #12
10007366:	18fb      	adds	r3, r7, r3
10007368:	7812      	ldrb	r2, [r2, #0]
1000736a:	781b      	ldrb	r3, [r3, #0]
1000736c:	429a      	cmp	r2, r3
1000736e:	d3c5      	bcc.n	100072fc <ADC_MEASUREMENT_ADV_Init+0x70>
      }
    }
#endif

    /* Enables the NVIC node if NVIC node is consumed inside the APP*/
    ADC_MEASUREMENT_ADC_lNvicEnable(handle_ptr);
10007370:	687b      	ldr	r3, [r7, #4]
10007372:	1c18      	adds	r0, r3, #0
10007374:	f7ff ff72 	bl	1000725c <ADC_MEASUREMENT_ADC_lNvicEnable>

    /* Load the queue/scan entries into the hardware */
    ADC_MEASUREMENT_ADV_lInsertChannels(handle_ptr);
10007378:	687b      	ldr	r3, [r7, #4]
1000737a:	1c18      	adds	r0, r3, #0
1000737c:	f7ff ff00 	bl	10007180 <ADC_MEASUREMENT_ADV_lInsertChannels>
#ifdef ADC_MEASUREMENT_ADV_START_ADC
  #ifdef ADC_MEASUREMENT_ADV_NOT_ALL_REQ_START
    if ((bool)false  != handle_ptr->start_at_initialization)
  #endif
    {
      ADC_MEASUREMENT_ADV_StartADC(handle_ptr);
10007380:	687b      	ldr	r3, [r7, #4]
10007382:	1c18      	adds	r0, r3, #0
10007384:	f7ff ff46 	bl	10007214 <ADC_MEASUREMENT_ADV_StartADC>
    }
#endif

    *handle_ptr->init_state = status;
10007388:	687b      	ldr	r3, [r7, #4]
1000738a:	691b      	ldr	r3, [r3, #16]
1000738c:	220d      	movs	r2, #13
1000738e:	18ba      	adds	r2, r7, r2
10007390:	7812      	ldrb	r2, [r2, #0]
10007392:	701a      	strb	r2, [r3, #0]
  }
  return (*handle_ptr->init_state);
10007394:	687b      	ldr	r3, [r7, #4]
10007396:	691b      	ldr	r3, [r3, #16]
10007398:	781b      	ldrb	r3, [r3, #0]
}
1000739a:	1c18      	adds	r0, r3, #0
1000739c:	46bd      	mov	sp, r7
1000739e:	b005      	add	sp, #20
100073a0:	bd90      	pop	{r4, r7, pc}
100073a2:	46c0      	nop			; (mov r8, r8)
100073a4:	10009738 	.word	0x10009738

100073a8 <ADC_MEASUREMENT_ADV_0_event_config>:

/* This function would be called in the ADC_MEASUREMENT_Init() to initialize the SR lines of the
 * Result event/channel event.
 */
static void ADC_MEASUREMENT_ADV_0_event_config(void)
{
100073a8:	b580      	push	{r7, lr}
100073aa:	af00      	add	r7, sp, #0

	/* Result Event Node Mux Configuration for xmc_I_cw (Group-0 channel-4 Result_Register-10)*/
	XMC_VADC_GROUP_SetResultInterruptNode(VADC_G0, 10U, XMC_VADC_SR_SHARED_SR0);
100073ac:	4b03      	ldr	r3, [pc, #12]	; (100073bc <ADC_MEASUREMENT_ADV_0_event_config+0x14>)
100073ae:	1c18      	adds	r0, r3, #0
100073b0:	210a      	movs	r1, #10
100073b2:	2204      	movs	r2, #4
100073b4:	f7fc fb0a 	bl	100039cc <XMC_VADC_GROUP_SetResultInterruptNode>

}
100073b8:	46bd      	mov	sp, r7
100073ba:	bd80      	pop	{r7, pc}
100073bc:	48030400 	.word	0x48030400

100073c0 <DAVE_Init>:
 * @param[in]  None
 *
 * @return  DAVE_STATUS_t <BR>
 ******************************************************************************/
DAVE_STATUS_t DAVE_Init(void)
{
100073c0:	b590      	push	{r4, r7, lr}
100073c2:	b083      	sub	sp, #12
100073c4:	af00      	add	r7, sp, #0
  DAVE_STATUS_t init_status;
  
  init_status = DAVE_STATUS_SUCCESS;
100073c6:	1dfb      	adds	r3, r7, #7
100073c8:	2200      	movs	r2, #0
100073ca:	701a      	strb	r2, [r3, #0]
     /** @Initialization of APPs Init Functions */
     init_status = (DAVE_STATUS_t)CLOCK_XMC1_Init(&CLOCK_XMC1_0);
100073cc:	1dfc      	adds	r4, r7, #7
100073ce:	4b4d      	ldr	r3, [pc, #308]	; (10007504 <DAVE_Init+0x144>)
100073d0:	1c18      	adds	r0, r3, #0
100073d2:	f7ff fc97 	bl	10006d04 <CLOCK_XMC1_Init>
100073d6:	1c03      	adds	r3, r0, #0
100073d8:	7023      	strb	r3, [r4, #0]

  if (init_status == DAVE_STATUS_SUCCESS)
100073da:	1dfb      	adds	r3, r7, #7
100073dc:	781b      	ldrb	r3, [r3, #0]
100073de:	2b00      	cmp	r3, #0
100073e0:	d106      	bne.n	100073f0 <DAVE_Init+0x30>
  {
	 /**  Initialization of DIGITAL_IO APP instance xmc_int_tcs */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&xmc_int_tcs); 
100073e2:	1dfc      	adds	r4, r7, #7
100073e4:	4b48      	ldr	r3, [pc, #288]	; (10007508 <DAVE_Init+0x148>)
100073e6:	1c18      	adds	r0, r3, #0
100073e8:	f7ff fc68 	bl	10006cbc <DIGITAL_IO_Init>
100073ec:	1c03      	adds	r3, r0, #0
100073ee:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
100073f0:	1dfb      	adds	r3, r7, #7
100073f2:	781b      	ldrb	r3, [r3, #0]
100073f4:	2b00      	cmp	r3, #0
100073f6:	d106      	bne.n	10007406 <DAVE_Init+0x46>
  {
	 /**  Initialization of DIGITAL_IO APP instance xmc_int_bmc */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&xmc_int_bmc); 
100073f8:	1dfc      	adds	r4, r7, #7
100073fa:	4b44      	ldr	r3, [pc, #272]	; (1000750c <DAVE_Init+0x14c>)
100073fc:	1c18      	adds	r0, r3, #0
100073fe:	f7ff fc5d 	bl	10006cbc <DIGITAL_IO_Init>
10007402:	1c03      	adds	r3, r0, #0
10007404:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10007406:	1dfb      	adds	r3, r7, #7
10007408:	781b      	ldrb	r3, [r3, #0]
1000740a:	2b00      	cmp	r3, #0
1000740c:	d106      	bne.n	1000741c <DAVE_Init+0x5c>
  {
	 /**  Initialization of DIGITAL_IO APP instance xmc_lin_en */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&xmc_lin_en); 
1000740e:	1dfc      	adds	r4, r7, #7
10007410:	4b3f      	ldr	r3, [pc, #252]	; (10007510 <DAVE_Init+0x150>)
10007412:	1c18      	adds	r0, r3, #0
10007414:	f7ff fc52 	bl	10006cbc <DIGITAL_IO_Init>
10007418:	1c03      	adds	r3, r0, #0
1000741a:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
1000741c:	1dfb      	adds	r3, r7, #7
1000741e:	781b      	ldrb	r3, [r3, #0]
10007420:	2b00      	cmp	r3, #0
10007422:	d106      	bne.n	10007432 <DAVE_Init+0x72>
  {
	 /**  Initialization of DIGITAL_IO APP instance xmc_sel_gain */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&xmc_sel_gain); 
10007424:	1dfc      	adds	r4, r7, #7
10007426:	4b3b      	ldr	r3, [pc, #236]	; (10007514 <DAVE_Init+0x154>)
10007428:	1c18      	adds	r0, r3, #0
1000742a:	f7ff fc47 	bl	10006cbc <DIGITAL_IO_Init>
1000742e:	1c03      	adds	r3, r0, #0
10007430:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10007432:	1dfb      	adds	r3, r7, #7
10007434:	781b      	ldrb	r3, [r3, #0]
10007436:	2b00      	cmp	r3, #0
10007438:	d106      	bne.n	10007448 <DAVE_Init+0x88>
  {
	 /**  Initialization of DIGITAL_IO APP instance VCC_LED_shtdwn */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&VCC_LED_shtdwn); 
1000743a:	1dfc      	adds	r4, r7, #7
1000743c:	4b36      	ldr	r3, [pc, #216]	; (10007518 <DAVE_Init+0x158>)
1000743e:	1c18      	adds	r0, r3, #0
10007440:	f7ff fc3c 	bl	10006cbc <DIGITAL_IO_Init>
10007444:	1c03      	adds	r3, r0, #0
10007446:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10007448:	1dfb      	adds	r3, r7, #7
1000744a:	781b      	ldrb	r3, [r3, #0]
1000744c:	2b00      	cmp	r3, #0
1000744e:	d106      	bne.n	1000745e <DAVE_Init+0x9e>
  {
	 /**  Initialization of UART APP instance UART_0 */
	 init_status = (DAVE_STATUS_t)UART_Init(&UART_0); 
10007450:	1dfc      	adds	r4, r7, #7
10007452:	4b32      	ldr	r3, [pc, #200]	; (1000751c <DAVE_Init+0x15c>)
10007454:	1c18      	adds	r0, r3, #0
10007456:	f7fc fbe5 	bl	10003c24 <UART_Init>
1000745a:	1c03      	adds	r3, r0, #0
1000745c:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
1000745e:	1dfb      	adds	r3, r7, #7
10007460:	781b      	ldrb	r3, [r3, #0]
10007462:	2b00      	cmp	r3, #0
10007464:	d106      	bne.n	10007474 <DAVE_Init+0xb4>
  {
	 /**  Initialization of UART APP instance UART_1 */
	 init_status = (DAVE_STATUS_t)UART_Init(&UART_1); 
10007466:	1dfc      	adds	r4, r7, #7
10007468:	4b2d      	ldr	r3, [pc, #180]	; (10007520 <DAVE_Init+0x160>)
1000746a:	1c18      	adds	r0, r3, #0
1000746c:	f7fc fbda 	bl	10003c24 <UART_Init>
10007470:	1c03      	adds	r3, r0, #0
10007472:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10007474:	1dfb      	adds	r3, r7, #7
10007476:	781b      	ldrb	r3, [r3, #0]
10007478:	2b00      	cmp	r3, #0
1000747a:	d106      	bne.n	1000748a <DAVE_Init+0xca>
  {
	 /**  Initialization of SYSTIMER APP instance SYSTIMER_0 */
	 init_status = (DAVE_STATUS_t)SYSTIMER_Init(&SYSTIMER_0); 
1000747c:	1dfc      	adds	r4, r7, #7
1000747e:	4b29      	ldr	r3, [pc, #164]	; (10007524 <DAVE_Init+0x164>)
10007480:	1c18      	adds	r0, r3, #0
10007482:	f7fd fa67 	bl	10004954 <SYSTIMER_Init>
10007486:	1c03      	adds	r3, r0, #0
10007488:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
1000748a:	1dfb      	adds	r3, r7, #7
1000748c:	781b      	ldrb	r3, [r3, #0]
1000748e:	2b00      	cmp	r3, #0
10007490:	d106      	bne.n	100074a0 <DAVE_Init+0xe0>
  {
	 /**  Initialization of E_EEPROM_XMC1 APP instance E_EEPROM_XMC1_0 */
	 init_status = (DAVE_STATUS_t)E_EEPROM_XMC1_Init(&E_EEPROM_XMC1_0); 
10007492:	1dfc      	adds	r4, r7, #7
10007494:	4b24      	ldr	r3, [pc, #144]	; (10007528 <DAVE_Init+0x168>)
10007496:	1c18      	adds	r0, r3, #0
10007498:	f7fd fea0 	bl	100051dc <E_EEPROM_XMC1_Init>
1000749c:	1c03      	adds	r3, r0, #0
1000749e:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
100074a0:	1dfb      	adds	r3, r7, #7
100074a2:	781b      	ldrb	r3, [r3, #0]
100074a4:	2b00      	cmp	r3, #0
100074a6:	d106      	bne.n	100074b6 <DAVE_Init+0xf6>
  {
	 /**  Initialization of ADC_MEASUREMENT_ADV APP instance ADC_MEASUREMENT_ADV_0 */
	 init_status = (DAVE_STATUS_t)ADC_MEASUREMENT_ADV_Init(&ADC_MEASUREMENT_ADV_0); 
100074a8:	1dfc      	adds	r4, r7, #7
100074aa:	4b20      	ldr	r3, [pc, #128]	; (1000752c <DAVE_Init+0x16c>)
100074ac:	1c18      	adds	r0, r3, #0
100074ae:	f7ff feed 	bl	1000728c <ADC_MEASUREMENT_ADV_Init>
100074b2:	1c03      	adds	r3, r0, #0
100074b4:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
100074b6:	1dfb      	adds	r3, r7, #7
100074b8:	781b      	ldrb	r3, [r3, #0]
100074ba:	2b00      	cmp	r3, #0
100074bc:	d106      	bne.n	100074cc <DAVE_Init+0x10c>
  {
	 /**  Initialization of INTERRUPT APP instance INTERRUPT_0 */
	 init_status = (DAVE_STATUS_t)INTERRUPT_Init(&INTERRUPT_0); 
100074be:	1dfc      	adds	r4, r7, #7
100074c0:	4b1b      	ldr	r3, [pc, #108]	; (10007530 <DAVE_Init+0x170>)
100074c2:	1c18      	adds	r0, r3, #0
100074c4:	f7fd fd8a 	bl	10004fdc <INTERRUPT_Init>
100074c8:	1c03      	adds	r3, r0, #0
100074ca:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
100074cc:	1dfb      	adds	r3, r7, #7
100074ce:	781b      	ldrb	r3, [r3, #0]
100074d0:	2b00      	cmp	r3, #0
100074d2:	d106      	bne.n	100074e2 <DAVE_Init+0x122>
  {
	 /**  Initialization of INTERRUPT APP instance INTERRUPT_1 */
	 init_status = (DAVE_STATUS_t)INTERRUPT_Init(&INTERRUPT_1); 
100074d4:	1dfc      	adds	r4, r7, #7
100074d6:	4b17      	ldr	r3, [pc, #92]	; (10007534 <DAVE_Init+0x174>)
100074d8:	1c18      	adds	r0, r3, #0
100074da:	f7fd fd7f 	bl	10004fdc <INTERRUPT_Init>
100074de:	1c03      	adds	r3, r0, #0
100074e0:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
100074e2:	1dfb      	adds	r3, r7, #7
100074e4:	781b      	ldrb	r3, [r3, #0]
100074e6:	2b00      	cmp	r3, #0
100074e8:	d106      	bne.n	100074f8 <DAVE_Init+0x138>
  {
	 /**  Initialization of PDM_DIMMED_LED_LAMP APP instance PDM_DIMMED_LED_LAMP_0 */
	 init_status = (DAVE_STATUS_t)PDM_DIMMED_LED_LAMP_Init(&PDM_DIMMED_LED_LAMP_0); 
100074ea:	1dfc      	adds	r4, r7, #7
100074ec:	4b12      	ldr	r3, [pc, #72]	; (10007538 <DAVE_Init+0x178>)
100074ee:	1c18      	adds	r0, r3, #0
100074f0:	f7fd fb60 	bl	10004bb4 <PDM_DIMMED_LED_LAMP_Init>
100074f4:	1c03      	adds	r3, r0, #0
100074f6:	7023      	strb	r3, [r4, #0]
   }  
  return init_status;
100074f8:	1dfb      	adds	r3, r7, #7
100074fa:	781b      	ldrb	r3, [r3, #0]
} /**  End of function DAVE_Init */
100074fc:	1c18      	adds	r0, r3, #0
100074fe:	46bd      	mov	sp, r7
10007500:	b003      	add	sp, #12
10007502:	bd90      	pop	{r4, r7, pc}
10007504:	200007c0 	.word	0x200007c0
10007508:	100096dc 	.word	0x100096dc
1000750c:	100096ec 	.word	0x100096ec
10007510:	100096fc 	.word	0x100096fc
10007514:	1000970c 	.word	0x1000970c
10007518:	1000971c 	.word	0x1000971c
1000751c:	20000554 	.word	0x20000554
10007520:	20000560 	.word	0x20000560
10007524:	200007bc 	.word	0x200007bc
10007528:	20000718 	.word	0x20000718
1000752c:	100097f4 	.word	0x100097f4
10007530:	10009640 	.word	0x10009640
10007534:	10009644 	.word	0x10009644
10007538:	20000580 	.word	0x20000580

1000753c <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
1000753c:	b580      	push	{r7, lr}
1000753e:	b082      	sub	sp, #8
10007540:	af00      	add	r7, sp, #0
10007542:	6078      	str	r0, [r7, #4]
10007544:	1c0a      	adds	r2, r1, #0
10007546:	1cfb      	adds	r3, r7, #3
10007548:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
1000754a:	1cfb      	adds	r3, r7, #3
1000754c:	781b      	ldrb	r3, [r3, #0]
1000754e:	2201      	movs	r2, #1
10007550:	409a      	lsls	r2, r3
10007552:	687b      	ldr	r3, [r7, #4]
10007554:	605a      	str	r2, [r3, #4]
}
10007556:	46bd      	mov	sp, r7
10007558:	b002      	add	sp, #8
1000755a:	bd80      	pop	{r7, pc}

1000755c <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
1000755c:	b580      	push	{r7, lr}
1000755e:	b082      	sub	sp, #8
10007560:	af00      	add	r7, sp, #0
10007562:	6078      	str	r0, [r7, #4]
10007564:	1c0a      	adds	r2, r1, #0
10007566:	1cfb      	adds	r3, r7, #3
10007568:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
1000756a:	1cfb      	adds	r3, r7, #3
1000756c:	781b      	ldrb	r3, [r3, #0]
1000756e:	2280      	movs	r2, #128	; 0x80
10007570:	0252      	lsls	r2, r2, #9
10007572:	409a      	lsls	r2, r3
10007574:	687b      	ldr	r3, [r7, #4]
10007576:	605a      	str	r2, [r3, #4]
}
10007578:	46bd      	mov	sp, r7
1000757a:	b002      	add	sp, #8
1000757c:	bd80      	pop	{r7, pc}
1000757e:	46c0      	nop			; (mov r8, r8)

10007580 <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
10007580:	b580      	push	{r7, lr}
10007582:	b082      	sub	sp, #8
10007584:	af00      	add	r7, sp, #0
10007586:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
10007588:	687b      	ldr	r3, [r7, #4]
1000758a:	681a      	ldr	r2, [r3, #0]
1000758c:	687b      	ldr	r3, [r7, #4]
1000758e:	7b1b      	ldrb	r3, [r3, #12]
10007590:	1c10      	adds	r0, r2, #0
10007592:	1c19      	adds	r1, r3, #0
10007594:	f7ff ffd2 	bl	1000753c <XMC_GPIO_SetOutputHigh>
}
10007598:	46bd      	mov	sp, r7
1000759a:	b002      	add	sp, #8
1000759c:	bd80      	pop	{r7, pc}
1000759e:	46c0      	nop			; (mov r8, r8)

100075a0 <DIGITAL_IO_SetOutputLow>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputLow(const DIGITAL_IO_t *const handler)
{
100075a0:	b580      	push	{r7, lr}
100075a2:	b082      	sub	sp, #8
100075a4:	af00      	add	r7, sp, #0
100075a6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputLow: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputLow(handler->gpio_port,handler->gpio_pin);
100075a8:	687b      	ldr	r3, [r7, #4]
100075aa:	681a      	ldr	r2, [r3, #0]
100075ac:	687b      	ldr	r3, [r7, #4]
100075ae:	7b1b      	ldrb	r3, [r3, #12]
100075b0:	1c10      	adds	r0, r2, #0
100075b2:	1c19      	adds	r1, r3, #0
100075b4:	f7ff ffd2 	bl	1000755c <XMC_GPIO_SetOutputLow>
}
100075b8:	46bd      	mov	sp, r7
100075ba:	b002      	add	sp, #8
100075bc:	bd80      	pop	{r7, pc}
100075be:	46c0      	nop			; (mov r8, r8)

100075c0 <XMC_VADC_GROUP_GetResult>:
 * \par<b>Related APIs:</b><br>
 * XMC_VADC_GROUP_GetDetailedResult().
 */
__STATIC_INLINE XMC_VADC_RESULT_SIZE_t XMC_VADC_GROUP_GetResult(XMC_VADC_GROUP_t *const group_ptr, 
                                                                const uint32_t res_reg)
{
100075c0:	b580      	push	{r7, lr}
100075c2:	b082      	sub	sp, #8
100075c4:	af00      	add	r7, sp, #0
100075c6:	6078      	str	r0, [r7, #4]
100075c8:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_VADC_GROUP_GetResult:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_GetResult:Wrong Result Register", ((res_reg) < XMC_VADC_NUM_RESULT_REGISTERS))

  return ((XMC_VADC_RESULT_SIZE_t)group_ptr->RES[res_reg]);
100075ca:	687b      	ldr	r3, [r7, #4]
100075cc:	683a      	ldr	r2, [r7, #0]
100075ce:	32c0      	adds	r2, #192	; 0xc0
100075d0:	0092      	lsls	r2, r2, #2
100075d2:	58d3      	ldr	r3, [r2, r3]
100075d4:	b29b      	uxth	r3, r3
}
100075d6:	1c18      	adds	r0, r3, #0
100075d8:	46bd      	mov	sp, r7
100075da:	b002      	add	sp, #8
100075dc:	bd80      	pop	{r7, pc}
100075de:	46c0      	nop			; (mov r8, r8)

100075e0 <ADC_MEASUREMENT_ADV_GetResult>:
  }
}
 * @endcode
 */
__STATIC_INLINE uint16_t ADC_MEASUREMENT_ADV_GetResult(const ADC_MEASUREMENT_ADV_CHANNEL_t *const handle_ptr)
{
100075e0:	b590      	push	{r4, r7, lr}
100075e2:	b085      	sub	sp, #20
100075e4:	af00      	add	r7, sp, #0
100075e6:	6078      	str	r0, [r7, #4]
  uint16_t result;
  extern XMC_VADC_GROUP_t *const group_ptrs[XMC_VADC_MAXIMUM_NUM_GROUPS];
  XMC_ASSERT("ADC_MEASUREMENT_ADV_GetResult:Invalid handle_ptr", (handle_ptr != NULL))

  result = XMC_VADC_GROUP_GetResult(group_ptrs[handle_ptr->group_index],
100075e8:	687b      	ldr	r3, [r7, #4]
100075ea:	7a1b      	ldrb	r3, [r3, #8]
100075ec:	1c1a      	adds	r2, r3, #0
100075ee:	4b0c      	ldr	r3, [pc, #48]	; (10007620 <ADC_MEASUREMENT_ADV_GetResult+0x40>)
100075f0:	0092      	lsls	r2, r2, #2
100075f2:	58d2      	ldr	r2, [r2, r3]
                                    (uint32_t) handle_ptr->ch_handle->result_reg_number);
100075f4:	687b      	ldr	r3, [r7, #4]
100075f6:	681b      	ldr	r3, [r3, #0]
100075f8:	789b      	ldrb	r3, [r3, #2]
100075fa:	071b      	lsls	r3, r3, #28
100075fc:	0f1b      	lsrs	r3, r3, #28
100075fe:	b2db      	uxtb	r3, r3
{
  uint16_t result;
  extern XMC_VADC_GROUP_t *const group_ptrs[XMC_VADC_MAXIMUM_NUM_GROUPS];
  XMC_ASSERT("ADC_MEASUREMENT_ADV_GetResult:Invalid handle_ptr", (handle_ptr != NULL))

  result = XMC_VADC_GROUP_GetResult(group_ptrs[handle_ptr->group_index],
10007600:	210e      	movs	r1, #14
10007602:	187c      	adds	r4, r7, r1
10007604:	1c10      	adds	r0, r2, #0
10007606:	1c19      	adds	r1, r3, #0
10007608:	f7ff ffda 	bl	100075c0 <XMC_VADC_GROUP_GetResult>
1000760c:	1c03      	adds	r3, r0, #0
1000760e:	8023      	strh	r3, [r4, #0]
                                    (uint32_t) handle_ptr->ch_handle->result_reg_number);
  return(result);
10007610:	230e      	movs	r3, #14
10007612:	18fb      	adds	r3, r7, r3
10007614:	881b      	ldrh	r3, [r3, #0]
}
10007616:	1c18      	adds	r0, r3, #0
10007618:	46bd      	mov	sp, r7
1000761a:	b005      	add	sp, #20
1000761c:	bd90      	pop	{r4, r7, pc}
1000761e:	46c0      	nop			; (mov r8, r8)
10007620:	10009738 	.word	0x10009738

10007624 <main>:

	 DAVE_STATUS_t Dstatus;


int main(void)
{
10007624:	b590      	push	{r4, r7, lr}
10007626:	b087      	sub	sp, #28
10007628:	af00      	add	r7, sp, #0
	uint32_t TimerId,status;
	uint32_t Timer1M,status1M;
	uint32_t Timer20M,status20M;

   Dstatus = DAVE_Init();  //(DAVE_STATUS_t)DIGITAL_IO_Init(&DIGITAL_IO_0) is called within DAVE_Init()
1000762a:	f7ff fec9 	bl	100073c0 <DAVE_Init>
1000762e:	1c03      	adds	r3, r0, #0
10007630:	1c1a      	adds	r2, r3, #0
10007632:	4bf3      	ldr	r3, [pc, #972]	; (10007a00 <main+0x3dc>)
10007634:	701a      	strb	r2, [r3, #0]
   if(Dstatus == DAVE_STATUS_SUCCESS)
10007636:	4bf2      	ldr	r3, [pc, #968]	; (10007a00 <main+0x3dc>)
10007638:	781b      	ldrb	r3, [r3, #0]
1000763a:	2b00      	cmp	r3, #0
1000763c:	d000      	beq.n	10007640 <main+0x1c>
   else
   {
    XMC_DEBUG(("DAVE Apps initialization failed with status %d\n", Dstatus));
    while(1U)
    {
    }
1000763e:	e7fe      	b.n	1000763e <main+0x1a>
   }
   // Initialisierung
   // Übergabe werte
	sysiniValueB1();
10007640:	f7fa fbf4 	bl	10001e2c <sysiniValueB1>
	sysiniValueB2();
10007644:	f7fa fc32 	bl	10001eac <sysiniValueB2>
	sysiniValueB4();
10007648:	f7fa fc6e 	bl	10001f28 <sysiniValueB4>
sysiniValueB5();
1000764c:	f7fa fce0 	bl	10002010 <sysiniValueB5>
	//  tester4 = writeOff_light_B5_EEprom();
	  tester = readSerNrEEprom();
10007650:	f7fa fa3e 	bl	10001ad0 <readSerNrEEprom>
10007654:	1c03      	adds	r3, r0, #0
10007656:	1c1a      	adds	r2, r3, #0
10007658:	4bea      	ldr	r3, [pc, #936]	; (10007a04 <main+0x3e0>)
1000765a:	601a      	str	r2, [r3, #0]
	if (tester == 0x03)
1000765c:	4be9      	ldr	r3, [pc, #932]	; (10007a04 <main+0x3e0>)
1000765e:	681b      	ldr	r3, [r3, #0]
10007660:	2b03      	cmp	r3, #3
10007662:	d166      	bne.n	10007732 <main+0x10e>
	{
	Ser_NrH = ReadBuffer1[0] * 0x100 + ReadBuffer1[1];
10007664:	4be8      	ldr	r3, [pc, #928]	; (10007a08 <main+0x3e4>)
10007666:	781b      	ldrb	r3, [r3, #0]
10007668:	b29b      	uxth	r3, r3
1000766a:	021b      	lsls	r3, r3, #8
1000766c:	b29a      	uxth	r2, r3
1000766e:	4be6      	ldr	r3, [pc, #920]	; (10007a08 <main+0x3e4>)
10007670:	785b      	ldrb	r3, [r3, #1]
10007672:	b29b      	uxth	r3, r3
10007674:	18d3      	adds	r3, r2, r3
10007676:	b29a      	uxth	r2, r3
10007678:	4be4      	ldr	r3, [pc, #912]	; (10007a0c <main+0x3e8>)
1000767a:	801a      	strh	r2, [r3, #0]
	Ser_NrL = ReadBuffer1[2] * 0x100 + ReadBuffer1[3];
1000767c:	4be2      	ldr	r3, [pc, #904]	; (10007a08 <main+0x3e4>)
1000767e:	789b      	ldrb	r3, [r3, #2]
10007680:	b29b      	uxth	r3, r3
10007682:	021b      	lsls	r3, r3, #8
10007684:	b29a      	uxth	r2, r3
10007686:	4be0      	ldr	r3, [pc, #896]	; (10007a08 <main+0x3e4>)
10007688:	78db      	ldrb	r3, [r3, #3]
1000768a:	b29b      	uxth	r3, r3
1000768c:	18d3      	adds	r3, r2, r3
1000768e:	b29a      	uxth	r2, r3
10007690:	4bdf      	ldr	r3, [pc, #892]	; (10007a10 <main+0x3ec>)
10007692:	801a      	strh	r2, [r3, #0]
  Hard_Vers = ReadBuffer1[4] * 0x100 + ReadBuffer1[5];
10007694:	4bdc      	ldr	r3, [pc, #880]	; (10007a08 <main+0x3e4>)
10007696:	791b      	ldrb	r3, [r3, #4]
10007698:	b29b      	uxth	r3, r3
1000769a:	021b      	lsls	r3, r3, #8
1000769c:	b29a      	uxth	r2, r3
1000769e:	4bda      	ldr	r3, [pc, #872]	; (10007a08 <main+0x3e4>)
100076a0:	795b      	ldrb	r3, [r3, #5]
100076a2:	b29b      	uxth	r3, r3
100076a4:	18d3      	adds	r3, r2, r3
100076a6:	b29a      	uxth	r2, r3
100076a8:	4bda      	ldr	r3, [pc, #872]	; (10007a14 <main+0x3f0>)
100076aa:	801a      	strh	r2, [r3, #0]
  Soft_Vers = ReadBuffer1[6] * 0x100 + ReadBuffer1[7];
100076ac:	4bd6      	ldr	r3, [pc, #856]	; (10007a08 <main+0x3e4>)
100076ae:	799b      	ldrb	r3, [r3, #6]
100076b0:	b29b      	uxth	r3, r3
100076b2:	021b      	lsls	r3, r3, #8
100076b4:	b29a      	uxth	r2, r3
100076b6:	4bd4      	ldr	r3, [pc, #848]	; (10007a08 <main+0x3e4>)
100076b8:	79db      	ldrb	r3, [r3, #7]
100076ba:	b29b      	uxth	r3, r3
100076bc:	18d3      	adds	r3, r2, r3
100076be:	b29a      	uxth	r2, r3
100076c0:	4bd5      	ldr	r3, [pc, #852]	; (10007a18 <main+0x3f4>)
100076c2:	801a      	strh	r2, [r3, #0]
  GEH_Vers = ReadBuffer1[8] * 0x100 + ReadBuffer1[9];
100076c4:	4bd0      	ldr	r3, [pc, #832]	; (10007a08 <main+0x3e4>)
100076c6:	7a1b      	ldrb	r3, [r3, #8]
100076c8:	b29b      	uxth	r3, r3
100076ca:	021b      	lsls	r3, r3, #8
100076cc:	b29a      	uxth	r2, r3
100076ce:	4bce      	ldr	r3, [pc, #824]	; (10007a08 <main+0x3e4>)
100076d0:	7a5b      	ldrb	r3, [r3, #9]
100076d2:	b29b      	uxth	r3, r3
100076d4:	18d3      	adds	r3, r2, r3
100076d6:	b29a      	uxth	r2, r3
100076d8:	4bd0      	ldr	r3, [pc, #832]	; (10007a1c <main+0x3f8>)
100076da:	801a      	strh	r2, [r3, #0]
  Mon_Vers = ReadBuffer1[10] * 0x100 + ReadBuffer1[11];
100076dc:	4bca      	ldr	r3, [pc, #808]	; (10007a08 <main+0x3e4>)
100076de:	7a9b      	ldrb	r3, [r3, #10]
100076e0:	b29b      	uxth	r3, r3
100076e2:	021b      	lsls	r3, r3, #8
100076e4:	b29a      	uxth	r2, r3
100076e6:	4bc8      	ldr	r3, [pc, #800]	; (10007a08 <main+0x3e4>)
100076e8:	7adb      	ldrb	r3, [r3, #11]
100076ea:	b29b      	uxth	r3, r3
100076ec:	18d3      	adds	r3, r2, r3
100076ee:	b29a      	uxth	r2, r3
100076f0:	4bcb      	ldr	r3, [pc, #812]	; (10007a20 <main+0x3fc>)
100076f2:	801a      	strh	r2, [r3, #0]
  LED_WW_Vers = ReadBuffer1[12] * 0x100 + ReadBuffer1[13];
100076f4:	4bc4      	ldr	r3, [pc, #784]	; (10007a08 <main+0x3e4>)
100076f6:	7b1b      	ldrb	r3, [r3, #12]
100076f8:	b29b      	uxth	r3, r3
100076fa:	021b      	lsls	r3, r3, #8
100076fc:	b29a      	uxth	r2, r3
100076fe:	4bc2      	ldr	r3, [pc, #776]	; (10007a08 <main+0x3e4>)
10007700:	7b5b      	ldrb	r3, [r3, #13]
10007702:	b29b      	uxth	r3, r3
10007704:	18d3      	adds	r3, r2, r3
10007706:	b29a      	uxth	r2, r3
10007708:	4bc6      	ldr	r3, [pc, #792]	; (10007a24 <main+0x400>)
1000770a:	801a      	strh	r2, [r3, #0]
  LED_CW_Vers = ReadBuffer1[14] * 0x100 + ReadBuffer1[15];
1000770c:	4bbe      	ldr	r3, [pc, #760]	; (10007a08 <main+0x3e4>)
1000770e:	7b9b      	ldrb	r3, [r3, #14]
10007710:	b29b      	uxth	r3, r3
10007712:	021b      	lsls	r3, r3, #8
10007714:	b29a      	uxth	r2, r3
10007716:	4bbc      	ldr	r3, [pc, #752]	; (10007a08 <main+0x3e4>)
10007718:	7bdb      	ldrb	r3, [r3, #15]
1000771a:	b29b      	uxth	r3, r3
1000771c:	18d3      	adds	r3, r2, r3
1000771e:	b29a      	uxth	r2, r3
10007720:	4bc1      	ldr	r3, [pc, #772]	; (10007a28 <main+0x404>)
10007722:	801a      	strh	r2, [r3, #0]

  neu_Ser_NrH = 0 ;
10007724:	4bc1      	ldr	r3, [pc, #772]	; (10007a2c <main+0x408>)
10007726:	2200      	movs	r2, #0
10007728:	801a      	strh	r2, [r3, #0]
  neu_Ser_NrL = 0 ;
1000772a:	4bc1      	ldr	r3, [pc, #772]	; (10007a30 <main+0x40c>)
1000772c:	2200      	movs	r2, #0
1000772e:	801a      	strh	r2, [r3, #0]
10007730:	e001      	b.n	10007736 <main+0x112>

	}
	else
	{
	sysiniValueB1();
10007732:	f7fa fb7b 	bl	10001e2c <sysiniValueB1>
	}

tester = readNodeIdEEprom();
10007736:	f7fa f9f3 	bl	10001b20 <readNodeIdEEprom>
1000773a:	1c03      	adds	r3, r0, #0
1000773c:	1c1a      	adds	r2, r3, #0
1000773e:	4bb1      	ldr	r3, [pc, #708]	; (10007a04 <main+0x3e0>)
10007740:	601a      	str	r2, [r3, #0]
	if (tester == 0x03)
10007742:	4bb0      	ldr	r3, [pc, #704]	; (10007a04 <main+0x3e0>)
10007744:	681b      	ldr	r3, [r3, #0]
10007746:	2b03      	cmp	r3, #3
10007748:	d15f      	bne.n	1000780a <main+0x1e6>
	{
		node_id_alt = ReadBuffer2[0] ;
1000774a:	4bba      	ldr	r3, [pc, #744]	; (10007a34 <main+0x410>)
1000774c:	781a      	ldrb	r2, [r3, #0]
1000774e:	4bba      	ldr	r3, [pc, #744]	; (10007a38 <main+0x414>)
10007750:	701a      	strb	r2, [r3, #0]
		node_id = ReadBuffer2[1];
10007752:	4bb8      	ldr	r3, [pc, #736]	; (10007a34 <main+0x410>)
10007754:	785a      	ldrb	r2, [r3, #1]
10007756:	4bb9      	ldr	r3, [pc, #740]	; (10007a3c <main+0x418>)
10007758:	701a      	strb	r2, [r3, #0]
		node_id_16bit = ReadBuffer2[2] * 0x100 + ReadBuffer2[3];
1000775a:	4bb6      	ldr	r3, [pc, #728]	; (10007a34 <main+0x410>)
1000775c:	789b      	ldrb	r3, [r3, #2]
1000775e:	b29b      	uxth	r3, r3
10007760:	021b      	lsls	r3, r3, #8
10007762:	b29a      	uxth	r2, r3
10007764:	4bb3      	ldr	r3, [pc, #716]	; (10007a34 <main+0x410>)
10007766:	78db      	ldrb	r3, [r3, #3]
10007768:	b29b      	uxth	r3, r3
1000776a:	18d3      	adds	r3, r2, r3
1000776c:	b29a      	uxth	r2, r3
1000776e:	4bb4      	ldr	r3, [pc, #720]	; (10007a40 <main+0x41c>)
10007770:	801a      	strh	r2, [r3, #0]
		val_Pow_Nom = ReadBuffer2[4] * 0x100 + ReadBuffer2[5];
10007772:	4bb0      	ldr	r3, [pc, #704]	; (10007a34 <main+0x410>)
10007774:	791b      	ldrb	r3, [r3, #4]
10007776:	b29b      	uxth	r3, r3
10007778:	021b      	lsls	r3, r3, #8
1000777a:	b29a      	uxth	r2, r3
1000777c:	4bad      	ldr	r3, [pc, #692]	; (10007a34 <main+0x410>)
1000777e:	795b      	ldrb	r3, [r3, #5]
10007780:	b29b      	uxth	r3, r3
10007782:	18d3      	adds	r3, r2, r3
10007784:	b29a      	uxth	r2, r3
10007786:	4baf      	ldr	r3, [pc, #700]	; (10007a44 <main+0x420>)
10007788:	801a      	strh	r2, [r3, #0]
		val_Pow_max = ReadBuffer2[6] * 0x100 + ReadBuffer2[7];
1000778a:	4baa      	ldr	r3, [pc, #680]	; (10007a34 <main+0x410>)
1000778c:	799b      	ldrb	r3, [r3, #6]
1000778e:	b29b      	uxth	r3, r3
10007790:	021b      	lsls	r3, r3, #8
10007792:	b29a      	uxth	r2, r3
10007794:	4ba7      	ldr	r3, [pc, #668]	; (10007a34 <main+0x410>)
10007796:	79db      	ldrb	r3, [r3, #7]
10007798:	b29b      	uxth	r3, r3
1000779a:	18d3      	adds	r3, r2, r3
1000779c:	b29a      	uxth	r2, r3
1000779e:	4baa      	ldr	r3, [pc, #680]	; (10007a48 <main+0x424>)
100077a0:	801a      	strh	r2, [r3, #0]
		val_Spannung_min = ReadBuffer2[8] * 0x100 + ReadBuffer2[9];
100077a2:	4ba4      	ldr	r3, [pc, #656]	; (10007a34 <main+0x410>)
100077a4:	7a1b      	ldrb	r3, [r3, #8]
100077a6:	b29b      	uxth	r3, r3
100077a8:	021b      	lsls	r3, r3, #8
100077aa:	b29a      	uxth	r2, r3
100077ac:	4ba1      	ldr	r3, [pc, #644]	; (10007a34 <main+0x410>)
100077ae:	7a5b      	ldrb	r3, [r3, #9]
100077b0:	b29b      	uxth	r3, r3
100077b2:	18d3      	adds	r3, r2, r3
100077b4:	b29a      	uxth	r2, r3
100077b6:	4ba5      	ldr	r3, [pc, #660]	; (10007a4c <main+0x428>)
100077b8:	801a      	strh	r2, [r3, #0]
		val_Spannung_max = ReadBuffer2[10] * 0x100 + ReadBuffer2[11];
100077ba:	4b9e      	ldr	r3, [pc, #632]	; (10007a34 <main+0x410>)
100077bc:	7a9b      	ldrb	r3, [r3, #10]
100077be:	b29b      	uxth	r3, r3
100077c0:	021b      	lsls	r3, r3, #8
100077c2:	b29a      	uxth	r2, r3
100077c4:	4b9b      	ldr	r3, [pc, #620]	; (10007a34 <main+0x410>)
100077c6:	7adb      	ldrb	r3, [r3, #11]
100077c8:	b29b      	uxth	r3, r3
100077ca:	18d3      	adds	r3, r2, r3
100077cc:	b29a      	uxth	r2, r3
100077ce:	4ba0      	ldr	r3, [pc, #640]	; (10007a50 <main+0x42c>)
100077d0:	801a      	strh	r2, [r3, #0]
		led_grupp = ReadBuffer2[12] * 0x100 + ReadBuffer2[13];
100077d2:	4b98      	ldr	r3, [pc, #608]	; (10007a34 <main+0x410>)
100077d4:	7b1b      	ldrb	r3, [r3, #12]
100077d6:	b29b      	uxth	r3, r3
100077d8:	021b      	lsls	r3, r3, #8
100077da:	b29a      	uxth	r2, r3
100077dc:	4b95      	ldr	r3, [pc, #596]	; (10007a34 <main+0x410>)
100077de:	7b5b      	ldrb	r3, [r3, #13]
100077e0:	b29b      	uxth	r3, r3
100077e2:	18d3      	adds	r3, r2, r3
100077e4:	b29a      	uxth	r2, r3
100077e6:	4b9b      	ldr	r3, [pc, #620]	; (10007a54 <main+0x430>)
100077e8:	801a      	strh	r2, [r3, #0]
		led_Strom = ReadBuffer2[14] * 0x100 + ReadBuffer2[15];
100077ea:	4b92      	ldr	r3, [pc, #584]	; (10007a34 <main+0x410>)
100077ec:	7b9b      	ldrb	r3, [r3, #14]
100077ee:	b29b      	uxth	r3, r3
100077f0:	021b      	lsls	r3, r3, #8
100077f2:	b29a      	uxth	r2, r3
100077f4:	4b8f      	ldr	r3, [pc, #572]	; (10007a34 <main+0x410>)
100077f6:	7bdb      	ldrb	r3, [r3, #15]
100077f8:	b29b      	uxth	r3, r3
100077fa:	18d3      	adds	r3, r2, r3
100077fc:	b29a      	uxth	r2, r3
100077fe:	4b96      	ldr	r3, [pc, #600]	; (10007a58 <main+0x434>)
10007800:	801a      	strh	r2, [r3, #0]

  	   node_id_neu = 1;
10007802:	4b96      	ldr	r3, [pc, #600]	; (10007a5c <main+0x438>)
10007804:	2201      	movs	r2, #1
10007806:	701a      	strb	r2, [r3, #0]
10007808:	e001      	b.n	1000780e <main+0x1ea>
	}
	else
	{
   sysiniValueB2();
1000780a:	f7fa fb4f 	bl	10001eac <sysiniValueB2>
	}

tester = read_akt_light_EEprom();
1000780e:	f7fa f9af 	bl	10001b70 <read_akt_light_EEprom>
10007812:	1c03      	adds	r3, r0, #0
10007814:	1c1a      	adds	r2, r3, #0
10007816:	4b7b      	ldr	r3, [pc, #492]	; (10007a04 <main+0x3e0>)
10007818:	601a      	str	r2, [r3, #0]
	if (tester == 0x03)
1000781a:	4b7a      	ldr	r3, [pc, #488]	; (10007a04 <main+0x3e0>)
1000781c:	681b      	ldr	r3, [r3, #0]
1000781e:	2b03      	cmp	r3, #3
10007820:	d000      	beq.n	10007824 <main+0x200>
10007822:	e082      	b.n	1000792a <main+0x306>
	{

		Dimm_Gamma = ReadBuffer2[0] ;
10007824:	4b83      	ldr	r3, [pc, #524]	; (10007a34 <main+0x410>)
10007826:	781a      	ldrb	r2, [r3, #0]
10007828:	4b8d      	ldr	r3, [pc, #564]	; (10007a60 <main+0x43c>)
1000782a:	701a      	strb	r2, [r3, #0]
		Dimm_Stufen = ReadBuffer2[1];
1000782c:	4b81      	ldr	r3, [pc, #516]	; (10007a34 <main+0x410>)
1000782e:	785a      	ldrb	r2, [r3, #1]
10007830:	4b8c      	ldr	r3, [pc, #560]	; (10007a64 <main+0x440>)
10007832:	701a      	strb	r2, [r3, #0]
		Dimm_StufenGR = ReadBuffer2[2] ;
10007834:	4b7f      	ldr	r3, [pc, #508]	; (10007a34 <main+0x410>)
10007836:	789a      	ldrb	r2, [r3, #2]
10007838:	4b8b      	ldr	r3, [pc, #556]	; (10007a68 <main+0x444>)
1000783a:	701a      	strb	r2, [r3, #0]
		Dimm_Valu = ReadBuffer2[3];
1000783c:	4b7d      	ldr	r3, [pc, #500]	; (10007a34 <main+0x410>)
1000783e:	78da      	ldrb	r2, [r3, #3]
10007840:	4b8a      	ldr	r3, [pc, #552]	; (10007a6c <main+0x448>)
10007842:	701a      	strb	r2, [r3, #0]
		Smooth_Value = ReadBuffer2[4] * 0x100 + ReadBuffer2[5];
10007844:	4b7b      	ldr	r3, [pc, #492]	; (10007a34 <main+0x410>)
10007846:	791b      	ldrb	r3, [r3, #4]
10007848:	b29b      	uxth	r3, r3
1000784a:	021b      	lsls	r3, r3, #8
1000784c:	b29a      	uxth	r2, r3
1000784e:	4b79      	ldr	r3, [pc, #484]	; (10007a34 <main+0x410>)
10007850:	795b      	ldrb	r3, [r3, #5]
10007852:	b29b      	uxth	r3, r3
10007854:	18d3      	adds	r3, r2, r3
10007856:	b29a      	uxth	r2, r3
10007858:	4b85      	ldr	r3, [pc, #532]	; (10007a70 <main+0x44c>)
1000785a:	801a      	strh	r2, [r3, #0]
		linearwalk_gen = ReadBuffer2[6] * 0x100 + ReadBuffer2[7];
1000785c:	4b75      	ldr	r3, [pc, #468]	; (10007a34 <main+0x410>)
1000785e:	799b      	ldrb	r3, [r3, #6]
10007860:	b29b      	uxth	r3, r3
10007862:	021b      	lsls	r3, r3, #8
10007864:	b29a      	uxth	r2, r3
10007866:	4b73      	ldr	r3, [pc, #460]	; (10007a34 <main+0x410>)
10007868:	79db      	ldrb	r3, [r3, #7]
1000786a:	b29b      	uxth	r3, r3
1000786c:	18d3      	adds	r3, r2, r3
1000786e:	b29a      	uxth	r2, r3
10007870:	4b80      	ldr	r3, [pc, #512]	; (10007a74 <main+0x450>)
10007872:	801a      	strh	r2, [r3, #0]
		Farbe_wwcw_Quot_gen = ReadBuffer2[8] * 0x100 + ReadBuffer2[9];
10007874:	4b6f      	ldr	r3, [pc, #444]	; (10007a34 <main+0x410>)
10007876:	7a1b      	ldrb	r3, [r3, #8]
10007878:	b29b      	uxth	r3, r3
1000787a:	021b      	lsls	r3, r3, #8
1000787c:	b29a      	uxth	r2, r3
1000787e:	4b6d      	ldr	r3, [pc, #436]	; (10007a34 <main+0x410>)
10007880:	7a5b      	ldrb	r3, [r3, #9]
10007882:	b29b      	uxth	r3, r3
10007884:	18d3      	adds	r3, r2, r3
10007886:	b29a      	uxth	r2, r3
10007888:	4b7b      	ldr	r3, [pc, #492]	; (10007a78 <main+0x454>)
1000788a:	801a      	strh	r2, [r3, #0]
		Reserve_1 = ReadBuffer2[10] * 0x100 + ReadBuffer2[11];
1000788c:	4b69      	ldr	r3, [pc, #420]	; (10007a34 <main+0x410>)
1000788e:	7a9b      	ldrb	r3, [r3, #10]
10007890:	b29b      	uxth	r3, r3
10007892:	021b      	lsls	r3, r3, #8
10007894:	b29a      	uxth	r2, r3
10007896:	4b67      	ldr	r3, [pc, #412]	; (10007a34 <main+0x410>)
10007898:	7adb      	ldrb	r3, [r3, #11]
1000789a:	b29b      	uxth	r3, r3
1000789c:	18d3      	adds	r3, r2, r3
1000789e:	b29a      	uxth	r2, r3
100078a0:	4b76      	ldr	r3, [pc, #472]	; (10007a7c <main+0x458>)
100078a2:	801a      	strh	r2, [r3, #0]
		Dimm_Max_WW = ReadBuffer2[12] * 0x100 + ReadBuffer2[13];
100078a4:	4b63      	ldr	r3, [pc, #396]	; (10007a34 <main+0x410>)
100078a6:	7b1b      	ldrb	r3, [r3, #12]
100078a8:	b29b      	uxth	r3, r3
100078aa:	021b      	lsls	r3, r3, #8
100078ac:	b29a      	uxth	r2, r3
100078ae:	4b61      	ldr	r3, [pc, #388]	; (10007a34 <main+0x410>)
100078b0:	7b5b      	ldrb	r3, [r3, #13]
100078b2:	b29b      	uxth	r3, r3
100078b4:	18d3      	adds	r3, r2, r3
100078b6:	b29a      	uxth	r2, r3
100078b8:	4b71      	ldr	r3, [pc, #452]	; (10007a80 <main+0x45c>)
100078ba:	801a      	strh	r2, [r3, #0]
		Dimm_Max_CW = ReadBuffer2[14] * 0x100 + ReadBuffer2[15];
100078bc:	4b5d      	ldr	r3, [pc, #372]	; (10007a34 <main+0x410>)
100078be:	7b9b      	ldrb	r3, [r3, #14]
100078c0:	b29b      	uxth	r3, r3
100078c2:	021b      	lsls	r3, r3, #8
100078c4:	b29a      	uxth	r2, r3
100078c6:	4b5b      	ldr	r3, [pc, #364]	; (10007a34 <main+0x410>)
100078c8:	7bdb      	ldrb	r3, [r3, #15]
100078ca:	b29b      	uxth	r3, r3
100078cc:	18d3      	adds	r3, r2, r3
100078ce:	b29a      	uxth	r2, r3
100078d0:	4b6c      	ldr	r3, [pc, #432]	; (10007a84 <main+0x460>)
100078d2:	801a      	strh	r2, [r3, #0]

	      linearwalk_ww1 = linearwalk_gen;
100078d4:	4b67      	ldr	r3, [pc, #412]	; (10007a74 <main+0x450>)
100078d6:	881a      	ldrh	r2, [r3, #0]
100078d8:	4b6b      	ldr	r3, [pc, #428]	; (10007a88 <main+0x464>)
100078da:	801a      	strh	r2, [r3, #0]
	      linearwalk_ww2 = linearwalk_gen;
100078dc:	4b65      	ldr	r3, [pc, #404]	; (10007a74 <main+0x450>)
100078de:	881a      	ldrh	r2, [r3, #0]
100078e0:	4b6a      	ldr	r3, [pc, #424]	; (10007a8c <main+0x468>)
100078e2:	801a      	strh	r2, [r3, #0]
	      linearwalk_cw1 = linearwalk_gen;
100078e4:	4b63      	ldr	r3, [pc, #396]	; (10007a74 <main+0x450>)
100078e6:	881a      	ldrh	r2, [r3, #0]
100078e8:	4b69      	ldr	r3, [pc, #420]	; (10007a90 <main+0x46c>)
100078ea:	801a      	strh	r2, [r3, #0]
	      linearwalk_cw2 = linearwalk_gen;
100078ec:	4b61      	ldr	r3, [pc, #388]	; (10007a74 <main+0x450>)
100078ee:	881a      	ldrh	r2, [r3, #0]
100078f0:	4b68      	ldr	r3, [pc, #416]	; (10007a94 <main+0x470>)
100078f2:	801a      	strh	r2, [r3, #0]

	      Farbe_ww1_Quot = Farbe_wwcw_Quot_gen>>8;
100078f4:	4b60      	ldr	r3, [pc, #384]	; (10007a78 <main+0x454>)
100078f6:	881b      	ldrh	r3, [r3, #0]
100078f8:	0a1b      	lsrs	r3, r3, #8
100078fa:	b29a      	uxth	r2, r3
100078fc:	4b66      	ldr	r3, [pc, #408]	; (10007a98 <main+0x474>)
100078fe:	801a      	strh	r2, [r3, #0]
	      Farbe_cw1_Quot = Farbe_wwcw_Quot_gen>>8;
10007900:	4b5d      	ldr	r3, [pc, #372]	; (10007a78 <main+0x454>)
10007902:	881b      	ldrh	r3, [r3, #0]
10007904:	0a1b      	lsrs	r3, r3, #8
10007906:	b29a      	uxth	r2, r3
10007908:	4b64      	ldr	r3, [pc, #400]	; (10007a9c <main+0x478>)
1000790a:	801a      	strh	r2, [r3, #0]
	      Farbe_ww2_Quot = Farbe_wwcw_Quot_gen & 0xff;
1000790c:	4b5a      	ldr	r3, [pc, #360]	; (10007a78 <main+0x454>)
1000790e:	881b      	ldrh	r3, [r3, #0]
10007910:	22ff      	movs	r2, #255	; 0xff
10007912:	4013      	ands	r3, r2
10007914:	b29a      	uxth	r2, r3
10007916:	4b62      	ldr	r3, [pc, #392]	; (10007aa0 <main+0x47c>)
10007918:	801a      	strh	r2, [r3, #0]
	      Farbe_cw2_Quot = Farbe_wwcw_Quot_gen & 0xff;
1000791a:	4b57      	ldr	r3, [pc, #348]	; (10007a78 <main+0x454>)
1000791c:	881b      	ldrh	r3, [r3, #0]
1000791e:	22ff      	movs	r2, #255	; 0xff
10007920:	4013      	ands	r3, r2
10007922:	b29a      	uxth	r2, r3
10007924:	4b5f      	ldr	r3, [pc, #380]	; (10007aa4 <main+0x480>)
10007926:	801a      	strh	r2, [r3, #0]
10007928:	e001      	b.n	1000792e <main+0x30a>

	}
	else
	{
	sysiniValueB4();
1000792a:	f7fa fafd 	bl	10001f28 <sysiniValueB4>
	}

tester = read_off_light_EEprom();
1000792e:	f7fa f947 	bl	10001bc0 <read_off_light_EEprom>
10007932:	1c03      	adds	r3, r0, #0
10007934:	1c1a      	adds	r2, r3, #0
10007936:	4b33      	ldr	r3, [pc, #204]	; (10007a04 <main+0x3e0>)
10007938:	601a      	str	r2, [r3, #0]
	if (tester == 0x03)
1000793a:	4b32      	ldr	r3, [pc, #200]	; (10007a04 <main+0x3e0>)
1000793c:	681b      	ldr	r3, [r3, #0]
1000793e:	2b03      	cmp	r3, #3
10007940:	d000      	beq.n	10007944 <main+0x320>
10007942:	e0c3      	b.n	10007acc <main+0x4a8>
	{

		RegOnOff = ReadBuffer2[0] ;
10007944:	4b3b      	ldr	r3, [pc, #236]	; (10007a34 <main+0x410>)
10007946:	781a      	ldrb	r2, [r3, #0]
10007948:	4b57      	ldr	r3, [pc, #348]	; (10007aa8 <main+0x484>)
1000794a:	701a      	strb	r2, [r3, #0]
		RegOnOff2 = ReadBuffer2[1];
1000794c:	4b39      	ldr	r3, [pc, #228]	; (10007a34 <main+0x410>)
1000794e:	785a      	ldrb	r2, [r3, #1]
10007950:	4b56      	ldr	r3, [pc, #344]	; (10007aac <main+0x488>)
10007952:	701a      	strb	r2, [r3, #0]
		Reserve_2  = ReadBuffer2[2] * 0x100 + ReadBuffer2[3];
10007954:	4b37      	ldr	r3, [pc, #220]	; (10007a34 <main+0x410>)
10007956:	789b      	ldrb	r3, [r3, #2]
10007958:	b29b      	uxth	r3, r3
1000795a:	021b      	lsls	r3, r3, #8
1000795c:	b29a      	uxth	r2, r3
1000795e:	4b35      	ldr	r3, [pc, #212]	; (10007a34 <main+0x410>)
10007960:	78db      	ldrb	r3, [r3, #3]
10007962:	b29b      	uxth	r3, r3
10007964:	18d3      	adds	r3, r2, r3
10007966:	b29a      	uxth	r2, r3
10007968:	4b51      	ldr	r3, [pc, #324]	; (10007ab0 <main+0x48c>)
1000796a:	801a      	strh	r2, [r3, #0]
		dimOff_Ww = ReadBuffer2[4] * 0x100 + ReadBuffer2[5];
1000796c:	4b31      	ldr	r3, [pc, #196]	; (10007a34 <main+0x410>)
1000796e:	791b      	ldrb	r3, [r3, #4]
10007970:	b29b      	uxth	r3, r3
10007972:	021b      	lsls	r3, r3, #8
10007974:	b29a      	uxth	r2, r3
10007976:	4b2f      	ldr	r3, [pc, #188]	; (10007a34 <main+0x410>)
10007978:	795b      	ldrb	r3, [r3, #5]
1000797a:	b29b      	uxth	r3, r3
1000797c:	18d3      	adds	r3, r2, r3
1000797e:	b29a      	uxth	r2, r3
10007980:	4b4c      	ldr	r3, [pc, #304]	; (10007ab4 <main+0x490>)
10007982:	801a      	strh	r2, [r3, #0]
		dimOff_Cw = ReadBuffer2[6] * 0x100 + ReadBuffer2[7];
10007984:	4b2b      	ldr	r3, [pc, #172]	; (10007a34 <main+0x410>)
10007986:	799b      	ldrb	r3, [r3, #6]
10007988:	b29b      	uxth	r3, r3
1000798a:	021b      	lsls	r3, r3, #8
1000798c:	b29a      	uxth	r2, r3
1000798e:	4b29      	ldr	r3, [pc, #164]	; (10007a34 <main+0x410>)
10007990:	79db      	ldrb	r3, [r3, #7]
10007992:	b29b      	uxth	r3, r3
10007994:	18d3      	adds	r3, r2, r3
10007996:	b29a      	uxth	r2, r3
10007998:	4b47      	ldr	r3, [pc, #284]	; (10007ab8 <main+0x494>)
1000799a:	801a      	strh	r2, [r3, #0]
		dimNorm1_Ww  = ReadBuffer2[8] * 0x100 + ReadBuffer2[9];
1000799c:	4b25      	ldr	r3, [pc, #148]	; (10007a34 <main+0x410>)
1000799e:	7a1b      	ldrb	r3, [r3, #8]
100079a0:	b29b      	uxth	r3, r3
100079a2:	021b      	lsls	r3, r3, #8
100079a4:	b29a      	uxth	r2, r3
100079a6:	4b23      	ldr	r3, [pc, #140]	; (10007a34 <main+0x410>)
100079a8:	7a5b      	ldrb	r3, [r3, #9]
100079aa:	b29b      	uxth	r3, r3
100079ac:	18d3      	adds	r3, r2, r3
100079ae:	b29a      	uxth	r2, r3
100079b0:	4b42      	ldr	r3, [pc, #264]	; (10007abc <main+0x498>)
100079b2:	801a      	strh	r2, [r3, #0]
		dimNorm1_Cw = ReadBuffer2[10] * 0x100 + ReadBuffer2[11];
100079b4:	4b1f      	ldr	r3, [pc, #124]	; (10007a34 <main+0x410>)
100079b6:	7a9b      	ldrb	r3, [r3, #10]
100079b8:	b29b      	uxth	r3, r3
100079ba:	021b      	lsls	r3, r3, #8
100079bc:	b29a      	uxth	r2, r3
100079be:	4b1d      	ldr	r3, [pc, #116]	; (10007a34 <main+0x410>)
100079c0:	7adb      	ldrb	r3, [r3, #11]
100079c2:	b29b      	uxth	r3, r3
100079c4:	18d3      	adds	r3, r2, r3
100079c6:	b29a      	uxth	r2, r3
100079c8:	4b3d      	ldr	r3, [pc, #244]	; (10007ac0 <main+0x49c>)
100079ca:	801a      	strh	r2, [r3, #0]
		dimNorm2_Ww = ReadBuffer2[12] * 0x100 + ReadBuffer2[13];
100079cc:	4b19      	ldr	r3, [pc, #100]	; (10007a34 <main+0x410>)
100079ce:	7b1b      	ldrb	r3, [r3, #12]
100079d0:	b29b      	uxth	r3, r3
100079d2:	021b      	lsls	r3, r3, #8
100079d4:	b29a      	uxth	r2, r3
100079d6:	4b17      	ldr	r3, [pc, #92]	; (10007a34 <main+0x410>)
100079d8:	7b5b      	ldrb	r3, [r3, #13]
100079da:	b29b      	uxth	r3, r3
100079dc:	18d3      	adds	r3, r2, r3
100079de:	b29a      	uxth	r2, r3
100079e0:	4b38      	ldr	r3, [pc, #224]	; (10007ac4 <main+0x4a0>)
100079e2:	801a      	strh	r2, [r3, #0]
		dimNorm2_Cw = ReadBuffer2[14] * 0x100 + ReadBuffer2[15];
100079e4:	4b13      	ldr	r3, [pc, #76]	; (10007a34 <main+0x410>)
100079e6:	7b9b      	ldrb	r3, [r3, #14]
100079e8:	b29b      	uxth	r3, r3
100079ea:	021b      	lsls	r3, r3, #8
100079ec:	b29a      	uxth	r2, r3
100079ee:	4b11      	ldr	r3, [pc, #68]	; (10007a34 <main+0x410>)
100079f0:	7bdb      	ldrb	r3, [r3, #15]
100079f2:	b29b      	uxth	r3, r3
100079f4:	18d3      	adds	r3, r2, r3
100079f6:	b29a      	uxth	r2, r3
100079f8:	4b33      	ldr	r3, [pc, #204]	; (10007ac8 <main+0x4a4>)
100079fa:	801a      	strh	r2, [r3, #0]
100079fc:	e068      	b.n	10007ad0 <main+0x4ac>
100079fe:	46c0      	nop			; (mov r8, r8)
10007a00:	20000c2c 	.word	0x20000c2c
10007a04:	20000c28 	.word	0x20000c28
10007a08:	20000890 	.word	0x20000890
10007a0c:	20000830 	.word	0x20000830
10007a10:	200008a8 	.word	0x200008a8
10007a14:	200007f0 	.word	0x200007f0
10007a18:	200008b4 	.word	0x200008b4
10007a1c:	2000083c 	.word	0x2000083c
10007a20:	200007fc 	.word	0x200007fc
10007a24:	200007f2 	.word	0x200007f2
10007a28:	2000082e 	.word	0x2000082e
10007a2c:	20000816 	.word	0x20000816
10007a30:	20000904 	.word	0x20000904
10007a34:	20000848 	.word	0x20000848
10007a38:	20000844 	.word	0x20000844
10007a3c:	20000836 	.word	0x20000836
10007a40:	20000860 	.word	0x20000860
10007a44:	2000085c 	.word	0x2000085c
10007a48:	200008f6 	.word	0x200008f6
10007a4c:	2000083a 	.word	0x2000083a
10007a50:	200008be 	.word	0x200008be
10007a54:	20000834 	.word	0x20000834
10007a58:	20000858 	.word	0x20000858
10007a5c:	200007ca 	.word	0x200007ca
10007a60:	20000862 	.word	0x20000862
10007a64:	20000840 	.word	0x20000840
10007a68:	2000088a 	.word	0x2000088a
10007a6c:	20000814 	.word	0x20000814
10007a70:	200008aa 	.word	0x200008aa
10007a74:	2000054a 	.word	0x2000054a
10007a78:	200008a0 	.word	0x200008a0
10007a7c:	200008b8 	.word	0x200008b8
10007a80:	20000838 	.word	0x20000838
10007a84:	2000088c 	.word	0x2000088c
10007a88:	200007ec 	.word	0x200007ec
10007a8c:	20000842 	.word	0x20000842
10007a90:	20000908 	.word	0x20000908
10007a94:	2000083e 	.word	0x2000083e
10007a98:	20000832 	.word	0x20000832
10007a9c:	200008f4 	.word	0x200008f4
10007aa0:	2000081c 	.word	0x2000081c
10007aa4:	200008a6 	.word	0x200008a6
10007aa8:	2000085a 	.word	0x2000085a
10007aac:	20000818 	.word	0x20000818
10007ab0:	200007f4 	.word	0x200007f4
10007ab4:	20000900 	.word	0x20000900
10007ab8:	20000864 	.word	0x20000864
10007abc:	200008a4 	.word	0x200008a4
10007ac0:	200008b2 	.word	0x200008b2
10007ac4:	200007c8 	.word	0x200007c8
10007ac8:	20000970 	.word	0x20000970


	}
	else
	{
	sysiniValueB5();
10007acc:	f7fa faa0 	bl	10002010 <sysiniValueB5>
	}



		// Übergabe Variablen
	    new_data_fill();
10007ad0:	f7f9 fbf8 	bl	100012c4 <new_data_fill>

		// Start Farbberechnungen

		  bcuInit();
10007ad4:	f7fa fad4 	bl	10002080 <bcuInit>
		  linearwalk_gen = 100;
10007ad8:	4bce      	ldr	r3, [pc, #824]	; (10007e14 <main+0x7f0>)
10007ada:	2264      	movs	r2, #100	; 0x64
10007adc:	801a      	strh	r2, [r3, #0]
	      linearwalk_ww1 = linearwalk_gen;//n+l
10007ade:	4bcd      	ldr	r3, [pc, #820]	; (10007e14 <main+0x7f0>)
10007ae0:	881a      	ldrh	r2, [r3, #0]
10007ae2:	4bcd      	ldr	r3, [pc, #820]	; (10007e18 <main+0x7f4>)
10007ae4:	801a      	strh	r2, [r3, #0]
	      linearwalk_ww2 = linearwalk_gen;//n+l
10007ae6:	4bcb      	ldr	r3, [pc, #812]	; (10007e14 <main+0x7f0>)
10007ae8:	881a      	ldrh	r2, [r3, #0]
10007aea:	4bcc      	ldr	r3, [pc, #816]	; (10007e1c <main+0x7f8>)
10007aec:	801a      	strh	r2, [r3, #0]
	      linearwalk_cw1 = linearwalk_gen;//n+l
10007aee:	4bc9      	ldr	r3, [pc, #804]	; (10007e14 <main+0x7f0>)
10007af0:	881a      	ldrh	r2, [r3, #0]
10007af2:	4bcb      	ldr	r3, [pc, #812]	; (10007e20 <main+0x7fc>)
10007af4:	801a      	strh	r2, [r3, #0]
	      linearwalk_cw2 = linearwalk_gen;  //n+l
10007af6:	4bc7      	ldr	r3, [pc, #796]	; (10007e14 <main+0x7f0>)
10007af8:	881a      	ldrh	r2, [r3, #0]
10007afa:	4bca      	ldr	r3, [pc, #808]	; (10007e24 <main+0x800>)
10007afc:	801a      	strh	r2, [r3, #0]

			 dimAkt_Ww =  0x07ff;//n+l
10007afe:	4bca      	ldr	r3, [pc, #808]	; (10007e28 <main+0x804>)
10007b00:	4aca      	ldr	r2, [pc, #808]	; (10007e2c <main+0x808>)
10007b02:	801a      	strh	r2, [r3, #0]
			 dimAkt_Cw =  0x07ff;//n+l
10007b04:	4bca      	ldr	r3, [pc, #808]	; (10007e30 <main+0x80c>)
10007b06:	4ac9      	ldr	r2, [pc, #804]	; (10007e2c <main+0x808>)
10007b08:	801a      	strh	r2, [r3, #0]
	//	  bcudirAktBerechnung();//n+l
	//	  bcuUebergabe();


   //Placeholder for user application code. The while loop below can be replaced with user application code.
   TimerId = SYSTIMER_CreateTimer(ONESEC,SYSTIMER_MODE_PERIODIC,(void*)LED_Toggle_EverySec,NULL);
10007b0a:	4aca      	ldr	r2, [pc, #808]	; (10007e34 <main+0x810>)
10007b0c:	4bca      	ldr	r3, [pc, #808]	; (10007e38 <main+0x814>)
10007b0e:	1c10      	adds	r0, r2, #0
10007b10:	2101      	movs	r1, #1
10007b12:	1c1a      	adds	r2, r3, #0
10007b14:	2300      	movs	r3, #0
10007b16:	f7fc ff59 	bl	100049cc <SYSTIMER_CreateTimer>
10007b1a:	1c03      	adds	r3, r0, #0
10007b1c:	617b      	str	r3, [r7, #20]
    if(TimerId != 0U)
10007b1e:	697b      	ldr	r3, [r7, #20]
10007b20:	2b00      	cmp	r3, #0
10007b22:	d005      	beq.n	10007b30 <main+0x50c>
    {
      status = SYSTIMER_StartTimer(TimerId);
10007b24:	697b      	ldr	r3, [r7, #20]
10007b26:	1c18      	adds	r0, r3, #0
10007b28:	f7fc fff0 	bl	10004b0c <SYSTIMER_StartTimer>
10007b2c:	1c03      	adds	r3, r0, #0
10007b2e:	613b      	str	r3, [r7, #16]
    {
      // Timer ID Can not be zero
    }
    //____________________________________________

    Timer1M = SYSTIMER_CreateTimer(T1milliSEC,SYSTIMER_MODE_PERIODIC,(void*)Time1msec,NULL);
10007b30:	23fa      	movs	r3, #250	; 0xfa
10007b32:	009a      	lsls	r2, r3, #2
10007b34:	4bc1      	ldr	r3, [pc, #772]	; (10007e3c <main+0x818>)
10007b36:	1c10      	adds	r0, r2, #0
10007b38:	2101      	movs	r1, #1
10007b3a:	1c1a      	adds	r2, r3, #0
10007b3c:	2300      	movs	r3, #0
10007b3e:	f7fc ff45 	bl	100049cc <SYSTIMER_CreateTimer>
10007b42:	1c03      	adds	r3, r0, #0
10007b44:	60fb      	str	r3, [r7, #12]
     if(Timer1M != 0U)
10007b46:	68fb      	ldr	r3, [r7, #12]
10007b48:	2b00      	cmp	r3, #0
10007b4a:	d005      	beq.n	10007b58 <main+0x534>
     {
       status1M = SYSTIMER_StartTimer(Timer1M);
10007b4c:	68fb      	ldr	r3, [r7, #12]
10007b4e:	1c18      	adds	r0, r3, #0
10007b50:	f7fc ffdc 	bl	10004b0c <SYSTIMER_StartTimer>
10007b54:	1c03      	adds	r3, r0, #0
10007b56:	60bb      	str	r3, [r7, #8]
     else
     {
     }
    //____________________________________________

     Timer20M = SYSTIMER_CreateTimer(T20milliSEC,SYSTIMER_MODE_PERIODIC,(void*)Time20msec,NULL);
10007b58:	4ab9      	ldr	r2, [pc, #740]	; (10007e40 <main+0x81c>)
10007b5a:	4bba      	ldr	r3, [pc, #744]	; (10007e44 <main+0x820>)
10007b5c:	1c10      	adds	r0, r2, #0
10007b5e:	2101      	movs	r1, #1
10007b60:	1c1a      	adds	r2, r3, #0
10007b62:	2300      	movs	r3, #0
10007b64:	f7fc ff32 	bl	100049cc <SYSTIMER_CreateTimer>
10007b68:	1c03      	adds	r3, r0, #0
10007b6a:	607b      	str	r3, [r7, #4]
      if(Timer20M != 0U)
10007b6c:	687b      	ldr	r3, [r7, #4]
10007b6e:	2b00      	cmp	r3, #0
10007b70:	d005      	beq.n	10007b7e <main+0x55a>
      {
        status20M = SYSTIMER_StartTimer(Timer20M);
10007b72:	687b      	ldr	r3, [r7, #4]
10007b74:	1c18      	adds	r0, r3, #0
10007b76:	f7fc ffc9 	bl	10004b0c <SYSTIMER_StartTimer>
10007b7a:	1c03      	adds	r3, r0, #0
10007b7c:	603b      	str	r3, [r7, #0]
      }

	//START hardware ###################################################################################


    DIGITAL_IO_SetOutputHigh(&xmc_lin_en);
10007b7e:	4bb2      	ldr	r3, [pc, #712]	; (10007e48 <main+0x824>)
10007b80:	1c18      	adds	r0, r3, #0
10007b82:	f7ff fcfd 	bl	10007580 <DIGITAL_IO_SetOutputHigh>
	DIGITAL_IO_SetOutputHigh(&VCC_LED_shtdwn);
10007b86:	4bb1      	ldr	r3, [pc, #708]	; (10007e4c <main+0x828>)
10007b88:	1c18      	adds	r0, r3, #0
10007b8a:	f7ff fcf9 	bl	10007580 <DIGITAL_IO_SetOutputHigh>
   // analog_start () ;
    ADC_MEASUREMENT_ADV_SoftwareTrigger(&ADC_MEASUREMENT_ADV_0);
10007b8e:	4bb0      	ldr	r3, [pc, #704]	; (10007e50 <main+0x82c>)
10007b90:	1c18      	adds	r0, r3, #0
10007b92:	f7ff fb51 	bl	10007238 <ADC_MEASUREMENT_ADV_SoftwareTrigger>
	//#############################################

	while(1U)
	{

		if(   UART_Receive(&UART_1, ReadData, 1) == UART_STATUS_SUCCESS)
10007b96:	4aaf      	ldr	r2, [pc, #700]	; (10007e54 <main+0x830>)
10007b98:	4baf      	ldr	r3, [pc, #700]	; (10007e58 <main+0x834>)
10007b9a:	1c10      	adds	r0, r2, #0
10007b9c:	1c19      	adds	r1, r3, #0
10007b9e:	2201      	movs	r2, #1
10007ba0:	f7fc f87e 	bl	10003ca0 <UART_Receive>
10007ba4:	1e03      	subs	r3, r0, #0
10007ba6:	d001      	beq.n	10007bac <main+0x588>
10007ba8:	f001 fc05 	bl	100093b6 <main+0x1d92>
		{
			while(UART_1.runtime->rx_busy)
10007bac:	46c0      	nop			; (mov r8, r8)
10007bae:	4ba9      	ldr	r3, [pc, #676]	; (10007e54 <main+0x830>)
10007bb0:	689b      	ldr	r3, [r3, #8]
10007bb2:	7e5b      	ldrb	r3, [r3, #25]
10007bb4:	b2db      	uxtb	r3, r3
10007bb6:	2b00      	cmp	r3, #0
10007bb8:	d1f9      	bne.n	10007bae <main+0x58a>
		 	}



			 //START UART ###################################################################################
			 if ( charcount == 0 && synclevel == 0 && ReadData[0] == 0x4C )
10007bba:	4ba8      	ldr	r3, [pc, #672]	; (10007e5c <main+0x838>)
10007bbc:	781b      	ldrb	r3, [r3, #0]
10007bbe:	2b00      	cmp	r3, #0
10007bc0:	d10e      	bne.n	10007be0 <main+0x5bc>
10007bc2:	4ba7      	ldr	r3, [pc, #668]	; (10007e60 <main+0x83c>)
10007bc4:	781b      	ldrb	r3, [r3, #0]
10007bc6:	2b00      	cmp	r3, #0
10007bc8:	d10a      	bne.n	10007be0 <main+0x5bc>
10007bca:	4ba3      	ldr	r3, [pc, #652]	; (10007e58 <main+0x834>)
10007bcc:	781b      	ldrb	r3, [r3, #0]
10007bce:	2b4c      	cmp	r3, #76	; 0x4c
10007bd0:	d106      	bne.n	10007be0 <main+0x5bc>
			 {
			 	charcount = 1;
10007bd2:	4ba2      	ldr	r3, [pc, #648]	; (10007e5c <main+0x838>)
10007bd4:	2201      	movs	r2, #1
10007bd6:	701a      	strb	r2, [r3, #0]
			 	synclevel = 1;
10007bd8:	4ba1      	ldr	r3, [pc, #644]	; (10007e60 <main+0x83c>)
10007bda:	2201      	movs	r2, #1
10007bdc:	701a      	strb	r2, [r3, #0]
10007bde:	e0b4      	b.n	10007d4a <main+0x726>
			 }
			 else if (  charcount == 1 && synclevel == 1 && ReadData[0] == 0x49 )
10007be0:	4b9e      	ldr	r3, [pc, #632]	; (10007e5c <main+0x838>)
10007be2:	781b      	ldrb	r3, [r3, #0]
10007be4:	2b01      	cmp	r3, #1
10007be6:	d10e      	bne.n	10007c06 <main+0x5e2>
10007be8:	4b9d      	ldr	r3, [pc, #628]	; (10007e60 <main+0x83c>)
10007bea:	781b      	ldrb	r3, [r3, #0]
10007bec:	2b01      	cmp	r3, #1
10007bee:	d10a      	bne.n	10007c06 <main+0x5e2>
10007bf0:	4b99      	ldr	r3, [pc, #612]	; (10007e58 <main+0x834>)
10007bf2:	781b      	ldrb	r3, [r3, #0]
10007bf4:	2b49      	cmp	r3, #73	; 0x49
10007bf6:	d106      	bne.n	10007c06 <main+0x5e2>
			 {
			 	charcount = 2;
10007bf8:	4b98      	ldr	r3, [pc, #608]	; (10007e5c <main+0x838>)
10007bfa:	2202      	movs	r2, #2
10007bfc:	701a      	strb	r2, [r3, #0]
			 	synclevel = 2;
10007bfe:	4b98      	ldr	r3, [pc, #608]	; (10007e60 <main+0x83c>)
10007c00:	2202      	movs	r2, #2
10007c02:	701a      	strb	r2, [r3, #0]
10007c04:	e0a1      	b.n	10007d4a <main+0x726>
			 }
			 else if (  charcount ==2 && synclevel == 2 && ReadData[0] == 0x4E )
10007c06:	4b95      	ldr	r3, [pc, #596]	; (10007e5c <main+0x838>)
10007c08:	781b      	ldrb	r3, [r3, #0]
10007c0a:	2b02      	cmp	r3, #2
10007c0c:	d10e      	bne.n	10007c2c <main+0x608>
10007c0e:	4b94      	ldr	r3, [pc, #592]	; (10007e60 <main+0x83c>)
10007c10:	781b      	ldrb	r3, [r3, #0]
10007c12:	2b02      	cmp	r3, #2
10007c14:	d10a      	bne.n	10007c2c <main+0x608>
10007c16:	4b90      	ldr	r3, [pc, #576]	; (10007e58 <main+0x834>)
10007c18:	781b      	ldrb	r3, [r3, #0]
10007c1a:	2b4e      	cmp	r3, #78	; 0x4e
10007c1c:	d106      	bne.n	10007c2c <main+0x608>
			 {
			 	charcount = 3;
10007c1e:	4b8f      	ldr	r3, [pc, #572]	; (10007e5c <main+0x838>)
10007c20:	2203      	movs	r2, #3
10007c22:	701a      	strb	r2, [r3, #0]
			 	synclevel = 3;
10007c24:	4b8e      	ldr	r3, [pc, #568]	; (10007e60 <main+0x83c>)
10007c26:	2203      	movs	r2, #3
10007c28:	701a      	strb	r2, [r3, #0]
10007c2a:	e08e      	b.n	10007d4a <main+0x726>
			 }
			 else if (  charcount == 3 && synclevel == 3 )
10007c2c:	4b8b      	ldr	r3, [pc, #556]	; (10007e5c <main+0x838>)
10007c2e:	781b      	ldrb	r3, [r3, #0]
10007c30:	2b03      	cmp	r3, #3
10007c32:	d10b      	bne.n	10007c4c <main+0x628>
10007c34:	4b8a      	ldr	r3, [pc, #552]	; (10007e60 <main+0x83c>)
10007c36:	781b      	ldrb	r3, [r3, #0]
10007c38:	2b03      	cmp	r3, #3
10007c3a:	d107      	bne.n	10007c4c <main+0x628>
			 {
			 	charcount = 4;
10007c3c:	4b87      	ldr	r3, [pc, #540]	; (10007e5c <main+0x838>)
10007c3e:	2204      	movs	r2, #4
10007c40:	701a      	strb	r2, [r3, #0]
			 	node_id_resi = ReadData[0];
10007c42:	4b85      	ldr	r3, [pc, #532]	; (10007e58 <main+0x834>)
10007c44:	781a      	ldrb	r2, [r3, #0]
10007c46:	4b87      	ldr	r3, [pc, #540]	; (10007e64 <main+0x840>)
10007c48:	701a      	strb	r2, [r3, #0]
10007c4a:	e07e      	b.n	10007d4a <main+0x726>
			 }
			 else if (  charcount == 4 && synclevel == 3 )
10007c4c:	4b83      	ldr	r3, [pc, #524]	; (10007e5c <main+0x838>)
10007c4e:	781b      	ldrb	r3, [r3, #0]
10007c50:	2b04      	cmp	r3, #4
10007c52:	d10b      	bne.n	10007c6c <main+0x648>
10007c54:	4b82      	ldr	r3, [pc, #520]	; (10007e60 <main+0x83c>)
10007c56:	781b      	ldrb	r3, [r3, #0]
10007c58:	2b03      	cmp	r3, #3
10007c5a:	d107      	bne.n	10007c6c <main+0x648>
			 {
			 	charcount = 5;
10007c5c:	4b7f      	ldr	r3, [pc, #508]	; (10007e5c <main+0x838>)
10007c5e:	2205      	movs	r2, #5
10007c60:	701a      	strb	r2, [r3, #0]
			 	framelength = ReadData[0];
10007c62:	4b7d      	ldr	r3, [pc, #500]	; (10007e58 <main+0x834>)
10007c64:	781a      	ldrb	r2, [r3, #0]
10007c66:	4b80      	ldr	r3, [pc, #512]	; (10007e68 <main+0x844>)
10007c68:	701a      	strb	r2, [r3, #0]
10007c6a:	e06e      	b.n	10007d4a <main+0x726>
			 }
			 else if ( charcount == 5 && synclevel == 3 )
10007c6c:	4b7b      	ldr	r3, [pc, #492]	; (10007e5c <main+0x838>)
10007c6e:	781b      	ldrb	r3, [r3, #0]
10007c70:	2b05      	cmp	r3, #5
10007c72:	d10b      	bne.n	10007c8c <main+0x668>
10007c74:	4b7a      	ldr	r3, [pc, #488]	; (10007e60 <main+0x83c>)
10007c76:	781b      	ldrb	r3, [r3, #0]
10007c78:	2b03      	cmp	r3, #3
10007c7a:	d107      	bne.n	10007c8c <main+0x668>
			 {
			 	charcount = 6;
10007c7c:	4b77      	ldr	r3, [pc, #476]	; (10007e5c <main+0x838>)
10007c7e:	2206      	movs	r2, #6
10007c80:	701a      	strb	r2, [r3, #0]
		 		command = ReadData[0];
10007c82:	4b75      	ldr	r3, [pc, #468]	; (10007e58 <main+0x834>)
10007c84:	781a      	ldrb	r2, [r3, #0]
10007c86:	4b79      	ldr	r3, [pc, #484]	; (10007e6c <main+0x848>)
10007c88:	701a      	strb	r2, [r3, #0]
10007c8a:	e05e      	b.n	10007d4a <main+0x726>
			 }
			 else if ( charcount == 6 && synclevel == 3 )
10007c8c:	4b73      	ldr	r3, [pc, #460]	; (10007e5c <main+0x838>)
10007c8e:	781b      	ldrb	r3, [r3, #0]
10007c90:	2b06      	cmp	r3, #6
10007c92:	d10b      	bne.n	10007cac <main+0x688>
10007c94:	4b72      	ldr	r3, [pc, #456]	; (10007e60 <main+0x83c>)
10007c96:	781b      	ldrb	r3, [r3, #0]
10007c98:	2b03      	cmp	r3, #3
10007c9a:	d107      	bne.n	10007cac <main+0x688>
			 {
			 	charcount = 7;
10007c9c:	4b6f      	ldr	r3, [pc, #444]	; (10007e5c <main+0x838>)
10007c9e:	2207      	movs	r2, #7
10007ca0:	701a      	strb	r2, [r3, #0]
			 	ReadData[1] = ReadData[0];
10007ca2:	4b6d      	ldr	r3, [pc, #436]	; (10007e58 <main+0x834>)
10007ca4:	781a      	ldrb	r2, [r3, #0]
10007ca6:	4b6c      	ldr	r3, [pc, #432]	; (10007e58 <main+0x834>)
10007ca8:	705a      	strb	r2, [r3, #1]
10007caa:	e04e      	b.n	10007d4a <main+0x726>
			 }
			 else if ( charcount == 7 && synclevel == 3 )
10007cac:	4b6b      	ldr	r3, [pc, #428]	; (10007e5c <main+0x838>)
10007cae:	781b      	ldrb	r3, [r3, #0]
10007cb0:	2b07      	cmp	r3, #7
10007cb2:	d10b      	bne.n	10007ccc <main+0x6a8>
10007cb4:	4b6a      	ldr	r3, [pc, #424]	; (10007e60 <main+0x83c>)
10007cb6:	781b      	ldrb	r3, [r3, #0]
10007cb8:	2b03      	cmp	r3, #3
10007cba:	d107      	bne.n	10007ccc <main+0x6a8>
			 {
			 	charcount = 8;
10007cbc:	4b67      	ldr	r3, [pc, #412]	; (10007e5c <main+0x838>)
10007cbe:	2208      	movs	r2, #8
10007cc0:	701a      	strb	r2, [r3, #0]
			 	ReadData[2] = ReadData[0];
10007cc2:	4b65      	ldr	r3, [pc, #404]	; (10007e58 <main+0x834>)
10007cc4:	781a      	ldrb	r2, [r3, #0]
10007cc6:	4b64      	ldr	r3, [pc, #400]	; (10007e58 <main+0x834>)
10007cc8:	709a      	strb	r2, [r3, #2]
10007cca:	e03e      	b.n	10007d4a <main+0x726>
			 }
			 else if ( charcount == 8 && synclevel == 3 )
10007ccc:	4b63      	ldr	r3, [pc, #396]	; (10007e5c <main+0x838>)
10007cce:	781b      	ldrb	r3, [r3, #0]
10007cd0:	2b08      	cmp	r3, #8
10007cd2:	d10b      	bne.n	10007cec <main+0x6c8>
10007cd4:	4b62      	ldr	r3, [pc, #392]	; (10007e60 <main+0x83c>)
10007cd6:	781b      	ldrb	r3, [r3, #0]
10007cd8:	2b03      	cmp	r3, #3
10007cda:	d107      	bne.n	10007cec <main+0x6c8>
			 {
			 	charcount = 9;
10007cdc:	4b5f      	ldr	r3, [pc, #380]	; (10007e5c <main+0x838>)
10007cde:	2209      	movs	r2, #9
10007ce0:	701a      	strb	r2, [r3, #0]
			 	ReadData[3] = ReadData[0];
10007ce2:	4b5d      	ldr	r3, [pc, #372]	; (10007e58 <main+0x834>)
10007ce4:	781a      	ldrb	r2, [r3, #0]
10007ce6:	4b5c      	ldr	r3, [pc, #368]	; (10007e58 <main+0x834>)
10007ce8:	70da      	strb	r2, [r3, #3]
10007cea:	e02e      	b.n	10007d4a <main+0x726>
			 }
			 else if ( charcount == 9 && synclevel == 3 )
10007cec:	4b5b      	ldr	r3, [pc, #364]	; (10007e5c <main+0x838>)
10007cee:	781b      	ldrb	r3, [r3, #0]
10007cf0:	2b09      	cmp	r3, #9
10007cf2:	d10b      	bne.n	10007d0c <main+0x6e8>
10007cf4:	4b5a      	ldr	r3, [pc, #360]	; (10007e60 <main+0x83c>)
10007cf6:	781b      	ldrb	r3, [r3, #0]
10007cf8:	2b03      	cmp	r3, #3
10007cfa:	d107      	bne.n	10007d0c <main+0x6e8>
			 {
			 	charcount = 10;
10007cfc:	4b57      	ldr	r3, [pc, #348]	; (10007e5c <main+0x838>)
10007cfe:	220a      	movs	r2, #10
10007d00:	701a      	strb	r2, [r3, #0]
			 	ReadData[4] = ReadData[0];
10007d02:	4b55      	ldr	r3, [pc, #340]	; (10007e58 <main+0x834>)
10007d04:	781a      	ldrb	r2, [r3, #0]
10007d06:	4b54      	ldr	r3, [pc, #336]	; (10007e58 <main+0x834>)
10007d08:	711a      	strb	r2, [r3, #4]
10007d0a:	e01e      	b.n	10007d4a <main+0x726>
			 }
			 else if ( charcount == 10 && synclevel == 3 && ReadData[0] == 0xFF )
10007d0c:	4b53      	ldr	r3, [pc, #332]	; (10007e5c <main+0x838>)
10007d0e:	781b      	ldrb	r3, [r3, #0]
10007d10:	2b0a      	cmp	r3, #10
10007d12:	d111      	bne.n	10007d38 <main+0x714>
10007d14:	4b52      	ldr	r3, [pc, #328]	; (10007e60 <main+0x83c>)
10007d16:	781b      	ldrb	r3, [r3, #0]
10007d18:	2b03      	cmp	r3, #3
10007d1a:	d10d      	bne.n	10007d38 <main+0x714>
10007d1c:	4b4e      	ldr	r3, [pc, #312]	; (10007e58 <main+0x834>)
10007d1e:	781b      	ldrb	r3, [r3, #0]
10007d20:	2bff      	cmp	r3, #255	; 0xff
10007d22:	d109      	bne.n	10007d38 <main+0x714>
			 {
			 	charcount = 0;
10007d24:	4b4d      	ldr	r3, [pc, #308]	; (10007e5c <main+0x838>)
10007d26:	2200      	movs	r2, #0
10007d28:	701a      	strb	r2, [r3, #0]
			 	synclevel = 0;
10007d2a:	4b4d      	ldr	r3, [pc, #308]	; (10007e60 <main+0x83c>)
10007d2c:	2200      	movs	r2, #0
10007d2e:	701a      	strb	r2, [r3, #0]
			 	execute = 1;
10007d30:	4b4f      	ldr	r3, [pc, #316]	; (10007e70 <main+0x84c>)
10007d32:	2201      	movs	r2, #1
10007d34:	701a      	strb	r2, [r3, #0]
10007d36:	e008      	b.n	10007d4a <main+0x726>
			 }
			 else
			 {
			 	charcount = 0;
10007d38:	4b48      	ldr	r3, [pc, #288]	; (10007e5c <main+0x838>)
10007d3a:	2200      	movs	r2, #0
10007d3c:	701a      	strb	r2, [r3, #0]
			 	synclevel = 0;
10007d3e:	4b48      	ldr	r3, [pc, #288]	; (10007e60 <main+0x83c>)
10007d40:	2200      	movs	r2, #0
10007d42:	701a      	strb	r2, [r3, #0]
			 	execute = 0;
10007d44:	4b4a      	ldr	r3, [pc, #296]	; (10007e70 <main+0x84c>)
10007d46:	2200      	movs	r2, #0
10007d48:	701a      	strb	r2, [r3, #0]
			 }
			 // END UART ###################################################################################
			 if ( execute == 1 )
10007d4a:	4b49      	ldr	r3, [pc, #292]	; (10007e70 <main+0x84c>)
10007d4c:	781b      	ldrb	r3, [r3, #0]
10007d4e:	2b01      	cmp	r3, #1
10007d50:	d001      	beq.n	10007d56 <main+0x732>
10007d52:	f001 fb30 	bl	100093b6 <main+0x1d92>
		{
			 	if (node_id_resi != node_id)
10007d56:	4b43      	ldr	r3, [pc, #268]	; (10007e64 <main+0x840>)
10007d58:	781a      	ldrb	r2, [r3, #0]
10007d5a:	4b46      	ldr	r3, [pc, #280]	; (10007e74 <main+0x850>)
10007d5c:	781b      	ldrb	r3, [r3, #0]
10007d5e:	429a      	cmp	r2, r3
10007d60:	d100      	bne.n	10007d64 <main+0x740>
10007d62:	e0da      	b.n	10007f1a <main+0x8f6>
			 {
				// ohne Node übereinstimmung
				switch  (command) {
10007d64:	4b41      	ldr	r3, [pc, #260]	; (10007e6c <main+0x848>)
10007d66:	781b      	ldrb	r3, [r3, #0]
10007d68:	2b54      	cmp	r3, #84	; 0x54
10007d6a:	d012      	beq.n	10007d92 <main+0x76e>
10007d6c:	2b55      	cmp	r3, #85	; 0x55
10007d6e:	d100      	bne.n	10007d72 <main+0x74e>
10007d70:	e08d      	b.n	10007e8e <main+0x86a>
10007d72:	2b4f      	cmp	r3, #79	; 0x4f
10007d74:	d000      	beq.n	10007d78 <main+0x754>
10007d76:	e0ca      	b.n	10007f0e <main+0x8ea>
				case command_BroadcastResi : 	new_data_BroadcastBack();
10007d78:	f7f9 fad0 	bl	1000131c <new_data_BroadcastBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10007d7c:	4b3e      	ldr	r3, [pc, #248]	; (10007e78 <main+0x854>)
10007d7e:	781b      	ldrb	r3, [r3, #0]
10007d80:	1c1c      	adds	r4, r3, #0
10007d82:	4a34      	ldr	r2, [pc, #208]	; (10007e54 <main+0x830>)
10007d84:	4b3d      	ldr	r3, [pc, #244]	; (10007e7c <main+0x858>)
10007d86:	1c10      	adds	r0, r2, #0
10007d88:	1c19      	adds	r1, r3, #0
10007d8a:	1c22      	adds	r2, r4, #0
10007d8c:	f7fb ff62 	bl	10003c54 <UART_Transmit>
											break;
10007d90:	e0c1      	b.n	10007f16 <main+0x8f2>
				case command_all_ledOff_Resi :
											if (ReadData[1] == 5 && ReadData[2] == 5 &&   ReadData[3] ==  secure_all_ledOffH_Resi  &&  ReadData[4] == secure_all_ledOffL_Resi )
10007d92:	4b31      	ldr	r3, [pc, #196]	; (10007e58 <main+0x834>)
10007d94:	785b      	ldrb	r3, [r3, #1]
10007d96:	2b05      	cmp	r3, #5
10007d98:	d000      	beq.n	10007d9c <main+0x778>
10007d9a:	e077      	b.n	10007e8c <main+0x868>
10007d9c:	4b2e      	ldr	r3, [pc, #184]	; (10007e58 <main+0x834>)
10007d9e:	789b      	ldrb	r3, [r3, #2]
10007da0:	2b05      	cmp	r3, #5
10007da2:	d173      	bne.n	10007e8c <main+0x868>
10007da4:	4b2c      	ldr	r3, [pc, #176]	; (10007e58 <main+0x834>)
10007da6:	78db      	ldrb	r3, [r3, #3]
10007da8:	2b34      	cmp	r3, #52	; 0x34
10007daa:	d16f      	bne.n	10007e8c <main+0x868>
10007dac:	4b2a      	ldr	r3, [pc, #168]	; (10007e58 <main+0x834>)
10007dae:	791b      	ldrb	r3, [r3, #4]
10007db0:	2b78      	cmp	r3, #120	; 0x78
10007db2:	d16b      	bne.n	10007e8c <main+0x868>
												{new_data_HalloBack();
10007db4:	f7f9 fc7e 	bl	100016b4 <new_data_HalloBack>
	 	 	 	 	 							B_nextLedOff=1;   // schaltet on led beim spannnungsvergleich aus
10007db8:	4b31      	ldr	r3, [pc, #196]	; (10007e80 <main+0x85c>)
10007dba:	2201      	movs	r2, #1
10007dbc:	701a      	strb	r2, [r3, #0]
												DIGITAL_IO_SetOutputLow(&VCC_LED_shtdwn);
10007dbe:	4b23      	ldr	r3, [pc, #140]	; (10007e4c <main+0x828>)
10007dc0:	1c18      	adds	r0, r3, #0
10007dc2:	f7ff fbed 	bl	100075a0 <DIGITAL_IO_SetOutputLow>
												new_data[5]= command_all_ledOffBack ;
10007dc6:	4b2d      	ldr	r3, [pc, #180]	; (10007e7c <main+0x858>)
10007dc8:	2274      	movs	r2, #116	; 0x74
10007dca:	715a      	strb	r2, [r3, #5]
												new_data[6]= Ser_NrH  / 0x100 ;
10007dcc:	4b2d      	ldr	r3, [pc, #180]	; (10007e84 <main+0x860>)
10007dce:	881b      	ldrh	r3, [r3, #0]
10007dd0:	0a1b      	lsrs	r3, r3, #8
10007dd2:	b29b      	uxth	r3, r3
10007dd4:	b2da      	uxtb	r2, r3
10007dd6:	4b29      	ldr	r3, [pc, #164]	; (10007e7c <main+0x858>)
10007dd8:	719a      	strb	r2, [r3, #6]
												new_data[7]= Ser_NrH  & 0xff ;
10007dda:	4b2a      	ldr	r3, [pc, #168]	; (10007e84 <main+0x860>)
10007ddc:	881b      	ldrh	r3, [r3, #0]
10007dde:	b2da      	uxtb	r2, r3
10007de0:	4b26      	ldr	r3, [pc, #152]	; (10007e7c <main+0x858>)
10007de2:	71da      	strb	r2, [r3, #7]
												new_data[8]= Ser_NrL  / 0x100 ;
10007de4:	4b28      	ldr	r3, [pc, #160]	; (10007e88 <main+0x864>)
10007de6:	881b      	ldrh	r3, [r3, #0]
10007de8:	0a1b      	lsrs	r3, r3, #8
10007dea:	b29b      	uxth	r3, r3
10007dec:	b2da      	uxtb	r2, r3
10007dee:	4b23      	ldr	r3, [pc, #140]	; (10007e7c <main+0x858>)
10007df0:	721a      	strb	r2, [r3, #8]
												new_data[9]= Ser_NrL  & 0xff ;
10007df2:	4b25      	ldr	r3, [pc, #148]	; (10007e88 <main+0x864>)
10007df4:	881b      	ldrh	r3, [r3, #0]
10007df6:	b2da      	uxtb	r2, r3
10007df8:	4b20      	ldr	r3, [pc, #128]	; (10007e7c <main+0x858>)
10007dfa:	725a      	strb	r2, [r3, #9]

												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10007dfc:	4b1e      	ldr	r3, [pc, #120]	; (10007e78 <main+0x854>)
10007dfe:	781b      	ldrb	r3, [r3, #0]
10007e00:	1c1c      	adds	r4, r3, #0
10007e02:	4a14      	ldr	r2, [pc, #80]	; (10007e54 <main+0x830>)
10007e04:	4b1d      	ldr	r3, [pc, #116]	; (10007e7c <main+0x858>)
10007e06:	1c10      	adds	r0, r2, #0
10007e08:	1c19      	adds	r1, r3, #0
10007e0a:	1c22      	adds	r2, r4, #0
10007e0c:	f7fb ff22 	bl	10003c54 <UART_Transmit>
												}
											break;
10007e10:	e081      	b.n	10007f16 <main+0x8f2>
10007e12:	46c0      	nop			; (mov r8, r8)
10007e14:	2000054a 	.word	0x2000054a
10007e18:	200007ec 	.word	0x200007ec
10007e1c:	20000842 	.word	0x20000842
10007e20:	20000908 	.word	0x20000908
10007e24:	2000083e 	.word	0x2000083e
10007e28:	200008ac 	.word	0x200008ac
10007e2c:	000007ff 	.word	0x000007ff
10007e30:	200008c0 	.word	0x200008c0
10007e34:	000f4240 	.word	0x000f4240
10007e38:	10001121 	.word	0x10001121
10007e3c:	10002459 	.word	0x10002459
10007e40:	00004e20 	.word	0x00004e20
10007e44:	1000246d 	.word	0x1000246d
10007e48:	100096fc 	.word	0x100096fc
10007e4c:	1000971c 	.word	0x1000971c
10007e50:	100097f4 	.word	0x100097f4
10007e54:	20000560 	.word	0x20000560
10007e58:	20000824 	.word	0x20000824
10007e5c:	200007c6 	.word	0x200007c6
10007e60:	2000081e 	.word	0x2000081e
10007e64:	200008f8 	.word	0x200008f8
10007e68:	20000815 	.word	0x20000815
10007e6c:	2000082c 	.word	0x2000082c
10007e70:	200008b0 	.word	0x200008b0
10007e74:	20000836 	.word	0x20000836
10007e78:	20000550 	.word	0x20000550
10007e7c:	20000804 	.word	0x20000804
10007e80:	2000076d 	.word	0x2000076d
10007e84:	20000830 	.word	0x20000830
10007e88:	200008a8 	.word	0x200008a8
10007e8c:	e043      	b.n	10007f16 <main+0x8f2>
				case command_all_ledOn_Resi :
											if (ReadData[1] == 3 && ReadData[2] == 3 &&   ReadData[3] ==  secure_all_ledOnH_Resi  &&  ReadData[4] == secure_all_ledOnL_Resi )
10007e8e:	4bed      	ldr	r3, [pc, #948]	; (10008244 <main+0xc20>)
10007e90:	785b      	ldrb	r3, [r3, #1]
10007e92:	2b03      	cmp	r3, #3
10007e94:	d13a      	bne.n	10007f0c <main+0x8e8>
10007e96:	4beb      	ldr	r3, [pc, #940]	; (10008244 <main+0xc20>)
10007e98:	789b      	ldrb	r3, [r3, #2]
10007e9a:	2b03      	cmp	r3, #3
10007e9c:	d136      	bne.n	10007f0c <main+0x8e8>
10007e9e:	4be9      	ldr	r3, [pc, #932]	; (10008244 <main+0xc20>)
10007ea0:	78db      	ldrb	r3, [r3, #3]
10007ea2:	2bf5      	cmp	r3, #245	; 0xf5
10007ea4:	d132      	bne.n	10007f0c <main+0x8e8>
10007ea6:	4be7      	ldr	r3, [pc, #924]	; (10008244 <main+0xc20>)
10007ea8:	791b      	ldrb	r3, [r3, #4]
10007eaa:	2bc5      	cmp	r3, #197	; 0xc5
10007eac:	d12e      	bne.n	10007f0c <main+0x8e8>
												{new_data_HalloBack();
10007eae:	f7f9 fc01 	bl	100016b4 <new_data_HalloBack>

			  	 	 	 	 	 	 	 	 	B_nextLedOff=0;
10007eb2:	4be5      	ldr	r3, [pc, #916]	; (10008248 <main+0xc24>)
10007eb4:	2200      	movs	r2, #0
10007eb6:	701a      	strb	r2, [r3, #0]
												DIGITAL_IO_SetOutputHigh(&VCC_LED_shtdwn);
10007eb8:	4be4      	ldr	r3, [pc, #912]	; (1000824c <main+0xc28>)
10007eba:	1c18      	adds	r0, r3, #0
10007ebc:	f7ff fb60 	bl	10007580 <DIGITAL_IO_SetOutputHigh>
												new_data[5]= command_all_ledOnBack ;
10007ec0:	4be3      	ldr	r3, [pc, #908]	; (10008250 <main+0xc2c>)
10007ec2:	2275      	movs	r2, #117	; 0x75
10007ec4:	715a      	strb	r2, [r3, #5]
												new_data[6]= Ser_NrH  / 0x100 ;
10007ec6:	4be3      	ldr	r3, [pc, #908]	; (10008254 <main+0xc30>)
10007ec8:	881b      	ldrh	r3, [r3, #0]
10007eca:	0a1b      	lsrs	r3, r3, #8
10007ecc:	b29b      	uxth	r3, r3
10007ece:	b2da      	uxtb	r2, r3
10007ed0:	4bdf      	ldr	r3, [pc, #892]	; (10008250 <main+0xc2c>)
10007ed2:	719a      	strb	r2, [r3, #6]
												new_data[7]= Ser_NrH  & 0xff ;
10007ed4:	4bdf      	ldr	r3, [pc, #892]	; (10008254 <main+0xc30>)
10007ed6:	881b      	ldrh	r3, [r3, #0]
10007ed8:	b2da      	uxtb	r2, r3
10007eda:	4bdd      	ldr	r3, [pc, #884]	; (10008250 <main+0xc2c>)
10007edc:	71da      	strb	r2, [r3, #7]
												new_data[8]= Ser_NrL  / 0x100 ;
10007ede:	4bde      	ldr	r3, [pc, #888]	; (10008258 <main+0xc34>)
10007ee0:	881b      	ldrh	r3, [r3, #0]
10007ee2:	0a1b      	lsrs	r3, r3, #8
10007ee4:	b29b      	uxth	r3, r3
10007ee6:	b2da      	uxtb	r2, r3
10007ee8:	4bd9      	ldr	r3, [pc, #868]	; (10008250 <main+0xc2c>)
10007eea:	721a      	strb	r2, [r3, #8]
												new_data[9]= Ser_NrL  & 0xff ;
10007eec:	4bda      	ldr	r3, [pc, #872]	; (10008258 <main+0xc34>)
10007eee:	881b      	ldrh	r3, [r3, #0]
10007ef0:	b2da      	uxtb	r2, r3
10007ef2:	4bd7      	ldr	r3, [pc, #860]	; (10008250 <main+0xc2c>)
10007ef4:	725a      	strb	r2, [r3, #9]

												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10007ef6:	4bd9      	ldr	r3, [pc, #868]	; (1000825c <main+0xc38>)
10007ef8:	781b      	ldrb	r3, [r3, #0]
10007efa:	1c1c      	adds	r4, r3, #0
10007efc:	4ad8      	ldr	r2, [pc, #864]	; (10008260 <main+0xc3c>)
10007efe:	4bd4      	ldr	r3, [pc, #848]	; (10008250 <main+0xc2c>)
10007f00:	1c10      	adds	r0, r2, #0
10007f02:	1c19      	adds	r1, r3, #0
10007f04:	1c22      	adds	r2, r4, #0
10007f06:	f7fb fea5 	bl	10003c54 <UART_Transmit>
												}
											break;
10007f0a:	e004      	b.n	10007f16 <main+0x8f2>
10007f0c:	e003      	b.n	10007f16 <main+0x8f2>


				default: 						execute = 0;
10007f0e:	4bd5      	ldr	r3, [pc, #852]	; (10008264 <main+0xc40>)
10007f10:	2200      	movs	r2, #0
10007f12:	701a      	strb	r2, [r3, #0]
				break;
10007f14:	46c0      	nop			; (mov r8, r8)
10007f16:	f001 fa4b 	bl	100093b0 <main+0x1d8c>
				}
			 }
			 	else //node_id_resi = node_id)
			 {

				switch  (command) {
10007f1a:	4bd3      	ldr	r3, [pc, #844]	; (10008268 <main+0xc44>)
10007f1c:	781b      	ldrb	r3, [r3, #0]
10007f1e:	3b33      	subs	r3, #51	; 0x33
10007f20:	2b20      	cmp	r3, #32
10007f22:	d901      	bls.n	10007f28 <main+0x904>
10007f24:	f001 fa43 	bl	100093ae <main+0x1d8a>
10007f28:	009a      	lsls	r2, r3, #2
10007f2a:	4bd0      	ldr	r3, [pc, #832]	; (1000826c <main+0xc48>)
10007f2c:	18d3      	adds	r3, r2, r3
10007f2e:	681b      	ldr	r3, [r3, #0]
10007f30:	469f      	mov	pc, r3

				case command_BroadcastResi : 	new_data_BroadcastBack();
10007f32:	f7f9 f9f3 	bl	1000131c <new_data_BroadcastBack>
											UART_Transmit(&UART_1, new_data,transmit_buf_size);
10007f36:	4bc9      	ldr	r3, [pc, #804]	; (1000825c <main+0xc38>)
10007f38:	781b      	ldrb	r3, [r3, #0]
10007f3a:	1c1c      	adds	r4, r3, #0
10007f3c:	4ac8      	ldr	r2, [pc, #800]	; (10008260 <main+0xc3c>)
10007f3e:	4bc4      	ldr	r3, [pc, #784]	; (10008250 <main+0xc2c>)
10007f40:	1c10      	adds	r0, r2, #0
10007f42:	1c19      	adds	r1, r3, #0
10007f44:	1c22      	adds	r2, r4, #0
10007f46:	f7fb fe85 	bl	10003c54 <UART_Transmit>
											break;
10007f4a:	f001 fa31 	bl	100093b0 <main+0x1d8c>
				case command_ana1Resi  :
												new_data_analog1Back();
10007f4e:	f7f9 fa25 	bl	1000139c <new_data_analog1Back>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10007f52:	4bc2      	ldr	r3, [pc, #776]	; (1000825c <main+0xc38>)
10007f54:	781b      	ldrb	r3, [r3, #0]
10007f56:	1c1c      	adds	r4, r3, #0
10007f58:	4ac1      	ldr	r2, [pc, #772]	; (10008260 <main+0xc3c>)
10007f5a:	4bbd      	ldr	r3, [pc, #756]	; (10008250 <main+0xc2c>)
10007f5c:	1c10      	adds	r0, r2, #0
10007f5e:	1c19      	adds	r1, r3, #0
10007f60:	1c22      	adds	r2, r4, #0
10007f62:	f7fb fe77 	bl	10003c54 <UART_Transmit>
											break;
10007f66:	f001 fa23 	bl	100093b0 <main+0x1d8c>
				case command_ana2Resi  :
												new_data_analog2Back();
10007f6a:	f7f9 fa57 	bl	1000141c <new_data_analog2Back>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10007f6e:	4bbb      	ldr	r3, [pc, #748]	; (1000825c <main+0xc38>)
10007f70:	781b      	ldrb	r3, [r3, #0]
10007f72:	1c1c      	adds	r4, r3, #0
10007f74:	4aba      	ldr	r2, [pc, #744]	; (10008260 <main+0xc3c>)
10007f76:	4bb6      	ldr	r3, [pc, #728]	; (10008250 <main+0xc2c>)
10007f78:	1c10      	adds	r0, r2, #0
10007f7a:	1c19      	adds	r1, r3, #0
10007f7c:	1c22      	adds	r2, r4, #0
10007f7e:	f7fb fe69 	bl	10003c54 <UART_Transmit>
											break;
10007f82:	f001 fa15 	bl	100093b0 <main+0x1d8c>
				case command_aktLichtResi : 	dimAkt_Ww=ReadData[1]*0x100+ReadData[2];
10007f86:	4baf      	ldr	r3, [pc, #700]	; (10008244 <main+0xc20>)
10007f88:	785b      	ldrb	r3, [r3, #1]
10007f8a:	b29b      	uxth	r3, r3
10007f8c:	021b      	lsls	r3, r3, #8
10007f8e:	b29a      	uxth	r2, r3
10007f90:	4bac      	ldr	r3, [pc, #688]	; (10008244 <main+0xc20>)
10007f92:	789b      	ldrb	r3, [r3, #2]
10007f94:	b29b      	uxth	r3, r3
10007f96:	18d3      	adds	r3, r2, r3
10007f98:	b29a      	uxth	r2, r3
10007f9a:	4bb5      	ldr	r3, [pc, #724]	; (10008270 <main+0xc4c>)
10007f9c:	801a      	strh	r2, [r3, #0]
												dimAkt_Cw=ReadData[3]*0x100+ReadData[4];
10007f9e:	4ba9      	ldr	r3, [pc, #676]	; (10008244 <main+0xc20>)
10007fa0:	78db      	ldrb	r3, [r3, #3]
10007fa2:	b29b      	uxth	r3, r3
10007fa4:	021b      	lsls	r3, r3, #8
10007fa6:	b29a      	uxth	r2, r3
10007fa8:	4ba6      	ldr	r3, [pc, #664]	; (10008244 <main+0xc20>)
10007faa:	791b      	ldrb	r3, [r3, #4]
10007fac:	b29b      	uxth	r3, r3
10007fae:	18d3      	adds	r3, r2, r3
10007fb0:	b29a      	uxth	r2, r3
10007fb2:	4bb0      	ldr	r3, [pc, #704]	; (10008274 <main+0xc50>)
10007fb4:	801a      	strh	r2, [r3, #0]

												bcuAktBerechnung();
10007fb6:	f7fa f90b 	bl	100021d0 <bcuAktBerechnung>
											    bcuUebergabe();
10007fba:	f7fa f8ad 	bl	10002118 <bcuUebergabe>

												new_data_aktLichtBack();
10007fbe:	f7f9 fa6d 	bl	1000149c <new_data_aktLichtBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10007fc2:	4ba6      	ldr	r3, [pc, #664]	; (1000825c <main+0xc38>)
10007fc4:	781b      	ldrb	r3, [r3, #0]
10007fc6:	1c1c      	adds	r4, r3, #0
10007fc8:	4aa5      	ldr	r2, [pc, #660]	; (10008260 <main+0xc3c>)
10007fca:	4ba1      	ldr	r3, [pc, #644]	; (10008250 <main+0xc2c>)
10007fcc:	1c10      	adds	r0, r2, #0
10007fce:	1c19      	adds	r1, r3, #0
10007fd0:	1c22      	adds	r2, r4, #0
10007fd2:	f7fb fe3f 	bl	10003c54 <UART_Transmit>
											break;
10007fd6:	f001 f9eb 	bl	100093b0 <main+0x1d8c>
				case command_offLichtResi :
											dimOff_Ww=ReadData[1]*0x100+ReadData[2];
10007fda:	4b9a      	ldr	r3, [pc, #616]	; (10008244 <main+0xc20>)
10007fdc:	785b      	ldrb	r3, [r3, #1]
10007fde:	b29b      	uxth	r3, r3
10007fe0:	021b      	lsls	r3, r3, #8
10007fe2:	b29a      	uxth	r2, r3
10007fe4:	4b97      	ldr	r3, [pc, #604]	; (10008244 <main+0xc20>)
10007fe6:	789b      	ldrb	r3, [r3, #2]
10007fe8:	b29b      	uxth	r3, r3
10007fea:	18d3      	adds	r3, r2, r3
10007fec:	b29a      	uxth	r2, r3
10007fee:	4ba2      	ldr	r3, [pc, #648]	; (10008278 <main+0xc54>)
10007ff0:	801a      	strh	r2, [r3, #0]
											dimOff_Cw=ReadData[3]*0x100+ReadData[4];
10007ff2:	4b94      	ldr	r3, [pc, #592]	; (10008244 <main+0xc20>)
10007ff4:	78db      	ldrb	r3, [r3, #3]
10007ff6:	b29b      	uxth	r3, r3
10007ff8:	021b      	lsls	r3, r3, #8
10007ffa:	b29a      	uxth	r2, r3
10007ffc:	4b91      	ldr	r3, [pc, #580]	; (10008244 <main+0xc20>)
10007ffe:	791b      	ldrb	r3, [r3, #4]
10008000:	b29b      	uxth	r3, r3
10008002:	18d3      	adds	r3, r2, r3
10008004:	b29a      	uxth	r2, r3
10008006:	4b9d      	ldr	r3, [pc, #628]	; (1000827c <main+0xc58>)
10008008:	801a      	strh	r2, [r3, #0]

												new_data_offLichtBack();
1000800a:	f7f9 fa87 	bl	1000151c <new_data_offLichtBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000800e:	4b93      	ldr	r3, [pc, #588]	; (1000825c <main+0xc38>)
10008010:	781b      	ldrb	r3, [r3, #0]
10008012:	1c1c      	adds	r4, r3, #0
10008014:	4a92      	ldr	r2, [pc, #584]	; (10008260 <main+0xc3c>)
10008016:	4b8e      	ldr	r3, [pc, #568]	; (10008250 <main+0xc2c>)
10008018:	1c10      	adds	r0, r2, #0
1000801a:	1c19      	adds	r1, r3, #0
1000801c:	1c22      	adds	r2, r4, #0
1000801e:	f7fb fe19 	bl	10003c54 <UART_Transmit>
											break;
10008022:	f001 f9c5 	bl	100093b0 <main+0x1d8c>
				case command_HalloResi : 		new_data_HalloBack();
10008026:	f7f9 fb45 	bl	100016b4 <new_data_HalloBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000802a:	4b8c      	ldr	r3, [pc, #560]	; (1000825c <main+0xc38>)
1000802c:	781b      	ldrb	r3, [r3, #0]
1000802e:	1c1c      	adds	r4, r3, #0
10008030:	4a8b      	ldr	r2, [pc, #556]	; (10008260 <main+0xc3c>)
10008032:	4b87      	ldr	r3, [pc, #540]	; (10008250 <main+0xc2c>)
10008034:	1c10      	adds	r0, r2, #0
10008036:	1c19      	adds	r1, r3, #0
10008038:	1c22      	adds	r2, r4, #0
1000803a:	f7fb fe0b 	bl	10003c54 <UART_Transmit>
											break;
1000803e:	f001 f9b7 	bl	100093b0 <main+0x1d8c>
				case command_nextledOff_Resi : 		new_data_HalloBack();
10008042:	f7f9 fb37 	bl	100016b4 <new_data_HalloBack>
	 	 	 	 	 							B_nextLedOff=1;   // schaltet on led beim spannnungsvergleich aus
10008046:	4b80      	ldr	r3, [pc, #512]	; (10008248 <main+0xc24>)
10008048:	2201      	movs	r2, #1
1000804a:	701a      	strb	r2, [r3, #0]
												DIGITAL_IO_SetOutputLow(&VCC_LED_shtdwn);
1000804c:	4b7f      	ldr	r3, [pc, #508]	; (1000824c <main+0xc28>)
1000804e:	1c18      	adds	r0, r3, #0
10008050:	f7ff faa6 	bl	100075a0 <DIGITAL_IO_SetOutputLow>
												new_data[5]= command_nextledOffBack ;
10008054:	4b7e      	ldr	r3, [pc, #504]	; (10008250 <main+0xc2c>)
10008056:	2272      	movs	r2, #114	; 0x72
10008058:	715a      	strb	r2, [r3, #5]
												new_data[6]= Ser_NrH  / 0x100 ;
1000805a:	4b7e      	ldr	r3, [pc, #504]	; (10008254 <main+0xc30>)
1000805c:	881b      	ldrh	r3, [r3, #0]
1000805e:	0a1b      	lsrs	r3, r3, #8
10008060:	b29b      	uxth	r3, r3
10008062:	b2da      	uxtb	r2, r3
10008064:	4b7a      	ldr	r3, [pc, #488]	; (10008250 <main+0xc2c>)
10008066:	719a      	strb	r2, [r3, #6]
												new_data[7]= Ser_NrH  & 0xff ;
10008068:	4b7a      	ldr	r3, [pc, #488]	; (10008254 <main+0xc30>)
1000806a:	881b      	ldrh	r3, [r3, #0]
1000806c:	b2da      	uxtb	r2, r3
1000806e:	4b78      	ldr	r3, [pc, #480]	; (10008250 <main+0xc2c>)
10008070:	71da      	strb	r2, [r3, #7]
												new_data[8]= Ser_NrL  / 0x100 ;
10008072:	4b79      	ldr	r3, [pc, #484]	; (10008258 <main+0xc34>)
10008074:	881b      	ldrh	r3, [r3, #0]
10008076:	0a1b      	lsrs	r3, r3, #8
10008078:	b29b      	uxth	r3, r3
1000807a:	b2da      	uxtb	r2, r3
1000807c:	4b74      	ldr	r3, [pc, #464]	; (10008250 <main+0xc2c>)
1000807e:	721a      	strb	r2, [r3, #8]
												new_data[9]= Ser_NrL  & 0xff ;
10008080:	4b75      	ldr	r3, [pc, #468]	; (10008258 <main+0xc34>)
10008082:	881b      	ldrh	r3, [r3, #0]
10008084:	b2da      	uxtb	r2, r3
10008086:	4b72      	ldr	r3, [pc, #456]	; (10008250 <main+0xc2c>)
10008088:	725a      	strb	r2, [r3, #9]

												UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000808a:	4b74      	ldr	r3, [pc, #464]	; (1000825c <main+0xc38>)
1000808c:	781b      	ldrb	r3, [r3, #0]
1000808e:	1c1c      	adds	r4, r3, #0
10008090:	4a73      	ldr	r2, [pc, #460]	; (10008260 <main+0xc3c>)
10008092:	4b6f      	ldr	r3, [pc, #444]	; (10008250 <main+0xc2c>)
10008094:	1c10      	adds	r0, r2, #0
10008096:	1c19      	adds	r1, r3, #0
10008098:	1c22      	adds	r2, r4, #0
1000809a:	f7fb fddb 	bl	10003c54 <UART_Transmit>
											break;
1000809e:	f001 f987 	bl	100093b0 <main+0x1d8c>
				case command_nextledOn_Resi : 		new_data_HalloBack();
100080a2:	f7f9 fb07 	bl	100016b4 <new_data_HalloBack>

			  	 	 	 	 	 	 	 	 	B_nextLedOff=0;
100080a6:	4b68      	ldr	r3, [pc, #416]	; (10008248 <main+0xc24>)
100080a8:	2200      	movs	r2, #0
100080aa:	701a      	strb	r2, [r3, #0]
												DIGITAL_IO_SetOutputHigh(&VCC_LED_shtdwn);
100080ac:	4b67      	ldr	r3, [pc, #412]	; (1000824c <main+0xc28>)
100080ae:	1c18      	adds	r0, r3, #0
100080b0:	f7ff fa66 	bl	10007580 <DIGITAL_IO_SetOutputHigh>
												new_data[5]= command_nextledOnBack ;
100080b4:	4b66      	ldr	r3, [pc, #408]	; (10008250 <main+0xc2c>)
100080b6:	2273      	movs	r2, #115	; 0x73
100080b8:	715a      	strb	r2, [r3, #5]
												new_data[6]= Ser_NrH  / 0x100 ;
100080ba:	4b66      	ldr	r3, [pc, #408]	; (10008254 <main+0xc30>)
100080bc:	881b      	ldrh	r3, [r3, #0]
100080be:	0a1b      	lsrs	r3, r3, #8
100080c0:	b29b      	uxth	r3, r3
100080c2:	b2da      	uxtb	r2, r3
100080c4:	4b62      	ldr	r3, [pc, #392]	; (10008250 <main+0xc2c>)
100080c6:	719a      	strb	r2, [r3, #6]
												new_data[7]= Ser_NrH  & 0xff ;
100080c8:	4b62      	ldr	r3, [pc, #392]	; (10008254 <main+0xc30>)
100080ca:	881b      	ldrh	r3, [r3, #0]
100080cc:	b2da      	uxtb	r2, r3
100080ce:	4b60      	ldr	r3, [pc, #384]	; (10008250 <main+0xc2c>)
100080d0:	71da      	strb	r2, [r3, #7]
												new_data[8]= Ser_NrL  / 0x100 ;
100080d2:	4b61      	ldr	r3, [pc, #388]	; (10008258 <main+0xc34>)
100080d4:	881b      	ldrh	r3, [r3, #0]
100080d6:	0a1b      	lsrs	r3, r3, #8
100080d8:	b29b      	uxth	r3, r3
100080da:	b2da      	uxtb	r2, r3
100080dc:	4b5c      	ldr	r3, [pc, #368]	; (10008250 <main+0xc2c>)
100080de:	721a      	strb	r2, [r3, #8]
												new_data[9]= Ser_NrL  & 0xff ;
100080e0:	4b5d      	ldr	r3, [pc, #372]	; (10008258 <main+0xc34>)
100080e2:	881b      	ldrh	r3, [r3, #0]
100080e4:	b2da      	uxtb	r2, r3
100080e6:	4b5a      	ldr	r3, [pc, #360]	; (10008250 <main+0xc2c>)
100080e8:	725a      	strb	r2, [r3, #9]

												UART_Transmit(&UART_1, new_data,transmit_buf_size);
100080ea:	4b5c      	ldr	r3, [pc, #368]	; (1000825c <main+0xc38>)
100080ec:	781b      	ldrb	r3, [r3, #0]
100080ee:	1c1c      	adds	r4, r3, #0
100080f0:	4a5b      	ldr	r2, [pc, #364]	; (10008260 <main+0xc3c>)
100080f2:	4b57      	ldr	r3, [pc, #348]	; (10008250 <main+0xc2c>)
100080f4:	1c10      	adds	r0, r2, #0
100080f6:	1c19      	adds	r1, r3, #0
100080f8:	1c22      	adds	r2, r4, #0
100080fa:	f7fb fdab 	bl	10003c54 <UART_Transmit>
											break;
100080fe:	f001 f957 	bl	100093b0 <main+0x1d8c>

				case command_Bright_Color_Resi :	Brightness_Gen=ReadData[1]*0x100+ReadData[2];
10008102:	4b50      	ldr	r3, [pc, #320]	; (10008244 <main+0xc20>)
10008104:	785b      	ldrb	r3, [r3, #1]
10008106:	b29b      	uxth	r3, r3
10008108:	021b      	lsls	r3, r3, #8
1000810a:	b29a      	uxth	r2, r3
1000810c:	4b4d      	ldr	r3, [pc, #308]	; (10008244 <main+0xc20>)
1000810e:	789b      	ldrb	r3, [r3, #2]
10008110:	b29b      	uxth	r3, r3
10008112:	18d3      	adds	r3, r2, r3
10008114:	b29a      	uxth	r2, r3
10008116:	4b5a      	ldr	r3, [pc, #360]	; (10008280 <main+0xc5c>)
10008118:	801a      	strh	r2, [r3, #0]
													ColorQuot_Gen=ReadData[3]*0x100+ReadData[4];
1000811a:	4b4a      	ldr	r3, [pc, #296]	; (10008244 <main+0xc20>)
1000811c:	78db      	ldrb	r3, [r3, #3]
1000811e:	b29b      	uxth	r3, r3
10008120:	021b      	lsls	r3, r3, #8
10008122:	b29a      	uxth	r2, r3
10008124:	4b47      	ldr	r3, [pc, #284]	; (10008244 <main+0xc20>)
10008126:	791b      	ldrb	r3, [r3, #4]
10008128:	b29b      	uxth	r3, r3
1000812a:	18d3      	adds	r3, r2, r3
1000812c:	b29a      	uxth	r2, r3
1000812e:	4b55      	ldr	r3, [pc, #340]	; (10008284 <main+0xc60>)
10008130:	801a      	strh	r2, [r3, #0]


													bcuColorBerechnung();
10008132:	f7fa f8b7 	bl	100022a4 <bcuColorBerechnung>
													bcuAktBerechnung();
10008136:	f7fa f84b 	bl	100021d0 <bcuAktBerechnung>
													  bcuUebergabe();
1000813a:	f7f9 ffed 	bl	10002118 <bcuUebergabe>
													  //DimmUebergabe();

													new_data_Bright_Color_Back();
1000813e:	f7f9 fa39 	bl	100015b4 <new_data_Bright_Color_Back>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008142:	4b46      	ldr	r3, [pc, #280]	; (1000825c <main+0xc38>)
10008144:	781b      	ldrb	r3, [r3, #0]
10008146:	1c1c      	adds	r4, r3, #0
10008148:	4a45      	ldr	r2, [pc, #276]	; (10008260 <main+0xc3c>)
1000814a:	4b41      	ldr	r3, [pc, #260]	; (10008250 <main+0xc2c>)
1000814c:	1c10      	adds	r0, r2, #0
1000814e:	1c19      	adds	r1, r3, #0
10008150:	1c22      	adds	r2, r4, #0
10008152:	f7fb fd7f 	bl	10003c54 <UART_Transmit>
											break;
10008156:	f001 f92b 	bl	100093b0 <main+0x1d8c>

				case command_Quot_Walk_Resi :	linearwalk_gen = ReadData[1]*0x100+ReadData[2];
1000815a:	4b3a      	ldr	r3, [pc, #232]	; (10008244 <main+0xc20>)
1000815c:	785b      	ldrb	r3, [r3, #1]
1000815e:	b29b      	uxth	r3, r3
10008160:	021b      	lsls	r3, r3, #8
10008162:	b29a      	uxth	r2, r3
10008164:	4b37      	ldr	r3, [pc, #220]	; (10008244 <main+0xc20>)
10008166:	789b      	ldrb	r3, [r3, #2]
10008168:	b29b      	uxth	r3, r3
1000816a:	18d3      	adds	r3, r2, r3
1000816c:	b29a      	uxth	r2, r3
1000816e:	4b46      	ldr	r3, [pc, #280]	; (10008288 <main+0xc64>)
10008170:	801a      	strh	r2, [r3, #0]
												linearwalk_ww1 = linearwalk_gen;
10008172:	4b45      	ldr	r3, [pc, #276]	; (10008288 <main+0xc64>)
10008174:	881a      	ldrh	r2, [r3, #0]
10008176:	4b45      	ldr	r3, [pc, #276]	; (1000828c <main+0xc68>)
10008178:	801a      	strh	r2, [r3, #0]
												linearwalk_ww2 = linearwalk_gen;
1000817a:	4b43      	ldr	r3, [pc, #268]	; (10008288 <main+0xc64>)
1000817c:	881a      	ldrh	r2, [r3, #0]
1000817e:	4b44      	ldr	r3, [pc, #272]	; (10008290 <main+0xc6c>)
10008180:	801a      	strh	r2, [r3, #0]
												linearwalk_cw1 = linearwalk_gen;
10008182:	4b41      	ldr	r3, [pc, #260]	; (10008288 <main+0xc64>)
10008184:	881a      	ldrh	r2, [r3, #0]
10008186:	4b43      	ldr	r3, [pc, #268]	; (10008294 <main+0xc70>)
10008188:	801a      	strh	r2, [r3, #0]
												linearwalk_cw2 = linearwalk_gen;
1000818a:	4b3f      	ldr	r3, [pc, #252]	; (10008288 <main+0xc64>)
1000818c:	881a      	ldrh	r2, [r3, #0]
1000818e:	4b42      	ldr	r3, [pc, #264]	; (10008298 <main+0xc74>)
10008190:	801a      	strh	r2, [r3, #0]

												Farbe_wwcw_Quot_gen=ReadData[3]*0x100+ReadData[4];
10008192:	4b2c      	ldr	r3, [pc, #176]	; (10008244 <main+0xc20>)
10008194:	78db      	ldrb	r3, [r3, #3]
10008196:	b29b      	uxth	r3, r3
10008198:	021b      	lsls	r3, r3, #8
1000819a:	b29a      	uxth	r2, r3
1000819c:	4b29      	ldr	r3, [pc, #164]	; (10008244 <main+0xc20>)
1000819e:	791b      	ldrb	r3, [r3, #4]
100081a0:	b29b      	uxth	r3, r3
100081a2:	18d3      	adds	r3, r2, r3
100081a4:	b29a      	uxth	r2, r3
100081a6:	4b3d      	ldr	r3, [pc, #244]	; (1000829c <main+0xc78>)
100081a8:	801a      	strh	r2, [r3, #0]
												Farbe_ww1_Quot = ReadData[3];
100081aa:	4b26      	ldr	r3, [pc, #152]	; (10008244 <main+0xc20>)
100081ac:	78db      	ldrb	r3, [r3, #3]
100081ae:	b29a      	uxth	r2, r3
100081b0:	4b3b      	ldr	r3, [pc, #236]	; (100082a0 <main+0xc7c>)
100081b2:	801a      	strh	r2, [r3, #0]
												Farbe_cw1_Quot = ReadData[3];
100081b4:	4b23      	ldr	r3, [pc, #140]	; (10008244 <main+0xc20>)
100081b6:	78db      	ldrb	r3, [r3, #3]
100081b8:	b29a      	uxth	r2, r3
100081ba:	4b3a      	ldr	r3, [pc, #232]	; (100082a4 <main+0xc80>)
100081bc:	801a      	strh	r2, [r3, #0]
												Farbe_ww2_Quot = ReadData[4];
100081be:	4b21      	ldr	r3, [pc, #132]	; (10008244 <main+0xc20>)
100081c0:	791b      	ldrb	r3, [r3, #4]
100081c2:	b29a      	uxth	r2, r3
100081c4:	4b38      	ldr	r3, [pc, #224]	; (100082a8 <main+0xc84>)
100081c6:	801a      	strh	r2, [r3, #0]
												Farbe_cw2_Quot = ReadData[4];
100081c8:	4b1e      	ldr	r3, [pc, #120]	; (10008244 <main+0xc20>)
100081ca:	791b      	ldrb	r3, [r3, #4]
100081cc:	b29a      	uxth	r2, r3
100081ce:	4b37      	ldr	r3, [pc, #220]	; (100082ac <main+0xc88>)
100081d0:	801a      	strh	r2, [r3, #0]

												bcuAktBerechnung();
100081d2:	f7f9 fffd 	bl	100021d0 <bcuAktBerechnung>
												  bcuUebergabe();
100081d6:	f7f9 ff9f 	bl	10002118 <bcuUebergabe>
												 // DimmUebergabe();

													new_data_Quot_Walk_Back();
100081da:	f7f9 fa2b 	bl	10001634 <new_data_Quot_Walk_Back>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
100081de:	4b1f      	ldr	r3, [pc, #124]	; (1000825c <main+0xc38>)
100081e0:	781b      	ldrb	r3, [r3, #0]
100081e2:	1c1c      	adds	r4, r3, #0
100081e4:	4a1e      	ldr	r2, [pc, #120]	; (10008260 <main+0xc3c>)
100081e6:	4b1a      	ldr	r3, [pc, #104]	; (10008250 <main+0xc2c>)
100081e8:	1c10      	adds	r0, r2, #0
100081ea:	1c19      	adds	r1, r3, #0
100081ec:	1c22      	adds	r2, r4, #0
100081ee:	f7fb fd31 	bl	10003c54 <UART_Transmit>
											break;
100081f2:	f001 f8dd 	bl	100093b0 <main+0x1d8c>





				case command_neuNodeIdResi :	if (ReadData[1] == ReadData[2] &&  Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]))
100081f6:	4b13      	ldr	r3, [pc, #76]	; (10008244 <main+0xc20>)
100081f8:	785a      	ldrb	r2, [r3, #1]
100081fa:	4b12      	ldr	r3, [pc, #72]	; (10008244 <main+0xc20>)
100081fc:	789b      	ldrb	r3, [r3, #2]
100081fe:	429a      	cmp	r2, r3
10008200:	d15a      	bne.n	100082b8 <main+0xc94>
10008202:	4b15      	ldr	r3, [pc, #84]	; (10008258 <main+0xc34>)
10008204:	881b      	ldrh	r3, [r3, #0]
10008206:	1c19      	adds	r1, r3, #0
10008208:	4b0e      	ldr	r3, [pc, #56]	; (10008244 <main+0xc20>)
1000820a:	78db      	ldrb	r3, [r3, #3]
1000820c:	021b      	lsls	r3, r3, #8
1000820e:	4a0d      	ldr	r2, [pc, #52]	; (10008244 <main+0xc20>)
10008210:	7912      	ldrb	r2, [r2, #4]
10008212:	189b      	adds	r3, r3, r2
10008214:	4299      	cmp	r1, r3
10008216:	d14f      	bne.n	100082b8 <main+0xc94>
												{
												node_id_neu = ReadData[1];
10008218:	4b0a      	ldr	r3, [pc, #40]	; (10008244 <main+0xc20>)
1000821a:	785a      	ldrb	r2, [r3, #1]
1000821c:	4b24      	ldr	r3, [pc, #144]	; (100082b0 <main+0xc8c>)
1000821e:	701a      	strb	r2, [r3, #0]
												command_nr=0x30;
10008220:	4b24      	ldr	r3, [pc, #144]	; (100082b4 <main+0xc90>)
10008222:	2230      	movs	r2, #48	; 0x30
10008224:	801a      	strh	r2, [r3, #0]
												new_data_neuNodeIdBack();
10008226:	f7f9 fa75 	bl	10001714 <new_data_neuNodeIdBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000822a:	4b0c      	ldr	r3, [pc, #48]	; (1000825c <main+0xc38>)
1000822c:	781b      	ldrb	r3, [r3, #0]
1000822e:	1c1c      	adds	r4, r3, #0
10008230:	4a0b      	ldr	r2, [pc, #44]	; (10008260 <main+0xc3c>)
10008232:	4b07      	ldr	r3, [pc, #28]	; (10008250 <main+0xc2c>)
10008234:	1c10      	adds	r0, r2, #0
10008236:	1c19      	adds	r1, r3, #0
10008238:	1c22      	adds	r2, r4, #0
1000823a:	f7fb fd0b 	bl	10003c54 <UART_Transmit>
												 new_data[8]= Ser_NrL  / 0x100 ;
												 new_data[9]= Ser_NrL  & 0xff ;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}

											break;
1000823e:	f001 f8b7 	bl	100093b0 <main+0x1d8c>
10008242:	46c0      	nop			; (mov r8, r8)
10008244:	20000824 	.word	0x20000824
10008248:	2000076d 	.word	0x2000076d
1000824c:	1000971c 	.word	0x1000971c
10008250:	20000804 	.word	0x20000804
10008254:	20000830 	.word	0x20000830
10008258:	200008a8 	.word	0x200008a8
1000825c:	20000550 	.word	0x20000550
10008260:	20000560 	.word	0x20000560
10008264:	200008b0 	.word	0x200008b0
10008268:	2000082c 	.word	0x2000082c
1000826c:	10009810 	.word	0x10009810
10008270:	200008ac 	.word	0x200008ac
10008274:	200008c0 	.word	0x200008c0
10008278:	20000900 	.word	0x20000900
1000827c:	20000864 	.word	0x20000864
10008280:	2000054c 	.word	0x2000054c
10008284:	2000054e 	.word	0x2000054e
10008288:	2000054a 	.word	0x2000054a
1000828c:	200007ec 	.word	0x200007ec
10008290:	20000842 	.word	0x20000842
10008294:	20000908 	.word	0x20000908
10008298:	2000083e 	.word	0x2000083e
1000829c:	200008a0 	.word	0x200008a0
100082a0:	20000832 	.word	0x20000832
100082a4:	200008f4 	.word	0x200008f4
100082a8:	2000081c 	.word	0x2000081c
100082ac:	200008a6 	.word	0x200008a6
100082b0:	200007ca 	.word	0x200007ca
100082b4:	20000c2e 	.word	0x20000c2e
												command_nr=0x30;
												new_data_neuNodeIdBack();
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
												else {
												node_id_neu = node_id;
100082b8:	4bf0      	ldr	r3, [pc, #960]	; (1000867c <main+0x1058>)
100082ba:	781a      	ldrb	r2, [r3, #0]
100082bc:	4bf0      	ldr	r3, [pc, #960]	; (10008680 <main+0x105c>)
100082be:	701a      	strb	r2, [r3, #0]
												command_nr=0x0;
100082c0:	4bf0      	ldr	r3, [pc, #960]	; (10008684 <main+0x1060>)
100082c2:	2200      	movs	r2, #0
100082c4:	801a      	strh	r2, [r3, #0]
												 new_data_HalloBack();
100082c6:	f7f9 f9f5 	bl	100016b4 <new_data_HalloBack>
												 new_data[6]='e';
100082ca:	4bef      	ldr	r3, [pc, #956]	; (10008688 <main+0x1064>)
100082cc:	2265      	movs	r2, #101	; 0x65
100082ce:	719a      	strb	r2, [r3, #6]
												 new_data[7]= 4;
100082d0:	4bed      	ldr	r3, [pc, #948]	; (10008688 <main+0x1064>)
100082d2:	2204      	movs	r2, #4
100082d4:	71da      	strb	r2, [r3, #7]
												 new_data[8]= Ser_NrL  / 0x100 ;
100082d6:	4bed      	ldr	r3, [pc, #948]	; (1000868c <main+0x1068>)
100082d8:	881b      	ldrh	r3, [r3, #0]
100082da:	0a1b      	lsrs	r3, r3, #8
100082dc:	b29b      	uxth	r3, r3
100082de:	b2da      	uxtb	r2, r3
100082e0:	4be9      	ldr	r3, [pc, #932]	; (10008688 <main+0x1064>)
100082e2:	721a      	strb	r2, [r3, #8]
												 new_data[9]= Ser_NrL  & 0xff ;
100082e4:	4be9      	ldr	r3, [pc, #932]	; (1000868c <main+0x1068>)
100082e6:	881b      	ldrh	r3, [r3, #0]
100082e8:	b2da      	uxtb	r2, r3
100082ea:	4be7      	ldr	r3, [pc, #924]	; (10008688 <main+0x1064>)
100082ec:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
100082ee:	4be8      	ldr	r3, [pc, #928]	; (10008690 <main+0x106c>)
100082f0:	781b      	ldrb	r3, [r3, #0]
100082f2:	1c1c      	adds	r4, r3, #0
100082f4:	4ae7      	ldr	r2, [pc, #924]	; (10008694 <main+0x1070>)
100082f6:	4be4      	ldr	r3, [pc, #912]	; (10008688 <main+0x1064>)
100082f8:	1c10      	adds	r0, r2, #0
100082fa:	1c19      	adds	r1, r3, #0
100082fc:	1c22      	adds	r2, r4, #0
100082fe:	f7fb fca9 	bl	10003c54 <UART_Transmit>
												}

											break;
10008302:	f001 f855 	bl	100093b0 <main+0x1d8c>

				case command_neuSerNrResi :
												command_nr = 0x45;
10008306:	4bdf      	ldr	r3, [pc, #892]	; (10008684 <main+0x1060>)
10008308:	2245      	movs	r2, #69	; 0x45
1000830a:	801a      	strh	r2, [r3, #0]
												neu_Ser_NrH  = ReadData[1] * 0x100 + ReadData[2];
1000830c:	4be2      	ldr	r3, [pc, #904]	; (10008698 <main+0x1074>)
1000830e:	785b      	ldrb	r3, [r3, #1]
10008310:	b29b      	uxth	r3, r3
10008312:	021b      	lsls	r3, r3, #8
10008314:	b29a      	uxth	r2, r3
10008316:	4be0      	ldr	r3, [pc, #896]	; (10008698 <main+0x1074>)
10008318:	789b      	ldrb	r3, [r3, #2]
1000831a:	b29b      	uxth	r3, r3
1000831c:	18d3      	adds	r3, r2, r3
1000831e:	b29a      	uxth	r2, r3
10008320:	4bde      	ldr	r3, [pc, #888]	; (1000869c <main+0x1078>)
10008322:	801a      	strh	r2, [r3, #0]
												neu_Ser_NrL  = ReadData[3] * 0x100 + ReadData[4];
10008324:	4bdc      	ldr	r3, [pc, #880]	; (10008698 <main+0x1074>)
10008326:	78db      	ldrb	r3, [r3, #3]
10008328:	b29b      	uxth	r3, r3
1000832a:	021b      	lsls	r3, r3, #8
1000832c:	b29a      	uxth	r2, r3
1000832e:	4bda      	ldr	r3, [pc, #872]	; (10008698 <main+0x1074>)
10008330:	791b      	ldrb	r3, [r3, #4]
10008332:	b29b      	uxth	r3, r3
10008334:	18d3      	adds	r3, r2, r3
10008336:	b29a      	uxth	r2, r3
10008338:	4bd9      	ldr	r3, [pc, #868]	; (100086a0 <main+0x107c>)
1000833a:	801a      	strh	r2, [r3, #0]
												new_data_neuSerNrBack();
1000833c:	f7f9 fa30 	bl	100017a0 <new_data_neuSerNrBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008340:	4bd3      	ldr	r3, [pc, #844]	; (10008690 <main+0x106c>)
10008342:	781b      	ldrb	r3, [r3, #0]
10008344:	1c1c      	adds	r4, r3, #0
10008346:	4ad3      	ldr	r2, [pc, #844]	; (10008694 <main+0x1070>)
10008348:	4bcf      	ldr	r3, [pc, #828]	; (10008688 <main+0x1064>)
1000834a:	1c10      	adds	r0, r2, #0
1000834c:	1c19      	adds	r1, r3, #0
1000834e:	1c22      	adds	r2, r4, #0
10008350:	f7fb fc80 	bl	10003c54 <UART_Transmit>
											break;
10008354:	f001 f82c 	bl	100093b0 <main+0x1d8c>
				case command_SerNrResi :		tester = readSerNrEEprom();
10008358:	f7f9 fbba 	bl	10001ad0 <readSerNrEEprom>
1000835c:	1c03      	adds	r3, r0, #0
1000835e:	1c1a      	adds	r2, r3, #0
10008360:	4bd0      	ldr	r3, [pc, #832]	; (100086a4 <main+0x1080>)
10008362:	601a      	str	r2, [r3, #0]
												if (tester == 0x03)
10008364:	4bcf      	ldr	r3, [pc, #828]	; (100086a4 <main+0x1080>)
10008366:	681b      	ldr	r3, [r3, #0]
10008368:	2b03      	cmp	r3, #3
1000836a:	d125      	bne.n	100083b8 <main+0xd94>
												{
												Ser_NrH = ReadBuffer1[0] * 0x100 + ReadBuffer1[1];
1000836c:	4bce      	ldr	r3, [pc, #824]	; (100086a8 <main+0x1084>)
1000836e:	781b      	ldrb	r3, [r3, #0]
10008370:	b29b      	uxth	r3, r3
10008372:	021b      	lsls	r3, r3, #8
10008374:	b29a      	uxth	r2, r3
10008376:	4bcc      	ldr	r3, [pc, #816]	; (100086a8 <main+0x1084>)
10008378:	785b      	ldrb	r3, [r3, #1]
1000837a:	b29b      	uxth	r3, r3
1000837c:	18d3      	adds	r3, r2, r3
1000837e:	b29a      	uxth	r2, r3
10008380:	4bca      	ldr	r3, [pc, #808]	; (100086ac <main+0x1088>)
10008382:	801a      	strh	r2, [r3, #0]
												Ser_NrL = ReadBuffer1[2] * 0x100 + ReadBuffer1[3];
10008384:	4bc8      	ldr	r3, [pc, #800]	; (100086a8 <main+0x1084>)
10008386:	789b      	ldrb	r3, [r3, #2]
10008388:	b29b      	uxth	r3, r3
1000838a:	021b      	lsls	r3, r3, #8
1000838c:	b29a      	uxth	r2, r3
1000838e:	4bc6      	ldr	r3, [pc, #792]	; (100086a8 <main+0x1084>)
10008390:	78db      	ldrb	r3, [r3, #3]
10008392:	b29b      	uxth	r3, r3
10008394:	18d3      	adds	r3, r2, r3
10008396:	b29a      	uxth	r2, r3
10008398:	4bbc      	ldr	r3, [pc, #752]	; (1000868c <main+0x1068>)
1000839a:	801a      	strh	r2, [r3, #0]
												new_data_SerNrBack();
1000839c:	f7f9 faa6 	bl	100018ec <new_data_SerNrBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
100083a0:	4bbb      	ldr	r3, [pc, #748]	; (10008690 <main+0x106c>)
100083a2:	781b      	ldrb	r3, [r3, #0]
100083a4:	1c1c      	adds	r4, r3, #0
100083a6:	4abb      	ldr	r2, [pc, #748]	; (10008694 <main+0x1070>)
100083a8:	4bb7      	ldr	r3, [pc, #732]	; (10008688 <main+0x1064>)
100083aa:	1c10      	adds	r0, r2, #0
100083ac:	1c19      	adds	r1, r3, #0
100083ae:	1c22      	adds	r2, r4, #0
100083b0:	f7fb fc50 	bl	10003c54 <UART_Transmit>
												new_data[8]=tester;
												new_data[9]=0;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}

											break;
100083b4:	f000 fffc 	bl	100093b0 <main+0x1d8c>
												new_data_SerNrBack();
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
												else
												{
											    new_data_HalloBack();
100083b8:	f7f9 f97c 	bl	100016b4 <new_data_HalloBack>
												new_data[6]='e';
100083bc:	4bb2      	ldr	r3, [pc, #712]	; (10008688 <main+0x1064>)
100083be:	2265      	movs	r2, #101	; 0x65
100083c0:	719a      	strb	r2, [r3, #6]
												new_data[7]=10;
100083c2:	4bb1      	ldr	r3, [pc, #708]	; (10008688 <main+0x1064>)
100083c4:	220a      	movs	r2, #10
100083c6:	71da      	strb	r2, [r3, #7]
												new_data[8]=tester;
100083c8:	4bb6      	ldr	r3, [pc, #728]	; (100086a4 <main+0x1080>)
100083ca:	681b      	ldr	r3, [r3, #0]
100083cc:	b2da      	uxtb	r2, r3
100083ce:	4bae      	ldr	r3, [pc, #696]	; (10008688 <main+0x1064>)
100083d0:	721a      	strb	r2, [r3, #8]
												new_data[9]=0;
100083d2:	4bad      	ldr	r3, [pc, #692]	; (10008688 <main+0x1064>)
100083d4:	2200      	movs	r2, #0
100083d6:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
100083d8:	4bad      	ldr	r3, [pc, #692]	; (10008690 <main+0x106c>)
100083da:	781b      	ldrb	r3, [r3, #0]
100083dc:	1c1c      	adds	r4, r3, #0
100083de:	4aad      	ldr	r2, [pc, #692]	; (10008694 <main+0x1070>)
100083e0:	4ba9      	ldr	r3, [pc, #676]	; (10008688 <main+0x1064>)
100083e2:	1c10      	adds	r0, r2, #0
100083e4:	1c19      	adds	r1, r3, #0
100083e6:	1c22      	adds	r2, r4, #0
100083e8:	f7fb fc34 	bl	10003c54 <UART_Transmit>
												}

											break;
100083ec:	f000 ffe0 	bl	100093b0 <main+0x1d8c>
				case command_NodeIdResi :		tester = readNodeIdEEprom();
100083f0:	f7f9 fb96 	bl	10001b20 <readNodeIdEEprom>
100083f4:	1c03      	adds	r3, r0, #0
100083f6:	1c1a      	adds	r2, r3, #0
100083f8:	4baa      	ldr	r3, [pc, #680]	; (100086a4 <main+0x1080>)
100083fa:	601a      	str	r2, [r3, #0]
												if (tester == 0x03)
100083fc:	4ba9      	ldr	r3, [pc, #676]	; (100086a4 <main+0x1080>)
100083fe:	681b      	ldr	r3, [r3, #0]
10008400:	2b03      	cmp	r3, #3
10008402:	d123      	bne.n	1000844c <main+0xe28>
												{
												node_id_alt = ReadBuffer2[0];
10008404:	4baa      	ldr	r3, [pc, #680]	; (100086b0 <main+0x108c>)
10008406:	781a      	ldrb	r2, [r3, #0]
10008408:	4baa      	ldr	r3, [pc, #680]	; (100086b4 <main+0x1090>)
1000840a:	701a      	strb	r2, [r3, #0]
												node_id  = ReadBuffer2[1];
1000840c:	4ba8      	ldr	r3, [pc, #672]	; (100086b0 <main+0x108c>)
1000840e:	785a      	ldrb	r2, [r3, #1]
10008410:	4b9a      	ldr	r3, [pc, #616]	; (1000867c <main+0x1058>)
10008412:	701a      	strb	r2, [r3, #0]
												node_id_16bit = ReadBuffer2[2] * 0xFF + ReadBuffer2[3];
10008414:	4ba6      	ldr	r3, [pc, #664]	; (100086b0 <main+0x108c>)
10008416:	789b      	ldrb	r3, [r3, #2]
10008418:	b29b      	uxth	r3, r3
1000841a:	1c1a      	adds	r2, r3, #0
1000841c:	0212      	lsls	r2, r2, #8
1000841e:	1ad3      	subs	r3, r2, r3
10008420:	b29a      	uxth	r2, r3
10008422:	4ba3      	ldr	r3, [pc, #652]	; (100086b0 <main+0x108c>)
10008424:	78db      	ldrb	r3, [r3, #3]
10008426:	b29b      	uxth	r3, r3
10008428:	18d3      	adds	r3, r2, r3
1000842a:	b29a      	uxth	r2, r3
1000842c:	4ba2      	ldr	r3, [pc, #648]	; (100086b8 <main+0x1094>)
1000842e:	801a      	strh	r2, [r3, #0]
												new_data_NodeIdBack();
10008430:	f7f9 fa12 	bl	10001858 <new_data_NodeIdBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008434:	4b96      	ldr	r3, [pc, #600]	; (10008690 <main+0x106c>)
10008436:	781b      	ldrb	r3, [r3, #0]
10008438:	1c1c      	adds	r4, r3, #0
1000843a:	4a96      	ldr	r2, [pc, #600]	; (10008694 <main+0x1070>)
1000843c:	4b92      	ldr	r3, [pc, #584]	; (10008688 <main+0x1064>)
1000843e:	1c10      	adds	r0, r2, #0
10008440:	1c19      	adds	r1, r3, #0
10008442:	1c22      	adds	r2, r4, #0
10008444:	f7fb fc06 	bl	10003c54 <UART_Transmit>
												new_data[7]=11;
												new_data[8]=tester;
												new_data[9]=0;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
											break;
10008448:	f000 ffb2 	bl	100093b0 <main+0x1d8c>
												new_data_NodeIdBack();
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
												else
												{
											    new_data_HalloBack();
1000844c:	f7f9 f932 	bl	100016b4 <new_data_HalloBack>
												new_data[6]='e';
10008450:	4b8d      	ldr	r3, [pc, #564]	; (10008688 <main+0x1064>)
10008452:	2265      	movs	r2, #101	; 0x65
10008454:	719a      	strb	r2, [r3, #6]
												new_data[7]=11;
10008456:	4b8c      	ldr	r3, [pc, #560]	; (10008688 <main+0x1064>)
10008458:	220b      	movs	r2, #11
1000845a:	71da      	strb	r2, [r3, #7]
												new_data[8]=tester;
1000845c:	4b91      	ldr	r3, [pc, #580]	; (100086a4 <main+0x1080>)
1000845e:	681b      	ldr	r3, [r3, #0]
10008460:	b2da      	uxtb	r2, r3
10008462:	4b89      	ldr	r3, [pc, #548]	; (10008688 <main+0x1064>)
10008464:	721a      	strb	r2, [r3, #8]
												new_data[9]=0;
10008466:	4b88      	ldr	r3, [pc, #544]	; (10008688 <main+0x1064>)
10008468:	2200      	movs	r2, #0
1000846a:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000846c:	4b88      	ldr	r3, [pc, #544]	; (10008690 <main+0x106c>)
1000846e:	781b      	ldrb	r3, [r3, #0]
10008470:	1c1c      	adds	r4, r3, #0
10008472:	4a88      	ldr	r2, [pc, #544]	; (10008694 <main+0x1070>)
10008474:	4b84      	ldr	r3, [pc, #528]	; (10008688 <main+0x1064>)
10008476:	1c10      	adds	r0, r2, #0
10008478:	1c19      	adds	r1, r3, #0
1000847a:	1c22      	adds	r2, r4, #0
1000847c:	f7fb fbea 	bl	10003c54 <UART_Transmit>
												}
											break;
10008480:	f000 ff96 	bl	100093b0 <main+0x1d8c>

				case command_akt_lightEEResi :		tester = read_akt_light_EEprom();
10008484:	f7f9 fb74 	bl	10001b70 <read_akt_light_EEprom>
10008488:	1c03      	adds	r3, r0, #0
1000848a:	1c1a      	adds	r2, r3, #0
1000848c:	4b85      	ldr	r3, [pc, #532]	; (100086a4 <main+0x1080>)
1000848e:	601a      	str	r2, [r3, #0]
												if (tester == 0x03)
10008490:	4b84      	ldr	r3, [pc, #528]	; (100086a4 <main+0x1080>)
10008492:	681b      	ldr	r3, [r3, #0]
10008494:	2b03      	cmp	r3, #3
10008496:	d110      	bne.n	100084ba <main+0xe96>
												{
													new_data_readbuff2Back();
10008498:	f7f9 fa68 	bl	1000196c <new_data_readbuff2Back>
  		  											 new_data[6]=4;  // 4= akt_light buffertyp
1000849c:	4b7a      	ldr	r3, [pc, #488]	; (10008688 <main+0x1064>)
1000849e:	2204      	movs	r2, #4
100084a0:	719a      	strb	r2, [r3, #6]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
100084a2:	4b7b      	ldr	r3, [pc, #492]	; (10008690 <main+0x106c>)
100084a4:	781b      	ldrb	r3, [r3, #0]
100084a6:	1c1c      	adds	r4, r3, #0
100084a8:	4a7a      	ldr	r2, [pc, #488]	; (10008694 <main+0x1070>)
100084aa:	4b77      	ldr	r3, [pc, #476]	; (10008688 <main+0x1064>)
100084ac:	1c10      	adds	r0, r2, #0
100084ae:	1c19      	adds	r1, r3, #0
100084b0:	1c22      	adds	r2, r4, #0
100084b2:	f7fb fbcf 	bl	10003c54 <UART_Transmit>
												new_data[7]=45;
												new_data[8]=tester;
												new_data[9]=0;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
											break;
100084b6:	f000 ff7b 	bl	100093b0 <main+0x1d8c>
  		  											 new_data[6]=4;  // 4= akt_light buffertyp
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
												else
												{
											    new_data_HalloBack();
100084ba:	f7f9 f8fb 	bl	100016b4 <new_data_HalloBack>
												new_data[6]='e';
100084be:	4b72      	ldr	r3, [pc, #456]	; (10008688 <main+0x1064>)
100084c0:	2265      	movs	r2, #101	; 0x65
100084c2:	719a      	strb	r2, [r3, #6]
												new_data[7]=45;
100084c4:	4b70      	ldr	r3, [pc, #448]	; (10008688 <main+0x1064>)
100084c6:	222d      	movs	r2, #45	; 0x2d
100084c8:	71da      	strb	r2, [r3, #7]
												new_data[8]=tester;
100084ca:	4b76      	ldr	r3, [pc, #472]	; (100086a4 <main+0x1080>)
100084cc:	681b      	ldr	r3, [r3, #0]
100084ce:	b2da      	uxtb	r2, r3
100084d0:	4b6d      	ldr	r3, [pc, #436]	; (10008688 <main+0x1064>)
100084d2:	721a      	strb	r2, [r3, #8]
												new_data[9]=0;
100084d4:	4b6c      	ldr	r3, [pc, #432]	; (10008688 <main+0x1064>)
100084d6:	2200      	movs	r2, #0
100084d8:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
100084da:	4b6d      	ldr	r3, [pc, #436]	; (10008690 <main+0x106c>)
100084dc:	781b      	ldrb	r3, [r3, #0]
100084de:	1c1c      	adds	r4, r3, #0
100084e0:	4a6c      	ldr	r2, [pc, #432]	; (10008694 <main+0x1070>)
100084e2:	4b69      	ldr	r3, [pc, #420]	; (10008688 <main+0x1064>)
100084e4:	1c10      	adds	r0, r2, #0
100084e6:	1c19      	adds	r1, r3, #0
100084e8:	1c22      	adds	r2, r4, #0
100084ea:	f7fb fbb3 	bl	10003c54 <UART_Transmit>
												}
											break;
100084ee:	f000 ff5f 	bl	100093b0 <main+0x1d8c>
				case command_offlightEEResi :		tester = read_off_light_EEprom();
100084f2:	f7f9 fb65 	bl	10001bc0 <read_off_light_EEprom>
100084f6:	1c03      	adds	r3, r0, #0
100084f8:	1c1a      	adds	r2, r3, #0
100084fa:	4b6a      	ldr	r3, [pc, #424]	; (100086a4 <main+0x1080>)
100084fc:	601a      	str	r2, [r3, #0]
												if (tester == 0x03)
100084fe:	4b69      	ldr	r3, [pc, #420]	; (100086a4 <main+0x1080>)
10008500:	681b      	ldr	r3, [r3, #0]
10008502:	2b03      	cmp	r3, #3
10008504:	d110      	bne.n	10008528 <main+0xf04>
												{
													new_data_readbuff2Back();
10008506:	f7f9 fa31 	bl	1000196c <new_data_readbuff2Back>
  		  											 new_data[6]=5;  // 5= offlight buffertyp
1000850a:	4b5f      	ldr	r3, [pc, #380]	; (10008688 <main+0x1064>)
1000850c:	2205      	movs	r2, #5
1000850e:	719a      	strb	r2, [r3, #6]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008510:	4b5f      	ldr	r3, [pc, #380]	; (10008690 <main+0x106c>)
10008512:	781b      	ldrb	r3, [r3, #0]
10008514:	1c1c      	adds	r4, r3, #0
10008516:	4a5f      	ldr	r2, [pc, #380]	; (10008694 <main+0x1070>)
10008518:	4b5b      	ldr	r3, [pc, #364]	; (10008688 <main+0x1064>)
1000851a:	1c10      	adds	r0, r2, #0
1000851c:	1c19      	adds	r1, r3, #0
1000851e:	1c22      	adds	r2, r4, #0
10008520:	f7fb fb98 	bl	10003c54 <UART_Transmit>
												new_data[7]=21;
												new_data[8]=tester;
												new_data[9]=0;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
											break;
10008524:	f000 ff44 	bl	100093b0 <main+0x1d8c>
  		  											 new_data[6]=5;  // 5= offlight buffertyp
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
												else
												{
											    new_data_HalloBack();
10008528:	f7f9 f8c4 	bl	100016b4 <new_data_HalloBack>
												new_data[6]='e';
1000852c:	4b56      	ldr	r3, [pc, #344]	; (10008688 <main+0x1064>)
1000852e:	2265      	movs	r2, #101	; 0x65
10008530:	719a      	strb	r2, [r3, #6]
												new_data[7]=21;
10008532:	4b55      	ldr	r3, [pc, #340]	; (10008688 <main+0x1064>)
10008534:	2215      	movs	r2, #21
10008536:	71da      	strb	r2, [r3, #7]
												new_data[8]=tester;
10008538:	4b5a      	ldr	r3, [pc, #360]	; (100086a4 <main+0x1080>)
1000853a:	681b      	ldr	r3, [r3, #0]
1000853c:	b2da      	uxtb	r2, r3
1000853e:	4b52      	ldr	r3, [pc, #328]	; (10008688 <main+0x1064>)
10008540:	721a      	strb	r2, [r3, #8]
												new_data[9]=0;
10008542:	4b51      	ldr	r3, [pc, #324]	; (10008688 <main+0x1064>)
10008544:	2200      	movs	r2, #0
10008546:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008548:	4b51      	ldr	r3, [pc, #324]	; (10008690 <main+0x106c>)
1000854a:	781b      	ldrb	r3, [r3, #0]
1000854c:	1c1c      	adds	r4, r3, #0
1000854e:	4a51      	ldr	r2, [pc, #324]	; (10008694 <main+0x1070>)
10008550:	4b4d      	ldr	r3, [pc, #308]	; (10008688 <main+0x1064>)
10008552:	1c10      	adds	r0, r2, #0
10008554:	1c19      	adds	r1, r3, #0
10008556:	1c22      	adds	r2, r4, #0
10008558:	f7fb fb7c 	bl	10003c54 <UART_Transmit>
												}
											break;
1000855c:	f000 ff28 	bl	100093b0 <main+0x1d8c>

				case command_neuNodeIdWriteResi:
											if (command_nr == 0x47 && Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
10008560:	4b48      	ldr	r3, [pc, #288]	; (10008684 <main+0x1060>)
10008562:	881b      	ldrh	r3, [r3, #0]
10008564:	2b47      	cmp	r3, #71	; 0x47
10008566:	d000      	beq.n	1000856a <main+0xf46>
10008568:	e0aa      	b.n	100086c0 <main+0x109c>
1000856a:	4b50      	ldr	r3, [pc, #320]	; (100086ac <main+0x1088>)
1000856c:	881b      	ldrh	r3, [r3, #0]
1000856e:	1c19      	adds	r1, r3, #0
10008570:	4b49      	ldr	r3, [pc, #292]	; (10008698 <main+0x1074>)
10008572:	785b      	ldrb	r3, [r3, #1]
10008574:	021b      	lsls	r3, r3, #8
10008576:	4a48      	ldr	r2, [pc, #288]	; (10008698 <main+0x1074>)
10008578:	7892      	ldrb	r2, [r2, #2]
1000857a:	189b      	adds	r3, r3, r2
1000857c:	4299      	cmp	r1, r3
1000857e:	d000      	beq.n	10008582 <main+0xf5e>
10008580:	e09e      	b.n	100086c0 <main+0x109c>
10008582:	4b42      	ldr	r3, [pc, #264]	; (1000868c <main+0x1068>)
10008584:	881b      	ldrh	r3, [r3, #0]
10008586:	1c19      	adds	r1, r3, #0
10008588:	4b43      	ldr	r3, [pc, #268]	; (10008698 <main+0x1074>)
1000858a:	78db      	ldrb	r3, [r3, #3]
1000858c:	021b      	lsls	r3, r3, #8
1000858e:	4a42      	ldr	r2, [pc, #264]	; (10008698 <main+0x1074>)
10008590:	7912      	ldrb	r2, [r2, #4]
10008592:	189b      	adds	r3, r3, r2
10008594:	4299      	cmp	r1, r3
10008596:	d000      	beq.n	1000859a <main+0xf76>
10008598:	e092      	b.n	100086c0 <main+0x109c>
												{
												tester = readNodeIdEEprom();
1000859a:	f7f9 fac1 	bl	10001b20 <readNodeIdEEprom>
1000859e:	1c03      	adds	r3, r0, #0
100085a0:	1c1a      	adds	r2, r3, #0
100085a2:	4b40      	ldr	r3, [pc, #256]	; (100086a4 <main+0x1080>)
100085a4:	601a      	str	r2, [r3, #0]
												  if (tester == 0x03)
100085a6:	4b3f      	ldr	r3, [pc, #252]	; (100086a4 <main+0x1080>)
100085a8:	681b      	ldr	r3, [r3, #0]
100085aa:	2b03      	cmp	r3, #3
100085ac:	d14b      	bne.n	10008646 <main+0x1022>
											      {
												  ReadBuffer2[0]= 	node_id; //highbyte
100085ae:	4b33      	ldr	r3, [pc, #204]	; (1000867c <main+0x1058>)
100085b0:	781a      	ldrb	r2, [r3, #0]
100085b2:	4b3f      	ldr	r3, [pc, #252]	; (100086b0 <main+0x108c>)
100085b4:	701a      	strb	r2, [r3, #0]
												  ReadBuffer2[1]= 	node_id_neu; //lowbyte
100085b6:	4b32      	ldr	r3, [pc, #200]	; (10008680 <main+0x105c>)
100085b8:	781a      	ldrb	r2, [r3, #0]
100085ba:	4b3d      	ldr	r3, [pc, #244]	; (100086b0 <main+0x108c>)
100085bc:	705a      	strb	r2, [r3, #1]
												  tester2 = writeNodeid_B2_EEprom();
100085be:	f7f9 fb5d 	bl	10001c7c <writeNodeid_B2_EEprom>
100085c2:	1c03      	adds	r3, r0, #0
100085c4:	b29a      	uxth	r2, r3
100085c6:	4b3d      	ldr	r3, [pc, #244]	; (100086bc <main+0x1098>)
100085c8:	801a      	strh	r2, [r3, #0]
												    if( tester2  == 0x03 )
100085ca:	4b3c      	ldr	r3, [pc, #240]	; (100086bc <main+0x1098>)
100085cc:	881b      	ldrh	r3, [r3, #0]
100085ce:	2b03      	cmp	r3, #3
100085d0:	d11c      	bne.n	1000860c <main+0xfe8>
											        {
														new_data_HalloBack();
100085d2:	f7f9 f86f 	bl	100016b4 <new_data_HalloBack>
														 new_data[6]='i';
100085d6:	4b2c      	ldr	r3, [pc, #176]	; (10008688 <main+0x1064>)
100085d8:	2269      	movs	r2, #105	; 0x69
100085da:	719a      	strb	r2, [r3, #6]
														 new_data[7]='n';
100085dc:	4b2a      	ldr	r3, [pc, #168]	; (10008688 <main+0x1064>)
100085de:	226e      	movs	r2, #110	; 0x6e
100085e0:	71da      	strb	r2, [r3, #7]
														 new_data[8]=tester;
100085e2:	4b30      	ldr	r3, [pc, #192]	; (100086a4 <main+0x1080>)
100085e4:	681b      	ldr	r3, [r3, #0]
100085e6:	b2da      	uxtb	r2, r3
100085e8:	4b27      	ldr	r3, [pc, #156]	; (10008688 <main+0x1064>)
100085ea:	721a      	strb	r2, [r3, #8]
														 new_data[9]=tester2;
100085ec:	4b33      	ldr	r3, [pc, #204]	; (100086bc <main+0x1098>)
100085ee:	881b      	ldrh	r3, [r3, #0]
100085f0:	b2da      	uxtb	r2, r3
100085f2:	4b25      	ldr	r3, [pc, #148]	; (10008688 <main+0x1064>)
100085f4:	725a      	strb	r2, [r3, #9]
														UART_Transmit(&UART_1, new_data,transmit_buf_size);
100085f6:	4b26      	ldr	r3, [pc, #152]	; (10008690 <main+0x106c>)
100085f8:	781b      	ldrb	r3, [r3, #0]
100085fa:	1c1c      	adds	r4, r3, #0
100085fc:	4a25      	ldr	r2, [pc, #148]	; (10008694 <main+0x1070>)
100085fe:	4b22      	ldr	r3, [pc, #136]	; (10008688 <main+0x1064>)
10008600:	1c10      	adds	r0, r2, #0
10008602:	1c19      	adds	r1, r3, #0
10008604:	1c22      	adds	r2, r4, #0
10008606:	f7fb fb25 	bl	10003c54 <UART_Transmit>

				case command_neuNodeIdWriteResi:
											if (command_nr == 0x47 && Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
												{
												tester = readNodeIdEEprom();
												  if (tester == 0x03)
1000860a:	e075      	b.n	100086f8 <main+0x10d4>
														 new_data[9]=tester2;
														UART_Transmit(&UART_1, new_data,transmit_buf_size);
											        }
												    else
												    {
													new_data_HalloBack();
1000860c:	f7f9 f852 	bl	100016b4 <new_data_HalloBack>
														 new_data[6]='e';
10008610:	4b1d      	ldr	r3, [pc, #116]	; (10008688 <main+0x1064>)
10008612:	2265      	movs	r2, #101	; 0x65
10008614:	719a      	strb	r2, [r3, #6]
														 new_data[7]=7;
10008616:	4b1c      	ldr	r3, [pc, #112]	; (10008688 <main+0x1064>)
10008618:	2207      	movs	r2, #7
1000861a:	71da      	strb	r2, [r3, #7]
														 new_data[8]=tester;
1000861c:	4b21      	ldr	r3, [pc, #132]	; (100086a4 <main+0x1080>)
1000861e:	681b      	ldr	r3, [r3, #0]
10008620:	b2da      	uxtb	r2, r3
10008622:	4b19      	ldr	r3, [pc, #100]	; (10008688 <main+0x1064>)
10008624:	721a      	strb	r2, [r3, #8]
														 new_data[9]=tester2;
10008626:	4b25      	ldr	r3, [pc, #148]	; (100086bc <main+0x1098>)
10008628:	881b      	ldrh	r3, [r3, #0]
1000862a:	b2da      	uxtb	r2, r3
1000862c:	4b16      	ldr	r3, [pc, #88]	; (10008688 <main+0x1064>)
1000862e:	725a      	strb	r2, [r3, #9]
														UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008630:	4b17      	ldr	r3, [pc, #92]	; (10008690 <main+0x106c>)
10008632:	781b      	ldrb	r3, [r3, #0]
10008634:	1c1c      	adds	r4, r3, #0
10008636:	4a17      	ldr	r2, [pc, #92]	; (10008694 <main+0x1070>)
10008638:	4b13      	ldr	r3, [pc, #76]	; (10008688 <main+0x1064>)
1000863a:	1c10      	adds	r0, r2, #0
1000863c:	1c19      	adds	r1, r3, #0
1000863e:	1c22      	adds	r2, r4, #0
10008640:	f7fb fb08 	bl	10003c54 <UART_Transmit>

				case command_neuNodeIdWriteResi:
											if (command_nr == 0x47 && Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
												{
												tester = readNodeIdEEprom();
												  if (tester == 0x03)
10008644:	e058      	b.n	100086f8 <main+0x10d4>
														UART_Transmit(&UART_1, new_data,transmit_buf_size);
												    }
											      }
												    else
												  {
												  new_data_HalloBack();
10008646:	f7f9 f835 	bl	100016b4 <new_data_HalloBack>
												  new_data[6]='e';
1000864a:	4b0f      	ldr	r3, [pc, #60]	; (10008688 <main+0x1064>)
1000864c:	2265      	movs	r2, #101	; 0x65
1000864e:	719a      	strb	r2, [r3, #6]
												  new_data[7]=8;
10008650:	4b0d      	ldr	r3, [pc, #52]	; (10008688 <main+0x1064>)
10008652:	2208      	movs	r2, #8
10008654:	71da      	strb	r2, [r3, #7]
												  new_data[8]=tester;
10008656:	4b13      	ldr	r3, [pc, #76]	; (100086a4 <main+0x1080>)
10008658:	681b      	ldr	r3, [r3, #0]
1000865a:	b2da      	uxtb	r2, r3
1000865c:	4b0a      	ldr	r3, [pc, #40]	; (10008688 <main+0x1064>)
1000865e:	721a      	strb	r2, [r3, #8]
												  new_data[9]=0;
10008660:	4b09      	ldr	r3, [pc, #36]	; (10008688 <main+0x1064>)
10008662:	2200      	movs	r2, #0
10008664:	725a      	strb	r2, [r3, #9]
												  UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008666:	4b0a      	ldr	r3, [pc, #40]	; (10008690 <main+0x106c>)
10008668:	781b      	ldrb	r3, [r3, #0]
1000866a:	1c1c      	adds	r4, r3, #0
1000866c:	4a09      	ldr	r2, [pc, #36]	; (10008694 <main+0x1070>)
1000866e:	4b06      	ldr	r3, [pc, #24]	; (10008688 <main+0x1064>)
10008670:	1c10      	adds	r0, r2, #0
10008672:	1c19      	adds	r1, r3, #0
10008674:	1c22      	adds	r2, r4, #0
10008676:	f7fb faed 	bl	10003c54 <UART_Transmit>

				case command_neuNodeIdWriteResi:
											if (command_nr == 0x47 && Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
												{
												tester = readNodeIdEEprom();
												  if (tester == 0x03)
1000867a:	e03d      	b.n	100086f8 <main+0x10d4>
1000867c:	20000836 	.word	0x20000836
10008680:	200007ca 	.word	0x200007ca
10008684:	20000c2e 	.word	0x20000c2e
10008688:	20000804 	.word	0x20000804
1000868c:	200008a8 	.word	0x200008a8
10008690:	20000550 	.word	0x20000550
10008694:	20000560 	.word	0x20000560
10008698:	20000824 	.word	0x20000824
1000869c:	20000816 	.word	0x20000816
100086a0:	20000904 	.word	0x20000904
100086a4:	20000c28 	.word	0x20000c28
100086a8:	20000890 	.word	0x20000890
100086ac:	20000830 	.word	0x20000830
100086b0:	20000848 	.word	0x20000848
100086b4:	20000844 	.word	0x20000844
100086b8:	20000860 	.word	0x20000860
100086bc:	20000c34 	.word	0x20000c34
												  UART_Transmit(&UART_1, new_data,transmit_buf_size);
												  }
												}
										        else
										        {
										         new_data_HalloBack();
100086c0:	f7f8 fff8 	bl	100016b4 <new_data_HalloBack>
										         new_data[6]='e';
100086c4:	4bc5      	ldr	r3, [pc, #788]	; (100089dc <main+0x13b8>)
100086c6:	2265      	movs	r2, #101	; 0x65
100086c8:	719a      	strb	r2, [r3, #6]
										         new_data[7]=9;
100086ca:	4bc4      	ldr	r3, [pc, #784]	; (100089dc <main+0x13b8>)
100086cc:	2209      	movs	r2, #9
100086ce:	71da      	strb	r2, [r3, #7]
										         new_data[8]=command_nr;
100086d0:	4bc3      	ldr	r3, [pc, #780]	; (100089e0 <main+0x13bc>)
100086d2:	881b      	ldrh	r3, [r3, #0]
100086d4:	b2da      	uxtb	r2, r3
100086d6:	4bc1      	ldr	r3, [pc, #772]	; (100089dc <main+0x13b8>)
100086d8:	721a      	strb	r2, [r3, #8]
										         new_data[9]=0;
100086da:	4bc0      	ldr	r3, [pc, #768]	; (100089dc <main+0x13b8>)
100086dc:	2200      	movs	r2, #0
100086de:	725a      	strb	r2, [r3, #9]
										         UART_Transmit(&UART_1, new_data,transmit_buf_size);
100086e0:	4bc0      	ldr	r3, [pc, #768]	; (100089e4 <main+0x13c0>)
100086e2:	781b      	ldrb	r3, [r3, #0]
100086e4:	1c1c      	adds	r4, r3, #0
100086e6:	4ac0      	ldr	r2, [pc, #768]	; (100089e8 <main+0x13c4>)
100086e8:	4bbc      	ldr	r3, [pc, #752]	; (100089dc <main+0x13b8>)
100086ea:	1c10      	adds	r0, r2, #0
100086ec:	1c19      	adds	r1, r3, #0
100086ee:	1c22      	adds	r2, r4, #0
100086f0:	f7fb fab0 	bl	10003c54 <UART_Transmit>
										         }

											break;
100086f4:	f000 fe5c 	bl	100093b0 <main+0x1d8c>
100086f8:	f000 fe5a 	bl	100093b0 <main+0x1d8c>

				case command_neuSerNrWriteResi:
											if (command_nr == 0x66 && Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
100086fc:	4bb8      	ldr	r3, [pc, #736]	; (100089e0 <main+0x13bc>)
100086fe:	881b      	ldrh	r3, [r3, #0]
10008700:	2b66      	cmp	r3, #102	; 0x66
10008702:	d000      	beq.n	10008706 <main+0x10e2>
10008704:	e07a      	b.n	100087fc <main+0x11d8>
10008706:	4bb9      	ldr	r3, [pc, #740]	; (100089ec <main+0x13c8>)
10008708:	881b      	ldrh	r3, [r3, #0]
1000870a:	1c19      	adds	r1, r3, #0
1000870c:	4bb8      	ldr	r3, [pc, #736]	; (100089f0 <main+0x13cc>)
1000870e:	785b      	ldrb	r3, [r3, #1]
10008710:	021b      	lsls	r3, r3, #8
10008712:	4ab7      	ldr	r2, [pc, #732]	; (100089f0 <main+0x13cc>)
10008714:	7892      	ldrb	r2, [r2, #2]
10008716:	189b      	adds	r3, r3, r2
10008718:	4299      	cmp	r1, r3
1000871a:	d16f      	bne.n	100087fc <main+0x11d8>
1000871c:	4bb5      	ldr	r3, [pc, #724]	; (100089f4 <main+0x13d0>)
1000871e:	881b      	ldrh	r3, [r3, #0]
10008720:	1c19      	adds	r1, r3, #0
10008722:	4bb3      	ldr	r3, [pc, #716]	; (100089f0 <main+0x13cc>)
10008724:	78db      	ldrb	r3, [r3, #3]
10008726:	021b      	lsls	r3, r3, #8
10008728:	4ab1      	ldr	r2, [pc, #708]	; (100089f0 <main+0x13cc>)
1000872a:	7912      	ldrb	r2, [r2, #4]
1000872c:	189b      	adds	r3, r3, r2
1000872e:	4299      	cmp	r1, r3
10008730:	d164      	bne.n	100087fc <main+0x11d8>
											{
												tester2=0xff;
10008732:	4bb1      	ldr	r3, [pc, #708]	; (100089f8 <main+0x13d4>)
10008734:	22ff      	movs	r2, #255	; 0xff
10008736:	801a      	strh	r2, [r3, #0]
												tester = readSerNrEEprom();
10008738:	f7f9 f9ca 	bl	10001ad0 <readSerNrEEprom>
1000873c:	1c03      	adds	r3, r0, #0
1000873e:	1c1a      	adds	r2, r3, #0
10008740:	4bae      	ldr	r3, [pc, #696]	; (100089fc <main+0x13d8>)
10008742:	601a      	str	r2, [r3, #0]
											    if( tester  == 0x03 )
10008744:	4bad      	ldr	r3, [pc, #692]	; (100089fc <main+0x13d8>)
10008746:	681b      	ldr	r3, [r3, #0]
10008748:	2b03      	cmp	r3, #3
1000874a:	d13a      	bne.n	100087c2 <main+0x119e>

											    {
												 ReadBuffer1[0]= 	Ser_NrH  / 0x100; //highbyte
1000874c:	4ba7      	ldr	r3, [pc, #668]	; (100089ec <main+0x13c8>)
1000874e:	881b      	ldrh	r3, [r3, #0]
10008750:	0a1b      	lsrs	r3, r3, #8
10008752:	b29b      	uxth	r3, r3
10008754:	b2da      	uxtb	r2, r3
10008756:	4baa      	ldr	r3, [pc, #680]	; (10008a00 <main+0x13dc>)
10008758:	701a      	strb	r2, [r3, #0]
												 ReadBuffer1[1]= 	Ser_NrH  & 0xff; //lowbyte
1000875a:	4ba4      	ldr	r3, [pc, #656]	; (100089ec <main+0x13c8>)
1000875c:	881b      	ldrh	r3, [r3, #0]
1000875e:	b2da      	uxtb	r2, r3
10008760:	4ba7      	ldr	r3, [pc, #668]	; (10008a00 <main+0x13dc>)
10008762:	705a      	strb	r2, [r3, #1]
												 ReadBuffer1[2]= 	Ser_NrL  / 0x100; //highbyte
10008764:	4ba3      	ldr	r3, [pc, #652]	; (100089f4 <main+0x13d0>)
10008766:	881b      	ldrh	r3, [r3, #0]
10008768:	0a1b      	lsrs	r3, r3, #8
1000876a:	b29b      	uxth	r3, r3
1000876c:	b2da      	uxtb	r2, r3
1000876e:	4ba4      	ldr	r3, [pc, #656]	; (10008a00 <main+0x13dc>)
10008770:	709a      	strb	r2, [r3, #2]
												 ReadBuffer1[3]= 	Ser_NrL  & 0xff; //lowbyte
10008772:	4ba0      	ldr	r3, [pc, #640]	; (100089f4 <main+0x13d0>)
10008774:	881b      	ldrh	r3, [r3, #0]
10008776:	b2da      	uxtb	r2, r3
10008778:	4ba1      	ldr	r3, [pc, #644]	; (10008a00 <main+0x13dc>)
1000877a:	70da      	strb	r2, [r3, #3]
												 tester2 = writeSernr_B1_EEprom() ;
1000877c:	f7f9 fa48 	bl	10001c10 <writeSernr_B1_EEprom>
10008780:	1c03      	adds	r3, r0, #0
10008782:	b29a      	uxth	r2, r3
10008784:	4b9c      	ldr	r3, [pc, #624]	; (100089f8 <main+0x13d4>)
10008786:	801a      	strh	r2, [r3, #0]
												new_data_HalloBack();
10008788:	f7f8 ff94 	bl	100016b4 <new_data_HalloBack>
												new_data[6]='i';
1000878c:	4b93      	ldr	r3, [pc, #588]	; (100089dc <main+0x13b8>)
1000878e:	2269      	movs	r2, #105	; 0x69
10008790:	719a      	strb	r2, [r3, #6]
												new_data[7]='n';
10008792:	4b92      	ldr	r3, [pc, #584]	; (100089dc <main+0x13b8>)
10008794:	226e      	movs	r2, #110	; 0x6e
10008796:	71da      	strb	r2, [r3, #7]
												new_data[8]=tester;
10008798:	4b98      	ldr	r3, [pc, #608]	; (100089fc <main+0x13d8>)
1000879a:	681b      	ldr	r3, [r3, #0]
1000879c:	b2da      	uxtb	r2, r3
1000879e:	4b8f      	ldr	r3, [pc, #572]	; (100089dc <main+0x13b8>)
100087a0:	721a      	strb	r2, [r3, #8]
												new_data[9]=tester2;
100087a2:	4b95      	ldr	r3, [pc, #596]	; (100089f8 <main+0x13d4>)
100087a4:	881b      	ldrh	r3, [r3, #0]
100087a6:	b2da      	uxtb	r2, r3
100087a8:	4b8c      	ldr	r3, [pc, #560]	; (100089dc <main+0x13b8>)
100087aa:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
100087ac:	4b8d      	ldr	r3, [pc, #564]	; (100089e4 <main+0x13c0>)
100087ae:	781b      	ldrb	r3, [r3, #0]
100087b0:	1c1c      	adds	r4, r3, #0
100087b2:	4a8d      	ldr	r2, [pc, #564]	; (100089e8 <main+0x13c4>)
100087b4:	4b89      	ldr	r3, [pc, #548]	; (100089dc <main+0x13b8>)
100087b6:	1c10      	adds	r0, r2, #0
100087b8:	1c19      	adds	r1, r3, #0
100087ba:	1c22      	adds	r2, r4, #0
100087bc:	f7fb fa4a 	bl	10003c54 <UART_Transmit>
				case command_neuSerNrWriteResi:
											if (command_nr == 0x66 && Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
											{
												tester2=0xff;
												tester = readSerNrEEprom();
											    if( tester  == 0x03 )
100087c0:	e03a      	b.n	10008838 <main+0x1214>
												new_data[8]=tester;
												new_data[9]=tester2;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
											    }
											    else {
												new_data_HalloBack();
100087c2:	f7f8 ff77 	bl	100016b4 <new_data_HalloBack>
												 new_data[6]='e';
100087c6:	4b85      	ldr	r3, [pc, #532]	; (100089dc <main+0x13b8>)
100087c8:	2265      	movs	r2, #101	; 0x65
100087ca:	719a      	strb	r2, [r3, #6]
												 new_data[7]=17;
100087cc:	4b83      	ldr	r3, [pc, #524]	; (100089dc <main+0x13b8>)
100087ce:	2211      	movs	r2, #17
100087d0:	71da      	strb	r2, [r3, #7]
												 new_data[8]=tester;
100087d2:	4b8a      	ldr	r3, [pc, #552]	; (100089fc <main+0x13d8>)
100087d4:	681b      	ldr	r3, [r3, #0]
100087d6:	b2da      	uxtb	r2, r3
100087d8:	4b80      	ldr	r3, [pc, #512]	; (100089dc <main+0x13b8>)
100087da:	721a      	strb	r2, [r3, #8]
												 new_data[9]=tester2;
100087dc:	4b86      	ldr	r3, [pc, #536]	; (100089f8 <main+0x13d4>)
100087de:	881b      	ldrh	r3, [r3, #0]
100087e0:	b2da      	uxtb	r2, r3
100087e2:	4b7e      	ldr	r3, [pc, #504]	; (100089dc <main+0x13b8>)
100087e4:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
100087e6:	4b7f      	ldr	r3, [pc, #508]	; (100089e4 <main+0x13c0>)
100087e8:	781b      	ldrb	r3, [r3, #0]
100087ea:	1c1c      	adds	r4, r3, #0
100087ec:	4a7e      	ldr	r2, [pc, #504]	; (100089e8 <main+0x13c4>)
100087ee:	4b7b      	ldr	r3, [pc, #492]	; (100089dc <main+0x13b8>)
100087f0:	1c10      	adds	r0, r2, #0
100087f2:	1c19      	adds	r1, r3, #0
100087f4:	1c22      	adds	r2, r4, #0
100087f6:	f7fb fa2d 	bl	10003c54 <UART_Transmit>
				case command_neuSerNrWriteResi:
											if (command_nr == 0x66 && Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
											{
												tester2=0xff;
												tester = readSerNrEEprom();
											    if( tester  == 0x03 )
100087fa:	e01d      	b.n	10008838 <main+0x1214>
												 new_data[9]=tester2;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
											    }
											}
											 else {
											new_data_HalloBack();
100087fc:	f7f8 ff5a 	bl	100016b4 <new_data_HalloBack>
											new_data[6]='e';
10008800:	4b76      	ldr	r3, [pc, #472]	; (100089dc <main+0x13b8>)
10008802:	2265      	movs	r2, #101	; 0x65
10008804:	719a      	strb	r2, [r3, #6]
											new_data[7]=18;
10008806:	4b75      	ldr	r3, [pc, #468]	; (100089dc <main+0x13b8>)
10008808:	2212      	movs	r2, #18
1000880a:	71da      	strb	r2, [r3, #7]
											new_data[8]=tester;
1000880c:	4b7b      	ldr	r3, [pc, #492]	; (100089fc <main+0x13d8>)
1000880e:	681b      	ldr	r3, [r3, #0]
10008810:	b2da      	uxtb	r2, r3
10008812:	4b72      	ldr	r3, [pc, #456]	; (100089dc <main+0x13b8>)
10008814:	721a      	strb	r2, [r3, #8]
											new_data[9]=tester2;
10008816:	4b78      	ldr	r3, [pc, #480]	; (100089f8 <main+0x13d4>)
10008818:	881b      	ldrh	r3, [r3, #0]
1000881a:	b2da      	uxtb	r2, r3
1000881c:	4b6f      	ldr	r3, [pc, #444]	; (100089dc <main+0x13b8>)
1000881e:	725a      	strb	r2, [r3, #9]
											UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008820:	4b70      	ldr	r3, [pc, #448]	; (100089e4 <main+0x13c0>)
10008822:	781b      	ldrb	r3, [r3, #0]
10008824:	1c1c      	adds	r4, r3, #0
10008826:	4a70      	ldr	r2, [pc, #448]	; (100089e8 <main+0x13c4>)
10008828:	4b6c      	ldr	r3, [pc, #432]	; (100089dc <main+0x13b8>)
1000882a:	1c10      	adds	r0, r2, #0
1000882c:	1c19      	adds	r1, r3, #0
1000882e:	1c22      	adds	r2, r4, #0
10008830:	f7fb fa10 	bl	10003c54 <UART_Transmit>
											 }
											break;
10008834:	f000 fdbc 	bl	100093b0 <main+0x1d8c>
10008838:	f000 fdba 	bl	100093b0 <main+0x1d8c>
				case command_neuakt_lightWriteResi:
												if (Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
1000883c:	4b6b      	ldr	r3, [pc, #428]	; (100089ec <main+0x13c8>)
1000883e:	881b      	ldrh	r3, [r3, #0]
10008840:	1c19      	adds	r1, r3, #0
10008842:	4b6b      	ldr	r3, [pc, #428]	; (100089f0 <main+0x13cc>)
10008844:	785b      	ldrb	r3, [r3, #1]
10008846:	021b      	lsls	r3, r3, #8
10008848:	4a69      	ldr	r2, [pc, #420]	; (100089f0 <main+0x13cc>)
1000884a:	7892      	ldrb	r2, [r2, #2]
1000884c:	189b      	adds	r3, r3, r2
1000884e:	4299      	cmp	r1, r3
10008850:	d000      	beq.n	10008854 <main+0x1230>
10008852:	e0a5      	b.n	100089a0 <main+0x137c>
10008854:	4b67      	ldr	r3, [pc, #412]	; (100089f4 <main+0x13d0>)
10008856:	881b      	ldrh	r3, [r3, #0]
10008858:	1c19      	adds	r1, r3, #0
1000885a:	4b65      	ldr	r3, [pc, #404]	; (100089f0 <main+0x13cc>)
1000885c:	78db      	ldrb	r3, [r3, #3]
1000885e:	021b      	lsls	r3, r3, #8
10008860:	4a63      	ldr	r2, [pc, #396]	; (100089f0 <main+0x13cc>)
10008862:	7912      	ldrb	r2, [r2, #4]
10008864:	189b      	adds	r3, r3, r2
10008866:	4299      	cmp	r1, r3
10008868:	d000      	beq.n	1000886c <main+0x1248>
1000886a:	e099      	b.n	100089a0 <main+0x137c>
												{
													    ReadBuffer2[0]=Dimm_Gamma;
1000886c:	4b65      	ldr	r3, [pc, #404]	; (10008a04 <main+0x13e0>)
1000886e:	781a      	ldrb	r2, [r3, #0]
10008870:	4b65      	ldr	r3, [pc, #404]	; (10008a08 <main+0x13e4>)
10008872:	701a      	strb	r2, [r3, #0]
													    ReadBuffer2[1]=Dimm_Stufen;
10008874:	4b65      	ldr	r3, [pc, #404]	; (10008a0c <main+0x13e8>)
10008876:	781a      	ldrb	r2, [r3, #0]
10008878:	4b63      	ldr	r3, [pc, #396]	; (10008a08 <main+0x13e4>)
1000887a:	705a      	strb	r2, [r3, #1]
													    ReadBuffer2[2] = Dimm_StufenGR;
1000887c:	4b64      	ldr	r3, [pc, #400]	; (10008a10 <main+0x13ec>)
1000887e:	781a      	ldrb	r2, [r3, #0]
10008880:	4b61      	ldr	r3, [pc, #388]	; (10008a08 <main+0x13e4>)
10008882:	709a      	strb	r2, [r3, #2]
													    ReadBuffer2[3] = Dimm_Valu;
10008884:	4b63      	ldr	r3, [pc, #396]	; (10008a14 <main+0x13f0>)
10008886:	781a      	ldrb	r2, [r3, #0]
10008888:	4b5f      	ldr	r3, [pc, #380]	; (10008a08 <main+0x13e4>)
1000888a:	70da      	strb	r2, [r3, #3]
													    ReadBuffer2[4] = Smooth_Value / 0x100;
1000888c:	4b62      	ldr	r3, [pc, #392]	; (10008a18 <main+0x13f4>)
1000888e:	881b      	ldrh	r3, [r3, #0]
10008890:	0a1b      	lsrs	r3, r3, #8
10008892:	b29b      	uxth	r3, r3
10008894:	b2da      	uxtb	r2, r3
10008896:	4b5c      	ldr	r3, [pc, #368]	; (10008a08 <main+0x13e4>)
10008898:	711a      	strb	r2, [r3, #4]
													    ReadBuffer2[5] = Smooth_Value & 0xff;
1000889a:	4b5f      	ldr	r3, [pc, #380]	; (10008a18 <main+0x13f4>)
1000889c:	881b      	ldrh	r3, [r3, #0]
1000889e:	b2da      	uxtb	r2, r3
100088a0:	4b59      	ldr	r3, [pc, #356]	; (10008a08 <main+0x13e4>)
100088a2:	715a      	strb	r2, [r3, #5]
													    ReadBuffer2[6] = linearwalk_gen /0x100;
100088a4:	4b5d      	ldr	r3, [pc, #372]	; (10008a1c <main+0x13f8>)
100088a6:	881b      	ldrh	r3, [r3, #0]
100088a8:	0a1b      	lsrs	r3, r3, #8
100088aa:	b29b      	uxth	r3, r3
100088ac:	b2da      	uxtb	r2, r3
100088ae:	4b56      	ldr	r3, [pc, #344]	; (10008a08 <main+0x13e4>)
100088b0:	719a      	strb	r2, [r3, #6]
													    ReadBuffer2[7] = linearwalk_gen & 0xff;
100088b2:	4b5a      	ldr	r3, [pc, #360]	; (10008a1c <main+0x13f8>)
100088b4:	881b      	ldrh	r3, [r3, #0]
100088b6:	b2da      	uxtb	r2, r3
100088b8:	4b53      	ldr	r3, [pc, #332]	; (10008a08 <main+0x13e4>)
100088ba:	71da      	strb	r2, [r3, #7]
													    ReadBuffer2[8] = Farbe_wwcw_Quot_gen / 0x100;
100088bc:	4b58      	ldr	r3, [pc, #352]	; (10008a20 <main+0x13fc>)
100088be:	881b      	ldrh	r3, [r3, #0]
100088c0:	0a1b      	lsrs	r3, r3, #8
100088c2:	b29b      	uxth	r3, r3
100088c4:	b2da      	uxtb	r2, r3
100088c6:	4b50      	ldr	r3, [pc, #320]	; (10008a08 <main+0x13e4>)
100088c8:	721a      	strb	r2, [r3, #8]
													    ReadBuffer2[9] = Farbe_wwcw_Quot_gen & 0xff;
100088ca:	4b55      	ldr	r3, [pc, #340]	; (10008a20 <main+0x13fc>)
100088cc:	881b      	ldrh	r3, [r3, #0]
100088ce:	b2da      	uxtb	r2, r3
100088d0:	4b4d      	ldr	r3, [pc, #308]	; (10008a08 <main+0x13e4>)
100088d2:	725a      	strb	r2, [r3, #9]
													    ReadBuffer2[10] = Reserve_1 /0x100;
100088d4:	4b53      	ldr	r3, [pc, #332]	; (10008a24 <main+0x1400>)
100088d6:	881b      	ldrh	r3, [r3, #0]
100088d8:	0a1b      	lsrs	r3, r3, #8
100088da:	b29b      	uxth	r3, r3
100088dc:	b2da      	uxtb	r2, r3
100088de:	4b4a      	ldr	r3, [pc, #296]	; (10008a08 <main+0x13e4>)
100088e0:	729a      	strb	r2, [r3, #10]
													    ReadBuffer2[11] = Reserve_1 & 0xff;
100088e2:	4b50      	ldr	r3, [pc, #320]	; (10008a24 <main+0x1400>)
100088e4:	881b      	ldrh	r3, [r3, #0]
100088e6:	b2da      	uxtb	r2, r3
100088e8:	4b47      	ldr	r3, [pc, #284]	; (10008a08 <main+0x13e4>)
100088ea:	72da      	strb	r2, [r3, #11]
													    ReadBuffer2[12] = Dimm_Max_WW /0x100;
100088ec:	4b4e      	ldr	r3, [pc, #312]	; (10008a28 <main+0x1404>)
100088ee:	881b      	ldrh	r3, [r3, #0]
100088f0:	0a1b      	lsrs	r3, r3, #8
100088f2:	b29b      	uxth	r3, r3
100088f4:	b2da      	uxtb	r2, r3
100088f6:	4b44      	ldr	r3, [pc, #272]	; (10008a08 <main+0x13e4>)
100088f8:	731a      	strb	r2, [r3, #12]
													    ReadBuffer2[13] = Dimm_Max_WW & 0xff;
100088fa:	4b4b      	ldr	r3, [pc, #300]	; (10008a28 <main+0x1404>)
100088fc:	881b      	ldrh	r3, [r3, #0]
100088fe:	b2da      	uxtb	r2, r3
10008900:	4b41      	ldr	r3, [pc, #260]	; (10008a08 <main+0x13e4>)
10008902:	735a      	strb	r2, [r3, #13]
													    ReadBuffer2[14] = Dimm_Max_CW /0x100;
10008904:	4b49      	ldr	r3, [pc, #292]	; (10008a2c <main+0x1408>)
10008906:	881b      	ldrh	r3, [r3, #0]
10008908:	0a1b      	lsrs	r3, r3, #8
1000890a:	b29b      	uxth	r3, r3
1000890c:	b2da      	uxtb	r2, r3
1000890e:	4b3e      	ldr	r3, [pc, #248]	; (10008a08 <main+0x13e4>)
10008910:	739a      	strb	r2, [r3, #14]
													    ReadBuffer2[15] = Dimm_Max_CW & 0xff;
10008912:	4b46      	ldr	r3, [pc, #280]	; (10008a2c <main+0x1408>)
10008914:	881b      	ldrh	r3, [r3, #0]
10008916:	b2da      	uxtb	r2, r3
10008918:	4b3b      	ldr	r3, [pc, #236]	; (10008a08 <main+0x13e4>)
1000891a:	73da      	strb	r2, [r3, #15]

												   if (resultB2 > min_EEP_Voltage_Uin)
1000891c:	4b44      	ldr	r3, [pc, #272]	; (10008a30 <main+0x140c>)
1000891e:	881a      	ldrh	r2, [r3, #0]
10008920:	23ba      	movs	r3, #186	; 0xba
10008922:	011b      	lsls	r3, r3, #4
10008924:	429a      	cmp	r2, r3
10008926:	d920      	bls.n	1000896a <main+0x1346>
												   {
											        tester2 = writeakt_light_data_B4_EEprom();
10008928:	f7f9 fa14 	bl	10001d54 <writeakt_light_data_B4_EEprom>
1000892c:	1c03      	adds	r3, r0, #0
1000892e:	b29a      	uxth	r2, r3
10008930:	4b31      	ldr	r3, [pc, #196]	; (100089f8 <main+0x13d4>)
10008932:	801a      	strh	r2, [r3, #0]
													new_data_HalloBack();
10008934:	f7f8 febe 	bl	100016b4 <new_data_HalloBack>
													new_data[6]='i';
10008938:	4b28      	ldr	r3, [pc, #160]	; (100089dc <main+0x13b8>)
1000893a:	2269      	movs	r2, #105	; 0x69
1000893c:	719a      	strb	r2, [r3, #6]
													new_data[7]='n';
1000893e:	4b27      	ldr	r3, [pc, #156]	; (100089dc <main+0x13b8>)
10008940:	226e      	movs	r2, #110	; 0x6e
10008942:	71da      	strb	r2, [r3, #7]
													new_data[8]=0;
10008944:	4b25      	ldr	r3, [pc, #148]	; (100089dc <main+0x13b8>)
10008946:	2200      	movs	r2, #0
10008948:	721a      	strb	r2, [r3, #8]
													new_data[9]=tester2;
1000894a:	4b2b      	ldr	r3, [pc, #172]	; (100089f8 <main+0x13d4>)
1000894c:	881b      	ldrh	r3, [r3, #0]
1000894e:	b2da      	uxtb	r2, r3
10008950:	4b22      	ldr	r3, [pc, #136]	; (100089dc <main+0x13b8>)
10008952:	725a      	strb	r2, [r3, #9]
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008954:	4b23      	ldr	r3, [pc, #140]	; (100089e4 <main+0x13c0>)
10008956:	781b      	ldrb	r3, [r3, #0]
10008958:	1c1c      	adds	r4, r3, #0
1000895a:	4a23      	ldr	r2, [pc, #140]	; (100089e8 <main+0x13c4>)
1000895c:	4b1f      	ldr	r3, [pc, #124]	; (100089dc <main+0x13b8>)
1000895e:	1c10      	adds	r0, r2, #0
10008960:	1c19      	adds	r1, r3, #0
10008962:	1c22      	adds	r2, r4, #0
10008964:	f7fb f976 	bl	10003c54 <UART_Transmit>
													    ReadBuffer2[12] = Dimm_Max_WW /0x100;
													    ReadBuffer2[13] = Dimm_Max_WW & 0xff;
													    ReadBuffer2[14] = Dimm_Max_CW /0x100;
													    ReadBuffer2[15] = Dimm_Max_CW & 0xff;

												   if (resultB2 > min_EEP_Voltage_Uin)
10008968:	e036      	b.n	100089d8 <main+0x13b4>
													new_data[8]=0;
													new_data[9]=tester2;
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
												   }
												    else {
													new_data_HalloBack();
1000896a:	f7f8 fea3 	bl	100016b4 <new_data_HalloBack>
													 new_data[6]='e';
1000896e:	4b1b      	ldr	r3, [pc, #108]	; (100089dc <main+0x13b8>)
10008970:	2265      	movs	r2, #101	; 0x65
10008972:	719a      	strb	r2, [r3, #6]
													 new_data[7]=75;
10008974:	4b19      	ldr	r3, [pc, #100]	; (100089dc <main+0x13b8>)
10008976:	224b      	movs	r2, #75	; 0x4b
10008978:	71da      	strb	r2, [r3, #7]
													 new_data[8]=0;
1000897a:	4b18      	ldr	r3, [pc, #96]	; (100089dc <main+0x13b8>)
1000897c:	2200      	movs	r2, #0
1000897e:	721a      	strb	r2, [r3, #8]
													 new_data[9]=tester2;
10008980:	4b1d      	ldr	r3, [pc, #116]	; (100089f8 <main+0x13d4>)
10008982:	881b      	ldrh	r3, [r3, #0]
10008984:	b2da      	uxtb	r2, r3
10008986:	4b15      	ldr	r3, [pc, #84]	; (100089dc <main+0x13b8>)
10008988:	725a      	strb	r2, [r3, #9]
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000898a:	4b16      	ldr	r3, [pc, #88]	; (100089e4 <main+0x13c0>)
1000898c:	781b      	ldrb	r3, [r3, #0]
1000898e:	1c1c      	adds	r4, r3, #0
10008990:	4a15      	ldr	r2, [pc, #84]	; (100089e8 <main+0x13c4>)
10008992:	4b12      	ldr	r3, [pc, #72]	; (100089dc <main+0x13b8>)
10008994:	1c10      	adds	r0, r2, #0
10008996:	1c19      	adds	r1, r3, #0
10008998:	1c22      	adds	r2, r4, #0
1000899a:	f7fb f95b 	bl	10003c54 <UART_Transmit>
													    ReadBuffer2[12] = Dimm_Max_WW /0x100;
													    ReadBuffer2[13] = Dimm_Max_WW & 0xff;
													    ReadBuffer2[14] = Dimm_Max_CW /0x100;
													    ReadBuffer2[15] = Dimm_Max_CW & 0xff;

												   if (resultB2 > min_EEP_Voltage_Uin)
1000899e:	e01b      	b.n	100089d8 <main+0x13b4>
													 new_data[9]=tester2;
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
												    }
												}
												 else {
												new_data_HalloBack();
100089a0:	f7f8 fe88 	bl	100016b4 <new_data_HalloBack>
												new_data[6]='e';
100089a4:	4b0d      	ldr	r3, [pc, #52]	; (100089dc <main+0x13b8>)
100089a6:	2265      	movs	r2, #101	; 0x65
100089a8:	719a      	strb	r2, [r3, #6]
												new_data[7]=28;
100089aa:	4b0c      	ldr	r3, [pc, #48]	; (100089dc <main+0x13b8>)
100089ac:	221c      	movs	r2, #28
100089ae:	71da      	strb	r2, [r3, #7]
												new_data[8]=0;
100089b0:	4b0a      	ldr	r3, [pc, #40]	; (100089dc <main+0x13b8>)
100089b2:	2200      	movs	r2, #0
100089b4:	721a      	strb	r2, [r3, #8]
												new_data[9]=tester2;
100089b6:	4b10      	ldr	r3, [pc, #64]	; (100089f8 <main+0x13d4>)
100089b8:	881b      	ldrh	r3, [r3, #0]
100089ba:	b2da      	uxtb	r2, r3
100089bc:	4b07      	ldr	r3, [pc, #28]	; (100089dc <main+0x13b8>)
100089be:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
100089c0:	4b08      	ldr	r3, [pc, #32]	; (100089e4 <main+0x13c0>)
100089c2:	781b      	ldrb	r3, [r3, #0]
100089c4:	1c1c      	adds	r4, r3, #0
100089c6:	4a08      	ldr	r2, [pc, #32]	; (100089e8 <main+0x13c4>)
100089c8:	4b04      	ldr	r3, [pc, #16]	; (100089dc <main+0x13b8>)
100089ca:	1c10      	adds	r0, r2, #0
100089cc:	1c19      	adds	r1, r3, #0
100089ce:	1c22      	adds	r2, r4, #0
100089d0:	f7fb f940 	bl	10003c54 <UART_Transmit>
												 }
												break;
100089d4:	f000 fcec 	bl	100093b0 <main+0x1d8c>
100089d8:	f000 fcea 	bl	100093b0 <main+0x1d8c>
100089dc:	20000804 	.word	0x20000804
100089e0:	20000c2e 	.word	0x20000c2e
100089e4:	20000550 	.word	0x20000550
100089e8:	20000560 	.word	0x20000560
100089ec:	20000830 	.word	0x20000830
100089f0:	20000824 	.word	0x20000824
100089f4:	200008a8 	.word	0x200008a8
100089f8:	20000c34 	.word	0x20000c34
100089fc:	20000c28 	.word	0x20000c28
10008a00:	20000890 	.word	0x20000890
10008a04:	20000862 	.word	0x20000862
10008a08:	20000848 	.word	0x20000848
10008a0c:	20000840 	.word	0x20000840
10008a10:	2000088a 	.word	0x2000088a
10008a14:	20000814 	.word	0x20000814
10008a18:	200008aa 	.word	0x200008aa
10008a1c:	2000054a 	.word	0x2000054a
10008a20:	200008a0 	.word	0x200008a0
10008a24:	200008b8 	.word	0x200008b8
10008a28:	20000838 	.word	0x20000838
10008a2c:	2000088c 	.word	0x2000088c
10008a30:	200007fe 	.word	0x200007fe
				case command_neuofflightWriteResi:
												if (Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
10008a34:	4bd2      	ldr	r3, [pc, #840]	; (10008d80 <main+0x175c>)
10008a36:	881b      	ldrh	r3, [r3, #0]
10008a38:	1c19      	adds	r1, r3, #0
10008a3a:	4bd2      	ldr	r3, [pc, #840]	; (10008d84 <main+0x1760>)
10008a3c:	785b      	ldrb	r3, [r3, #1]
10008a3e:	021b      	lsls	r3, r3, #8
10008a40:	4ad0      	ldr	r2, [pc, #832]	; (10008d84 <main+0x1760>)
10008a42:	7892      	ldrb	r2, [r2, #2]
10008a44:	189b      	adds	r3, r3, r2
10008a46:	4299      	cmp	r1, r3
10008a48:	d000      	beq.n	10008a4c <main+0x1428>
10008a4a:	e0a9      	b.n	10008ba0 <main+0x157c>
10008a4c:	4bce      	ldr	r3, [pc, #824]	; (10008d88 <main+0x1764>)
10008a4e:	881b      	ldrh	r3, [r3, #0]
10008a50:	1c19      	adds	r1, r3, #0
10008a52:	4bcc      	ldr	r3, [pc, #816]	; (10008d84 <main+0x1760>)
10008a54:	78db      	ldrb	r3, [r3, #3]
10008a56:	021b      	lsls	r3, r3, #8
10008a58:	4aca      	ldr	r2, [pc, #808]	; (10008d84 <main+0x1760>)
10008a5a:	7912      	ldrb	r2, [r2, #4]
10008a5c:	189b      	adds	r3, r3, r2
10008a5e:	4299      	cmp	r1, r3
10008a60:	d000      	beq.n	10008a64 <main+0x1440>
10008a62:	e09d      	b.n	10008ba0 <main+0x157c>
												{
													    ReadBuffer2[0]=RegOnOff;
10008a64:	4bc9      	ldr	r3, [pc, #804]	; (10008d8c <main+0x1768>)
10008a66:	781a      	ldrb	r2, [r3, #0]
10008a68:	4bc9      	ldr	r3, [pc, #804]	; (10008d90 <main+0x176c>)
10008a6a:	701a      	strb	r2, [r3, #0]
													    ReadBuffer2[1]=RegOnOff2;
10008a6c:	4bc9      	ldr	r3, [pc, #804]	; (10008d94 <main+0x1770>)
10008a6e:	781a      	ldrb	r2, [r3, #0]
10008a70:	4bc7      	ldr	r3, [pc, #796]	; (10008d90 <main+0x176c>)
10008a72:	705a      	strb	r2, [r3, #1]
													    ReadBuffer2[2] = Reserve_2 / 0x100;
10008a74:	4bc8      	ldr	r3, [pc, #800]	; (10008d98 <main+0x1774>)
10008a76:	881b      	ldrh	r3, [r3, #0]
10008a78:	0a1b      	lsrs	r3, r3, #8
10008a7a:	b29b      	uxth	r3, r3
10008a7c:	b2da      	uxtb	r2, r3
10008a7e:	4bc4      	ldr	r3, [pc, #784]	; (10008d90 <main+0x176c>)
10008a80:	709a      	strb	r2, [r3, #2]
													    ReadBuffer2[3] = Reserve_2 & 0xff;
10008a82:	4bc5      	ldr	r3, [pc, #788]	; (10008d98 <main+0x1774>)
10008a84:	881b      	ldrh	r3, [r3, #0]
10008a86:	b2da      	uxtb	r2, r3
10008a88:	4bc1      	ldr	r3, [pc, #772]	; (10008d90 <main+0x176c>)
10008a8a:	70da      	strb	r2, [r3, #3]
													    ReadBuffer2[4] = dimOff_Ww / 0x100;
10008a8c:	4bc3      	ldr	r3, [pc, #780]	; (10008d9c <main+0x1778>)
10008a8e:	881b      	ldrh	r3, [r3, #0]
10008a90:	0a1b      	lsrs	r3, r3, #8
10008a92:	b29b      	uxth	r3, r3
10008a94:	b2da      	uxtb	r2, r3
10008a96:	4bbe      	ldr	r3, [pc, #760]	; (10008d90 <main+0x176c>)
10008a98:	711a      	strb	r2, [r3, #4]
													    ReadBuffer2[5] = dimOff_Ww & 0xff;
10008a9a:	4bc0      	ldr	r3, [pc, #768]	; (10008d9c <main+0x1778>)
10008a9c:	881b      	ldrh	r3, [r3, #0]
10008a9e:	b2da      	uxtb	r2, r3
10008aa0:	4bbb      	ldr	r3, [pc, #748]	; (10008d90 <main+0x176c>)
10008aa2:	715a      	strb	r2, [r3, #5]
													    ReadBuffer2[6] = dimOff_Cw / 0x100;
10008aa4:	4bbe      	ldr	r3, [pc, #760]	; (10008da0 <main+0x177c>)
10008aa6:	881b      	ldrh	r3, [r3, #0]
10008aa8:	0a1b      	lsrs	r3, r3, #8
10008aaa:	b29b      	uxth	r3, r3
10008aac:	b2da      	uxtb	r2, r3
10008aae:	4bb8      	ldr	r3, [pc, #736]	; (10008d90 <main+0x176c>)
10008ab0:	719a      	strb	r2, [r3, #6]
													    ReadBuffer2[7] = dimOff_Cw & 0xff;
10008ab2:	4bbb      	ldr	r3, [pc, #748]	; (10008da0 <main+0x177c>)
10008ab4:	881b      	ldrh	r3, [r3, #0]
10008ab6:	b2da      	uxtb	r2, r3
10008ab8:	4bb5      	ldr	r3, [pc, #724]	; (10008d90 <main+0x176c>)
10008aba:	71da      	strb	r2, [r3, #7]
													    ReadBuffer2[8] = dimNorm1_Ww / 0x100;
10008abc:	4bb9      	ldr	r3, [pc, #740]	; (10008da4 <main+0x1780>)
10008abe:	881b      	ldrh	r3, [r3, #0]
10008ac0:	0a1b      	lsrs	r3, r3, #8
10008ac2:	b29b      	uxth	r3, r3
10008ac4:	b2da      	uxtb	r2, r3
10008ac6:	4bb2      	ldr	r3, [pc, #712]	; (10008d90 <main+0x176c>)
10008ac8:	721a      	strb	r2, [r3, #8]
													    ReadBuffer2[9] = dimNorm1_Ww & 0xff;
10008aca:	4bb6      	ldr	r3, [pc, #728]	; (10008da4 <main+0x1780>)
10008acc:	881b      	ldrh	r3, [r3, #0]
10008ace:	b2da      	uxtb	r2, r3
10008ad0:	4baf      	ldr	r3, [pc, #700]	; (10008d90 <main+0x176c>)
10008ad2:	725a      	strb	r2, [r3, #9]
													    ReadBuffer2[10] = dimNorm1_Cw / 0x100;
10008ad4:	4bb4      	ldr	r3, [pc, #720]	; (10008da8 <main+0x1784>)
10008ad6:	881b      	ldrh	r3, [r3, #0]
10008ad8:	0a1b      	lsrs	r3, r3, #8
10008ada:	b29b      	uxth	r3, r3
10008adc:	b2da      	uxtb	r2, r3
10008ade:	4bac      	ldr	r3, [pc, #688]	; (10008d90 <main+0x176c>)
10008ae0:	729a      	strb	r2, [r3, #10]
													    ReadBuffer2[11] = dimNorm1_Cw & 0xff;
10008ae2:	4bb1      	ldr	r3, [pc, #708]	; (10008da8 <main+0x1784>)
10008ae4:	881b      	ldrh	r3, [r3, #0]
10008ae6:	b2da      	uxtb	r2, r3
10008ae8:	4ba9      	ldr	r3, [pc, #676]	; (10008d90 <main+0x176c>)
10008aea:	72da      	strb	r2, [r3, #11]
													    ReadBuffer2[12] = dimNorm2_Ww / 0x100;
10008aec:	4baf      	ldr	r3, [pc, #700]	; (10008dac <main+0x1788>)
10008aee:	881b      	ldrh	r3, [r3, #0]
10008af0:	0a1b      	lsrs	r3, r3, #8
10008af2:	b29b      	uxth	r3, r3
10008af4:	b2da      	uxtb	r2, r3
10008af6:	4ba6      	ldr	r3, [pc, #664]	; (10008d90 <main+0x176c>)
10008af8:	731a      	strb	r2, [r3, #12]
													    ReadBuffer2[13] = dimNorm2_Ww & 0xff;
10008afa:	4bac      	ldr	r3, [pc, #688]	; (10008dac <main+0x1788>)
10008afc:	881b      	ldrh	r3, [r3, #0]
10008afe:	b2da      	uxtb	r2, r3
10008b00:	4ba3      	ldr	r3, [pc, #652]	; (10008d90 <main+0x176c>)
10008b02:	735a      	strb	r2, [r3, #13]
													    ReadBuffer2[14] = dimNorm2_Cw / 0x100;;
10008b04:	4baa      	ldr	r3, [pc, #680]	; (10008db0 <main+0x178c>)
10008b06:	881b      	ldrh	r3, [r3, #0]
10008b08:	0a1b      	lsrs	r3, r3, #8
10008b0a:	b29b      	uxth	r3, r3
10008b0c:	b2da      	uxtb	r2, r3
10008b0e:	4ba0      	ldr	r3, [pc, #640]	; (10008d90 <main+0x176c>)
10008b10:	739a      	strb	r2, [r3, #14]
													    ReadBuffer2[15] = dimNorm2_Cw & 0xff;
10008b12:	4ba7      	ldr	r3, [pc, #668]	; (10008db0 <main+0x178c>)
10008b14:	881b      	ldrh	r3, [r3, #0]
10008b16:	b2da      	uxtb	r2, r3
10008b18:	4b9d      	ldr	r3, [pc, #628]	; (10008d90 <main+0x176c>)
10008b1a:	73da      	strb	r2, [r3, #15]

												   if (resultB2 > min_EEP_Voltage_Uin)
10008b1c:	4ba5      	ldr	r3, [pc, #660]	; (10008db4 <main+0x1790>)
10008b1e:	881a      	ldrh	r2, [r3, #0]
10008b20:	23ba      	movs	r3, #186	; 0xba
10008b22:	011b      	lsls	r3, r3, #4
10008b24:	429a      	cmp	r2, r3
10008b26:	d920      	bls.n	10008b6a <main+0x1546>
												   {
											        tester2 = writeOff_light_B5_EEprom();
10008b28:	f7f9 f94a 	bl	10001dc0 <writeOff_light_B5_EEprom>
10008b2c:	1c03      	adds	r3, r0, #0
10008b2e:	b29a      	uxth	r2, r3
10008b30:	4ba1      	ldr	r3, [pc, #644]	; (10008db8 <main+0x1794>)
10008b32:	801a      	strh	r2, [r3, #0]
													new_data_HalloBack();
10008b34:	f7f8 fdbe 	bl	100016b4 <new_data_HalloBack>
													new_data[6]='i';
10008b38:	4ba0      	ldr	r3, [pc, #640]	; (10008dbc <main+0x1798>)
10008b3a:	2269      	movs	r2, #105	; 0x69
10008b3c:	719a      	strb	r2, [r3, #6]
													new_data[7]='n';
10008b3e:	4b9f      	ldr	r3, [pc, #636]	; (10008dbc <main+0x1798>)
10008b40:	226e      	movs	r2, #110	; 0x6e
10008b42:	71da      	strb	r2, [r3, #7]
													new_data[8]=0;
10008b44:	4b9d      	ldr	r3, [pc, #628]	; (10008dbc <main+0x1798>)
10008b46:	2200      	movs	r2, #0
10008b48:	721a      	strb	r2, [r3, #8]
													new_data[9]=tester2;
10008b4a:	4b9b      	ldr	r3, [pc, #620]	; (10008db8 <main+0x1794>)
10008b4c:	881b      	ldrh	r3, [r3, #0]
10008b4e:	b2da      	uxtb	r2, r3
10008b50:	4b9a      	ldr	r3, [pc, #616]	; (10008dbc <main+0x1798>)
10008b52:	725a      	strb	r2, [r3, #9]
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008b54:	4b9a      	ldr	r3, [pc, #616]	; (10008dc0 <main+0x179c>)
10008b56:	781b      	ldrb	r3, [r3, #0]
10008b58:	1c1c      	adds	r4, r3, #0
10008b5a:	4a9a      	ldr	r2, [pc, #616]	; (10008dc4 <main+0x17a0>)
10008b5c:	4b97      	ldr	r3, [pc, #604]	; (10008dbc <main+0x1798>)
10008b5e:	1c10      	adds	r0, r2, #0
10008b60:	1c19      	adds	r1, r3, #0
10008b62:	1c22      	adds	r2, r4, #0
10008b64:	f7fb f876 	bl	10003c54 <UART_Transmit>
													    ReadBuffer2[12] = dimNorm2_Ww / 0x100;
													    ReadBuffer2[13] = dimNorm2_Ww & 0xff;
													    ReadBuffer2[14] = dimNorm2_Cw / 0x100;;
													    ReadBuffer2[15] = dimNorm2_Cw & 0xff;

												   if (resultB2 > min_EEP_Voltage_Uin)
10008b68:	e036      	b.n	10008bd8 <main+0x15b4>
													new_data[8]=0;
													new_data[9]=tester2;
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
												   }
												    else {
													new_data_HalloBack();
10008b6a:	f7f8 fda3 	bl	100016b4 <new_data_HalloBack>
													 new_data[6]='e';
10008b6e:	4b93      	ldr	r3, [pc, #588]	; (10008dbc <main+0x1798>)
10008b70:	2265      	movs	r2, #101	; 0x65
10008b72:	719a      	strb	r2, [r3, #6]
													 new_data[7]=27;
10008b74:	4b91      	ldr	r3, [pc, #580]	; (10008dbc <main+0x1798>)
10008b76:	221b      	movs	r2, #27
10008b78:	71da      	strb	r2, [r3, #7]
													 new_data[8]=0;
10008b7a:	4b90      	ldr	r3, [pc, #576]	; (10008dbc <main+0x1798>)
10008b7c:	2200      	movs	r2, #0
10008b7e:	721a      	strb	r2, [r3, #8]
													 new_data[9]=tester2;
10008b80:	4b8d      	ldr	r3, [pc, #564]	; (10008db8 <main+0x1794>)
10008b82:	881b      	ldrh	r3, [r3, #0]
10008b84:	b2da      	uxtb	r2, r3
10008b86:	4b8d      	ldr	r3, [pc, #564]	; (10008dbc <main+0x1798>)
10008b88:	725a      	strb	r2, [r3, #9]
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008b8a:	4b8d      	ldr	r3, [pc, #564]	; (10008dc0 <main+0x179c>)
10008b8c:	781b      	ldrb	r3, [r3, #0]
10008b8e:	1c1c      	adds	r4, r3, #0
10008b90:	4a8c      	ldr	r2, [pc, #560]	; (10008dc4 <main+0x17a0>)
10008b92:	4b8a      	ldr	r3, [pc, #552]	; (10008dbc <main+0x1798>)
10008b94:	1c10      	adds	r0, r2, #0
10008b96:	1c19      	adds	r1, r3, #0
10008b98:	1c22      	adds	r2, r4, #0
10008b9a:	f7fb f85b 	bl	10003c54 <UART_Transmit>
													    ReadBuffer2[12] = dimNorm2_Ww / 0x100;
													    ReadBuffer2[13] = dimNorm2_Ww & 0xff;
													    ReadBuffer2[14] = dimNorm2_Cw / 0x100;;
													    ReadBuffer2[15] = dimNorm2_Cw & 0xff;

												   if (resultB2 > min_EEP_Voltage_Uin)
10008b9e:	e01b      	b.n	10008bd8 <main+0x15b4>
													 new_data[9]=tester2;
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
												    }
												}
												 else {
												new_data_HalloBack();
10008ba0:	f7f8 fd88 	bl	100016b4 <new_data_HalloBack>
												new_data[6]='e';
10008ba4:	4b85      	ldr	r3, [pc, #532]	; (10008dbc <main+0x1798>)
10008ba6:	2265      	movs	r2, #101	; 0x65
10008ba8:	719a      	strb	r2, [r3, #6]
												new_data[7]=28;
10008baa:	4b84      	ldr	r3, [pc, #528]	; (10008dbc <main+0x1798>)
10008bac:	221c      	movs	r2, #28
10008bae:	71da      	strb	r2, [r3, #7]
												new_data[8]=0;
10008bb0:	4b82      	ldr	r3, [pc, #520]	; (10008dbc <main+0x1798>)
10008bb2:	2200      	movs	r2, #0
10008bb4:	721a      	strb	r2, [r3, #8]
												new_data[9]=tester2;
10008bb6:	4b80      	ldr	r3, [pc, #512]	; (10008db8 <main+0x1794>)
10008bb8:	881b      	ldrh	r3, [r3, #0]
10008bba:	b2da      	uxtb	r2, r3
10008bbc:	4b7f      	ldr	r3, [pc, #508]	; (10008dbc <main+0x1798>)
10008bbe:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008bc0:	4b7f      	ldr	r3, [pc, #508]	; (10008dc0 <main+0x179c>)
10008bc2:	781b      	ldrb	r3, [r3, #0]
10008bc4:	1c1c      	adds	r4, r3, #0
10008bc6:	4a7f      	ldr	r2, [pc, #508]	; (10008dc4 <main+0x17a0>)
10008bc8:	4b7c      	ldr	r3, [pc, #496]	; (10008dbc <main+0x1798>)
10008bca:	1c10      	adds	r0, r2, #0
10008bcc:	1c19      	adds	r1, r3, #0
10008bce:	1c22      	adds	r2, r4, #0
10008bd0:	f7fb f840 	bl	10003c54 <UART_Transmit>
												 }
												break;
10008bd4:	f000 fbec 	bl	100093b0 <main+0x1d8c>
10008bd8:	f000 fbea 	bl	100093b0 <main+0x1d8c>


				case command_neuNodeConResi:
												if (command_nr == 0x30 &&  Ser_NrH  == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
10008bdc:	4b7a      	ldr	r3, [pc, #488]	; (10008dc8 <main+0x17a4>)
10008bde:	881b      	ldrh	r3, [r3, #0]
10008be0:	2b30      	cmp	r3, #48	; 0x30
10008be2:	d141      	bne.n	10008c68 <main+0x1644>
10008be4:	4b66      	ldr	r3, [pc, #408]	; (10008d80 <main+0x175c>)
10008be6:	881b      	ldrh	r3, [r3, #0]
10008be8:	1c19      	adds	r1, r3, #0
10008bea:	4b66      	ldr	r3, [pc, #408]	; (10008d84 <main+0x1760>)
10008bec:	785b      	ldrb	r3, [r3, #1]
10008bee:	021b      	lsls	r3, r3, #8
10008bf0:	4a64      	ldr	r2, [pc, #400]	; (10008d84 <main+0x1760>)
10008bf2:	7892      	ldrb	r2, [r2, #2]
10008bf4:	189b      	adds	r3, r3, r2
10008bf6:	4299      	cmp	r1, r3
10008bf8:	d136      	bne.n	10008c68 <main+0x1644>
10008bfa:	4b63      	ldr	r3, [pc, #396]	; (10008d88 <main+0x1764>)
10008bfc:	881b      	ldrh	r3, [r3, #0]
10008bfe:	1c19      	adds	r1, r3, #0
10008c00:	4b60      	ldr	r3, [pc, #384]	; (10008d84 <main+0x1760>)
10008c02:	78db      	ldrb	r3, [r3, #3]
10008c04:	021b      	lsls	r3, r3, #8
10008c06:	4a5f      	ldr	r2, [pc, #380]	; (10008d84 <main+0x1760>)
10008c08:	7912      	ldrb	r2, [r2, #4]
10008c0a:	189b      	adds	r3, r3, r2
10008c0c:	4299      	cmp	r1, r3
10008c0e:	d12b      	bne.n	10008c68 <main+0x1644>
				                                { command_nr = command_nr + 0x17;
10008c10:	4b6d      	ldr	r3, [pc, #436]	; (10008dc8 <main+0x17a4>)
10008c12:	881b      	ldrh	r3, [r3, #0]
10008c14:	3317      	adds	r3, #23
10008c16:	b29a      	uxth	r2, r3
10008c18:	4b6b      	ldr	r3, [pc, #428]	; (10008dc8 <main+0x17a4>)
10008c1a:	801a      	strh	r2, [r3, #0]
				                                node_id = node_id_neu;
10008c1c:	4b6b      	ldr	r3, [pc, #428]	; (10008dcc <main+0x17a8>)
10008c1e:	781a      	ldrb	r2, [r3, #0]
10008c20:	4b6b      	ldr	r3, [pc, #428]	; (10008dd0 <main+0x17ac>)
10008c22:	701a      	strb	r2, [r3, #0]

												new_data_HalloBack();
10008c24:	f7f8 fd46 	bl	100016b4 <new_data_HalloBack>
												 new_data[6]='i';
10008c28:	4b64      	ldr	r3, [pc, #400]	; (10008dbc <main+0x1798>)
10008c2a:	2269      	movs	r2, #105	; 0x69
10008c2c:	719a      	strb	r2, [r3, #6]
												 new_data[7]= command_nr;
10008c2e:	4b66      	ldr	r3, [pc, #408]	; (10008dc8 <main+0x17a4>)
10008c30:	881b      	ldrh	r3, [r3, #0]
10008c32:	b2da      	uxtb	r2, r3
10008c34:	4b61      	ldr	r3, [pc, #388]	; (10008dbc <main+0x1798>)
10008c36:	71da      	strb	r2, [r3, #7]
												 new_data[8]= Ser_NrL  / 0x100 ;
10008c38:	4b53      	ldr	r3, [pc, #332]	; (10008d88 <main+0x1764>)
10008c3a:	881b      	ldrh	r3, [r3, #0]
10008c3c:	0a1b      	lsrs	r3, r3, #8
10008c3e:	b29b      	uxth	r3, r3
10008c40:	b2da      	uxtb	r2, r3
10008c42:	4b5e      	ldr	r3, [pc, #376]	; (10008dbc <main+0x1798>)
10008c44:	721a      	strb	r2, [r3, #8]
												 new_data[9]= Ser_NrL  & 0xff ;
10008c46:	4b50      	ldr	r3, [pc, #320]	; (10008d88 <main+0x1764>)
10008c48:	881b      	ldrh	r3, [r3, #0]
10008c4a:	b2da      	uxtb	r2, r3
10008c4c:	4b5b      	ldr	r3, [pc, #364]	; (10008dbc <main+0x1798>)
10008c4e:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008c50:	4b5b      	ldr	r3, [pc, #364]	; (10008dc0 <main+0x179c>)
10008c52:	781b      	ldrb	r3, [r3, #0]
10008c54:	1c1c      	adds	r4, r3, #0
10008c56:	4a5b      	ldr	r2, [pc, #364]	; (10008dc4 <main+0x17a0>)
10008c58:	4b58      	ldr	r3, [pc, #352]	; (10008dbc <main+0x1798>)
10008c5a:	1c10      	adds	r0, r2, #0
10008c5c:	1c19      	adds	r1, r3, #0
10008c5e:	1c22      	adds	r2, r4, #0
10008c60:	f7fa fff8 	bl	10003c54 <UART_Transmit>
												 new_data[7]= command_nr;
												 new_data[8]= Ser_NrL  / 0x100 ;
												 new_data[9]= Ser_NrL  & 0xff ;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
											break;
10008c64:	f000 fba4 	bl	100093b0 <main+0x1d8c>
												 new_data[9]= Ser_NrL  & 0xff ;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
				                                }
												else
												{
												 new_data_HalloBack();
10008c68:	f7f8 fd24 	bl	100016b4 <new_data_HalloBack>
												 new_data[6]='e';
10008c6c:	4b53      	ldr	r3, [pc, #332]	; (10008dbc <main+0x1798>)
10008c6e:	2265      	movs	r2, #101	; 0x65
10008c70:	719a      	strb	r2, [r3, #6]
												 new_data[7]= command_nr;
10008c72:	4b55      	ldr	r3, [pc, #340]	; (10008dc8 <main+0x17a4>)
10008c74:	881b      	ldrh	r3, [r3, #0]
10008c76:	b2da      	uxtb	r2, r3
10008c78:	4b50      	ldr	r3, [pc, #320]	; (10008dbc <main+0x1798>)
10008c7a:	71da      	strb	r2, [r3, #7]
												 new_data[8]= Ser_NrL  / 0x100 ;
10008c7c:	4b42      	ldr	r3, [pc, #264]	; (10008d88 <main+0x1764>)
10008c7e:	881b      	ldrh	r3, [r3, #0]
10008c80:	0a1b      	lsrs	r3, r3, #8
10008c82:	b29b      	uxth	r3, r3
10008c84:	b2da      	uxtb	r2, r3
10008c86:	4b4d      	ldr	r3, [pc, #308]	; (10008dbc <main+0x1798>)
10008c88:	721a      	strb	r2, [r3, #8]
												 new_data[9]= Ser_NrL  & 0xff ;
10008c8a:	4b3f      	ldr	r3, [pc, #252]	; (10008d88 <main+0x1764>)
10008c8c:	881b      	ldrh	r3, [r3, #0]
10008c8e:	b2da      	uxtb	r2, r3
10008c90:	4b4a      	ldr	r3, [pc, #296]	; (10008dbc <main+0x1798>)
10008c92:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008c94:	4b4a      	ldr	r3, [pc, #296]	; (10008dc0 <main+0x179c>)
10008c96:	781b      	ldrb	r3, [r3, #0]
10008c98:	1c1c      	adds	r4, r3, #0
10008c9a:	4a4a      	ldr	r2, [pc, #296]	; (10008dc4 <main+0x17a0>)
10008c9c:	4b47      	ldr	r3, [pc, #284]	; (10008dbc <main+0x1798>)
10008c9e:	1c10      	adds	r0, r2, #0
10008ca0:	1c19      	adds	r1, r3, #0
10008ca2:	1c22      	adds	r2, r4, #0
10008ca4:	f7fa ffd6 	bl	10003c54 <UART_Transmit>
												}
											break;
10008ca8:	e382      	b.n	100093b0 <main+0x1d8c>
				case command_neuSerNrConResi:
												if (command_nr == 0x45 &&  Ser_NrH  == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
10008caa:	4b47      	ldr	r3, [pc, #284]	; (10008dc8 <main+0x17a4>)
10008cac:	881b      	ldrh	r3, [r3, #0]
10008cae:	2b45      	cmp	r3, #69	; 0x45
10008cb0:	d144      	bne.n	10008d3c <main+0x1718>
10008cb2:	4b33      	ldr	r3, [pc, #204]	; (10008d80 <main+0x175c>)
10008cb4:	881b      	ldrh	r3, [r3, #0]
10008cb6:	1c19      	adds	r1, r3, #0
10008cb8:	4b32      	ldr	r3, [pc, #200]	; (10008d84 <main+0x1760>)
10008cba:	785b      	ldrb	r3, [r3, #1]
10008cbc:	021b      	lsls	r3, r3, #8
10008cbe:	4a31      	ldr	r2, [pc, #196]	; (10008d84 <main+0x1760>)
10008cc0:	7892      	ldrb	r2, [r2, #2]
10008cc2:	189b      	adds	r3, r3, r2
10008cc4:	4299      	cmp	r1, r3
10008cc6:	d139      	bne.n	10008d3c <main+0x1718>
10008cc8:	4b2f      	ldr	r3, [pc, #188]	; (10008d88 <main+0x1764>)
10008cca:	881b      	ldrh	r3, [r3, #0]
10008ccc:	1c19      	adds	r1, r3, #0
10008cce:	4b2d      	ldr	r3, [pc, #180]	; (10008d84 <main+0x1760>)
10008cd0:	78db      	ldrb	r3, [r3, #3]
10008cd2:	021b      	lsls	r3, r3, #8
10008cd4:	4a2b      	ldr	r2, [pc, #172]	; (10008d84 <main+0x1760>)
10008cd6:	7912      	ldrb	r2, [r2, #4]
10008cd8:	189b      	adds	r3, r3, r2
10008cda:	4299      	cmp	r1, r3
10008cdc:	d12e      	bne.n	10008d3c <main+0x1718>
				                                { command_nr = command_nr + 0x21;
10008cde:	4b3a      	ldr	r3, [pc, #232]	; (10008dc8 <main+0x17a4>)
10008ce0:	881b      	ldrh	r3, [r3, #0]
10008ce2:	3321      	adds	r3, #33	; 0x21
10008ce4:	b29a      	uxth	r2, r3
10008ce6:	4b38      	ldr	r3, [pc, #224]	; (10008dc8 <main+0x17a4>)
10008ce8:	801a      	strh	r2, [r3, #0]
				                                Ser_NrH=neu_Ser_NrH;
10008cea:	4b3a      	ldr	r3, [pc, #232]	; (10008dd4 <main+0x17b0>)
10008cec:	881a      	ldrh	r2, [r3, #0]
10008cee:	4b24      	ldr	r3, [pc, #144]	; (10008d80 <main+0x175c>)
10008cf0:	801a      	strh	r2, [r3, #0]
				                                Ser_NrL=neu_Ser_NrL;
10008cf2:	4b39      	ldr	r3, [pc, #228]	; (10008dd8 <main+0x17b4>)
10008cf4:	881a      	ldrh	r2, [r3, #0]
10008cf6:	4b24      	ldr	r3, [pc, #144]	; (10008d88 <main+0x1764>)
10008cf8:	801a      	strh	r2, [r3, #0]

												new_data_HalloBack();
10008cfa:	f7f8 fcdb 	bl	100016b4 <new_data_HalloBack>
												 new_data[6]='i';
10008cfe:	4b2f      	ldr	r3, [pc, #188]	; (10008dbc <main+0x1798>)
10008d00:	2269      	movs	r2, #105	; 0x69
10008d02:	719a      	strb	r2, [r3, #6]
												 new_data[7]= command_nr;
10008d04:	4b30      	ldr	r3, [pc, #192]	; (10008dc8 <main+0x17a4>)
10008d06:	881b      	ldrh	r3, [r3, #0]
10008d08:	b2da      	uxtb	r2, r3
10008d0a:	4b2c      	ldr	r3, [pc, #176]	; (10008dbc <main+0x1798>)
10008d0c:	71da      	strb	r2, [r3, #7]
												 new_data[8]= Ser_NrL  / 0x100 ;
10008d0e:	4b1e      	ldr	r3, [pc, #120]	; (10008d88 <main+0x1764>)
10008d10:	881b      	ldrh	r3, [r3, #0]
10008d12:	0a1b      	lsrs	r3, r3, #8
10008d14:	b29b      	uxth	r3, r3
10008d16:	b2da      	uxtb	r2, r3
10008d18:	4b28      	ldr	r3, [pc, #160]	; (10008dbc <main+0x1798>)
10008d1a:	721a      	strb	r2, [r3, #8]
												 new_data[9]= Ser_NrL  & 0xff ;
10008d1c:	4b1a      	ldr	r3, [pc, #104]	; (10008d88 <main+0x1764>)
10008d1e:	881b      	ldrh	r3, [r3, #0]
10008d20:	b2da      	uxtb	r2, r3
10008d22:	4b26      	ldr	r3, [pc, #152]	; (10008dbc <main+0x1798>)
10008d24:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008d26:	4b26      	ldr	r3, [pc, #152]	; (10008dc0 <main+0x179c>)
10008d28:	781b      	ldrb	r3, [r3, #0]
10008d2a:	1c1c      	adds	r4, r3, #0
10008d2c:	4a25      	ldr	r2, [pc, #148]	; (10008dc4 <main+0x17a0>)
10008d2e:	4b23      	ldr	r3, [pc, #140]	; (10008dbc <main+0x1798>)
10008d30:	1c10      	adds	r0, r2, #0
10008d32:	1c19      	adds	r1, r3, #0
10008d34:	1c22      	adds	r2, r4, #0
10008d36:	f7fa ff8d 	bl	10003c54 <UART_Transmit>
												 new_data[7]= command_nr;
												 new_data[8]= Ser_NrL  / 0x100 ;
												 new_data[9]= Ser_NrL  & 0xff ;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
											break;
10008d3a:	e339      	b.n	100093b0 <main+0x1d8c>
												 new_data[9]= Ser_NrL  & 0xff ;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
				                                }
												else
												{
												 new_data_HalloBack();
10008d3c:	f7f8 fcba 	bl	100016b4 <new_data_HalloBack>
												 new_data[6]='e';
10008d40:	4b1e      	ldr	r3, [pc, #120]	; (10008dbc <main+0x1798>)
10008d42:	2265      	movs	r2, #101	; 0x65
10008d44:	719a      	strb	r2, [r3, #6]
												 new_data[7]= command_nr;
10008d46:	4b20      	ldr	r3, [pc, #128]	; (10008dc8 <main+0x17a4>)
10008d48:	881b      	ldrh	r3, [r3, #0]
10008d4a:	b2da      	uxtb	r2, r3
10008d4c:	4b1b      	ldr	r3, [pc, #108]	; (10008dbc <main+0x1798>)
10008d4e:	71da      	strb	r2, [r3, #7]
												 new_data[8]= Ser_NrL  / 0x100 ;
10008d50:	4b0d      	ldr	r3, [pc, #52]	; (10008d88 <main+0x1764>)
10008d52:	881b      	ldrh	r3, [r3, #0]
10008d54:	0a1b      	lsrs	r3, r3, #8
10008d56:	b29b      	uxth	r3, r3
10008d58:	b2da      	uxtb	r2, r3
10008d5a:	4b18      	ldr	r3, [pc, #96]	; (10008dbc <main+0x1798>)
10008d5c:	721a      	strb	r2, [r3, #8]
												 new_data[9]= Ser_NrL  & 0xff ;
10008d5e:	4b0a      	ldr	r3, [pc, #40]	; (10008d88 <main+0x1764>)
10008d60:	881b      	ldrh	r3, [r3, #0]
10008d62:	b2da      	uxtb	r2, r3
10008d64:	4b15      	ldr	r3, [pc, #84]	; (10008dbc <main+0x1798>)
10008d66:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008d68:	4b15      	ldr	r3, [pc, #84]	; (10008dc0 <main+0x179c>)
10008d6a:	781b      	ldrb	r3, [r3, #0]
10008d6c:	1c1c      	adds	r4, r3, #0
10008d6e:	4a15      	ldr	r2, [pc, #84]	; (10008dc4 <main+0x17a0>)
10008d70:	4b12      	ldr	r3, [pc, #72]	; (10008dbc <main+0x1798>)
10008d72:	1c10      	adds	r0, r2, #0
10008d74:	1c19      	adds	r1, r3, #0
10008d76:	1c22      	adds	r2, r4, #0
10008d78:	f7fa ff6c 	bl	10003c54 <UART_Transmit>
												}
											break;
10008d7c:	e318      	b.n	100093b0 <main+0x1d8c>
10008d7e:	46c0      	nop			; (mov r8, r8)
10008d80:	20000830 	.word	0x20000830
10008d84:	20000824 	.word	0x20000824
10008d88:	200008a8 	.word	0x200008a8
10008d8c:	2000085a 	.word	0x2000085a
10008d90:	20000848 	.word	0x20000848
10008d94:	20000818 	.word	0x20000818
10008d98:	200007f4 	.word	0x200007f4
10008d9c:	20000900 	.word	0x20000900
10008da0:	20000864 	.word	0x20000864
10008da4:	200008a4 	.word	0x200008a4
10008da8:	200008b2 	.word	0x200008b2
10008dac:	200007c8 	.word	0x200007c8
10008db0:	20000970 	.word	0x20000970
10008db4:	200007fe 	.word	0x200007fe
10008db8:	20000c34 	.word	0x20000c34
10008dbc:	20000804 	.word	0x20000804
10008dc0:	20000550 	.word	0x20000550
10008dc4:	20000560 	.word	0x20000560
10008dc8:	20000c2e 	.word	0x20000c2e
10008dcc:	200007ca 	.word	0x200007ca
10008dd0:	20000836 	.word	0x20000836
10008dd4:	20000816 	.word	0x20000816
10008dd8:	20000904 	.word	0x20000904
				case command_eprommInitResi :
										if (node_id_neu == 254 &&  Ser_NrH == 0x7b7a && Ser_NrH  == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL == 0x5859 && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
10008ddc:	4bda      	ldr	r3, [pc, #872]	; (10009148 <main+0x1b24>)
10008dde:	781b      	ldrb	r3, [r3, #0]
10008de0:	2bfe      	cmp	r3, #254	; 0xfe
10008de2:	d000      	beq.n	10008de6 <main+0x17c2>
10008de4:	e2c9      	b.n	1000937a <main+0x1d56>
10008de6:	4bd9      	ldr	r3, [pc, #868]	; (1000914c <main+0x1b28>)
10008de8:	881b      	ldrh	r3, [r3, #0]
10008dea:	4ad9      	ldr	r2, [pc, #868]	; (10009150 <main+0x1b2c>)
10008dec:	4293      	cmp	r3, r2
10008dee:	d000      	beq.n	10008df2 <main+0x17ce>
10008df0:	e2c3      	b.n	1000937a <main+0x1d56>
10008df2:	4bd6      	ldr	r3, [pc, #856]	; (1000914c <main+0x1b28>)
10008df4:	881b      	ldrh	r3, [r3, #0]
10008df6:	1c19      	adds	r1, r3, #0
10008df8:	4bd6      	ldr	r3, [pc, #856]	; (10009154 <main+0x1b30>)
10008dfa:	785b      	ldrb	r3, [r3, #1]
10008dfc:	021b      	lsls	r3, r3, #8
10008dfe:	4ad5      	ldr	r2, [pc, #852]	; (10009154 <main+0x1b30>)
10008e00:	7892      	ldrb	r2, [r2, #2]
10008e02:	189b      	adds	r3, r3, r2
10008e04:	4299      	cmp	r1, r3
10008e06:	d000      	beq.n	10008e0a <main+0x17e6>
10008e08:	e2b7      	b.n	1000937a <main+0x1d56>
10008e0a:	4bd3      	ldr	r3, [pc, #844]	; (10009158 <main+0x1b34>)
10008e0c:	881b      	ldrh	r3, [r3, #0]
10008e0e:	4ad3      	ldr	r2, [pc, #844]	; (1000915c <main+0x1b38>)
10008e10:	4293      	cmp	r3, r2
10008e12:	d000      	beq.n	10008e16 <main+0x17f2>
10008e14:	e2b1      	b.n	1000937a <main+0x1d56>
10008e16:	4bd0      	ldr	r3, [pc, #832]	; (10009158 <main+0x1b34>)
10008e18:	881b      	ldrh	r3, [r3, #0]
10008e1a:	1c19      	adds	r1, r3, #0
10008e1c:	4bcd      	ldr	r3, [pc, #820]	; (10009154 <main+0x1b30>)
10008e1e:	78db      	ldrb	r3, [r3, #3]
10008e20:	021b      	lsls	r3, r3, #8
10008e22:	4acc      	ldr	r2, [pc, #816]	; (10009154 <main+0x1b30>)
10008e24:	7912      	ldrb	r2, [r2, #4]
10008e26:	189b      	adds	r3, r3, r2
10008e28:	4299      	cmp	r1, r3
10008e2a:	d000      	beq.n	10008e2e <main+0x180a>
10008e2c:	e2a5      	b.n	1000937a <main+0x1d56>
										{
											 if(Dstatus == DAVE_STATUS_SUCCESS)
10008e2e:	4bcc      	ldr	r3, [pc, #816]	; (10009160 <main+0x1b3c>)
10008e30:	781b      	ldrb	r3, [r3, #0]
10008e32:	2b00      	cmp	r3, #0
10008e34:	d000      	beq.n	10008e38 <main+0x1814>
10008e36:	e286      	b.n	10009346 <main+0x1d22>
											 {
												 if (resultB2 > min_EEP_Voltage_Uin)
10008e38:	4bca      	ldr	r3, [pc, #808]	; (10009164 <main+0x1b40>)
10008e3a:	881a      	ldrh	r2, [r3, #0]
10008e3c:	23ba      	movs	r3, #186	; 0xba
10008e3e:	011b      	lsls	r3, r3, #4
10008e40:	429a      	cmp	r2, r3
10008e42:	d800      	bhi.n	10008e46 <main+0x1822>
10008e44:	e266      	b.n	10009314 <main+0x1cf0>
												 {
											//    	XMC_FLASH_ErasePages( (uint32_t*)E_EEPROM_XMC1_FLASH_BANK0_BASE,16);
													clearEpromBuffer();
10008e46:	f7f8 fdfb 	bl	10001a40 <clearEpromBuffer>
													sysiniValueB1();
10008e4a:	f7f8 ffef 	bl	10001e2c <sysiniValueB1>

													 ReadBuffer1[0]= 	Ser_NrH  / 0x100; //highbyte
10008e4e:	4bbf      	ldr	r3, [pc, #764]	; (1000914c <main+0x1b28>)
10008e50:	881b      	ldrh	r3, [r3, #0]
10008e52:	0a1b      	lsrs	r3, r3, #8
10008e54:	b29b      	uxth	r3, r3
10008e56:	b2da      	uxtb	r2, r3
10008e58:	4bc3      	ldr	r3, [pc, #780]	; (10009168 <main+0x1b44>)
10008e5a:	701a      	strb	r2, [r3, #0]
													 ReadBuffer1[1]= 	Ser_NrH  & 0xff; //lowbyte
10008e5c:	4bbb      	ldr	r3, [pc, #748]	; (1000914c <main+0x1b28>)
10008e5e:	881b      	ldrh	r3, [r3, #0]
10008e60:	b2da      	uxtb	r2, r3
10008e62:	4bc1      	ldr	r3, [pc, #772]	; (10009168 <main+0x1b44>)
10008e64:	705a      	strb	r2, [r3, #1]
													 ReadBuffer1[2]= 	Ser_NrL  / 0x100; //highbyte
10008e66:	4bbc      	ldr	r3, [pc, #752]	; (10009158 <main+0x1b34>)
10008e68:	881b      	ldrh	r3, [r3, #0]
10008e6a:	0a1b      	lsrs	r3, r3, #8
10008e6c:	b29b      	uxth	r3, r3
10008e6e:	b2da      	uxtb	r2, r3
10008e70:	4bbd      	ldr	r3, [pc, #756]	; (10009168 <main+0x1b44>)
10008e72:	709a      	strb	r2, [r3, #2]
													 ReadBuffer1[3]= 	Ser_NrL  & 0xff; //lowbyte
10008e74:	4bb8      	ldr	r3, [pc, #736]	; (10009158 <main+0x1b34>)
10008e76:	881b      	ldrh	r3, [r3, #0]
10008e78:	b2da      	uxtb	r2, r3
10008e7a:	4bbb      	ldr	r3, [pc, #748]	; (10009168 <main+0x1b44>)
10008e7c:	70da      	strb	r2, [r3, #3]
													 ReadBuffer1[4]= 	Hard_Vers  / 0x100; //highbyte
10008e7e:	4bbb      	ldr	r3, [pc, #748]	; (1000916c <main+0x1b48>)
10008e80:	881b      	ldrh	r3, [r3, #0]
10008e82:	0a1b      	lsrs	r3, r3, #8
10008e84:	b29b      	uxth	r3, r3
10008e86:	b2da      	uxtb	r2, r3
10008e88:	4bb7      	ldr	r3, [pc, #732]	; (10009168 <main+0x1b44>)
10008e8a:	711a      	strb	r2, [r3, #4]
													 ReadBuffer1[5]= 	Hard_Vers  & 0xff; //lowbyte
10008e8c:	4bb7      	ldr	r3, [pc, #732]	; (1000916c <main+0x1b48>)
10008e8e:	881b      	ldrh	r3, [r3, #0]
10008e90:	b2da      	uxtb	r2, r3
10008e92:	4bb5      	ldr	r3, [pc, #724]	; (10009168 <main+0x1b44>)
10008e94:	715a      	strb	r2, [r3, #5]
													 ReadBuffer1[6]= 	Soft_Vers  / 0x100; //highbyte
10008e96:	4bb6      	ldr	r3, [pc, #728]	; (10009170 <main+0x1b4c>)
10008e98:	881b      	ldrh	r3, [r3, #0]
10008e9a:	0a1b      	lsrs	r3, r3, #8
10008e9c:	b29b      	uxth	r3, r3
10008e9e:	b2da      	uxtb	r2, r3
10008ea0:	4bb1      	ldr	r3, [pc, #708]	; (10009168 <main+0x1b44>)
10008ea2:	719a      	strb	r2, [r3, #6]
													 ReadBuffer1[7]= 	Soft_Vers  & 0xff; //lowbyte
10008ea4:	4bb2      	ldr	r3, [pc, #712]	; (10009170 <main+0x1b4c>)
10008ea6:	881b      	ldrh	r3, [r3, #0]
10008ea8:	b2da      	uxtb	r2, r3
10008eaa:	4baf      	ldr	r3, [pc, #700]	; (10009168 <main+0x1b44>)
10008eac:	71da      	strb	r2, [r3, #7]
													 ReadBuffer1[8]= 	GEH_Vers  / 0x100; //highbyte
10008eae:	4bb1      	ldr	r3, [pc, #708]	; (10009174 <main+0x1b50>)
10008eb0:	881b      	ldrh	r3, [r3, #0]
10008eb2:	0a1b      	lsrs	r3, r3, #8
10008eb4:	b29b      	uxth	r3, r3
10008eb6:	b2da      	uxtb	r2, r3
10008eb8:	4bab      	ldr	r3, [pc, #684]	; (10009168 <main+0x1b44>)
10008eba:	721a      	strb	r2, [r3, #8]
													 ReadBuffer1[9]= 	GEH_Vers  & 0xff; //lowbyte
10008ebc:	4bad      	ldr	r3, [pc, #692]	; (10009174 <main+0x1b50>)
10008ebe:	881b      	ldrh	r3, [r3, #0]
10008ec0:	b2da      	uxtb	r2, r3
10008ec2:	4ba9      	ldr	r3, [pc, #676]	; (10009168 <main+0x1b44>)
10008ec4:	725a      	strb	r2, [r3, #9]
													 ReadBuffer1[10]= 	Mon_Vers  / 0x100; //highbyte
10008ec6:	4bac      	ldr	r3, [pc, #688]	; (10009178 <main+0x1b54>)
10008ec8:	881b      	ldrh	r3, [r3, #0]
10008eca:	0a1b      	lsrs	r3, r3, #8
10008ecc:	b29b      	uxth	r3, r3
10008ece:	b2da      	uxtb	r2, r3
10008ed0:	4ba5      	ldr	r3, [pc, #660]	; (10009168 <main+0x1b44>)
10008ed2:	729a      	strb	r2, [r3, #10]
													 ReadBuffer1[11]= 	Mon_Vers  & 0xff; //lowbyte
10008ed4:	4ba8      	ldr	r3, [pc, #672]	; (10009178 <main+0x1b54>)
10008ed6:	881b      	ldrh	r3, [r3, #0]
10008ed8:	b2da      	uxtb	r2, r3
10008eda:	4ba3      	ldr	r3, [pc, #652]	; (10009168 <main+0x1b44>)
10008edc:	72da      	strb	r2, [r3, #11]
													 ReadBuffer1[12]= 	LED_WW_Vers  / 0x100; //highbyte
10008ede:	4ba7      	ldr	r3, [pc, #668]	; (1000917c <main+0x1b58>)
10008ee0:	881b      	ldrh	r3, [r3, #0]
10008ee2:	0a1b      	lsrs	r3, r3, #8
10008ee4:	b29b      	uxth	r3, r3
10008ee6:	b2da      	uxtb	r2, r3
10008ee8:	4b9f      	ldr	r3, [pc, #636]	; (10009168 <main+0x1b44>)
10008eea:	731a      	strb	r2, [r3, #12]
													 ReadBuffer1[13]= 	LED_WW_Vers  & 0xff; //lowbyte
10008eec:	4ba3      	ldr	r3, [pc, #652]	; (1000917c <main+0x1b58>)
10008eee:	881b      	ldrh	r3, [r3, #0]
10008ef0:	b2da      	uxtb	r2, r3
10008ef2:	4b9d      	ldr	r3, [pc, #628]	; (10009168 <main+0x1b44>)
10008ef4:	735a      	strb	r2, [r3, #13]
													 ReadBuffer1[14]= 	LED_CW_Vers  / 0x100; //highbyte
10008ef6:	4ba2      	ldr	r3, [pc, #648]	; (10009180 <main+0x1b5c>)
10008ef8:	881b      	ldrh	r3, [r3, #0]
10008efa:	0a1b      	lsrs	r3, r3, #8
10008efc:	b29b      	uxth	r3, r3
10008efe:	b2da      	uxtb	r2, r3
10008f00:	4b99      	ldr	r3, [pc, #612]	; (10009168 <main+0x1b44>)
10008f02:	739a      	strb	r2, [r3, #14]
													 ReadBuffer1[15]= 	LED_CW_Vers  & 0xff; //lowbyte
10008f04:	4b9e      	ldr	r3, [pc, #632]	; (10009180 <main+0x1b5c>)
10008f06:	881b      	ldrh	r3, [r3, #0]
10008f08:	b2da      	uxtb	r2, r3
10008f0a:	4b97      	ldr	r3, [pc, #604]	; (10009168 <main+0x1b44>)
10008f0c:	73da      	strb	r2, [r3, #15]

													 if (resultB2 > min_EEP_Voltage_Uin)
10008f0e:	4b95      	ldr	r3, [pc, #596]	; (10009164 <main+0x1b40>)
10008f10:	881a      	ldrh	r2, [r3, #0]
10008f12:	23ba      	movs	r3, #186	; 0xba
10008f14:	011b      	lsls	r3, r3, #4
10008f16:	429a      	cmp	r2, r3
10008f18:	d905      	bls.n	10008f26 <main+0x1902>
													 {	tester1 = writeSernr_B1_EEprom();
10008f1a:	f7f8 fe79 	bl	10001c10 <writeSernr_B1_EEprom>
10008f1e:	1c03      	adds	r3, r0, #0
10008f20:	b29a      	uxth	r2, r3
10008f22:	4b98      	ldr	r3, [pc, #608]	; (10009184 <main+0x1b60>)
10008f24:	801a      	strh	r2, [r3, #0]
													 }
														sysiniValueB2();
10008f26:	f7f8 ffc1 	bl	10001eac <sysiniValueB2>
													 ReadBuffer2[0]= 	node_id_alt; //highbyte
10008f2a:	4b97      	ldr	r3, [pc, #604]	; (10009188 <main+0x1b64>)
10008f2c:	781a      	ldrb	r2, [r3, #0]
10008f2e:	4b97      	ldr	r3, [pc, #604]	; (1000918c <main+0x1b68>)
10008f30:	701a      	strb	r2, [r3, #0]
													 ReadBuffer2[1]= 	node_id; //lowbyte
10008f32:	4b97      	ldr	r3, [pc, #604]	; (10009190 <main+0x1b6c>)
10008f34:	781a      	ldrb	r2, [r3, #0]
10008f36:	4b95      	ldr	r3, [pc, #596]	; (1000918c <main+0x1b68>)
10008f38:	705a      	strb	r2, [r3, #1]
													 ReadBuffer2[2]= 	node_id_16bit  / 0x100; //highbyte
10008f3a:	4b96      	ldr	r3, [pc, #600]	; (10009194 <main+0x1b70>)
10008f3c:	881b      	ldrh	r3, [r3, #0]
10008f3e:	0a1b      	lsrs	r3, r3, #8
10008f40:	b29b      	uxth	r3, r3
10008f42:	b2da      	uxtb	r2, r3
10008f44:	4b91      	ldr	r3, [pc, #580]	; (1000918c <main+0x1b68>)
10008f46:	709a      	strb	r2, [r3, #2]
													 ReadBuffer2[3]= 	node_id_16bit   & 0xff; //highbyte
10008f48:	4b92      	ldr	r3, [pc, #584]	; (10009194 <main+0x1b70>)
10008f4a:	881b      	ldrh	r3, [r3, #0]
10008f4c:	b2da      	uxtb	r2, r3
10008f4e:	4b8f      	ldr	r3, [pc, #572]	; (1000918c <main+0x1b68>)
10008f50:	70da      	strb	r2, [r3, #3]
													 ReadBuffer2[4]= 	val_Pow_Nom  / 0x100; //highbyte
10008f52:	4b91      	ldr	r3, [pc, #580]	; (10009198 <main+0x1b74>)
10008f54:	881b      	ldrh	r3, [r3, #0]
10008f56:	0a1b      	lsrs	r3, r3, #8
10008f58:	b29b      	uxth	r3, r3
10008f5a:	b2da      	uxtb	r2, r3
10008f5c:	4b8b      	ldr	r3, [pc, #556]	; (1000918c <main+0x1b68>)
10008f5e:	711a      	strb	r2, [r3, #4]
													 ReadBuffer2[5]= 	val_Pow_Nom  & 0xff; //lowbyte
10008f60:	4b8d      	ldr	r3, [pc, #564]	; (10009198 <main+0x1b74>)
10008f62:	881b      	ldrh	r3, [r3, #0]
10008f64:	b2da      	uxtb	r2, r3
10008f66:	4b89      	ldr	r3, [pc, #548]	; (1000918c <main+0x1b68>)
10008f68:	715a      	strb	r2, [r3, #5]
													 ReadBuffer2[6]= 	val_Pow_max  / 0x100; //highbyte
10008f6a:	4b8c      	ldr	r3, [pc, #560]	; (1000919c <main+0x1b78>)
10008f6c:	881b      	ldrh	r3, [r3, #0]
10008f6e:	0a1b      	lsrs	r3, r3, #8
10008f70:	b29b      	uxth	r3, r3
10008f72:	b2da      	uxtb	r2, r3
10008f74:	4b85      	ldr	r3, [pc, #532]	; (1000918c <main+0x1b68>)
10008f76:	719a      	strb	r2, [r3, #6]
													 ReadBuffer2[7]= 	val_Pow_max  & 0xff; //lowbyte
10008f78:	4b88      	ldr	r3, [pc, #544]	; (1000919c <main+0x1b78>)
10008f7a:	881b      	ldrh	r3, [r3, #0]
10008f7c:	b2da      	uxtb	r2, r3
10008f7e:	4b83      	ldr	r3, [pc, #524]	; (1000918c <main+0x1b68>)
10008f80:	71da      	strb	r2, [r3, #7]
													 ReadBuffer2[8]= 	val_Spannung_min / 0x100; //highbyte
10008f82:	4b87      	ldr	r3, [pc, #540]	; (100091a0 <main+0x1b7c>)
10008f84:	881b      	ldrh	r3, [r3, #0]
10008f86:	0a1b      	lsrs	r3, r3, #8
10008f88:	b29b      	uxth	r3, r3
10008f8a:	b2da      	uxtb	r2, r3
10008f8c:	4b7f      	ldr	r3, [pc, #508]	; (1000918c <main+0x1b68>)
10008f8e:	721a      	strb	r2, [r3, #8]
													 ReadBuffer2[9]= 	val_Spannung_min  & 0xff; //lowbyte
10008f90:	4b83      	ldr	r3, [pc, #524]	; (100091a0 <main+0x1b7c>)
10008f92:	881b      	ldrh	r3, [r3, #0]
10008f94:	b2da      	uxtb	r2, r3
10008f96:	4b7d      	ldr	r3, [pc, #500]	; (1000918c <main+0x1b68>)
10008f98:	725a      	strb	r2, [r3, #9]
													 ReadBuffer2[10]= 	val_Spannung_max  / 0x100; //highbyte
10008f9a:	4b82      	ldr	r3, [pc, #520]	; (100091a4 <main+0x1b80>)
10008f9c:	881b      	ldrh	r3, [r3, #0]
10008f9e:	0a1b      	lsrs	r3, r3, #8
10008fa0:	b29b      	uxth	r3, r3
10008fa2:	b2da      	uxtb	r2, r3
10008fa4:	4b79      	ldr	r3, [pc, #484]	; (1000918c <main+0x1b68>)
10008fa6:	729a      	strb	r2, [r3, #10]
													 ReadBuffer2[11]= 	val_Spannung_max  & 0xff; //lowbyte
10008fa8:	4b7e      	ldr	r3, [pc, #504]	; (100091a4 <main+0x1b80>)
10008faa:	881b      	ldrh	r3, [r3, #0]
10008fac:	b2da      	uxtb	r2, r3
10008fae:	4b77      	ldr	r3, [pc, #476]	; (1000918c <main+0x1b68>)
10008fb0:	72da      	strb	r2, [r3, #11]
													 ReadBuffer2[12]= 	led_grupp  / 0x100; //highbyte
10008fb2:	4b7d      	ldr	r3, [pc, #500]	; (100091a8 <main+0x1b84>)
10008fb4:	881b      	ldrh	r3, [r3, #0]
10008fb6:	0a1b      	lsrs	r3, r3, #8
10008fb8:	b29b      	uxth	r3, r3
10008fba:	b2da      	uxtb	r2, r3
10008fbc:	4b73      	ldr	r3, [pc, #460]	; (1000918c <main+0x1b68>)
10008fbe:	731a      	strb	r2, [r3, #12]
													 ReadBuffer2[13]= 	led_grupp  & 0xff; //lowbyte
10008fc0:	4b79      	ldr	r3, [pc, #484]	; (100091a8 <main+0x1b84>)
10008fc2:	881b      	ldrh	r3, [r3, #0]
10008fc4:	b2da      	uxtb	r2, r3
10008fc6:	4b71      	ldr	r3, [pc, #452]	; (1000918c <main+0x1b68>)
10008fc8:	735a      	strb	r2, [r3, #13]
													 ReadBuffer2[14]= 	led_Strom  / 0x100; //highbyte
10008fca:	4b78      	ldr	r3, [pc, #480]	; (100091ac <main+0x1b88>)
10008fcc:	881b      	ldrh	r3, [r3, #0]
10008fce:	0a1b      	lsrs	r3, r3, #8
10008fd0:	b29b      	uxth	r3, r3
10008fd2:	b2da      	uxtb	r2, r3
10008fd4:	4b6d      	ldr	r3, [pc, #436]	; (1000918c <main+0x1b68>)
10008fd6:	739a      	strb	r2, [r3, #14]
													 ReadBuffer2[15]= 	led_Strom  & 0xff; //lowbyte
10008fd8:	4b74      	ldr	r3, [pc, #464]	; (100091ac <main+0x1b88>)
10008fda:	881b      	ldrh	r3, [r3, #0]
10008fdc:	b2da      	uxtb	r2, r3
10008fde:	4b6b      	ldr	r3, [pc, #428]	; (1000918c <main+0x1b68>)
10008fe0:	73da      	strb	r2, [r3, #15]

													 if (resultB2 > min_EEP_Voltage_Uin)
10008fe2:	4b60      	ldr	r3, [pc, #384]	; (10009164 <main+0x1b40>)
10008fe4:	881a      	ldrh	r2, [r3, #0]
10008fe6:	23ba      	movs	r3, #186	; 0xba
10008fe8:	011b      	lsls	r3, r3, #4
10008fea:	429a      	cmp	r2, r3
10008fec:	d905      	bls.n	10008ffa <main+0x19d6>
													 {
													 tester2 = writeNodeid_B2_EEprom();
10008fee:	f7f8 fe45 	bl	10001c7c <writeNodeid_B2_EEprom>
10008ff2:	1c03      	adds	r3, r0, #0
10008ff4:	b29a      	uxth	r2, r3
10008ff6:	4b6e      	ldr	r3, [pc, #440]	; (100091b0 <main+0x1b8c>)
10008ff8:	801a      	strh	r2, [r3, #0]
													 }
														sysiniValueB4();
10008ffa:	f7f8 ff95 	bl	10001f28 <sysiniValueB4>
													ReadBuffer2[0]= 	Dimm_Gamma; //highbyte
10008ffe:	4b6d      	ldr	r3, [pc, #436]	; (100091b4 <main+0x1b90>)
10009000:	781a      	ldrb	r2, [r3, #0]
10009002:	4b62      	ldr	r3, [pc, #392]	; (1000918c <main+0x1b68>)
10009004:	701a      	strb	r2, [r3, #0]
													ReadBuffer2[1]= 	Dimm_Stufen; //lowbyte
10009006:	4b6c      	ldr	r3, [pc, #432]	; (100091b8 <main+0x1b94>)
10009008:	781a      	ldrb	r2, [r3, #0]
1000900a:	4b60      	ldr	r3, [pc, #384]	; (1000918c <main+0x1b68>)
1000900c:	705a      	strb	r2, [r3, #1]
													ReadBuffer2[2]= 	Dimm_StufenGR  ; //highbyte
1000900e:	4b6b      	ldr	r3, [pc, #428]	; (100091bc <main+0x1b98>)
10009010:	781a      	ldrb	r2, [r3, #0]
10009012:	4b5e      	ldr	r3, [pc, #376]	; (1000918c <main+0x1b68>)
10009014:	709a      	strb	r2, [r3, #2]
													ReadBuffer2[3]= 	Dimm_Valu   ; //highbyte
10009016:	4b6a      	ldr	r3, [pc, #424]	; (100091c0 <main+0x1b9c>)
10009018:	781a      	ldrb	r2, [r3, #0]
1000901a:	4b5c      	ldr	r3, [pc, #368]	; (1000918c <main+0x1b68>)
1000901c:	70da      	strb	r2, [r3, #3]
													ReadBuffer2[4]= 	Smooth_Value  / 0x100; //highbyte
1000901e:	4b69      	ldr	r3, [pc, #420]	; (100091c4 <main+0x1ba0>)
10009020:	881b      	ldrh	r3, [r3, #0]
10009022:	0a1b      	lsrs	r3, r3, #8
10009024:	b29b      	uxth	r3, r3
10009026:	b2da      	uxtb	r2, r3
10009028:	4b58      	ldr	r3, [pc, #352]	; (1000918c <main+0x1b68>)
1000902a:	711a      	strb	r2, [r3, #4]
													ReadBuffer2[5]= 	Smooth_Value  & 0xff; //lowbyte
1000902c:	4b65      	ldr	r3, [pc, #404]	; (100091c4 <main+0x1ba0>)
1000902e:	881b      	ldrh	r3, [r3, #0]
10009030:	b2da      	uxtb	r2, r3
10009032:	4b56      	ldr	r3, [pc, #344]	; (1000918c <main+0x1b68>)
10009034:	715a      	strb	r2, [r3, #5]
													ReadBuffer2[6]= 	linearwalk_gen  / 0x100; //highbyte
10009036:	4b64      	ldr	r3, [pc, #400]	; (100091c8 <main+0x1ba4>)
10009038:	881b      	ldrh	r3, [r3, #0]
1000903a:	0a1b      	lsrs	r3, r3, #8
1000903c:	b29b      	uxth	r3, r3
1000903e:	b2da      	uxtb	r2, r3
10009040:	4b52      	ldr	r3, [pc, #328]	; (1000918c <main+0x1b68>)
10009042:	719a      	strb	r2, [r3, #6]
													ReadBuffer2[7]= 	linearwalk_gen  & 0xff; //lowbyte
10009044:	4b60      	ldr	r3, [pc, #384]	; (100091c8 <main+0x1ba4>)
10009046:	881b      	ldrh	r3, [r3, #0]
10009048:	b2da      	uxtb	r2, r3
1000904a:	4b50      	ldr	r3, [pc, #320]	; (1000918c <main+0x1b68>)
1000904c:	71da      	strb	r2, [r3, #7]
													ReadBuffer2[8]= 	Farbe_wwcw_Quot_gen / 0x100; //highbyte
1000904e:	4b5f      	ldr	r3, [pc, #380]	; (100091cc <main+0x1ba8>)
10009050:	881b      	ldrh	r3, [r3, #0]
10009052:	0a1b      	lsrs	r3, r3, #8
10009054:	b29b      	uxth	r3, r3
10009056:	b2da      	uxtb	r2, r3
10009058:	4b4c      	ldr	r3, [pc, #304]	; (1000918c <main+0x1b68>)
1000905a:	721a      	strb	r2, [r3, #8]
													ReadBuffer2[9]= 	Farbe_wwcw_Quot_gen  & 0xff; //lowbyte
1000905c:	4b5b      	ldr	r3, [pc, #364]	; (100091cc <main+0x1ba8>)
1000905e:	881b      	ldrh	r3, [r3, #0]
10009060:	b2da      	uxtb	r2, r3
10009062:	4b4a      	ldr	r3, [pc, #296]	; (1000918c <main+0x1b68>)
10009064:	725a      	strb	r2, [r3, #9]
													ReadBuffer2[10]= 	Reserve_1  / 0x100; //highbyte
10009066:	4b5a      	ldr	r3, [pc, #360]	; (100091d0 <main+0x1bac>)
10009068:	881b      	ldrh	r3, [r3, #0]
1000906a:	0a1b      	lsrs	r3, r3, #8
1000906c:	b29b      	uxth	r3, r3
1000906e:	b2da      	uxtb	r2, r3
10009070:	4b46      	ldr	r3, [pc, #280]	; (1000918c <main+0x1b68>)
10009072:	729a      	strb	r2, [r3, #10]
													ReadBuffer2[11]= 	Reserve_1  & 0xff; //lowbyte
10009074:	4b56      	ldr	r3, [pc, #344]	; (100091d0 <main+0x1bac>)
10009076:	881b      	ldrh	r3, [r3, #0]
10009078:	b2da      	uxtb	r2, r3
1000907a:	4b44      	ldr	r3, [pc, #272]	; (1000918c <main+0x1b68>)
1000907c:	72da      	strb	r2, [r3, #11]
													ReadBuffer2[12]= 	Dimm_Max_WW  / 0x100; //highbyte
1000907e:	4b55      	ldr	r3, [pc, #340]	; (100091d4 <main+0x1bb0>)
10009080:	881b      	ldrh	r3, [r3, #0]
10009082:	0a1b      	lsrs	r3, r3, #8
10009084:	b29b      	uxth	r3, r3
10009086:	b2da      	uxtb	r2, r3
10009088:	4b40      	ldr	r3, [pc, #256]	; (1000918c <main+0x1b68>)
1000908a:	731a      	strb	r2, [r3, #12]
													ReadBuffer2[13]= 	Dimm_Max_WW  & 0xff; //lowbyte
1000908c:	4b51      	ldr	r3, [pc, #324]	; (100091d4 <main+0x1bb0>)
1000908e:	881b      	ldrh	r3, [r3, #0]
10009090:	b2da      	uxtb	r2, r3
10009092:	4b3e      	ldr	r3, [pc, #248]	; (1000918c <main+0x1b68>)
10009094:	735a      	strb	r2, [r3, #13]
													ReadBuffer2[14]= 	Dimm_Max_CW  / 0x100; //highbyte
10009096:	4b50      	ldr	r3, [pc, #320]	; (100091d8 <main+0x1bb4>)
10009098:	881b      	ldrh	r3, [r3, #0]
1000909a:	0a1b      	lsrs	r3, r3, #8
1000909c:	b29b      	uxth	r3, r3
1000909e:	b2da      	uxtb	r2, r3
100090a0:	4b3a      	ldr	r3, [pc, #232]	; (1000918c <main+0x1b68>)
100090a2:	739a      	strb	r2, [r3, #14]
													ReadBuffer2[15]= 	Dimm_Max_CW & 0xff; //lowbyte
100090a4:	4b4c      	ldr	r3, [pc, #304]	; (100091d8 <main+0x1bb4>)
100090a6:	881b      	ldrh	r3, [r3, #0]
100090a8:	b2da      	uxtb	r2, r3
100090aa:	4b38      	ldr	r3, [pc, #224]	; (1000918c <main+0x1b68>)
100090ac:	73da      	strb	r2, [r3, #15]

											       if (resultB2 > min_EEP_Voltage_Uin)
100090ae:	4b2d      	ldr	r3, [pc, #180]	; (10009164 <main+0x1b40>)
100090b0:	881a      	ldrh	r2, [r3, #0]
100090b2:	23ba      	movs	r3, #186	; 0xba
100090b4:	011b      	lsls	r3, r3, #4
100090b6:	429a      	cmp	r2, r3
100090b8:	d905      	bls.n	100090c6 <main+0x1aa2>
													 {
													tester3 = writeakt_light_data_B4_EEprom();
100090ba:	f7f8 fe4b 	bl	10001d54 <writeakt_light_data_B4_EEprom>
100090be:	1c03      	adds	r3, r0, #0
100090c0:	b29a      	uxth	r2, r3
100090c2:	4b46      	ldr	r3, [pc, #280]	; (100091dc <main+0x1bb8>)
100090c4:	801a      	strh	r2, [r3, #0]
													 }
													sysiniValueB5();
100090c6:	f7f8 ffa3 	bl	10002010 <sysiniValueB5>
													    ReadBuffer2[0]=RegOnOff;
100090ca:	4b45      	ldr	r3, [pc, #276]	; (100091e0 <main+0x1bbc>)
100090cc:	781a      	ldrb	r2, [r3, #0]
100090ce:	4b2f      	ldr	r3, [pc, #188]	; (1000918c <main+0x1b68>)
100090d0:	701a      	strb	r2, [r3, #0]
													    ReadBuffer2[1]=RegOnOff2;
100090d2:	4b44      	ldr	r3, [pc, #272]	; (100091e4 <main+0x1bc0>)
100090d4:	781a      	ldrb	r2, [r3, #0]
100090d6:	4b2d      	ldr	r3, [pc, #180]	; (1000918c <main+0x1b68>)
100090d8:	705a      	strb	r2, [r3, #1]
													    ReadBuffer2[2] = Reserve_2 / 0x100;
100090da:	4b43      	ldr	r3, [pc, #268]	; (100091e8 <main+0x1bc4>)
100090dc:	881b      	ldrh	r3, [r3, #0]
100090de:	0a1b      	lsrs	r3, r3, #8
100090e0:	b29b      	uxth	r3, r3
100090e2:	b2da      	uxtb	r2, r3
100090e4:	4b29      	ldr	r3, [pc, #164]	; (1000918c <main+0x1b68>)
100090e6:	709a      	strb	r2, [r3, #2]
													    ReadBuffer2[3] = Reserve_2 & 0xff;
100090e8:	4b3f      	ldr	r3, [pc, #252]	; (100091e8 <main+0x1bc4>)
100090ea:	881b      	ldrh	r3, [r3, #0]
100090ec:	b2da      	uxtb	r2, r3
100090ee:	4b27      	ldr	r3, [pc, #156]	; (1000918c <main+0x1b68>)
100090f0:	70da      	strb	r2, [r3, #3]
													    ReadBuffer2[4] = dimOff_Ww / 0x100;
100090f2:	4b3e      	ldr	r3, [pc, #248]	; (100091ec <main+0x1bc8>)
100090f4:	881b      	ldrh	r3, [r3, #0]
100090f6:	0a1b      	lsrs	r3, r3, #8
100090f8:	b29b      	uxth	r3, r3
100090fa:	b2da      	uxtb	r2, r3
100090fc:	4b23      	ldr	r3, [pc, #140]	; (1000918c <main+0x1b68>)
100090fe:	711a      	strb	r2, [r3, #4]
													    ReadBuffer2[5] = dimOff_Ww & 0xff;
10009100:	4b3a      	ldr	r3, [pc, #232]	; (100091ec <main+0x1bc8>)
10009102:	881b      	ldrh	r3, [r3, #0]
10009104:	b2da      	uxtb	r2, r3
10009106:	4b21      	ldr	r3, [pc, #132]	; (1000918c <main+0x1b68>)
10009108:	715a      	strb	r2, [r3, #5]
													    ReadBuffer2[6] = dimOff_Cw / 0x100;
1000910a:	4b39      	ldr	r3, [pc, #228]	; (100091f0 <main+0x1bcc>)
1000910c:	881b      	ldrh	r3, [r3, #0]
1000910e:	0a1b      	lsrs	r3, r3, #8
10009110:	b29b      	uxth	r3, r3
10009112:	b2da      	uxtb	r2, r3
10009114:	4b1d      	ldr	r3, [pc, #116]	; (1000918c <main+0x1b68>)
10009116:	719a      	strb	r2, [r3, #6]
													    ReadBuffer2[7] = dimOff_Ww & 0xff;
10009118:	4b34      	ldr	r3, [pc, #208]	; (100091ec <main+0x1bc8>)
1000911a:	881b      	ldrh	r3, [r3, #0]
1000911c:	b2da      	uxtb	r2, r3
1000911e:	4b1b      	ldr	r3, [pc, #108]	; (1000918c <main+0x1b68>)
10009120:	71da      	strb	r2, [r3, #7]
													    ReadBuffer2[8] = dimNorm1_Ww /0x100;
10009122:	4b34      	ldr	r3, [pc, #208]	; (100091f4 <main+0x1bd0>)
10009124:	881b      	ldrh	r3, [r3, #0]
10009126:	0a1b      	lsrs	r3, r3, #8
10009128:	b29b      	uxth	r3, r3
1000912a:	b2da      	uxtb	r2, r3
1000912c:	4b17      	ldr	r3, [pc, #92]	; (1000918c <main+0x1b68>)
1000912e:	721a      	strb	r2, [r3, #8]
													    ReadBuffer2[9] = dimNorm1_Ww & 0xff;
10009130:	4b30      	ldr	r3, [pc, #192]	; (100091f4 <main+0x1bd0>)
10009132:	881b      	ldrh	r3, [r3, #0]
10009134:	b2da      	uxtb	r2, r3
10009136:	4b15      	ldr	r3, [pc, #84]	; (1000918c <main+0x1b68>)
10009138:	725a      	strb	r2, [r3, #9]
													    ReadBuffer2[10] = dimNorm1_Cw /0x100;
1000913a:	4b2f      	ldr	r3, [pc, #188]	; (100091f8 <main+0x1bd4>)
1000913c:	881b      	ldrh	r3, [r3, #0]
1000913e:	0a1b      	lsrs	r3, r3, #8
10009140:	b29b      	uxth	r3, r3
10009142:	b2da      	uxtb	r2, r3
10009144:	e05a      	b.n	100091fc <main+0x1bd8>
10009146:	46c0      	nop			; (mov r8, r8)
10009148:	200007ca 	.word	0x200007ca
1000914c:	20000830 	.word	0x20000830
10009150:	00007b7a 	.word	0x00007b7a
10009154:	20000824 	.word	0x20000824
10009158:	200008a8 	.word	0x200008a8
1000915c:	00005859 	.word	0x00005859
10009160:	20000c2c 	.word	0x20000c2c
10009164:	200007fe 	.word	0x200007fe
10009168:	20000890 	.word	0x20000890
1000916c:	200007f0 	.word	0x200007f0
10009170:	200008b4 	.word	0x200008b4
10009174:	2000083c 	.word	0x2000083c
10009178:	200007fc 	.word	0x200007fc
1000917c:	200007f2 	.word	0x200007f2
10009180:	2000082e 	.word	0x2000082e
10009184:	20000c36 	.word	0x20000c36
10009188:	20000844 	.word	0x20000844
1000918c:	20000848 	.word	0x20000848
10009190:	20000836 	.word	0x20000836
10009194:	20000860 	.word	0x20000860
10009198:	2000085c 	.word	0x2000085c
1000919c:	200008f6 	.word	0x200008f6
100091a0:	2000083a 	.word	0x2000083a
100091a4:	200008be 	.word	0x200008be
100091a8:	20000834 	.word	0x20000834
100091ac:	20000858 	.word	0x20000858
100091b0:	20000c34 	.word	0x20000c34
100091b4:	20000862 	.word	0x20000862
100091b8:	20000840 	.word	0x20000840
100091bc:	2000088a 	.word	0x2000088a
100091c0:	20000814 	.word	0x20000814
100091c4:	200008aa 	.word	0x200008aa
100091c8:	2000054a 	.word	0x2000054a
100091cc:	200008a0 	.word	0x200008a0
100091d0:	200008b8 	.word	0x200008b8
100091d4:	20000838 	.word	0x20000838
100091d8:	2000088c 	.word	0x2000088c
100091dc:	20000c24 	.word	0x20000c24
100091e0:	2000085a 	.word	0x2000085a
100091e4:	20000818 	.word	0x20000818
100091e8:	200007f4 	.word	0x200007f4
100091ec:	20000900 	.word	0x20000900
100091f0:	20000864 	.word	0x20000864
100091f4:	200008a4 	.word	0x200008a4
100091f8:	200008b2 	.word	0x200008b2
100091fc:	4b6f      	ldr	r3, [pc, #444]	; (100093bc <main+0x1d98>)
100091fe:	729a      	strb	r2, [r3, #10]
													    ReadBuffer2[11] = dimNorm1_Cw & 0xff;
10009200:	4b6f      	ldr	r3, [pc, #444]	; (100093c0 <main+0x1d9c>)
10009202:	881b      	ldrh	r3, [r3, #0]
10009204:	b2da      	uxtb	r2, r3
10009206:	4b6d      	ldr	r3, [pc, #436]	; (100093bc <main+0x1d98>)
10009208:	72da      	strb	r2, [r3, #11]
													    ReadBuffer2[12] = dimNorm2_Ww / 0x100;
1000920a:	4b6e      	ldr	r3, [pc, #440]	; (100093c4 <main+0x1da0>)
1000920c:	881b      	ldrh	r3, [r3, #0]
1000920e:	0a1b      	lsrs	r3, r3, #8
10009210:	b29b      	uxth	r3, r3
10009212:	b2da      	uxtb	r2, r3
10009214:	4b69      	ldr	r3, [pc, #420]	; (100093bc <main+0x1d98>)
10009216:	731a      	strb	r2, [r3, #12]
													    ReadBuffer2[13] = dimNorm2_Ww & 0xff;
10009218:	4b6a      	ldr	r3, [pc, #424]	; (100093c4 <main+0x1da0>)
1000921a:	881b      	ldrh	r3, [r3, #0]
1000921c:	b2da      	uxtb	r2, r3
1000921e:	4b67      	ldr	r3, [pc, #412]	; (100093bc <main+0x1d98>)
10009220:	735a      	strb	r2, [r3, #13]
													    ReadBuffer2[14] = dimNorm2_Cw /0x100;
10009222:	4b69      	ldr	r3, [pc, #420]	; (100093c8 <main+0x1da4>)
10009224:	881b      	ldrh	r3, [r3, #0]
10009226:	0a1b      	lsrs	r3, r3, #8
10009228:	b29b      	uxth	r3, r3
1000922a:	b2da      	uxtb	r2, r3
1000922c:	4b63      	ldr	r3, [pc, #396]	; (100093bc <main+0x1d98>)
1000922e:	739a      	strb	r2, [r3, #14]
													    ReadBuffer2[15] = dimNorm2_Cw & 0xff;
10009230:	4b65      	ldr	r3, [pc, #404]	; (100093c8 <main+0x1da4>)
10009232:	881b      	ldrh	r3, [r3, #0]
10009234:	b2da      	uxtb	r2, r3
10009236:	4b61      	ldr	r3, [pc, #388]	; (100093bc <main+0x1d98>)
10009238:	73da      	strb	r2, [r3, #15]

												 if (resultB2 > min_EEP_Voltage_Uin)
1000923a:	4b64      	ldr	r3, [pc, #400]	; (100093cc <main+0x1da8>)
1000923c:	881a      	ldrh	r2, [r3, #0]
1000923e:	23ba      	movs	r3, #186	; 0xba
10009240:	011b      	lsls	r3, r3, #4
10009242:	429a      	cmp	r2, r3
10009244:	d905      	bls.n	10009252 <main+0x1c2e>
												 {
											      tester4 = writeOff_light_B5_EEprom();
10009246:	f7f8 fdbb 	bl	10001dc0 <writeOff_light_B5_EEprom>
1000924a:	1c03      	adds	r3, r0, #0
1000924c:	b29a      	uxth	r2, r3
1000924e:	4b60      	ldr	r3, [pc, #384]	; (100093d0 <main+0x1dac>)
10009250:	801a      	strh	r2, [r3, #0]
												 }
												 tester = writeLamp_data_B3_EEprom();
10009252:	f7f8 fd49 	bl	10001ce8 <writeLamp_data_B3_EEprom>
10009256:	1c03      	adds	r3, r0, #0
10009258:	1c1a      	adds	r2, r3, #0
1000925a:	4b5e      	ldr	r3, [pc, #376]	; (100093d4 <main+0x1db0>)
1000925c:	601a      	str	r2, [r3, #0]
												 if (tester1==0x03)
1000925e:	4b5e      	ldr	r3, [pc, #376]	; (100093d8 <main+0x1db4>)
10009260:	881b      	ldrh	r3, [r3, #0]
10009262:	2b03      	cmp	r3, #3
10009264:	d129      	bne.n	100092ba <main+0x1c96>
											 	 {
													new_data_HalloBack();
10009266:	f7f8 fa25 	bl	100016b4 <new_data_HalloBack>
												  	 transmit_buf_size=12;
1000926a:	4b5c      	ldr	r3, [pc, #368]	; (100093dc <main+0x1db8>)
1000926c:	220c      	movs	r2, #12
1000926e:	701a      	strb	r2, [r3, #0]
													 new_data[6]='i';
10009270:	4b5b      	ldr	r3, [pc, #364]	; (100093e0 <main+0x1dbc>)
10009272:	2269      	movs	r2, #105	; 0x69
10009274:	719a      	strb	r2, [r3, #6]
													 new_data[7]=tester1;
10009276:	4b58      	ldr	r3, [pc, #352]	; (100093d8 <main+0x1db4>)
10009278:	881b      	ldrh	r3, [r3, #0]
1000927a:	b2da      	uxtb	r2, r3
1000927c:	4b58      	ldr	r3, [pc, #352]	; (100093e0 <main+0x1dbc>)
1000927e:	71da      	strb	r2, [r3, #7]
													 new_data[8]=tester2;
10009280:	4b58      	ldr	r3, [pc, #352]	; (100093e4 <main+0x1dc0>)
10009282:	881b      	ldrh	r3, [r3, #0]
10009284:	b2da      	uxtb	r2, r3
10009286:	4b56      	ldr	r3, [pc, #344]	; (100093e0 <main+0x1dbc>)
10009288:	721a      	strb	r2, [r3, #8]
													 new_data[9]=tester3;
1000928a:	4b57      	ldr	r3, [pc, #348]	; (100093e8 <main+0x1dc4>)
1000928c:	881b      	ldrh	r3, [r3, #0]
1000928e:	b2da      	uxtb	r2, r3
10009290:	4b53      	ldr	r3, [pc, #332]	; (100093e0 <main+0x1dbc>)
10009292:	725a      	strb	r2, [r3, #9]
													 new_data[10]=tester4;
10009294:	4b4e      	ldr	r3, [pc, #312]	; (100093d0 <main+0x1dac>)
10009296:	881b      	ldrh	r3, [r3, #0]
10009298:	b2da      	uxtb	r2, r3
1000929a:	4b51      	ldr	r3, [pc, #324]	; (100093e0 <main+0x1dbc>)
1000929c:	729a      	strb	r2, [r3, #10]
													 new_data[11]=0xff;
1000929e:	4b50      	ldr	r3, [pc, #320]	; (100093e0 <main+0x1dbc>)
100092a0:	22ff      	movs	r2, #255	; 0xff
100092a2:	72da      	strb	r2, [r3, #11]
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
100092a4:	4b4d      	ldr	r3, [pc, #308]	; (100093dc <main+0x1db8>)
100092a6:	781b      	ldrb	r3, [r3, #0]
100092a8:	1c1c      	adds	r4, r3, #0
100092aa:	4a50      	ldr	r2, [pc, #320]	; (100093ec <main+0x1dc8>)
100092ac:	4b4c      	ldr	r3, [pc, #304]	; (100093e0 <main+0x1dbc>)
100092ae:	1c10      	adds	r0, r2, #0
100092b0:	1c19      	adds	r1, r3, #0
100092b2:	1c22      	adds	r2, r4, #0
100092b4:	f7fa fcce 	bl	10003c54 <UART_Transmit>
100092b8:	e05e      	b.n	10009378 <main+0x1d54>
												  }
													else
													{new_data_HalloBack();
100092ba:	f7f8 f9fb 	bl	100016b4 <new_data_HalloBack>
												  	 transmit_buf_size=13;
100092be:	4b47      	ldr	r3, [pc, #284]	; (100093dc <main+0x1db8>)
100092c0:	220d      	movs	r2, #13
100092c2:	701a      	strb	r2, [r3, #0]
													 new_data[6]='e';
100092c4:	4b46      	ldr	r3, [pc, #280]	; (100093e0 <main+0x1dbc>)
100092c6:	2265      	movs	r2, #101	; 0x65
100092c8:	719a      	strb	r2, [r3, #6]
													 new_data[7]=15;
100092ca:	4b45      	ldr	r3, [pc, #276]	; (100093e0 <main+0x1dbc>)
100092cc:	220f      	movs	r2, #15
100092ce:	71da      	strb	r2, [r3, #7]
													 new_data[8]=tester1;
100092d0:	4b41      	ldr	r3, [pc, #260]	; (100093d8 <main+0x1db4>)
100092d2:	881b      	ldrh	r3, [r3, #0]
100092d4:	b2da      	uxtb	r2, r3
100092d6:	4b42      	ldr	r3, [pc, #264]	; (100093e0 <main+0x1dbc>)
100092d8:	721a      	strb	r2, [r3, #8]
													 new_data[9]=tester2;
100092da:	4b42      	ldr	r3, [pc, #264]	; (100093e4 <main+0x1dc0>)
100092dc:	881b      	ldrh	r3, [r3, #0]
100092de:	b2da      	uxtb	r2, r3
100092e0:	4b3f      	ldr	r3, [pc, #252]	; (100093e0 <main+0x1dbc>)
100092e2:	725a      	strb	r2, [r3, #9]
													 new_data[10]=tester3;
100092e4:	4b40      	ldr	r3, [pc, #256]	; (100093e8 <main+0x1dc4>)
100092e6:	881b      	ldrh	r3, [r3, #0]
100092e8:	b2da      	uxtb	r2, r3
100092ea:	4b3d      	ldr	r3, [pc, #244]	; (100093e0 <main+0x1dbc>)
100092ec:	729a      	strb	r2, [r3, #10]
													 new_data[11]=tester4;
100092ee:	4b38      	ldr	r3, [pc, #224]	; (100093d0 <main+0x1dac>)
100092f0:	881b      	ldrh	r3, [r3, #0]
100092f2:	b2da      	uxtb	r2, r3
100092f4:	4b3a      	ldr	r3, [pc, #232]	; (100093e0 <main+0x1dbc>)
100092f6:	72da      	strb	r2, [r3, #11]
													 new_data[12]=0xff;
100092f8:	4b39      	ldr	r3, [pc, #228]	; (100093e0 <main+0x1dbc>)
100092fa:	22ff      	movs	r2, #255	; 0xff
100092fc:	731a      	strb	r2, [r3, #12]
													 UART_Transmit(&UART_1, new_data,transmit_buf_size);
100092fe:	4b37      	ldr	r3, [pc, #220]	; (100093dc <main+0x1db8>)
10009300:	781b      	ldrb	r3, [r3, #0]
10009302:	1c1c      	adds	r4, r3, #0
10009304:	4a39      	ldr	r2, [pc, #228]	; (100093ec <main+0x1dc8>)
10009306:	4b36      	ldr	r3, [pc, #216]	; (100093e0 <main+0x1dbc>)
10009308:	1c10      	adds	r0, r2, #0
1000930a:	1c19      	adds	r1, r3, #0
1000930c:	1c22      	adds	r2, r4, #0
1000930e:	f7fa fca1 	bl	10003c54 <UART_Transmit>
10009312:	e031      	b.n	10009378 <main+0x1d54>
													}
											 } //if result

												 else{
													new_data_HalloBack();
10009314:	f7f8 f9ce 	bl	100016b4 <new_data_HalloBack>
													 new_data[6]='e';
10009318:	4b31      	ldr	r3, [pc, #196]	; (100093e0 <main+0x1dbc>)
1000931a:	2265      	movs	r2, #101	; 0x65
1000931c:	719a      	strb	r2, [r3, #6]
													 new_data[7]='r';
1000931e:	4b30      	ldr	r3, [pc, #192]	; (100093e0 <main+0x1dbc>)
10009320:	2272      	movs	r2, #114	; 0x72
10009322:	71da      	strb	r2, [r3, #7]
													 new_data[8]='0';
10009324:	4b2e      	ldr	r3, [pc, #184]	; (100093e0 <main+0x1dbc>)
10009326:	2230      	movs	r2, #48	; 0x30
10009328:	721a      	strb	r2, [r3, #8]
													 new_data[9]='3';
1000932a:	4b2d      	ldr	r3, [pc, #180]	; (100093e0 <main+0x1dbc>)
1000932c:	2233      	movs	r2, #51	; 0x33
1000932e:	725a      	strb	r2, [r3, #9]
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
10009330:	4b2a      	ldr	r3, [pc, #168]	; (100093dc <main+0x1db8>)
10009332:	781b      	ldrb	r3, [r3, #0]
10009334:	1c1c      	adds	r4, r3, #0
10009336:	4a2d      	ldr	r2, [pc, #180]	; (100093ec <main+0x1dc8>)
10009338:	4b29      	ldr	r3, [pc, #164]	; (100093e0 <main+0x1dbc>)
1000933a:	1c10      	adds	r0, r2, #0
1000933c:	1c19      	adds	r1, r3, #0
1000933e:	1c22      	adds	r2, r4, #0
10009340:	f7fa fc88 	bl	10003c54 <UART_Transmit>
												}
											break;
				case command_eprommInitResi :
										if (node_id_neu == 254 &&  Ser_NrH == 0x7b7a && Ser_NrH  == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL == 0x5859 && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
										{
											 if(Dstatus == DAVE_STATUS_SUCCESS)
10009344:	e032      	b.n	100093ac <main+0x1d88>
													 new_data[9]='3';
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
												  }
										 }//if status
											else {
											new_data_HalloBack();     // vorgabewerte stimmen nicht
10009346:	f7f8 f9b5 	bl	100016b4 <new_data_HalloBack>
											 new_data[6]='e';
1000934a:	4b25      	ldr	r3, [pc, #148]	; (100093e0 <main+0x1dbc>)
1000934c:	2265      	movs	r2, #101	; 0x65
1000934e:	719a      	strb	r2, [r3, #6]
											 new_data[7]='r';
10009350:	4b23      	ldr	r3, [pc, #140]	; (100093e0 <main+0x1dbc>)
10009352:	2272      	movs	r2, #114	; 0x72
10009354:	71da      	strb	r2, [r3, #7]
											 new_data[8]='0';
10009356:	4b22      	ldr	r3, [pc, #136]	; (100093e0 <main+0x1dbc>)
10009358:	2230      	movs	r2, #48	; 0x30
1000935a:	721a      	strb	r2, [r3, #8]
											 new_data[9]='2';
1000935c:	4b20      	ldr	r3, [pc, #128]	; (100093e0 <main+0x1dbc>)
1000935e:	2232      	movs	r2, #50	; 0x32
10009360:	725a      	strb	r2, [r3, #9]
											 UART_Transmit(&UART_1, new_data,transmit_buf_size);
10009362:	4b1e      	ldr	r3, [pc, #120]	; (100093dc <main+0x1db8>)
10009364:	781b      	ldrb	r3, [r3, #0]
10009366:	1c1c      	adds	r4, r3, #0
10009368:	4a20      	ldr	r2, [pc, #128]	; (100093ec <main+0x1dc8>)
1000936a:	4b1d      	ldr	r3, [pc, #116]	; (100093e0 <main+0x1dbc>)
1000936c:	1c10      	adds	r0, r2, #0
1000936e:	1c19      	adds	r1, r3, #0
10009370:	1c22      	adds	r2, r4, #0
10009372:	f7fa fc6f 	bl	10003c54 <UART_Transmit>
												}
											break;
				case command_eprommInitResi :
										if (node_id_neu == 254 &&  Ser_NrH == 0x7b7a && Ser_NrH  == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL == 0x5859 && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
										{
											 if(Dstatus == DAVE_STATUS_SUCCESS)
10009376:	e019      	b.n	100093ac <main+0x1d88>
10009378:	e018      	b.n	100093ac <main+0x1d88>
											 new_data[9]='2';
											 UART_Transmit(&UART_1, new_data,transmit_buf_size);
											}
									 }//if sernr
											else {
											new_data_HalloBack();     // vorgabewerte stimmen nicht
1000937a:	f7f8 f99b 	bl	100016b4 <new_data_HalloBack>
											 new_data[6]='e';
1000937e:	4b18      	ldr	r3, [pc, #96]	; (100093e0 <main+0x1dbc>)
10009380:	2265      	movs	r2, #101	; 0x65
10009382:	719a      	strb	r2, [r3, #6]
											 new_data[7]='r';
10009384:	4b16      	ldr	r3, [pc, #88]	; (100093e0 <main+0x1dbc>)
10009386:	2272      	movs	r2, #114	; 0x72
10009388:	71da      	strb	r2, [r3, #7]
											 new_data[8]='0';
1000938a:	4b15      	ldr	r3, [pc, #84]	; (100093e0 <main+0x1dbc>)
1000938c:	2230      	movs	r2, #48	; 0x30
1000938e:	721a      	strb	r2, [r3, #8]
											 new_data[9]='1';
10009390:	4b13      	ldr	r3, [pc, #76]	; (100093e0 <main+0x1dbc>)
10009392:	2231      	movs	r2, #49	; 0x31
10009394:	725a      	strb	r2, [r3, #9]
											 UART_Transmit(&UART_1, new_data,transmit_buf_size);
10009396:	4b11      	ldr	r3, [pc, #68]	; (100093dc <main+0x1db8>)
10009398:	781b      	ldrb	r3, [r3, #0]
1000939a:	1c1c      	adds	r4, r3, #0
1000939c:	4a13      	ldr	r2, [pc, #76]	; (100093ec <main+0x1dc8>)
1000939e:	4b10      	ldr	r3, [pc, #64]	; (100093e0 <main+0x1dbc>)
100093a0:	1c10      	adds	r0, r2, #0
100093a2:	1c19      	adds	r1, r3, #0
100093a4:	1c22      	adds	r2, r4, #0
100093a6:	f7fa fc55 	bl	10003c54 <UART_Transmit>
											}
											break;
100093aa:	e001      	b.n	100093b0 <main+0x1d8c>
100093ac:	e000      	b.n	100093b0 <main+0x1d8c>

				default:
				break;
100093ae:	46c0      	nop			; (mov r8, r8)
				}//switch
			  } // else node id == ok

				//############
				execute = 0;
100093b0:	4b0f      	ldr	r3, [pc, #60]	; (100093f0 <main+0x1dcc>)
100093b2:	2200      	movs	r2, #0
100093b4:	701a      	strb	r2, [r3, #0]
			} // if ( execute == 1 )
		} // if(UART_Receive(&UART_1, ReadData, 1) == UART_STATUS_SUCCESS)
	}
100093b6:	f7fe fbee 	bl	10007b96 <main+0x572>
100093ba:	46c0      	nop			; (mov r8, r8)
100093bc:	20000848 	.word	0x20000848
100093c0:	200008b2 	.word	0x200008b2
100093c4:	200007c8 	.word	0x200007c8
100093c8:	20000970 	.word	0x20000970
100093cc:	200007fe 	.word	0x200007fe
100093d0:	20000c32 	.word	0x20000c32
100093d4:	20000c28 	.word	0x20000c28
100093d8:	20000c36 	.word	0x20000c36
100093dc:	20000550 	.word	0x20000550
100093e0:	20000804 	.word	0x20000804
100093e4:	20000c34 	.word	0x20000c34
100093e8:	20000c24 	.word	0x20000c24
100093ec:	20000560 	.word	0x20000560
100093f0:	200008b0 	.word	0x200008b0

100093f4 <endofTransmitU1>:
   return (1U);
 }

//----------------------------------------------------------------------------------------
void endofTransmitU1()//Callback functin for "End of transmit" event.
 {
100093f4:	b580      	push	{r7, lr}
100093f6:	af00      	add	r7, sp, #0
 // UART_Receive(&UART_0, rec_data, sizeof(rec_data));
	  // DIGITAL_IO_ToggleOutput(&VCC_LED_shtdwn);
 }
100093f8:	46bd      	mov	sp, r7
100093fa:	bd80      	pop	{r7, pc}

100093fc <endofReceiveU1>:
//----------------------------------------------------------------------------------------
 void endofReceiveU1()//Callback function for "End of receive" event.
 {
100093fc:	b580      	push	{r7, lr}
100093fe:	af00      	add	r7, sp, #0
	//   DIGITAL_IO_ToggleOutput(&DO_SEL_Gain);  //	 LED_Toggle_EverySec( );
	//UART_Transmit(&UART_0, rec_data, sizeof(rec_data));
 }
10009400:	46bd      	mov	sp, r7
10009402:	bd80      	pop	{r7, pc}

10009404 <endofTransmitU0>:
 //----------------------------------------------------------------------------------------
 void endofTransmitU0()//Callback functin for "End of transmit" event.
  {
10009404:	b580      	push	{r7, lr}
10009406:	af00      	add	r7, sp, #0
 //a  UART_Receive(&UART_1, rec_data, sizeof(rec_data));
	 //a	  DIGITAL_IO_ToggleOutput(&DO_LED_Shtdwn);
  }
10009408:	46bd      	mov	sp, r7
1000940a:	bd80      	pop	{r7, pc}

1000940c <endofReceiveU0>:
 //----------------------------------------------------------------------------------------
  void endofReceiveU0()//Callback function for "End of receive" event.
  {
1000940c:	b580      	push	{r7, lr}
1000940e:	af00      	add	r7, sp, #0
 	  // DIGITAL_IO_ToggleOutput(&DO_SEL_Gain);  //	 LED_Toggle_EverySec( );
	  //a UART_Transmit(&UART_1, rec_data, sizeof(rec_data));
  }
10009410:	46bd      	mov	sp, r7
10009412:	bd80      	pop	{r7, pc}

10009414 <VADC0_C0_0_IRQHandler>:
 //----------------------------------------------------------------------------------------
  void adcIRQHandler(void)
  {
10009414:	b580      	push	{r7, lr}
10009416:	af00      	add	r7, sp, #0
        // read the results of the conversion
        resultA = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_U_in);
10009418:	4b35      	ldr	r3, [pc, #212]	; (100094f0 <VADC0_C0_0_IRQHandler+0xdc>)
1000941a:	1c18      	adds	r0, r3, #0
1000941c:	f7fe f8e0 	bl	100075e0 <ADC_MEASUREMENT_ADV_GetResult>
10009420:	1c03      	adds	r3, r0, #0
10009422:	1c1a      	adds	r2, r3, #0
10009424:	4b33      	ldr	r3, [pc, #204]	; (100094f4 <VADC0_C0_0_IRQHandler+0xe0>)
10009426:	801a      	strh	r2, [r3, #0]
        resultAalt = (resultA + 3*resultAalt)/4;
10009428:	4b32      	ldr	r3, [pc, #200]	; (100094f4 <VADC0_C0_0_IRQHandler+0xe0>)
1000942a:	881b      	ldrh	r3, [r3, #0]
1000942c:	1c19      	adds	r1, r3, #0
1000942e:	4b32      	ldr	r3, [pc, #200]	; (100094f8 <VADC0_C0_0_IRQHandler+0xe4>)
10009430:	881b      	ldrh	r3, [r3, #0]
10009432:	1c1a      	adds	r2, r3, #0
10009434:	1c13      	adds	r3, r2, #0
10009436:	005b      	lsls	r3, r3, #1
10009438:	189b      	adds	r3, r3, r2
1000943a:	18cb      	adds	r3, r1, r3
1000943c:	2b00      	cmp	r3, #0
1000943e:	da00      	bge.n	10009442 <VADC0_C0_0_IRQHandler+0x2e>
10009440:	3303      	adds	r3, #3
10009442:	109b      	asrs	r3, r3, #2
10009444:	b29a      	uxth	r2, r3
10009446:	4b2c      	ldr	r3, [pc, #176]	; (100094f8 <VADC0_C0_0_IRQHandler+0xe4>)
10009448:	801a      	strh	r2, [r3, #0]
        resultB = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_ntc);
1000944a:	4b2c      	ldr	r3, [pc, #176]	; (100094fc <VADC0_C0_0_IRQHandler+0xe8>)
1000944c:	1c18      	adds	r0, r3, #0
1000944e:	f7fe f8c7 	bl	100075e0 <ADC_MEASUREMENT_ADV_GetResult>
10009452:	1c03      	adds	r3, r0, #0
10009454:	1c1a      	adds	r2, r3, #0
10009456:	4b2a      	ldr	r3, [pc, #168]	; (10009500 <VADC0_C0_0_IRQHandler+0xec>)
10009458:	801a      	strh	r2, [r3, #0]
        resultBalt = (resultB + 3*resultBalt)/4;
1000945a:	4b29      	ldr	r3, [pc, #164]	; (10009500 <VADC0_C0_0_IRQHandler+0xec>)
1000945c:	881b      	ldrh	r3, [r3, #0]
1000945e:	1c19      	adds	r1, r3, #0
10009460:	4b28      	ldr	r3, [pc, #160]	; (10009504 <VADC0_C0_0_IRQHandler+0xf0>)
10009462:	881b      	ldrh	r3, [r3, #0]
10009464:	1c1a      	adds	r2, r3, #0
10009466:	1c13      	adds	r3, r2, #0
10009468:	005b      	lsls	r3, r3, #1
1000946a:	189b      	adds	r3, r3, r2
1000946c:	18cb      	adds	r3, r1, r3
1000946e:	2b00      	cmp	r3, #0
10009470:	da00      	bge.n	10009474 <VADC0_C0_0_IRQHandler+0x60>
10009472:	3303      	adds	r3, #3
10009474:	109b      	asrs	r3, r3, #2
10009476:	b29a      	uxth	r2, r3
10009478:	4b22      	ldr	r3, [pc, #136]	; (10009504 <VADC0_C0_0_IRQHandler+0xf0>)
1000947a:	801a      	strh	r2, [r3, #0]
        resultC = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_I_ww);
1000947c:	4b22      	ldr	r3, [pc, #136]	; (10009508 <VADC0_C0_0_IRQHandler+0xf4>)
1000947e:	1c18      	adds	r0, r3, #0
10009480:	f7fe f8ae 	bl	100075e0 <ADC_MEASUREMENT_ADV_GetResult>
10009484:	1c03      	adds	r3, r0, #0
10009486:	1c1a      	adds	r2, r3, #0
10009488:	4b20      	ldr	r3, [pc, #128]	; (1000950c <VADC0_C0_0_IRQHandler+0xf8>)
1000948a:	801a      	strh	r2, [r3, #0]
        resultCalt = (resultC + 3*resultCalt)/4;
1000948c:	4b1f      	ldr	r3, [pc, #124]	; (1000950c <VADC0_C0_0_IRQHandler+0xf8>)
1000948e:	881b      	ldrh	r3, [r3, #0]
10009490:	1c19      	adds	r1, r3, #0
10009492:	4b1f      	ldr	r3, [pc, #124]	; (10009510 <VADC0_C0_0_IRQHandler+0xfc>)
10009494:	881b      	ldrh	r3, [r3, #0]
10009496:	1c1a      	adds	r2, r3, #0
10009498:	1c13      	adds	r3, r2, #0
1000949a:	005b      	lsls	r3, r3, #1
1000949c:	189b      	adds	r3, r3, r2
1000949e:	18cb      	adds	r3, r1, r3
100094a0:	2b00      	cmp	r3, #0
100094a2:	da00      	bge.n	100094a6 <VADC0_C0_0_IRQHandler+0x92>
100094a4:	3303      	adds	r3, #3
100094a6:	109b      	asrs	r3, r3, #2
100094a8:	b29a      	uxth	r2, r3
100094aa:	4b19      	ldr	r3, [pc, #100]	; (10009510 <VADC0_C0_0_IRQHandler+0xfc>)
100094ac:	801a      	strh	r2, [r3, #0]
        resultD = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_I_cw);
100094ae:	4b19      	ldr	r3, [pc, #100]	; (10009514 <VADC0_C0_0_IRQHandler+0x100>)
100094b0:	1c18      	adds	r0, r3, #0
100094b2:	f7fe f895 	bl	100075e0 <ADC_MEASUREMENT_ADV_GetResult>
100094b6:	1c03      	adds	r3, r0, #0
100094b8:	1c1a      	adds	r2, r3, #0
100094ba:	4b17      	ldr	r3, [pc, #92]	; (10009518 <VADC0_C0_0_IRQHandler+0x104>)
100094bc:	801a      	strh	r2, [r3, #0]
        resultDalt = (resultD + 3*resultDalt)/4;
100094be:	4b16      	ldr	r3, [pc, #88]	; (10009518 <VADC0_C0_0_IRQHandler+0x104>)
100094c0:	881b      	ldrh	r3, [r3, #0]
100094c2:	1c19      	adds	r1, r3, #0
100094c4:	4b15      	ldr	r3, [pc, #84]	; (1000951c <VADC0_C0_0_IRQHandler+0x108>)
100094c6:	881b      	ldrh	r3, [r3, #0]
100094c8:	1c1a      	adds	r2, r3, #0
100094ca:	1c13      	adds	r3, r2, #0
100094cc:	005b      	lsls	r3, r3, #1
100094ce:	189b      	adds	r3, r3, r2
100094d0:	18cb      	adds	r3, r1, r3
100094d2:	2b00      	cmp	r3, #0
100094d4:	da00      	bge.n	100094d8 <VADC0_C0_0_IRQHandler+0xc4>
100094d6:	3303      	adds	r3, #3
100094d8:	109b      	asrs	r3, r3, #2
100094da:	b29a      	uxth	r2, r3
100094dc:	4b0f      	ldr	r3, [pc, #60]	; (1000951c <VADC0_C0_0_IRQHandler+0x108>)
100094de:	801a      	strh	r2, [r3, #0]
        adc_ready=adc_ready + 1;
100094e0:	4b0f      	ldr	r3, [pc, #60]	; (10009520 <VADC0_C0_0_IRQHandler+0x10c>)
100094e2:	881b      	ldrh	r3, [r3, #0]
100094e4:	3301      	adds	r3, #1
100094e6:	b29a      	uxth	r2, r3
100094e8:	4b0d      	ldr	r3, [pc, #52]	; (10009520 <VADC0_C0_0_IRQHandler+0x10c>)
100094ea:	801a      	strh	r2, [r3, #0]
        //Start the next round of conversion
      //  ADC_MEASUREMENT_ADV_SoftwareTrigger(&ADC_MEASUREMENT_ADV_0);
  }
100094ec:	46bd      	mov	sp, r7
100094ee:	bd80      	pop	{r7, pc}
100094f0:	10009794 	.word	0x10009794
100094f4:	200008b6 	.word	0x200008b6
100094f8:	200007c4 	.word	0x200007c4
100094fc:	10009754 	.word	0x10009754
10009500:	20000548 	.word	0x20000548
10009504:	200008a2 	.word	0x200008a2
10009508:	10009774 	.word	0x10009774
1000950c:	2000085e 	.word	0x2000085e
10009510:	20000906 	.word	0x20000906
10009514:	100097b4 	.word	0x100097b4
10009518:	200008bc 	.word	0x200008bc
1000951c:	20000766 	.word	0x20000766
10009520:	200008fa 	.word	0x200008fa

10009524 <__libc_init_array>:
10009524:	4b0e      	ldr	r3, [pc, #56]	; (10009560 <__libc_init_array+0x3c>)
10009526:	b570      	push	{r4, r5, r6, lr}
10009528:	2500      	movs	r5, #0
1000952a:	1c1e      	adds	r6, r3, #0
1000952c:	4c0d      	ldr	r4, [pc, #52]	; (10009564 <__libc_init_array+0x40>)
1000952e:	1ae4      	subs	r4, r4, r3
10009530:	10a4      	asrs	r4, r4, #2
10009532:	42a5      	cmp	r5, r4
10009534:	d004      	beq.n	10009540 <__libc_init_array+0x1c>
10009536:	00ab      	lsls	r3, r5, #2
10009538:	58f3      	ldr	r3, [r6, r3]
1000953a:	4798      	blx	r3
1000953c:	3501      	adds	r5, #1
1000953e:	e7f8      	b.n	10009532 <__libc_init_array+0xe>
10009540:	f7fa fa90 	bl	10003a64 <_init>
10009544:	4b08      	ldr	r3, [pc, #32]	; (10009568 <__libc_init_array+0x44>)
10009546:	2500      	movs	r5, #0
10009548:	1c1e      	adds	r6, r3, #0
1000954a:	4c08      	ldr	r4, [pc, #32]	; (1000956c <__libc_init_array+0x48>)
1000954c:	1ae4      	subs	r4, r4, r3
1000954e:	10a4      	asrs	r4, r4, #2
10009550:	42a5      	cmp	r5, r4
10009552:	d004      	beq.n	1000955e <__libc_init_array+0x3a>
10009554:	00ab      	lsls	r3, r5, #2
10009556:	58f3      	ldr	r3, [r6, r3]
10009558:	4798      	blx	r3
1000955a:	3501      	adds	r5, #1
1000955c:	e7f8      	b.n	10009550 <__libc_init_array+0x2c>
1000955e:	bd70      	pop	{r4, r5, r6, pc}
10009560:	20000764 	.word	0x20000764
10009564:	20000764 	.word	0x20000764
10009568:	20000764 	.word	0x20000764
1000956c:	20000764 	.word	0x20000764
10009570:	100020e6 	.word	0x100020e6
10009574:	10002096 	.word	0x10002096
10009578:	100020a4 	.word	0x100020a4
1000957c:	100020b2 	.word	0x100020b2
10009580:	100020c2 	.word	0x100020c2
10009584:	100020d4 	.word	0x100020d4

10009588 <g_xmc_vadc_group_array>:
10009588:	48030400 48030800                       ...H...H

10009590 <UART_0_channel_config>:
10009590:	00004b00 10010808 00000000              .K..........

1000959c <UART_0_tx_pin_config>:
1000959c:	000000b0 00000001                       ........

100095a4 <UART_0_tx_pin>:
100095a4:	40040100 00000001 1000959c              ...@........

100095b0 <UART_0_config>:
100095b0:	10009590 10004279 10009405 1000940d     ....yB..........
	...
100095d4:	100095a4 04000000 00000304              ............

100095e0 <UART_0_rx_pin_config>:
100095e0:	00000000 00000001                       ........

100095e8 <UART_1_channel_config>:
100095e8:	00004b00 10010808 00000000              .K..........

100095f4 <UART_1_tx_pin_config>:
100095f4:	000000b8 00000001                       ........

100095fc <UART_1_tx_pin>:
100095fc:	40040000 00000006 100095f4              ...@........

10009608 <UART_1_config>:
10009608:	100095e8 100043a1 100093f5 100093fd     .....C..........
	...
1000962c:	100095fc 04000000 00000404              ............

10009638 <UART_1_rx_pin_config>:
10009638:	00000000 00000001                       ........

10009640 <INTERRUPT_0>:
10009640:	0001030f                                ....

10009644 <INTERRUPT_1>:
10009644:	00000300                                ....

10009648 <group_init_handle0>:
	...

1000965c <group_init_handle1>:
	...

10009670 <global_config>:
	...
10009688:	10005a36 100059e6 100059f2 10005a22     6Z...Y...Y.."Z..
10009698:	10005a36 100059ec 10005a12 10005a18     6Z...Y...Z...Z..
100096a8:	10005a2c                                ,Z..

100096ac <E_EEPROM_XMC1_block_Config>:
100096ac:	00000001 00000010 00000002 00000010     ................
100096bc:	00000003 00000020 00000004 00000010     .... ...........
100096cc:	00000005 00000010 00000006 00000010     ................

100096dc <xmc_int_tcs>:
100096dc:	40040200 00000000 00000000 00000002     ...@............

100096ec <xmc_int_bmc>:
100096ec:	40040200 00000000 00000000 00000007     ...@............

100096fc <xmc_lin_en>:
100096fc:	40040000 00000080 00010000 00000000     ...@............

1000970c <xmc_sel_gain>:
1000970c:	40040000 00000080 00010000 0000000c     ...@............

1000971c <VCC_LED_shtdwn>:
1000971c:	40040000 00000000 00000000 0000000d     ...@............
1000972c:	00000100 00010000 00000000              ............

10009738 <group_ptrs>:
10009738:	48030400 48030800                       ...H...H

10009740 <ADC_MEASUREMENT_ADV_0_xmc_ntc_ch_config>:
10009740:	002b0000 00000000 00000000 0000ff01     ..+.............

10009750 <ADC_MEASUREMENT_ADV_0_xmc_ntc_res_config>:
10009750:	00000000                                ....

10009754 <ADC_MEASUREMENT_ADV_0_xmc_ntc_handle>:
10009754:	10009740 10009750 00000000              @...P.......

10009760 <ADC_MEASUREMENT_ADV_0_xmc_I_ww_ch_config>:
10009760:	002c0000 00000000 00000000 00000201     ..,.............

10009770 <ADC_MEASUREMENT_ADV_0_xmc_I_ww_res_config>:
10009770:	00000000                                ....

10009774 <ADC_MEASUREMENT_ADV_0_xmc_I_ww_handle>:
10009774:	10009760 10009770 00000100              `...p.......

10009780 <ADC_MEASUREMENT_ADV_0_xmc_U_in_ch_config>:
10009780:	002d0000 00000000 00000000 0000ff01     ..-.............

10009790 <ADC_MEASUREMENT_ADV_0_xmc_U_in_res_config>:
10009790:	00000000                                ....

10009794 <ADC_MEASUREMENT_ADV_0_xmc_U_in_handle>:
10009794:	10009780 10009790 00000300              ............

100097a0 <ADC_MEASUREMENT_ADV_0_xmc_I_cw_ch_config>:
100097a0:	002a0000 00000000 00000000 0000ff01     ..*.............

100097b0 <ADC_MEASUREMENT_ADV_0_xmc_I_cw_res_config>:
100097b0:	80000000                                ....

100097b4 <ADC_MEASUREMENT_ADV_0_xmc_I_cw_handle>:
100097b4:	100097a0 100097b0 00000400              ............

100097c0 <ADC_MEASUREMENT_ADV_0_queue_config>:
	...

100097cc <ADC_MEASUREMENT_ADV_0_queue_handle>:
	...
100097d8:	00000015 100097c0 00000001              ............

100097e4 <ADC_MEASUREMENT_ADV_0_xmc_ntc_queue_entry_0>:
100097e4:	000000a0                                ....

100097e8 <ADC_MEASUREMENT_ADV_0_xmc_I_ww_queue_entry_1>:
100097e8:	00000021                                !...

100097ec <ADC_MEASUREMENT_ADV_0_xmc_U_in_queue_entry_2>:
100097ec:	00000023                                #...

100097f0 <ADC_MEASUREMENT_ADV_0_xmc_I_cw_queue_entry_3>:
100097f0:	00000024                                $...

100097f4 <ADC_MEASUREMENT_ADV_0>:
100097f4:	20000750 20000740 100073a9 100097cc     P.. @.. .s......
10009804:	20000760 04040003 00000001 10008ddc     `.. ............
10009814:	10008560 100086fc 100093ae 10008bdc     `...............
10009824:	10008caa 10008a34 100093ae 100093ae     ....4...........
10009834:	1000883c 100093ae 100093ae 100093ae     <...............
10009844:	100093ae 10007f4e 10007f6a 100093ae     ....N...j.......
10009854:	100093ae 100093ae 10007f86 10007fda     ................
10009864:	10008102 1000815a 10008026 100081f6     ....Z...&.......
10009874:	10008306 100083f0 10008358 10007f32     ........X...2...
10009884:	10008484 100084f2 10008042 100080a2     ........B.......

Disassembly of section .VENEER_Code:

2000000c <HardFault_Veneer>:
    
    .align 1
    
    .globl HardFault_Veneer
HardFault_Veneer:
    LDR R0, =HardFault_Handler
2000000c:	482c      	ldr	r0, [pc, #176]	; (200000c0 <BCCU0_0_Veneer+0x4>)
    MOV PC,R0
2000000e:	4687      	mov	pc, r0
	...

2000002c <SVC_Veneer>:
    .long 0
    .long 0
/* ======================================================================== */
    .globl SVC_Veneer
SVC_Veneer:
    LDR R0, =SVC_Handler
2000002c:	4825      	ldr	r0, [pc, #148]	; (200000c4 <BCCU0_0_Veneer+0x8>)
    MOV PC,R0
2000002e:	4687      	mov	pc, r0
	...

20000038 <PendSV_Veneer>:
    .long 0
    .long 0
/* ======================================================================== */
    .globl PendSV_Veneer
PendSV_Veneer:
    LDR R0, =PendSV_Handler
20000038:	4823      	ldr	r0, [pc, #140]	; (200000c8 <BCCU0_0_Veneer+0xc>)
    MOV PC,R0
2000003a:	4687      	mov	pc, r0

2000003c <SysTick_Veneer>:
/* ======================================================================== */
    .globl SysTick_Veneer 
SysTick_Veneer:
    LDR R0, =SysTick_Handler
2000003c:	4823      	ldr	r0, [pc, #140]	; (200000cc <BCCU0_0_Veneer+0x10>)
    MOV PC,R0
2000003e:	4687      	mov	pc, r0

20000040 <SCU_0_Veneer>:
/* ======================================================================== */
    .globl SCU_0_Veneer 
SCU_0_Veneer:
    LDR R0, =SCU_0_IRQHandler
20000040:	4823      	ldr	r0, [pc, #140]	; (200000d0 <BCCU0_0_Veneer+0x14>)
    MOV PC,R0
20000042:	4687      	mov	pc, r0

20000044 <SCU_1_Veneer>:
/* ======================================================================== */
    .globl SCU_1_Veneer 
SCU_1_Veneer:
    LDR R0, =SCU_1_IRQHandler
20000044:	4823      	ldr	r0, [pc, #140]	; (200000d4 <BCCU0_0_Veneer+0x18>)
    MOV PC,R0
20000046:	4687      	mov	pc, r0

20000048 <SCU_2_Veneer>:
/* ======================================================================== */
    .globl SCU_2_Veneer
SCU_2_Veneer:
    LDR R0, =SCU_2_IRQHandler
20000048:	4823      	ldr	r0, [pc, #140]	; (200000d8 <BCCU0_0_Veneer+0x1c>)
    MOV PC,R0
2000004a:	4687      	mov	pc, r0

2000004c <SCU_3_Veneer>:
/* ======================================================================== */
    .globl SCU_3_Veneer 
SCU_3_Veneer:
    LDR R0, =ERU0_0_IRQHandler
2000004c:	4823      	ldr	r0, [pc, #140]	; (200000dc <BCCU0_0_Veneer+0x20>)
    MOV PC,R0
2000004e:	4687      	mov	pc, r0

20000050 <SCU_4_Veneer>:
/* ======================================================================== */
    .globl SCU_4_Veneer 
SCU_4_Veneer:
    LDR R0, =ERU0_1_IRQHandler
20000050:	4823      	ldr	r0, [pc, #140]	; (200000e0 <BCCU0_0_Veneer+0x24>)
    MOV PC,R0
20000052:	4687      	mov	pc, r0

20000054 <SCU_5_Veneer>:
/* ======================================================================== */
    .globl SCU_5_Veneer 
SCU_5_Veneer:
    LDR R0, =ERU0_2_IRQHandler
20000054:	4823      	ldr	r0, [pc, #140]	; (200000e4 <BCCU0_0_Veneer+0x28>)
    MOV PC,R0
20000056:	4687      	mov	pc, r0

20000058 <SCU_6_Veneer>:
/* ======================================================================== */
    .globl SCU_6_Veneer 
SCU_6_Veneer:
    LDR R0, =ERU0_3_IRQHandler
20000058:	4823      	ldr	r0, [pc, #140]	; (200000e8 <BCCU0_0_Veneer+0x2c>)
    MOV PC,R0
2000005a:	4687      	mov	pc, r0

2000005c <MATH_Veneer>:
/* ======================================================================== */
    .globl MATH_Veneer 
MATH_Veneer:
    LDR R0, =MATH0_0_IRQHandler
2000005c:	4823      	ldr	r0, [pc, #140]	; (200000ec <BCCU0_0_Veneer+0x30>)
    MOV PC,R0
2000005e:	4687      	mov	pc, r0
20000060:	00000000 	.word	0x00000000

20000064 <USIC0_0_Veneer>:
    .long 0
/* ======================================================================== */
    .globl USIC0_0_Veneer
USIC0_0_Veneer:
    LDR R0, =USIC0_0_IRQHandler
20000064:	4822      	ldr	r0, [pc, #136]	; (200000f0 <BCCU0_0_Veneer+0x34>)
    MOV PC,R0
20000066:	4687      	mov	pc, r0

20000068 <USIC0_1_Veneer>:
/* ======================================================================== */
    .globl USIC0_1_Veneer
USIC0_1_Veneer:
    LDR R0, =USIC0_1_IRQHandler
20000068:	4822      	ldr	r0, [pc, #136]	; (200000f4 <BCCU0_0_Veneer+0x38>)
    MOV PC,R0
2000006a:	4687      	mov	pc, r0

2000006c <USIC0_2_Veneer>:
/* ======================================================================== */
    .globl USIC0_2_Veneer
USIC0_2_Veneer:
    LDR R0, =USIC0_2_IRQHandler
2000006c:	4822      	ldr	r0, [pc, #136]	; (200000f8 <BCCU0_0_Veneer+0x3c>)
    MOV PC,R0
2000006e:	4687      	mov	pc, r0

20000070 <USIC0_3_Veneer>:
/* ======================================================================== */
    .globl USIC0_3_Veneer
USIC0_3_Veneer:
    LDR R0, =USIC0_3_IRQHandler
20000070:	4822      	ldr	r0, [pc, #136]	; (200000fc <BCCU0_0_Veneer+0x40>)
    MOV PC,R0
20000072:	4687      	mov	pc, r0

20000074 <USIC0_4_Veneer>:
/* ======================================================================== */
    .globl USIC0_4_Veneer
USIC0_4_Veneer:
    LDR R0, =USIC0_4_IRQHandler
20000074:	4822      	ldr	r0, [pc, #136]	; (20000100 <BCCU0_0_Veneer+0x44>)
    MOV PC,R0
20000076:	4687      	mov	pc, r0

20000078 <USIC0_5_Veneer>:
/* ======================================================================== */
    .globl USIC0_5_Veneer
USIC0_5_Veneer:
    LDR R0, =USIC0_5_IRQHandler
20000078:	4822      	ldr	r0, [pc, #136]	; (20000104 <BCCU0_0_Veneer+0x48>)
    MOV PC,R0
2000007a:	4687      	mov	pc, r0

2000007c <VADC0_C0_0_Veneer>:
/* ======================================================================== */
    .globl VADC0_C0_0_Veneer 
VADC0_C0_0_Veneer:
    LDR R0, =VADC0_C0_0_IRQHandler
2000007c:	4822      	ldr	r0, [pc, #136]	; (20000108 <BCCU0_0_Veneer+0x4c>)
    MOV PC,R0
2000007e:	4687      	mov	pc, r0

20000080 <VADC0_C0_1_Veneer>:
/* ======================================================================== */
    .globl VADC0_C0_1_Veneer
VADC0_C0_1_Veneer:
    LDR R0, =VADC0_C0_1_IRQHandler
20000080:	4822      	ldr	r0, [pc, #136]	; (2000010c <BCCU0_0_Veneer+0x50>)
    MOV PC,R0
20000082:	4687      	mov	pc, r0

20000084 <VADC0_G0_0_Veneer>:
/* ======================================================================== */
    .globl VADC0_G0_0_Veneer
VADC0_G0_0_Veneer:
    LDR R0, =VADC0_G0_0_IRQHandler
20000084:	4822      	ldr	r0, [pc, #136]	; (20000110 <BCCU0_0_Veneer+0x54>)
    MOV PC,R0
20000086:	4687      	mov	pc, r0

20000088 <VADC0_G0_1_Veneer>:
/* ======================================================================== */
    .globl VADC0_G0_1_Veneer
VADC0_G0_1_Veneer:
    LDR R0, =VADC0_G0_1_IRQHandler
20000088:	4822      	ldr	r0, [pc, #136]	; (20000114 <BCCU0_0_Veneer+0x58>)
    MOV PC,R0
2000008a:	4687      	mov	pc, r0

2000008c <VADC0_G1_0_Veneer>:
/* ======================================================================== */
    .globl VADC0_G1_0_Veneer
VADC0_G1_0_Veneer:
    LDR R0, =VADC0_G1_0_IRQHandler
2000008c:	4822      	ldr	r0, [pc, #136]	; (20000118 <BCCU0_0_Veneer+0x5c>)
    MOV PC,R0
2000008e:	4687      	mov	pc, r0

20000090 <VADC0_G1_1_Veneer>:
/* ======================================================================== */
    .globl VADC0_G1_1_Veneer
VADC0_G1_1_Veneer:
    LDR R0, =VADC0_G1_1_IRQHandler
20000090:	4822      	ldr	r0, [pc, #136]	; (2000011c <BCCU0_0_Veneer+0x60>)
    MOV PC,R0
20000092:	4687      	mov	pc, r0

20000094 <CCU40_0_Veneer>:
/* ======================================================================== */
    .globl CCU40_0_Veneer
CCU40_0_Veneer:
    LDR R0, =CCU40_0_IRQHandler
20000094:	4822      	ldr	r0, [pc, #136]	; (20000120 <BCCU0_0_Veneer+0x64>)
    MOV PC,R0
20000096:	4687      	mov	pc, r0

20000098 <CCU40_1_Veneer>:
/* ======================================================================== */
    .globl CCU40_1_Veneer
CCU40_1_Veneer:
    LDR R0, =CCU40_1_IRQHandler
20000098:	4822      	ldr	r0, [pc, #136]	; (20000124 <BCCU0_0_Veneer+0x68>)
    MOV PC,R0
2000009a:	4687      	mov	pc, r0

2000009c <CCU40_2_Veneer>:
/* ======================================================================== */
    .globl CCU40_2_Veneer
CCU40_2_Veneer:
    LDR R0, =CCU40_2_IRQHandler
2000009c:	4822      	ldr	r0, [pc, #136]	; (20000128 <BCCU0_0_Veneer+0x6c>)
    MOV PC,R0
2000009e:	4687      	mov	pc, r0

200000a0 <CCU40_3_Veneer>:
/* ======================================================================== */
    .globl CCU40_3_Veneer
CCU40_3_Veneer:
    LDR R0, =CCU40_3_IRQHandler
200000a0:	4822      	ldr	r0, [pc, #136]	; (2000012c <BCCU0_0_Veneer+0x70>)
    MOV PC,R0
200000a2:	4687      	mov	pc, r0

200000a4 <CCU80_0_Veneer>:
/* ======================================================================== */
    .globl CCU80_0_Veneer
CCU80_0_Veneer:
    LDR R0, =CCU80_0_IRQHandler
200000a4:	4822      	ldr	r0, [pc, #136]	; (20000130 <BCCU0_0_Veneer+0x74>)
    MOV PC,R0
200000a6:	4687      	mov	pc, r0

200000a8 <CCU80_1_Veneer>:
/* ======================================================================== */
    .globl CCU80_1_Veneer
CCU80_1_Veneer:
    LDR R0, =CCU80_1_IRQHandler
200000a8:	4822      	ldr	r0, [pc, #136]	; (20000134 <BCCU0_0_Veneer+0x78>)
    MOV PC,R0
200000aa:	4687      	mov	pc, r0

200000ac <POSIF0_0_Veneer>:
/* ======================================================================== */
    .globl POSIF0_0_Veneer
POSIF0_0_Veneer:
    LDR R0, =POSIF0_0_IRQHandler
200000ac:	4822      	ldr	r0, [pc, #136]	; (20000138 <BCCU0_0_Veneer+0x7c>)
    MOV PC,R0
200000ae:	4687      	mov	pc, r0

200000b0 <POSIF0_1_Veneer>:
/* ======================================================================== */
    .globl POSIF0_1_Veneer
POSIF0_1_Veneer:
    LDR R0, =POSIF0_1_IRQHandler
200000b0:	4822      	ldr	r0, [pc, #136]	; (2000013c <BCCU0_0_Veneer+0x80>)
    MOV PC,R0
200000b2:	4687      	mov	pc, r0
	...

200000bc <BCCU0_0_Veneer>:
    .long 0
    .long 0
/* ======================================================================== */
    .globl BCCU0_0_Veneer
BCCU0_0_Veneer:
    LDR R0, =BCCU0_0_IRQHandler
200000bc:	4820      	ldr	r0, [pc, #128]	; (20000140 <BCCU0_0_Veneer+0x84>)
    MOV PC,R0
200000be:	4687      	mov	pc, r0
    
    .align 1
    
    .globl HardFault_Veneer
HardFault_Veneer:
    LDR R0, =HardFault_Handler
200000c0:	10001099 	.word	0x10001099
    .long 0
    .long 0
/* ======================================================================== */
    .globl SVC_Veneer
SVC_Veneer:
    LDR R0, =SVC_Handler
200000c4:	10001099 	.word	0x10001099
    .long 0
    .long 0
/* ======================================================================== */
    .globl PendSV_Veneer
PendSV_Veneer:
    LDR R0, =PendSV_Handler
200000c8:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl SysTick_Veneer 
SysTick_Veneer:
    LDR R0, =SysTick_Handler
200000cc:	1000490d 	.word	0x1000490d
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_0_Veneer 
SCU_0_Veneer:
    LDR R0, =SCU_0_IRQHandler
200000d0:	100012bd 	.word	0x100012bd
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_1_Veneer 
SCU_1_Veneer:
    LDR R0, =SCU_1_IRQHandler
200000d4:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_2_Veneer
SCU_2_Veneer:
    LDR R0, =SCU_2_IRQHandler
200000d8:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_3_Veneer 
SCU_3_Veneer:
    LDR R0, =ERU0_0_IRQHandler
200000dc:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_4_Veneer 
SCU_4_Veneer:
    LDR R0, =ERU0_1_IRQHandler
200000e0:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_5_Veneer 
SCU_5_Veneer:
    LDR R0, =ERU0_2_IRQHandler
200000e4:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_6_Veneer 
SCU_6_Veneer:
    LDR R0, =ERU0_3_IRQHandler
200000e8:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl MATH_Veneer 
MATH_Veneer:
    LDR R0, =MATH0_0_IRQHandler
200000ec:	10001099 	.word	0x10001099
    MOV PC,R0
    .long 0
/* ======================================================================== */
    .globl USIC0_0_Veneer
USIC0_0_Veneer:
    LDR R0, =USIC0_0_IRQHandler
200000f0:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl USIC0_1_Veneer
USIC0_1_Veneer:
    LDR R0, =USIC0_1_IRQHandler
200000f4:	1000438d 	.word	0x1000438d
    MOV PC,R0
/* ======================================================================== */
    .globl USIC0_2_Veneer
USIC0_2_Veneer:
    LDR R0, =USIC0_2_IRQHandler
200000f8:	1000449d 	.word	0x1000449d
    MOV PC,R0
/* ======================================================================== */
    .globl USIC0_3_Veneer
USIC0_3_Veneer:
    LDR R0, =USIC0_3_IRQHandler
200000fc:	10004379 	.word	0x10004379
    MOV PC,R0
/* ======================================================================== */
    .globl USIC0_4_Veneer
USIC0_4_Veneer:
    LDR R0, =USIC0_4_IRQHandler
20000100:	10004489 	.word	0x10004489
    MOV PC,R0
/* ======================================================================== */
    .globl USIC0_5_Veneer
USIC0_5_Veneer:
    LDR R0, =USIC0_5_IRQHandler
20000104:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl VADC0_C0_0_Veneer 
VADC0_C0_0_Veneer:
    LDR R0, =VADC0_C0_0_IRQHandler
20000108:	10009415 	.word	0x10009415
    MOV PC,R0
/* ======================================================================== */
    .globl VADC0_C0_1_Veneer
VADC0_C0_1_Veneer:
    LDR R0, =VADC0_C0_1_IRQHandler
2000010c:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl VADC0_G0_0_Veneer
VADC0_G0_0_Veneer:
    LDR R0, =VADC0_G0_0_IRQHandler
20000110:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl VADC0_G0_1_Veneer
VADC0_G0_1_Veneer:
    LDR R0, =VADC0_G0_1_IRQHandler
20000114:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl VADC0_G1_0_Veneer
VADC0_G1_0_Veneer:
    LDR R0, =VADC0_G1_0_IRQHandler
20000118:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl VADC0_G1_1_Veneer
VADC0_G1_1_Veneer:
    LDR R0, =VADC0_G1_1_IRQHandler
2000011c:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl CCU40_0_Veneer
CCU40_0_Veneer:
    LDR R0, =CCU40_0_IRQHandler
20000120:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl CCU40_1_Veneer
CCU40_1_Veneer:
    LDR R0, =CCU40_1_IRQHandler
20000124:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl CCU40_2_Veneer
CCU40_2_Veneer:
    LDR R0, =CCU40_2_IRQHandler
20000128:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl CCU40_3_Veneer
CCU40_3_Veneer:
    LDR R0, =CCU40_3_IRQHandler
2000012c:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl CCU80_0_Veneer
CCU80_0_Veneer:
    LDR R0, =CCU80_0_IRQHandler
20000130:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl CCU80_1_Veneer
CCU80_1_Veneer:
    LDR R0, =CCU80_1_IRQHandler
20000134:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl POSIF0_0_Veneer
POSIF0_0_Veneer:
    LDR R0, =POSIF0_0_IRQHandler
20000138:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl POSIF0_1_Veneer
POSIF0_1_Veneer:
    LDR R0, =POSIF0_1_IRQHandler
2000013c:	10001099 	.word	0x10001099
    .long 0
    .long 0
/* ======================================================================== */
    .globl BCCU0_0_Veneer
BCCU0_0_Veneer:
    LDR R0, =BCCU0_0_IRQHandler
20000140:	10001099 	.word	0x10001099
