{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 09 17:09:28 2019 " "Info: Processing started: Wed Oct 09 17:09:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mipsHardware -c mipsHardware " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mipsHardware -c mipsHardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file unidadecontrole.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidadeControle " "Info: Found entity 1: unidadeControle" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/unidadeControle.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schemehard.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file schemehard.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 schemeHard " "Info: Found entity 1: schemeHard" {  } { { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/schemeHard.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iord.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file iord.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iord " "Info: Found entity 1: iord" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdst.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file regdst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regDST " "Info: Found entity 1: regDST" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "iord " "Info: Elaborating entity \"iord\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "iord.sv(15) " "Warning (10270): Verilog HDL Case Statement warning at iord.sv(15): incomplete case statement has no default case item" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "iordOut iord.sv(15) " "Warning (10240): Verilog HDL Always Construct warning at iord.sv(15): inferring latch(es) for variable \"iordOut\", which holds its previous value in one or more paths through the always construct" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[0\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[0\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[1\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[1\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[2\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[2\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[3\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[3\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[4\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[4\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[5\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[5\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[6\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[6\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[7\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[7\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[8\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[8\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[9\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[9\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[10\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[10\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[11\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[11\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[12\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[12\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[13\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[13\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[14\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[14\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[15\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[15\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[16\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[16\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[17\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[17\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[18\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[18\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[19\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[19\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[20\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[20\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[21\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[21\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[22\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[22\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[23\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[23\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[24\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[24\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[25\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[25\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[26\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[26\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[27\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[27\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[28\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[28\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[29\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[29\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[30\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[30\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iordOut\[31\] iord.sv(15) " "Info (10041): Inferred latch for \"iordOut\[31\]\" at iord.sv(15)" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[0\]\$latch " "Warning: Latch iordOut\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[2\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[1\]\$latch " "Warning: Latch iordOut\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[2\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[2\]\$latch " "Warning: Latch iordOut\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[2\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[3\]\$latch " "Warning: Latch iordOut\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[2\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[4\]\$latch " "Warning: Latch iordOut\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[2\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[5\]\$latch " "Warning: Latch iordOut\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[2\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[6\]\$latch " "Warning: Latch iordOut\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[2\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[7\]\$latch " "Warning: Latch iordOut\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[2\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[8\]\$latch " "Warning: Latch iordOut\[8\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[1\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[9\]\$latch " "Warning: Latch iordOut\[9\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[1\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[10\]\$latch " "Warning: Latch iordOut\[10\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[1\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[11\]\$latch " "Warning: Latch iordOut\[11\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[1\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[12\]\$latch " "Warning: Latch iordOut\[12\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[1\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[13\]\$latch " "Warning: Latch iordOut\[13\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[1\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[14\]\$latch " "Warning: Latch iordOut\[14\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[1\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[15\]\$latch " "Warning: Latch iordOut\[15\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[1\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[16\]\$latch " "Warning: Latch iordOut\[16\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[1\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[17\]\$latch " "Warning: Latch iordOut\[17\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[1\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[18\]\$latch " "Warning: Latch iordOut\[18\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[1\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[19\]\$latch " "Warning: Latch iordOut\[19\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[1\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[20\]\$latch " "Warning: Latch iordOut\[20\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[1\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[21\]\$latch " "Warning: Latch iordOut\[21\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[1\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[22\]\$latch " "Warning: Latch iordOut\[22\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[1\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[23\]\$latch " "Warning: Latch iordOut\[23\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[1\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[24\]\$latch " "Warning: Latch iordOut\[24\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[1\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[25\]\$latch " "Warning: Latch iordOut\[25\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[1\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[26\]\$latch " "Warning: Latch iordOut\[26\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[1\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[27\]\$latch " "Warning: Latch iordOut\[27\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[1\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[28\]\$latch " "Warning: Latch iordOut\[28\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[1\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[29\]\$latch " "Warning: Latch iordOut\[29\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[1\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[30\]\$latch " "Warning: Latch iordOut\[30\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[1\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "iordOut\[31\]\$latch " "Warning: Latch iordOut\[31\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA iordmux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal iordmux\[1\]" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mipsHardware " "Warning: Ignored assignments for entity \"mipsHardware\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity mipsHardware -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity mipsHardware -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity mipsHardware -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity mipsHardware -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "196 " "Info: Implemented 196 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "99 " "Info: Implemented 99 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Info: Implemented 65 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4458 " "Info: Peak virtual memory: 4458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 09 17:09:29 2019 " "Info: Processing ended: Wed Oct 09 17:09:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
