<stg><name>insert_point2_Pipeline_insert_point_label6</name>


<trans_list>

<trans id="189" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:1 %tmp_213_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_213

]]></Node>
<StgValue><ssdm name="tmp_213_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:2 %tmp_211_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_211

]]></Node>
<StgValue><ssdm name="tmp_211_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:3 %tmp_209_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_209

]]></Node>
<StgValue><ssdm name="tmp_209_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:4 %tmp_196_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_196

]]></Node>
<StgValue><ssdm name="tmp_196_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:5 %tmp_207_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_207

]]></Node>
<StgValue><ssdm name="tmp_207_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:6 %tmp_194_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_194

]]></Node>
<StgValue><ssdm name="tmp_194_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:7 %tmp_205_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_205

]]></Node>
<StgValue><ssdm name="tmp_205_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:8 %tmp_192_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_192

]]></Node>
<StgValue><ssdm name="tmp_192_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:9 %tmp_203_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_203

]]></Node>
<StgValue><ssdm name="tmp_203_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:10 %tmp_190_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_190

]]></Node>
<StgValue><ssdm name="tmp_190_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:11 %trunc_ln251_7_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln251_7

]]></Node>
<StgValue><ssdm name="trunc_ln251_7_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:12 %trunc_ln251_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln251_5

]]></Node>
<StgValue><ssdm name="trunc_ln251_5_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:14 %br_ln0 = br void %for.body127

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body127:0 %i_3 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body127:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body127:2 %icmp_ln348 = icmp_eq  i4 %i_3, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln348"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body127:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body127:4 %add_ln348 = add i4 %i_3, i4 1

]]></Node>
<StgValue><ssdm name="add_ln348"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body127:5 %br_ln348 = br i1 %icmp_ln348, void %for.body127.split, void %for.end193.exitStub

]]></Node>
<StgValue><ssdm name="br_ln348"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="4">
<![CDATA[
for.body127.split:0 %zext_ln349 = zext i4 %i_3

]]></Node>
<StgValue><ssdm name="zext_ln349"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body127.split:1 %add_ln349 = add i12 %tmp_190_read, i12 %zext_ln349

]]></Node>
<StgValue><ssdm name="add_ln349"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="12">
<![CDATA[
for.body127.split:2 %zext_ln349_1 = zext i12 %add_ln349

]]></Node>
<StgValue><ssdm name="zext_ln349_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body127.split:3 %regions_min_0_addr = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln349_1

]]></Node>
<StgValue><ssdm name="regions_min_0_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body127.split:4 %add_ln349_1 = add i12 %tmp_203_read, i12 %zext_ln349

]]></Node>
<StgValue><ssdm name="add_ln349_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="12">
<![CDATA[
for.body127.split:5 %zext_ln349_2 = zext i12 %add_ln349_1

]]></Node>
<StgValue><ssdm name="zext_ln349_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body127.split:6 %regions_min_0_addr_1 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln349_2

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body127.split:7 %add_ln349_2 = add i12 %tmp_192_read, i12 %zext_ln349

]]></Node>
<StgValue><ssdm name="add_ln349_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="12">
<![CDATA[
for.body127.split:8 %zext_ln349_3 = zext i12 %add_ln349_2

]]></Node>
<StgValue><ssdm name="zext_ln349_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body127.split:9 %regions_min_1_addr = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln349_3

]]></Node>
<StgValue><ssdm name="regions_min_1_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body127.split:10 %add_ln349_3 = add i12 %tmp_205_read, i12 %zext_ln349

]]></Node>
<StgValue><ssdm name="add_ln349_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="12">
<![CDATA[
for.body127.split:11 %zext_ln349_4 = zext i12 %add_ln349_3

]]></Node>
<StgValue><ssdm name="zext_ln349_4"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body127.split:12 %regions_min_1_addr_1 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln349_4

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body127.split:13 %add_ln352 = add i12 %tmp_194_read, i12 %zext_ln349

]]></Node>
<StgValue><ssdm name="add_ln352"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="12">
<![CDATA[
for.body127.split:14 %zext_ln352 = zext i12 %add_ln352

]]></Node>
<StgValue><ssdm name="zext_ln352"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body127.split:15 %regions_max_0_addr = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln352

]]></Node>
<StgValue><ssdm name="regions_max_0_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body127.split:16 %add_ln352_1 = add i12 %tmp_207_read, i12 %zext_ln349

]]></Node>
<StgValue><ssdm name="add_ln352_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="12">
<![CDATA[
for.body127.split:17 %zext_ln352_1 = zext i12 %add_ln352_1

]]></Node>
<StgValue><ssdm name="zext_ln352_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body127.split:18 %regions_max_0_addr_1 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln352_1

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body127.split:19 %add_ln352_2 = add i12 %tmp_196_read, i12 %zext_ln349

]]></Node>
<StgValue><ssdm name="add_ln352_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="12">
<![CDATA[
for.body127.split:20 %zext_ln352_2 = zext i12 %add_ln352_2

]]></Node>
<StgValue><ssdm name="zext_ln352_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body127.split:21 %regions_max_1_addr = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln352_2

]]></Node>
<StgValue><ssdm name="regions_max_1_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body127.split:22 %add_ln352_3 = add i12 %tmp_209_read, i12 %zext_ln349

]]></Node>
<StgValue><ssdm name="add_ln352_3"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="12">
<![CDATA[
for.body127.split:23 %zext_ln352_3 = zext i12 %add_ln352_3

]]></Node>
<StgValue><ssdm name="zext_ln352_3"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body127.split:24 %regions_max_1_addr_1 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln352_3

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="12">
<![CDATA[
for.body127.split:32 %regions_min_0_load = load i12 %regions_min_0_addr

]]></Node>
<StgValue><ssdm name="regions_min_0_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="12">
<![CDATA[
for.body127.split:33 %regions_min_1_load = load i12 %regions_min_1_addr

]]></Node>
<StgValue><ssdm name="regions_min_1_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="12">
<![CDATA[
for.body127.split:35 %regions_min_0_load_1 = load i12 %regions_min_0_addr_1

]]></Node>
<StgValue><ssdm name="regions_min_0_load_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="12">
<![CDATA[
for.body127.split:36 %regions_min_1_load_1 = load i12 %regions_min_1_addr_1

]]></Node>
<StgValue><ssdm name="regions_min_1_load_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="12">
<![CDATA[
if.end150:1 %regions_max_0_load = load i12 %regions_max_0_addr

]]></Node>
<StgValue><ssdm name="regions_max_0_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="12">
<![CDATA[
if.end150:2 %regions_max_1_load = load i12 %regions_max_1_addr

]]></Node>
<StgValue><ssdm name="regions_max_1_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="12">
<![CDATA[
if.end150:4 %regions_max_0_load_1 = load i12 %regions_max_0_addr_1

]]></Node>
<StgValue><ssdm name="regions_max_0_load_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="12">
<![CDATA[
if.end150:5 %regions_max_1_load_1 = load i12 %regions_max_1_addr_1

]]></Node>
<StgValue><ssdm name="regions_max_1_load_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1901410.exit:0 %store_ln348 = store i4 %add_ln348, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln348"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1901410.exit:1 %br_ln348 = br void %for.body127

]]></Node>
<StgValue><ssdm name="br_ln348"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="70" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="12">
<![CDATA[
for.body127.split:32 %regions_min_0_load = load i12 %regions_min_0_addr

]]></Node>
<StgValue><ssdm name="regions_min_0_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="12">
<![CDATA[
for.body127.split:33 %regions_min_1_load = load i12 %regions_min_1_addr

]]></Node>
<StgValue><ssdm name="regions_min_1_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body127.split:34 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load, i32 %regions_min_1_load, i1 %trunc_ln251_7_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="12">
<![CDATA[
for.body127.split:35 %regions_min_0_load_1 = load i12 %regions_min_0_addr_1

]]></Node>
<StgValue><ssdm name="regions_min_0_load_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="12">
<![CDATA[
for.body127.split:36 %regions_min_1_load_1 = load i12 %regions_min_1_addr_1

]]></Node>
<StgValue><ssdm name="regions_min_1_load_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body127.split:37 %tmp_61 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_1, i32 %regions_min_1_load_1, i1 %trunc_ln251_5_read

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body127.split:51 %tmp_64 = fcmp_olt  i32 %tmp_s, i32 %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="12">
<![CDATA[
if.end150:1 %regions_max_0_load = load i12 %regions_max_0_addr

]]></Node>
<StgValue><ssdm name="regions_max_0_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="12">
<![CDATA[
if.end150:2 %regions_max_1_load = load i12 %regions_max_1_addr

]]></Node>
<StgValue><ssdm name="regions_max_1_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.end150:3 %tmp_65 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load, i32 %regions_max_1_load, i1 %trunc_ln251_7_read

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="12">
<![CDATA[
if.end150:4 %regions_max_0_load_1 = load i12 %regions_max_0_addr_1

]]></Node>
<StgValue><ssdm name="regions_max_0_load_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="12">
<![CDATA[
if.end150:5 %regions_max_1_load_1 = load i12 %regions_max_1_addr_1

]]></Node>
<StgValue><ssdm name="regions_max_1_load_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.end150:6 %tmp_66 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_1, i32 %regions_max_1_load_1, i1 %trunc_ln251_5_read

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
for.body127.split:38 %bitcast_ln349 = bitcast i32 %tmp_s

]]></Node>
<StgValue><ssdm name="bitcast_ln349"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body127.split:39 %tmp_62 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln349, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="23" op_0_bw="32">
<![CDATA[
for.body127.split:40 %trunc_ln349 = trunc i32 %bitcast_ln349

]]></Node>
<StgValue><ssdm name="trunc_ln349"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
for.body127.split:41 %bitcast_ln349_1 = bitcast i32 %tmp_61

]]></Node>
<StgValue><ssdm name="bitcast_ln349_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body127.split:42 %tmp_63 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln349_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="23" op_0_bw="32">
<![CDATA[
for.body127.split:43 %trunc_ln349_1 = trunc i32 %bitcast_ln349_1

]]></Node>
<StgValue><ssdm name="trunc_ln349_1"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body127.split:44 %icmp_ln349 = icmp_ne  i8 %tmp_62, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln349"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body127.split:45 %icmp_ln349_1 = icmp_eq  i23 %trunc_ln349, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln349_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body127.split:46 %or_ln349 = or i1 %icmp_ln349_1, i1 %icmp_ln349

]]></Node>
<StgValue><ssdm name="or_ln349"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body127.split:47 %icmp_ln349_2 = icmp_ne  i8 %tmp_63, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln349_2"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body127.split:48 %icmp_ln349_3 = icmp_eq  i23 %trunc_ln349_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln349_3"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body127.split:49 %or_ln349_1 = or i1 %icmp_ln349_3, i1 %icmp_ln349_2

]]></Node>
<StgValue><ssdm name="or_ln349_1"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body127.split:50 %and_ln349 = and i1 %or_ln349, i1 %or_ln349_1

]]></Node>
<StgValue><ssdm name="and_ln349"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body127.split:51 %tmp_64 = fcmp_olt  i32 %tmp_s, i32 %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body127.split:52 %and_ln349_1 = and i1 %and_ln349, i1 %tmp_64

]]></Node>
<StgValue><ssdm name="and_ln349_1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body127.split:53 %br_ln349 = br i1 %and_ln349_1, void %if.end150, void %if.then139

]]></Node>
<StgValue><ssdm name="br_ln349"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln349_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then139:0 %br_ln350 = br i1 %trunc_ln251_5_read, void %arrayidx13747.case.0, void %arrayidx13747.case.1

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
<literal name="and_ln349_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13747.exit:0 %br_ln351 = br void %if.end150

]]></Node>
<StgValue><ssdm name="br_ln351"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end150:20 %tmp_69 = fcmp_ogt  i32 %tmp_65, i32 %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="102" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln349_1" val="1"/>
<literal name="trunc_ln251_5_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx13747.case.0:0 %store_ln350 = store i32 %tmp_s, i12 %regions_min_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln349_1" val="1"/>
<literal name="trunc_ln251_5_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13747.case.0:1 %br_ln350 = br void %arrayidx13747.exit

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln349_1" val="1"/>
<literal name="trunc_ln251_5_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx13747.case.1:0 %store_ln350 = store i32 %tmp_s, i12 %regions_min_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln349_1" val="1"/>
<literal name="trunc_ln251_5_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13747.case.1:1 %br_ln350 = br void %arrayidx13747.exit

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end150:0 %empty_212 = phi i32 %tmp_s, void %arrayidx13747.exit, i32 %tmp_61, void %for.body127.split

]]></Node>
<StgValue><ssdm name="empty_212"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
if.end150:7 %bitcast_ln352 = bitcast i32 %tmp_65

]]></Node>
<StgValue><ssdm name="bitcast_ln352"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end150:8 %tmp_67 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln352, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="23" op_0_bw="32">
<![CDATA[
if.end150:9 %trunc_ln352 = trunc i32 %bitcast_ln352

]]></Node>
<StgValue><ssdm name="trunc_ln352"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
if.end150:10 %bitcast_ln352_1 = bitcast i32 %tmp_66

]]></Node>
<StgValue><ssdm name="bitcast_ln352_1"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end150:11 %tmp_68 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln352_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="23" op_0_bw="32">
<![CDATA[
if.end150:12 %trunc_ln352_1 = trunc i32 %bitcast_ln352_1

]]></Node>
<StgValue><ssdm name="trunc_ln352_1"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end150:13 %icmp_ln352 = icmp_ne  i8 %tmp_67, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln352"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
if.end150:14 %icmp_ln352_1 = icmp_eq  i23 %trunc_ln352, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln352_1"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end150:15 %or_ln352 = or i1 %icmp_ln352_1, i1 %icmp_ln352

]]></Node>
<StgValue><ssdm name="or_ln352"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end150:16 %icmp_ln352_2 = icmp_ne  i8 %tmp_68, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln352_2"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
if.end150:17 %icmp_ln352_3 = icmp_eq  i23 %trunc_ln352_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln352_3"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end150:18 %or_ln352_1 = or i1 %icmp_ln352_3, i1 %icmp_ln352_2

]]></Node>
<StgValue><ssdm name="or_ln352_1"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end150:19 %and_ln352 = and i1 %or_ln352, i1 %or_ln352_1

]]></Node>
<StgValue><ssdm name="and_ln352"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end150:20 %tmp_69 = fcmp_ogt  i32 %tmp_65, i32 %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end150:21 %and_ln352_1 = and i1 %and_ln352, i1 %tmp_69

]]></Node>
<StgValue><ssdm name="and_ln352_1"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end150:22 %br_ln352 = br i1 %and_ln352_1, void %for.inc191, void %if.then162

]]></Node>
<StgValue><ssdm name="br_ln352"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln352_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then162:0 %br_ln353 = br i1 %trunc_ln251_5_read, void %arrayidx16089.case.0, void %arrayidx16089.case.1

]]></Node>
<StgValue><ssdm name="br_ln353"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln251_5_read" val="0"/>
<literal name="and_ln352_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx16089.case.0:0 %store_ln353 = store i32 %tmp_65, i12 %regions_max_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln353"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln251_5_read" val="0"/>
<literal name="and_ln352_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
arrayidx16089.case.0:1 %br_ln353 = br void %arrayidx16089.exit

]]></Node>
<StgValue><ssdm name="br_ln353"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln251_5_read" val="1"/>
<literal name="and_ln352_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx16089.case.1:0 %store_ln353 = store i32 %tmp_65, i12 %regions_max_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln353"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln251_5_read" val="1"/>
<literal name="and_ln352_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
arrayidx16089.case.1:1 %br_ln353 = br void %arrayidx16089.exit

]]></Node>
<StgValue><ssdm name="br_ln353"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
<literal name="and_ln352_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
arrayidx16089.exit:0 %br_ln354 = br void %for.inc191

]]></Node>
<StgValue><ssdm name="br_ln354"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc191:3 %br_ln355 = br i1 %trunc_ln251_5_read, void %arrayidx1901410.case.0, void %arrayidx1901410.case.1

]]></Node>
<StgValue><ssdm name="br_ln355"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc191:0 %empty = phi i32 %tmp_65, void %arrayidx16089.exit, i32 %tmp_66, void %if.end150

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc191:1 %add = fadd i32 %empty, i32 %empty_212

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="132" st_id="6" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc191:1 %add = fadd i32 %empty, i32 %empty_212

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="133" st_id="7" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc191:1 %add = fadd i32 %empty, i32 %empty_212

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="134" st_id="8" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc191:1 %add = fadd i32 %empty, i32 %empty_212

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="135" st_id="9" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc191:2 %conv = fmul i32 %add, i32 0.5

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0">
<![CDATA[
for.end193.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="136" st_id="10" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc191:2 %conv = fmul i32 %add, i32 0.5

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="137" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body127.split:25 %add_ln355 = add i12 %tmp_211_read, i12 %zext_ln349

]]></Node>
<StgValue><ssdm name="add_ln355"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="12">
<![CDATA[
for.body127.split:26 %zext_ln355 = zext i12 %add_ln355

]]></Node>
<StgValue><ssdm name="zext_ln355"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body127.split:27 %regions_center_0_addr = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln355

]]></Node>
<StgValue><ssdm name="regions_center_0_addr"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body127.split:28 %add_ln355_1 = add i12 %tmp_213_read, i12 %zext_ln349

]]></Node>
<StgValue><ssdm name="add_ln355_1"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="12">
<![CDATA[
for.body127.split:29 %zext_ln355_1 = zext i12 %add_ln355_1

]]></Node>
<StgValue><ssdm name="zext_ln355_1"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body127.split:30 %regions_center_1_addr = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln355_1

]]></Node>
<StgValue><ssdm name="regions_center_1_addr"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body127.split:31 %specloopname_ln348 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln348"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln251_5_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx1901410.case.0:0 %store_ln355 = store i32 %conv, i12 %regions_center_0_addr

]]></Node>
<StgValue><ssdm name="store_ln355"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln251_5_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1901410.case.0:1 %br_ln355 = br void %arrayidx1901410.exit

]]></Node>
<StgValue><ssdm name="br_ln355"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln251_5_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx1901410.case.1:0 %store_ln355 = store i32 %conv, i12 %regions_center_1_addr

]]></Node>
<StgValue><ssdm name="store_ln355"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln251_5_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1901410.case.1:1 %br_ln355 = br void %arrayidx1901410.exit

]]></Node>
<StgValue><ssdm name="br_ln355"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
