Analysis & Synthesis report for UART_Demonstration
Fri Mar 02 14:38:28 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|UART_IO_nios2_qsys_jtag_debug_module_tck:the_UART_IO_nios2_qsys_jtag_debug_module_tck|DRsize
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_w:the_UART_IO_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 19. Source assignments for UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_r:the_UART_IO_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 20. Source assignments for UART_IO:inst1|UART_IO_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_q9n1:auto_generated
 21. Source assignments for UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_demux:cmd_demux
 22. Source assignments for UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 23. Source assignments for UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_demux:rsp_demux
 24. Source assignments for UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 25. Source assignments for UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 26. Source assignments for UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_demux:rsp_demux_003
 27. Source assignments for UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_demux:rsp_demux_004
 28. Source assignments for UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_demux:rsp_demux_005
 29. Source assignments for UART_IO:inst1|altera_reset_controller:rst_controller
 30. Source assignments for UART_IO:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 31. Source assignments for UART_IO:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 32. Source assignments for UART_IO:inst1|altera_reset_controller:rst_controller_001
 33. Source assignments for UART_IO:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 34. Source assignments for UART_IO:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 35. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_w:the_UART_IO_jtag_uart_scfifo_w|scfifo:wfifo
 36. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_r:the_UART_IO_jtag_uart_scfifo_r|scfifo:rfifo
 37. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_onchip_memory2:onchip_memory2
 38. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram
 39. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_pll_sys:pll_sys|altera_pll:altera_pll_i
 40. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator
 41. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator
 42. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 43. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator
 44. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator
 45. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator
 46. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator
 47. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator
 48. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent
 49. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent
 50. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 51. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 52. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 53. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent
 54. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor
 55. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo
 56. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent
 57. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 58. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo
 59. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent
 60. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 61. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo
 62. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switch_s1_agent
 63. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 64. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo
 65. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_button_s1_agent
 66. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_button_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 67. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo
 68. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router:router|UART_IO_mm_interconnect_0_router_default_decode:the_default_decode
 69. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_001:router_001|UART_IO_mm_interconnect_0_router_001_default_decode:the_default_decode
 70. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_002:router_002|UART_IO_mm_interconnect_0_router_002_default_decode:the_default_decode
 71. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_003:router_003|UART_IO_mm_interconnect_0_router_003_default_decode:the_default_decode
 72. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_003:router_004|UART_IO_mm_interconnect_0_router_003_default_decode:the_default_decode
 73. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_002:router_005|UART_IO_mm_interconnect_0_router_002_default_decode:the_default_decode
 74. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_002:router_006|UART_IO_mm_interconnect_0_router_002_default_decode:the_default_decode
 75. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_002:router_007|UART_IO_mm_interconnect_0_router_002_default_decode:the_default_decode
 76. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter
 77. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter
 78. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
 79. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 80. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
 81. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 82. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 83. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 84. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 85. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 86. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 87. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 88. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 89. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
 90. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
 91. Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
 92. Parameter Settings for User Entity Instance: UART_IO:inst1|altera_reset_controller:rst_controller
 93. Parameter Settings for User Entity Instance: UART_IO:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 94. Parameter Settings for User Entity Instance: UART_IO:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 95. Parameter Settings for User Entity Instance: UART_IO:inst1|altera_reset_controller:rst_controller_001
 96. Parameter Settings for User Entity Instance: UART_IO:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 97. Parameter Settings for User Entity Instance: UART_IO:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 98. scfifo Parameter Settings by Entity Instance
 99. altsyncram Parameter Settings by Entity Instance
100. Port Connectivity Checks: "UART_IO:inst1|altera_reset_controller:rst_controller_001"
101. Port Connectivity Checks: "UART_IO:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
102. Port Connectivity Checks: "UART_IO:inst1|altera_reset_controller:rst_controller"
103. Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
104. Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
105. Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
106. Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_003:router_003|UART_IO_mm_interconnect_0_router_003_default_decode:the_default_decode"
107. Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_002:router_002|UART_IO_mm_interconnect_0_router_002_default_decode:the_default_decode"
108. Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_001:router_001|UART_IO_mm_interconnect_0_router_001_default_decode:the_default_decode"
109. Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router:router|UART_IO_mm_interconnect_0_router_default_decode:the_default_decode"
110. Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo"
111. Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_button_s1_agent"
112. Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo"
113. Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switch_s1_agent"
114. Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo"
115. Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent"
116. Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo"
117. Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent"
118. Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo"
119. Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent"
120. Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
121. Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
122. Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent"
123. Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent"
124. Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator"
125. Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator"
126. Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator"
127. Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator"
128. Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator"
129. Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
130. Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator"
131. Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator"
132. Port Connectivity Checks: "UART_IO:inst1|UART_IO_pll_sys:pll_sys|altera_pll:altera_pll_i"
133. Port Connectivity Checks: "UART_IO:inst1|UART_IO_onchip_memory2:onchip_memory2"
134. Port Connectivity Checks: "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys"
135. Port Connectivity Checks: "UART_IO:inst1|UART_IO_jtag_uart:jtag_uart"
136. Post-Synthesis Netlist Statistics for Top Partition
137. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
138. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
139. Elapsed Time Per Partition
140. Analysis & Synthesis Messages
141. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Mar 02 14:38:28 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; UART_Demonstration                          ;
; Top-level Entity Name           ; Uart_Demo_Top                               ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2081                                        ;
; Total pins                      ; 15                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,343,936                                   ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; Uart_Demo_Top      ; UART_Demonstration ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                            ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                     ; Library     ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+
; UART_IO/synthesis/UART_IO.vhd                                                               ; yes             ; User VHDL File                               ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/UART_IO.vhd                                                               ; UART_IO     ;
; UART_IO/synthesis/submodules/altera_reset_controller.v                                      ; yes             ; User Verilog HDL File                        ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_reset_controller.v                                      ; UART_IO     ;
; UART_IO/synthesis/submodules/altera_reset_synchronizer.v                                    ; yes             ; User Verilog HDL File                        ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_reset_synchronizer.v                                    ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_irq_mapper.sv                                          ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0.v                                    ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_avalon_st_adapter.v                  ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_rsp_mux_001.sv                       ; UART_IO     ;
; UART_IO/synthesis/submodules/altera_merlin_arbitrator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_merlin_arbitrator.sv                                    ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_rsp_mux.sv                           ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_rsp_demux_001.sv                     ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_rsp_demux.sv                         ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_cmd_mux_001.sv                       ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_cmd_mux.sv                           ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_cmd_demux_001.sv                     ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_cmd_demux.sv                         ; UART_IO     ;
; UART_IO/synthesis/submodules/altera_merlin_traffic_limiter.sv                               ; yes             ; User SystemVerilog HDL File                  ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_merlin_traffic_limiter.sv                               ; UART_IO     ;
; UART_IO/synthesis/submodules/altera_avalon_sc_fifo.v                                        ; yes             ; User SystemVerilog HDL File                  ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_avalon_sc_fifo.v                                        ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_003.sv                        ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_002.sv                        ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_001.sv                        ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router.sv                            ; UART_IO     ;
; UART_IO/synthesis/submodules/altera_merlin_slave_agent.sv                                   ; yes             ; User SystemVerilog HDL File                  ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_merlin_slave_agent.sv                                   ; UART_IO     ;
; UART_IO/synthesis/submodules/altera_merlin_burst_uncompressor.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_merlin_burst_uncompressor.sv                            ; UART_IO     ;
; UART_IO/synthesis/submodules/altera_merlin_master_agent.sv                                  ; yes             ; User SystemVerilog HDL File                  ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_merlin_master_agent.sv                                  ; UART_IO     ;
; UART_IO/synthesis/submodules/altera_merlin_slave_translator.sv                              ; yes             ; User SystemVerilog HDL File                  ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_merlin_slave_translator.sv                              ; UART_IO     ;
; UART_IO/synthesis/submodules/altera_merlin_master_translator.sv                             ; yes             ; User SystemVerilog HDL File                  ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_merlin_master_translator.sv                             ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_pll_sys.v                                              ; yes             ; User Verilog HDL File                        ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_pll_sys.v                                              ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_pio_switch.v                                           ; yes             ; User Verilog HDL File                        ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_pio_switch.v                                           ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_pio_led.v                                              ; yes             ; User Verilog HDL File                        ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_pio_led.v                                              ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_pio_button.v                                           ; yes             ; User Verilog HDL File                        ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_pio_button.v                                           ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_onchip_memory2.hex                                     ; yes             ; User Hexadecimal (Intel-Format) File         ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_onchip_memory2.hex                                     ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_onchip_memory2.v                                       ; yes             ; User Verilog HDL File                        ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_onchip_memory2.v                                       ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v                                           ; yes             ; Encrypted User Verilog HDL File              ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v                                           ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_nios2_qsys_bht_ram.mif                                 ; yes             ; User Memory Initialization File              ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys_bht_ram.mif                                 ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_nios2_qsys_dc_tag_ram.mif                              ; yes             ; User Memory Initialization File              ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys_dc_tag_ram.mif                              ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_nios2_qsys_ic_tag_ram.mif                              ; yes             ; User Memory Initialization File              ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys_ic_tag_ram.mif                              ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_nios2_qsys_jtag_debug_module_sysclk.v                  ; yes             ; User Verilog HDL File                        ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys_jtag_debug_module_sysclk.v                  ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_nios2_qsys_jtag_debug_module_tck.v                     ; yes             ; User Verilog HDL File                        ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys_jtag_debug_module_tck.v                     ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_nios2_qsys_jtag_debug_module_wrapper.v                 ; yes             ; User Verilog HDL File                        ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys_jtag_debug_module_wrapper.v                 ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_nios2_qsys_mult_cell.v                                 ; yes             ; User Verilog HDL File                        ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys_mult_cell.v                                 ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_nios2_qsys_ociram_default_contents.mif                 ; yes             ; User Memory Initialization File              ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys_ociram_default_contents.mif                 ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_nios2_qsys_oci_test_bench.v                            ; yes             ; User Verilog HDL File                        ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys_oci_test_bench.v                            ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_nios2_qsys_rf_ram_a.mif                                ; yes             ; User Memory Initialization File              ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys_rf_ram_a.mif                                ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_nios2_qsys_rf_ram_b.mif                                ; yes             ; User Memory Initialization File              ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys_rf_ram_b.mif                                ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_nios2_qsys_test_bench.v                                ; yes             ; User Verilog HDL File                        ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys_test_bench.v                                ; UART_IO     ;
; UART_IO/synthesis/submodules/UART_IO_jtag_uart.v                                            ; yes             ; User Verilog HDL File                        ; D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_jtag_uart.v                                            ; UART_IO     ;
; Uart_Demo_Top.bdf                                                                           ; yes             ; User Block Diagram/Schematic File            ; D:/DE10_Nano/UART_IO/Uart_Demo_Top.bdf                                                                           ;             ;
; scfifo.tdf                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf                                                ;             ;
; a_regfifo.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_regfifo.inc                                             ;             ;
; a_dpfifo.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_dpfifo.inc                                              ;             ;
; a_i2fifo.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_i2fifo.inc                                              ;             ;
; a_fffifo.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_fffifo.inc                                              ;             ;
; a_f2fifo.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_f2fifo.inc                                              ;             ;
; aglobal171.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                            ;             ;
; db/scfifo_3291.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/DE10_Nano/UART_IO/db/scfifo_3291.tdf                                                                          ;             ;
; db/a_dpfifo_5771.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/DE10_Nano/UART_IO/db/a_dpfifo_5771.tdf                                                                        ;             ;
; db/a_fefifo_7cf.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/DE10_Nano/UART_IO/db/a_fefifo_7cf.tdf                                                                         ;             ;
; db/cntr_vg7.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/DE10_Nano/UART_IO/db/cntr_vg7.tdf                                                                             ;             ;
; db/altsyncram_7pu1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/DE10_Nano/UART_IO/db/altsyncram_7pu1.tdf                                                                      ;             ;
; db/cntr_jgb.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/DE10_Nano/UART_IO/db/cntr_jgb.tdf                                                                             ;             ;
; alt_jtag_atlantic.v                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                       ;             ;
; altera_sld_agent_endpoint.vhd                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                             ;             ;
; altera_fabric_endpoint.vhd                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                ;             ;
; altsyncram.tdf                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                            ;             ;
; stratix_ram_block.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                     ;             ;
; lpm_mux.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                               ;             ;
; lpm_decode.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                            ;             ;
; a_rdenreg.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                             ;             ;
; altrom.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                ;             ;
; altram.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                ;             ;
; altdpram.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                              ;             ;
; db/altsyncram_spj1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/DE10_Nano/UART_IO/db/altsyncram_spj1.tdf                                                                      ;             ;
; db/altsyncram_ctn1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/DE10_Nano/UART_IO/db/altsyncram_ctn1.tdf                                                                      ;             ;
; db/altsyncram_vgn1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/DE10_Nano/UART_IO/db/altsyncram_vgn1.tdf                                                                      ;             ;
; db/altsyncram_vum1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/DE10_Nano/UART_IO/db/altsyncram_vum1.tdf                                                                      ;             ;
; db/altsyncram_0vm1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/DE10_Nano/UART_IO/db/altsyncram_0vm1.tdf                                                                      ;             ;
; db/altsyncram_f5n1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/DE10_Nano/UART_IO/db/altsyncram_f5n1.tdf                                                                      ;             ;
; db/altsyncram_40j1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/DE10_Nano/UART_IO/db/altsyncram_40j1.tdf                                                                      ;             ;
; db/altsyncram_baj1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/DE10_Nano/UART_IO/db/altsyncram_baj1.tdf                                                                      ;             ;
; altera_mult_add.tdf                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                       ;             ;
; db/altera_mult_add_ujt2.v                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/DE10_Nano/UART_IO/db/altera_mult_add_ujt2.v                                                                   ;             ;
; altera_mult_add_rtl.v                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                     ;             ;
; db/altera_mult_add_0kt2.v                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/DE10_Nano/UART_IO/db/altera_mult_add_0kt2.v                                                                   ;             ;
; altera_std_synchronizer.v                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                 ;             ;
; db/altsyncram_99f1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/DE10_Nano/UART_IO/db/altsyncram_99f1.tdf                                                                      ;             ;
; sld_virtual_jtag_basic.v                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                         ;             ;
; db/altsyncram_q9n1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/DE10_Nano/UART_IO/db/altsyncram_q9n1.tdf                                                                      ;             ;
; db/decode_ala.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; D:/DE10_Nano/UART_IO/db/decode_ala.tdf                                                                           ;             ;
; db/mux_7hb.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/DE10_Nano/UART_IO/db/mux_7hb.tdf                                                                              ;             ;
; altera_pll.v                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v                                              ;             ;
; pzdyqx.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                ;             ;
; sld_hub.vhd                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                               ; altera_sld  ;
; db/ip/sldebe5d96c/alt_sld_fab.v                                                             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/DE10_Nano/UART_IO/db/ip/sldebe5d96c/alt_sld_fab.v                                                             ; alt_sld_fab ;
; db/ip/sldebe5d96c/submodules/alt_sld_fab_alt_sld_fab.v                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/DE10_Nano/UART_IO/db/ip/sldebe5d96c/submodules/alt_sld_fab_alt_sld_fab.v                                      ; alt_sld_fab ;
; db/ip/sldebe5d96c/submodules/alt_sld_fab_alt_sld_fab_ident.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/DE10_Nano/UART_IO/db/ip/sldebe5d96c/submodules/alt_sld_fab_alt_sld_fab_ident.sv                               ; alt_sld_fab ;
; db/ip/sldebe5d96c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/DE10_Nano/UART_IO/db/ip/sldebe5d96c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                            ; alt_sld_fab ;
; db/ip/sldebe5d96c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                          ; yes             ; Encrypted Auto-Found VHDL File               ; D:/DE10_Nano/UART_IO/db/ip/sldebe5d96c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                          ; alt_sld_fab ;
; db/ip/sldebe5d96c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/DE10_Nano/UART_IO/db/ip/sldebe5d96c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                            ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                          ;             ;
; sld_rom_sr.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                            ;             ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1468                                                                         ;
;                                             ;                                                                              ;
; Combinational ALUT usage for logic          ; 2159                                                                         ;
;     -- 7 input functions                    ; 20                                                                           ;
;     -- 6 input functions                    ; 464                                                                          ;
;     -- 5 input functions                    ; 485                                                                          ;
;     -- 4 input functions                    ; 403                                                                          ;
;     -- <=3 input functions                  ; 787                                                                          ;
;                                             ;                                                                              ;
; Dedicated logic registers                   ; 2081                                                                         ;
;                                             ;                                                                              ;
; I/O pins                                    ; 15                                                                           ;
; Total MLAB memory bits                      ; 0                                                                            ;
; Total block memory bits                     ; 1343936                                                                      ;
;                                             ;                                                                              ;
; Total DSP Blocks                            ; 2                                                                            ;
;                                             ;                                                                              ;
; Total PLLs                                  ; 1                                                                            ;
;     -- PLLs                                 ; 1                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; UART_IO:inst1|UART_IO_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 2230                                                                         ;
; Total fan-out                               ; 23995                                                                        ;
; Average fan-out                             ; 5.13                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                     ; Entity Name                                  ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
; |Uart_Demo_Top                                                                                                                          ; 2159 (1)            ; 2081 (0)                  ; 1343936           ; 2          ; 15   ; 0            ; |Uart_Demo_Top                                                                                                                                                                                                                                                                                                                                                          ; Uart_Demo_Top                                ; work         ;
;    |UART_IO:inst1|                                                                                                                      ; 1930 (0)            ; 1918 (0)                  ; 1343936           ; 2          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1                                                                                                                                                                                                                                                                                                                                            ; UART_IO                                      ; uart_io      ;
;       |UART_IO_jtag_uart:jtag_uart|                                                                                                     ; 117 (36)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                ; UART_IO_jtag_uart                            ; UART_IO      ;
;          |UART_IO_jtag_uart_scfifo_r:the_UART_IO_jtag_uart_scfifo_r|                                                                    ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_r:the_UART_IO_jtag_uart_scfifo_r                                                                                                                                                                                                                                                      ; UART_IO_jtag_uart_scfifo_r                   ; UART_IO      ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_r:the_UART_IO_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                         ; scfifo                                       ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_r:the_UART_IO_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                              ; scfifo_3291                                  ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_r:the_UART_IO_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                         ; a_dpfifo_5771                                ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_r:the_UART_IO_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                 ; a_fefifo_7cf                                 ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_r:the_UART_IO_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                            ; cntr_vg7                                     ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_r:the_UART_IO_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                 ; altsyncram_7pu1                              ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_r:the_UART_IO_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                   ; cntr_jgb                                     ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_r:the_UART_IO_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                         ; cntr_jgb                                     ; work         ;
;          |UART_IO_jtag_uart_scfifo_w:the_UART_IO_jtag_uart_scfifo_w|                                                                    ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_w:the_UART_IO_jtag_uart_scfifo_w                                                                                                                                                                                                                                                      ; UART_IO_jtag_uart_scfifo_w                   ; UART_IO      ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_w:the_UART_IO_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                         ; scfifo                                       ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_w:the_UART_IO_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                              ; scfifo_3291                                  ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_w:the_UART_IO_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                         ; a_dpfifo_5771                                ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_w:the_UART_IO_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                 ; a_fefifo_7cf                                 ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_w:the_UART_IO_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                            ; cntr_vg7                                     ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_w:the_UART_IO_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                 ; altsyncram_7pu1                              ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_w:the_UART_IO_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                   ; cntr_jgb                                     ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_w:the_UART_IO_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                         ; cntr_jgb                                     ; work         ;
;          |alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|                                                                        ; 33 (33)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                          ; alt_jtag_atlantic                            ; work         ;
;       |UART_IO_mm_interconnect_0:mm_interconnect_0|                                                                                     ; 306 (0)             ; 137 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                ; UART_IO_mm_interconnect_0                    ; UART_IO      ;
;          |UART_IO_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                  ; UART_IO_mm_interconnect_0_cmd_demux          ; UART_IO      ;
;          |UART_IO_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                        ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                          ; UART_IO_mm_interconnect_0_cmd_demux_001      ; UART_IO      ;
;          |UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                            ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                              ; UART_IO_mm_interconnect_0_cmd_mux_001        ; UART_IO      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                     ; UART_IO      ;
;          |UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                            ; 60 (56)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                              ; UART_IO_mm_interconnect_0_cmd_mux_001        ; UART_IO      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                     ; UART_IO      ;
;          |UART_IO_mm_interconnect_0_router:router|                                                                                      ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router:router                                                                                                                                                                                                                                                        ; UART_IO_mm_interconnect_0_router             ; UART_IO      ;
;          |UART_IO_mm_interconnect_0_router_001:router_001|                                                                              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                ; UART_IO_mm_interconnect_0_router_001         ; UART_IO      ;
;          |UART_IO_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                          ; UART_IO_mm_interconnect_0_rsp_demux_001      ; UART_IO      ;
;          |UART_IO_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                          ; UART_IO_mm_interconnect_0_rsp_demux_001      ; UART_IO      ;
;          |UART_IO_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                    ; 43 (43)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                      ; UART_IO_mm_interconnect_0_rsp_mux            ; UART_IO      ;
;          |UART_IO_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                            ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                              ; UART_IO_mm_interconnect_0_rsp_mux_001        ; UART_IO      ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 8 (8)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                        ; UART_IO      ;
;          |altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|                                                            ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                        ; UART_IO      ;
;          |altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|                                                                       ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                        ; UART_IO      ;
;          |altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|                                                                           ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                        ; UART_IO      ;
;          |altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                        ; UART_IO      ;
;          |altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|                                                                           ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                        ; UART_IO      ;
;          |altera_merlin_master_agent:nios2_qsys_data_master_agent|                                                                      ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent                                                                                                                                                                                                                                        ; altera_merlin_master_agent                   ; UART_IO      ;
;          |altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                    ; UART_IO      ;
;          |altera_merlin_slave_agent:onchip_memory2_s1_agent|                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                    ; UART_IO      ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 3 (3)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                          ; altera_merlin_slave_translator               ; UART_IO      ;
;          |altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator               ; UART_IO      ;
;          |altera_merlin_slave_translator:onchip_memory2_s1_translator|                                                                  ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator                                                                                                                                                                                                                                    ; altera_merlin_slave_translator               ; UART_IO      ;
;          |altera_merlin_slave_translator:pio_button_s1_translator|                                                                      ; 4 (4)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator               ; UART_IO      ;
;          |altera_merlin_slave_translator:pio_led_s1_translator|                                                                         ; 5 (5)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator                                                                                                                                                                                                                                           ; altera_merlin_slave_translator               ; UART_IO      ;
;          |altera_merlin_slave_translator:pio_switch_s1_translator|                                                                      ; 4 (4)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator               ; UART_IO      ;
;          |altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|                                                                 ; 12 (12)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter                                                                                                                                                                                                                                   ; altera_merlin_traffic_limiter                ; UART_IO      ;
;          |altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|                                                          ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter                                                                                                                                                                                                                            ; altera_merlin_traffic_limiter                ; UART_IO      ;
;       |UART_IO_nios2_qsys:nios2_qsys|                                                                                                   ; 1400 (1221)         ; 1620 (1303)               ; 62912             ; 2          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys                                                                                                                                                                                                                                                                                                              ; UART_IO_nios2_qsys                           ; UART_IO      ;
;          |UART_IO_nios2_qsys_bht_module:UART_IO_nios2_qsys_bht|                                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_bht_module:UART_IO_nios2_qsys_bht                                                                                                                                                                                                                                                         ; UART_IO_nios2_qsys_bht_module                ; UART_IO      ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_bht_module:UART_IO_nios2_qsys_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                                   ; work         ;
;                |altsyncram_vgn1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_bht_module:UART_IO_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_vgn1:auto_generated                                                                                                                                                                                                ; altsyncram_vgn1                              ; work         ;
;          |UART_IO_nios2_qsys_dc_data_module:UART_IO_nios2_qsys_dc_data|                                                                 ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_dc_data_module:UART_IO_nios2_qsys_dc_data                                                                                                                                                                                                                                                 ; UART_IO_nios2_qsys_dc_data_module            ; UART_IO      ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_dc_data_module:UART_IO_nios2_qsys_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                   ; work         ;
;                |altsyncram_40j1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_dc_data_module:UART_IO_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_40j1:auto_generated                                                                                                                                                                                        ; altsyncram_40j1                              ; work         ;
;          |UART_IO_nios2_qsys_dc_tag_module:UART_IO_nios2_qsys_dc_tag|                                                                   ; 0 (0)               ; 0 (0)                     ; 704               ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_dc_tag_module:UART_IO_nios2_qsys_dc_tag                                                                                                                                                                                                                                                   ; UART_IO_nios2_qsys_dc_tag_module             ; UART_IO      ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 704               ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_dc_tag_module:UART_IO_nios2_qsys_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                         ; altsyncram                                   ; work         ;
;                |altsyncram_f5n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 704               ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_dc_tag_module:UART_IO_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_f5n1:auto_generated                                                                                                                                                                                          ; altsyncram_f5n1                              ; work         ;
;          |UART_IO_nios2_qsys_dc_victim_module:UART_IO_nios2_qsys_dc_victim|                                                             ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_dc_victim_module:UART_IO_nios2_qsys_dc_victim                                                                                                                                                                                                                                             ; UART_IO_nios2_qsys_dc_victim_module          ; UART_IO      ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_dc_victim_module:UART_IO_nios2_qsys_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                   ; work         ;
;                |altsyncram_baj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_dc_victim_module:UART_IO_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                    ; altsyncram_baj1                              ; work         ;
;          |UART_IO_nios2_qsys_ic_data_module:UART_IO_nios2_qsys_ic_data|                                                                 ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_ic_data_module:UART_IO_nios2_qsys_ic_data                                                                                                                                                                                                                                                 ; UART_IO_nios2_qsys_ic_data_module            ; UART_IO      ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_ic_data_module:UART_IO_nios2_qsys_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                   ; work         ;
;                |altsyncram_spj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_ic_data_module:UART_IO_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                        ; altsyncram_spj1                              ; work         ;
;          |UART_IO_nios2_qsys_ic_tag_module:UART_IO_nios2_qsys_ic_tag|                                                                   ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_ic_tag_module:UART_IO_nios2_qsys_ic_tag                                                                                                                                                                                                                                                   ; UART_IO_nios2_qsys_ic_tag_module             ; UART_IO      ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_ic_tag_module:UART_IO_nios2_qsys_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                         ; altsyncram                                   ; work         ;
;                |altsyncram_ctn1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_ic_tag_module:UART_IO_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ctn1:auto_generated                                                                                                                                                                                          ; altsyncram_ctn1                              ; work         ;
;          |UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|                                                                ; 16 (16)             ; 48 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell                                                                                                                                                                                                                                                ; UART_IO_nios2_qsys_mult_cell                 ; UART_IO      ;
;             |altera_mult_add:the_altmult_add_part_1|                                                                                    ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                                         ; altera_mult_add                              ; work         ;
;                |altera_mult_add_ujt2:auto_generated|                                                                                    ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated                                                                                                                                                                     ; altera_mult_add_ujt2                         ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                            ; altera_mult_add_rtl                          ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                   ; ama_multiplier_function                      ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                 ; ama_register_function                        ; work         ;
;             |altera_mult_add:the_altmult_add_part_2|                                                                                    ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                                         ; altera_mult_add                              ; work         ;
;                |altera_mult_add_0kt2:auto_generated|                                                                                    ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated                                                                                                                                                                     ; altera_mult_add_0kt2                         ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                            ; altera_mult_add_rtl                          ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                   ; ama_multiplier_function                      ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                 ; ama_register_function                        ; work         ;
;          |UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|                                                                ; 163 (5)             ; 269 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci                                                                                                                                                                                                                                                ; UART_IO_nios2_qsys_nios2_oci                 ; UART_IO      ;
;             |UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|                             ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper                                                                                                                                                  ; UART_IO_nios2_qsys_jtag_debug_module_wrapper ; UART_IO      ;
;                |UART_IO_nios2_qsys_jtag_debug_module_sysclk:the_UART_IO_nios2_qsys_jtag_debug_module_sysclk|                            ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|UART_IO_nios2_qsys_jtag_debug_module_sysclk:the_UART_IO_nios2_qsys_jtag_debug_module_sysclk                                                      ; UART_IO_nios2_qsys_jtag_debug_module_sysclk  ; UART_IO      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|UART_IO_nios2_qsys_jtag_debug_module_sysclk:the_UART_IO_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                      ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|UART_IO_nios2_qsys_jtag_debug_module_sysclk:the_UART_IO_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                      ; work         ;
;                |UART_IO_nios2_qsys_jtag_debug_module_tck:the_UART_IO_nios2_qsys_jtag_debug_module_tck|                                  ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|UART_IO_nios2_qsys_jtag_debug_module_tck:the_UART_IO_nios2_qsys_jtag_debug_module_tck                                                            ; UART_IO_nios2_qsys_jtag_debug_module_tck     ; UART_IO      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|UART_IO_nios2_qsys_jtag_debug_module_tck:the_UART_IO_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                      ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|UART_IO_nios2_qsys_jtag_debug_module_tck:the_UART_IO_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                      ; work         ;
;                |sld_virtual_jtag_basic:UART_IO_nios2_qsys_jtag_debug_module_phy|                                                        ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:UART_IO_nios2_qsys_jtag_debug_module_phy                                                                                  ; sld_virtual_jtag_basic                       ; work         ;
;             |UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|                                               ; 9 (9)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg                                                                                                                                                                    ; UART_IO_nios2_qsys_nios2_avalon_reg          ; UART_IO      ;
;             |UART_IO_nios2_qsys_nios2_oci_break:the_UART_IO_nios2_qsys_nios2_oci_break|                                                 ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_break:the_UART_IO_nios2_qsys_nios2_oci_break                                                                                                                                                                      ; UART_IO_nios2_qsys_nios2_oci_break           ; UART_IO      ;
;             |UART_IO_nios2_qsys_nios2_oci_debug:the_UART_IO_nios2_qsys_nios2_oci_debug|                                                 ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_debug:the_UART_IO_nios2_qsys_nios2_oci_debug                                                                                                                                                                      ; UART_IO_nios2_qsys_nios2_oci_debug           ; UART_IO      ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_debug:the_UART_IO_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                  ; altera_std_synchronizer                      ; work         ;
;             |UART_IO_nios2_qsys_nios2_ocimem:the_UART_IO_nios2_qsys_nios2_ocimem|                                                       ; 78 (78)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_ocimem:the_UART_IO_nios2_qsys_nios2_ocimem                                                                                                                                                                            ; UART_IO_nios2_qsys_nios2_ocimem              ; UART_IO      ;
;                |UART_IO_nios2_qsys_ociram_sp_ram_module:UART_IO_nios2_qsys_ociram_sp_ram|                                               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_ocimem:the_UART_IO_nios2_qsys_nios2_ocimem|UART_IO_nios2_qsys_ociram_sp_ram_module:UART_IO_nios2_qsys_ociram_sp_ram                                                                                                   ; UART_IO_nios2_qsys_ociram_sp_ram_module      ; UART_IO      ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_ocimem:the_UART_IO_nios2_qsys_nios2_ocimem|UART_IO_nios2_qsys_ociram_sp_ram_module:UART_IO_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; altsyncram                                   ; work         ;
;                      |altsyncram_99f1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_ocimem:the_UART_IO_nios2_qsys_nios2_ocimem|UART_IO_nios2_qsys_ociram_sp_ram_module:UART_IO_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_99f1:auto_generated                                          ; altsyncram_99f1                              ; work         ;
;          |UART_IO_nios2_qsys_register_bank_a_module:UART_IO_nios2_qsys_register_bank_a|                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_register_bank_a_module:UART_IO_nios2_qsys_register_bank_a                                                                                                                                                                                                                                 ; UART_IO_nios2_qsys_register_bank_a_module    ; UART_IO      ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_register_bank_a_module:UART_IO_nios2_qsys_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                   ; work         ;
;                |altsyncram_vum1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_register_bank_a_module:UART_IO_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_vum1:auto_generated                                                                                                                                                                        ; altsyncram_vum1                              ; work         ;
;          |UART_IO_nios2_qsys_register_bank_b_module:UART_IO_nios2_qsys_register_bank_b|                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_register_bank_b_module:UART_IO_nios2_qsys_register_bank_b                                                                                                                                                                                                                                 ; UART_IO_nios2_qsys_register_bank_b_module    ; UART_IO      ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_register_bank_b_module:UART_IO_nios2_qsys_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                   ; work         ;
;                |altsyncram_0vm1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_register_bank_b_module:UART_IO_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_0vm1:auto_generated                                                                                                                                                                        ; altsyncram_0vm1                              ; work         ;
;       |UART_IO_onchip_memory2:onchip_memory2|                                                                                           ; 72 (2)              ; 3 (0)                     ; 1280000           ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_onchip_memory2:onchip_memory2                                                                                                                                                                                                                                                                                                      ; UART_IO_onchip_memory2                       ; UART_IO      ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 70 (0)              ; 3 (0)                     ; 1280000           ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                            ; altsyncram                                   ; work         ;
;             |altsyncram_q9n1:auto_generated|                                                                                            ; 70 (0)              ; 3 (3)                     ; 1280000           ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_q9n1:auto_generated                                                                                                                                                                                                                                             ; altsyncram_q9n1                              ; work         ;
;                |decode_ala:decode3|                                                                                                     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_q9n1:auto_generated|decode_ala:decode3                                                                                                                                                                                                                          ; decode_ala                                   ; work         ;
;                |mux_7hb:mux2|                                                                                                           ; 65 (65)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_q9n1:auto_generated|mux_7hb:mux2                                                                                                                                                                                                                                ; mux_7hb                                      ; work         ;
;       |UART_IO_pio_button:pio_button|                                                                                                   ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_pio_button:pio_button                                                                                                                                                                                                                                                                                                              ; UART_IO_pio_button                           ; UART_IO      ;
;       |UART_IO_pio_led:pio_led|                                                                                                         ; 18 (18)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_pio_led:pio_led                                                                                                                                                                                                                                                                                                                    ; UART_IO_pio_led                              ; UART_IO      ;
;       |UART_IO_pio_switch:pio_switch|                                                                                                   ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_pio_switch:pio_switch                                                                                                                                                                                                                                                                                                              ; UART_IO_pio_switch                           ; UART_IO      ;
;       |UART_IO_pll_sys:pll_sys|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_pll_sys:pll_sys                                                                                                                                                                                                                                                                                                                    ; UART_IO_pll_sys                              ; UART_IO      ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_pll_sys:pll_sys|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                            ; altera_pll                                   ; work         ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                      ; UART_IO      ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                    ; UART_IO      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                    ; UART_IO      ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                      ; UART_IO      ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                    ; UART_IO      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|UART_IO:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                    ; UART_IO      ;
;    |pzdyqx:nabboc|                                                                                                                      ; 94 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                            ; pzdyqx                                       ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 94 (12)             ; 72 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                               ; pzdyqx_impl                                  ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 49 (24)             ; 28 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                 ; GHVD5181                                     ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 25 (25)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                               ; LQYT7093                                     ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 1 (1)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                             ; KIFI3548                                     ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                             ; LQYT7093                                     ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                             ; PUDL0439                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 134 (1)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                         ; sld_hub                                      ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 133 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                         ; alt_sld_fab_with_jtag_input                  ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 133 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                      ; alt_sld_fab                                  ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 133 (1)             ; 91 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                  ; alt_sld_fab_alt_sld_fab                      ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 132 (0)             ; 84 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                      ; alt_sld_fab_alt_sld_fab_sldfabric            ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 132 (94)            ; 84 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                         ; sld_jtag_hub                                 ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                 ; sld_rom_sr                                   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Uart_Demo_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm               ; sld_shadow_jsm                               ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------------------+
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_r:the_UART_IO_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                        ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                           ;
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_w:the_UART_IO_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                        ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                           ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_bht_module:UART_IO_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_vgn1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; UART_IO_nios2_qsys_bht_ram.mif                 ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_dc_data_module:UART_IO_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_40j1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                                           ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_dc_tag_module:UART_IO_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_f5n1:auto_generated|ALTSYNCRAM                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 11           ; 64           ; 11           ; 704     ; UART_IO_nios2_qsys_dc_tag_ram.mif              ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_dc_victim_module:UART_IO_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                                           ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_ic_data_module:UART_IO_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                                           ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_ic_tag_module:UART_IO_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ctn1:auto_generated|ALTSYNCRAM                                                                                                                                                 ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048    ; UART_IO_nios2_qsys_ic_tag_ram.mif              ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_ocimem:the_UART_IO_nios2_qsys_nios2_ocimem|UART_IO_nios2_qsys_ociram_sp_ram_module:UART_IO_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_99f1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; UART_IO_nios2_qsys_ociram_default_contents.mif ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_register_bank_a_module:UART_IO_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_vum1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; UART_IO_nios2_qsys_rf_ram_a.mif                ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_register_bank_b_module:UART_IO_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_0vm1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; UART_IO_nios2_qsys_rf_ram_b.mif                ;
; UART_IO:inst1|UART_IO_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_q9n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Single Port      ; 40000        ; 32           ; --           ; --           ; 1280000 ; UART_IO_onchip_memory2.hex                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 2           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+---------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |Uart_Demo_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                       ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |Uart_Demo_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                   ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |Uart_Demo_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                         ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |Uart_Demo_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                       ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |Uart_Demo_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                         ;                 ;
; N/A    ; Qsys                            ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1                                                                                                                                                                                                                                                                             ; UART_IO.qsys    ;
; Altera ; altera_irq_mapper               ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_irq_mapper:irq_mapper                                                                                                                                                                                                                                               ; UART_IO.qsys    ;
; Altera ; altera_avalon_jtag_uart         ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_jtag_uart:jtag_uart                                                                                                                                                                                                                                                 ; UART_IO.qsys    ;
; Altera ; altera_mm_interconnect          ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                 ; UART_IO.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                   ; UART_IO.qsys    ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|UART_IO_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                       ; UART_IO.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                               ; UART_IO.qsys    ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|UART_IO_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                   ; UART_IO.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                               ; UART_IO.qsys    ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|UART_IO_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                   ; UART_IO.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                               ; UART_IO.qsys    ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|UART_IO_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                   ; UART_IO.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                               ; UART_IO.qsys    ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|UART_IO_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                   ; UART_IO.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                               ; UART_IO.qsys    ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|UART_IO_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                   ; UART_IO.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                   ; UART_IO.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                           ; UART_IO.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                       ; UART_IO.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                               ; UART_IO.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                               ; UART_IO.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                   ; UART_IO.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                   ; UART_IO.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                   ; UART_IO.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                     ; UART_IO.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                ; UART_IO.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                           ; UART_IO.qsys    ;
; Altera ; altera_merlin_master_agent      ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent                                                                                                                                                                         ; UART_IO.qsys    ;
; Altera ; altera_merlin_traffic_limiter   ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter                                                                                                                                                                    ; UART_IO.qsys    ;
; Altera ; altera_merlin_master_translator ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator                                                                                                                                                               ; UART_IO.qsys    ;
; Altera ; altera_merlin_master_agent      ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent                                                                                                                                                                  ; UART_IO.qsys    ;
; Altera ; altera_merlin_traffic_limiter   ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter                                                                                                                                                             ; UART_IO.qsys    ;
; Altera ; altera_merlin_master_translator ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator                                                                                                                                                        ; UART_IO.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent                                                                                                                                                                    ; UART_IO.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo                                                                                                                                                               ; UART_IO.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator                                                                                                                                                          ; UART_IO.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent                                                                                                                                                                               ; UART_IO.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo                                                                                                                                                                          ; UART_IO.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator                                                                                                                                                                     ; UART_IO.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_button_s1_agent                                                                                                                                                                                   ; UART_IO.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo                                                                                                                                                                              ; UART_IO.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator                                                                                                                                                                         ; UART_IO.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent                                                                                                                                                                                      ; UART_IO.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo                                                                                                                                                                                 ; UART_IO.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator                                                                                                                                                                            ; UART_IO.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switch_s1_agent                                                                                                                                                                                   ; UART_IO.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo                                                                                                                                                                              ; UART_IO.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator                                                                                                                                                                         ; UART_IO.qsys    ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router:router                                                                                                                                                                                         ; UART_IO.qsys    ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_001:router_001                                                                                                                                                                                 ; UART_IO.qsys    ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_002:router_002                                                                                                                                                                                 ; UART_IO.qsys    ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_003:router_003                                                                                                                                                                                 ; UART_IO.qsys    ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_003:router_004                                                                                                                                                                                 ; UART_IO.qsys    ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_002:router_005                                                                                                                                                                                 ; UART_IO.qsys    ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_002:router_006                                                                                                                                                                                 ; UART_IO.qsys    ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_002:router_007                                                                                                                                                                                 ; UART_IO.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                   ; UART_IO.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                           ; UART_IO.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                           ; UART_IO.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                               ; UART_IO.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                               ; UART_IO.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                               ; UART_IO.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                       ; UART_IO.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                               ; UART_IO.qsys    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys                                                                                                                                                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_bht_module:UART_IO_nios2_qsys_bht                                                                                                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_dc_data_module:UART_IO_nios2_qsys_dc_data                                                                                                                                                                                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_dc_tag_module:UART_IO_nios2_qsys_dc_tag                                                                                                                                                                                    ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_dc_victim_module:UART_IO_nios2_qsys_dc_victim                                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_ic_data_module:UART_IO_nios2_qsys_ic_data                                                                                                                                                                                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_ic_tag_module:UART_IO_nios2_qsys_ic_tag                                                                                                                                                                                    ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_register_bank_a_module:UART_IO_nios2_qsys_register_bank_a                                                                                                                                                                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_register_bank_b_module:UART_IO_nios2_qsys_register_bank_b                                                                                                                                                                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci                                                                                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_break:the_UART_IO_nios2_qsys_nios2_oci_break                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_dbrk:the_UART_IO_nios2_qsys_nios2_oci_dbrk                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_debug:the_UART_IO_nios2_qsys_nios2_oci_debug                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_dtrace:the_UART_IO_nios2_qsys_nios2_oci_dtrace                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_dtrace:the_UART_IO_nios2_qsys_nios2_oci_dtrace|UART_IO_nios2_qsys_nios2_oci_td_mode:UART_IO_nios2_qsys_nios2_oci_trc_ctrl_td_mode                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_fifo:the_UART_IO_nios2_qsys_nios2_oci_fifo                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_fifo:the_UART_IO_nios2_qsys_nios2_oci_fifo|UART_IO_nios2_qsys_nios2_oci_compute_input_tm_cnt:the_UART_IO_nios2_qsys_nios2_oci_compute_input_tm_cnt ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_fifo:the_UART_IO_nios2_qsys_nios2_oci_fifo|UART_IO_nios2_qsys_nios2_oci_fifo_cnt_inc:the_UART_IO_nios2_qsys_nios2_oci_fifo_cnt_inc                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_fifo:the_UART_IO_nios2_qsys_nios2_oci_fifo|UART_IO_nios2_qsys_nios2_oci_fifo_wrptr_inc:the_UART_IO_nios2_qsys_nios2_oci_fifo_wrptr_inc             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_im:the_UART_IO_nios2_qsys_nios2_oci_im                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_itrace:the_UART_IO_nios2_qsys_nios2_oci_itrace                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_pib:the_UART_IO_nios2_qsys_nios2_oci_pib                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_xbrk:the_UART_IO_nios2_qsys_nios2_oci_xbrk                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_ocimem:the_UART_IO_nios2_qsys_nios2_ocimem                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_ocimem:the_UART_IO_nios2_qsys_nios2_ocimem|UART_IO_nios2_qsys_ociram_sp_ram_module:UART_IO_nios2_qsys_ociram_sp_ram                                    ;                 ;
; Altera ; altera_avalon_onchip_memory2    ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_onchip_memory2:onchip_memory2                                                                                                                                                                                                                                       ; UART_IO.qsys    ;
; Altera ; altera_avalon_pio               ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_pio_button:pio_button                                                                                                                                                                                                                                               ; UART_IO.qsys    ;
; Altera ; altera_avalon_pio               ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_pio_led:pio_led                                                                                                                                                                                                                                                     ; UART_IO.qsys    ;
; Altera ; altera_avalon_pio               ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_pio_switch:pio_switch                                                                                                                                                                                                                                               ; UART_IO.qsys    ;
; Altera ; altera_pll                      ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_pll_sys:pll_sys                                                                                                                                                                                                                                                     ; UART_IO.qsys    ;
; Altera ; altera_reset_controller         ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|altera_reset_controller:rst_controller                                                                                                                                                                                                                                      ; UART_IO.qsys    ;
; Altera ; altera_reset_controller         ; 17.1    ; N/A          ; N/A           ; |Uart_Demo_Top|UART_IO:inst1|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                  ; UART_IO.qsys    ;
+--------+---------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|UART_IO_nios2_qsys_jtag_debug_module_tck:the_UART_IO_nios2_qsys_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                     ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                     ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                     ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                     ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                     ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|UART_IO_nios2_qsys_jtag_debug_module_tck:the_UART_IO_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|UART_IO_nios2_qsys_jtag_debug_module_tck:the_UART_IO_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; UART_IO:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|UART_IO_nios2_qsys_jtag_debug_module_tck:the_UART_IO_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|UART_IO_nios2_qsys_jtag_debug_module_tck:the_UART_IO_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; UART_IO:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; UART_IO:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; UART_IO:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_debug:the_UART_IO_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                  ; yes                                                              ; yes                                        ;
; UART_IO:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; UART_IO:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; UART_IO:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_debug:the_UART_IO_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                   ; yes                                                              ; yes                                        ;
; UART_IO:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; UART_IO:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|UART_IO_nios2_qsys_jtag_debug_module_sysclk:the_UART_IO_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|UART_IO_nios2_qsys_jtag_debug_module_sysclk:the_UART_IO_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; UART_IO:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|UART_IO_nios2_qsys_jtag_debug_module_sysclk:the_UART_IO_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; UART_IO:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|UART_IO_nios2_qsys_jtag_debug_module_sysclk:the_UART_IO_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; UART_IO:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; UART_IO:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; UART_IO:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; UART_IO:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; UART_IO:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; UART_IO:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; UART_IO:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Total number of protected registers is 53                                                                                                                                                                                                                                                                                                                        ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_chipselect_pre                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|av_chipselect_pre                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_pio_switch:pio_switch|readdata[3..31]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_pio_button:pio_button|readdata[2..31]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[1..31]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[1..31]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_iw_corrupt                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_im:the_UART_IO_nios2_qsys_nios2_oci_im|trc_im_addr[0..6]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_im:the_UART_IO_nios2_qsys_nios2_oci_im|trc_wrap                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_dbrk:the_UART_IO_nios2_qsys_nios2_oci_dbrk|dbrk_goto1                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_dbrk:the_UART_IO_nios2_qsys_nios2_oci_dbrk|dbrk_break_pulse                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_dbrk:the_UART_IO_nios2_qsys_nios2_oci_dbrk|dbrk_goto0                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_xbrk:the_UART_IO_nios2_qsys_nios2_oci_xbrk|xbrk_break                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_xbrk:the_UART_IO_nios2_qsys_nios2_oci_xbrk|E_xbrk_goto0                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_xbrk:the_UART_IO_nios2_qsys_nios2_oci_xbrk|E_xbrk_goto1                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_xbrk:the_UART_IO_nios2_qsys_nios2_oci_xbrk|M_xbrk_goto0                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_xbrk:the_UART_IO_nios2_qsys_nios2_oci_xbrk|M_xbrk_goto1                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|last_dest_id[2]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|av_readdata_pre[3..31]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[1]                                                                                                     ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[2]                                                                                                     ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[2]                                                                                                     ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[3]                                                                                                     ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[3]                                                                                                     ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[4]                                                                                                     ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[4]                                                                                                     ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[5]                                                                                                     ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[5]                                                                                                     ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[6]                                                                                                     ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[6]                                                                                                     ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[7]                                                                                                     ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[7]                                                                                                     ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[8]                                                                                                     ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[8]                                                                                                     ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[9]                                                                                                     ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[9]                                                                                                     ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[10]                                                                                                    ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[10]                                                                                                    ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[11]                                                                                                    ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[11]                                                                                                    ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[12]                                                                                                    ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[12]                                                                                                    ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[13]                                                                                                    ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[13]                                                                                                    ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[14]                                                                                                    ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[14]                                                                                                    ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[15]                                                                                                    ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[15]                                                                                                    ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[16]                                                                                                    ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[16]                                                                                                    ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[17]                                                                                                    ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[17]                                                                                                    ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[18]                                                                                                    ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[18]                                                                                                    ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[19]                                                                                                    ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[19]                                                                                                    ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[20]                                                                                                    ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[20]                                                                                                    ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[21]                                                                                                    ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[21]                                                                                                    ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[22]                                                                                                    ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[22]                                                                                                    ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[23]                                                                                                    ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[23]                                                                                                    ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[24]                                                                                                    ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[24]                                                                                                    ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[25]                                                                                                    ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[25]                                                                                                    ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[26]                                                                                                    ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[26]                                                                                                    ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[27]                                                                                                    ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[27]                                                                                                    ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[28]                                                                                                    ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[28]                                                                                                    ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[29]                                                                                                    ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[29]                                                                                                    ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[30]                                                                                                    ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[30]                                                                                                    ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[31]                                                                                                    ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|last_channel[1]                                                                                                                                                            ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|last_dest_id[1]                                                                                                                                                            ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|last_channel[0]                                                                                                                                                            ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|last_dest_id[0]                                                                                                                                                            ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                  ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                  ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                  ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                  ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                  ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                  ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                  ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                  ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                  ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                  ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                  ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                  ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                     ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                     ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                     ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                     ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                     ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                     ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                              ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                              ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                              ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                              ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                              ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                              ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                              ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                              ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                              ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                              ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][64]                                                                                                                                                                   ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][97]                                                                                                                                                                   ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][63]                                                                                                                                                                   ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][79]                                                                                                                                                                   ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][78]                                                                                                                                                                   ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][79]                                                                                                                                                                   ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][56]                                                                                                                                                                   ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][79]                                                                                                                                                                   ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][62]                                                                                                                                                                   ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][79]                                                                                                                                                                   ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                    ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                    ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                    ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                    ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                    ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                    ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent|hold_waitrequest                                                                                                                                                                ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent|hold_waitrequest                                                                                                                                                                       ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                              ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent|hold_waitrequest                                                                                                                                                                       ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                               ; Merged with UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                     ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|waitrequest_reset_override                                                                                                                                                         ; Merged with UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                     ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|waitrequest_reset_override                                                                                                                                                             ; Merged with UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                     ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|waitrequest_reset_override                                                                                                                                                                ; Merged with UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                     ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|waitrequest_reset_override                                                                                                                                                             ; Merged with UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                     ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][62]                                                                                                                                                                   ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][56]                                                                                                                                                                   ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][63]                                                                                                                                                                   ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][56]                                                                                                                                                                   ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][78]                                                                                                                                                                   ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][56]                                                                                                                                                                   ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][79]                                                                                                                                                                   ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][56]                                                                                                                                                                   ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                              ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                              ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                              ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                              ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                              ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                              ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                              ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                              ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                    ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                    ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                    ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                    ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                    ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                    ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][97]                                                                                                                                                                   ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][64]                                                                                                                                                                   ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                              ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                              ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                     ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                     ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                     ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                     ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                     ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                     ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                  ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                  ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                  ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                  ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                  ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                  ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                  ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                  ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                  ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                  ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                  ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                  ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|D_ctrl_b_not_src                                                                                                                                                                                                                                             ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|D_ctrl_b_is_dst                                                                                                                                                                                                                                              ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|D_ctrl_jmp_direct                                                                                                                                                                                                                                            ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|D_ctrl_a_not_src                                                                                                                                                                                                                                             ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_button_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                   ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_button_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                   ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                   ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                   ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                      ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                      ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                               ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                    ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                    ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                     ; Merged with UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                     ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][79]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_break:the_UART_IO_nios2_qsys_nios2_oci_break|trigger_state                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_button_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_button_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][56]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_dbrk:the_UART_IO_nios2_qsys_nios2_oci_dbrk|dbrk_break                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_break:the_UART_IO_nios2_qsys_nios2_oci_break|trigbrktype                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][96]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][96]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|UART_IO_nios2_qsys_jtag_debug_module_tck:the_UART_IO_nios2_qsys_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|UART_IO_nios2_qsys_jtag_debug_module_tck:the_UART_IO_nios2_qsys_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|UART_IO_nios2_qsys_jtag_debug_module_tck:the_UART_IO_nios2_qsys_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|UART_IO_nios2_qsys_jtag_debug_module_tck:the_UART_IO_nios2_qsys_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|UART_IO_nios2_qsys_jtag_debug_module_tck:the_UART_IO_nios2_qsys_jtag_debug_module_tck|DRsize.011 ; Merged with UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|UART_IO_nios2_qsys_jtag_debug_module_tck:the_UART_IO_nios2_qsys_jtag_debug_module_tck|DRsize.001 ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|UART_IO_nios2_qsys_jtag_debug_module_tck:the_UART_IO_nios2_qsys_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                               ;
; Total Number of Removed Registers = 417                                                                                                                                                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_dbrk:the_UART_IO_nios2_qsys_nios2_oci_dbrk|dbrk_break_pulse                                                                                                     ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_dbrk:the_UART_IO_nios2_qsys_nios2_oci_dbrk|dbrk_break,                                                                                                            ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_break:the_UART_IO_nios2_qsys_nios2_oci_break|trigbrktype                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_xbrk:the_UART_IO_nios2_qsys_nios2_oci_xbrk|xbrk_break                                                                                                           ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_xbrk:the_UART_IO_nios2_qsys_nios2_oci_xbrk|M_xbrk_goto0,                                                                                                          ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_xbrk:the_UART_IO_nios2_qsys_nios2_oci_xbrk|M_xbrk_goto1                                                                                                           ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                ; Lost Fanouts              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[1][79],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                        ;                           ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_button_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                              ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                ; Lost Fanouts              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[1][79],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                        ;                           ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                              ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                   ; Lost Fanouts              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][79],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ;                           ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                 ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                  ; Lost Fanouts              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][79],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                        ;                           ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                            ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][79]                                                                                                                                                                 ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][56],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                               ;
; UART_IO:inst1|UART_IO_pio_switch:pio_switch|readdata[23]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|av_readdata_pre[23]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_switch:pio_switch|readdata[22]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|av_readdata_pre[22]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_switch:pio_switch|readdata[21]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|av_readdata_pre[21]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_switch:pio_switch|readdata[20]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|av_readdata_pre[20]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_switch:pio_switch|readdata[19]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|av_readdata_pre[19]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_switch:pio_switch|readdata[18]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|av_readdata_pre[18]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_switch:pio_switch|readdata[17]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|av_readdata_pre[17]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_switch:pio_switch|readdata[16]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|av_readdata_pre[16]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_switch:pio_switch|readdata[15]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|av_readdata_pre[15]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_switch:pio_switch|readdata[14]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|av_readdata_pre[14]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_switch:pio_switch|readdata[13]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|av_readdata_pre[13]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_switch:pio_switch|readdata[12]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|av_readdata_pre[12]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_switch:pio_switch|readdata[11]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|av_readdata_pre[11]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_switch:pio_switch|readdata[10]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|av_readdata_pre[10]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_switch:pio_switch|readdata[9]                                                                                                                                                                                                                                                ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|av_readdata_pre[9]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_switch:pio_switch|readdata[8]                                                                                                                                                                                                                                                ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|av_readdata_pre[8]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_switch:pio_switch|readdata[7]                                                                                                                                                                                                                                                ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|av_readdata_pre[7]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_switch:pio_switch|readdata[6]                                                                                                                                                                                                                                                ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|av_readdata_pre[6]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_switch:pio_switch|readdata[5]                                                                                                                                                                                                                                                ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|av_readdata_pre[5]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_switch:pio_switch|readdata[4]                                                                                                                                                                                                                                                ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|av_readdata_pre[4]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_switch:pio_switch|readdata[3]                                                                                                                                                                                                                                                ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|av_readdata_pre[3]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_button:pio_button|readdata[31]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|av_readdata_pre[31]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_button:pio_button|readdata[30]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|av_readdata_pre[30]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_button:pio_button|readdata[29]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|av_readdata_pre[29]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_button:pio_button|readdata[28]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|av_readdata_pre[28]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_button:pio_button|readdata[27]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|av_readdata_pre[27]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_button:pio_button|readdata[26]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|av_readdata_pre[26]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_button:pio_button|readdata[25]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|av_readdata_pre[25]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_button:pio_button|readdata[24]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|av_readdata_pre[24]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_button:pio_button|readdata[23]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|av_readdata_pre[23]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_button:pio_button|readdata[22]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|av_readdata_pre[22]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_button:pio_button|readdata[21]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|av_readdata_pre[21]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_button:pio_button|readdata[20]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|av_readdata_pre[20]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_button:pio_button|readdata[19]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|av_readdata_pre[19]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_button:pio_button|readdata[18]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|av_readdata_pre[18]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_button:pio_button|readdata[17]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|av_readdata_pre[17]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_button:pio_button|readdata[16]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|av_readdata_pre[16]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_button:pio_button|readdata[15]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|av_readdata_pre[15]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_button:pio_button|readdata[14]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|av_readdata_pre[14]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_button:pio_button|readdata[13]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|av_readdata_pre[13]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_button:pio_button|readdata[12]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|av_readdata_pre[12]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_button:pio_button|readdata[11]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|av_readdata_pre[11]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_button:pio_button|readdata[10]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|av_readdata_pre[10]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_button:pio_button|readdata[9]                                                                                                                                                                                                                                                ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|av_readdata_pre[9]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_button:pio_button|readdata[8]                                                                                                                                                                                                                                                ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|av_readdata_pre[8]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_button:pio_button|readdata[7]                                                                                                                                                                                                                                                ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|av_readdata_pre[7]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_button:pio_button|readdata[6]                                                                                                                                                                                                                                                ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|av_readdata_pre[6]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_button:pio_button|readdata[5]                                                                                                                                                                                                                                                ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|av_readdata_pre[5]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_button:pio_button|readdata[4]                                                                                                                                                                                                                                                ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|av_readdata_pre[4]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_button:pio_button|readdata[3]                                                                                                                                                                                                                                                ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|av_readdata_pre[3]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_button:pio_button|readdata[2]                                                                                                                                                                                                                                                ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|av_readdata_pre[2]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[31]                                                                                                                                                                                                                                   ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[31]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[30]                                                                                                                                                                                                                                   ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[30]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[29]                                                                                                                                                                                                                                   ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[29]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[28]                                                                                                                                                                                                                                   ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[28]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[27]                                                                                                                                                                                                                                   ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[27]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[26]                                                                                                                                                                                                                                   ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[26]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[25]                                                                                                                                                                                                                                   ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[25]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[24]                                                                                                                                                                                                                                   ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[24]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[23]                                                                                                                                                                                                                                   ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[23]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[22]                                                                                                                                                                                                                                   ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[22]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[21]                                                                                                                                                                                                                                   ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[21]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[20]                                                                                                                                                                                                                                   ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[20]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[19]                                                                                                                                                                                                                                   ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[19]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[18]                                                                                                                                                                                                                                   ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[18]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[17]                                                                                                                                                                                                                                   ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[17]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[16]                                                                                                                                                                                                                                   ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[16]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[15]                                                                                                                                                                                                                                   ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[15]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[14]                                                                                                                                                                                                                                   ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[14]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[13]                                                                                                                                                                                                                                   ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[13]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[12]                                                                                                                                                                                                                                   ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[12]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[11]                                                                                                                                                                                                                                   ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[11]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[10]                                                                                                                                                                                                                                   ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[10]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[9]                                                                                                                                                                                                                                    ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[9]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[8]                                                                                                                                                                                                                                    ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[8]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[7]                                                                                                                                                                                                                                    ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[7]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[6]                                                                                                                                                                                                                                    ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[6]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[5]                                                                                                                                                                                                                                    ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[5]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[4]                                                                                                                                                                                                                                    ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[4]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[3]                                                                                                                                                                                                                                    ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[3]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[2]                                                                                                                                                                                                                                    ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[2]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_control_reg_rddata[1]                                                                                                                                                                                                                                    ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_control_reg_rddata[1]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_dbrk:the_UART_IO_nios2_qsys_nios2_oci_dbrk|dbrk_goto1                                                                                                           ; Stuck at GND              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_break:the_UART_IO_nios2_qsys_nios2_oci_break|trigger_state                                                                                                        ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_switch:pio_switch|readdata[31]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|av_readdata_pre[31]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_switch:pio_switch|readdata[30]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|av_readdata_pre[30]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_switch:pio_switch|readdata[29]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|av_readdata_pre[29]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                ; Lost Fanouts              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                  ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                ; Lost Fanouts              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                  ;
; UART_IO:inst1|UART_IO_pio_switch:pio_switch|readdata[28]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|av_readdata_pre[28]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                ; Lost Fanouts              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                  ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                ; Lost Fanouts              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                  ;
; UART_IO:inst1|UART_IO_pio_switch:pio_switch|readdata[27]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|av_readdata_pre[27]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                   ; Lost Fanouts              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                     ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                   ; Lost Fanouts              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                     ;
; UART_IO:inst1|UART_IO_pio_switch:pio_switch|readdata[26]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|av_readdata_pre[26]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                  ; Lost Fanouts              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                    ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                  ; Lost Fanouts              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                    ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                   ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_switch:pio_switch|readdata[25]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|av_readdata_pre[25]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_pio_switch:pio_switch|readdata[24]                                                                                                                                                                                                                                               ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|av_readdata_pre[24]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                  ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                  ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                   ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[1][96]                                                                                                                                                                 ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo|mem[0][96]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                            ; Stuck at GND              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                      ; Stuck at VCC              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                      ; Stuck at VCC              ; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|UART_IO_nios2_qsys_jtag_debug_module_tck:the_UART_IO_nios2_qsys_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|UART_IO_nios2_qsys_jtag_debug_module_tck:the_UART_IO_nios2_qsys_jtag_debug_module_tck|DRsize.101 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2081  ;
; Number of registers using Synchronous Clear  ; 295   ;
; Number of registers using Synchronous Load   ; 380   ;
; Number of registers using Asynchronous Clear ; 1675  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1314  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent|hold_waitrequest                                                                                                                                                                                              ; 15      ;
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                            ; 10      ;
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                        ; 7       ;
; UART_IO:inst1|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                        ; 1       ;
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                        ; 11      ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                    ; 2       ;
; UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                    ; 2       ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_pipe_flush                                                                                                                                                                                                                                                                        ; 31      ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                      ; 7       ;
; UART_IO:inst1|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                    ; 1       ;
; UART_IO:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                     ; 1       ;
; UART_IO:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                     ; 4       ;
; UART_IO:inst1|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                        ; 2       ;
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                                 ; 3       ;
; UART_IO:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                 ; 1       ;
; UART_IO:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                 ; 4       ;
; UART_IO:inst1|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                    ; 2       ;
; UART_IO:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                     ; 1       ;
; UART_IO:inst1|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                        ; 1       ;
; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                            ; 3       ;
; UART_IO:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                 ; 1       ;
; UART_IO:inst1|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                    ; 1       ;
; UART_IO:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                     ; 1       ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_pipe_flush_waddr[16]                                                                                                                                                                                                                                                              ; 1       ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                               ; 1       ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg|oci_ienable[0]                                                                                                                            ; 2       ;
; UART_IO:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                 ; 1       ;
; UART_IO:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; 1       ;
; UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|clr_break_line                                                                                                                                                                                                                                                                      ; 4       ;
; UART_IO:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                     ; 1       ;
; UART_IO:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; UART_IO:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                      ; 1       ;
; UART_IO:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; UART_IO:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 36                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|d_byteenable[2]~reg0                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|d_address_tag_field[0]                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|A_slow_inst_result[4]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|A_slow_inst_result[15]                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|readdata[3]                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|D_iw[18]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|D_iw[28]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|A_inst_result[19]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_rot_mask[1]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_st_data[28]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_src2[3]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_pio_led:pio_led|data_out[7]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|d_writedata[22]~reg0                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                              ;
; 4:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_ocimem:the_UART_IO_nios2_qsys_nios2_ocimem|MonDReg[16]                                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_ocimem:the_UART_IO_nios2_qsys_nios2_ocimem|MonDReg[12]                                                                                                                                                                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_ocimem:the_UART_IO_nios2_qsys_nios2_ocimem|MonAReg[2]                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_break:the_UART_IO_nios2_qsys_nios2_oci_break|break_readreg[25]                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|ic_tag_wraddress[6]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|ic_tag_wraddress[5]                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|UART_IO_nios2_qsys_jtag_debug_module_tck:the_UART_IO_nios2_qsys_jtag_debug_module_tck|sr[37]                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|UART_IO_nios2_qsys_jtag_debug_module_tck:the_UART_IO_nios2_qsys_jtag_debug_module_tck|sr[33]                                                     ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|UART_IO_nios2_qsys_jtag_debug_module_tck:the_UART_IO_nios2_qsys_jtag_debug_module_tck|sr[14]                                                     ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|UART_IO_nios2_qsys_jtag_debug_module_tck:the_UART_IO_nios2_qsys_jtag_debug_module_tck|sr[24]                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|d_address_offset_field[0]                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                              ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_src2[26]                                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_mem_byte_en[3]                                                                                                                                                                                                                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_src1[16]                                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 17 bits   ; 68 LEs        ; 34 LEs               ; 34 LEs                 ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_pipe_flush_waddr[4]                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|F_pc[14]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router:router|src_channel[5]                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|F_iw[1]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|F_iw[2]                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|M_rot[31]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|dc_data_rd_port_addr[5]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|dc_data_wr_port_addr[2]                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_rot_step1[24]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router:router|src_data[81]                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|E_logic_result[6]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|D_dst_regnum[1]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|dc_data_wr_port_data[7]                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|dc_data_wr_port_data[18]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|dc_data_wr_port_data[10]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|dc_data_wr_port_data[27]                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_q9n1:auto_generated|mux_7hb:mux2|l3_w22_n0_mux_dataout                                                                                                                                                                                                          ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|A_wr_data_unfiltered[20]                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|D_src2_reg[28]                                                                                                                                                                                                                                                                                               ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|A_wr_data_unfiltered[5]                                                                                                                                                                                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|A_wr_data_unfiltered[8]                                                                                                                                                                                                                                                                                      ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Uart_Demo_Top|UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|F_ic_tag_rd_addr_nxt[0]                                                                                                                                                                                                                                                                                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |Uart_Demo_Top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Uart_Demo_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Uart_Demo_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Uart_Demo_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Uart_Demo_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Uart_Demo_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Uart_Demo_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Uart_Demo_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Uart_Demo_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Uart_Demo_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 68 LEs               ; 20 LEs                 ; Yes        ; |Uart_Demo_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |Uart_Demo_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_w:the_UART_IO_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_r:the_UART_IO_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_IO:inst1|UART_IO_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_q9n1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for UART_IO:inst1|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------+
; Assignment        ; Value ; From ; To                                       ;
+-------------------+-------+------+------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]   ;
+-------------------+-------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_IO:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_IO:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for UART_IO:inst1|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+----------------------------------------------+
; Assignment        ; Value ; From ; To                                           ;
+-------------------+-------+------+----------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]       ;
+-------------------+-------+------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_IO:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_IO:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_w:the_UART_IO_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                  ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                        ;
; lpm_width               ; 8           ; Signed Integer                                                                                                        ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                        ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                               ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_r:the_UART_IO_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                  ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                        ;
; lpm_width               ; 8           ; Signed Integer                                                                                                        ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                        ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                               ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_onchip_memory2:onchip_memory2 ;
+----------------+----------------------------+----------------------------------------------------+
; Parameter Name ; Value                      ; Type                                               ;
+----------------+----------------------------+----------------------------------------------------+
; INIT_FILE      ; UART_IO_onchip_memory2.hex ; String                                             ;
+----------------+----------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                     ;
+------------------------------------+----------------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT                ; Untyped                                                  ;
; WIDTH_A                            ; 32                         ; Signed Integer                                           ;
; WIDTHAD_A                          ; 16                         ; Signed Integer                                           ;
; NUMWORDS_A                         ; 40000                      ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                  ;
; WIDTH_B                            ; 1                          ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 4                          ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                          ; Signed Integer                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                  ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                  ;
; INIT_FILE                          ; UART_IO_onchip_memory2.hex ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 40000                      ; Signed Integer                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                     ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                     ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V                  ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_q9n1            ; Untyped                                                  ;
+------------------------------------+----------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_pll_sys:pll_sys|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                       ;
+--------------------------------------+------------------------+--------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                     ;
; fractional_vco_multiplier            ; false                  ; String                                     ;
; pll_type                             ; General                ; String                                     ;
; pll_subtype                          ; General                ; String                                     ;
; number_of_clocks                     ; 1                      ; Signed Integer                             ;
; operation_mode                       ; normal                 ; String                                     ;
; deserialization_factor               ; 4                      ; Signed Integer                             ;
; data_rate                            ; 0                      ; Signed Integer                             ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                             ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                     ;
; phase_shift0                         ; 0 ps                   ; String                                     ;
; duty_cycle0                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency1              ; 0 MHz                  ; String                                     ;
; phase_shift1                         ; 0 ps                   ; String                                     ;
; duty_cycle1                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency2              ; 0 MHz                  ; String                                     ;
; phase_shift2                         ; 0 ps                   ; String                                     ;
; duty_cycle2                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency3              ; 0 MHz                  ; String                                     ;
; phase_shift3                         ; 0 ps                   ; String                                     ;
; duty_cycle3                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency4              ; 0 MHz                  ; String                                     ;
; phase_shift4                         ; 0 ps                   ; String                                     ;
; duty_cycle4                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency5              ; 0 MHz                  ; String                                     ;
; phase_shift5                         ; 0 ps                   ; String                                     ;
; duty_cycle5                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency6              ; 0 MHz                  ; String                                     ;
; phase_shift6                         ; 0 ps                   ; String                                     ;
; duty_cycle6                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency7              ; 0 MHz                  ; String                                     ;
; phase_shift7                         ; 0 ps                   ; String                                     ;
; duty_cycle7                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency8              ; 0 MHz                  ; String                                     ;
; phase_shift8                         ; 0 ps                   ; String                                     ;
; duty_cycle8                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency9              ; 0 MHz                  ; String                                     ;
; phase_shift9                         ; 0 ps                   ; String                                     ;
; duty_cycle9                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency10             ; 0 MHz                  ; String                                     ;
; phase_shift10                        ; 0 ps                   ; String                                     ;
; duty_cycle10                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency11             ; 0 MHz                  ; String                                     ;
; phase_shift11                        ; 0 ps                   ; String                                     ;
; duty_cycle11                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency12             ; 0 MHz                  ; String                                     ;
; phase_shift12                        ; 0 ps                   ; String                                     ;
; duty_cycle12                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency13             ; 0 MHz                  ; String                                     ;
; phase_shift13                        ; 0 ps                   ; String                                     ;
; duty_cycle13                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency14             ; 0 MHz                  ; String                                     ;
; phase_shift14                        ; 0 ps                   ; String                                     ;
; duty_cycle14                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency15             ; 0 MHz                  ; String                                     ;
; phase_shift15                        ; 0 ps                   ; String                                     ;
; duty_cycle15                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency16             ; 0 MHz                  ; String                                     ;
; phase_shift16                        ; 0 ps                   ; String                                     ;
; duty_cycle16                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency17             ; 0 MHz                  ; String                                     ;
; phase_shift17                        ; 0 ps                   ; String                                     ;
; duty_cycle17                         ; 50                     ; Signed Integer                             ;
; clock_name_0                         ;                        ; String                                     ;
; clock_name_1                         ;                        ; String                                     ;
; clock_name_2                         ;                        ; String                                     ;
; clock_name_3                         ;                        ; String                                     ;
; clock_name_4                         ;                        ; String                                     ;
; clock_name_5                         ;                        ; String                                     ;
; clock_name_6                         ;                        ; String                                     ;
; clock_name_7                         ;                        ; String                                     ;
; clock_name_8                         ;                        ; String                                     ;
; clock_name_global_0                  ; false                  ; String                                     ;
; clock_name_global_1                  ; false                  ; String                                     ;
; clock_name_global_2                  ; false                  ; String                                     ;
; clock_name_global_3                  ; false                  ; String                                     ;
; clock_name_global_4                  ; false                  ; String                                     ;
; clock_name_global_5                  ; false                  ; String                                     ;
; clock_name_global_6                  ; false                  ; String                                     ;
; clock_name_global_7                  ; false                  ; String                                     ;
; clock_name_global_8                  ; false                  ; String                                     ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                             ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                             ;
; m_cnt_bypass_en                      ; false                  ; String                                     ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                     ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                             ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                             ;
; n_cnt_bypass_en                      ; false                  ; String                                     ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                     ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en0                     ; false                  ; String                                     ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                     ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en1                     ; false                  ; String                                     ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                     ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en2                     ; false                  ; String                                     ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                     ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en3                     ; false                  ; String                                     ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                     ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en4                     ; false                  ; String                                     ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                     ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en5                     ; false                  ; String                                     ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                     ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en6                     ; false                  ; String                                     ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                     ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en7                     ; false                  ; String                                     ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                     ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en8                     ; false                  ; String                                     ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                     ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en9                     ; false                  ; String                                     ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                     ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en10                    ; false                  ; String                                     ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                     ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en11                    ; false                  ; String                                     ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                     ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en12                    ; false                  ; String                                     ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                     ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en13                    ; false                  ; String                                     ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                     ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en14                    ; false                  ; String                                     ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                     ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en15                    ; false                  ; String                                     ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                     ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en16                    ; false                  ; String                                     ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                     ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en17                    ; false                  ; String                                     ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                     ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                             ;
; pll_vco_div                          ; 1                      ; Signed Integer                             ;
; pll_slf_rst                          ; false                  ; String                                     ;
; pll_bw_sel                           ; low                    ; String                                     ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                     ;
; pll_cp_current                       ; 0                      ; Signed Integer                             ;
; pll_bwctrl                           ; 0                      ; Signed Integer                             ;
; pll_fractional_division              ; 1                      ; Signed Integer                             ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                             ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                     ;
; mimic_fbclk_type                     ; gclk                   ; String                                     ;
; pll_fbclk_mux_1                      ; glb                    ; String                                     ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                     ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                     ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                             ;
; refclk1_frequency                    ; 0 MHz                  ; String                                     ;
; pll_clkin_0_src                      ; clk_0                  ; String                                     ;
; pll_clkin_1_src                      ; clk_0                  ; String                                     ;
; pll_clk_loss_sw_en                   ; false                  ; String                                     ;
; pll_auto_clk_sw_en                   ; false                  ; String                                     ;
; pll_manu_clk_sw_en                   ; false                  ; String                                     ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                             ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                     ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                     ;
+--------------------------------------+------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                            ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                             ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                             ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                             ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                             ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                             ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                                    ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                    ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                                    ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                                    ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                                    ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                                    ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                    ;
; ID                        ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                    ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switch_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_button_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_button_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router:router|UART_IO_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                       ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_001:router_001|UART_IO_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_002:router_002|UART_IO_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_003:router_003|UART_IO_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_003:router_004|UART_IO_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_002:router_005|UART_IO_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_002:router_006|UART_IO_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_002:router_007|UART_IO_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                  ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                  ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                  ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                  ;
; VALID_WIDTH               ; 6     ; Signed Integer                                                                                                                  ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                  ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                  ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                  ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                         ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                         ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                         ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                         ;
; VALID_WIDTH               ; 6     ; Signed Integer                                                                                                                         ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                         ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                         ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                         ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_IO:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                  ;
+----------------------------+------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                            ;
+----------------------------+------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                ;
; Entity Instance            ; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_w:the_UART_IO_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                     ;
;     -- lpm_width           ; 8                                                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                               ;
; Entity Instance            ; UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_r:the_UART_IO_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                     ;
;     -- lpm_width           ; 8                                                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                               ;
+----------------------------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Name                                      ; Value                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                             ;
; Entity Instance                           ; UART_IO:inst1|UART_IO_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 32                                                                            ;
;     -- NUMWORDS_A                         ; 40000                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+--------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                          ;
+----------------+-------+----------+--------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                     ;
+----------------+-------+----------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                 ;
+----------------+-------+----------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_003:router_003|UART_IO_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_002:router_002|UART_IO_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_001:router_001|UART_IO_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                             ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router:router|UART_IO_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                 ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_button_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_button_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_switch_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                           ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_button_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_pll_sys:pll_sys|altera_pll:altera_pll_i"                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_onchip_memory2:onchip_memory2" ;
+--------+-------+----------+-----------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                             ;
+--------+-------+----------+-----------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                        ;
+--------+-------+----------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys"                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; no_ci_readra ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_IO:inst1|UART_IO_jtag_uart:jtag_uart"                                                                        ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1918                        ;
;     CLR               ; 400                         ;
;     CLR SCLR          ; 37                          ;
;     CLR SLD           ; 113                         ;
;     ENA               ; 65                          ;
;     ENA CLR           ; 827                         ;
;     ENA CLR SCLR      ; 55                          ;
;     ENA CLR SCLR SLD  ; 96                          ;
;     ENA CLR SLD       ; 95                          ;
;     ENA SCLR          ; 61                          ;
;     ENA SCLR SLD      ; 21                          ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 32                          ;
;     plain             ; 107                         ;
; arriav_lcell_comb     ; 1931                        ;
;     arith             ; 179                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 68                          ;
;         2 data inputs ; 77                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 1                           ;
;     extend            ; 17                          ;
;         7 data inputs ; 17                          ;
;     normal            ; 1735                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 204                         ;
;         3 data inputs ; 275                         ;
;         4 data inputs ; 368                         ;
;         5 data inputs ; 446                         ;
;         6 data inputs ; 422                         ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 70                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 397                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.37                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 4                                     ;
;     ENA CLR           ; 11                                    ;
;     ENA SLD           ; 12                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 27                                    ;
; arriav_lcell_comb     ; 94                                    ;
;     extend            ; 3                                     ;
;         7 data inputs ; 3                                     ;
;     normal            ; 91                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 14                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 18                                    ;
;         5 data inputs ; 15                                    ;
;         6 data inputs ; 13                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.78                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 91                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 31                                       ;
;     ENA CLR           ; 29                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 134                                      ;
;     normal            ; 134                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 29                                       ;
;         3 data inputs ; 31                                       ;
;         4 data inputs ; 16                                       ;
;         5 data inputs ; 24                                       ;
;         6 data inputs ; 29                                       ;
; boundary_port         ; 191                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.62                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:05     ;
; sld_hub:auto_hub ; 00:00:00     ;
; pzdyqx:nabboc    ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri Mar 02 14:37:41 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UART_IO -c UART_Demonstration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file uart_io/synthesis/uart_io.vhd
    Info (12022): Found design unit 1: UART_IO-rtl File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/UART_IO.vhd Line: 20
    Info (12023): Found entity 1: UART_IO File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/UART_IO.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_irq_mapper.sv
    Info (12023): Found entity 1: UART_IO_irq_mapper File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_mm_interconnect_0.v
    Info (12023): Found entity 1: UART_IO_mm_interconnect_0 File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: UART_IO_mm_interconnect_0_avalon_st_adapter File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: UART_IO_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: UART_IO_mm_interconnect_0_rsp_mux_001 File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file uart_io/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: UART_IO_mm_interconnect_0_rsp_mux File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: UART_IO_mm_interconnect_0_rsp_demux_001 File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: UART_IO_mm_interconnect_0_rsp_demux File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: UART_IO_mm_interconnect_0_cmd_mux_001 File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: UART_IO_mm_interconnect_0_cmd_mux File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: UART_IO_mm_interconnect_0_cmd_demux_001 File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: UART_IO_mm_interconnect_0_cmd_demux File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file uart_io/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file uart_io/synthesis/submodules/uart_io_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: UART_IO_mm_interconnect_0_router_003_default_decode File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: UART_IO_mm_interconnect_0_router_003 File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file uart_io/synthesis/submodules/uart_io_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: UART_IO_mm_interconnect_0_router_002_default_decode File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: UART_IO_mm_interconnect_0_router_002 File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file uart_io/synthesis/submodules/uart_io_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: UART_IO_mm_interconnect_0_router_001_default_decode File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: UART_IO_mm_interconnect_0_router_001 File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file uart_io/synthesis/submodules/uart_io_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: UART_IO_mm_interconnect_0_router_default_decode File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: UART_IO_mm_interconnect_0_router File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_pll_sys.v
    Info (12023): Found entity 1: UART_IO_pll_sys File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_pll_sys.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_pio_switch.v
    Info (12023): Found entity 1: UART_IO_pio_switch File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_pio_switch.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_pio_led.v
    Info (12023): Found entity 1: UART_IO_pio_led File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_pio_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_pio_button.v
    Info (12023): Found entity 1: UART_IO_pio_button File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_pio_button.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_onchip_memory2.v
    Info (12023): Found entity 1: UART_IO_onchip_memory2 File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_onchip_memory2.v Line: 21
Info (12021): Found 27 design units, including 27 entities, in source file uart_io/synthesis/submodules/uart_io_nios2_qsys.v
    Info (12023): Found entity 1: UART_IO_nios2_qsys_ic_data_module File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 21
    Info (12023): Found entity 2: UART_IO_nios2_qsys_ic_tag_module File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 89
    Info (12023): Found entity 3: UART_IO_nios2_qsys_bht_module File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 158
    Info (12023): Found entity 4: UART_IO_nios2_qsys_register_bank_a_module File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 227
    Info (12023): Found entity 5: UART_IO_nios2_qsys_register_bank_b_module File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 293
    Info (12023): Found entity 6: UART_IO_nios2_qsys_dc_tag_module File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 359
    Info (12023): Found entity 7: UART_IO_nios2_qsys_dc_data_module File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 425
    Info (12023): Found entity 8: UART_IO_nios2_qsys_dc_victim_module File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 490
    Info (12023): Found entity 9: UART_IO_nios2_qsys_nios2_oci_debug File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 558
    Info (12023): Found entity 10: UART_IO_nios2_qsys_ociram_sp_ram_module File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 700
    Info (12023): Found entity 11: UART_IO_nios2_qsys_nios2_ocimem File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 764
    Info (12023): Found entity 12: UART_IO_nios2_qsys_nios2_avalon_reg File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 948
    Info (12023): Found entity 13: UART_IO_nios2_qsys_nios2_oci_break File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 1041
    Info (12023): Found entity 14: UART_IO_nios2_qsys_nios2_oci_xbrk File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 1336
    Info (12023): Found entity 15: UART_IO_nios2_qsys_nios2_oci_dbrk File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 1597
    Info (12023): Found entity 16: UART_IO_nios2_qsys_nios2_oci_itrace File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 1786
    Info (12023): Found entity 17: UART_IO_nios2_qsys_nios2_oci_td_mode File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 2170
    Info (12023): Found entity 18: UART_IO_nios2_qsys_nios2_oci_dtrace File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 2238
    Info (12023): Found entity 19: UART_IO_nios2_qsys_nios2_oci_compute_input_tm_cnt File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 2333
    Info (12023): Found entity 20: UART_IO_nios2_qsys_nios2_oci_fifo_wrptr_inc File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 2405
    Info (12023): Found entity 21: UART_IO_nios2_qsys_nios2_oci_fifo_cnt_inc File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 2448
    Info (12023): Found entity 22: UART_IO_nios2_qsys_nios2_oci_fifo File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 2495
    Info (12023): Found entity 23: UART_IO_nios2_qsys_nios2_oci_pib File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 2997
    Info (12023): Found entity 24: UART_IO_nios2_qsys_nios2_oci_im File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 3066
    Info (12023): Found entity 25: UART_IO_nios2_qsys_nios2_performance_monitors File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 3183
    Info (12023): Found entity 26: UART_IO_nios2_qsys_nios2_oci File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 3200
    Info (12023): Found entity 27: UART_IO_nios2_qsys File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 3776
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_nios2_qsys_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: UART_IO_nios2_qsys_jtag_debug_module_sysclk File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys_jtag_debug_module_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_nios2_qsys_jtag_debug_module_tck.v
    Info (12023): Found entity 1: UART_IO_nios2_qsys_jtag_debug_module_tck File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys_jtag_debug_module_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_nios2_qsys_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: UART_IO_nios2_qsys_jtag_debug_module_wrapper File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys_jtag_debug_module_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_nios2_qsys_mult_cell.v
    Info (12023): Found entity 1: UART_IO_nios2_qsys_mult_cell File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_nios2_qsys_oci_test_bench.v
    Info (12023): Found entity 1: UART_IO_nios2_qsys_oci_test_bench File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys_oci_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file uart_io/synthesis/submodules/uart_io_nios2_qsys_test_bench.v
    Info (12023): Found entity 1: UART_IO_nios2_qsys_test_bench File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys_test_bench.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file uart_io/synthesis/submodules/uart_io_jtag_uart.v
    Info (12023): Found entity 1: UART_IO_jtag_uart_sim_scfifo_w File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_jtag_uart.v Line: 21
    Info (12023): Found entity 2: UART_IO_jtag_uart_scfifo_w File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_jtag_uart.v Line: 78
    Info (12023): Found entity 3: UART_IO_jtag_uart_sim_scfifo_r File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_jtag_uart.v Line: 164
    Info (12023): Found entity 4: UART_IO_jtag_uart_scfifo_r File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_jtag_uart.v Line: 243
    Info (12023): Found entity 5: UART_IO_jtag_uart File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file uart_demo_top.bdf
    Info (12023): Found entity 1: Uart_Demo_Top
Info (12127): Elaborating entity "Uart_Demo_Top" for the top level hierarchy
Info (12128): Elaborating entity "UART_IO" for hierarchy "UART_IO:inst1"
Info (12128): Elaborating entity "UART_IO_jtag_uart" for hierarchy "UART_IO:inst1|UART_IO_jtag_uart:jtag_uart" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/UART_IO.vhd Line: 317
Info (12128): Elaborating entity "UART_IO_jtag_uart_scfifo_w" for hierarchy "UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_w:the_UART_IO_jtag_uart_scfifo_w" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_w:the_UART_IO_jtag_uart_scfifo_w|scfifo:wfifo" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_w:the_UART_IO_jtag_uart_scfifo_w|scfifo:wfifo" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_w:the_UART_IO_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: D:/DE10_Nano/UART_IO/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_w:the_UART_IO_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: D:/DE10_Nano/UART_IO/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_w:the_UART_IO_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: D:/DE10_Nano/UART_IO/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: D:/DE10_Nano/UART_IO/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_w:the_UART_IO_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: D:/DE10_Nano/UART_IO/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: D:/DE10_Nano/UART_IO/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_w:the_UART_IO_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: D:/DE10_Nano/UART_IO/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: D:/DE10_Nano/UART_IO/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_w:the_UART_IO_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: D:/DE10_Nano/UART_IO/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: D:/DE10_Nano/UART_IO/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_w:the_UART_IO_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: D:/DE10_Nano/UART_IO/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "UART_IO_jtag_uart_scfifo_r" for hierarchy "UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|UART_IO_jtag_uart_scfifo_r:the_UART_IO_jtag_uart_scfifo_r" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic" with the following parameter: File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12131): Elaborated megafunction instantiation "UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "UART_IO:inst1|UART_IO_jtag_uart:jtag_uart|alt_jtag_atlantic:UART_IO_jtag_uart_alt_jtag_atlantic" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12128): Elaborating entity "UART_IO_nios2_qsys" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/UART_IO.vhd Line: 331
Info (12128): Elaborating entity "UART_IO_nios2_qsys_test_bench" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_test_bench:the_UART_IO_nios2_qsys_test_bench" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 6128
Info (12128): Elaborating entity "UART_IO_nios2_qsys_ic_data_module" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_ic_data_module:UART_IO_nios2_qsys_ic_data" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 7153
Info (12128): Elaborating entity "altsyncram" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_ic_data_module:UART_IO_nios2_qsys_ic_data|altsyncram:the_altsyncram" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: D:/DE10_Nano/UART_IO/db/altsyncram_spj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_ic_data_module:UART_IO_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "UART_IO_nios2_qsys_ic_tag_module" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_ic_tag_module:UART_IO_nios2_qsys_ic_tag" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 7219
Info (12128): Elaborating entity "altsyncram" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_ic_tag_module:UART_IO_nios2_qsys_ic_tag|altsyncram:the_altsyncram" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ctn1.tdf
    Info (12023): Found entity 1: altsyncram_ctn1 File: D:/DE10_Nano/UART_IO/db/altsyncram_ctn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ctn1" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_ic_tag_module:UART_IO_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ctn1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "UART_IO_nios2_qsys_bht_module" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_bht_module:UART_IO_nios2_qsys_bht" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 7423
Info (12128): Elaborating entity "altsyncram" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_bht_module:UART_IO_nios2_qsys_bht|altsyncram:the_altsyncram" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vgn1.tdf
    Info (12023): Found entity 1: altsyncram_vgn1 File: D:/DE10_Nano/UART_IO/db/altsyncram_vgn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vgn1" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_bht_module:UART_IO_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_vgn1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "UART_IO_nios2_qsys_register_bank_a_module" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_register_bank_a_module:UART_IO_nios2_qsys_register_bank_a" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 7598
Info (12128): Elaborating entity "altsyncram" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_register_bank_a_module:UART_IO_nios2_qsys_register_bank_a|altsyncram:the_altsyncram" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vum1.tdf
    Info (12023): Found entity 1: altsyncram_vum1 File: D:/DE10_Nano/UART_IO/db/altsyncram_vum1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vum1" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_register_bank_a_module:UART_IO_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_vum1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "UART_IO_nios2_qsys_register_bank_b_module" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_register_bank_b_module:UART_IO_nios2_qsys_register_bank_b" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 7619
Info (12128): Elaborating entity "altsyncram" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_register_bank_b_module:UART_IO_nios2_qsys_register_bank_b|altsyncram:the_altsyncram" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 330
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0vm1.tdf
    Info (12023): Found entity 1: altsyncram_0vm1 File: D:/DE10_Nano/UART_IO/db/altsyncram_0vm1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0vm1" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_register_bank_b_module:UART_IO_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_0vm1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "UART_IO_nios2_qsys_dc_tag_module" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_dc_tag_module:UART_IO_nios2_qsys_dc_tag" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 7938
Info (12128): Elaborating entity "altsyncram" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_dc_tag_module:UART_IO_nios2_qsys_dc_tag|altsyncram:the_altsyncram" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f5n1.tdf
    Info (12023): Found entity 1: altsyncram_f5n1 File: D:/DE10_Nano/UART_IO/db/altsyncram_f5n1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_f5n1" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_dc_tag_module:UART_IO_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_f5n1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "UART_IO_nios2_qsys_dc_data_module" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_dc_data_module:UART_IO_nios2_qsys_dc_data" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 7995
Info (12128): Elaborating entity "altsyncram" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_dc_data_module:UART_IO_nios2_qsys_dc_data|altsyncram:the_altsyncram" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 462
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40j1.tdf
    Info (12023): Found entity 1: altsyncram_40j1 File: D:/DE10_Nano/UART_IO/db/altsyncram_40j1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_40j1" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_dc_data_module:UART_IO_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_40j1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "UART_IO_nios2_qsys_dc_victim_module" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_dc_victim_module:UART_IO_nios2_qsys_dc_victim" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 8125
Info (12128): Elaborating entity "altsyncram" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_dc_victim_module:UART_IO_nios2_qsys_dc_victim|altsyncram:the_altsyncram" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 530
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: D:/DE10_Nano/UART_IO/db/altsyncram_baj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_dc_victim_module:UART_IO_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "UART_IO_nios2_qsys_mult_cell" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 9806
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys_mult_cell.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_ujt2.v
    Info (12023): Found entity 1: altera_mult_add_ujt2 File: D:/DE10_Nano/UART_IO/db/altera_mult_add_ujt2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_ujt2" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: D:/DE10_Nano/UART_IO/db/altera_mult_add_ujt2.v Line: 113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys_mult_cell.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_0kt2.v
    Info (12023): Found entity 1: altera_mult_add_0kt2 File: D:/DE10_Nano/UART_IO/db/altera_mult_add_0kt2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_0kt2" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_mult_cell:the_UART_IO_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: D:/DE10_Nano/UART_IO/db/altera_mult_add_0kt2.v Line: 113
Info (12128): Elaborating entity "UART_IO_nios2_qsys_nios2_oci" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 10095
Info (12128): Elaborating entity "UART_IO_nios2_qsys_nios2_oci_debug" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_debug:the_UART_IO_nios2_qsys_nios2_oci_debug" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 3423
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_debug:the_UART_IO_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 625
Info (12128): Elaborating entity "UART_IO_nios2_qsys_nios2_ocimem" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_ocimem:the_UART_IO_nios2_qsys_nios2_ocimem" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 3443
Info (12128): Elaborating entity "UART_IO_nios2_qsys_ociram_sp_ram_module" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_ocimem:the_UART_IO_nios2_qsys_nios2_ocimem|UART_IO_nios2_qsys_ociram_sp_ram_module:UART_IO_nios2_qsys_ociram_sp_ram" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 915
Info (12128): Elaborating entity "altsyncram" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_ocimem:the_UART_IO_nios2_qsys_nios2_ocimem|UART_IO_nios2_qsys_ociram_sp_ram_module:UART_IO_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 740
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_99f1.tdf
    Info (12023): Found entity 1: altsyncram_99f1 File: D:/DE10_Nano/UART_IO/db/altsyncram_99f1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_99f1" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_ocimem:the_UART_IO_nios2_qsys_nios2_ocimem|UART_IO_nios2_qsys_ociram_sp_ram_module:UART_IO_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_99f1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "UART_IO_nios2_qsys_nios2_avalon_reg" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_avalon_reg:the_UART_IO_nios2_qsys_nios2_avalon_reg" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 3462
Info (12128): Elaborating entity "UART_IO_nios2_qsys_nios2_oci_break" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_break:the_UART_IO_nios2_qsys_nios2_oci_break" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 3493
Info (12128): Elaborating entity "UART_IO_nios2_qsys_nios2_oci_xbrk" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_xbrk:the_UART_IO_nios2_qsys_nios2_oci_xbrk" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 3516
Info (12128): Elaborating entity "UART_IO_nios2_qsys_nios2_oci_dbrk" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_dbrk:the_UART_IO_nios2_qsys_nios2_oci_dbrk" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 3543
Info (12128): Elaborating entity "UART_IO_nios2_qsys_nios2_oci_itrace" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_itrace:the_UART_IO_nios2_qsys_nios2_oci_itrace" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 3584
Info (12128): Elaborating entity "UART_IO_nios2_qsys_nios2_oci_dtrace" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_dtrace:the_UART_IO_nios2_qsys_nios2_oci_dtrace" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 3599
Info (12128): Elaborating entity "UART_IO_nios2_qsys_nios2_oci_td_mode" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_dtrace:the_UART_IO_nios2_qsys_nios2_oci_dtrace|UART_IO_nios2_qsys_nios2_oci_td_mode:UART_IO_nios2_qsys_nios2_oci_trc_ctrl_td_mode" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 2287
Info (12128): Elaborating entity "UART_IO_nios2_qsys_nios2_oci_fifo" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_fifo:the_UART_IO_nios2_qsys_nios2_oci_fifo" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 3618
Info (12128): Elaborating entity "UART_IO_nios2_qsys_nios2_oci_compute_input_tm_cnt" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_fifo:the_UART_IO_nios2_qsys_nios2_oci_fifo|UART_IO_nios2_qsys_nios2_oci_compute_input_tm_cnt:the_UART_IO_nios2_qsys_nios2_oci_compute_input_tm_cnt" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 2622
Info (12128): Elaborating entity "UART_IO_nios2_qsys_nios2_oci_fifo_wrptr_inc" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_fifo:the_UART_IO_nios2_qsys_nios2_oci_fifo|UART_IO_nios2_qsys_nios2_oci_fifo_wrptr_inc:the_UART_IO_nios2_qsys_nios2_oci_fifo_wrptr_inc" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 2631
Info (12128): Elaborating entity "UART_IO_nios2_qsys_nios2_oci_fifo_cnt_inc" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_fifo:the_UART_IO_nios2_qsys_nios2_oci_fifo|UART_IO_nios2_qsys_nios2_oci_fifo_cnt_inc:the_UART_IO_nios2_qsys_nios2_oci_fifo_cnt_inc" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 2640
Info (12128): Elaborating entity "UART_IO_nios2_qsys_oci_test_bench" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_fifo:the_UART_IO_nios2_qsys_nios2_oci_fifo|UART_IO_nios2_qsys_oci_test_bench:the_UART_IO_nios2_qsys_oci_test_bench" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 2648
Warning (12158): Entity "UART_IO_nios2_qsys_oci_test_bench" contains only dangling pins File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 2648
Info (12128): Elaborating entity "UART_IO_nios2_qsys_nios2_oci_pib" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_pib:the_UART_IO_nios2_qsys_nios2_oci_pib" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 3628
Info (12128): Elaborating entity "UART_IO_nios2_qsys_nios2_oci_im" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_nios2_oci_im:the_UART_IO_nios2_qsys_nios2_oci_im" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 3649
Info (12128): Elaborating entity "UART_IO_nios2_qsys_jtag_debug_module_wrapper" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 3754
Info (12128): Elaborating entity "UART_IO_nios2_qsys_jtag_debug_module_tck" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|UART_IO_nios2_qsys_jtag_debug_module_tck:the_UART_IO_nios2_qsys_jtag_debug_module_tck" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys_jtag_debug_module_wrapper.v Line: 166
Info (12128): Elaborating entity "UART_IO_nios2_qsys_jtag_debug_module_sysclk" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|UART_IO_nios2_qsys_jtag_debug_module_sysclk:the_UART_IO_nios2_qsys_jtag_debug_module_sysclk" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys_jtag_debug_module_wrapper.v Line: 189
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:UART_IO_nios2_qsys_jtag_debug_module_phy" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys_jtag_debug_module_wrapper.v Line: 219
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:UART_IO_nios2_qsys_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:UART_IO_nios2_qsys_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "UART_IO:inst1|UART_IO_nios2_qsys:nios2_qsys|UART_IO_nios2_qsys_nios2_oci:the_UART_IO_nios2_qsys_nios2_oci|UART_IO_nios2_qsys_jtag_debug_module_wrapper:the_UART_IO_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:UART_IO_nios2_qsys_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "UART_IO_onchip_memory2" for hierarchy "UART_IO:inst1|UART_IO_onchip_memory2:onchip_memory2" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/UART_IO.vhd Line: 363
Info (12128): Elaborating entity "altsyncram" for hierarchy "UART_IO:inst1|UART_IO_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_onchip_memory2.v Line: 69
Info (12130): Elaborated megafunction instantiation "UART_IO:inst1|UART_IO_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_onchip_memory2.v Line: 69
Info (12133): Instantiated megafunction "UART_IO:inst1|UART_IO_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" with the following parameter: File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_onchip_memory2.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "UART_IO_onchip_memory2.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "40000"
    Info (12134): Parameter "numwords_a" = "40000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q9n1.tdf
    Info (12023): Found entity 1: altsyncram_q9n1 File: D:/DE10_Nano/UART_IO/db/altsyncram_q9n1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_q9n1" for hierarchy "UART_IO:inst1|UART_IO_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_q9n1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ala.tdf
    Info (12023): Found entity 1: decode_ala File: D:/DE10_Nano/UART_IO/db/decode_ala.tdf Line: 22
Info (12128): Elaborating entity "decode_ala" for hierarchy "UART_IO:inst1|UART_IO_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_q9n1:auto_generated|decode_ala:decode3" File: D:/DE10_Nano/UART_IO/db/altsyncram_q9n1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf
    Info (12023): Found entity 1: mux_7hb File: D:/DE10_Nano/UART_IO/db/mux_7hb.tdf Line: 22
Info (12128): Elaborating entity "mux_7hb" for hierarchy "UART_IO:inst1|UART_IO_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_q9n1:auto_generated|mux_7hb:mux2" File: D:/DE10_Nano/UART_IO/db/altsyncram_q9n1.tdf Line: 44
Info (12128): Elaborating entity "UART_IO_pio_button" for hierarchy "UART_IO:inst1|UART_IO_pio_button:pio_button" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/UART_IO.vhd Line: 378
Info (12128): Elaborating entity "UART_IO_pio_led" for hierarchy "UART_IO:inst1|UART_IO_pio_led:pio_led" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/UART_IO.vhd Line: 387
Info (12128): Elaborating entity "UART_IO_pio_switch" for hierarchy "UART_IO:inst1|UART_IO_pio_switch:pio_switch" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/UART_IO.vhd Line: 399
Info (12128): Elaborating entity "UART_IO_pll_sys" for hierarchy "UART_IO:inst1|UART_IO_pll_sys:pll_sys" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/UART_IO.vhd Line: 408
Info (12128): Elaborating entity "altera_pll" for hierarchy "UART_IO:inst1|UART_IO_pll_sys:pll_sys|altera_pll:altera_pll_i" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_pll_sys.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "UART_IO:inst1|UART_IO_pll_sys:pll_sys|altera_pll:altera_pll_i" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_pll_sys.v Line: 85
Info (12133): Instantiated megafunction "UART_IO:inst1|UART_IO_pll_sys:pll_sys|altera_pll:altera_pll_i" with the following parameter: File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_pll_sys.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "UART_IO_mm_interconnect_0" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/UART_IO.vhd Line: 416
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0.v Line: 565
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0.v Line: 625
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0.v Line: 689
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0.v Line: 753
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0.v Line: 817
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0.v Line: 881
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_switch_s1_translator" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0.v Line: 945
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0.v Line: 1090
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0.v Line: 1171
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0.v Line: 1255
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0.v Line: 1296
Info (12128): Elaborating entity "UART_IO_mm_interconnect_0_router" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router:router" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0.v Line: 1937
Info (12128): Elaborating entity "UART_IO_mm_interconnect_0_router_default_decode" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router:router|UART_IO_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router.sv Line: 189
Info (12128): Elaborating entity "UART_IO_mm_interconnect_0_router_001" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_001:router_001" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0.v Line: 1953
Info (12128): Elaborating entity "UART_IO_mm_interconnect_0_router_001_default_decode" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_001:router_001|UART_IO_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "UART_IO_mm_interconnect_0_router_002" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_002:router_002" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0.v Line: 1969
Info (12128): Elaborating entity "UART_IO_mm_interconnect_0_router_002_default_decode" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_002:router_002|UART_IO_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "UART_IO_mm_interconnect_0_router_003" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_003:router_003" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0.v Line: 1985
Info (12128): Elaborating entity "UART_IO_mm_interconnect_0_router_003_default_decode" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_router_003:router_003|UART_IO_mm_interconnect_0_router_003_default_decode:the_default_decode" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0.v Line: 2099
Info (12128): Elaborating entity "UART_IO_mm_interconnect_0_cmd_demux" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0.v Line: 2196
Info (12128): Elaborating entity "UART_IO_mm_interconnect_0_cmd_demux_001" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0.v Line: 2219
Info (12128): Elaborating entity "UART_IO_mm_interconnect_0_cmd_mux" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0.v Line: 2236
Info (12128): Elaborating entity "UART_IO_mm_interconnect_0_cmd_mux_001" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0.v Line: 2259
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "UART_IO_mm_interconnect_0_rsp_demux" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0.v Line: 2350
Info (12128): Elaborating entity "UART_IO_mm_interconnect_0_rsp_demux_001" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0.v Line: 2373
Info (12128): Elaborating entity "UART_IO_mm_interconnect_0_rsp_mux" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0.v Line: 2494
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_rsp_mux.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "UART_IO_mm_interconnect_0_rsp_mux_001" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0.v Line: 2517
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "UART_IO_mm_interconnect_0_avalon_st_adapter" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0.v Line: 2546
Info (12128): Elaborating entity "UART_IO_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "UART_IO:inst1|UART_IO_mm_interconnect_0:mm_interconnect_0|UART_IO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|UART_IO_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "UART_IO_irq_mapper" for hierarchy "UART_IO:inst1|UART_IO_irq_mapper:irq_mapper" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/UART_IO.vhd Line: 468
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "UART_IO:inst1|altera_reset_controller:rst_controller" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/UART_IO.vhd Line: 476
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "UART_IO:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "UART_IO:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (12020): Port "jdo" on the entity instantiation of "the_UART_IO_nios2_qsys_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/UART_IO_nios2_qsys.v Line: 3584
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.03.02.14:38:07 Progress: Loading sldebe5d96c/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldebe5d96c/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/DE10_Nano/UART_IO/db/ip/sldebe5d96c/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldebe5d96c/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/DE10_Nano/UART_IO/db/ip/sldebe5d96c/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldebe5d96c/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/DE10_Nano/UART_IO/db/ip/sldebe5d96c/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldebe5d96c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/DE10_Nano/UART_IO/db/ip/sldebe5d96c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldebe5d96c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/DE10_Nano/UART_IO/db/ip/sldebe5d96c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/DE10_Nano/UART_IO/db/ip/sldebe5d96c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldebe5d96c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/DE10_Nano/UART_IO/db/ip/sldebe5d96c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 52 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file D:/DE10_Nano/UART_IO/output_files/UART_Demonstration.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3735 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 3315 logic cells
    Info (21064): Implemented 397 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 907 megabytes
    Info: Processing ended: Fri Mar 02 14:38:28 2018
    Info: Elapsed time: 00:00:47
    Info: Total CPU time (on all processors): 00:01:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/DE10_Nano/UART_IO/output_files/UART_Demonstration.map.smsg.


