TimeQuest Timing Analyzer report for RAM
Sat Nov 04 17:33:12 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'sys_clk'
 13. Slow 1200mV 85C Model Hold: 'sys_clk'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'sys_clk'
 27. Slow 1200mV 0C Model Hold: 'sys_clk'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'sys_clk'
 40. Fast 1200mV 0C Model Hold: 'sys_clk'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; RAM                                                 ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; sys_clk    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { sys_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 126.26 MHz ; 126.26 MHz      ; sys_clk    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+--------+------------------+
; Clock   ; Slack  ; End Point TNS    ;
+---------+--------+------------------+
; sys_clk ; -6.920 ; -207.720         ;
+---------+--------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; sys_clk ; 0.427 ; 0.000            ;
+---------+-------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+--------+--------------------------------+
; Clock   ; Slack  ; End Point TNS                  ;
+---------+--------+--------------------------------+
; sys_clk ; -3.201 ; -151.450                       ;
+---------+--------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk'                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.920 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.969      ;
; -6.915 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.964      ;
; -6.914 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.963      ;
; -6.912 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.961      ;
; -6.911 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.960      ;
; -6.908 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.957      ;
; -6.905 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.954      ;
; -6.782 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.831      ;
; -6.777 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.826      ;
; -6.776 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.825      ;
; -6.774 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.823      ;
; -6.773 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.822      ;
; -6.770 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.819      ;
; -6.767 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.816      ;
; -6.665 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.714      ;
; -6.660 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.709      ;
; -6.659 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.708      ;
; -6.657 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.706      ;
; -6.656 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.705      ;
; -6.653 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.702      ;
; -6.650 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.699      ;
; -6.498 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.547      ;
; -6.493 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.542      ;
; -6.492 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.541      ;
; -6.490 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.539      ;
; -6.489 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.538      ;
; -6.486 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.535      ;
; -6.483 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.532      ;
; -6.083 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.132      ;
; -6.078 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.127      ;
; -6.077 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.126      ;
; -6.075 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.124      ;
; -6.074 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.123      ;
; -6.071 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.120      ;
; -6.068 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 7.117      ;
; -5.557 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 6.606      ;
; -5.552 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 6.601      ;
; -5.551 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 6.600      ;
; -5.549 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 6.598      ;
; -5.548 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 6.597      ;
; -5.545 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 6.594      ;
; -5.542 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 6.591      ;
; -4.881 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 5.930      ;
; -4.876 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 5.925      ;
; -4.875 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 5.924      ;
; -4.873 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 5.922      ;
; -4.872 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 5.921      ;
; -4.869 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 5.918      ;
; -4.866 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 5.915      ;
; -4.333 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.394      ; 5.728      ;
; -4.326 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.394      ; 5.721      ;
; -4.051 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.394      ; 5.446      ;
; -4.048 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.394      ; 5.443      ;
; -4.047 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.394      ; 5.442      ;
; -4.028 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.394      ; 5.423      ;
; -3.994 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.394      ; 5.389      ;
; -3.815 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.394      ; 5.210      ;
; -3.808 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.394      ; 5.203      ;
; -3.768 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.394      ; 5.163      ;
; -3.765 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.394      ; 5.160      ;
; -3.764 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.394      ; 5.159      ;
; -3.761 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.394      ; 5.156      ;
; -3.758 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.394      ; 5.153      ;
; -3.584 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.394      ; 4.979      ;
; -3.577 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.394      ; 4.972      ;
; -3.468 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[9]                  ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 4.390      ;
; -3.420 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.394      ; 4.815      ;
; -3.413 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.394      ; 4.808      ;
; -3.379 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[19]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 4.301      ;
; -3.344 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                         ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[9]                  ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 4.266      ;
; -3.340 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 4.389      ;
; -3.339 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[22]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 4.261      ;
; -3.338 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[10]                                                             ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[9]                  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.258      ;
; -3.335 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 4.384      ;
; -3.334 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 4.383      ;
; -3.332 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 4.381      ;
; -3.331 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 4.380      ;
; -3.328 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 4.377      ;
; -3.325 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.048      ; 4.374      ;
; -3.323 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                         ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[19]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 4.245      ;
; -3.302 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.394      ; 4.697      ;
; -3.299 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.394      ; 4.694      ;
; -3.298 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.394      ; 4.693      ;
; -3.283 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                         ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[22]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 4.205      ;
; -3.279 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.394      ; 4.674      ;
; -3.245 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.394      ; 4.640      ;
; -3.243 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[22]                                                             ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[9]                  ; sys_clk      ; sys_clk     ; 1.000        ; -0.080     ; 4.164      ;
; -3.168 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[20]                                                             ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[9]                  ; sys_clk      ; sys_clk     ; 1.000        ; -0.080     ; 4.089      ;
; -3.140 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[11]                                                             ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[9]                  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.060      ;
; -3.138 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.394      ; 4.533      ;
; -3.135 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.394      ; 4.530      ;
; -3.134 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.394      ; 4.529      ;
; -3.115 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.394      ; 4.510      ;
; -3.081 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.394      ; 4.476      ;
; -3.049 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[18]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.971      ;
; -3.024 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[23]                                                             ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[9]                  ; sys_clk      ; sys_clk     ; 1.000        ; -0.080     ; 3.945      ;
; -3.009 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[11]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.931      ;
; -3.003 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[14]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.080     ; 3.924      ;
; -2.993 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                         ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[18]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.079     ; 3.915      ;
; -2.980 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[21]                                                             ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[9]                  ; sys_clk      ; sys_clk     ; 1.000        ; -0.080     ; 3.901      ;
+--------+------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk'                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.427 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[3]                       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.165      ;
; 0.433 ; RAM_Ctrl:RAM_Ctrl_inst|addr[5]                          ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.478      ; 1.165      ;
; 0.439 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[2]                       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.177      ;
; 0.443 ; RAM_Ctrl:RAM_Ctrl_inst|addr[4]                          ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.478      ; 1.175      ;
; 0.444 ; RAM_Ctrl:RAM_Ctrl_inst|addr[6]                          ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.478      ; 1.176      ;
; 0.447 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[6]                       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.185      ;
; 0.450 ; RAM_Ctrl:RAM_Ctrl_inst|addr[7]                          ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.478      ; 1.182      ;
; 0.453 ; RAM_Ctrl:RAM_Ctrl_inst|w_flag                           ; RAM_Ctrl:RAM_Ctrl_inst|w_flag                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RAM_Ctrl:RAM_Ctrl_inst|chg_flag                         ; RAM_Ctrl:RAM_Ctrl_inst|chg_flag                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RAM_Ctrl:RAM_Ctrl_inst|key_record[1]                    ; RAM_Ctrl:RAM_Ctrl_inst|key_record[1]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RAM_Ctrl:RAM_Ctrl_inst|key_record[0]                    ; RAM_Ctrl:RAM_Ctrl_inst|key_record[0]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[1]                       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.192      ;
; 0.454 ; RAM_Ctrl:RAM_Ctrl_inst|addr[2]                          ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.478      ; 1.186      ;
; 0.458 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[5]                       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.196      ;
; 0.459 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[7]                       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.197      ;
; 0.470 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[4]                       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.208      ;
; 0.476 ; RAM_Ctrl:RAM_Ctrl_inst|addr[1]                          ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.478      ; 1.208      ;
; 0.482 ; RAM_Ctrl:RAM_Ctrl_inst|addr[3]                          ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.478      ; 1.214      ;
; 0.487 ; RAM_Ctrl:RAM_Ctrl_inst|addr[0]                          ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.478      ; 1.219      ;
; 0.507 ; RAM_Ctrl:RAM_Ctrl_inst|key_record[0]                    ; RAM_Ctrl:RAM_Ctrl_inst|key_record[1]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.800      ;
; 0.509 ; RAM_Ctrl:RAM_Ctrl_inst|key_record[1]                    ; RAM_Ctrl:RAM_Ctrl_inst|chg_flag                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.802      ;
; 0.555 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]      ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.848      ;
; 0.624 ; RAM_Ctrl:RAM_Ctrl_inst|w_flag                           ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_re_reg       ; sys_clk      ; sys_clk     ; 0.000        ; 0.479      ; 1.357      ;
; 0.645 ; RAM_Ctrl:RAM_Ctrl_inst|w_flag                           ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_we_reg       ; sys_clk      ; sys_clk     ; 0.000        ; 0.479      ; 1.378      ;
; 0.687 ; Touch_key:Touch_key_inst|key2                           ; RAM_Ctrl:RAM_Ctrl_inst|key_record[0]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.980      ;
; 0.723 ; Touch_key:Touch_key_inst|key1                           ; Touch_key:Touch_key_inst|key2                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.016      ;
; 0.730 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]      ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[3]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.023      ;
; 0.738 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[3]      ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.031      ;
; 0.744 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[12]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[12]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.036      ;
; 0.744 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[2]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[2]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]      ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[7]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[7]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[4]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[4]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[13]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[13]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[5]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[5]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[3]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[3]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.041      ;
; 0.761 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[13] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[13]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[5]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[5]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[3]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[3]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[11] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[11]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[10]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[10]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[7]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[7]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[6]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[6]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[4]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[4]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[2]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[2]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[16]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[16]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[15]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[15]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[10] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[10]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[20]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[20]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[17]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[17]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[5]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[5]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[3]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[3]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; Touch_key:Touch_key_inst|key1                           ; RAM_Ctrl:RAM_Ctrl_inst|key_record[0]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[21]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[21]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.059      ;
; 0.768 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[7]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[7]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.061      ;
; 0.768 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[23]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[23]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.060      ;
; 0.771 ; RAM_Ctrl:RAM_Ctrl_inst|addr[5]                          ; RAM_Ctrl:RAM_Ctrl_inst|addr[5]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.063      ;
; 0.772 ; RAM_Ctrl:RAM_Ctrl_inst|addr[7]                          ; RAM_Ctrl:RAM_Ctrl_inst|addr[7]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.064      ;
; 0.773 ; RAM_Ctrl:RAM_Ctrl_inst|addr[3]                          ; RAM_Ctrl:RAM_Ctrl_inst|addr[3]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.065      ;
; 0.773 ; RAM_Ctrl:RAM_Ctrl_inst|addr[1]                          ; RAM_Ctrl:RAM_Ctrl_inst|addr[1]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.065      ;
; 0.774 ; RAM_Ctrl:RAM_Ctrl_inst|addr[6]                          ; RAM_Ctrl:RAM_Ctrl_inst|addr[6]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.066      ;
; 0.774 ; RAM_Ctrl:RAM_Ctrl_inst|addr[4]                          ; RAM_Ctrl:RAM_Ctrl_inst|addr[4]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.066      ;
; 0.775 ; RAM_Ctrl:RAM_Ctrl_inst|addr[2]                          ; RAM_Ctrl:RAM_Ctrl_inst|addr[2]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.067      ;
; 0.781 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[1]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[1]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.074      ;
; 0.786 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.079      ;
; 0.790 ; RAM_Ctrl:RAM_Ctrl_inst|addr[0]                          ; RAM_Ctrl:RAM_Ctrl_inst|addr[0]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.082      ;
; 0.871 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]      ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.164      ;
; 0.931 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[4]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[8]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.224      ;
; 0.932 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[4]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[6]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.225      ;
; 0.932 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[4]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[11]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.225      ;
; 1.033 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]      ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.326      ;
; 1.070 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[3]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[8]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.363      ;
; 1.071 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[3]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[6]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.364      ;
; 1.071 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[3]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[11]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.364      ;
; 1.098 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[12]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[13]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.390      ;
; 1.099 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[2]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[3]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[6]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[7]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[4]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[5]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.393      ;
; 1.109 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[3]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[4]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.402      ;
; 1.115 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.408      ;
; 1.117 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[13]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[15]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[11] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[5]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[7]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[16]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[17]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[4]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[5]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[2]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[3]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[6]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[7]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[3]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[5]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.411      ;
; 1.119 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[20]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[21]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[22]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[23]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.411      ;
; 1.124 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[3]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[1]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[2]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[15]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[16]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.417      ;
; 1.126 ; RAM_Ctrl:RAM_Ctrl_inst|addr[5]                          ; RAM_Ctrl:RAM_Ctrl_inst|addr[6]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[13]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[10] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[11]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.419      ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[1]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[2]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[3]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[4]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[5]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[6]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[7]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_re_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|addr[0]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|addr[1]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|addr[2]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|addr[3]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|addr[4]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|addr[5]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|addr[6]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|addr[7]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|chg_flag                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_flag                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[10]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[11]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[12]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[13]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[14]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[15]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[16]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[17]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[18]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[19]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[20]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[21]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[22]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[23]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[2]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[3]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[4]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[5]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[6]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[7]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[8]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[9]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[1]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[2]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[3]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[4]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[5]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[6]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[7]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|key_record[0]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|key_record[1]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|w_flag                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_flag                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[10]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[11]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[13]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[14]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[15]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[3]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[4]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[5]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[6]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[7]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[8]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[9]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[3]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Touch_key:Touch_key_inst|key1                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Touch_key:Touch_key_inst|key2                                                                                           ;
; 0.164  ; 0.399        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.164  ; 0.399        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.164  ; 0.399        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.165  ; 0.400        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[0]                          ;
; 0.165  ; 0.400        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[1]                          ;
; 0.165  ; 0.400        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[2]                          ;
; 0.165  ; 0.400        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[3]                          ;
; 0.165  ; 0.400        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[4]                          ;
; 0.165  ; 0.400        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[5]                          ;
; 0.165  ; 0.400        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[6]                          ;
; 0.165  ; 0.400        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[7]                          ;
; 0.166  ; 0.401        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_flag                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; key_in    ; sys_clk    ; 2.877 ; 3.200 ; Rise       ; sys_clk         ;
; rst_n     ; sys_clk    ; 2.896 ; 2.934 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; key_in    ; sys_clk    ; -2.395 ; -2.705 ; Rise       ; sys_clk         ;
; rst_n     ; sys_clk    ; 0.115  ; -0.022 ; Rise       ; sys_clk         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; seg[*]    ; sys_clk    ; 9.348 ; 9.381 ; Rise       ; sys_clk         ;
;  seg[0]   ; sys_clk    ; 7.467 ; 7.580 ; Rise       ; sys_clk         ;
;  seg[1]   ; sys_clk    ; 7.800 ; 7.936 ; Rise       ; sys_clk         ;
;  seg[2]   ; sys_clk    ; 8.401 ; 8.489 ; Rise       ; sys_clk         ;
;  seg[3]   ; sys_clk    ; 7.764 ; 7.915 ; Rise       ; sys_clk         ;
;  seg[4]   ; sys_clk    ; 7.844 ; 7.994 ; Rise       ; sys_clk         ;
;  seg[5]   ; sys_clk    ; 7.585 ; 7.676 ; Rise       ; sys_clk         ;
;  seg[6]   ; sys_clk    ; 9.348 ; 9.381 ; Rise       ; sys_clk         ;
; sel[*]    ; sys_clk    ; 7.348 ; 7.492 ; Rise       ; sys_clk         ;
;  sel[0]   ; sys_clk    ; 7.052 ; 7.154 ; Rise       ; sys_clk         ;
;  sel[1]   ; sys_clk    ; 7.110 ; 7.182 ; Rise       ; sys_clk         ;
;  sel[2]   ; sys_clk    ; 7.123 ; 7.197 ; Rise       ; sys_clk         ;
;  sel[3]   ; sys_clk    ; 7.348 ; 7.492 ; Rise       ; sys_clk         ;
;  sel[4]   ; sys_clk    ; 7.134 ; 7.218 ; Rise       ; sys_clk         ;
;  sel[5]   ; sys_clk    ; 7.314 ; 7.217 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; seg[*]    ; sys_clk    ; 7.205 ; 7.316 ; Rise       ; sys_clk         ;
;  seg[0]   ; sys_clk    ; 7.205 ; 7.316 ; Rise       ; sys_clk         ;
;  seg[1]   ; sys_clk    ; 7.525 ; 7.658 ; Rise       ; sys_clk         ;
;  seg[2]   ; sys_clk    ; 8.103 ; 8.189 ; Rise       ; sys_clk         ;
;  seg[3]   ; sys_clk    ; 7.486 ; 7.632 ; Rise       ; sys_clk         ;
;  seg[4]   ; sys_clk    ; 7.567 ; 7.713 ; Rise       ; sys_clk         ;
;  seg[5]   ; sys_clk    ; 7.319 ; 7.408 ; Rise       ; sys_clk         ;
;  seg[6]   ; sys_clk    ; 9.073 ; 9.104 ; Rise       ; sys_clk         ;
; sel[*]    ; sys_clk    ; 6.808 ; 6.907 ; Rise       ; sys_clk         ;
;  sel[0]   ; sys_clk    ; 6.808 ; 6.907 ; Rise       ; sys_clk         ;
;  sel[1]   ; sys_clk    ; 6.864 ; 6.934 ; Rise       ; sys_clk         ;
;  sel[2]   ; sys_clk    ; 6.876 ; 6.948 ; Rise       ; sys_clk         ;
;  sel[3]   ; sys_clk    ; 7.088 ; 7.228 ; Rise       ; sys_clk         ;
;  sel[4]   ; sys_clk    ; 6.886 ; 6.968 ; Rise       ; sys_clk         ;
;  sel[5]   ; sys_clk    ; 7.062 ; 6.967 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 136.02 MHz ; 136.02 MHz      ; sys_clk    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; sys_clk ; -6.352 ; -184.686        ;
+---------+--------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; sys_clk ; 0.402 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; sys_clk ; -3.201 ; -151.450                      ;
+---------+--------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.352 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 7.423      ;
; -6.346 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 7.417      ;
; -6.345 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 7.416      ;
; -6.343 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 7.414      ;
; -6.342 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 7.413      ;
; -6.339 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 7.410      ;
; -6.335 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 7.406      ;
; -6.259 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 7.330      ;
; -6.253 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 7.324      ;
; -6.252 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 7.323      ;
; -6.250 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 7.321      ;
; -6.249 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 7.320      ;
; -6.246 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 7.317      ;
; -6.242 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 7.313      ;
; -6.179 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 7.250      ;
; -6.173 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 7.244      ;
; -6.172 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 7.243      ;
; -6.170 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 7.241      ;
; -6.169 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 7.240      ;
; -6.166 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 7.237      ;
; -6.162 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 7.233      ;
; -5.959 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 7.030      ;
; -5.953 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 7.024      ;
; -5.952 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 7.023      ;
; -5.950 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 7.021      ;
; -5.949 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 7.020      ;
; -5.946 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 7.017      ;
; -5.942 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 7.013      ;
; -5.598 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 6.669      ;
; -5.592 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 6.663      ;
; -5.591 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 6.662      ;
; -5.589 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 6.660      ;
; -5.588 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 6.659      ;
; -5.585 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 6.656      ;
; -5.581 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 6.652      ;
; -5.130 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 6.201      ;
; -5.124 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 6.195      ;
; -5.123 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 6.194      ;
; -5.121 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 6.192      ;
; -5.120 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 6.191      ;
; -5.117 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 6.188      ;
; -5.113 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 6.184      ;
; -4.528 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 5.599      ;
; -4.522 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 5.593      ;
; -4.521 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 5.592      ;
; -4.519 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 5.590      ;
; -4.518 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 5.589      ;
; -4.515 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 5.586      ;
; -4.511 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 5.582      ;
; -4.078 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.374      ; 5.454      ;
; -4.075 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.374      ; 5.451      ;
; -3.738 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.374      ; 5.114      ;
; -3.737 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.374      ; 5.113      ;
; -3.736 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.374      ; 5.112      ;
; -3.734 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.374      ; 5.110      ;
; -3.733 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.374      ; 5.109      ;
; -3.565 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.374      ; 4.941      ;
; -3.562 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.374      ; 4.938      ;
; -3.505 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.374      ; 4.881      ;
; -3.502 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.374      ; 4.878      ;
; -3.501 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.374      ; 4.877      ;
; -3.498 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.374      ; 4.874      ;
; -3.494 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.374      ; 4.870      ;
; -3.326 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.374      ; 4.702      ;
; -3.323 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.374      ; 4.699      ;
; -3.231 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[9]                  ; sys_clk      ; sys_clk     ; 1.000        ; -0.071     ; 4.162      ;
; -3.178 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.374      ; 4.554      ;
; -3.175 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.374      ; 4.551      ;
; -3.119 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                         ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[9]                  ; sys_clk      ; sys_clk     ; 1.000        ; -0.071     ; 4.050      ;
; -3.047 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[10]                                                             ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[9]                  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 3.976      ;
; -3.034 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[22]                                                             ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[9]                  ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 3.964      ;
; -3.031 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 4.102      ;
; -3.025 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 4.096      ;
; -3.024 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 4.095      ;
; -3.022 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 4.093      ;
; -3.021 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 4.092      ;
; -3.018 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 4.089      ;
; -3.014 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.069      ; 4.085      ;
; -2.986 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.374      ; 4.362      ;
; -2.985 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.374      ; 4.361      ;
; -2.984 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.374      ; 4.360      ;
; -2.982 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.374      ; 4.358      ;
; -2.981 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.374      ; 4.357      ;
; -2.955 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[19]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.071     ; 3.886      ;
; -2.940 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[11]                                                             ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[9]                  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 3.869      ;
; -2.939 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[22]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.071     ; 3.870      ;
; -2.900 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                         ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[19]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.071     ; 3.831      ;
; -2.884 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                         ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[22]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.071     ; 3.815      ;
; -2.861 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[20]                                                             ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[9]                  ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 3.791      ;
; -2.838 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.374      ; 4.214      ;
; -2.837 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.374      ; 4.213      ;
; -2.836 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.374      ; 4.212      ;
; -2.834 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.374      ; 4.210      ;
; -2.833 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.374      ; 4.209      ;
; -2.789 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[11]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.070     ; 3.721      ;
; -2.740 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[23]                                                             ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[9]                  ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 3.670      ;
; -2.699 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[21]                                                             ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[9]                  ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 3.629      ;
; -2.689 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[16]                                                             ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[9]                  ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 3.619      ;
; -2.688 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[18]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.071     ; 3.619      ;
; -2.687 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[14]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 3.617      ;
+--------+------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; RAM_Ctrl:RAM_Ctrl_inst|w_flag                           ; RAM_Ctrl:RAM_Ctrl_inst|w_flag                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; RAM_Ctrl:RAM_Ctrl_inst|chg_flag                         ; RAM_Ctrl:RAM_Ctrl_inst|chg_flag                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; RAM_Ctrl:RAM_Ctrl_inst|key_record[1]                    ; RAM_Ctrl:RAM_Ctrl_inst|key_record[1]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; RAM_Ctrl:RAM_Ctrl_inst|key_record[0]                    ; RAM_Ctrl:RAM_Ctrl_inst|key_record[0]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.408 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[3]                       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.067      ;
; 0.410 ; RAM_Ctrl:RAM_Ctrl_inst|addr[5]                          ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.064      ;
; 0.419 ; RAM_Ctrl:RAM_Ctrl_inst|addr[4]                          ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.073      ;
; 0.420 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[2]                       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.079      ;
; 0.420 ; RAM_Ctrl:RAM_Ctrl_inst|addr[6]                          ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.074      ;
; 0.427 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[6]                       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.086      ;
; 0.427 ; RAM_Ctrl:RAM_Ctrl_inst|addr[7]                          ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.081      ;
; 0.428 ; RAM_Ctrl:RAM_Ctrl_inst|addr[2]                          ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.082      ;
; 0.432 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[1]                       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.091      ;
; 0.436 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[5]                       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.095      ;
; 0.437 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[7]                       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.096      ;
; 0.446 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[4]                       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.105      ;
; 0.450 ; RAM_Ctrl:RAM_Ctrl_inst|addr[1]                          ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.104      ;
; 0.455 ; RAM_Ctrl:RAM_Ctrl_inst|addr[3]                          ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.109      ;
; 0.460 ; RAM_Ctrl:RAM_Ctrl_inst|addr[0]                          ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.114      ;
; 0.471 ; RAM_Ctrl:RAM_Ctrl_inst|key_record[1]                    ; RAM_Ctrl:RAM_Ctrl_inst|chg_flag                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.738      ;
; 0.473 ; RAM_Ctrl:RAM_Ctrl_inst|key_record[0]                    ; RAM_Ctrl:RAM_Ctrl_inst|key_record[1]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.740      ;
; 0.513 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]      ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.780      ;
; 0.577 ; RAM_Ctrl:RAM_Ctrl_inst|w_flag                           ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_re_reg       ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.231      ;
; 0.595 ; RAM_Ctrl:RAM_Ctrl_inst|w_flag                           ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_we_reg       ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.249      ;
; 0.619 ; Touch_key:Touch_key_inst|key2                           ; RAM_Ctrl:RAM_Ctrl_inst|key_record[0]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.886      ;
; 0.673 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]      ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[3]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.940      ;
; 0.674 ; Touch_key:Touch_key_inst|key1                           ; Touch_key:Touch_key_inst|key2                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.941      ;
; 0.684 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[3]      ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.951      ;
; 0.690 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]      ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.957      ;
; 0.693 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[12]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[12]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[7]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[7]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[2]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[2]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[4]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[4]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[13]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[13]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.962      ;
; 0.698 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[5]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[5]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[3]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[3]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.965      ;
; 0.705 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[3]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[3]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[13] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[13]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[11] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[11]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[5]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[5]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[6]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[6]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[10]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[10]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[17]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[17]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[16]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[16]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[15]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[15]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[7]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[7]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[4]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[4]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[2]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[2]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[20]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[20]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[23]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[23]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[10] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[10]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[5]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[5]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[3]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[3]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[21]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[21]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[7]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[7]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.981      ;
; 0.714 ; RAM_Ctrl:RAM_Ctrl_inst|addr[5]                          ; RAM_Ctrl:RAM_Ctrl_inst|addr[5]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.981      ;
; 0.716 ; RAM_Ctrl:RAM_Ctrl_inst|addr[7]                          ; RAM_Ctrl:RAM_Ctrl_inst|addr[7]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.983      ;
; 0.716 ; Touch_key:Touch_key_inst|key1                           ; RAM_Ctrl:RAM_Ctrl_inst|key_record[0]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.983      ;
; 0.718 ; RAM_Ctrl:RAM_Ctrl_inst|addr[3]                          ; RAM_Ctrl:RAM_Ctrl_inst|addr[3]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.985      ;
; 0.718 ; RAM_Ctrl:RAM_Ctrl_inst|addr[1]                          ; RAM_Ctrl:RAM_Ctrl_inst|addr[1]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.985      ;
; 0.719 ; RAM_Ctrl:RAM_Ctrl_inst|addr[6]                          ; RAM_Ctrl:RAM_Ctrl_inst|addr[6]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.986      ;
; 0.720 ; RAM_Ctrl:RAM_Ctrl_inst|addr[4]                          ; RAM_Ctrl:RAM_Ctrl_inst|addr[4]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.987      ;
; 0.720 ; RAM_Ctrl:RAM_Ctrl_inst|addr[2]                          ; RAM_Ctrl:RAM_Ctrl_inst|addr[2]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.987      ;
; 0.729 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[1]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[1]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.997      ;
; 0.734 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.001      ;
; 0.739 ; RAM_Ctrl:RAM_Ctrl_inst|addr[0]                          ; RAM_Ctrl:RAM_Ctrl_inst|addr[0]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.006      ;
; 0.801 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]      ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.068      ;
; 0.870 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[4]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[6]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.137      ;
; 0.870 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[4]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[8]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.137      ;
; 0.871 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[4]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[11]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.138      ;
; 0.915 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]      ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.182      ;
; 0.997 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[3]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[6]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.264      ;
; 0.997 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[3]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[8]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.264      ;
; 0.998 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[3]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[11]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.265      ;
; 1.015 ; Touch_key:Touch_key_inst|key2                           ; RAM_Ctrl:RAM_Ctrl_inst|key_record[1]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.282      ;
; 1.015 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[2]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[3]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.282      ;
; 1.017 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[12]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[13]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.284      ;
; 1.017 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[3]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[4]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.284      ;
; 1.018 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[4]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[5]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.285      ;
; 1.020 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[6]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[7]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.287      ;
; 1.027 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[15]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[16]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[1]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[2]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[3]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[11] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[6]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[7]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[19]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[20]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[13]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[13]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[15]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[10] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[11]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[5]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[6]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[3]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[4]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[16]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[17]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.299      ;
; 1.032 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[3]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[5]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.299      ;
; 1.032 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[5]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[7]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[11]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[12]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.071      ; 1.299      ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[1]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[2]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[3]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[4]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[5]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[6]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[7]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_re_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|addr[0]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|addr[1]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|addr[2]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|addr[3]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|addr[4]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|addr[5]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|addr[6]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|addr[7]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|chg_flag                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_flag                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[10]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[11]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[12]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[13]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[14]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[15]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[16]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[17]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[18]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[19]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[20]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[21]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[22]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[23]                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[2]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[3]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[4]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[5]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[6]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[7]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[8]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[9]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[1]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[2]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[3]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[4]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[5]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[6]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[7]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|key_record[0]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|key_record[1]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|w_flag                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_flag                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[10]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[11]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[13]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[14]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[15]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[3]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[4]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[5]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[6]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[7]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[8]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[9]                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[3]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Touch_key:Touch_key_inst|key1                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sys_clk ; Rise       ; Touch_key:Touch_key_inst|key2                                                                                           ;
; 0.170  ; 0.400        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.170  ; 0.400        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.170  ; 0.400        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.172  ; 0.402        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.177  ; 0.407        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[0]                          ;
; 0.177  ; 0.407        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[1]                          ;
; 0.177  ; 0.407        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[2]                          ;
; 0.177  ; 0.407        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[3]                          ;
; 0.177  ; 0.407        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[4]                          ;
; 0.177  ; 0.407        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[5]                          ;
; 0.177  ; 0.407        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[6]                          ;
; 0.177  ; 0.407        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[7]                          ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0]                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; key_in    ; sys_clk    ; 2.574 ; 2.726 ; Rise       ; sys_clk         ;
; rst_n     ; sys_clk    ; 2.732 ; 2.788 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; key_in    ; sys_clk    ; -2.142 ; -2.289 ; Rise       ; sys_clk         ;
; rst_n     ; sys_clk    ; 0.099  ; -0.118 ; Rise       ; sys_clk         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; seg[*]    ; sys_clk    ; 8.380 ; 8.537 ; Rise       ; sys_clk         ;
;  seg[0]   ; sys_clk    ; 6.752 ; 6.937 ; Rise       ; sys_clk         ;
;  seg[1]   ; sys_clk    ; 7.061 ; 7.273 ; Rise       ; sys_clk         ;
;  seg[2]   ; sys_clk    ; 7.587 ; 7.810 ; Rise       ; sys_clk         ;
;  seg[3]   ; sys_clk    ; 7.025 ; 7.252 ; Rise       ; sys_clk         ;
;  seg[4]   ; sys_clk    ; 7.098 ; 7.327 ; Rise       ; sys_clk         ;
;  seg[5]   ; sys_clk    ; 6.872 ; 7.016 ; Rise       ; sys_clk         ;
;  seg[6]   ; sys_clk    ; 8.380 ; 8.537 ; Rise       ; sys_clk         ;
; sel[*]    ; sys_clk    ; 6.671 ; 6.856 ; Rise       ; sys_clk         ;
;  sel[0]   ; sys_clk    ; 6.356 ; 6.541 ; Rise       ; sys_clk         ;
;  sel[1]   ; sys_clk    ; 6.405 ; 6.567 ; Rise       ; sys_clk         ;
;  sel[2]   ; sys_clk    ; 6.422 ; 6.580 ; Rise       ; sys_clk         ;
;  sel[3]   ; sys_clk    ; 6.627 ; 6.856 ; Rise       ; sys_clk         ;
;  sel[4]   ; sys_clk    ; 6.432 ; 6.606 ; Rise       ; sys_clk         ;
;  sel[5]   ; sys_clk    ; 6.671 ; 6.525 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; seg[*]    ; sys_clk    ; 6.497 ; 6.676 ; Rise       ; sys_clk         ;
;  seg[0]   ; sys_clk    ; 6.497 ; 6.676 ; Rise       ; sys_clk         ;
;  seg[1]   ; sys_clk    ; 6.794 ; 6.999 ; Rise       ; sys_clk         ;
;  seg[2]   ; sys_clk    ; 7.299 ; 7.514 ; Rise       ; sys_clk         ;
;  seg[3]   ; sys_clk    ; 6.756 ; 6.975 ; Rise       ; sys_clk         ;
;  seg[4]   ; sys_clk    ; 6.829 ; 7.050 ; Rise       ; sys_clk         ;
;  seg[5]   ; sys_clk    ; 6.613 ; 6.752 ; Rise       ; sys_clk         ;
;  seg[6]   ; sys_clk    ; 8.113 ; 8.263 ; Rise       ; sys_clk         ;
; sel[*]    ; sys_clk    ; 6.119 ; 6.281 ; Rise       ; sys_clk         ;
;  sel[0]   ; sys_clk    ; 6.119 ; 6.299 ; Rise       ; sys_clk         ;
;  sel[1]   ; sys_clk    ; 6.166 ; 6.323 ; Rise       ; sys_clk         ;
;  sel[2]   ; sys_clk    ; 6.183 ; 6.336 ; Rise       ; sys_clk         ;
;  sel[3]   ; sys_clk    ; 6.376 ; 6.596 ; Rise       ; sys_clk         ;
;  sel[4]   ; sys_clk    ; 6.192 ; 6.361 ; Rise       ; sys_clk         ;
;  sel[5]   ; sys_clk    ; 6.423 ; 6.281 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; sys_clk ; -2.404 ; -43.394         ;
+---------+--------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; sys_clk ; 0.152 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; sys_clk ; -3.000 ; -95.508                       ;
+---------+--------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.404 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.383      ;
; -2.404 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.383      ;
; -2.403 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.382      ;
; -2.403 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.382      ;
; -2.402 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.381      ;
; -2.398 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.377      ;
; -2.398 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.377      ;
; -2.397 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.376      ;
; -2.397 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.376      ;
; -2.396 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.375      ;
; -2.396 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.375      ;
; -2.390 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.369      ;
; -2.384 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[6] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.363      ;
; -2.378 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[5] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.357      ;
; -2.319 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.298      ;
; -2.319 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.298      ;
; -2.318 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.297      ;
; -2.318 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.297      ;
; -2.317 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.296      ;
; -2.311 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.290      ;
; -2.299 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[4] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.278      ;
; -2.250 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.229      ;
; -2.250 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.229      ;
; -2.249 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.228      ;
; -2.249 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.228      ;
; -2.248 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.227      ;
; -2.242 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.221      ;
; -2.230 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[7] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.209      ;
; -2.069 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.048      ;
; -2.069 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.048      ;
; -2.068 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.047      ;
; -2.068 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.047      ;
; -2.067 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.046      ;
; -2.061 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.040      ;
; -2.049 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[3] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 3.028      ;
; -1.858 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 2.837      ;
; -1.858 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 2.837      ;
; -1.857 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 2.836      ;
; -1.857 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 2.836      ;
; -1.856 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 2.835      ;
; -1.850 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 2.829      ;
; -1.838 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[2] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 2.817      ;
; -1.552 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 2.531      ;
; -1.552 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 2.531      ;
; -1.551 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 2.530      ;
; -1.551 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 2.530      ;
; -1.550 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 2.529      ;
; -1.544 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 2.523      ;
; -1.532 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[1] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 2.511      ;
; -1.333 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.156      ; 2.476      ;
; -1.309 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.156      ; 2.452      ;
; -1.205 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.156      ; 2.348      ;
; -1.202 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.156      ; 2.345      ;
; -1.199 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.156      ; 2.342      ;
; -1.195 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.156      ; 2.338      ;
; -1.178 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.156      ; 2.321      ;
; -1.116 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.156      ; 2.259      ;
; -1.110 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.156      ; 2.253      ;
; -1.109 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.156      ; 2.252      ;
; -1.109 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.156      ; 2.252      ;
; -1.108 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.156      ; 2.251      ;
; -1.102 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.156      ; 2.245      ;
; -1.092 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.156      ; 2.235      ;
; -1.021 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[9]                  ; sys_clk      ; sys_clk     ; 1.000        ; -0.034     ; 1.974      ;
; -0.961 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                         ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[9]                  ; sys_clk      ; sys_clk     ; 1.000        ; -0.034     ; 1.914      ;
; -0.934 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.156      ; 2.077      ;
; -0.928 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 1.907      ;
; -0.928 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 1.907      ;
; -0.927 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 1.906      ;
; -0.927 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 1.906      ;
; -0.926 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 1.905      ;
; -0.924 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[19]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.034     ; 1.877      ;
; -0.920 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 1.899      ;
; -0.910 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.156      ; 2.053      ;
; -0.909 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[22]                                                             ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[9]                  ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.859      ;
; -0.908 ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[0] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.008     ; 1.887      ;
; -0.906 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1] ; sys_clk      ; sys_clk     ; 1.000        ; 0.156      ; 2.049      ;
; -0.904 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                         ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[19]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.034     ; 1.857      ;
; -0.882 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4] ; sys_clk      ; sys_clk     ; 1.000        ; 0.156      ; 2.025      ;
; -0.870 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[10]                                                             ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[9]                  ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.820      ;
; -0.856 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[11]                                                             ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[9]                  ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.806      ;
; -0.846 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[22]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.034     ; 1.799      ;
; -0.835 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[20]                                                             ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[9]                  ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.785      ;
; -0.828 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                         ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[22]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.034     ; 1.781      ;
; -0.806 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.156      ; 1.949      ;
; -0.803 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.156      ; 1.946      ;
; -0.800 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.156      ; 1.943      ;
; -0.796 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.156      ; 1.939      ;
; -0.783 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                         ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[11]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.033     ; 1.737      ;
; -0.779 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.156      ; 1.922      ;
; -0.778 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0] ; sys_clk      ; sys_clk     ; 1.000        ; 0.156      ; 1.921      ;
; -0.775 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3] ; sys_clk      ; sys_clk     ; 1.000        ; 0.156      ; 1.918      ;
; -0.772 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6] ; sys_clk      ; sys_clk     ; 1.000        ; 0.156      ; 1.915      ;
; -0.771 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[23]                                                             ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[9]                  ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.721      ;
; -0.768 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2] ; sys_clk      ; sys_clk     ; 1.000        ; 0.156      ; 1.911      ;
; -0.762 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[19]                                                             ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[9]                  ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.712      ;
; -0.760 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[2]                                                              ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[19]                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.710      ;
; -0.757 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[14]                                                             ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[9]                  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.708      ;
; -0.757 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[21]                                                             ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[9]                  ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.707      ;
; -0.751 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                             ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5] ; sys_clk      ; sys_clk     ; 1.000        ; 0.156      ; 1.894      ;
+--------+------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.152 ; RAM_Ctrl:RAM_Ctrl_inst|addr[5]                          ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.223      ; 0.479      ;
; 0.156 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[3]                       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.484      ;
; 0.156 ; RAM_Ctrl:RAM_Ctrl_inst|addr[6]                          ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.223      ; 0.483      ;
; 0.157 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[2]                       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.485      ;
; 0.158 ; RAM_Ctrl:RAM_Ctrl_inst|addr[4]                          ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.223      ; 0.485      ;
; 0.160 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[6]                       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.488      ;
; 0.161 ; RAM_Ctrl:RAM_Ctrl_inst|addr[7]                          ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.223      ; 0.488      ;
; 0.164 ; RAM_Ctrl:RAM_Ctrl_inst|addr[2]                          ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.223      ; 0.491      ;
; 0.166 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[1]                       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.494      ;
; 0.167 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[4]                       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.495      ;
; 0.167 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[5]                       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.495      ;
; 0.168 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[7]                       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.496      ;
; 0.170 ; RAM_Ctrl:RAM_Ctrl_inst|addr[1]                          ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.223      ; 0.497      ;
; 0.172 ; RAM_Ctrl:RAM_Ctrl_inst|addr[3]                          ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.223      ; 0.499      ;
; 0.183 ; RAM_Ctrl:RAM_Ctrl_inst|addr[0]                          ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.223      ; 0.510      ;
; 0.187 ; RAM_Ctrl:RAM_Ctrl_inst|w_flag                           ; RAM_Ctrl:RAM_Ctrl_inst|w_flag                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RAM_Ctrl:RAM_Ctrl_inst|chg_flag                         ; RAM_Ctrl:RAM_Ctrl_inst|chg_flag                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RAM_Ctrl:RAM_Ctrl_inst|key_record[1]                    ; RAM_Ctrl:RAM_Ctrl_inst|key_record[1]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RAM_Ctrl:RAM_Ctrl_inst|key_record[0]                    ; RAM_Ctrl:RAM_Ctrl_inst|key_record[0]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.207 ; RAM_Ctrl:RAM_Ctrl_inst|key_record[0]                    ; RAM_Ctrl:RAM_Ctrl_inst|key_record[1]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.327      ;
; 0.210 ; RAM_Ctrl:RAM_Ctrl_inst|key_record[1]                    ; RAM_Ctrl:RAM_Ctrl_inst|chg_flag                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.330      ;
; 0.233 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]      ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.353      ;
; 0.265 ; Touch_key:Touch_key_inst|key2                           ; RAM_Ctrl:RAM_Ctrl_inst|key_record[0]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.385      ;
; 0.267 ; RAM_Ctrl:RAM_Ctrl_inst|w_flag                           ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_re_reg       ; sys_clk      ; sys_clk     ; 0.000        ; 0.225      ; 0.596      ;
; 0.282 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]      ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[3]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.402      ;
; 0.283 ; Touch_key:Touch_key_inst|key1                           ; Touch_key:Touch_key_inst|key2                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.403      ;
; 0.284 ; RAM_Ctrl:RAM_Ctrl_inst|w_flag                           ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_we_reg       ; sys_clk      ; sys_clk     ; 0.000        ; 0.225      ; 0.613      ;
; 0.287 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[3]      ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.407      ;
; 0.291 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]      ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.411      ;
; 0.296 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[12]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[12]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[13]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[13]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[4]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[4]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[2]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[2]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[7]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[7]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[5]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[5]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[3]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[3]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.420      ;
; 0.304 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[3]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[3]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[13] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[13]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[11] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[11]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[5]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[5]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[6]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[6]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[23]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[23]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[20]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[20]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[17]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[17]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[16]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[16]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[15]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[15]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[10]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[10]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[7]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[7]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[2]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[2]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[21]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[21]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[10] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[10]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[4]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[4]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[3]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[3]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[7]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[7]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[5]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[5]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; RAM_Ctrl:RAM_Ctrl_inst|addr[7]                          ; RAM_Ctrl:RAM_Ctrl_inst|addr[7]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; RAM_Ctrl:RAM_Ctrl_inst|addr[5]                          ; RAM_Ctrl:RAM_Ctrl_inst|addr[5]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; Touch_key:Touch_key_inst|key1                           ; RAM_Ctrl:RAM_Ctrl_inst|key_record[0]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; RAM_Ctrl:RAM_Ctrl_inst|addr[6]                          ; RAM_Ctrl:RAM_Ctrl_inst|addr[6]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; RAM_Ctrl:RAM_Ctrl_inst|addr[3]                          ; RAM_Ctrl:RAM_Ctrl_inst|addr[3]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; RAM_Ctrl:RAM_Ctrl_inst|addr[2]                          ; RAM_Ctrl:RAM_Ctrl_inst|addr[2]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; RAM_Ctrl:RAM_Ctrl_inst|addr[1]                          ; RAM_Ctrl:RAM_Ctrl_inst|addr[1]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; RAM_Ctrl:RAM_Ctrl_inst|addr[4]                          ; RAM_Ctrl:RAM_Ctrl_inst|addr[4]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.432      ;
; 0.315 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[1]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[1]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.436      ;
; 0.320 ; RAM_Ctrl:RAM_Ctrl_inst|addr[0]                          ; RAM_Ctrl:RAM_Ctrl_inst|addr[0]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.440      ;
; 0.342 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]      ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.462      ;
; 0.374 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[4]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[6]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.494      ;
; 0.374 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[4]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[8]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.494      ;
; 0.375 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[4]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[11]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.495      ;
; 0.404 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]      ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.524      ;
; 0.433 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[3]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[6]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.553      ;
; 0.433 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[3]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[8]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.553      ;
; 0.434 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[3]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[11]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.554      ;
; 0.445 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[12]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[13]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.566      ;
; 0.447 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[4]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[5]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[2]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[3]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.567      ;
; 0.450 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[6]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[7]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.570      ;
; 0.454 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[16]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[17]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]  ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[20]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[21]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[11] ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12]                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[6]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[7]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; Touch_key:Touch_key_inst|key2                           ; RAM_Ctrl:RAM_Ctrl_inst|key_record[1]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[22]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[23]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[2]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[3]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; RAM_Ctrl:RAM_Ctrl_inst|data_in[4]                       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[5]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.576      ;
; 0.458 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[22]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[22]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; RAM_Ctrl:RAM_Ctrl_inst|addr[2]                          ; RAM_Ctrl:RAM_Ctrl_inst|w_flag                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.034      ; 0.576      ;
; 0.458 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[3]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[4]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[13]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[15]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; RAM_Ctrl:RAM_Ctrl_inst|addr[5]                          ; RAM_Ctrl:RAM_Ctrl_inst|addr[6]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[18]                      ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[18]                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; RAM_Ctrl:RAM_Ctrl_inst|addr[1]                          ; RAM_Ctrl:RAM_Ctrl_inst|addr[2]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; RAM_Ctrl:RAM_Ctrl_inst|addr[3]                          ; RAM_Ctrl:RAM_Ctrl_inst|addr[4]                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[3]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[5]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[5]                       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[7]                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.581      ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                       ;
+--------+--------------+----------------+-----------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+-----------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; sys_clk ; Rise       ; sys_clk                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|addr[0]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|addr[1]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|addr[2]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|addr[3]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|addr[4]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|addr[5]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|addr[6]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|addr[7]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|chg_flag                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_flag                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[10]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[11]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[12]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[13]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[14]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[15]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[16]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[17]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[18]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[19]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[20]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[21]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[22]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[23]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[2]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[3]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[4]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[5]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[6]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[7]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[8]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|cnt_val[9]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[1]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[2]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[3]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[4]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[5]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[6]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|data_in[7]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|key_record[0]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|key_record[1]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; RAM_Ctrl:RAM_Ctrl_inst|w_flag                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_flag                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[0]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[10]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[11]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[12]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[13]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[14]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[15]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[1]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[2]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[3]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[4]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[5]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[6]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[7]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[8]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_val[9]                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[0]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[1]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[2]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[3]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[4]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[5]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|seg[6]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[0]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[1]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[2]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[3]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[4]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|sel[5]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Touch_key:Touch_key_inst|key1                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; Touch_key:Touch_key_inst|key2                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_we_reg       ;
; -0.128 ; 0.102        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.128 ; 0.102        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_re_reg       ;
; -0.128 ; 0.102        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_we_reg       ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[0]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[1]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[2]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[3]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[4]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[5]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[6]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|q_a[7]                          ;
; -0.126 ; 0.104        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_pqh1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -0.089 ; 0.095        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; Seg_LED:Seg_LED_inst|Seg_Ctrl:Seg_Ctrl_inst|cnt_flag                                                                    ;
+--------+--------------+----------------+-----------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; key_in    ; sys_clk    ; 1.346 ; 1.997 ; Rise       ; sys_clk         ;
; rst_n     ; sys_clk    ; 1.215 ; 1.527 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; key_in    ; sys_clk    ; -1.134 ; -1.774 ; Rise       ; sys_clk         ;
; rst_n     ; sys_clk    ; 0.009  ; -0.280 ; Rise       ; sys_clk         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; seg[*]    ; sys_clk    ; 4.731 ; 4.588 ; Rise       ; sys_clk         ;
;  seg[0]   ; sys_clk    ; 3.559 ; 3.494 ; Rise       ; sys_clk         ;
;  seg[1]   ; sys_clk    ; 3.741 ; 3.658 ; Rise       ; sys_clk         ;
;  seg[2]   ; sys_clk    ; 4.039 ; 3.897 ; Rise       ; sys_clk         ;
;  seg[3]   ; sys_clk    ; 3.707 ; 3.618 ; Rise       ; sys_clk         ;
;  seg[4]   ; sys_clk    ; 3.762 ; 3.671 ; Rise       ; sys_clk         ;
;  seg[5]   ; sys_clk    ; 3.639 ; 3.561 ; Rise       ; sys_clk         ;
;  seg[6]   ; sys_clk    ; 4.731 ; 4.588 ; Rise       ; sys_clk         ;
; sel[*]    ; sys_clk    ; 3.558 ; 3.515 ; Rise       ; sys_clk         ;
;  sel[0]   ; sys_clk    ; 3.428 ; 3.348 ; Rise       ; sys_clk         ;
;  sel[1]   ; sys_clk    ; 3.460 ; 3.365 ; Rise       ; sys_clk         ;
;  sel[2]   ; sys_clk    ; 3.474 ; 3.377 ; Rise       ; sys_clk         ;
;  sel[3]   ; sys_clk    ; 3.558 ; 3.460 ; Rise       ; sys_clk         ;
;  sel[4]   ; sys_clk    ; 3.479 ; 3.381 ; Rise       ; sys_clk         ;
;  sel[5]   ; sys_clk    ; 3.437 ; 3.515 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; seg[*]    ; sys_clk    ; 3.443 ; 3.380 ; Rise       ; sys_clk         ;
;  seg[0]   ; sys_clk    ; 3.443 ; 3.380 ; Rise       ; sys_clk         ;
;  seg[1]   ; sys_clk    ; 3.617 ; 3.538 ; Rise       ; sys_clk         ;
;  seg[2]   ; sys_clk    ; 3.903 ; 3.767 ; Rise       ; sys_clk         ;
;  seg[3]   ; sys_clk    ; 3.586 ; 3.500 ; Rise       ; sys_clk         ;
;  seg[4]   ; sys_clk    ; 3.637 ; 3.550 ; Rise       ; sys_clk         ;
;  seg[5]   ; sys_clk    ; 3.519 ; 3.445 ; Rise       ; sys_clk         ;
;  seg[6]   ; sys_clk    ; 4.608 ; 4.468 ; Rise       ; sys_clk         ;
; sel[*]    ; sys_clk    ; 3.323 ; 3.245 ; Rise       ; sys_clk         ;
;  sel[0]   ; sys_clk    ; 3.323 ; 3.245 ; Rise       ; sys_clk         ;
;  sel[1]   ; sys_clk    ; 3.353 ; 3.261 ; Rise       ; sys_clk         ;
;  sel[2]   ; sys_clk    ; 3.366 ; 3.273 ; Rise       ; sys_clk         ;
;  sel[3]   ; sys_clk    ; 3.444 ; 3.350 ; Rise       ; sys_clk         ;
;  sel[4]   ; sys_clk    ; 3.372 ; 3.277 ; Rise       ; sys_clk         ;
;  sel[5]   ; sys_clk    ; 3.327 ; 3.402 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -6.920   ; 0.152 ; N/A      ; N/A     ; -3.201              ;
;  sys_clk         ; -6.920   ; 0.152 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -207.72  ; 0.0   ; 0.0      ; 0.0     ; -151.45             ;
;  sys_clk         ; -207.720 ; 0.000 ; N/A      ; N/A     ; -151.450            ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; key_in    ; sys_clk    ; 2.877 ; 3.200 ; Rise       ; sys_clk         ;
; rst_n     ; sys_clk    ; 2.896 ; 2.934 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; key_in    ; sys_clk    ; -1.134 ; -1.774 ; Rise       ; sys_clk         ;
; rst_n     ; sys_clk    ; 0.115  ; -0.022 ; Rise       ; sys_clk         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; seg[*]    ; sys_clk    ; 9.348 ; 9.381 ; Rise       ; sys_clk         ;
;  seg[0]   ; sys_clk    ; 7.467 ; 7.580 ; Rise       ; sys_clk         ;
;  seg[1]   ; sys_clk    ; 7.800 ; 7.936 ; Rise       ; sys_clk         ;
;  seg[2]   ; sys_clk    ; 8.401 ; 8.489 ; Rise       ; sys_clk         ;
;  seg[3]   ; sys_clk    ; 7.764 ; 7.915 ; Rise       ; sys_clk         ;
;  seg[4]   ; sys_clk    ; 7.844 ; 7.994 ; Rise       ; sys_clk         ;
;  seg[5]   ; sys_clk    ; 7.585 ; 7.676 ; Rise       ; sys_clk         ;
;  seg[6]   ; sys_clk    ; 9.348 ; 9.381 ; Rise       ; sys_clk         ;
; sel[*]    ; sys_clk    ; 7.348 ; 7.492 ; Rise       ; sys_clk         ;
;  sel[0]   ; sys_clk    ; 7.052 ; 7.154 ; Rise       ; sys_clk         ;
;  sel[1]   ; sys_clk    ; 7.110 ; 7.182 ; Rise       ; sys_clk         ;
;  sel[2]   ; sys_clk    ; 7.123 ; 7.197 ; Rise       ; sys_clk         ;
;  sel[3]   ; sys_clk    ; 7.348 ; 7.492 ; Rise       ; sys_clk         ;
;  sel[4]   ; sys_clk    ; 7.134 ; 7.218 ; Rise       ; sys_clk         ;
;  sel[5]   ; sys_clk    ; 7.314 ; 7.217 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; seg[*]    ; sys_clk    ; 3.443 ; 3.380 ; Rise       ; sys_clk         ;
;  seg[0]   ; sys_clk    ; 3.443 ; 3.380 ; Rise       ; sys_clk         ;
;  seg[1]   ; sys_clk    ; 3.617 ; 3.538 ; Rise       ; sys_clk         ;
;  seg[2]   ; sys_clk    ; 3.903 ; 3.767 ; Rise       ; sys_clk         ;
;  seg[3]   ; sys_clk    ; 3.586 ; 3.500 ; Rise       ; sys_clk         ;
;  seg[4]   ; sys_clk    ; 3.637 ; 3.550 ; Rise       ; sys_clk         ;
;  seg[5]   ; sys_clk    ; 3.519 ; 3.445 ; Rise       ; sys_clk         ;
;  seg[6]   ; sys_clk    ; 4.608 ; 4.468 ; Rise       ; sys_clk         ;
; sel[*]    ; sys_clk    ; 3.323 ; 3.245 ; Rise       ; sys_clk         ;
;  sel[0]   ; sys_clk    ; 3.323 ; 3.245 ; Rise       ; sys_clk         ;
;  sel[1]   ; sys_clk    ; 3.353 ; 3.261 ; Rise       ; sys_clk         ;
;  sel[2]   ; sys_clk    ; 3.366 ; 3.273 ; Rise       ; sys_clk         ;
;  sel[3]   ; sys_clk    ; 3.444 ; 3.350 ; Rise       ; sys_clk         ;
;  sel[4]   ; sys_clk    ; 3.372 ; 3.277 ; Rise       ; sys_clk         ;
;  sel[5]   ; sys_clk    ; 3.327 ; 3.402 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sel[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key_in                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sel[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sel[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sel[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sel[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sel[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sel[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; seg[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sel[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sel[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sel[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sel[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sel[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sel[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; seg[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sel[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sel[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sel[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sel[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sel[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sel[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; seg[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; sys_clk    ; sys_clk  ; 29069    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; sys_clk    ; sys_clk  ; 29069    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 75    ; 75   ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 13    ; 13   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sat Nov 04 17:33:10 2023
Info: Command: quartus_sta RAM -c RAM
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RAM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name sys_clk sys_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.920
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.920            -207.720 sys_clk 
Info (332146): Worst-case hold slack is 0.427
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.427               0.000 sys_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -151.450 sys_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.352
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.352            -184.686 sys_clk 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 sys_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -151.450 sys_clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.404
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.404             -43.394 sys_clk 
Info (332146): Worst-case hold slack is 0.152
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.152               0.000 sys_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -95.508 sys_clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4668 megabytes
    Info: Processing ended: Sat Nov 04 17:33:12 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


