
Major Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b6c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000720  08005cfc  08005cfc  00015cfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800641c  0800641c  00020114  2**0
                  CONTENTS
  4 .ARM          00000000  0800641c  0800641c  00020114  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800641c  0800641c  00020114  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800641c  0800641c  0001641c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006420  08006420  00016420  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000114  20000000  08006424  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020114  2**0
                  CONTENTS
 10 .bss          00000584  20000114  20000114  00020114  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000698  20000698  00020114  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020114  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020144  2**0
                  CONTENTS, READONLY
 14 .debug_info   00010ac9  00000000  00000000  00020187  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002ff0  00000000  00000000  00030c50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000ef8  00000000  00000000  00033c40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000b48  00000000  00000000  00034b38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003d521  00000000  00000000  00035680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00015229  00000000  00000000  00072ba1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e7ae8  00000000  00000000  00087dca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000046f8  00000000  00000000  0016f8b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000081  00000000  00000000  00173fac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000114 	.word	0x20000114
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005ce4 	.word	0x08005ce4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000118 	.word	0x20000118
 80001cc:	08005ce4 	.word	0x08005ce4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <randomWord>:

#include <stdio.h>
#include <stdlib.h>
#include <time.h>

char* randomWord() {
 8000270:	b580      	push	{r7, lr}
 8000272:	b0ec      	sub	sp, #432	; 0x1b0
 8000274:	af00      	add	r7, sp, #0
	char *words[] = {
 8000276:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 800027a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800027e:	4a13      	ldr	r2, [pc, #76]	; (80002cc <randomWord+0x5c>)
 8000280:	4618      	mov	r0, r3
 8000282:	4611      	mov	r1, r2
 8000284:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 8000288:	461a      	mov	r2, r3
 800028a:	f004 fd44 	bl	8004d16 <memcpy>
	        "Drinking", "Typing", "Eating", "Having a snowball fight", "Playing the guitar",
	        "Surfing", "Yawning", "Playing golf", "Praying", "Brushing teeth",
	        "Showering", "Meditating", "Singing"
	    };

    int numWords = sizeof(words) / sizeof(words[0]); // Calculate the number of words in the array
 800028e:	2369      	movs	r3, #105	; 0x69
 8000290:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
    int randomIndex = rand() % numWords; // Generate a random index within the bounds of the array
 8000294:	f004 fb2c 	bl	80048f0 <rand>
 8000298:	4603      	mov	r3, r0
 800029a:	f8d7 21ac 	ldr.w	r2, [r7, #428]	; 0x1ac
 800029e:	fb93 f2f2 	sdiv	r2, r3, r2
 80002a2:	f8d7 11ac 	ldr.w	r1, [r7, #428]	; 0x1ac
 80002a6:	fb01 f202 	mul.w	r2, r1, r2
 80002aa:	1a9b      	subs	r3, r3, r2
 80002ac:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
    return words[randomIndex]; // Return the randomly chosen word
 80002b0:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 80002b4:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80002b8:	f8d7 21a8 	ldr.w	r2, [r7, #424]	; 0x1a8
 80002bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
}
 80002c0:	4618      	mov	r0, r3
 80002c2:	f507 77d8 	add.w	r7, r7, #432	; 0x1b0
 80002c6:	46bd      	mov	sp, r7
 80002c8:	bd80      	pop	{r7, pc}
 80002ca:	bf00      	nop
 80002cc:	08006100 	.word	0x08006100

080002d0 <initialise_board>:
static void MX_GPIO_Init(void);
static void MX_I2C1_Init(void);
static void MX_SPI1_Init(void);
static void MX_USB_PCD_Init(void);

void initialise_board() {
 80002d0:	b580      	push	{r7, lr}
 80002d2:	b082      	sub	sp, #8
 80002d4:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002d6:	f000 fe8b 	bl	8000ff0 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 80002da:	f000 f831 	bl	8000340 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002de:	f000 f931 	bl	8000544 <MX_GPIO_Init>
  MX_I2C1_Init();
 80002e2:	f000 f88f 	bl	8000404 <MX_I2C1_Init>
  MX_SPI1_Init();
 80002e6:	f000 f8cd 	bl	8000484 <MX_SPI1_Init>
  MX_USB_PCD_Init();
 80002ea:	f000 f909 	bl	8000500 <MX_USB_PCD_Init>
  
  BSP_GYRO_Init();
 80002ee:	f003 fccd 	bl	8003c8c <BSP_GYRO_Init>

  RCC->AHBENR |= RCC_AHBENR_GPIOAEN | RCC_AHBENR_GPIOCEN | RCC_AHBENR_GPIOEEN;
 80002f2:	4b10      	ldr	r3, [pc, #64]	; (8000334 <initialise_board+0x64>)
 80002f4:	695b      	ldr	r3, [r3, #20]
 80002f6:	4a0f      	ldr	r2, [pc, #60]	; (8000334 <initialise_board+0x64>)
 80002f8:	f443 1328 	orr.w	r3, r3, #2752512	; 0x2a0000
 80002fc:	6153      	str	r3, [r2, #20]

  RCC->APB1ENR |=  RCC_APB1ENR_TIM2EN;
 80002fe:	4b0d      	ldr	r3, [pc, #52]	; (8000334 <initialise_board+0x64>)
 8000300:	69db      	ldr	r3, [r3, #28]
 8000302:	4a0c      	ldr	r2, [pc, #48]	; (8000334 <initialise_board+0x64>)
 8000304:	f043 0301 	orr.w	r3, r3, #1
 8000308:	61d3      	str	r3, [r2, #28]
  RCC->APB1ENR |=  RCC_APB1ENR_TIM3EN;
 800030a:	4b0a      	ldr	r3, [pc, #40]	; (8000334 <initialise_board+0x64>)
 800030c:	69db      	ldr	r3, [r3, #28]
 800030e:	4a09      	ldr	r2, [pc, #36]	; (8000334 <initialise_board+0x64>)
 8000310:	f043 0302 	orr.w	r3, r3, #2
 8000314:	61d3      	str	r3, [r2, #28]

  SerialInitialise(BAUD_115200, &USART1_PORT, 0x00);
 8000316:	2200      	movs	r2, #0
 8000318:	4907      	ldr	r1, [pc, #28]	; (8000338 <initialise_board+0x68>)
 800031a:	2004      	movs	r0, #4
 800031c:	f000 fa9c 	bl	8000858 <SerialInitialise>

  uint16_t *led_output_registers = ((uint16_t *)&(GPIOE->MODER)) + 1;
 8000320:	4b06      	ldr	r3, [pc, #24]	; (800033c <initialise_board+0x6c>)
 8000322:	607b      	str	r3, [r7, #4]
  *led_output_registers = 0x5555;
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	f245 5255 	movw	r2, #21845	; 0x5555
 800032a:	801a      	strh	r2, [r3, #0]
}
 800032c:	bf00      	nop
 800032e:	3708      	adds	r7, #8
 8000330:	46bd      	mov	sp, r7
 8000332:	bd80      	pop	{r7, pc}
 8000334:	40021000 	.word	0x40021000
 8000338:	20000000 	.word	0x20000000
 800033c:	48001002 	.word	0x48001002

08000340 <SystemClock_Config>:

// System Clock Configuration
void SystemClock_Config(void)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	b09e      	sub	sp, #120	; 0x78
 8000344:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000346:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800034a:	2228      	movs	r2, #40	; 0x28
 800034c:	2100      	movs	r1, #0
 800034e:	4618      	mov	r0, r3
 8000350:	f004 fc31 	bl	8004bb6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000354:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000358:	2200      	movs	r2, #0
 800035a:	601a      	str	r2, [r3, #0]
 800035c:	605a      	str	r2, [r3, #4]
 800035e:	609a      	str	r2, [r3, #8]
 8000360:	60da      	str	r2, [r3, #12]
 8000362:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000364:	463b      	mov	r3, r7
 8000366:	223c      	movs	r2, #60	; 0x3c
 8000368:	2100      	movs	r1, #0
 800036a:	4618      	mov	r0, r3
 800036c:	f004 fc23 	bl	8004bb6 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000370:	2303      	movs	r3, #3
 8000372:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000374:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000378:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800037a:	2300      	movs	r3, #0
 800037c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800037e:	2301      	movs	r3, #1
 8000380:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000382:	2310      	movs	r3, #16
 8000384:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000386:	2302      	movs	r3, #2
 8000388:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800038a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800038e:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000390:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000394:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000396:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800039a:	4618      	mov	r0, r3
 800039c:	f001 fbfe 	bl	8001b9c <HAL_RCC_OscConfig>
 80003a0:	4603      	mov	r3, r0
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d001      	beq.n	80003aa <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80003a6:	f000 f94b 	bl	8000640 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003aa:	230f      	movs	r3, #15
 80003ac:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003ae:	2302      	movs	r3, #2
 80003b0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003b2:	2300      	movs	r3, #0
 80003b4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80003ba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003bc:	2300      	movs	r3, #0
 80003be:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80003c0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80003c4:	2101      	movs	r1, #1
 80003c6:	4618      	mov	r0, r3
 80003c8:	f002 fc26 	bl	8002c18 <HAL_RCC_ClockConfig>
 80003cc:	4603      	mov	r3, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d001      	beq.n	80003d6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80003d2:	f000 f935 	bl	8000640 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_I2C1;
 80003d6:	4b0a      	ldr	r3, [pc, #40]	; (8000400 <SystemClock_Config+0xc0>)
 80003d8:	603b      	str	r3, [r7, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80003da:	2300      	movs	r3, #0
 80003dc:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 80003de:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80003e2:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003e4:	463b      	mov	r3, r7
 80003e6:	4618      	mov	r0, r3
 80003e8:	f002 fdfc 	bl	8002fe4 <HAL_RCCEx_PeriphCLKConfig>
 80003ec:	4603      	mov	r3, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d001      	beq.n	80003f6 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80003f2:	f000 f925 	bl	8000640 <Error_Handler>
  }
}
 80003f6:	bf00      	nop
 80003f8:	3778      	adds	r7, #120	; 0x78
 80003fa:	46bd      	mov	sp, r7
 80003fc:	bd80      	pop	{r7, pc}
 80003fe:	bf00      	nop
 8000400:	00020020 	.word	0x00020020

08000404 <MX_I2C1_Init>:

// I2C1 Initialization Function
static void MX_I2C1_Init(void)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	af00      	add	r7, sp, #0
  hi2c1.Instance = I2C1;
 8000408:	4b1b      	ldr	r3, [pc, #108]	; (8000478 <MX_I2C1_Init+0x74>)
 800040a:	4a1c      	ldr	r2, [pc, #112]	; (800047c <MX_I2C1_Init+0x78>)
 800040c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 800040e:	4b1a      	ldr	r3, [pc, #104]	; (8000478 <MX_I2C1_Init+0x74>)
 8000410:	4a1b      	ldr	r2, [pc, #108]	; (8000480 <MX_I2C1_Init+0x7c>)
 8000412:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000414:	4b18      	ldr	r3, [pc, #96]	; (8000478 <MX_I2C1_Init+0x74>)
 8000416:	2200      	movs	r2, #0
 8000418:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800041a:	4b17      	ldr	r3, [pc, #92]	; (8000478 <MX_I2C1_Init+0x74>)
 800041c:	2201      	movs	r2, #1
 800041e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000420:	4b15      	ldr	r3, [pc, #84]	; (8000478 <MX_I2C1_Init+0x74>)
 8000422:	2200      	movs	r2, #0
 8000424:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000426:	4b14      	ldr	r3, [pc, #80]	; (8000478 <MX_I2C1_Init+0x74>)
 8000428:	2200      	movs	r2, #0
 800042a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800042c:	4b12      	ldr	r3, [pc, #72]	; (8000478 <MX_I2C1_Init+0x74>)
 800042e:	2200      	movs	r2, #0
 8000430:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000432:	4b11      	ldr	r3, [pc, #68]	; (8000478 <MX_I2C1_Init+0x74>)
 8000434:	2200      	movs	r2, #0
 8000436:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000438:	4b0f      	ldr	r3, [pc, #60]	; (8000478 <MX_I2C1_Init+0x74>)
 800043a:	2200      	movs	r2, #0
 800043c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800043e:	480e      	ldr	r0, [pc, #56]	; (8000478 <MX_I2C1_Init+0x74>)
 8000440:	f001 f9b4 	bl	80017ac <HAL_I2C_Init>
 8000444:	4603      	mov	r3, r0
 8000446:	2b00      	cmp	r3, #0
 8000448:	d001      	beq.n	800044e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800044a:	f000 f8f9 	bl	8000640 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800044e:	2100      	movs	r1, #0
 8000450:	4809      	ldr	r0, [pc, #36]	; (8000478 <MX_I2C1_Init+0x74>)
 8000452:	f001 fa3a 	bl	80018ca <HAL_I2CEx_ConfigAnalogFilter>
 8000456:	4603      	mov	r3, r0
 8000458:	2b00      	cmp	r3, #0
 800045a:	d001      	beq.n	8000460 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800045c:	f000 f8f0 	bl	8000640 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000460:	2100      	movs	r1, #0
 8000462:	4805      	ldr	r0, [pc, #20]	; (8000478 <MX_I2C1_Init+0x74>)
 8000464:	f001 fa7c 	bl	8001960 <HAL_I2CEx_ConfigDigitalFilter>
 8000468:	4603      	mov	r3, r0
 800046a:	2b00      	cmp	r3, #0
 800046c:	d001      	beq.n	8000472 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800046e:	f000 f8e7 	bl	8000640 <Error_Handler>
  }
}
 8000472:	bf00      	nop
 8000474:	bd80      	pop	{r7, pc}
 8000476:	bf00      	nop
 8000478:	20000130 	.word	0x20000130
 800047c:	40005400 	.word	0x40005400
 8000480:	2000090e 	.word	0x2000090e

08000484 <MX_SPI1_Init>:

// SPI1 Initialization Function
static void MX_SPI1_Init(void)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	af00      	add	r7, sp, #0
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000488:	4b1b      	ldr	r3, [pc, #108]	; (80004f8 <MX_SPI1_Init+0x74>)
 800048a:	4a1c      	ldr	r2, [pc, #112]	; (80004fc <MX_SPI1_Init+0x78>)
 800048c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800048e:	4b1a      	ldr	r3, [pc, #104]	; (80004f8 <MX_SPI1_Init+0x74>)
 8000490:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000494:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000496:	4b18      	ldr	r3, [pc, #96]	; (80004f8 <MX_SPI1_Init+0x74>)
 8000498:	2200      	movs	r2, #0
 800049a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 800049c:	4b16      	ldr	r3, [pc, #88]	; (80004f8 <MX_SPI1_Init+0x74>)
 800049e:	f44f 7240 	mov.w	r2, #768	; 0x300
 80004a2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80004a4:	4b14      	ldr	r3, [pc, #80]	; (80004f8 <MX_SPI1_Init+0x74>)
 80004a6:	2200      	movs	r2, #0
 80004a8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80004aa:	4b13      	ldr	r3, [pc, #76]	; (80004f8 <MX_SPI1_Init+0x74>)
 80004ac:	2200      	movs	r2, #0
 80004ae:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80004b0:	4b11      	ldr	r3, [pc, #68]	; (80004f8 <MX_SPI1_Init+0x74>)
 80004b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80004b6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80004b8:	4b0f      	ldr	r3, [pc, #60]	; (80004f8 <MX_SPI1_Init+0x74>)
 80004ba:	2208      	movs	r2, #8
 80004bc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80004be:	4b0e      	ldr	r3, [pc, #56]	; (80004f8 <MX_SPI1_Init+0x74>)
 80004c0:	2200      	movs	r2, #0
 80004c2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80004c4:	4b0c      	ldr	r3, [pc, #48]	; (80004f8 <MX_SPI1_Init+0x74>)
 80004c6:	2200      	movs	r2, #0
 80004c8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80004ca:	4b0b      	ldr	r3, [pc, #44]	; (80004f8 <MX_SPI1_Init+0x74>)
 80004cc:	2200      	movs	r2, #0
 80004ce:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80004d0:	4b09      	ldr	r3, [pc, #36]	; (80004f8 <MX_SPI1_Init+0x74>)
 80004d2:	2207      	movs	r2, #7
 80004d4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80004d6:	4b08      	ldr	r3, [pc, #32]	; (80004f8 <MX_SPI1_Init+0x74>)
 80004d8:	2200      	movs	r2, #0
 80004da:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80004dc:	4b06      	ldr	r3, [pc, #24]	; (80004f8 <MX_SPI1_Init+0x74>)
 80004de:	2208      	movs	r2, #8
 80004e0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80004e2:	4805      	ldr	r0, [pc, #20]	; (80004f8 <MX_SPI1_Init+0x74>)
 80004e4:	f002 ff2e 	bl	8003344 <HAL_SPI_Init>
 80004e8:	4603      	mov	r3, r0
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d001      	beq.n	80004f2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80004ee:	f000 f8a7 	bl	8000640 <Error_Handler>
  }
}
 80004f2:	bf00      	nop
 80004f4:	bd80      	pop	{r7, pc}
 80004f6:	bf00      	nop
 80004f8:	20000184 	.word	0x20000184
 80004fc:	40013000 	.word	0x40013000

08000500 <MX_USB_PCD_Init>:

// USB Initialization Function
static void MX_USB_PCD_Init(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	af00      	add	r7, sp, #0
  hpcd_USB_FS.Instance = USB;
 8000504:	4b0d      	ldr	r3, [pc, #52]	; (800053c <MX_USB_PCD_Init+0x3c>)
 8000506:	4a0e      	ldr	r2, [pc, #56]	; (8000540 <MX_USB_PCD_Init+0x40>)
 8000508:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800050a:	4b0c      	ldr	r3, [pc, #48]	; (800053c <MX_USB_PCD_Init+0x3c>)
 800050c:	2208      	movs	r2, #8
 800050e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000510:	4b0a      	ldr	r3, [pc, #40]	; (800053c <MX_USB_PCD_Init+0x3c>)
 8000512:	2202      	movs	r2, #2
 8000514:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000516:	4b09      	ldr	r3, [pc, #36]	; (800053c <MX_USB_PCD_Init+0x3c>)
 8000518:	2202      	movs	r2, #2
 800051a:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800051c:	4b07      	ldr	r3, [pc, #28]	; (800053c <MX_USB_PCD_Init+0x3c>)
 800051e:	2200      	movs	r2, #0
 8000520:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000522:	4b06      	ldr	r3, [pc, #24]	; (800053c <MX_USB_PCD_Init+0x3c>)
 8000524:	2200      	movs	r2, #0
 8000526:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8000528:	4804      	ldr	r0, [pc, #16]	; (800053c <MX_USB_PCD_Init+0x3c>)
 800052a:	f001 fa65 	bl	80019f8 <HAL_PCD_Init>
 800052e:	4603      	mov	r3, r0
 8000530:	2b00      	cmp	r3, #0
 8000532:	d001      	beq.n	8000538 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8000534:	f000 f884 	bl	8000640 <Error_Handler>
  }
}
 8000538:	bf00      	nop
 800053a:	bd80      	pop	{r7, pc}
 800053c:	200001e8 	.word	0x200001e8
 8000540:	40005c00 	.word	0x40005c00

08000544 <MX_GPIO_Init>:

// GPIO Initialization Function
static void MX_GPIO_Init(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b08a      	sub	sp, #40	; 0x28
 8000548:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800054a:	f107 0314 	add.w	r3, r7, #20
 800054e:	2200      	movs	r2, #0
 8000550:	601a      	str	r2, [r3, #0]
 8000552:	605a      	str	r2, [r3, #4]
 8000554:	609a      	str	r2, [r3, #8]
 8000556:	60da      	str	r2, [r3, #12]
 8000558:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800055a:	4b37      	ldr	r3, [pc, #220]	; (8000638 <MX_GPIO_Init+0xf4>)
 800055c:	695b      	ldr	r3, [r3, #20]
 800055e:	4a36      	ldr	r2, [pc, #216]	; (8000638 <MX_GPIO_Init+0xf4>)
 8000560:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000564:	6153      	str	r3, [r2, #20]
 8000566:	4b34      	ldr	r3, [pc, #208]	; (8000638 <MX_GPIO_Init+0xf4>)
 8000568:	695b      	ldr	r3, [r3, #20]
 800056a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800056e:	613b      	str	r3, [r7, #16]
 8000570:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000572:	4b31      	ldr	r3, [pc, #196]	; (8000638 <MX_GPIO_Init+0xf4>)
 8000574:	695b      	ldr	r3, [r3, #20]
 8000576:	4a30      	ldr	r2, [pc, #192]	; (8000638 <MX_GPIO_Init+0xf4>)
 8000578:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800057c:	6153      	str	r3, [r2, #20]
 800057e:	4b2e      	ldr	r3, [pc, #184]	; (8000638 <MX_GPIO_Init+0xf4>)
 8000580:	695b      	ldr	r3, [r3, #20]
 8000582:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000586:	60fb      	str	r3, [r7, #12]
 8000588:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800058a:	4b2b      	ldr	r3, [pc, #172]	; (8000638 <MX_GPIO_Init+0xf4>)
 800058c:	695b      	ldr	r3, [r3, #20]
 800058e:	4a2a      	ldr	r2, [pc, #168]	; (8000638 <MX_GPIO_Init+0xf4>)
 8000590:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000594:	6153      	str	r3, [r2, #20]
 8000596:	4b28      	ldr	r3, [pc, #160]	; (8000638 <MX_GPIO_Init+0xf4>)
 8000598:	695b      	ldr	r3, [r3, #20]
 800059a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800059e:	60bb      	str	r3, [r7, #8]
 80005a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005a2:	4b25      	ldr	r3, [pc, #148]	; (8000638 <MX_GPIO_Init+0xf4>)
 80005a4:	695b      	ldr	r3, [r3, #20]
 80005a6:	4a24      	ldr	r2, [pc, #144]	; (8000638 <MX_GPIO_Init+0xf4>)
 80005a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005ac:	6153      	str	r3, [r2, #20]
 80005ae:	4b22      	ldr	r3, [pc, #136]	; (8000638 <MX_GPIO_Init+0xf4>)
 80005b0:	695b      	ldr	r3, [r3, #20]
 80005b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005b6:	607b      	str	r3, [r7, #4]
 80005b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ba:	4b1f      	ldr	r3, [pc, #124]	; (8000638 <MX_GPIO_Init+0xf4>)
 80005bc:	695b      	ldr	r3, [r3, #20]
 80005be:	4a1e      	ldr	r2, [pc, #120]	; (8000638 <MX_GPIO_Init+0xf4>)
 80005c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80005c4:	6153      	str	r3, [r2, #20]
 80005c6:	4b1c      	ldr	r3, [pc, #112]	; (8000638 <MX_GPIO_Init+0xf4>)
 80005c8:	695b      	ldr	r3, [r3, #20]
 80005ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80005ce:	603b      	str	r3, [r7, #0]
 80005d0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 80005d2:	2200      	movs	r2, #0
 80005d4:	f64f 7108 	movw	r1, #65288	; 0xff08
 80005d8:	4818      	ldr	r0, [pc, #96]	; (800063c <MX_GPIO_Init+0xf8>)
 80005da:	f001 f8cf 	bl	800177c <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 80005de:	2337      	movs	r3, #55	; 0x37
 80005e0:	617b      	str	r3, [r7, #20]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80005e2:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80005e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e8:	2300      	movs	r3, #0
 80005ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80005ec:	f107 0314 	add.w	r3, r7, #20
 80005f0:	4619      	mov	r1, r3
 80005f2:	4812      	ldr	r0, [pc, #72]	; (800063c <MX_GPIO_Init+0xf8>)
 80005f4:	f000 fe6c 	bl	80012d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 80005f8:	f64f 7308 	movw	r3, #65288	; 0xff08
 80005fc:	617b      	str	r3, [r7, #20]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005fe:	2301      	movs	r3, #1
 8000600:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000602:	2300      	movs	r3, #0
 8000604:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000606:	2300      	movs	r3, #0
 8000608:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800060a:	f107 0314 	add.w	r3, r7, #20
 800060e:	4619      	mov	r1, r3
 8000610:	480a      	ldr	r0, [pc, #40]	; (800063c <MX_GPIO_Init+0xf8>)
 8000612:	f000 fe5d 	bl	80012d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000616:	2301      	movs	r3, #1
 8000618:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800061a:	2300      	movs	r3, #0
 800061c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800061e:	2300      	movs	r3, #0
 8000620:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000622:	f107 0314 	add.w	r3, r7, #20
 8000626:	4619      	mov	r1, r3
 8000628:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800062c:	f000 fe50 	bl	80012d0 <HAL_GPIO_Init>
}
 8000630:	bf00      	nop
 8000632:	3728      	adds	r7, #40	; 0x28
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}
 8000638:	40021000 	.word	0x40021000
 800063c:	48001000 	.word	0x48001000

08000640 <Error_Handler>:

// This function is executed in case of error occurrence.
void Error_Handler(void)
{
 8000640:	b480      	push	{r7}
 8000642:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000644:	b672      	cpsid	i
}
 8000646:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000648:	e7fe      	b.n	8000648 <Error_Handler+0x8>
	...

0800064c <flash_leds>:
	*led_output_registers = 0x5555;
}


// Function to flash LEDs for 1 second
void flash_leds() {
 800064c:	b480      	push	{r7}
 800064e:	b083      	sub	sp, #12
 8000650:	af00      	add	r7, sp, #0
    // Turn on LEDs
    GPIOE->ODR = 0xFFFF;
 8000652:	4b0b      	ldr	r3, [pc, #44]	; (8000680 <flash_leds+0x34>)
 8000654:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000658:	615a      	str	r2, [r3, #20]

    // Delay for 1 second (adjust delay according to system clock)
    for (volatile int i = 0; i < 2000000; i++);
 800065a:	2300      	movs	r3, #0
 800065c:	607b      	str	r3, [r7, #4]
 800065e:	e002      	b.n	8000666 <flash_leds+0x1a>
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	3301      	adds	r3, #1
 8000664:	607b      	str	r3, [r7, #4]
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	4a06      	ldr	r2, [pc, #24]	; (8000684 <flash_leds+0x38>)
 800066a:	4293      	cmp	r3, r2
 800066c:	ddf8      	ble.n	8000660 <flash_leds+0x14>

    // Turn off LEDs
    GPIOE->ODR = 0x0000;
 800066e:	4b04      	ldr	r3, [pc, #16]	; (8000680 <flash_leds+0x34>)
 8000670:	2200      	movs	r2, #0
 8000672:	615a      	str	r2, [r3, #20]
}
 8000674:	bf00      	nop
 8000676:	370c      	adds	r7, #12
 8000678:	46bd      	mov	sp, r7
 800067a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067e:	4770      	bx	lr
 8000680:	48001000 	.word	0x48001000
 8000684:	001e847f 	.word	0x001e847f

08000688 <set_timesUp>:
#include "headsUp.h"
/* USER CODE END Includes */

uint8_t timesUp = 0;

void set_timesUp(){
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0
    if (timesUp == 0) {
 800068c:	4b07      	ldr	r3, [pc, #28]	; (80006ac <set_timesUp+0x24>)
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	2b00      	cmp	r3, #0
 8000692:	d103      	bne.n	800069c <set_timesUp+0x14>
        timesUp = 1;
 8000694:	4b05      	ldr	r3, [pc, #20]	; (80006ac <set_timesUp+0x24>)
 8000696:	2201      	movs	r2, #1
 8000698:	701a      	strb	r2, [r3, #0]
    }
    else {
        timesUp = 0;
    }
}
 800069a:	e002      	b.n	80006a2 <set_timesUp+0x1a>
        timesUp = 0;
 800069c:	4b03      	ldr	r3, [pc, #12]	; (80006ac <set_timesUp+0x24>)
 800069e:	2200      	movs	r2, #0
 80006a0:	701a      	strb	r2, [r3, #0]
}
 80006a2:	bf00      	nop
 80006a4:	46bd      	mov	sp, r7
 80006a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006aa:	4770      	bx	lr
 80006ac:	200004d4 	.word	0x200004d4

080006b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006b0:	b5b0      	push	{r4, r5, r7, lr}
 80006b2:	b09a      	sub	sp, #104	; 0x68
 80006b4:	af00      	add	r7, sp, #0
	initialise_board();
 80006b6:	f7ff fe0b 	bl	80002d0 <initialise_board>

	SerialInitialise(BAUD_115200, &USART1_PORT, 0x00);
 80006ba:	2200      	movs	r2, #0
 80006bc:	495c      	ldr	r1, [pc, #368]	; (8000830 <main+0x180>)
 80006be:	2004      	movs	r0, #4
 80006c0:	f000 f8ca 	bl	8000858 <SerialInitialise>
	uint8_t string_to_send[64] = "This is a string !\r\n";
 80006c4:	4b5b      	ldr	r3, [pc, #364]	; (8000834 <main+0x184>)
 80006c6:	f107 0420 	add.w	r4, r7, #32
 80006ca:	461d      	mov	r5, r3
 80006cc:	6828      	ldr	r0, [r5, #0]
 80006ce:	6869      	ldr	r1, [r5, #4]
 80006d0:	68aa      	ldr	r2, [r5, #8]
 80006d2:	68eb      	ldr	r3, [r5, #12]
 80006d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006d6:	6928      	ldr	r0, [r5, #16]
 80006d8:	6020      	str	r0, [r4, #0]
 80006da:	7d2b      	ldrb	r3, [r5, #20]
 80006dc:	7123      	strb	r3, [r4, #4]
 80006de:	f107 0335 	add.w	r3, r7, #53	; 0x35
 80006e2:	222b      	movs	r2, #43	; 0x2b
 80006e4:	2100      	movs	r1, #0
 80006e6:	4618      	mov	r0, r3
 80006e8:	f004 fa65 	bl	8004bb6 <memset>

	float gyro_values[3];

	uint8_t outcome;

	srand(time(NULL));  // Seed the random number generator once
 80006ec:	2000      	movs	r0, #0
 80006ee:	f004 fa6b 	bl	8004bc8 <time>
 80006f2:	4602      	mov	r2, r0
 80006f4:	460b      	mov	r3, r1
 80006f6:	4613      	mov	r3, r2
 80006f8:	4618      	mov	r0, r3
 80006fa:	f004 f8cb 	bl	8004894 <srand>

	while (1){

		trigger_oneshot(30000, &set_timesUp);
 80006fe:	494e      	ldr	r1, [pc, #312]	; (8000838 <main+0x188>)
 8000700:	f247 5030 	movw	r0, #30000	; 0x7530
 8000704:	f000 fbe4 	bl	8000ed0 <trigger_oneshot>
		sprintf(string_to_send, "Timer starts now!\r\n");
 8000708:	f107 0320 	add.w	r3, r7, #32
 800070c:	494b      	ldr	r1, [pc, #300]	; (800083c <main+0x18c>)
 800070e:	4618      	mov	r0, r3
 8000710:	f004 f9ee 	bl	8004af0 <siprintf>
		SerialOutputString(string_to_send, &USART1_PORT);
 8000714:	f107 0320 	add.w	r3, r7, #32
 8000718:	4945      	ldr	r1, [pc, #276]	; (8000830 <main+0x180>)
 800071a:	4618      	mov	r0, r3
 800071c:	f000 f929 	bl	8000972 <SerialOutputString>

		uint8_t score = 0;
 8000720:	2300      	movs	r3, #0
 8000722:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66

		while (timesUp == 0) {
 8000726:	e070      	b.n	800080a <main+0x15a>

			outcome = 0;
 8000728:	2300      	movs	r3, #0
 800072a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67


			uint8_t guessWord[20];
			char* random = randomWord();
 800072e:	f7ff fd9f 	bl	8000270 <randomWord>
 8000732:	6638      	str	r0, [r7, #96]	; 0x60
			strcpy((char*)guessWord, random);
 8000734:	463b      	mov	r3, r7
 8000736:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8000738:	4618      	mov	r0, r3
 800073a:	f004 fae4 	bl	8004d06 <strcpy>

			sprintf(string_to_send, "%s\r\n", (char*)guessWord);
 800073e:	463a      	mov	r2, r7
 8000740:	f107 0320 	add.w	r3, r7, #32
 8000744:	493e      	ldr	r1, [pc, #248]	; (8000840 <main+0x190>)
 8000746:	4618      	mov	r0, r3
 8000748:	f004 f9d2 	bl	8004af0 <siprintf>
			SerialOutputString(string_to_send, &USART1_PORT);
 800074c:	f107 0320 	add.w	r3, r7, #32
 8000750:	4937      	ldr	r1, [pc, #220]	; (8000830 <main+0x180>)
 8000752:	4618      	mov	r0, r3
 8000754:	f000 f90d 	bl	8000972 <SerialOutputString>

			while (!outcome){
 8000758:	e027      	b.n	80007aa <main+0xfa>
				BSP_GYRO_GetXYZ(&gyro_values[0]);
 800075a:	f107 0314 	add.w	r3, r7, #20
 800075e:	4618      	mov	r0, r3
 8000760:	f003 fb4a 	bl	8003df8 <BSP_GYRO_GetXYZ>
				if (gyro_values[1]/20000 >= 25){
 8000764:	ed97 7a06 	vldr	s14, [r7, #24]
 8000768:	eddf 6a36 	vldr	s13, [pc, #216]	; 8000844 <main+0x194>
 800076c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000770:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8000774:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800077c:	db02      	blt.n	8000784 <main+0xd4>
					outcome = 1;
 800077e:	2301      	movs	r3, #1
 8000780:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
				if (gyro_values[1]/20000 <= -25){
 8000784:	ed97 7a06 	vldr	s14, [r7, #24]
 8000788:	eddf 6a2e 	vldr	s13, [pc, #184]	; 8000844 <main+0x194>
 800078c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000790:	eebb 7a09 	vmov.f32	s14, #185	; 0xc1c80000 -25.0
 8000794:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000798:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800079c:	d802      	bhi.n	80007a4 <main+0xf4>
					outcome = 2;
 800079e:	2302      	movs	r3, #2
 80007a0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
				HAL_Delay(100);
 80007a4:	2064      	movs	r0, #100	; 0x64
 80007a6:	f000 fc89 	bl	80010bc <HAL_Delay>
			while (!outcome){
 80007aa:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d0d3      	beq.n	800075a <main+0xaa>
			}

			if (outcome == 1){
 80007b2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80007b6:	2b01      	cmp	r3, #1
 80007b8:	d113      	bne.n	80007e2 <main+0x132>
				score++;
 80007ba:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 80007be:	3301      	adds	r3, #1
 80007c0:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
				sprintf(string_to_send, "Correct!\r\n");
 80007c4:	f107 0320 	add.w	r3, r7, #32
 80007c8:	491f      	ldr	r1, [pc, #124]	; (8000848 <main+0x198>)
 80007ca:	4618      	mov	r0, r3
 80007cc:	f004 f990 	bl	8004af0 <siprintf>
				SerialOutputString(string_to_send, &USART1_PORT);
 80007d0:	f107 0320 	add.w	r3, r7, #32
 80007d4:	4916      	ldr	r1, [pc, #88]	; (8000830 <main+0x180>)
 80007d6:	4618      	mov	r0, r3
 80007d8:	f000 f8cb 	bl	8000972 <SerialOutputString>
				flash_leds();
 80007dc:	f7ff ff36 	bl	800064c <flash_leds>
 80007e0:	e00f      	b.n	8000802 <main+0x152>
			}
			else if (outcome == 2){
 80007e2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80007e6:	2b02      	cmp	r3, #2
 80007e8:	d10b      	bne.n	8000802 <main+0x152>
				sprintf(string_to_send, "Pass!\r\n");
 80007ea:	f107 0320 	add.w	r3, r7, #32
 80007ee:	4917      	ldr	r1, [pc, #92]	; (800084c <main+0x19c>)
 80007f0:	4618      	mov	r0, r3
 80007f2:	f004 f97d 	bl	8004af0 <siprintf>
				SerialOutputString(string_to_send, &USART1_PORT);
 80007f6:	f107 0320 	add.w	r3, r7, #32
 80007fa:	490d      	ldr	r1, [pc, #52]	; (8000830 <main+0x180>)
 80007fc:	4618      	mov	r0, r3
 80007fe:	f000 f8b8 	bl	8000972 <SerialOutputString>
			}
			HAL_Delay(750);
 8000802:	f240 20ee 	movw	r0, #750	; 0x2ee
 8000806:	f000 fc59 	bl	80010bc <HAL_Delay>
		while (timesUp == 0) {
 800080a:	4b11      	ldr	r3, [pc, #68]	; (8000850 <main+0x1a0>)
 800080c:	781b      	ldrb	r3, [r3, #0]
 800080e:	2b00      	cmp	r3, #0
 8000810:	d08a      	beq.n	8000728 <main+0x78>
		}

		sprintf(string_to_send, "Time's Up! Your score is %d!\r\n", score);
 8000812:	f897 2066 	ldrb.w	r2, [r7, #102]	; 0x66
 8000816:	f107 0320 	add.w	r3, r7, #32
 800081a:	490e      	ldr	r1, [pc, #56]	; (8000854 <main+0x1a4>)
 800081c:	4618      	mov	r0, r3
 800081e:	f004 f967 	bl	8004af0 <siprintf>
		SerialOutputString(string_to_send, &USART1_PORT);
 8000822:	f107 0320 	add.w	r3, r7, #32
 8000826:	4902      	ldr	r1, [pc, #8]	; (8000830 <main+0x180>)
 8000828:	4618      	mov	r0, r3
 800082a:	f000 f8a2 	bl	8000972 <SerialOutputString>

		for(;;){}
 800082e:	e7fe      	b.n	800082e <main+0x17e>
 8000830:	20000000 	.word	0x20000000
 8000834:	080062f4 	.word	0x080062f4
 8000838:	08000689 	.word	0x08000689
 800083c:	080062a4 	.word	0x080062a4
 8000840:	080062b8 	.word	0x080062b8
 8000844:	469c4000 	.word	0x469c4000
 8000848:	080062c0 	.word	0x080062c0
 800084c:	080062cc 	.word	0x080062cc
 8000850:	200004d4 	.word	0x200004d4
 8000854:	080062d4 	.word	0x080062d4

08000858 <SerialInitialise>:
		0x77};


// InitialiseSerial - Initialise the serial port
// Input: baudRate is from an enumerated set
void SerialInitialise(uint32_t baudRate, SerialPort *serial_port, void (*completion_function)(uint32_t)) {
 8000858:	b480      	push	{r7}
 800085a:	b087      	sub	sp, #28
 800085c:	af00      	add	r7, sp, #0
 800085e:	60f8      	str	r0, [r7, #12]
 8000860:	60b9      	str	r1, [r7, #8]
 8000862:	607a      	str	r2, [r7, #4]

	serial_port->completion_function = completion_function;
 8000864:	68bb      	ldr	r3, [r7, #8]
 8000866:	687a      	ldr	r2, [r7, #4]
 8000868:	63da      	str	r2, [r3, #60]	; 0x3c

	// enable clock power, system configuration clock and GPIOC
	// common to all UARTs
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800086a:	4b34      	ldr	r3, [pc, #208]	; (800093c <SerialInitialise+0xe4>)
 800086c:	69db      	ldr	r3, [r3, #28]
 800086e:	4a33      	ldr	r2, [pc, #204]	; (800093c <SerialInitialise+0xe4>)
 8000870:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000874:	61d3      	str	r3, [r2, #28]
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8000876:	4b31      	ldr	r3, [pc, #196]	; (800093c <SerialInitialise+0xe4>)
 8000878:	699b      	ldr	r3, [r3, #24]
 800087a:	4a30      	ldr	r2, [pc, #192]	; (800093c <SerialInitialise+0xe4>)
 800087c:	f043 0301 	orr.w	r3, r3, #1
 8000880:	6193      	str	r3, [r2, #24]

	switch(serial_port->SerialPortGPIO) {
 8000882:	68bb      	ldr	r3, [r7, #8]
 8000884:	6a1b      	ldr	r3, [r3, #32]
 8000886:	2b02      	cmp	r3, #2
 8000888:	d106      	bne.n	8000898 <SerialInitialise+0x40>
	case SERIAL_GPIO_C:
		RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 800088a:	4b2c      	ldr	r3, [pc, #176]	; (800093c <SerialInitialise+0xe4>)
 800088c:	695b      	ldr	r3, [r3, #20]
 800088e:	4a2b      	ldr	r2, [pc, #172]	; (800093c <SerialInitialise+0xe4>)
 8000890:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000894:	6153      	str	r3, [r2, #20]
		break;
 8000896:	e000      	b.n	800089a <SerialInitialise+0x42>
	default:
		break;
 8000898:	bf00      	nop
	}

	// set pin mode
	*(serial_port->SerialPinModeRegister) = serial_port->SerialPinModeValue;
 800089a:	68bb      	ldr	r3, [r7, #8]
 800089c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800089e:	68ba      	ldr	r2, [r7, #8]
 80008a0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80008a2:	601a      	str	r2, [r3, #0]

	// enable high speed clock for GPIOC
	*(serial_port->SerialPinSpeedRegister) = serial_port->SerialPinSpeedValue;
 80008a4:	68bb      	ldr	r3, [r7, #8]
 80008a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008a8:	68ba      	ldr	r2, [r7, #8]
 80008aa:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80008ac:	601a      	str	r2, [r3, #0]

	// set alternate function to enable USART to an external pin
	*(serial_port->SerialPinAlternatePinRegister) = serial_port->SerialPinAlternatePinValue;
 80008ae:	68bb      	ldr	r3, [r7, #8]
 80008b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008b2:	68ba      	ldr	r2, [r7, #8]
 80008b4:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 80008b8:	b2d2      	uxtb	r2, r2
 80008ba:	701a      	strb	r2, [r3, #0]

	*(serial_port->TimerEnableRegister) |= serial_port->TimerEnableMask;
 80008bc:	68bb      	ldr	r3, [r7, #8]
 80008be:	69d9      	ldr	r1, [r3, #28]
 80008c0:	68bb      	ldr	r3, [r7, #8]
 80008c2:	699b      	ldr	r3, [r3, #24]
 80008c4:	681a      	ldr	r2, [r3, #0]
 80008c6:	68bb      	ldr	r3, [r7, #8]
 80008c8:	699b      	ldr	r3, [r3, #24]
 80008ca:	430a      	orrs	r2, r1
 80008cc:	601a      	str	r2, [r3, #0]

	uint16_t *baud_rate_config = ((uint16_t*)serial_port->BaudRate); // only 16 bits used!
 80008ce:	68bb      	ldr	r3, [r7, #8]
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	617b      	str	r3, [r7, #20]

	// Baud rate calculation from datasheet
	switch(baudRate){
 80008d4:	68fb      	ldr	r3, [r7, #12]
 80008d6:	2b04      	cmp	r3, #4
 80008d8:	d821      	bhi.n	800091e <SerialInitialise+0xc6>
 80008da:	a201      	add	r2, pc, #4	; (adr r2, 80008e0 <SerialInitialise+0x88>)
 80008dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008e0:	080008f5 	.word	0x080008f5
 80008e4:	080008fd 	.word	0x080008fd
 80008e8:	08000905 	.word	0x08000905
 80008ec:	0800090d 	.word	0x0800090d
 80008f0:	08000915 	.word	0x08000915
	case BAUD_9600:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 80008f4:	697b      	ldr	r3, [r7, #20]
 80008f6:	2246      	movs	r2, #70	; 0x46
 80008f8:	801a      	strh	r2, [r3, #0]
		break;
 80008fa:	e010      	b.n	800091e <SerialInitialise+0xc6>
	case BAUD_19200:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 80008fc:	697b      	ldr	r3, [r7, #20]
 80008fe:	2246      	movs	r2, #70	; 0x46
 8000900:	801a      	strh	r2, [r3, #0]
		break;
 8000902:	e00c      	b.n	800091e <SerialInitialise+0xc6>
	case BAUD_38400:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 8000904:	697b      	ldr	r3, [r7, #20]
 8000906:	2246      	movs	r2, #70	; 0x46
 8000908:	801a      	strh	r2, [r3, #0]
		break;
 800090a:	e008      	b.n	800091e <SerialInitialise+0xc6>
	case BAUD_57600:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 800090c:	697b      	ldr	r3, [r7, #20]
 800090e:	2246      	movs	r2, #70	; 0x46
 8000910:	801a      	strh	r2, [r3, #0]
		break;
 8000912:	e004      	b.n	800091e <SerialInitialise+0xc6>
	case BAUD_115200:
		*baud_rate_config = 0x46 * 0x06;  // 115200 at 8MHz
 8000914:	697b      	ldr	r3, [r7, #20]
 8000916:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 800091a:	801a      	strh	r2, [r3, #0]
		break;
 800091c:	bf00      	nop
	}


	// enable serial port for tx and rx
	*(serial_port->ControlRegister1) |= USART_CR1_TE | USART_CR1_RE | USART_CR1_UE;
 800091e:	68bb      	ldr	r3, [r7, #8]
 8000920:	685b      	ldr	r3, [r3, #4]
 8000922:	681a      	ldr	r2, [r3, #0]
 8000924:	68bb      	ldr	r3, [r7, #8]
 8000926:	685b      	ldr	r3, [r3, #4]
 8000928:	f042 020d 	orr.w	r2, r2, #13
 800092c:	601a      	str	r2, [r3, #0]
}
 800092e:	bf00      	nop
 8000930:	371c      	adds	r7, #28
 8000932:	46bd      	mov	sp, r7
 8000934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop
 800093c:	40021000 	.word	0x40021000

08000940 <SerialOutputChar>:


void SerialOutputChar(uint8_t data, SerialPort *serial_port) {
 8000940:	b480      	push	{r7}
 8000942:	b083      	sub	sp, #12
 8000944:	af00      	add	r7, sp, #0
 8000946:	4603      	mov	r3, r0
 8000948:	6039      	str	r1, [r7, #0]
 800094a:	71fb      	strb	r3, [r7, #7]
	while((*(serial_port->StatusRegister) & USART_ISR_TXE) == 0){
 800094c:	bf00      	nop
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	68db      	ldr	r3, [r3, #12]
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000958:	2b00      	cmp	r3, #0
 800095a:	d0f8      	beq.n	800094e <SerialOutputChar+0xe>
	}

	*(serial_port->DataOutputRegister) = data;
 800095c:	683b      	ldr	r3, [r7, #0]
 800095e:	691b      	ldr	r3, [r3, #16]
 8000960:	79fa      	ldrb	r2, [r7, #7]
 8000962:	b292      	uxth	r2, r2
 8000964:	801a      	strh	r2, [r3, #0]
}
 8000966:	bf00      	nop
 8000968:	370c      	adds	r7, #12
 800096a:	46bd      	mov	sp, r7
 800096c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000970:	4770      	bx	lr

08000972 <SerialOutputString>:



void SerialOutputString(uint8_t *pt, SerialPort *serial_port) {
 8000972:	b580      	push	{r7, lr}
 8000974:	b084      	sub	sp, #16
 8000976:	af00      	add	r7, sp, #0
 8000978:	6078      	str	r0, [r7, #4]
 800097a:	6039      	str	r1, [r7, #0]

	uint32_t counter = 0;
 800097c:	2300      	movs	r3, #0
 800097e:	60fb      	str	r3, [r7, #12]
	while(*pt) {
 8000980:	e00b      	b.n	800099a <SerialOutputString+0x28>
		SerialOutputChar(*pt, serial_port);
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	6839      	ldr	r1, [r7, #0]
 8000988:	4618      	mov	r0, r3
 800098a:	f7ff ffd9 	bl	8000940 <SerialOutputChar>
		counter++;
 800098e:	68fb      	ldr	r3, [r7, #12]
 8000990:	3301      	adds	r3, #1
 8000992:	60fb      	str	r3, [r7, #12]
		pt++;
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	3301      	adds	r3, #1
 8000998:	607b      	str	r3, [r7, #4]
	while(*pt) {
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d1ef      	bne.n	8000982 <SerialOutputString+0x10>
	}

	if (serial_port->completion_function != 0x00)
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d003      	beq.n	80009b2 <SerialOutputString+0x40>
		serial_port->completion_function(counter);
 80009aa:	683b      	ldr	r3, [r7, #0]
 80009ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80009ae:	68f8      	ldr	r0, [r7, #12]
 80009b0:	4798      	blx	r3
}
 80009b2:	bf00      	nop
 80009b4:	3710      	adds	r7, #16
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
	...

080009bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009c2:	4b0f      	ldr	r3, [pc, #60]	; (8000a00 <HAL_MspInit+0x44>)
 80009c4:	699b      	ldr	r3, [r3, #24]
 80009c6:	4a0e      	ldr	r2, [pc, #56]	; (8000a00 <HAL_MspInit+0x44>)
 80009c8:	f043 0301 	orr.w	r3, r3, #1
 80009cc:	6193      	str	r3, [r2, #24]
 80009ce:	4b0c      	ldr	r3, [pc, #48]	; (8000a00 <HAL_MspInit+0x44>)
 80009d0:	699b      	ldr	r3, [r3, #24]
 80009d2:	f003 0301 	and.w	r3, r3, #1
 80009d6:	607b      	str	r3, [r7, #4]
 80009d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009da:	4b09      	ldr	r3, [pc, #36]	; (8000a00 <HAL_MspInit+0x44>)
 80009dc:	69db      	ldr	r3, [r3, #28]
 80009de:	4a08      	ldr	r2, [pc, #32]	; (8000a00 <HAL_MspInit+0x44>)
 80009e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009e4:	61d3      	str	r3, [r2, #28]
 80009e6:	4b06      	ldr	r3, [pc, #24]	; (8000a00 <HAL_MspInit+0x44>)
 80009e8:	69db      	ldr	r3, [r3, #28]
 80009ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009ee:	603b      	str	r3, [r7, #0]
 80009f0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80009f2:	2007      	movs	r0, #7
 80009f4:	f000 fc38 	bl	8001268 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009f8:	bf00      	nop
 80009fa:	3708      	adds	r7, #8
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	40021000 	.word	0x40021000

08000a04 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b08a      	sub	sp, #40	; 0x28
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a0c:	f107 0314 	add.w	r3, r7, #20
 8000a10:	2200      	movs	r2, #0
 8000a12:	601a      	str	r2, [r3, #0]
 8000a14:	605a      	str	r2, [r3, #4]
 8000a16:	609a      	str	r2, [r3, #8]
 8000a18:	60da      	str	r2, [r3, #12]
 8000a1a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	4a17      	ldr	r2, [pc, #92]	; (8000a80 <HAL_I2C_MspInit+0x7c>)
 8000a22:	4293      	cmp	r3, r2
 8000a24:	d127      	bne.n	8000a76 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a26:	4b17      	ldr	r3, [pc, #92]	; (8000a84 <HAL_I2C_MspInit+0x80>)
 8000a28:	695b      	ldr	r3, [r3, #20]
 8000a2a:	4a16      	ldr	r2, [pc, #88]	; (8000a84 <HAL_I2C_MspInit+0x80>)
 8000a2c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000a30:	6153      	str	r3, [r2, #20]
 8000a32:	4b14      	ldr	r3, [pc, #80]	; (8000a84 <HAL_I2C_MspInit+0x80>)
 8000a34:	695b      	ldr	r3, [r3, #20]
 8000a36:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000a3a:	613b      	str	r3, [r7, #16]
 8000a3c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8000a3e:	23c0      	movs	r3, #192	; 0xc0
 8000a40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a42:	2312      	movs	r3, #18
 8000a44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a46:	2301      	movs	r3, #1
 8000a48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a4a:	2303      	movs	r3, #3
 8000a4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a4e:	2304      	movs	r3, #4
 8000a50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a52:	f107 0314 	add.w	r3, r7, #20
 8000a56:	4619      	mov	r1, r3
 8000a58:	480b      	ldr	r0, [pc, #44]	; (8000a88 <HAL_I2C_MspInit+0x84>)
 8000a5a:	f000 fc39 	bl	80012d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a5e:	4b09      	ldr	r3, [pc, #36]	; (8000a84 <HAL_I2C_MspInit+0x80>)
 8000a60:	69db      	ldr	r3, [r3, #28]
 8000a62:	4a08      	ldr	r2, [pc, #32]	; (8000a84 <HAL_I2C_MspInit+0x80>)
 8000a64:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a68:	61d3      	str	r3, [r2, #28]
 8000a6a:	4b06      	ldr	r3, [pc, #24]	; (8000a84 <HAL_I2C_MspInit+0x80>)
 8000a6c:	69db      	ldr	r3, [r3, #28]
 8000a6e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a72:	60fb      	str	r3, [r7, #12]
 8000a74:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000a76:	bf00      	nop
 8000a78:	3728      	adds	r7, #40	; 0x28
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	40005400 	.word	0x40005400
 8000a84:	40021000 	.word	0x40021000
 8000a88:	48000400 	.word	0x48000400

08000a8c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b08a      	sub	sp, #40	; 0x28
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a94:	f107 0314 	add.w	r3, r7, #20
 8000a98:	2200      	movs	r2, #0
 8000a9a:	601a      	str	r2, [r3, #0]
 8000a9c:	605a      	str	r2, [r3, #4]
 8000a9e:	609a      	str	r2, [r3, #8]
 8000aa0:	60da      	str	r2, [r3, #12]
 8000aa2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4a17      	ldr	r2, [pc, #92]	; (8000b08 <HAL_SPI_MspInit+0x7c>)
 8000aaa:	4293      	cmp	r3, r2
 8000aac:	d128      	bne.n	8000b00 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000aae:	4b17      	ldr	r3, [pc, #92]	; (8000b0c <HAL_SPI_MspInit+0x80>)
 8000ab0:	699b      	ldr	r3, [r3, #24]
 8000ab2:	4a16      	ldr	r2, [pc, #88]	; (8000b0c <HAL_SPI_MspInit+0x80>)
 8000ab4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ab8:	6193      	str	r3, [r2, #24]
 8000aba:	4b14      	ldr	r3, [pc, #80]	; (8000b0c <HAL_SPI_MspInit+0x80>)
 8000abc:	699b      	ldr	r3, [r3, #24]
 8000abe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000ac2:	613b      	str	r3, [r7, #16]
 8000ac4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac6:	4b11      	ldr	r3, [pc, #68]	; (8000b0c <HAL_SPI_MspInit+0x80>)
 8000ac8:	695b      	ldr	r3, [r3, #20]
 8000aca:	4a10      	ldr	r2, [pc, #64]	; (8000b0c <HAL_SPI_MspInit+0x80>)
 8000acc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ad0:	6153      	str	r3, [r2, #20]
 8000ad2:	4b0e      	ldr	r3, [pc, #56]	; (8000b0c <HAL_SPI_MspInit+0x80>)
 8000ad4:	695b      	ldr	r3, [r3, #20]
 8000ad6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ada:	60fb      	str	r3, [r7, #12]
 8000adc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 8000ade:	23e0      	movs	r3, #224	; 0xe0
 8000ae0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae2:	2302      	movs	r3, #2
 8000ae4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000aea:	2303      	movs	r3, #3
 8000aec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000aee:	2305      	movs	r3, #5
 8000af0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000af2:	f107 0314 	add.w	r3, r7, #20
 8000af6:	4619      	mov	r1, r3
 8000af8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000afc:	f000 fbe8 	bl	80012d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000b00:	bf00      	nop
 8000b02:	3728      	adds	r7, #40	; 0x28
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	40013000 	.word	0x40013000
 8000b0c:	40021000 	.word	0x40021000

08000b10 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b082      	sub	sp, #8
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4a08      	ldr	r2, [pc, #32]	; (8000b40 <HAL_SPI_MspDeInit+0x30>)
 8000b1e:	4293      	cmp	r3, r2
 8000b20:	d10a      	bne.n	8000b38 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8000b22:	4b08      	ldr	r3, [pc, #32]	; (8000b44 <HAL_SPI_MspDeInit+0x34>)
 8000b24:	699b      	ldr	r3, [r3, #24]
 8000b26:	4a07      	ldr	r2, [pc, #28]	; (8000b44 <HAL_SPI_MspDeInit+0x34>)
 8000b28:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000b2c:	6193      	str	r3, [r2, #24]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin);
 8000b2e:	21e0      	movs	r1, #224	; 0xe0
 8000b30:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b34:	f000 fd46 	bl	80015c4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 8000b38:	bf00      	nop
 8000b3a:	3708      	adds	r7, #8
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	40013000 	.word	0x40013000
 8000b44:	40021000 	.word	0x40021000

08000b48 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b08a      	sub	sp, #40	; 0x28
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b50:	f107 0314 	add.w	r3, r7, #20
 8000b54:	2200      	movs	r2, #0
 8000b56:	601a      	str	r2, [r3, #0]
 8000b58:	605a      	str	r2, [r3, #4]
 8000b5a:	609a      	str	r2, [r3, #8]
 8000b5c:	60da      	str	r2, [r3, #12]
 8000b5e:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4a18      	ldr	r2, [pc, #96]	; (8000bc8 <HAL_PCD_MspInit+0x80>)
 8000b66:	4293      	cmp	r3, r2
 8000b68:	d129      	bne.n	8000bbe <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b6a:	4b18      	ldr	r3, [pc, #96]	; (8000bcc <HAL_PCD_MspInit+0x84>)
 8000b6c:	695b      	ldr	r3, [r3, #20]
 8000b6e:	4a17      	ldr	r2, [pc, #92]	; (8000bcc <HAL_PCD_MspInit+0x84>)
 8000b70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b74:	6153      	str	r3, [r2, #20]
 8000b76:	4b15      	ldr	r3, [pc, #84]	; (8000bcc <HAL_PCD_MspInit+0x84>)
 8000b78:	695b      	ldr	r3, [r3, #20]
 8000b7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b7e:	613b      	str	r3, [r7, #16]
 8000b80:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 8000b82:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000b86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b88:	2302      	movs	r3, #2
 8000b8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b90:	2303      	movs	r3, #3
 8000b92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8000b94:	230e      	movs	r3, #14
 8000b96:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b98:	f107 0314 	add.w	r3, r7, #20
 8000b9c:	4619      	mov	r1, r3
 8000b9e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ba2:	f000 fb95 	bl	80012d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000ba6:	4b09      	ldr	r3, [pc, #36]	; (8000bcc <HAL_PCD_MspInit+0x84>)
 8000ba8:	69db      	ldr	r3, [r3, #28]
 8000baa:	4a08      	ldr	r2, [pc, #32]	; (8000bcc <HAL_PCD_MspInit+0x84>)
 8000bac:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000bb0:	61d3      	str	r3, [r2, #28]
 8000bb2:	4b06      	ldr	r3, [pc, #24]	; (8000bcc <HAL_PCD_MspInit+0x84>)
 8000bb4:	69db      	ldr	r3, [r3, #28]
 8000bb6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000bba:	60fb      	str	r3, [r7, #12]
 8000bbc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8000bbe:	bf00      	nop
 8000bc0:	3728      	adds	r7, #40	; 0x28
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	40005c00 	.word	0x40005c00
 8000bcc:	40021000 	.word	0x40021000

08000bd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000bd4:	e7fe      	b.n	8000bd4 <NMI_Handler+0x4>

08000bd6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bd6:	b480      	push	{r7}
 8000bd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bda:	e7fe      	b.n	8000bda <HardFault_Handler+0x4>

08000bdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000be0:	e7fe      	b.n	8000be0 <MemManage_Handler+0x4>

08000be2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000be2:	b480      	push	{r7}
 8000be4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000be6:	e7fe      	b.n	8000be6 <BusFault_Handler+0x4>

08000be8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bec:	e7fe      	b.n	8000bec <UsageFault_Handler+0x4>

08000bee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bee:	b480      	push	{r7}
 8000bf0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bf2:	bf00      	nop
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfa:	4770      	bx	lr

08000bfc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c00:	bf00      	nop
 8000c02:	46bd      	mov	sp, r7
 8000c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c08:	4770      	bx	lr

08000c0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c0a:	b480      	push	{r7}
 8000c0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c0e:	bf00      	nop
 8000c10:	46bd      	mov	sp, r7
 8000c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c16:	4770      	bx	lr

08000c18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c1c:	f000 fa2e 	bl	800107c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c20:	bf00      	nop
 8000c22:	bd80      	pop	{r7, pc}

08000c24 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0
	return 1;
 8000c28:	2301      	movs	r3, #1
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c32:	4770      	bx	lr

08000c34 <_kill>:

int _kill(int pid, int sig)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
 8000c3c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000c3e:	f004 f835 	bl	8004cac <__errno>
 8000c42:	4603      	mov	r3, r0
 8000c44:	2216      	movs	r2, #22
 8000c46:	601a      	str	r2, [r3, #0]
	return -1;
 8000c48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	3708      	adds	r7, #8
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}

08000c54 <_exit>:

void _exit (int status)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000c5c:	f04f 31ff 	mov.w	r1, #4294967295
 8000c60:	6878      	ldr	r0, [r7, #4]
 8000c62:	f7ff ffe7 	bl	8000c34 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000c66:	e7fe      	b.n	8000c66 <_exit+0x12>

08000c68 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b086      	sub	sp, #24
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	60f8      	str	r0, [r7, #12]
 8000c70:	60b9      	str	r1, [r7, #8]
 8000c72:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c74:	2300      	movs	r3, #0
 8000c76:	617b      	str	r3, [r7, #20]
 8000c78:	e00a      	b.n	8000c90 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000c7a:	f3af 8000 	nop.w
 8000c7e:	4601      	mov	r1, r0
 8000c80:	68bb      	ldr	r3, [r7, #8]
 8000c82:	1c5a      	adds	r2, r3, #1
 8000c84:	60ba      	str	r2, [r7, #8]
 8000c86:	b2ca      	uxtb	r2, r1
 8000c88:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c8a:	697b      	ldr	r3, [r7, #20]
 8000c8c:	3301      	adds	r3, #1
 8000c8e:	617b      	str	r3, [r7, #20]
 8000c90:	697a      	ldr	r2, [r7, #20]
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	429a      	cmp	r2, r3
 8000c96:	dbf0      	blt.n	8000c7a <_read+0x12>
	}

return len;
 8000c98:	687b      	ldr	r3, [r7, #4]
}
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	3718      	adds	r7, #24
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}

08000ca2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ca2:	b580      	push	{r7, lr}
 8000ca4:	b086      	sub	sp, #24
 8000ca6:	af00      	add	r7, sp, #0
 8000ca8:	60f8      	str	r0, [r7, #12]
 8000caa:	60b9      	str	r1, [r7, #8]
 8000cac:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cae:	2300      	movs	r3, #0
 8000cb0:	617b      	str	r3, [r7, #20]
 8000cb2:	e009      	b.n	8000cc8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000cb4:	68bb      	ldr	r3, [r7, #8]
 8000cb6:	1c5a      	adds	r2, r3, #1
 8000cb8:	60ba      	str	r2, [r7, #8]
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cc2:	697b      	ldr	r3, [r7, #20]
 8000cc4:	3301      	adds	r3, #1
 8000cc6:	617b      	str	r3, [r7, #20]
 8000cc8:	697a      	ldr	r2, [r7, #20]
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	429a      	cmp	r2, r3
 8000cce:	dbf1      	blt.n	8000cb4 <_write+0x12>
	}
	return len;
 8000cd0:	687b      	ldr	r3, [r7, #4]
}
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	3718      	adds	r7, #24
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}

08000cda <_close>:

int _close(int file)
{
 8000cda:	b480      	push	{r7}
 8000cdc:	b083      	sub	sp, #12
 8000cde:	af00      	add	r7, sp, #0
 8000ce0:	6078      	str	r0, [r7, #4]
	return -1;
 8000ce2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	370c      	adds	r7, #12
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr

08000cf2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000cf2:	b480      	push	{r7}
 8000cf4:	b083      	sub	sp, #12
 8000cf6:	af00      	add	r7, sp, #0
 8000cf8:	6078      	str	r0, [r7, #4]
 8000cfa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000d02:	605a      	str	r2, [r3, #4]
	return 0;
 8000d04:	2300      	movs	r3, #0
}
 8000d06:	4618      	mov	r0, r3
 8000d08:	370c      	adds	r7, #12
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d10:	4770      	bx	lr

08000d12 <_isatty>:

int _isatty(int file)
{
 8000d12:	b480      	push	{r7}
 8000d14:	b083      	sub	sp, #12
 8000d16:	af00      	add	r7, sp, #0
 8000d18:	6078      	str	r0, [r7, #4]
	return 1;
 8000d1a:	2301      	movs	r3, #1
}
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	370c      	adds	r7, #12
 8000d20:	46bd      	mov	sp, r7
 8000d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d26:	4770      	bx	lr

08000d28 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b085      	sub	sp, #20
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	60f8      	str	r0, [r7, #12]
 8000d30:	60b9      	str	r1, [r7, #8]
 8000d32:	607a      	str	r2, [r7, #4]
	return 0;
 8000d34:	2300      	movs	r3, #0
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	3714      	adds	r7, #20
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr
	...

08000d44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b086      	sub	sp, #24
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d4c:	4a14      	ldr	r2, [pc, #80]	; (8000da0 <_sbrk+0x5c>)
 8000d4e:	4b15      	ldr	r3, [pc, #84]	; (8000da4 <_sbrk+0x60>)
 8000d50:	1ad3      	subs	r3, r2, r3
 8000d52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d54:	697b      	ldr	r3, [r7, #20]
 8000d56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d58:	4b13      	ldr	r3, [pc, #76]	; (8000da8 <_sbrk+0x64>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d102      	bne.n	8000d66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d60:	4b11      	ldr	r3, [pc, #68]	; (8000da8 <_sbrk+0x64>)
 8000d62:	4a12      	ldr	r2, [pc, #72]	; (8000dac <_sbrk+0x68>)
 8000d64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d66:	4b10      	ldr	r3, [pc, #64]	; (8000da8 <_sbrk+0x64>)
 8000d68:	681a      	ldr	r2, [r3, #0]
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	4413      	add	r3, r2
 8000d6e:	693a      	ldr	r2, [r7, #16]
 8000d70:	429a      	cmp	r2, r3
 8000d72:	d207      	bcs.n	8000d84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d74:	f003 ff9a 	bl	8004cac <__errno>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	220c      	movs	r2, #12
 8000d7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d82:	e009      	b.n	8000d98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d84:	4b08      	ldr	r3, [pc, #32]	; (8000da8 <_sbrk+0x64>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d8a:	4b07      	ldr	r3, [pc, #28]	; (8000da8 <_sbrk+0x64>)
 8000d8c:	681a      	ldr	r2, [r3, #0]
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	4413      	add	r3, r2
 8000d92:	4a05      	ldr	r2, [pc, #20]	; (8000da8 <_sbrk+0x64>)
 8000d94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d96:	68fb      	ldr	r3, [r7, #12]
}
 8000d98:	4618      	mov	r0, r3
 8000d9a:	3718      	adds	r7, #24
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	2000a000 	.word	0x2000a000
 8000da4:	00000400 	.word	0x00000400
 8000da8:	200004d8 	.word	0x200004d8
 8000dac:	20000698 	.word	0x20000698

08000db0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000db0:	b480      	push	{r7}
 8000db2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000db4:	4b06      	ldr	r3, [pc, #24]	; (8000dd0 <SystemInit+0x20>)
 8000db6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000dba:	4a05      	ldr	r2, [pc, #20]	; (8000dd0 <SystemInit+0x20>)
 8000dbc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000dc0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dc4:	bf00      	nop
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop
 8000dd0:	e000ed00 	.word	0xe000ed00

08000dd4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b083      	sub	sp, #12
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	4603      	mov	r3, r0
 8000ddc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	db0b      	blt.n	8000dfe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000de6:	79fb      	ldrb	r3, [r7, #7]
 8000de8:	f003 021f 	and.w	r2, r3, #31
 8000dec:	4907      	ldr	r1, [pc, #28]	; (8000e0c <__NVIC_EnableIRQ+0x38>)
 8000dee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000df2:	095b      	lsrs	r3, r3, #5
 8000df4:	2001      	movs	r0, #1
 8000df6:	fa00 f202 	lsl.w	r2, r0, r2
 8000dfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000dfe:	bf00      	nop
 8000e00:	370c      	adds	r7, #12
 8000e02:	46bd      	mov	sp, r7
 8000e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop
 8000e0c:	e000e100 	.word	0xe000e100

08000e10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b083      	sub	sp, #12
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	4603      	mov	r3, r0
 8000e18:	6039      	str	r1, [r7, #0]
 8000e1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	db0a      	blt.n	8000e3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	b2da      	uxtb	r2, r3
 8000e28:	490c      	ldr	r1, [pc, #48]	; (8000e5c <__NVIC_SetPriority+0x4c>)
 8000e2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e2e:	0112      	lsls	r2, r2, #4
 8000e30:	b2d2      	uxtb	r2, r2
 8000e32:	440b      	add	r3, r1
 8000e34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e38:	e00a      	b.n	8000e50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	b2da      	uxtb	r2, r3
 8000e3e:	4908      	ldr	r1, [pc, #32]	; (8000e60 <__NVIC_SetPriority+0x50>)
 8000e40:	79fb      	ldrb	r3, [r7, #7]
 8000e42:	f003 030f 	and.w	r3, r3, #15
 8000e46:	3b04      	subs	r3, #4
 8000e48:	0112      	lsls	r2, r2, #4
 8000e4a:	b2d2      	uxtb	r2, r2
 8000e4c:	440b      	add	r3, r1
 8000e4e:	761a      	strb	r2, [r3, #24]
}
 8000e50:	bf00      	nop
 8000e52:	370c      	adds	r7, #12
 8000e54:	46bd      	mov	sp, r7
 8000e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5a:	4770      	bx	lr
 8000e5c:	e000e100 	.word	0xe000e100
 8000e60:	e000ed00 	.word	0xe000ed00

08000e64 <enable_interrupt>:
#define HAL_MULTIPLY_FACTOR 6

// pointer to callback function for oneshot timer
void (*oneshot_callback_function)();

void enable_interrupt(IRQn_Type IRQn, uint32_t priority) {
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	6039      	str	r1, [r7, #0]
 8000e6e:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i" : : : "memory");
 8000e70:	b672      	cpsid	i
}
 8000e72:	bf00      	nop
	// Disable the interrupts while messing around with the settings
	//  otherwise can lead to strange behaviour
	__disable_irq();

	// Tell the NVIC module that TIM2 interrupts should be handled
	NVIC_SetPriority(IRQn, priority);  // Set Priority
 8000e74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e78:	6839      	ldr	r1, [r7, #0]
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f7ff ffc8 	bl	8000e10 <__NVIC_SetPriority>
	NVIC_EnableIRQ(IRQn);
 8000e80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e84:	4618      	mov	r0, r3
 8000e86:	f7ff ffa5 	bl	8000dd4 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8000e8a:	b662      	cpsie	i
}
 8000e8c:	bf00      	nop

	// Re-enable all interrupts (now that we are finished)
	__enable_irq();
}
 8000e8e:	bf00      	nop
 8000e90:	3708      	adds	r7, #8
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}
	...

08000e98 <TIM2_IRQHandler>:

void TIM2_IRQHandler(){
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
// run the oneshot timer interrupt handler
	if (TIM2->SR & TIM_SR_UIF) {
 8000e9c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000ea0:	691b      	ldr	r3, [r3, #16]
 8000ea2:	f003 0301 	and.w	r3, r3, #1
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d00e      	beq.n	8000ec8 <TIM2_IRQHandler+0x30>
		// clear oneshot timer interrupt
		TIM2->SR &= ~TIM_SR_UIF;
 8000eaa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000eae:	691b      	ldr	r3, [r3, #16]
 8000eb0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000eb4:	f023 0301 	bic.w	r3, r3, #1
 8000eb8:	6113      	str	r3, [r2, #16]

		if (oneshot_callback_function != NULL)
 8000eba:	4b04      	ldr	r3, [pc, #16]	; (8000ecc <TIM2_IRQHandler+0x34>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d002      	beq.n	8000ec8 <TIM2_IRQHandler+0x30>
		{
			oneshot_callback_function();
 8000ec2:	4b02      	ldr	r3, [pc, #8]	; (8000ecc <TIM2_IRQHandler+0x34>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4798      	blx	r3
		}

	}

}
 8000ec8:	bf00      	nop
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	200004dc 	.word	0x200004dc

08000ed0 <trigger_oneshot>:

void trigger_oneshot(uint16_t delay, void (*callback_function)()) {
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	6039      	str	r1, [r7, #0]
 8000eda:	80fb      	strh	r3, [r7, #6]

	// reset CR1
	TIM2->CR1 = 0x00;
 8000edc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	601a      	str	r2, [r3, #0]

	// set the prescaler to 999, slower than the default clock 1000 times
	TIM2->PSC = PRESCALER; // 1 millisecond or 1 millisecond per count
 8000ee4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000ee8:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000eec:	629a      	str	r2, [r3, #40]	; 0x28

	// set the auto reload according to the prescaler
	TIM2->ARR = 0x01; // 8 - 1 millisecond
 8000eee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->ARR = TIM2->ARR * delay * HAL_MULTIPLY_FACTOR; // delay in millisecond
 8000ef6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000efa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000efc:	88fa      	ldrh	r2, [r7, #6]
 8000efe:	fb03 f202 	mul.w	r2, r3, r2
 8000f02:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8000f06:	4613      	mov	r3, r2
 8000f08:	005b      	lsls	r3, r3, #1
 8000f0a:	4413      	add	r3, r2
 8000f0c:	005b      	lsls	r3, r3, #1
 8000f0e:	62cb      	str	r3, [r1, #44]	; 0x2c
	TIM2->CR1 |= TIM_CR1_ARPE; // enable auto reload buffering
 8000f10:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f1e:	6013      	str	r3, [r2, #0]

	// set to only counter overflow raises interrupt flag
	TIM2->CR1 |= TIM_CR1_URS;
 8000f20:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f2a:	f043 0304 	orr.w	r3, r3, #4
 8000f2e:	6013      	str	r3, [r2, #0]

	// set to one-pulse mode
	TIM2->CR1 |= TIM_CR1_OPM;
 8000f30:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f3a:	f043 0308 	orr.w	r3, r3, #8
 8000f3e:	6013      	str	r3, [r2, #0]

	// re-initialise the counter and generates an update of the registers
	TIM2->EGR |= TIM_EGR_UG;
 8000f40:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f44:	695b      	ldr	r3, [r3, #20]
 8000f46:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f4a:	f043 0301 	orr.w	r3, r3, #1
 8000f4e:	6153      	str	r3, [r2, #20]

	// enable the update interrupt
	TIM2->DIER |= TIM_DIER_UIE;
 8000f50:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f54:	68db      	ldr	r3, [r3, #12]
 8000f56:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f5a:	f043 0301 	orr.w	r3, r3, #1
 8000f5e:	60d3      	str	r3, [r2, #12]

	// clear the interrupt
	TIM2->SR &= ~TIM_SR_UIF;
 8000f60:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f64:	691b      	ldr	r3, [r3, #16]
 8000f66:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f6a:	f023 0301 	bic.w	r3, r3, #1
 8000f6e:	6113      	str	r3, [r2, #16]

	oneshot_callback_function = callback_function;
 8000f70:	4a09      	ldr	r2, [pc, #36]	; (8000f98 <trigger_oneshot+0xc8>)
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	6013      	str	r3, [r2, #0]

	enable_interrupt(TIM2_IRQn, 0);
 8000f76:	2100      	movs	r1, #0
 8000f78:	201c      	movs	r0, #28
 8000f7a:	f7ff ff73 	bl	8000e64 <enable_interrupt>

	// enable counter
	TIM2->CR1 |= TIM_CR1_CEN;
 8000f7e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f88:	f043 0301 	orr.w	r3, r3, #1
 8000f8c:	6013      	str	r3, [r2, #0]

}
 8000f8e:	bf00      	nop
 8000f90:	3708      	adds	r7, #8
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	200004dc 	.word	0x200004dc

08000f9c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000f9c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000fd4 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000fa0:	f7ff ff06 	bl	8000db0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fa4:	480c      	ldr	r0, [pc, #48]	; (8000fd8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000fa6:	490d      	ldr	r1, [pc, #52]	; (8000fdc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000fa8:	4a0d      	ldr	r2, [pc, #52]	; (8000fe0 <LoopForever+0xe>)
  movs r3, #0
 8000faa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fac:	e002      	b.n	8000fb4 <LoopCopyDataInit>

08000fae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fb2:	3304      	adds	r3, #4

08000fb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fb8:	d3f9      	bcc.n	8000fae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fba:	4a0a      	ldr	r2, [pc, #40]	; (8000fe4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000fbc:	4c0a      	ldr	r4, [pc, #40]	; (8000fe8 <LoopForever+0x16>)
  movs r3, #0
 8000fbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fc0:	e001      	b.n	8000fc6 <LoopFillZerobss>

08000fc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fc4:	3204      	adds	r2, #4

08000fc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fc8:	d3fb      	bcc.n	8000fc2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000fca:	f003 fe75 	bl	8004cb8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000fce:	f7ff fb6f 	bl	80006b0 <main>

08000fd2 <LoopForever>:

LoopForever:
    b LoopForever
 8000fd2:	e7fe      	b.n	8000fd2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000fd4:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8000fd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fdc:	20000114 	.word	0x20000114
  ldr r2, =_sidata
 8000fe0:	08006424 	.word	0x08006424
  ldr r2, =_sbss
 8000fe4:	20000114 	.word	0x20000114
  ldr r4, =_ebss
 8000fe8:	20000698 	.word	0x20000698

08000fec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000fec:	e7fe      	b.n	8000fec <ADC1_2_IRQHandler>
	...

08000ff0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ff4:	4b08      	ldr	r3, [pc, #32]	; (8001018 <HAL_Init+0x28>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a07      	ldr	r2, [pc, #28]	; (8001018 <HAL_Init+0x28>)
 8000ffa:	f043 0310 	orr.w	r3, r3, #16
 8000ffe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001000:	2003      	movs	r0, #3
 8001002:	f000 f931 	bl	8001268 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001006:	2000      	movs	r0, #0
 8001008:	f000 f808 	bl	800101c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800100c:	f7ff fcd6 	bl	80009bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001010:	2300      	movs	r3, #0
}
 8001012:	4618      	mov	r0, r3
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	40022000 	.word	0x40022000

0800101c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001024:	4b12      	ldr	r3, [pc, #72]	; (8001070 <HAL_InitTick+0x54>)
 8001026:	681a      	ldr	r2, [r3, #0]
 8001028:	4b12      	ldr	r3, [pc, #72]	; (8001074 <HAL_InitTick+0x58>)
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	4619      	mov	r1, r3
 800102e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001032:	fbb3 f3f1 	udiv	r3, r3, r1
 8001036:	fbb2 f3f3 	udiv	r3, r2, r3
 800103a:	4618      	mov	r0, r3
 800103c:	f000 f93b 	bl	80012b6 <HAL_SYSTICK_Config>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001046:	2301      	movs	r3, #1
 8001048:	e00e      	b.n	8001068 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	2b0f      	cmp	r3, #15
 800104e:	d80a      	bhi.n	8001066 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001050:	2200      	movs	r2, #0
 8001052:	6879      	ldr	r1, [r7, #4]
 8001054:	f04f 30ff 	mov.w	r0, #4294967295
 8001058:	f000 f911 	bl	800127e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800105c:	4a06      	ldr	r2, [pc, #24]	; (8001078 <HAL_InitTick+0x5c>)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001062:	2300      	movs	r3, #0
 8001064:	e000      	b.n	8001068 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001066:	2301      	movs	r3, #1
}
 8001068:	4618      	mov	r0, r3
 800106a:	3708      	adds	r7, #8
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	20000040 	.word	0x20000040
 8001074:	20000048 	.word	0x20000048
 8001078:	20000044 	.word	0x20000044

0800107c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001080:	4b06      	ldr	r3, [pc, #24]	; (800109c <HAL_IncTick+0x20>)
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	461a      	mov	r2, r3
 8001086:	4b06      	ldr	r3, [pc, #24]	; (80010a0 <HAL_IncTick+0x24>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	4413      	add	r3, r2
 800108c:	4a04      	ldr	r2, [pc, #16]	; (80010a0 <HAL_IncTick+0x24>)
 800108e:	6013      	str	r3, [r2, #0]
}
 8001090:	bf00      	nop
 8001092:	46bd      	mov	sp, r7
 8001094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001098:	4770      	bx	lr
 800109a:	bf00      	nop
 800109c:	20000048 	.word	0x20000048
 80010a0:	200004e0 	.word	0x200004e0

080010a4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  return uwTick;  
 80010a8:	4b03      	ldr	r3, [pc, #12]	; (80010b8 <HAL_GetTick+0x14>)
 80010aa:	681b      	ldr	r3, [r3, #0]
}
 80010ac:	4618      	mov	r0, r3
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop
 80010b8:	200004e0 	.word	0x200004e0

080010bc <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b084      	sub	sp, #16
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010c4:	f7ff ffee 	bl	80010a4 <HAL_GetTick>
 80010c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010d4:	d005      	beq.n	80010e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010d6:	4b0a      	ldr	r3, [pc, #40]	; (8001100 <HAL_Delay+0x44>)
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	461a      	mov	r2, r3
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	4413      	add	r3, r2
 80010e0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80010e2:	bf00      	nop
 80010e4:	f7ff ffde 	bl	80010a4 <HAL_GetTick>
 80010e8:	4602      	mov	r2, r0
 80010ea:	68bb      	ldr	r3, [r7, #8]
 80010ec:	1ad3      	subs	r3, r2, r3
 80010ee:	68fa      	ldr	r2, [r7, #12]
 80010f0:	429a      	cmp	r2, r3
 80010f2:	d8f7      	bhi.n	80010e4 <HAL_Delay+0x28>
  {
  }
}
 80010f4:	bf00      	nop
 80010f6:	bf00      	nop
 80010f8:	3710      	adds	r7, #16
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	20000048 	.word	0x20000048

08001104 <__NVIC_SetPriorityGrouping>:
{
 8001104:	b480      	push	{r7}
 8001106:	b085      	sub	sp, #20
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	f003 0307 	and.w	r3, r3, #7
 8001112:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001114:	4b0c      	ldr	r3, [pc, #48]	; (8001148 <__NVIC_SetPriorityGrouping+0x44>)
 8001116:	68db      	ldr	r3, [r3, #12]
 8001118:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800111a:	68ba      	ldr	r2, [r7, #8]
 800111c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001120:	4013      	ands	r3, r2
 8001122:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800112c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001130:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001134:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001136:	4a04      	ldr	r2, [pc, #16]	; (8001148 <__NVIC_SetPriorityGrouping+0x44>)
 8001138:	68bb      	ldr	r3, [r7, #8]
 800113a:	60d3      	str	r3, [r2, #12]
}
 800113c:	bf00      	nop
 800113e:	3714      	adds	r7, #20
 8001140:	46bd      	mov	sp, r7
 8001142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001146:	4770      	bx	lr
 8001148:	e000ed00 	.word	0xe000ed00

0800114c <__NVIC_GetPriorityGrouping>:
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001150:	4b04      	ldr	r3, [pc, #16]	; (8001164 <__NVIC_GetPriorityGrouping+0x18>)
 8001152:	68db      	ldr	r3, [r3, #12]
 8001154:	0a1b      	lsrs	r3, r3, #8
 8001156:	f003 0307 	and.w	r3, r3, #7
}
 800115a:	4618      	mov	r0, r3
 800115c:	46bd      	mov	sp, r7
 800115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001162:	4770      	bx	lr
 8001164:	e000ed00 	.word	0xe000ed00

08001168 <__NVIC_SetPriority>:
{
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	4603      	mov	r3, r0
 8001170:	6039      	str	r1, [r7, #0]
 8001172:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001174:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001178:	2b00      	cmp	r3, #0
 800117a:	db0a      	blt.n	8001192 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	b2da      	uxtb	r2, r3
 8001180:	490c      	ldr	r1, [pc, #48]	; (80011b4 <__NVIC_SetPriority+0x4c>)
 8001182:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001186:	0112      	lsls	r2, r2, #4
 8001188:	b2d2      	uxtb	r2, r2
 800118a:	440b      	add	r3, r1
 800118c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001190:	e00a      	b.n	80011a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	b2da      	uxtb	r2, r3
 8001196:	4908      	ldr	r1, [pc, #32]	; (80011b8 <__NVIC_SetPriority+0x50>)
 8001198:	79fb      	ldrb	r3, [r7, #7]
 800119a:	f003 030f 	and.w	r3, r3, #15
 800119e:	3b04      	subs	r3, #4
 80011a0:	0112      	lsls	r2, r2, #4
 80011a2:	b2d2      	uxtb	r2, r2
 80011a4:	440b      	add	r3, r1
 80011a6:	761a      	strb	r2, [r3, #24]
}
 80011a8:	bf00      	nop
 80011aa:	370c      	adds	r7, #12
 80011ac:	46bd      	mov	sp, r7
 80011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b2:	4770      	bx	lr
 80011b4:	e000e100 	.word	0xe000e100
 80011b8:	e000ed00 	.word	0xe000ed00

080011bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011bc:	b480      	push	{r7}
 80011be:	b089      	sub	sp, #36	; 0x24
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	60f8      	str	r0, [r7, #12]
 80011c4:	60b9      	str	r1, [r7, #8]
 80011c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	f003 0307 	and.w	r3, r3, #7
 80011ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011d0:	69fb      	ldr	r3, [r7, #28]
 80011d2:	f1c3 0307 	rsb	r3, r3, #7
 80011d6:	2b04      	cmp	r3, #4
 80011d8:	bf28      	it	cs
 80011da:	2304      	movcs	r3, #4
 80011dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	3304      	adds	r3, #4
 80011e2:	2b06      	cmp	r3, #6
 80011e4:	d902      	bls.n	80011ec <NVIC_EncodePriority+0x30>
 80011e6:	69fb      	ldr	r3, [r7, #28]
 80011e8:	3b03      	subs	r3, #3
 80011ea:	e000      	b.n	80011ee <NVIC_EncodePriority+0x32>
 80011ec:	2300      	movs	r3, #0
 80011ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011f0:	f04f 32ff 	mov.w	r2, #4294967295
 80011f4:	69bb      	ldr	r3, [r7, #24]
 80011f6:	fa02 f303 	lsl.w	r3, r2, r3
 80011fa:	43da      	mvns	r2, r3
 80011fc:	68bb      	ldr	r3, [r7, #8]
 80011fe:	401a      	ands	r2, r3
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001204:	f04f 31ff 	mov.w	r1, #4294967295
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	fa01 f303 	lsl.w	r3, r1, r3
 800120e:	43d9      	mvns	r1, r3
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001214:	4313      	orrs	r3, r2
         );
}
 8001216:	4618      	mov	r0, r3
 8001218:	3724      	adds	r7, #36	; 0x24
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr
	...

08001224 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	3b01      	subs	r3, #1
 8001230:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001234:	d301      	bcc.n	800123a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001236:	2301      	movs	r3, #1
 8001238:	e00f      	b.n	800125a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800123a:	4a0a      	ldr	r2, [pc, #40]	; (8001264 <SysTick_Config+0x40>)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	3b01      	subs	r3, #1
 8001240:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001242:	210f      	movs	r1, #15
 8001244:	f04f 30ff 	mov.w	r0, #4294967295
 8001248:	f7ff ff8e 	bl	8001168 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800124c:	4b05      	ldr	r3, [pc, #20]	; (8001264 <SysTick_Config+0x40>)
 800124e:	2200      	movs	r2, #0
 8001250:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001252:	4b04      	ldr	r3, [pc, #16]	; (8001264 <SysTick_Config+0x40>)
 8001254:	2207      	movs	r2, #7
 8001256:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001258:	2300      	movs	r3, #0
}
 800125a:	4618      	mov	r0, r3
 800125c:	3708      	adds	r7, #8
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	e000e010 	.word	0xe000e010

08001268 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001270:	6878      	ldr	r0, [r7, #4]
 8001272:	f7ff ff47 	bl	8001104 <__NVIC_SetPriorityGrouping>
}
 8001276:	bf00      	nop
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}

0800127e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800127e:	b580      	push	{r7, lr}
 8001280:	b086      	sub	sp, #24
 8001282:	af00      	add	r7, sp, #0
 8001284:	4603      	mov	r3, r0
 8001286:	60b9      	str	r1, [r7, #8]
 8001288:	607a      	str	r2, [r7, #4]
 800128a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800128c:	2300      	movs	r3, #0
 800128e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001290:	f7ff ff5c 	bl	800114c <__NVIC_GetPriorityGrouping>
 8001294:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001296:	687a      	ldr	r2, [r7, #4]
 8001298:	68b9      	ldr	r1, [r7, #8]
 800129a:	6978      	ldr	r0, [r7, #20]
 800129c:	f7ff ff8e 	bl	80011bc <NVIC_EncodePriority>
 80012a0:	4602      	mov	r2, r0
 80012a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012a6:	4611      	mov	r1, r2
 80012a8:	4618      	mov	r0, r3
 80012aa:	f7ff ff5d 	bl	8001168 <__NVIC_SetPriority>
}
 80012ae:	bf00      	nop
 80012b0:	3718      	adds	r7, #24
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}

080012b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012b6:	b580      	push	{r7, lr}
 80012b8:	b082      	sub	sp, #8
 80012ba:	af00      	add	r7, sp, #0
 80012bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012be:	6878      	ldr	r0, [r7, #4]
 80012c0:	f7ff ffb0 	bl	8001224 <SysTick_Config>
 80012c4:	4603      	mov	r3, r0
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	3708      	adds	r7, #8
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
	...

080012d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b087      	sub	sp, #28
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
 80012d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80012da:	2300      	movs	r3, #0
 80012dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012de:	e154      	b.n	800158a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	2101      	movs	r1, #1
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	fa01 f303 	lsl.w	r3, r1, r3
 80012ec:	4013      	ands	r3, r2
 80012ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	f000 8146 	beq.w	8001584 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	f003 0303 	and.w	r3, r3, #3
 8001300:	2b01      	cmp	r3, #1
 8001302:	d005      	beq.n	8001310 <HAL_GPIO_Init+0x40>
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	f003 0303 	and.w	r3, r3, #3
 800130c:	2b02      	cmp	r3, #2
 800130e:	d130      	bne.n	8001372 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	689b      	ldr	r3, [r3, #8]
 8001314:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001316:	697b      	ldr	r3, [r7, #20]
 8001318:	005b      	lsls	r3, r3, #1
 800131a:	2203      	movs	r2, #3
 800131c:	fa02 f303 	lsl.w	r3, r2, r3
 8001320:	43db      	mvns	r3, r3
 8001322:	693a      	ldr	r2, [r7, #16]
 8001324:	4013      	ands	r3, r2
 8001326:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	68da      	ldr	r2, [r3, #12]
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	005b      	lsls	r3, r3, #1
 8001330:	fa02 f303 	lsl.w	r3, r2, r3
 8001334:	693a      	ldr	r2, [r7, #16]
 8001336:	4313      	orrs	r3, r2
 8001338:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	693a      	ldr	r2, [r7, #16]
 800133e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001346:	2201      	movs	r2, #1
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	fa02 f303 	lsl.w	r3, r2, r3
 800134e:	43db      	mvns	r3, r3
 8001350:	693a      	ldr	r2, [r7, #16]
 8001352:	4013      	ands	r3, r2
 8001354:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	091b      	lsrs	r3, r3, #4
 800135c:	f003 0201 	and.w	r2, r3, #1
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	fa02 f303 	lsl.w	r3, r2, r3
 8001366:	693a      	ldr	r2, [r7, #16]
 8001368:	4313      	orrs	r3, r2
 800136a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	693a      	ldr	r2, [r7, #16]
 8001370:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	f003 0303 	and.w	r3, r3, #3
 800137a:	2b03      	cmp	r3, #3
 800137c:	d017      	beq.n	80013ae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	68db      	ldr	r3, [r3, #12]
 8001382:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	005b      	lsls	r3, r3, #1
 8001388:	2203      	movs	r2, #3
 800138a:	fa02 f303 	lsl.w	r3, r2, r3
 800138e:	43db      	mvns	r3, r3
 8001390:	693a      	ldr	r2, [r7, #16]
 8001392:	4013      	ands	r3, r2
 8001394:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	689a      	ldr	r2, [r3, #8]
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	005b      	lsls	r3, r3, #1
 800139e:	fa02 f303 	lsl.w	r3, r2, r3
 80013a2:	693a      	ldr	r2, [r7, #16]
 80013a4:	4313      	orrs	r3, r2
 80013a6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	693a      	ldr	r2, [r7, #16]
 80013ac:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	f003 0303 	and.w	r3, r3, #3
 80013b6:	2b02      	cmp	r3, #2
 80013b8:	d123      	bne.n	8001402 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	08da      	lsrs	r2, r3, #3
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	3208      	adds	r2, #8
 80013c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80013c8:	697b      	ldr	r3, [r7, #20]
 80013ca:	f003 0307 	and.w	r3, r3, #7
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	220f      	movs	r2, #15
 80013d2:	fa02 f303 	lsl.w	r3, r2, r3
 80013d6:	43db      	mvns	r3, r3
 80013d8:	693a      	ldr	r2, [r7, #16]
 80013da:	4013      	ands	r3, r2
 80013dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	691a      	ldr	r2, [r3, #16]
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	f003 0307 	and.w	r3, r3, #7
 80013e8:	009b      	lsls	r3, r3, #2
 80013ea:	fa02 f303 	lsl.w	r3, r2, r3
 80013ee:	693a      	ldr	r2, [r7, #16]
 80013f0:	4313      	orrs	r3, r2
 80013f2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	08da      	lsrs	r2, r3, #3
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	3208      	adds	r2, #8
 80013fc:	6939      	ldr	r1, [r7, #16]
 80013fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	005b      	lsls	r3, r3, #1
 800140c:	2203      	movs	r2, #3
 800140e:	fa02 f303 	lsl.w	r3, r2, r3
 8001412:	43db      	mvns	r3, r3
 8001414:	693a      	ldr	r2, [r7, #16]
 8001416:	4013      	ands	r3, r2
 8001418:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	f003 0203 	and.w	r2, r3, #3
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	005b      	lsls	r3, r3, #1
 8001426:	fa02 f303 	lsl.w	r3, r2, r3
 800142a:	693a      	ldr	r2, [r7, #16]
 800142c:	4313      	orrs	r3, r2
 800142e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	693a      	ldr	r2, [r7, #16]
 8001434:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800143e:	2b00      	cmp	r3, #0
 8001440:	f000 80a0 	beq.w	8001584 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001444:	4b58      	ldr	r3, [pc, #352]	; (80015a8 <HAL_GPIO_Init+0x2d8>)
 8001446:	699b      	ldr	r3, [r3, #24]
 8001448:	4a57      	ldr	r2, [pc, #348]	; (80015a8 <HAL_GPIO_Init+0x2d8>)
 800144a:	f043 0301 	orr.w	r3, r3, #1
 800144e:	6193      	str	r3, [r2, #24]
 8001450:	4b55      	ldr	r3, [pc, #340]	; (80015a8 <HAL_GPIO_Init+0x2d8>)
 8001452:	699b      	ldr	r3, [r3, #24]
 8001454:	f003 0301 	and.w	r3, r3, #1
 8001458:	60bb      	str	r3, [r7, #8]
 800145a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800145c:	4a53      	ldr	r2, [pc, #332]	; (80015ac <HAL_GPIO_Init+0x2dc>)
 800145e:	697b      	ldr	r3, [r7, #20]
 8001460:	089b      	lsrs	r3, r3, #2
 8001462:	3302      	adds	r3, #2
 8001464:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001468:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800146a:	697b      	ldr	r3, [r7, #20]
 800146c:	f003 0303 	and.w	r3, r3, #3
 8001470:	009b      	lsls	r3, r3, #2
 8001472:	220f      	movs	r2, #15
 8001474:	fa02 f303 	lsl.w	r3, r2, r3
 8001478:	43db      	mvns	r3, r3
 800147a:	693a      	ldr	r2, [r7, #16]
 800147c:	4013      	ands	r3, r2
 800147e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001486:	d019      	beq.n	80014bc <HAL_GPIO_Init+0x1ec>
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	4a49      	ldr	r2, [pc, #292]	; (80015b0 <HAL_GPIO_Init+0x2e0>)
 800148c:	4293      	cmp	r3, r2
 800148e:	d013      	beq.n	80014b8 <HAL_GPIO_Init+0x1e8>
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	4a48      	ldr	r2, [pc, #288]	; (80015b4 <HAL_GPIO_Init+0x2e4>)
 8001494:	4293      	cmp	r3, r2
 8001496:	d00d      	beq.n	80014b4 <HAL_GPIO_Init+0x1e4>
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	4a47      	ldr	r2, [pc, #284]	; (80015b8 <HAL_GPIO_Init+0x2e8>)
 800149c:	4293      	cmp	r3, r2
 800149e:	d007      	beq.n	80014b0 <HAL_GPIO_Init+0x1e0>
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	4a46      	ldr	r2, [pc, #280]	; (80015bc <HAL_GPIO_Init+0x2ec>)
 80014a4:	4293      	cmp	r3, r2
 80014a6:	d101      	bne.n	80014ac <HAL_GPIO_Init+0x1dc>
 80014a8:	2304      	movs	r3, #4
 80014aa:	e008      	b.n	80014be <HAL_GPIO_Init+0x1ee>
 80014ac:	2305      	movs	r3, #5
 80014ae:	e006      	b.n	80014be <HAL_GPIO_Init+0x1ee>
 80014b0:	2303      	movs	r3, #3
 80014b2:	e004      	b.n	80014be <HAL_GPIO_Init+0x1ee>
 80014b4:	2302      	movs	r3, #2
 80014b6:	e002      	b.n	80014be <HAL_GPIO_Init+0x1ee>
 80014b8:	2301      	movs	r3, #1
 80014ba:	e000      	b.n	80014be <HAL_GPIO_Init+0x1ee>
 80014bc:	2300      	movs	r3, #0
 80014be:	697a      	ldr	r2, [r7, #20]
 80014c0:	f002 0203 	and.w	r2, r2, #3
 80014c4:	0092      	lsls	r2, r2, #2
 80014c6:	4093      	lsls	r3, r2
 80014c8:	693a      	ldr	r2, [r7, #16]
 80014ca:	4313      	orrs	r3, r2
 80014cc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80014ce:	4937      	ldr	r1, [pc, #220]	; (80015ac <HAL_GPIO_Init+0x2dc>)
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	089b      	lsrs	r3, r3, #2
 80014d4:	3302      	adds	r3, #2
 80014d6:	693a      	ldr	r2, [r7, #16]
 80014d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014dc:	4b38      	ldr	r3, [pc, #224]	; (80015c0 <HAL_GPIO_Init+0x2f0>)
 80014de:	689b      	ldr	r3, [r3, #8]
 80014e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	43db      	mvns	r3, r3
 80014e6:	693a      	ldr	r2, [r7, #16]
 80014e8:	4013      	ands	r3, r2
 80014ea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d003      	beq.n	8001500 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80014f8:	693a      	ldr	r2, [r7, #16]
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	4313      	orrs	r3, r2
 80014fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001500:	4a2f      	ldr	r2, [pc, #188]	; (80015c0 <HAL_GPIO_Init+0x2f0>)
 8001502:	693b      	ldr	r3, [r7, #16]
 8001504:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001506:	4b2e      	ldr	r3, [pc, #184]	; (80015c0 <HAL_GPIO_Init+0x2f0>)
 8001508:	68db      	ldr	r3, [r3, #12]
 800150a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	43db      	mvns	r3, r3
 8001510:	693a      	ldr	r2, [r7, #16]
 8001512:	4013      	ands	r3, r2
 8001514:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800151e:	2b00      	cmp	r3, #0
 8001520:	d003      	beq.n	800152a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001522:	693a      	ldr	r2, [r7, #16]
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	4313      	orrs	r3, r2
 8001528:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800152a:	4a25      	ldr	r2, [pc, #148]	; (80015c0 <HAL_GPIO_Init+0x2f0>)
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001530:	4b23      	ldr	r3, [pc, #140]	; (80015c0 <HAL_GPIO_Init+0x2f0>)
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	43db      	mvns	r3, r3
 800153a:	693a      	ldr	r2, [r7, #16]
 800153c:	4013      	ands	r3, r2
 800153e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001548:	2b00      	cmp	r3, #0
 800154a:	d003      	beq.n	8001554 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800154c:	693a      	ldr	r2, [r7, #16]
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	4313      	orrs	r3, r2
 8001552:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001554:	4a1a      	ldr	r2, [pc, #104]	; (80015c0 <HAL_GPIO_Init+0x2f0>)
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800155a:	4b19      	ldr	r3, [pc, #100]	; (80015c0 <HAL_GPIO_Init+0x2f0>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	43db      	mvns	r3, r3
 8001564:	693a      	ldr	r2, [r7, #16]
 8001566:	4013      	ands	r3, r2
 8001568:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001572:	2b00      	cmp	r3, #0
 8001574:	d003      	beq.n	800157e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001576:	693a      	ldr	r2, [r7, #16]
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	4313      	orrs	r3, r2
 800157c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800157e:	4a10      	ldr	r2, [pc, #64]	; (80015c0 <HAL_GPIO_Init+0x2f0>)
 8001580:	693b      	ldr	r3, [r7, #16]
 8001582:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	3301      	adds	r3, #1
 8001588:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	fa22 f303 	lsr.w	r3, r2, r3
 8001594:	2b00      	cmp	r3, #0
 8001596:	f47f aea3 	bne.w	80012e0 <HAL_GPIO_Init+0x10>
  }
}
 800159a:	bf00      	nop
 800159c:	bf00      	nop
 800159e:	371c      	adds	r7, #28
 80015a0:	46bd      	mov	sp, r7
 80015a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a6:	4770      	bx	lr
 80015a8:	40021000 	.word	0x40021000
 80015ac:	40010000 	.word	0x40010000
 80015b0:	48000400 	.word	0x48000400
 80015b4:	48000800 	.word	0x48000800
 80015b8:	48000c00 	.word	0x48000c00
 80015bc:	48001000 	.word	0x48001000
 80015c0:	40010400 	.word	0x40010400

080015c4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b087      	sub	sp, #28
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
 80015cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80015ce:	2300      	movs	r3, #0
 80015d0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80015d2:	e0b8      	b.n	8001746 <HAL_GPIO_DeInit+0x182>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80015d4:	2201      	movs	r2, #1
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	fa02 f303 	lsl.w	r3, r2, r3
 80015dc:	683a      	ldr	r2, [r7, #0]
 80015de:	4013      	ands	r3, r2
 80015e0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	f000 80ab 	beq.w	8001740 <HAL_GPIO_DeInit+0x17c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80015ea:	4a5e      	ldr	r2, [pc, #376]	; (8001764 <HAL_GPIO_DeInit+0x1a0>)
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	089b      	lsrs	r3, r3, #2
 80015f0:	3302      	adds	r3, #2
 80015f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015f6:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80015f8:	697b      	ldr	r3, [r7, #20]
 80015fa:	f003 0303 	and.w	r3, r3, #3
 80015fe:	009b      	lsls	r3, r3, #2
 8001600:	220f      	movs	r2, #15
 8001602:	fa02 f303 	lsl.w	r3, r2, r3
 8001606:	68fa      	ldr	r2, [r7, #12]
 8001608:	4013      	ands	r3, r2
 800160a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001612:	d019      	beq.n	8001648 <HAL_GPIO_DeInit+0x84>
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	4a54      	ldr	r2, [pc, #336]	; (8001768 <HAL_GPIO_DeInit+0x1a4>)
 8001618:	4293      	cmp	r3, r2
 800161a:	d013      	beq.n	8001644 <HAL_GPIO_DeInit+0x80>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	4a53      	ldr	r2, [pc, #332]	; (800176c <HAL_GPIO_DeInit+0x1a8>)
 8001620:	4293      	cmp	r3, r2
 8001622:	d00d      	beq.n	8001640 <HAL_GPIO_DeInit+0x7c>
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	4a52      	ldr	r2, [pc, #328]	; (8001770 <HAL_GPIO_DeInit+0x1ac>)
 8001628:	4293      	cmp	r3, r2
 800162a:	d007      	beq.n	800163c <HAL_GPIO_DeInit+0x78>
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	4a51      	ldr	r2, [pc, #324]	; (8001774 <HAL_GPIO_DeInit+0x1b0>)
 8001630:	4293      	cmp	r3, r2
 8001632:	d101      	bne.n	8001638 <HAL_GPIO_DeInit+0x74>
 8001634:	2304      	movs	r3, #4
 8001636:	e008      	b.n	800164a <HAL_GPIO_DeInit+0x86>
 8001638:	2305      	movs	r3, #5
 800163a:	e006      	b.n	800164a <HAL_GPIO_DeInit+0x86>
 800163c:	2303      	movs	r3, #3
 800163e:	e004      	b.n	800164a <HAL_GPIO_DeInit+0x86>
 8001640:	2302      	movs	r3, #2
 8001642:	e002      	b.n	800164a <HAL_GPIO_DeInit+0x86>
 8001644:	2301      	movs	r3, #1
 8001646:	e000      	b.n	800164a <HAL_GPIO_DeInit+0x86>
 8001648:	2300      	movs	r3, #0
 800164a:	697a      	ldr	r2, [r7, #20]
 800164c:	f002 0203 	and.w	r2, r2, #3
 8001650:	0092      	lsls	r2, r2, #2
 8001652:	4093      	lsls	r3, r2
 8001654:	68fa      	ldr	r2, [r7, #12]
 8001656:	429a      	cmp	r2, r3
 8001658:	d132      	bne.n	80016c0 <HAL_GPIO_DeInit+0xfc>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800165a:	4b47      	ldr	r3, [pc, #284]	; (8001778 <HAL_GPIO_DeInit+0x1b4>)
 800165c:	681a      	ldr	r2, [r3, #0]
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	43db      	mvns	r3, r3
 8001662:	4945      	ldr	r1, [pc, #276]	; (8001778 <HAL_GPIO_DeInit+0x1b4>)
 8001664:	4013      	ands	r3, r2
 8001666:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8001668:	4b43      	ldr	r3, [pc, #268]	; (8001778 <HAL_GPIO_DeInit+0x1b4>)
 800166a:	685a      	ldr	r2, [r3, #4]
 800166c:	693b      	ldr	r3, [r7, #16]
 800166e:	43db      	mvns	r3, r3
 8001670:	4941      	ldr	r1, [pc, #260]	; (8001778 <HAL_GPIO_DeInit+0x1b4>)
 8001672:	4013      	ands	r3, r2
 8001674:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8001676:	4b40      	ldr	r3, [pc, #256]	; (8001778 <HAL_GPIO_DeInit+0x1b4>)
 8001678:	68da      	ldr	r2, [r3, #12]
 800167a:	693b      	ldr	r3, [r7, #16]
 800167c:	43db      	mvns	r3, r3
 800167e:	493e      	ldr	r1, [pc, #248]	; (8001778 <HAL_GPIO_DeInit+0x1b4>)
 8001680:	4013      	ands	r3, r2
 8001682:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8001684:	4b3c      	ldr	r3, [pc, #240]	; (8001778 <HAL_GPIO_DeInit+0x1b4>)
 8001686:	689a      	ldr	r2, [r3, #8]
 8001688:	693b      	ldr	r3, [r7, #16]
 800168a:	43db      	mvns	r3, r3
 800168c:	493a      	ldr	r1, [pc, #232]	; (8001778 <HAL_GPIO_DeInit+0x1b4>)
 800168e:	4013      	ands	r3, r2
 8001690:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	f003 0303 	and.w	r3, r3, #3
 8001698:	009b      	lsls	r3, r3, #2
 800169a:	220f      	movs	r2, #15
 800169c:	fa02 f303 	lsl.w	r3, r2, r3
 80016a0:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80016a2:	4a30      	ldr	r2, [pc, #192]	; (8001764 <HAL_GPIO_DeInit+0x1a0>)
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	089b      	lsrs	r3, r3, #2
 80016a8:	3302      	adds	r3, #2
 80016aa:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	43da      	mvns	r2, r3
 80016b2:	482c      	ldr	r0, [pc, #176]	; (8001764 <HAL_GPIO_DeInit+0x1a0>)
 80016b4:	697b      	ldr	r3, [r7, #20]
 80016b6:	089b      	lsrs	r3, r3, #2
 80016b8:	400a      	ands	r2, r1
 80016ba:	3302      	adds	r3, #2
 80016bc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681a      	ldr	r2, [r3, #0]
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	005b      	lsls	r3, r3, #1
 80016c8:	2103      	movs	r1, #3
 80016ca:	fa01 f303 	lsl.w	r3, r1, r3
 80016ce:	43db      	mvns	r3, r3
 80016d0:	401a      	ands	r2, r3
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((uint32_t)(position & 0x07u) * 4u)) ;
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	08da      	lsrs	r2, r3, #3
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	3208      	adds	r2, #8
 80016de:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	f003 0307 	and.w	r3, r3, #7
 80016e8:	009b      	lsls	r3, r3, #2
 80016ea:	220f      	movs	r2, #15
 80016ec:	fa02 f303 	lsl.w	r3, r2, r3
 80016f0:	43db      	mvns	r3, r3
 80016f2:	697a      	ldr	r2, [r7, #20]
 80016f4:	08d2      	lsrs	r2, r2, #3
 80016f6:	4019      	ands	r1, r3
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	3208      	adds	r2, #8
 80016fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	68da      	ldr	r2, [r3, #12]
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	005b      	lsls	r3, r3, #1
 8001708:	2103      	movs	r1, #3
 800170a:	fa01 f303 	lsl.w	r3, r1, r3
 800170e:	43db      	mvns	r3, r3
 8001710:	401a      	ands	r2, r3
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	685a      	ldr	r2, [r3, #4]
 800171a:	2101      	movs	r1, #1
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	fa01 f303 	lsl.w	r3, r1, r3
 8001722:	43db      	mvns	r3, r3
 8001724:	401a      	ands	r2, r3
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	689a      	ldr	r2, [r3, #8]
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	005b      	lsls	r3, r3, #1
 8001732:	2103      	movs	r1, #3
 8001734:	fa01 f303 	lsl.w	r3, r1, r3
 8001738:	43db      	mvns	r3, r3
 800173a:	401a      	ands	r2, r3
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	609a      	str	r2, [r3, #8]
    }

    position++;
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	3301      	adds	r3, #1
 8001744:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8001746:	683a      	ldr	r2, [r7, #0]
 8001748:	697b      	ldr	r3, [r7, #20]
 800174a:	fa22 f303 	lsr.w	r3, r2, r3
 800174e:	2b00      	cmp	r3, #0
 8001750:	f47f af40 	bne.w	80015d4 <HAL_GPIO_DeInit+0x10>
  }
}
 8001754:	bf00      	nop
 8001756:	bf00      	nop
 8001758:	371c      	adds	r7, #28
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr
 8001762:	bf00      	nop
 8001764:	40010000 	.word	0x40010000
 8001768:	48000400 	.word	0x48000400
 800176c:	48000800 	.word	0x48000800
 8001770:	48000c00 	.word	0x48000c00
 8001774:	48001000 	.word	0x48001000
 8001778:	40010400 	.word	0x40010400

0800177c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
 8001784:	460b      	mov	r3, r1
 8001786:	807b      	strh	r3, [r7, #2]
 8001788:	4613      	mov	r3, r2
 800178a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800178c:	787b      	ldrb	r3, [r7, #1]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d003      	beq.n	800179a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001792:	887a      	ldrh	r2, [r7, #2]
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001798:	e002      	b.n	80017a0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800179a:	887a      	ldrh	r2, [r7, #2]
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	629a      	str	r2, [r3, #40]	; 0x28
}
 80017a0:	bf00      	nop
 80017a2:	370c      	adds	r7, #12
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr

080017ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d101      	bne.n	80017be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80017ba:	2301      	movs	r3, #1
 80017bc:	e081      	b.n	80018c2 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d106      	bne.n	80017d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2200      	movs	r2, #0
 80017ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80017d2:	6878      	ldr	r0, [r7, #4]
 80017d4:	f7ff f916 	bl	8000a04 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2224      	movs	r2, #36	; 0x24
 80017dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	681a      	ldr	r2, [r3, #0]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f022 0201 	bic.w	r2, r2, #1
 80017ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	685a      	ldr	r2, [r3, #4]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80017fc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	689a      	ldr	r2, [r3, #8]
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800180c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	68db      	ldr	r3, [r3, #12]
 8001812:	2b01      	cmp	r3, #1
 8001814:	d107      	bne.n	8001826 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	689a      	ldr	r2, [r3, #8]
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001822:	609a      	str	r2, [r3, #8]
 8001824:	e006      	b.n	8001834 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	689a      	ldr	r2, [r3, #8]
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001832:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	68db      	ldr	r3, [r3, #12]
 8001838:	2b02      	cmp	r3, #2
 800183a:	d104      	bne.n	8001846 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001844:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	687a      	ldr	r2, [r7, #4]
 800184e:	6812      	ldr	r2, [r2, #0]
 8001850:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001854:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001858:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	68da      	ldr	r2, [r3, #12]
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001868:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	691a      	ldr	r2, [r3, #16]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	695b      	ldr	r3, [r3, #20]
 8001872:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	699b      	ldr	r3, [r3, #24]
 800187a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	430a      	orrs	r2, r1
 8001882:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	69d9      	ldr	r1, [r3, #28]
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	6a1a      	ldr	r2, [r3, #32]
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	430a      	orrs	r2, r1
 8001892:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f042 0201 	orr.w	r2, r2, #1
 80018a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2200      	movs	r2, #0
 80018a8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	2220      	movs	r2, #32
 80018ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2200      	movs	r2, #0
 80018b6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2200      	movs	r2, #0
 80018bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80018c0:	2300      	movs	r3, #0
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	3708      	adds	r7, #8
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}

080018ca <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80018ca:	b480      	push	{r7}
 80018cc:	b083      	sub	sp, #12
 80018ce:	af00      	add	r7, sp, #0
 80018d0:	6078      	str	r0, [r7, #4]
 80018d2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	2b20      	cmp	r3, #32
 80018de:	d138      	bne.n	8001952 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80018e6:	2b01      	cmp	r3, #1
 80018e8:	d101      	bne.n	80018ee <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80018ea:	2302      	movs	r3, #2
 80018ec:	e032      	b.n	8001954 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2201      	movs	r2, #1
 80018f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2224      	movs	r2, #36	; 0x24
 80018fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f022 0201 	bic.w	r2, r2, #1
 800190c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	681a      	ldr	r2, [r3, #0]
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800191c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	6819      	ldr	r1, [r3, #0]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	683a      	ldr	r2, [r7, #0]
 800192a:	430a      	orrs	r2, r1
 800192c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f042 0201 	orr.w	r2, r2, #1
 800193c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2220      	movs	r2, #32
 8001942:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	2200      	movs	r2, #0
 800194a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800194e:	2300      	movs	r3, #0
 8001950:	e000      	b.n	8001954 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001952:	2302      	movs	r3, #2
  }
}
 8001954:	4618      	mov	r0, r3
 8001956:	370c      	adds	r7, #12
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr

08001960 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001960:	b480      	push	{r7}
 8001962:	b085      	sub	sp, #20
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
 8001968:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001970:	b2db      	uxtb	r3, r3
 8001972:	2b20      	cmp	r3, #32
 8001974:	d139      	bne.n	80019ea <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800197c:	2b01      	cmp	r3, #1
 800197e:	d101      	bne.n	8001984 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001980:	2302      	movs	r3, #2
 8001982:	e033      	b.n	80019ec <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2201      	movs	r2, #1
 8001988:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2224      	movs	r2, #36	; 0x24
 8001990:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f022 0201 	bic.w	r2, r2, #1
 80019a2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80019b2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	021b      	lsls	r3, r3, #8
 80019b8:	68fa      	ldr	r2, [r7, #12]
 80019ba:	4313      	orrs	r3, r2
 80019bc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	68fa      	ldr	r2, [r7, #12]
 80019c4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f042 0201 	orr.w	r2, r2, #1
 80019d4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2220      	movs	r2, #32
 80019da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2200      	movs	r2, #0
 80019e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80019e6:	2300      	movs	r3, #0
 80019e8:	e000      	b.n	80019ec <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80019ea:	2302      	movs	r3, #2
  }
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	3714      	adds	r7, #20
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr

080019f8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80019f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019fa:	b08b      	sub	sp, #44	; 0x2c
 80019fc:	af06      	add	r7, sp, #24
 80019fe:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d101      	bne.n	8001a0a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
 8001a08:	e0c4      	b.n	8001b94 <HAL_PCD_Init+0x19c>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8001a10:	b2db      	uxtb	r3, r3
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d106      	bne.n	8001a24 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001a1e:	6878      	ldr	r0, [r7, #4]
 8001a20:	f7ff f892 	bl	8000b48 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2203      	movs	r2, #3
 8001a28:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4618      	mov	r0, r3
 8001a32:	f002 f8ef 	bl	8003c14 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a36:	2300      	movs	r3, #0
 8001a38:	73fb      	strb	r3, [r7, #15]
 8001a3a:	e040      	b.n	8001abe <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001a3c:	7bfb      	ldrb	r3, [r7, #15]
 8001a3e:	6879      	ldr	r1, [r7, #4]
 8001a40:	1c5a      	adds	r2, r3, #1
 8001a42:	4613      	mov	r3, r2
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	4413      	add	r3, r2
 8001a48:	00db      	lsls	r3, r3, #3
 8001a4a:	440b      	add	r3, r1
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	2201      	movs	r2, #1
 8001a50:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001a52:	7bfb      	ldrb	r3, [r7, #15]
 8001a54:	6879      	ldr	r1, [r7, #4]
 8001a56:	1c5a      	adds	r2, r3, #1
 8001a58:	4613      	mov	r3, r2
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	4413      	add	r3, r2
 8001a5e:	00db      	lsls	r3, r3, #3
 8001a60:	440b      	add	r3, r1
 8001a62:	7bfa      	ldrb	r2, [r7, #15]
 8001a64:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001a66:	7bfb      	ldrb	r3, [r7, #15]
 8001a68:	6879      	ldr	r1, [r7, #4]
 8001a6a:	1c5a      	adds	r2, r3, #1
 8001a6c:	4613      	mov	r3, r2
 8001a6e:	009b      	lsls	r3, r3, #2
 8001a70:	4413      	add	r3, r2
 8001a72:	00db      	lsls	r3, r3, #3
 8001a74:	440b      	add	r3, r1
 8001a76:	3303      	adds	r3, #3
 8001a78:	2200      	movs	r2, #0
 8001a7a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001a7c:	7bfa      	ldrb	r2, [r7, #15]
 8001a7e:	6879      	ldr	r1, [r7, #4]
 8001a80:	4613      	mov	r3, r2
 8001a82:	009b      	lsls	r3, r3, #2
 8001a84:	4413      	add	r3, r2
 8001a86:	00db      	lsls	r3, r3, #3
 8001a88:	440b      	add	r3, r1
 8001a8a:	3338      	adds	r3, #56	; 0x38
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001a90:	7bfa      	ldrb	r2, [r7, #15]
 8001a92:	6879      	ldr	r1, [r7, #4]
 8001a94:	4613      	mov	r3, r2
 8001a96:	009b      	lsls	r3, r3, #2
 8001a98:	4413      	add	r3, r2
 8001a9a:	00db      	lsls	r3, r3, #3
 8001a9c:	440b      	add	r3, r1
 8001a9e:	333c      	adds	r3, #60	; 0x3c
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001aa4:	7bfa      	ldrb	r2, [r7, #15]
 8001aa6:	6879      	ldr	r1, [r7, #4]
 8001aa8:	4613      	mov	r3, r2
 8001aaa:	009b      	lsls	r3, r3, #2
 8001aac:	4413      	add	r3, r2
 8001aae:	00db      	lsls	r3, r3, #3
 8001ab0:	440b      	add	r3, r1
 8001ab2:	3340      	adds	r3, #64	; 0x40
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ab8:	7bfb      	ldrb	r3, [r7, #15]
 8001aba:	3301      	adds	r3, #1
 8001abc:	73fb      	strb	r3, [r7, #15]
 8001abe:	7bfa      	ldrb	r2, [r7, #15]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d3b9      	bcc.n	8001a3c <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ac8:	2300      	movs	r3, #0
 8001aca:	73fb      	strb	r3, [r7, #15]
 8001acc:	e044      	b.n	8001b58 <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001ace:	7bfa      	ldrb	r2, [r7, #15]
 8001ad0:	6879      	ldr	r1, [r7, #4]
 8001ad2:	4613      	mov	r3, r2
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	4413      	add	r3, r2
 8001ad8:	00db      	lsls	r3, r3, #3
 8001ada:	440b      	add	r3, r1
 8001adc:	f203 1369 	addw	r3, r3, #361	; 0x169
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001ae4:	7bfa      	ldrb	r2, [r7, #15]
 8001ae6:	6879      	ldr	r1, [r7, #4]
 8001ae8:	4613      	mov	r3, r2
 8001aea:	009b      	lsls	r3, r3, #2
 8001aec:	4413      	add	r3, r2
 8001aee:	00db      	lsls	r3, r3, #3
 8001af0:	440b      	add	r3, r1
 8001af2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001af6:	7bfa      	ldrb	r2, [r7, #15]
 8001af8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001afa:	7bfa      	ldrb	r2, [r7, #15]
 8001afc:	6879      	ldr	r1, [r7, #4]
 8001afe:	4613      	mov	r3, r2
 8001b00:	009b      	lsls	r3, r3, #2
 8001b02:	4413      	add	r3, r2
 8001b04:	00db      	lsls	r3, r3, #3
 8001b06:	440b      	add	r3, r1
 8001b08:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001b10:	7bfa      	ldrb	r2, [r7, #15]
 8001b12:	6879      	ldr	r1, [r7, #4]
 8001b14:	4613      	mov	r3, r2
 8001b16:	009b      	lsls	r3, r3, #2
 8001b18:	4413      	add	r3, r2
 8001b1a:	00db      	lsls	r3, r3, #3
 8001b1c:	440b      	add	r3, r1
 8001b1e:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8001b22:	2200      	movs	r2, #0
 8001b24:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001b26:	7bfa      	ldrb	r2, [r7, #15]
 8001b28:	6879      	ldr	r1, [r7, #4]
 8001b2a:	4613      	mov	r3, r2
 8001b2c:	009b      	lsls	r3, r3, #2
 8001b2e:	4413      	add	r3, r2
 8001b30:	00db      	lsls	r3, r3, #3
 8001b32:	440b      	add	r3, r1
 8001b34:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8001b38:	2200      	movs	r2, #0
 8001b3a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001b3c:	7bfa      	ldrb	r2, [r7, #15]
 8001b3e:	6879      	ldr	r1, [r7, #4]
 8001b40:	4613      	mov	r3, r2
 8001b42:	009b      	lsls	r3, r3, #2
 8001b44:	4413      	add	r3, r2
 8001b46:	00db      	lsls	r3, r3, #3
 8001b48:	440b      	add	r3, r1
 8001b4a:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001b4e:	2200      	movs	r2, #0
 8001b50:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b52:	7bfb      	ldrb	r3, [r7, #15]
 8001b54:	3301      	adds	r3, #1
 8001b56:	73fb      	strb	r3, [r7, #15]
 8001b58:	7bfa      	ldrb	r2, [r7, #15]
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	429a      	cmp	r2, r3
 8001b60:	d3b5      	bcc.n	8001ace <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	603b      	str	r3, [r7, #0]
 8001b68:	687e      	ldr	r6, [r7, #4]
 8001b6a:	466d      	mov	r5, sp
 8001b6c:	f106 0410 	add.w	r4, r6, #16
 8001b70:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b72:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b74:	6823      	ldr	r3, [r4, #0]
 8001b76:	602b      	str	r3, [r5, #0]
 8001b78:	1d33      	adds	r3, r6, #4
 8001b7a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b7c:	6838      	ldr	r0, [r7, #0]
 8001b7e:	f002 f864 	bl	8003c4a <USB_DevInit>

  hpcd->USB_Address = 0U;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2200      	movs	r2, #0
 8001b86:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 8001b92:	2300      	movs	r3, #0
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	3714      	adds	r7, #20
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001b9c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ba8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001bac:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001bae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bb2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d102      	bne.n	8001bc2 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	f001 b823 	b.w	8002c08 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bc2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bc6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f003 0301 	and.w	r3, r3, #1
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	f000 817d 	beq.w	8001ed2 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001bd8:	4bbc      	ldr	r3, [pc, #752]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	f003 030c 	and.w	r3, r3, #12
 8001be0:	2b04      	cmp	r3, #4
 8001be2:	d00c      	beq.n	8001bfe <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001be4:	4bb9      	ldr	r3, [pc, #740]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	f003 030c 	and.w	r3, r3, #12
 8001bec:	2b08      	cmp	r3, #8
 8001bee:	d15c      	bne.n	8001caa <HAL_RCC_OscConfig+0x10e>
 8001bf0:	4bb6      	ldr	r3, [pc, #728]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bf8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bfc:	d155      	bne.n	8001caa <HAL_RCC_OscConfig+0x10e>
 8001bfe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c02:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c06:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8001c0a:	fa93 f3a3 	rbit	r3, r3
 8001c0e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001c12:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c16:	fab3 f383 	clz	r3, r3
 8001c1a:	b2db      	uxtb	r3, r3
 8001c1c:	095b      	lsrs	r3, r3, #5
 8001c1e:	b2db      	uxtb	r3, r3
 8001c20:	f043 0301 	orr.w	r3, r3, #1
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	2b01      	cmp	r3, #1
 8001c28:	d102      	bne.n	8001c30 <HAL_RCC_OscConfig+0x94>
 8001c2a:	4ba8      	ldr	r3, [pc, #672]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	e015      	b.n	8001c5c <HAL_RCC_OscConfig+0xc0>
 8001c30:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c34:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c38:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8001c3c:	fa93 f3a3 	rbit	r3, r3
 8001c40:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001c44:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c48:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001c4c:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001c50:	fa93 f3a3 	rbit	r3, r3
 8001c54:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8001c58:	4b9c      	ldr	r3, [pc, #624]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c5c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001c60:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8001c64:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001c68:	fa92 f2a2 	rbit	r2, r2
 8001c6c:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8001c70:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8001c74:	fab2 f282 	clz	r2, r2
 8001c78:	b2d2      	uxtb	r2, r2
 8001c7a:	f042 0220 	orr.w	r2, r2, #32
 8001c7e:	b2d2      	uxtb	r2, r2
 8001c80:	f002 021f 	and.w	r2, r2, #31
 8001c84:	2101      	movs	r1, #1
 8001c86:	fa01 f202 	lsl.w	r2, r1, r2
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	f000 811f 	beq.w	8001ed0 <HAL_RCC_OscConfig+0x334>
 8001c92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c96:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	f040 8116 	bne.w	8001ed0 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	f000 bfaf 	b.w	8002c08 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001caa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001cba:	d106      	bne.n	8001cca <HAL_RCC_OscConfig+0x12e>
 8001cbc:	4b83      	ldr	r3, [pc, #524]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a82      	ldr	r2, [pc, #520]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001cc2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cc6:	6013      	str	r3, [r2, #0]
 8001cc8:	e036      	b.n	8001d38 <HAL_RCC_OscConfig+0x19c>
 8001cca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d10c      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x158>
 8001cda:	4b7c      	ldr	r3, [pc, #496]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a7b      	ldr	r2, [pc, #492]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001ce0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ce4:	6013      	str	r3, [r2, #0]
 8001ce6:	4b79      	ldr	r3, [pc, #484]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a78      	ldr	r2, [pc, #480]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001cec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cf0:	6013      	str	r3, [r2, #0]
 8001cf2:	e021      	b.n	8001d38 <HAL_RCC_OscConfig+0x19c>
 8001cf4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cf8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d04:	d10c      	bne.n	8001d20 <HAL_RCC_OscConfig+0x184>
 8001d06:	4b71      	ldr	r3, [pc, #452]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a70      	ldr	r2, [pc, #448]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001d0c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d10:	6013      	str	r3, [r2, #0]
 8001d12:	4b6e      	ldr	r3, [pc, #440]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4a6d      	ldr	r2, [pc, #436]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001d18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d1c:	6013      	str	r3, [r2, #0]
 8001d1e:	e00b      	b.n	8001d38 <HAL_RCC_OscConfig+0x19c>
 8001d20:	4b6a      	ldr	r3, [pc, #424]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a69      	ldr	r2, [pc, #420]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001d26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d2a:	6013      	str	r3, [r2, #0]
 8001d2c:	4b67      	ldr	r3, [pc, #412]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a66      	ldr	r2, [pc, #408]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001d32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d36:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001d38:	4b64      	ldr	r3, [pc, #400]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001d3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d3c:	f023 020f 	bic.w	r2, r3, #15
 8001d40:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d44:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	689b      	ldr	r3, [r3, #8]
 8001d4c:	495f      	ldr	r1, [pc, #380]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d56:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d059      	beq.n	8001e16 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d62:	f7ff f99f 	bl	80010a4 <HAL_GetTick>
 8001d66:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d6a:	e00a      	b.n	8001d82 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d6c:	f7ff f99a 	bl	80010a4 <HAL_GetTick>
 8001d70:	4602      	mov	r2, r0
 8001d72:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001d76:	1ad3      	subs	r3, r2, r3
 8001d78:	2b64      	cmp	r3, #100	; 0x64
 8001d7a:	d902      	bls.n	8001d82 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	f000 bf43 	b.w	8002c08 <HAL_RCC_OscConfig+0x106c>
 8001d82:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d86:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d8a:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001d8e:	fa93 f3a3 	rbit	r3, r3
 8001d92:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8001d96:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d9a:	fab3 f383 	clz	r3, r3
 8001d9e:	b2db      	uxtb	r3, r3
 8001da0:	095b      	lsrs	r3, r3, #5
 8001da2:	b2db      	uxtb	r3, r3
 8001da4:	f043 0301 	orr.w	r3, r3, #1
 8001da8:	b2db      	uxtb	r3, r3
 8001daa:	2b01      	cmp	r3, #1
 8001dac:	d102      	bne.n	8001db4 <HAL_RCC_OscConfig+0x218>
 8001dae:	4b47      	ldr	r3, [pc, #284]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	e015      	b.n	8001de0 <HAL_RCC_OscConfig+0x244>
 8001db4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001db8:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dbc:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8001dc0:	fa93 f3a3 	rbit	r3, r3
 8001dc4:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001dc8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001dcc:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001dd0:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8001dd4:	fa93 f3a3 	rbit	r3, r3
 8001dd8:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8001ddc:	4b3b      	ldr	r3, [pc, #236]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001de0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001de4:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8001de8:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001dec:	fa92 f2a2 	rbit	r2, r2
 8001df0:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8001df4:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8001df8:	fab2 f282 	clz	r2, r2
 8001dfc:	b2d2      	uxtb	r2, r2
 8001dfe:	f042 0220 	orr.w	r2, r2, #32
 8001e02:	b2d2      	uxtb	r2, r2
 8001e04:	f002 021f 	and.w	r2, r2, #31
 8001e08:	2101      	movs	r1, #1
 8001e0a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e0e:	4013      	ands	r3, r2
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d0ab      	beq.n	8001d6c <HAL_RCC_OscConfig+0x1d0>
 8001e14:	e05d      	b.n	8001ed2 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e16:	f7ff f945 	bl	80010a4 <HAL_GetTick>
 8001e1a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e1e:	e00a      	b.n	8001e36 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e20:	f7ff f940 	bl	80010a4 <HAL_GetTick>
 8001e24:	4602      	mov	r2, r0
 8001e26:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001e2a:	1ad3      	subs	r3, r2, r3
 8001e2c:	2b64      	cmp	r3, #100	; 0x64
 8001e2e:	d902      	bls.n	8001e36 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8001e30:	2303      	movs	r3, #3
 8001e32:	f000 bee9 	b.w	8002c08 <HAL_RCC_OscConfig+0x106c>
 8001e36:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001e3a:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e3e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8001e42:	fa93 f3a3 	rbit	r3, r3
 8001e46:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8001e4a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e4e:	fab3 f383 	clz	r3, r3
 8001e52:	b2db      	uxtb	r3, r3
 8001e54:	095b      	lsrs	r3, r3, #5
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	f043 0301 	orr.w	r3, r3, #1
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	2b01      	cmp	r3, #1
 8001e60:	d102      	bne.n	8001e68 <HAL_RCC_OscConfig+0x2cc>
 8001e62:	4b1a      	ldr	r3, [pc, #104]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	e015      	b.n	8001e94 <HAL_RCC_OscConfig+0x2f8>
 8001e68:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001e6c:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e70:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8001e74:	fa93 f3a3 	rbit	r3, r3
 8001e78:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001e7c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001e80:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001e84:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8001e88:	fa93 f3a3 	rbit	r3, r3
 8001e8c:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8001e90:	4b0e      	ldr	r3, [pc, #56]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e94:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001e98:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8001e9c:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001ea0:	fa92 f2a2 	rbit	r2, r2
 8001ea4:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8001ea8:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8001eac:	fab2 f282 	clz	r2, r2
 8001eb0:	b2d2      	uxtb	r2, r2
 8001eb2:	f042 0220 	orr.w	r2, r2, #32
 8001eb6:	b2d2      	uxtb	r2, r2
 8001eb8:	f002 021f 	and.w	r2, r2, #31
 8001ebc:	2101      	movs	r1, #1
 8001ebe:	fa01 f202 	lsl.w	r2, r1, r2
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d1ab      	bne.n	8001e20 <HAL_RCC_OscConfig+0x284>
 8001ec8:	e003      	b.n	8001ed2 <HAL_RCC_OscConfig+0x336>
 8001eca:	bf00      	nop
 8001ecc:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ed0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ed2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ed6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f003 0302 	and.w	r3, r3, #2
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	f000 817d 	beq.w	80021e2 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001ee8:	4ba6      	ldr	r3, [pc, #664]	; (8002184 <HAL_RCC_OscConfig+0x5e8>)
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	f003 030c 	and.w	r3, r3, #12
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d00b      	beq.n	8001f0c <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001ef4:	4ba3      	ldr	r3, [pc, #652]	; (8002184 <HAL_RCC_OscConfig+0x5e8>)
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	f003 030c 	and.w	r3, r3, #12
 8001efc:	2b08      	cmp	r3, #8
 8001efe:	d172      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x44a>
 8001f00:	4ba0      	ldr	r3, [pc, #640]	; (8002184 <HAL_RCC_OscConfig+0x5e8>)
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d16c      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x44a>
 8001f0c:	2302      	movs	r3, #2
 8001f0e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f12:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001f16:	fa93 f3a3 	rbit	r3, r3
 8001f1a:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8001f1e:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f22:	fab3 f383 	clz	r3, r3
 8001f26:	b2db      	uxtb	r3, r3
 8001f28:	095b      	lsrs	r3, r3, #5
 8001f2a:	b2db      	uxtb	r3, r3
 8001f2c:	f043 0301 	orr.w	r3, r3, #1
 8001f30:	b2db      	uxtb	r3, r3
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d102      	bne.n	8001f3c <HAL_RCC_OscConfig+0x3a0>
 8001f36:	4b93      	ldr	r3, [pc, #588]	; (8002184 <HAL_RCC_OscConfig+0x5e8>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	e013      	b.n	8001f64 <HAL_RCC_OscConfig+0x3c8>
 8001f3c:	2302      	movs	r3, #2
 8001f3e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f42:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8001f46:	fa93 f3a3 	rbit	r3, r3
 8001f4a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001f4e:	2302      	movs	r3, #2
 8001f50:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001f54:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8001f58:	fa93 f3a3 	rbit	r3, r3
 8001f5c:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8001f60:	4b88      	ldr	r3, [pc, #544]	; (8002184 <HAL_RCC_OscConfig+0x5e8>)
 8001f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f64:	2202      	movs	r2, #2
 8001f66:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8001f6a:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001f6e:	fa92 f2a2 	rbit	r2, r2
 8001f72:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8001f76:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8001f7a:	fab2 f282 	clz	r2, r2
 8001f7e:	b2d2      	uxtb	r2, r2
 8001f80:	f042 0220 	orr.w	r2, r2, #32
 8001f84:	b2d2      	uxtb	r2, r2
 8001f86:	f002 021f 	and.w	r2, r2, #31
 8001f8a:	2101      	movs	r1, #1
 8001f8c:	fa01 f202 	lsl.w	r2, r1, r2
 8001f90:	4013      	ands	r3, r2
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d00a      	beq.n	8001fac <HAL_RCC_OscConfig+0x410>
 8001f96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f9a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	691b      	ldr	r3, [r3, #16]
 8001fa2:	2b01      	cmp	r3, #1
 8001fa4:	d002      	beq.n	8001fac <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	f000 be2e 	b.w	8002c08 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fac:	4b75      	ldr	r3, [pc, #468]	; (8002184 <HAL_RCC_OscConfig+0x5e8>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fb4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fb8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	695b      	ldr	r3, [r3, #20]
 8001fc0:	21f8      	movs	r1, #248	; 0xf8
 8001fc2:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fc6:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001fca:	fa91 f1a1 	rbit	r1, r1
 8001fce:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8001fd2:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8001fd6:	fab1 f181 	clz	r1, r1
 8001fda:	b2c9      	uxtb	r1, r1
 8001fdc:	408b      	lsls	r3, r1
 8001fde:	4969      	ldr	r1, [pc, #420]	; (8002184 <HAL_RCC_OscConfig+0x5e8>)
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fe4:	e0fd      	b.n	80021e2 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001fe6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fea:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	691b      	ldr	r3, [r3, #16]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	f000 8088 	beq.w	8002108 <HAL_RCC_OscConfig+0x56c>
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ffe:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8002002:	fa93 f3a3 	rbit	r3, r3
 8002006:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800200a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800200e:	fab3 f383 	clz	r3, r3
 8002012:	b2db      	uxtb	r3, r3
 8002014:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002018:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800201c:	009b      	lsls	r3, r3, #2
 800201e:	461a      	mov	r2, r3
 8002020:	2301      	movs	r3, #1
 8002022:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002024:	f7ff f83e 	bl	80010a4 <HAL_GetTick>
 8002028:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800202c:	e00a      	b.n	8002044 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800202e:	f7ff f839 	bl	80010a4 <HAL_GetTick>
 8002032:	4602      	mov	r2, r0
 8002034:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002038:	1ad3      	subs	r3, r2, r3
 800203a:	2b02      	cmp	r3, #2
 800203c:	d902      	bls.n	8002044 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 800203e:	2303      	movs	r3, #3
 8002040:	f000 bde2 	b.w	8002c08 <HAL_RCC_OscConfig+0x106c>
 8002044:	2302      	movs	r3, #2
 8002046:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800204a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800204e:	fa93 f3a3 	rbit	r3, r3
 8002052:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8002056:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800205a:	fab3 f383 	clz	r3, r3
 800205e:	b2db      	uxtb	r3, r3
 8002060:	095b      	lsrs	r3, r3, #5
 8002062:	b2db      	uxtb	r3, r3
 8002064:	f043 0301 	orr.w	r3, r3, #1
 8002068:	b2db      	uxtb	r3, r3
 800206a:	2b01      	cmp	r3, #1
 800206c:	d102      	bne.n	8002074 <HAL_RCC_OscConfig+0x4d8>
 800206e:	4b45      	ldr	r3, [pc, #276]	; (8002184 <HAL_RCC_OscConfig+0x5e8>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	e013      	b.n	800209c <HAL_RCC_OscConfig+0x500>
 8002074:	2302      	movs	r3, #2
 8002076:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800207a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800207e:	fa93 f3a3 	rbit	r3, r3
 8002082:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002086:	2302      	movs	r3, #2
 8002088:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800208c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002090:	fa93 f3a3 	rbit	r3, r3
 8002094:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8002098:	4b3a      	ldr	r3, [pc, #232]	; (8002184 <HAL_RCC_OscConfig+0x5e8>)
 800209a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800209c:	2202      	movs	r2, #2
 800209e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80020a2:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80020a6:	fa92 f2a2 	rbit	r2, r2
 80020aa:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80020ae:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80020b2:	fab2 f282 	clz	r2, r2
 80020b6:	b2d2      	uxtb	r2, r2
 80020b8:	f042 0220 	orr.w	r2, r2, #32
 80020bc:	b2d2      	uxtb	r2, r2
 80020be:	f002 021f 	and.w	r2, r2, #31
 80020c2:	2101      	movs	r1, #1
 80020c4:	fa01 f202 	lsl.w	r2, r1, r2
 80020c8:	4013      	ands	r3, r2
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d0af      	beq.n	800202e <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020ce:	4b2d      	ldr	r3, [pc, #180]	; (8002184 <HAL_RCC_OscConfig+0x5e8>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020da:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	695b      	ldr	r3, [r3, #20]
 80020e2:	21f8      	movs	r1, #248	; 0xf8
 80020e4:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020e8:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80020ec:	fa91 f1a1 	rbit	r1, r1
 80020f0:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80020f4:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80020f8:	fab1 f181 	clz	r1, r1
 80020fc:	b2c9      	uxtb	r1, r1
 80020fe:	408b      	lsls	r3, r1
 8002100:	4920      	ldr	r1, [pc, #128]	; (8002184 <HAL_RCC_OscConfig+0x5e8>)
 8002102:	4313      	orrs	r3, r2
 8002104:	600b      	str	r3, [r1, #0]
 8002106:	e06c      	b.n	80021e2 <HAL_RCC_OscConfig+0x646>
 8002108:	2301      	movs	r3, #1
 800210a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800210e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002112:	fa93 f3a3 	rbit	r3, r3
 8002116:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800211a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800211e:	fab3 f383 	clz	r3, r3
 8002122:	b2db      	uxtb	r3, r3
 8002124:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002128:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	461a      	mov	r2, r3
 8002130:	2300      	movs	r3, #0
 8002132:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002134:	f7fe ffb6 	bl	80010a4 <HAL_GetTick>
 8002138:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800213c:	e00a      	b.n	8002154 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800213e:	f7fe ffb1 	bl	80010a4 <HAL_GetTick>
 8002142:	4602      	mov	r2, r0
 8002144:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002148:	1ad3      	subs	r3, r2, r3
 800214a:	2b02      	cmp	r3, #2
 800214c:	d902      	bls.n	8002154 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800214e:	2303      	movs	r3, #3
 8002150:	f000 bd5a 	b.w	8002c08 <HAL_RCC_OscConfig+0x106c>
 8002154:	2302      	movs	r3, #2
 8002156:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800215a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800215e:	fa93 f3a3 	rbit	r3, r3
 8002162:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8002166:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800216a:	fab3 f383 	clz	r3, r3
 800216e:	b2db      	uxtb	r3, r3
 8002170:	095b      	lsrs	r3, r3, #5
 8002172:	b2db      	uxtb	r3, r3
 8002174:	f043 0301 	orr.w	r3, r3, #1
 8002178:	b2db      	uxtb	r3, r3
 800217a:	2b01      	cmp	r3, #1
 800217c:	d104      	bne.n	8002188 <HAL_RCC_OscConfig+0x5ec>
 800217e:	4b01      	ldr	r3, [pc, #4]	; (8002184 <HAL_RCC_OscConfig+0x5e8>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	e015      	b.n	80021b0 <HAL_RCC_OscConfig+0x614>
 8002184:	40021000 	.word	0x40021000
 8002188:	2302      	movs	r3, #2
 800218a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800218e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002192:	fa93 f3a3 	rbit	r3, r3
 8002196:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800219a:	2302      	movs	r3, #2
 800219c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80021a0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80021a4:	fa93 f3a3 	rbit	r3, r3
 80021a8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80021ac:	4bc8      	ldr	r3, [pc, #800]	; (80024d0 <HAL_RCC_OscConfig+0x934>)
 80021ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021b0:	2202      	movs	r2, #2
 80021b2:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80021b6:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80021ba:	fa92 f2a2 	rbit	r2, r2
 80021be:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80021c2:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80021c6:	fab2 f282 	clz	r2, r2
 80021ca:	b2d2      	uxtb	r2, r2
 80021cc:	f042 0220 	orr.w	r2, r2, #32
 80021d0:	b2d2      	uxtb	r2, r2
 80021d2:	f002 021f 	and.w	r2, r2, #31
 80021d6:	2101      	movs	r1, #1
 80021d8:	fa01 f202 	lsl.w	r2, r1, r2
 80021dc:	4013      	ands	r3, r2
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d1ad      	bne.n	800213e <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021e6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f003 0308 	and.w	r3, r3, #8
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	f000 8110 	beq.w	8002418 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021fc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	699b      	ldr	r3, [r3, #24]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d079      	beq.n	80022fc <HAL_RCC_OscConfig+0x760>
 8002208:	2301      	movs	r3, #1
 800220a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800220e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002212:	fa93 f3a3 	rbit	r3, r3
 8002216:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800221a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800221e:	fab3 f383 	clz	r3, r3
 8002222:	b2db      	uxtb	r3, r3
 8002224:	461a      	mov	r2, r3
 8002226:	4bab      	ldr	r3, [pc, #684]	; (80024d4 <HAL_RCC_OscConfig+0x938>)
 8002228:	4413      	add	r3, r2
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	461a      	mov	r2, r3
 800222e:	2301      	movs	r3, #1
 8002230:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002232:	f7fe ff37 	bl	80010a4 <HAL_GetTick>
 8002236:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800223a:	e00a      	b.n	8002252 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800223c:	f7fe ff32 	bl	80010a4 <HAL_GetTick>
 8002240:	4602      	mov	r2, r0
 8002242:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002246:	1ad3      	subs	r3, r2, r3
 8002248:	2b02      	cmp	r3, #2
 800224a:	d902      	bls.n	8002252 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 800224c:	2303      	movs	r3, #3
 800224e:	f000 bcdb 	b.w	8002c08 <HAL_RCC_OscConfig+0x106c>
 8002252:	2302      	movs	r3, #2
 8002254:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002258:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800225c:	fa93 f3a3 	rbit	r3, r3
 8002260:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002264:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002268:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800226c:	2202      	movs	r2, #2
 800226e:	601a      	str	r2, [r3, #0]
 8002270:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002274:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	fa93 f2a3 	rbit	r2, r3
 800227e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002282:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002286:	601a      	str	r2, [r3, #0]
 8002288:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800228c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002290:	2202      	movs	r2, #2
 8002292:	601a      	str	r2, [r3, #0]
 8002294:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002298:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	fa93 f2a3 	rbit	r2, r3
 80022a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022a6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80022aa:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022ac:	4b88      	ldr	r3, [pc, #544]	; (80024d0 <HAL_RCC_OscConfig+0x934>)
 80022ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80022b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022b4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80022b8:	2102      	movs	r1, #2
 80022ba:	6019      	str	r1, [r3, #0]
 80022bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022c0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	fa93 f1a3 	rbit	r1, r3
 80022ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022ce:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80022d2:	6019      	str	r1, [r3, #0]
  return result;
 80022d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022d8:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	fab3 f383 	clz	r3, r3
 80022e2:	b2db      	uxtb	r3, r3
 80022e4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	f003 031f 	and.w	r3, r3, #31
 80022ee:	2101      	movs	r1, #1
 80022f0:	fa01 f303 	lsl.w	r3, r1, r3
 80022f4:	4013      	ands	r3, r2
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d0a0      	beq.n	800223c <HAL_RCC_OscConfig+0x6a0>
 80022fa:	e08d      	b.n	8002418 <HAL_RCC_OscConfig+0x87c>
 80022fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002300:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002304:	2201      	movs	r2, #1
 8002306:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002308:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800230c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	fa93 f2a3 	rbit	r2, r3
 8002316:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800231a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800231e:	601a      	str	r2, [r3, #0]
  return result;
 8002320:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002324:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002328:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800232a:	fab3 f383 	clz	r3, r3
 800232e:	b2db      	uxtb	r3, r3
 8002330:	461a      	mov	r2, r3
 8002332:	4b68      	ldr	r3, [pc, #416]	; (80024d4 <HAL_RCC_OscConfig+0x938>)
 8002334:	4413      	add	r3, r2
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	461a      	mov	r2, r3
 800233a:	2300      	movs	r3, #0
 800233c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800233e:	f7fe feb1 	bl	80010a4 <HAL_GetTick>
 8002342:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002346:	e00a      	b.n	800235e <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002348:	f7fe feac 	bl	80010a4 <HAL_GetTick>
 800234c:	4602      	mov	r2, r0
 800234e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002352:	1ad3      	subs	r3, r2, r3
 8002354:	2b02      	cmp	r3, #2
 8002356:	d902      	bls.n	800235e <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8002358:	2303      	movs	r3, #3
 800235a:	f000 bc55 	b.w	8002c08 <HAL_RCC_OscConfig+0x106c>
 800235e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002362:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002366:	2202      	movs	r2, #2
 8002368:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800236a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800236e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	fa93 f2a3 	rbit	r2, r3
 8002378:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800237c:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002380:	601a      	str	r2, [r3, #0]
 8002382:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002386:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800238a:	2202      	movs	r2, #2
 800238c:	601a      	str	r2, [r3, #0]
 800238e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002392:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	fa93 f2a3 	rbit	r2, r3
 800239c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023a0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80023a4:	601a      	str	r2, [r3, #0]
 80023a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023aa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80023ae:	2202      	movs	r2, #2
 80023b0:	601a      	str	r2, [r3, #0]
 80023b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023b6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	fa93 f2a3 	rbit	r2, r3
 80023c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023c4:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80023c8:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023ca:	4b41      	ldr	r3, [pc, #260]	; (80024d0 <HAL_RCC_OscConfig+0x934>)
 80023cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80023ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023d2:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80023d6:	2102      	movs	r1, #2
 80023d8:	6019      	str	r1, [r3, #0]
 80023da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023de:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	fa93 f1a3 	rbit	r1, r3
 80023e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023ec:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80023f0:	6019      	str	r1, [r3, #0]
  return result;
 80023f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023f6:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	fab3 f383 	clz	r3, r3
 8002400:	b2db      	uxtb	r3, r3
 8002402:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002406:	b2db      	uxtb	r3, r3
 8002408:	f003 031f 	and.w	r3, r3, #31
 800240c:	2101      	movs	r1, #1
 800240e:	fa01 f303 	lsl.w	r3, r1, r3
 8002412:	4013      	ands	r3, r2
 8002414:	2b00      	cmp	r3, #0
 8002416:	d197      	bne.n	8002348 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002418:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800241c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f003 0304 	and.w	r3, r3, #4
 8002428:	2b00      	cmp	r3, #0
 800242a:	f000 81a1 	beq.w	8002770 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800242e:	2300      	movs	r3, #0
 8002430:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002434:	4b26      	ldr	r3, [pc, #152]	; (80024d0 <HAL_RCC_OscConfig+0x934>)
 8002436:	69db      	ldr	r3, [r3, #28]
 8002438:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800243c:	2b00      	cmp	r3, #0
 800243e:	d116      	bne.n	800246e <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002440:	4b23      	ldr	r3, [pc, #140]	; (80024d0 <HAL_RCC_OscConfig+0x934>)
 8002442:	69db      	ldr	r3, [r3, #28]
 8002444:	4a22      	ldr	r2, [pc, #136]	; (80024d0 <HAL_RCC_OscConfig+0x934>)
 8002446:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800244a:	61d3      	str	r3, [r2, #28]
 800244c:	4b20      	ldr	r3, [pc, #128]	; (80024d0 <HAL_RCC_OscConfig+0x934>)
 800244e:	69db      	ldr	r3, [r3, #28]
 8002450:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002454:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002458:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800245c:	601a      	str	r2, [r3, #0]
 800245e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002462:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8002466:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002468:	2301      	movs	r3, #1
 800246a:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800246e:	4b1a      	ldr	r3, [pc, #104]	; (80024d8 <HAL_RCC_OscConfig+0x93c>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002476:	2b00      	cmp	r3, #0
 8002478:	d11a      	bne.n	80024b0 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800247a:	4b17      	ldr	r3, [pc, #92]	; (80024d8 <HAL_RCC_OscConfig+0x93c>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a16      	ldr	r2, [pc, #88]	; (80024d8 <HAL_RCC_OscConfig+0x93c>)
 8002480:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002484:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002486:	f7fe fe0d 	bl	80010a4 <HAL_GetTick>
 800248a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800248e:	e009      	b.n	80024a4 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002490:	f7fe fe08 	bl	80010a4 <HAL_GetTick>
 8002494:	4602      	mov	r2, r0
 8002496:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800249a:	1ad3      	subs	r3, r2, r3
 800249c:	2b64      	cmp	r3, #100	; 0x64
 800249e:	d901      	bls.n	80024a4 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80024a0:	2303      	movs	r3, #3
 80024a2:	e3b1      	b.n	8002c08 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024a4:	4b0c      	ldr	r3, [pc, #48]	; (80024d8 <HAL_RCC_OscConfig+0x93c>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d0ef      	beq.n	8002490 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024b4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	2b01      	cmp	r3, #1
 80024be:	d10d      	bne.n	80024dc <HAL_RCC_OscConfig+0x940>
 80024c0:	4b03      	ldr	r3, [pc, #12]	; (80024d0 <HAL_RCC_OscConfig+0x934>)
 80024c2:	6a1b      	ldr	r3, [r3, #32]
 80024c4:	4a02      	ldr	r2, [pc, #8]	; (80024d0 <HAL_RCC_OscConfig+0x934>)
 80024c6:	f043 0301 	orr.w	r3, r3, #1
 80024ca:	6213      	str	r3, [r2, #32]
 80024cc:	e03c      	b.n	8002548 <HAL_RCC_OscConfig+0x9ac>
 80024ce:	bf00      	nop
 80024d0:	40021000 	.word	0x40021000
 80024d4:	10908120 	.word	0x10908120
 80024d8:	40007000 	.word	0x40007000
 80024dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024e0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	68db      	ldr	r3, [r3, #12]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d10c      	bne.n	8002506 <HAL_RCC_OscConfig+0x96a>
 80024ec:	4bc1      	ldr	r3, [pc, #772]	; (80027f4 <HAL_RCC_OscConfig+0xc58>)
 80024ee:	6a1b      	ldr	r3, [r3, #32]
 80024f0:	4ac0      	ldr	r2, [pc, #768]	; (80027f4 <HAL_RCC_OscConfig+0xc58>)
 80024f2:	f023 0301 	bic.w	r3, r3, #1
 80024f6:	6213      	str	r3, [r2, #32]
 80024f8:	4bbe      	ldr	r3, [pc, #760]	; (80027f4 <HAL_RCC_OscConfig+0xc58>)
 80024fa:	6a1b      	ldr	r3, [r3, #32]
 80024fc:	4abd      	ldr	r2, [pc, #756]	; (80027f4 <HAL_RCC_OscConfig+0xc58>)
 80024fe:	f023 0304 	bic.w	r3, r3, #4
 8002502:	6213      	str	r3, [r2, #32]
 8002504:	e020      	b.n	8002548 <HAL_RCC_OscConfig+0x9ac>
 8002506:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800250a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	68db      	ldr	r3, [r3, #12]
 8002512:	2b05      	cmp	r3, #5
 8002514:	d10c      	bne.n	8002530 <HAL_RCC_OscConfig+0x994>
 8002516:	4bb7      	ldr	r3, [pc, #732]	; (80027f4 <HAL_RCC_OscConfig+0xc58>)
 8002518:	6a1b      	ldr	r3, [r3, #32]
 800251a:	4ab6      	ldr	r2, [pc, #728]	; (80027f4 <HAL_RCC_OscConfig+0xc58>)
 800251c:	f043 0304 	orr.w	r3, r3, #4
 8002520:	6213      	str	r3, [r2, #32]
 8002522:	4bb4      	ldr	r3, [pc, #720]	; (80027f4 <HAL_RCC_OscConfig+0xc58>)
 8002524:	6a1b      	ldr	r3, [r3, #32]
 8002526:	4ab3      	ldr	r2, [pc, #716]	; (80027f4 <HAL_RCC_OscConfig+0xc58>)
 8002528:	f043 0301 	orr.w	r3, r3, #1
 800252c:	6213      	str	r3, [r2, #32]
 800252e:	e00b      	b.n	8002548 <HAL_RCC_OscConfig+0x9ac>
 8002530:	4bb0      	ldr	r3, [pc, #704]	; (80027f4 <HAL_RCC_OscConfig+0xc58>)
 8002532:	6a1b      	ldr	r3, [r3, #32]
 8002534:	4aaf      	ldr	r2, [pc, #700]	; (80027f4 <HAL_RCC_OscConfig+0xc58>)
 8002536:	f023 0301 	bic.w	r3, r3, #1
 800253a:	6213      	str	r3, [r2, #32]
 800253c:	4bad      	ldr	r3, [pc, #692]	; (80027f4 <HAL_RCC_OscConfig+0xc58>)
 800253e:	6a1b      	ldr	r3, [r3, #32]
 8002540:	4aac      	ldr	r2, [pc, #688]	; (80027f4 <HAL_RCC_OscConfig+0xc58>)
 8002542:	f023 0304 	bic.w	r3, r3, #4
 8002546:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002548:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800254c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	2b00      	cmp	r3, #0
 8002556:	f000 8081 	beq.w	800265c <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800255a:	f7fe fda3 	bl	80010a4 <HAL_GetTick>
 800255e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002562:	e00b      	b.n	800257c <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002564:	f7fe fd9e 	bl	80010a4 <HAL_GetTick>
 8002568:	4602      	mov	r2, r0
 800256a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800256e:	1ad3      	subs	r3, r2, r3
 8002570:	f241 3288 	movw	r2, #5000	; 0x1388
 8002574:	4293      	cmp	r3, r2
 8002576:	d901      	bls.n	800257c <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8002578:	2303      	movs	r3, #3
 800257a:	e345      	b.n	8002c08 <HAL_RCC_OscConfig+0x106c>
 800257c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002580:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002584:	2202      	movs	r2, #2
 8002586:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002588:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800258c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	fa93 f2a3 	rbit	r2, r3
 8002596:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800259a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800259e:	601a      	str	r2, [r3, #0]
 80025a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025a4:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80025a8:	2202      	movs	r2, #2
 80025aa:	601a      	str	r2, [r3, #0]
 80025ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025b0:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	fa93 f2a3 	rbit	r2, r3
 80025ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025be:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80025c2:	601a      	str	r2, [r3, #0]
  return result;
 80025c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025c8:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80025cc:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025ce:	fab3 f383 	clz	r3, r3
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	095b      	lsrs	r3, r3, #5
 80025d6:	b2db      	uxtb	r3, r3
 80025d8:	f043 0302 	orr.w	r3, r3, #2
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	2b02      	cmp	r3, #2
 80025e0:	d102      	bne.n	80025e8 <HAL_RCC_OscConfig+0xa4c>
 80025e2:	4b84      	ldr	r3, [pc, #528]	; (80027f4 <HAL_RCC_OscConfig+0xc58>)
 80025e4:	6a1b      	ldr	r3, [r3, #32]
 80025e6:	e013      	b.n	8002610 <HAL_RCC_OscConfig+0xa74>
 80025e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025ec:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80025f0:	2202      	movs	r2, #2
 80025f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025f8:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	fa93 f2a3 	rbit	r2, r3
 8002602:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002606:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800260a:	601a      	str	r2, [r3, #0]
 800260c:	4b79      	ldr	r3, [pc, #484]	; (80027f4 <HAL_RCC_OscConfig+0xc58>)
 800260e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002610:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002614:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8002618:	2102      	movs	r1, #2
 800261a:	6011      	str	r1, [r2, #0]
 800261c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002620:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8002624:	6812      	ldr	r2, [r2, #0]
 8002626:	fa92 f1a2 	rbit	r1, r2
 800262a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800262e:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002632:	6011      	str	r1, [r2, #0]
  return result;
 8002634:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002638:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800263c:	6812      	ldr	r2, [r2, #0]
 800263e:	fab2 f282 	clz	r2, r2
 8002642:	b2d2      	uxtb	r2, r2
 8002644:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002648:	b2d2      	uxtb	r2, r2
 800264a:	f002 021f 	and.w	r2, r2, #31
 800264e:	2101      	movs	r1, #1
 8002650:	fa01 f202 	lsl.w	r2, r1, r2
 8002654:	4013      	ands	r3, r2
 8002656:	2b00      	cmp	r3, #0
 8002658:	d084      	beq.n	8002564 <HAL_RCC_OscConfig+0x9c8>
 800265a:	e07f      	b.n	800275c <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800265c:	f7fe fd22 	bl	80010a4 <HAL_GetTick>
 8002660:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002664:	e00b      	b.n	800267e <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002666:	f7fe fd1d 	bl	80010a4 <HAL_GetTick>
 800266a:	4602      	mov	r2, r0
 800266c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002670:	1ad3      	subs	r3, r2, r3
 8002672:	f241 3288 	movw	r2, #5000	; 0x1388
 8002676:	4293      	cmp	r3, r2
 8002678:	d901      	bls.n	800267e <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 800267a:	2303      	movs	r3, #3
 800267c:	e2c4      	b.n	8002c08 <HAL_RCC_OscConfig+0x106c>
 800267e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002682:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002686:	2202      	movs	r2, #2
 8002688:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800268a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800268e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	fa93 f2a3 	rbit	r2, r3
 8002698:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800269c:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80026a0:	601a      	str	r2, [r3, #0]
 80026a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026a6:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80026aa:	2202      	movs	r2, #2
 80026ac:	601a      	str	r2, [r3, #0]
 80026ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026b2:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	fa93 f2a3 	rbit	r2, r3
 80026bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026c0:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80026c4:	601a      	str	r2, [r3, #0]
  return result;
 80026c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026ca:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80026ce:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026d0:	fab3 f383 	clz	r3, r3
 80026d4:	b2db      	uxtb	r3, r3
 80026d6:	095b      	lsrs	r3, r3, #5
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	f043 0302 	orr.w	r3, r3, #2
 80026de:	b2db      	uxtb	r3, r3
 80026e0:	2b02      	cmp	r3, #2
 80026e2:	d102      	bne.n	80026ea <HAL_RCC_OscConfig+0xb4e>
 80026e4:	4b43      	ldr	r3, [pc, #268]	; (80027f4 <HAL_RCC_OscConfig+0xc58>)
 80026e6:	6a1b      	ldr	r3, [r3, #32]
 80026e8:	e013      	b.n	8002712 <HAL_RCC_OscConfig+0xb76>
 80026ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026ee:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80026f2:	2202      	movs	r2, #2
 80026f4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026fa:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	fa93 f2a3 	rbit	r2, r3
 8002704:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002708:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 800270c:	601a      	str	r2, [r3, #0]
 800270e:	4b39      	ldr	r3, [pc, #228]	; (80027f4 <HAL_RCC_OscConfig+0xc58>)
 8002710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002712:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002716:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800271a:	2102      	movs	r1, #2
 800271c:	6011      	str	r1, [r2, #0]
 800271e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002722:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8002726:	6812      	ldr	r2, [r2, #0]
 8002728:	fa92 f1a2 	rbit	r1, r2
 800272c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002730:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002734:	6011      	str	r1, [r2, #0]
  return result;
 8002736:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800273a:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800273e:	6812      	ldr	r2, [r2, #0]
 8002740:	fab2 f282 	clz	r2, r2
 8002744:	b2d2      	uxtb	r2, r2
 8002746:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800274a:	b2d2      	uxtb	r2, r2
 800274c:	f002 021f 	and.w	r2, r2, #31
 8002750:	2101      	movs	r1, #1
 8002752:	fa01 f202 	lsl.w	r2, r1, r2
 8002756:	4013      	ands	r3, r2
 8002758:	2b00      	cmp	r3, #0
 800275a:	d184      	bne.n	8002666 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800275c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002760:	2b01      	cmp	r3, #1
 8002762:	d105      	bne.n	8002770 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002764:	4b23      	ldr	r3, [pc, #140]	; (80027f4 <HAL_RCC_OscConfig+0xc58>)
 8002766:	69db      	ldr	r3, [r3, #28]
 8002768:	4a22      	ldr	r2, [pc, #136]	; (80027f4 <HAL_RCC_OscConfig+0xc58>)
 800276a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800276e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002770:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002774:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	69db      	ldr	r3, [r3, #28]
 800277c:	2b00      	cmp	r3, #0
 800277e:	f000 8242 	beq.w	8002c06 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002782:	4b1c      	ldr	r3, [pc, #112]	; (80027f4 <HAL_RCC_OscConfig+0xc58>)
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	f003 030c 	and.w	r3, r3, #12
 800278a:	2b08      	cmp	r3, #8
 800278c:	f000 8213 	beq.w	8002bb6 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002790:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002794:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	69db      	ldr	r3, [r3, #28]
 800279c:	2b02      	cmp	r3, #2
 800279e:	f040 8162 	bne.w	8002a66 <HAL_RCC_OscConfig+0xeca>
 80027a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027a6:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80027aa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80027ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027b4:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	fa93 f2a3 	rbit	r2, r3
 80027be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027c2:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80027c6:	601a      	str	r2, [r3, #0]
  return result;
 80027c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027cc:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80027d0:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027d2:	fab3 f383 	clz	r3, r3
 80027d6:	b2db      	uxtb	r3, r3
 80027d8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80027dc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80027e0:	009b      	lsls	r3, r3, #2
 80027e2:	461a      	mov	r2, r3
 80027e4:	2300      	movs	r3, #0
 80027e6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027e8:	f7fe fc5c 	bl	80010a4 <HAL_GetTick>
 80027ec:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027f0:	e00c      	b.n	800280c <HAL_RCC_OscConfig+0xc70>
 80027f2:	bf00      	nop
 80027f4:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027f8:	f7fe fc54 	bl	80010a4 <HAL_GetTick>
 80027fc:	4602      	mov	r2, r0
 80027fe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002802:	1ad3      	subs	r3, r2, r3
 8002804:	2b02      	cmp	r3, #2
 8002806:	d901      	bls.n	800280c <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8002808:	2303      	movs	r3, #3
 800280a:	e1fd      	b.n	8002c08 <HAL_RCC_OscConfig+0x106c>
 800280c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002810:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002814:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002818:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800281a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800281e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	fa93 f2a3 	rbit	r2, r3
 8002828:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800282c:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8002830:	601a      	str	r2, [r3, #0]
  return result;
 8002832:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002836:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800283a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800283c:	fab3 f383 	clz	r3, r3
 8002840:	b2db      	uxtb	r3, r3
 8002842:	095b      	lsrs	r3, r3, #5
 8002844:	b2db      	uxtb	r3, r3
 8002846:	f043 0301 	orr.w	r3, r3, #1
 800284a:	b2db      	uxtb	r3, r3
 800284c:	2b01      	cmp	r3, #1
 800284e:	d102      	bne.n	8002856 <HAL_RCC_OscConfig+0xcba>
 8002850:	4bb0      	ldr	r3, [pc, #704]	; (8002b14 <HAL_RCC_OscConfig+0xf78>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	e027      	b.n	80028a6 <HAL_RCC_OscConfig+0xd0a>
 8002856:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800285a:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800285e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002862:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002864:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002868:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	fa93 f2a3 	rbit	r2, r3
 8002872:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002876:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800287a:	601a      	str	r2, [r3, #0]
 800287c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002880:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002884:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002888:	601a      	str	r2, [r3, #0]
 800288a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800288e:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	fa93 f2a3 	rbit	r2, r3
 8002898:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800289c:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80028a0:	601a      	str	r2, [r3, #0]
 80028a2:	4b9c      	ldr	r3, [pc, #624]	; (8002b14 <HAL_RCC_OscConfig+0xf78>)
 80028a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028a6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80028aa:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80028ae:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80028b2:	6011      	str	r1, [r2, #0]
 80028b4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80028b8:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80028bc:	6812      	ldr	r2, [r2, #0]
 80028be:	fa92 f1a2 	rbit	r1, r2
 80028c2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80028c6:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80028ca:	6011      	str	r1, [r2, #0]
  return result;
 80028cc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80028d0:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80028d4:	6812      	ldr	r2, [r2, #0]
 80028d6:	fab2 f282 	clz	r2, r2
 80028da:	b2d2      	uxtb	r2, r2
 80028dc:	f042 0220 	orr.w	r2, r2, #32
 80028e0:	b2d2      	uxtb	r2, r2
 80028e2:	f002 021f 	and.w	r2, r2, #31
 80028e6:	2101      	movs	r1, #1
 80028e8:	fa01 f202 	lsl.w	r2, r1, r2
 80028ec:	4013      	ands	r3, r2
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d182      	bne.n	80027f8 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028f2:	4b88      	ldr	r3, [pc, #544]	; (8002b14 <HAL_RCC_OscConfig+0xf78>)
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80028fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028fe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002906:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800290a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	6a1b      	ldr	r3, [r3, #32]
 8002912:	430b      	orrs	r3, r1
 8002914:	497f      	ldr	r1, [pc, #508]	; (8002b14 <HAL_RCC_OscConfig+0xf78>)
 8002916:	4313      	orrs	r3, r2
 8002918:	604b      	str	r3, [r1, #4]
 800291a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800291e:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8002922:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002926:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002928:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800292c:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	fa93 f2a3 	rbit	r2, r3
 8002936:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800293a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800293e:	601a      	str	r2, [r3, #0]
  return result;
 8002940:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002944:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002948:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800294a:	fab3 f383 	clz	r3, r3
 800294e:	b2db      	uxtb	r3, r3
 8002950:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002954:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002958:	009b      	lsls	r3, r3, #2
 800295a:	461a      	mov	r2, r3
 800295c:	2301      	movs	r3, #1
 800295e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002960:	f7fe fba0 	bl	80010a4 <HAL_GetTick>
 8002964:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002968:	e009      	b.n	800297e <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800296a:	f7fe fb9b 	bl	80010a4 <HAL_GetTick>
 800296e:	4602      	mov	r2, r0
 8002970:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	2b02      	cmp	r3, #2
 8002978:	d901      	bls.n	800297e <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 800297a:	2303      	movs	r3, #3
 800297c:	e144      	b.n	8002c08 <HAL_RCC_OscConfig+0x106c>
 800297e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002982:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002986:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800298a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800298c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002990:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	fa93 f2a3 	rbit	r2, r3
 800299a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800299e:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80029a2:	601a      	str	r2, [r3, #0]
  return result;
 80029a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029a8:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80029ac:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80029ae:	fab3 f383 	clz	r3, r3
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	095b      	lsrs	r3, r3, #5
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	f043 0301 	orr.w	r3, r3, #1
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	2b01      	cmp	r3, #1
 80029c0:	d102      	bne.n	80029c8 <HAL_RCC_OscConfig+0xe2c>
 80029c2:	4b54      	ldr	r3, [pc, #336]	; (8002b14 <HAL_RCC_OscConfig+0xf78>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	e027      	b.n	8002a18 <HAL_RCC_OscConfig+0xe7c>
 80029c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029cc:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80029d0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80029d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029da:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	fa93 f2a3 	rbit	r2, r3
 80029e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029e8:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80029ec:	601a      	str	r2, [r3, #0]
 80029ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029f2:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80029f6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80029fa:	601a      	str	r2, [r3, #0]
 80029fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a00:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	fa93 f2a3 	rbit	r2, r3
 8002a0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a0e:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8002a12:	601a      	str	r2, [r3, #0]
 8002a14:	4b3f      	ldr	r3, [pc, #252]	; (8002b14 <HAL_RCC_OscConfig+0xf78>)
 8002a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a18:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002a1c:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8002a20:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002a24:	6011      	str	r1, [r2, #0]
 8002a26:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002a2a:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8002a2e:	6812      	ldr	r2, [r2, #0]
 8002a30:	fa92 f1a2 	rbit	r1, r2
 8002a34:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002a38:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8002a3c:	6011      	str	r1, [r2, #0]
  return result;
 8002a3e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002a42:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8002a46:	6812      	ldr	r2, [r2, #0]
 8002a48:	fab2 f282 	clz	r2, r2
 8002a4c:	b2d2      	uxtb	r2, r2
 8002a4e:	f042 0220 	orr.w	r2, r2, #32
 8002a52:	b2d2      	uxtb	r2, r2
 8002a54:	f002 021f 	and.w	r2, r2, #31
 8002a58:	2101      	movs	r1, #1
 8002a5a:	fa01 f202 	lsl.w	r2, r1, r2
 8002a5e:	4013      	ands	r3, r2
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d082      	beq.n	800296a <HAL_RCC_OscConfig+0xdce>
 8002a64:	e0cf      	b.n	8002c06 <HAL_RCC_OscConfig+0x106a>
 8002a66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a6a:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8002a6e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002a72:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a78:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	fa93 f2a3 	rbit	r2, r3
 8002a82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a86:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002a8a:	601a      	str	r2, [r3, #0]
  return result;
 8002a8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a90:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002a94:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a96:	fab3 f383 	clz	r3, r3
 8002a9a:	b2db      	uxtb	r3, r3
 8002a9c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002aa0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002aa4:	009b      	lsls	r3, r3, #2
 8002aa6:	461a      	mov	r2, r3
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aac:	f7fe fafa 	bl	80010a4 <HAL_GetTick>
 8002ab0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ab4:	e009      	b.n	8002aca <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ab6:	f7fe faf5 	bl	80010a4 <HAL_GetTick>
 8002aba:	4602      	mov	r2, r0
 8002abc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002ac0:	1ad3      	subs	r3, r2, r3
 8002ac2:	2b02      	cmp	r3, #2
 8002ac4:	d901      	bls.n	8002aca <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8002ac6:	2303      	movs	r3, #3
 8002ac8:	e09e      	b.n	8002c08 <HAL_RCC_OscConfig+0x106c>
 8002aca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ace:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002ad2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002ad6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ad8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002adc:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	fa93 f2a3 	rbit	r2, r3
 8002ae6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002aea:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8002aee:	601a      	str	r2, [r3, #0]
  return result;
 8002af0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002af4:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8002af8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002afa:	fab3 f383 	clz	r3, r3
 8002afe:	b2db      	uxtb	r3, r3
 8002b00:	095b      	lsrs	r3, r3, #5
 8002b02:	b2db      	uxtb	r3, r3
 8002b04:	f043 0301 	orr.w	r3, r3, #1
 8002b08:	b2db      	uxtb	r3, r3
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d104      	bne.n	8002b18 <HAL_RCC_OscConfig+0xf7c>
 8002b0e:	4b01      	ldr	r3, [pc, #4]	; (8002b14 <HAL_RCC_OscConfig+0xf78>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	e029      	b.n	8002b68 <HAL_RCC_OscConfig+0xfcc>
 8002b14:	40021000 	.word	0x40021000
 8002b18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b1c:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8002b20:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002b24:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b2a:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	fa93 f2a3 	rbit	r2, r3
 8002b34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b38:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8002b3c:	601a      	str	r2, [r3, #0]
 8002b3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b42:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8002b46:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002b4a:	601a      	str	r2, [r3, #0]
 8002b4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b50:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	fa93 f2a3 	rbit	r2, r3
 8002b5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b5e:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8002b62:	601a      	str	r2, [r3, #0]
 8002b64:	4b2b      	ldr	r3, [pc, #172]	; (8002c14 <HAL_RCC_OscConfig+0x1078>)
 8002b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b68:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002b6c:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8002b70:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002b74:	6011      	str	r1, [r2, #0]
 8002b76:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002b7a:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8002b7e:	6812      	ldr	r2, [r2, #0]
 8002b80:	fa92 f1a2 	rbit	r1, r2
 8002b84:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002b88:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8002b8c:	6011      	str	r1, [r2, #0]
  return result;
 8002b8e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002b92:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8002b96:	6812      	ldr	r2, [r2, #0]
 8002b98:	fab2 f282 	clz	r2, r2
 8002b9c:	b2d2      	uxtb	r2, r2
 8002b9e:	f042 0220 	orr.w	r2, r2, #32
 8002ba2:	b2d2      	uxtb	r2, r2
 8002ba4:	f002 021f 	and.w	r2, r2, #31
 8002ba8:	2101      	movs	r1, #1
 8002baa:	fa01 f202 	lsl.w	r2, r1, r2
 8002bae:	4013      	ands	r3, r2
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d180      	bne.n	8002ab6 <HAL_RCC_OscConfig+0xf1a>
 8002bb4:	e027      	b.n	8002c06 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002bb6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bba:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	69db      	ldr	r3, [r3, #28]
 8002bc2:	2b01      	cmp	r3, #1
 8002bc4:	d101      	bne.n	8002bca <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e01e      	b.n	8002c08 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002bca:	4b12      	ldr	r3, [pc, #72]	; (8002c14 <HAL_RCC_OscConfig+0x1078>)
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002bd2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002bd6:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002bda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bde:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	6a1b      	ldr	r3, [r3, #32]
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d10b      	bne.n	8002c02 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002bea:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002bee:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002bf2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bf6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d001      	beq.n	8002c06 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e000      	b.n	8002c08 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8002c06:	2300      	movs	r3, #0
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	bf00      	nop
 8002c14:	40021000 	.word	0x40021000

08002c18 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b09e      	sub	sp, #120	; 0x78
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
 8002c20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002c22:	2300      	movs	r3, #0
 8002c24:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d101      	bne.n	8002c30 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	e162      	b.n	8002ef6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002c30:	4b90      	ldr	r3, [pc, #576]	; (8002e74 <HAL_RCC_ClockConfig+0x25c>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f003 0307 	and.w	r3, r3, #7
 8002c38:	683a      	ldr	r2, [r7, #0]
 8002c3a:	429a      	cmp	r2, r3
 8002c3c:	d910      	bls.n	8002c60 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c3e:	4b8d      	ldr	r3, [pc, #564]	; (8002e74 <HAL_RCC_ClockConfig+0x25c>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f023 0207 	bic.w	r2, r3, #7
 8002c46:	498b      	ldr	r1, [pc, #556]	; (8002e74 <HAL_RCC_ClockConfig+0x25c>)
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c4e:	4b89      	ldr	r3, [pc, #548]	; (8002e74 <HAL_RCC_ClockConfig+0x25c>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f003 0307 	and.w	r3, r3, #7
 8002c56:	683a      	ldr	r2, [r7, #0]
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d001      	beq.n	8002c60 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e14a      	b.n	8002ef6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f003 0302 	and.w	r3, r3, #2
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d008      	beq.n	8002c7e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c6c:	4b82      	ldr	r3, [pc, #520]	; (8002e78 <HAL_RCC_ClockConfig+0x260>)
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	497f      	ldr	r1, [pc, #508]	; (8002e78 <HAL_RCC_ClockConfig+0x260>)
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f003 0301 	and.w	r3, r3, #1
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	f000 80dc 	beq.w	8002e44 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	d13c      	bne.n	8002d0e <HAL_RCC_ClockConfig+0xf6>
 8002c94:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002c98:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c9a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002c9c:	fa93 f3a3 	rbit	r3, r3
 8002ca0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002ca2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ca4:	fab3 f383 	clz	r3, r3
 8002ca8:	b2db      	uxtb	r3, r3
 8002caa:	095b      	lsrs	r3, r3, #5
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	f043 0301 	orr.w	r3, r3, #1
 8002cb2:	b2db      	uxtb	r3, r3
 8002cb4:	2b01      	cmp	r3, #1
 8002cb6:	d102      	bne.n	8002cbe <HAL_RCC_ClockConfig+0xa6>
 8002cb8:	4b6f      	ldr	r3, [pc, #444]	; (8002e78 <HAL_RCC_ClockConfig+0x260>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	e00f      	b.n	8002cde <HAL_RCC_ClockConfig+0xc6>
 8002cbe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002cc2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cc4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002cc6:	fa93 f3a3 	rbit	r3, r3
 8002cca:	667b      	str	r3, [r7, #100]	; 0x64
 8002ccc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002cd0:	663b      	str	r3, [r7, #96]	; 0x60
 8002cd2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002cd4:	fa93 f3a3 	rbit	r3, r3
 8002cd8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002cda:	4b67      	ldr	r3, [pc, #412]	; (8002e78 <HAL_RCC_ClockConfig+0x260>)
 8002cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cde:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002ce2:	65ba      	str	r2, [r7, #88]	; 0x58
 8002ce4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002ce6:	fa92 f2a2 	rbit	r2, r2
 8002cea:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002cec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002cee:	fab2 f282 	clz	r2, r2
 8002cf2:	b2d2      	uxtb	r2, r2
 8002cf4:	f042 0220 	orr.w	r2, r2, #32
 8002cf8:	b2d2      	uxtb	r2, r2
 8002cfa:	f002 021f 	and.w	r2, r2, #31
 8002cfe:	2101      	movs	r1, #1
 8002d00:	fa01 f202 	lsl.w	r2, r1, r2
 8002d04:	4013      	ands	r3, r2
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d17b      	bne.n	8002e02 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e0f3      	b.n	8002ef6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	2b02      	cmp	r3, #2
 8002d14:	d13c      	bne.n	8002d90 <HAL_RCC_ClockConfig+0x178>
 8002d16:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002d1a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d1c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002d1e:	fa93 f3a3 	rbit	r3, r3
 8002d22:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002d24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d26:	fab3 f383 	clz	r3, r3
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	095b      	lsrs	r3, r3, #5
 8002d2e:	b2db      	uxtb	r3, r3
 8002d30:	f043 0301 	orr.w	r3, r3, #1
 8002d34:	b2db      	uxtb	r3, r3
 8002d36:	2b01      	cmp	r3, #1
 8002d38:	d102      	bne.n	8002d40 <HAL_RCC_ClockConfig+0x128>
 8002d3a:	4b4f      	ldr	r3, [pc, #316]	; (8002e78 <HAL_RCC_ClockConfig+0x260>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	e00f      	b.n	8002d60 <HAL_RCC_ClockConfig+0x148>
 8002d40:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002d44:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d48:	fa93 f3a3 	rbit	r3, r3
 8002d4c:	647b      	str	r3, [r7, #68]	; 0x44
 8002d4e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002d52:	643b      	str	r3, [r7, #64]	; 0x40
 8002d54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d56:	fa93 f3a3 	rbit	r3, r3
 8002d5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d5c:	4b46      	ldr	r3, [pc, #280]	; (8002e78 <HAL_RCC_ClockConfig+0x260>)
 8002d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d60:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002d64:	63ba      	str	r2, [r7, #56]	; 0x38
 8002d66:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002d68:	fa92 f2a2 	rbit	r2, r2
 8002d6c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8002d6e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002d70:	fab2 f282 	clz	r2, r2
 8002d74:	b2d2      	uxtb	r2, r2
 8002d76:	f042 0220 	orr.w	r2, r2, #32
 8002d7a:	b2d2      	uxtb	r2, r2
 8002d7c:	f002 021f 	and.w	r2, r2, #31
 8002d80:	2101      	movs	r1, #1
 8002d82:	fa01 f202 	lsl.w	r2, r1, r2
 8002d86:	4013      	ands	r3, r2
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d13a      	bne.n	8002e02 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e0b2      	b.n	8002ef6 <HAL_RCC_ClockConfig+0x2de>
 8002d90:	2302      	movs	r3, #2
 8002d92:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d96:	fa93 f3a3 	rbit	r3, r3
 8002d9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002d9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d9e:	fab3 f383 	clz	r3, r3
 8002da2:	b2db      	uxtb	r3, r3
 8002da4:	095b      	lsrs	r3, r3, #5
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	f043 0301 	orr.w	r3, r3, #1
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d102      	bne.n	8002db8 <HAL_RCC_ClockConfig+0x1a0>
 8002db2:	4b31      	ldr	r3, [pc, #196]	; (8002e78 <HAL_RCC_ClockConfig+0x260>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	e00d      	b.n	8002dd4 <HAL_RCC_ClockConfig+0x1bc>
 8002db8:	2302      	movs	r3, #2
 8002dba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dbe:	fa93 f3a3 	rbit	r3, r3
 8002dc2:	627b      	str	r3, [r7, #36]	; 0x24
 8002dc4:	2302      	movs	r3, #2
 8002dc6:	623b      	str	r3, [r7, #32]
 8002dc8:	6a3b      	ldr	r3, [r7, #32]
 8002dca:	fa93 f3a3 	rbit	r3, r3
 8002dce:	61fb      	str	r3, [r7, #28]
 8002dd0:	4b29      	ldr	r3, [pc, #164]	; (8002e78 <HAL_RCC_ClockConfig+0x260>)
 8002dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dd4:	2202      	movs	r2, #2
 8002dd6:	61ba      	str	r2, [r7, #24]
 8002dd8:	69ba      	ldr	r2, [r7, #24]
 8002dda:	fa92 f2a2 	rbit	r2, r2
 8002dde:	617a      	str	r2, [r7, #20]
  return result;
 8002de0:	697a      	ldr	r2, [r7, #20]
 8002de2:	fab2 f282 	clz	r2, r2
 8002de6:	b2d2      	uxtb	r2, r2
 8002de8:	f042 0220 	orr.w	r2, r2, #32
 8002dec:	b2d2      	uxtb	r2, r2
 8002dee:	f002 021f 	and.w	r2, r2, #31
 8002df2:	2101      	movs	r1, #1
 8002df4:	fa01 f202 	lsl.w	r2, r1, r2
 8002df8:	4013      	ands	r3, r2
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d101      	bne.n	8002e02 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e079      	b.n	8002ef6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e02:	4b1d      	ldr	r3, [pc, #116]	; (8002e78 <HAL_RCC_ClockConfig+0x260>)
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	f023 0203 	bic.w	r2, r3, #3
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	491a      	ldr	r1, [pc, #104]	; (8002e78 <HAL_RCC_ClockConfig+0x260>)
 8002e10:	4313      	orrs	r3, r2
 8002e12:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e14:	f7fe f946 	bl	80010a4 <HAL_GetTick>
 8002e18:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e1a:	e00a      	b.n	8002e32 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e1c:	f7fe f942 	bl	80010a4 <HAL_GetTick>
 8002e20:	4602      	mov	r2, r0
 8002e22:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d901      	bls.n	8002e32 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002e2e:	2303      	movs	r3, #3
 8002e30:	e061      	b.n	8002ef6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e32:	4b11      	ldr	r3, [pc, #68]	; (8002e78 <HAL_RCC_ClockConfig+0x260>)
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	f003 020c 	and.w	r2, r3, #12
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	009b      	lsls	r3, r3, #2
 8002e40:	429a      	cmp	r2, r3
 8002e42:	d1eb      	bne.n	8002e1c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e44:	4b0b      	ldr	r3, [pc, #44]	; (8002e74 <HAL_RCC_ClockConfig+0x25c>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 0307 	and.w	r3, r3, #7
 8002e4c:	683a      	ldr	r2, [r7, #0]
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d214      	bcs.n	8002e7c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e52:	4b08      	ldr	r3, [pc, #32]	; (8002e74 <HAL_RCC_ClockConfig+0x25c>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f023 0207 	bic.w	r2, r3, #7
 8002e5a:	4906      	ldr	r1, [pc, #24]	; (8002e74 <HAL_RCC_ClockConfig+0x25c>)
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e62:	4b04      	ldr	r3, [pc, #16]	; (8002e74 <HAL_RCC_ClockConfig+0x25c>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 0307 	and.w	r3, r3, #7
 8002e6a:	683a      	ldr	r2, [r7, #0]
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d005      	beq.n	8002e7c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e040      	b.n	8002ef6 <HAL_RCC_ClockConfig+0x2de>
 8002e74:	40022000 	.word	0x40022000
 8002e78:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f003 0304 	and.w	r3, r3, #4
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d008      	beq.n	8002e9a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e88:	4b1d      	ldr	r3, [pc, #116]	; (8002f00 <HAL_RCC_ClockConfig+0x2e8>)
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	68db      	ldr	r3, [r3, #12]
 8002e94:	491a      	ldr	r1, [pc, #104]	; (8002f00 <HAL_RCC_ClockConfig+0x2e8>)
 8002e96:	4313      	orrs	r3, r2
 8002e98:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 0308 	and.w	r3, r3, #8
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d009      	beq.n	8002eba <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ea6:	4b16      	ldr	r3, [pc, #88]	; (8002f00 <HAL_RCC_ClockConfig+0x2e8>)
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	691b      	ldr	r3, [r3, #16]
 8002eb2:	00db      	lsls	r3, r3, #3
 8002eb4:	4912      	ldr	r1, [pc, #72]	; (8002f00 <HAL_RCC_ClockConfig+0x2e8>)
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002eba:	f000 f829 	bl	8002f10 <HAL_RCC_GetSysClockFreq>
 8002ebe:	4601      	mov	r1, r0
 8002ec0:	4b0f      	ldr	r3, [pc, #60]	; (8002f00 <HAL_RCC_ClockConfig+0x2e8>)
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ec8:	22f0      	movs	r2, #240	; 0xf0
 8002eca:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ecc:	693a      	ldr	r2, [r7, #16]
 8002ece:	fa92 f2a2 	rbit	r2, r2
 8002ed2:	60fa      	str	r2, [r7, #12]
  return result;
 8002ed4:	68fa      	ldr	r2, [r7, #12]
 8002ed6:	fab2 f282 	clz	r2, r2
 8002eda:	b2d2      	uxtb	r2, r2
 8002edc:	40d3      	lsrs	r3, r2
 8002ede:	4a09      	ldr	r2, [pc, #36]	; (8002f04 <HAL_RCC_ClockConfig+0x2ec>)
 8002ee0:	5cd3      	ldrb	r3, [r2, r3]
 8002ee2:	fa21 f303 	lsr.w	r3, r1, r3
 8002ee6:	4a08      	ldr	r2, [pc, #32]	; (8002f08 <HAL_RCC_ClockConfig+0x2f0>)
 8002ee8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002eea:	4b08      	ldr	r3, [pc, #32]	; (8002f0c <HAL_RCC_ClockConfig+0x2f4>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4618      	mov	r0, r3
 8002ef0:	f7fe f894 	bl	800101c <HAL_InitTick>
  
  return HAL_OK;
 8002ef4:	2300      	movs	r3, #0
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3778      	adds	r7, #120	; 0x78
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	bf00      	nop
 8002f00:	40021000 	.word	0x40021000
 8002f04:	0800630c 	.word	0x0800630c
 8002f08:	20000040 	.word	0x20000040
 8002f0c:	20000044 	.word	0x20000044

08002f10 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b08b      	sub	sp, #44	; 0x2c
 8002f14:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002f16:	2300      	movs	r3, #0
 8002f18:	61fb      	str	r3, [r7, #28]
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	61bb      	str	r3, [r7, #24]
 8002f1e:	2300      	movs	r3, #0
 8002f20:	627b      	str	r3, [r7, #36]	; 0x24
 8002f22:	2300      	movs	r3, #0
 8002f24:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002f26:	2300      	movs	r3, #0
 8002f28:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002f2a:	4b29      	ldr	r3, [pc, #164]	; (8002fd0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002f30:	69fb      	ldr	r3, [r7, #28]
 8002f32:	f003 030c 	and.w	r3, r3, #12
 8002f36:	2b04      	cmp	r3, #4
 8002f38:	d002      	beq.n	8002f40 <HAL_RCC_GetSysClockFreq+0x30>
 8002f3a:	2b08      	cmp	r3, #8
 8002f3c:	d003      	beq.n	8002f46 <HAL_RCC_GetSysClockFreq+0x36>
 8002f3e:	e03c      	b.n	8002fba <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002f40:	4b24      	ldr	r3, [pc, #144]	; (8002fd4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002f42:	623b      	str	r3, [r7, #32]
      break;
 8002f44:	e03c      	b.n	8002fc0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002f46:	69fb      	ldr	r3, [r7, #28]
 8002f48:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002f4c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002f50:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f52:	68ba      	ldr	r2, [r7, #8]
 8002f54:	fa92 f2a2 	rbit	r2, r2
 8002f58:	607a      	str	r2, [r7, #4]
  return result;
 8002f5a:	687a      	ldr	r2, [r7, #4]
 8002f5c:	fab2 f282 	clz	r2, r2
 8002f60:	b2d2      	uxtb	r2, r2
 8002f62:	40d3      	lsrs	r3, r2
 8002f64:	4a1c      	ldr	r2, [pc, #112]	; (8002fd8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002f66:	5cd3      	ldrb	r3, [r2, r3]
 8002f68:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002f6a:	4b19      	ldr	r3, [pc, #100]	; (8002fd0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002f6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f6e:	f003 030f 	and.w	r3, r3, #15
 8002f72:	220f      	movs	r2, #15
 8002f74:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f76:	693a      	ldr	r2, [r7, #16]
 8002f78:	fa92 f2a2 	rbit	r2, r2
 8002f7c:	60fa      	str	r2, [r7, #12]
  return result;
 8002f7e:	68fa      	ldr	r2, [r7, #12]
 8002f80:	fab2 f282 	clz	r2, r2
 8002f84:	b2d2      	uxtb	r2, r2
 8002f86:	40d3      	lsrs	r3, r2
 8002f88:	4a14      	ldr	r2, [pc, #80]	; (8002fdc <HAL_RCC_GetSysClockFreq+0xcc>)
 8002f8a:	5cd3      	ldrb	r3, [r2, r3]
 8002f8c:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d008      	beq.n	8002faa <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002f98:	4a0e      	ldr	r2, [pc, #56]	; (8002fd4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002f9a:	69bb      	ldr	r3, [r7, #24]
 8002f9c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	fb02 f303 	mul.w	r3, r2, r3
 8002fa6:	627b      	str	r3, [r7, #36]	; 0x24
 8002fa8:	e004      	b.n	8002fb4 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	4a0c      	ldr	r2, [pc, #48]	; (8002fe0 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002fae:	fb02 f303 	mul.w	r3, r2, r3
 8002fb2:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fb6:	623b      	str	r3, [r7, #32]
      break;
 8002fb8:	e002      	b.n	8002fc0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002fba:	4b06      	ldr	r3, [pc, #24]	; (8002fd4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002fbc:	623b      	str	r3, [r7, #32]
      break;
 8002fbe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002fc0:	6a3b      	ldr	r3, [r7, #32]
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	372c      	adds	r7, #44	; 0x2c
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr
 8002fce:	bf00      	nop
 8002fd0:	40021000 	.word	0x40021000
 8002fd4:	007a1200 	.word	0x007a1200
 8002fd8:	0800631c 	.word	0x0800631c
 8002fdc:	0800632c 	.word	0x0800632c
 8002fe0:	003d0900 	.word	0x003d0900

08002fe4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b092      	sub	sp, #72	; 0x48
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002fec:	2300      	movs	r3, #0
 8002fee:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003002:	2b00      	cmp	r3, #0
 8003004:	f000 80d4 	beq.w	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003008:	4b4e      	ldr	r3, [pc, #312]	; (8003144 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800300a:	69db      	ldr	r3, [r3, #28]
 800300c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003010:	2b00      	cmp	r3, #0
 8003012:	d10e      	bne.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003014:	4b4b      	ldr	r3, [pc, #300]	; (8003144 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003016:	69db      	ldr	r3, [r3, #28]
 8003018:	4a4a      	ldr	r2, [pc, #296]	; (8003144 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800301a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800301e:	61d3      	str	r3, [r2, #28]
 8003020:	4b48      	ldr	r3, [pc, #288]	; (8003144 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003022:	69db      	ldr	r3, [r3, #28]
 8003024:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003028:	60bb      	str	r3, [r7, #8]
 800302a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800302c:	2301      	movs	r3, #1
 800302e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003032:	4b45      	ldr	r3, [pc, #276]	; (8003148 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800303a:	2b00      	cmp	r3, #0
 800303c:	d118      	bne.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800303e:	4b42      	ldr	r3, [pc, #264]	; (8003148 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a41      	ldr	r2, [pc, #260]	; (8003148 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003044:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003048:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800304a:	f7fe f82b 	bl	80010a4 <HAL_GetTick>
 800304e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003050:	e008      	b.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003052:	f7fe f827 	bl	80010a4 <HAL_GetTick>
 8003056:	4602      	mov	r2, r0
 8003058:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800305a:	1ad3      	subs	r3, r2, r3
 800305c:	2b64      	cmp	r3, #100	; 0x64
 800305e:	d901      	bls.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003060:	2303      	movs	r3, #3
 8003062:	e169      	b.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003064:	4b38      	ldr	r3, [pc, #224]	; (8003148 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800306c:	2b00      	cmp	r3, #0
 800306e:	d0f0      	beq.n	8003052 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003070:	4b34      	ldr	r3, [pc, #208]	; (8003144 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003072:	6a1b      	ldr	r3, [r3, #32]
 8003074:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003078:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800307a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800307c:	2b00      	cmp	r3, #0
 800307e:	f000 8084 	beq.w	800318a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800308a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800308c:	429a      	cmp	r2, r3
 800308e:	d07c      	beq.n	800318a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003090:	4b2c      	ldr	r3, [pc, #176]	; (8003144 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003092:	6a1b      	ldr	r3, [r3, #32]
 8003094:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003098:	63fb      	str	r3, [r7, #60]	; 0x3c
 800309a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800309e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030a2:	fa93 f3a3 	rbit	r3, r3
 80030a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80030a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80030aa:	fab3 f383 	clz	r3, r3
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	461a      	mov	r2, r3
 80030b2:	4b26      	ldr	r3, [pc, #152]	; (800314c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80030b4:	4413      	add	r3, r2
 80030b6:	009b      	lsls	r3, r3, #2
 80030b8:	461a      	mov	r2, r3
 80030ba:	2301      	movs	r3, #1
 80030bc:	6013      	str	r3, [r2, #0]
 80030be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80030c2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030c6:	fa93 f3a3 	rbit	r3, r3
 80030ca:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80030cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80030ce:	fab3 f383 	clz	r3, r3
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	461a      	mov	r2, r3
 80030d6:	4b1d      	ldr	r3, [pc, #116]	; (800314c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80030d8:	4413      	add	r3, r2
 80030da:	009b      	lsls	r3, r3, #2
 80030dc:	461a      	mov	r2, r3
 80030de:	2300      	movs	r3, #0
 80030e0:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80030e2:	4a18      	ldr	r2, [pc, #96]	; (8003144 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030e6:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80030e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030ea:	f003 0301 	and.w	r3, r3, #1
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d04b      	beq.n	800318a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030f2:	f7fd ffd7 	bl	80010a4 <HAL_GetTick>
 80030f6:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030f8:	e00a      	b.n	8003110 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030fa:	f7fd ffd3 	bl	80010a4 <HAL_GetTick>
 80030fe:	4602      	mov	r2, r0
 8003100:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003102:	1ad3      	subs	r3, r2, r3
 8003104:	f241 3288 	movw	r2, #5000	; 0x1388
 8003108:	4293      	cmp	r3, r2
 800310a:	d901      	bls.n	8003110 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800310c:	2303      	movs	r3, #3
 800310e:	e113      	b.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8003110:	2302      	movs	r3, #2
 8003112:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003114:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003116:	fa93 f3a3 	rbit	r3, r3
 800311a:	627b      	str	r3, [r7, #36]	; 0x24
 800311c:	2302      	movs	r3, #2
 800311e:	623b      	str	r3, [r7, #32]
 8003120:	6a3b      	ldr	r3, [r7, #32]
 8003122:	fa93 f3a3 	rbit	r3, r3
 8003126:	61fb      	str	r3, [r7, #28]
  return result;
 8003128:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800312a:	fab3 f383 	clz	r3, r3
 800312e:	b2db      	uxtb	r3, r3
 8003130:	095b      	lsrs	r3, r3, #5
 8003132:	b2db      	uxtb	r3, r3
 8003134:	f043 0302 	orr.w	r3, r3, #2
 8003138:	b2db      	uxtb	r3, r3
 800313a:	2b02      	cmp	r3, #2
 800313c:	d108      	bne.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800313e:	4b01      	ldr	r3, [pc, #4]	; (8003144 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003140:	6a1b      	ldr	r3, [r3, #32]
 8003142:	e00d      	b.n	8003160 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003144:	40021000 	.word	0x40021000
 8003148:	40007000 	.word	0x40007000
 800314c:	10908100 	.word	0x10908100
 8003150:	2302      	movs	r3, #2
 8003152:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003154:	69bb      	ldr	r3, [r7, #24]
 8003156:	fa93 f3a3 	rbit	r3, r3
 800315a:	617b      	str	r3, [r7, #20]
 800315c:	4b78      	ldr	r3, [pc, #480]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800315e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003160:	2202      	movs	r2, #2
 8003162:	613a      	str	r2, [r7, #16]
 8003164:	693a      	ldr	r2, [r7, #16]
 8003166:	fa92 f2a2 	rbit	r2, r2
 800316a:	60fa      	str	r2, [r7, #12]
  return result;
 800316c:	68fa      	ldr	r2, [r7, #12]
 800316e:	fab2 f282 	clz	r2, r2
 8003172:	b2d2      	uxtb	r2, r2
 8003174:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003178:	b2d2      	uxtb	r2, r2
 800317a:	f002 021f 	and.w	r2, r2, #31
 800317e:	2101      	movs	r1, #1
 8003180:	fa01 f202 	lsl.w	r2, r1, r2
 8003184:	4013      	ands	r3, r2
 8003186:	2b00      	cmp	r3, #0
 8003188:	d0b7      	beq.n	80030fa <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800318a:	4b6d      	ldr	r3, [pc, #436]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800318c:	6a1b      	ldr	r3, [r3, #32]
 800318e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	496a      	ldr	r1, [pc, #424]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003198:	4313      	orrs	r3, r2
 800319a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800319c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	d105      	bne.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031a4:	4b66      	ldr	r3, [pc, #408]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80031a6:	69db      	ldr	r3, [r3, #28]
 80031a8:	4a65      	ldr	r2, [pc, #404]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80031aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031ae:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f003 0301 	and.w	r3, r3, #1
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d008      	beq.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80031bc:	4b60      	ldr	r3, [pc, #384]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80031be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031c0:	f023 0203 	bic.w	r2, r3, #3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	495d      	ldr	r1, [pc, #372]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80031ca:	4313      	orrs	r3, r2
 80031cc:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 0302 	and.w	r3, r3, #2
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d008      	beq.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80031da:	4b59      	ldr	r3, [pc, #356]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80031dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031de:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	68db      	ldr	r3, [r3, #12]
 80031e6:	4956      	ldr	r1, [pc, #344]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80031e8:	4313      	orrs	r3, r2
 80031ea:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 0304 	and.w	r3, r3, #4
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d008      	beq.n	800320a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80031f8:	4b51      	ldr	r3, [pc, #324]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80031fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031fc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	691b      	ldr	r3, [r3, #16]
 8003204:	494e      	ldr	r1, [pc, #312]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003206:	4313      	orrs	r3, r2
 8003208:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 0320 	and.w	r3, r3, #32
 8003212:	2b00      	cmp	r3, #0
 8003214:	d008      	beq.n	8003228 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003216:	4b4a      	ldr	r3, [pc, #296]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800321a:	f023 0210 	bic.w	r2, r3, #16
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	69db      	ldr	r3, [r3, #28]
 8003222:	4947      	ldr	r1, [pc, #284]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003224:	4313      	orrs	r3, r2
 8003226:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003230:	2b00      	cmp	r3, #0
 8003232:	d008      	beq.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003234:	4b42      	ldr	r3, [pc, #264]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003240:	493f      	ldr	r1, [pc, #252]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003242:	4313      	orrs	r3, r2
 8003244:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800324e:	2b00      	cmp	r3, #0
 8003250:	d008      	beq.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003252:	4b3b      	ldr	r3, [pc, #236]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003256:	f023 0220 	bic.w	r2, r3, #32
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6a1b      	ldr	r3, [r3, #32]
 800325e:	4938      	ldr	r1, [pc, #224]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003260:	4313      	orrs	r3, r2
 8003262:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 0308 	and.w	r3, r3, #8
 800326c:	2b00      	cmp	r3, #0
 800326e:	d008      	beq.n	8003282 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003270:	4b33      	ldr	r3, [pc, #204]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003274:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	695b      	ldr	r3, [r3, #20]
 800327c:	4930      	ldr	r1, [pc, #192]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800327e:	4313      	orrs	r3, r2
 8003280:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0310 	and.w	r3, r3, #16
 800328a:	2b00      	cmp	r3, #0
 800328c:	d008      	beq.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800328e:	4b2c      	ldr	r3, [pc, #176]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003292:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	699b      	ldr	r3, [r3, #24]
 800329a:	4929      	ldr	r1, [pc, #164]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800329c:	4313      	orrs	r3, r2
 800329e:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d008      	beq.n	80032be <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80032ac:	4b24      	ldr	r3, [pc, #144]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032b8:	4921      	ldr	r1, [pc, #132]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80032ba:	4313      	orrs	r3, r2
 80032bc:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d008      	beq.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80032ca:	4b1d      	ldr	r3, [pc, #116]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80032cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ce:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d6:	491a      	ldr	r1, [pc, #104]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80032d8:	4313      	orrs	r3, r2
 80032da:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d008      	beq.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80032e8:	4b15      	ldr	r3, [pc, #84]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80032ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ec:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032f4:	4912      	ldr	r1, [pc, #72]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80032f6:	4313      	orrs	r3, r2
 80032f8:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003302:	2b00      	cmp	r3, #0
 8003304:	d008      	beq.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003306:	4b0e      	ldr	r3, [pc, #56]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800330a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003312:	490b      	ldr	r1, [pc, #44]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003314:	4313      	orrs	r3, r2
 8003316:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003320:	2b00      	cmp	r3, #0
 8003322:	d008      	beq.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003324:	4b06      	ldr	r3, [pc, #24]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003328:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003330:	4903      	ldr	r1, [pc, #12]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003332:	4313      	orrs	r3, r2
 8003334:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003336:	2300      	movs	r3, #0
}
 8003338:	4618      	mov	r0, r3
 800333a:	3748      	adds	r7, #72	; 0x48
 800333c:	46bd      	mov	sp, r7
 800333e:	bd80      	pop	{r7, pc}
 8003340:	40021000 	.word	0x40021000

08003344 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b084      	sub	sp, #16
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d101      	bne.n	8003356 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e09d      	b.n	8003492 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800335a:	2b00      	cmp	r3, #0
 800335c:	d108      	bne.n	8003370 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003366:	d009      	beq.n	800337c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2200      	movs	r2, #0
 800336c:	61da      	str	r2, [r3, #28]
 800336e:	e005      	b.n	800337c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2200      	movs	r2, #0
 8003374:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2200      	movs	r2, #0
 800337a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2200      	movs	r2, #0
 8003380:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003388:	b2db      	uxtb	r3, r3
 800338a:	2b00      	cmp	r3, #0
 800338c:	d106      	bne.n	800339c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2200      	movs	r2, #0
 8003392:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003396:	6878      	ldr	r0, [r7, #4]
 8003398:	f7fd fb78 	bl	8000a8c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2202      	movs	r2, #2
 80033a0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80033b2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80033bc:	d902      	bls.n	80033c4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80033be:	2300      	movs	r3, #0
 80033c0:	60fb      	str	r3, [r7, #12]
 80033c2:	e002      	b.n	80033ca <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80033c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033c8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	68db      	ldr	r3, [r3, #12]
 80033ce:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80033d2:	d007      	beq.n	80033e4 <HAL_SPI_Init+0xa0>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	68db      	ldr	r3, [r3, #12]
 80033d8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80033dc:	d002      	beq.n	80033e4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2200      	movs	r2, #0
 80033e2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80033f4:	431a      	orrs	r2, r3
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	691b      	ldr	r3, [r3, #16]
 80033fa:	f003 0302 	and.w	r3, r3, #2
 80033fe:	431a      	orrs	r2, r3
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	695b      	ldr	r3, [r3, #20]
 8003404:	f003 0301 	and.w	r3, r3, #1
 8003408:	431a      	orrs	r2, r3
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	699b      	ldr	r3, [r3, #24]
 800340e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003412:	431a      	orrs	r2, r3
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	69db      	ldr	r3, [r3, #28]
 8003418:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800341c:	431a      	orrs	r2, r3
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6a1b      	ldr	r3, [r3, #32]
 8003422:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003426:	ea42 0103 	orr.w	r1, r2, r3
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800342e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	430a      	orrs	r2, r1
 8003438:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	699b      	ldr	r3, [r3, #24]
 800343e:	0c1b      	lsrs	r3, r3, #16
 8003440:	f003 0204 	and.w	r2, r3, #4
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003448:	f003 0310 	and.w	r3, r3, #16
 800344c:	431a      	orrs	r2, r3
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003452:	f003 0308 	and.w	r3, r3, #8
 8003456:	431a      	orrs	r2, r3
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003460:	ea42 0103 	orr.w	r1, r2, r3
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	430a      	orrs	r2, r1
 8003470:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	69da      	ldr	r2, [r3, #28]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003480:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2200      	movs	r2, #0
 8003486:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2201      	movs	r2, #1
 800348c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003490:	2300      	movs	r3, #0
}
 8003492:	4618      	mov	r0, r3
 8003494:	3710      	adds	r7, #16
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}

0800349a <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800349a:	b580      	push	{r7, lr}
 800349c:	b082      	sub	sp, #8
 800349e:	af00      	add	r7, sp, #0
 80034a0:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d101      	bne.n	80034ac <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	e01a      	b.n	80034e2 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2202      	movs	r2, #2
 80034b0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034c2:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80034c4:	6878      	ldr	r0, [r7, #4]
 80034c6:	f7fd fb23 	bl	8000b10 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2200      	movs	r2, #0
 80034ce:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2200      	movs	r2, #0
 80034d4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2200      	movs	r2, #0
 80034dc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  return HAL_OK;
 80034e0:	2300      	movs	r3, #0
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3708      	adds	r7, #8
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}

080034ea <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80034ea:	b580      	push	{r7, lr}
 80034ec:	b08a      	sub	sp, #40	; 0x28
 80034ee:	af00      	add	r7, sp, #0
 80034f0:	60f8      	str	r0, [r7, #12]
 80034f2:	60b9      	str	r1, [r7, #8]
 80034f4:	607a      	str	r2, [r7, #4]
 80034f6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80034f8:	2301      	movs	r3, #1
 80034fa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80034fc:	2300      	movs	r3, #0
 80034fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003508:	2b01      	cmp	r3, #1
 800350a:	d101      	bne.n	8003510 <HAL_SPI_TransmitReceive+0x26>
 800350c:	2302      	movs	r3, #2
 800350e:	e20a      	b.n	8003926 <HAL_SPI_TransmitReceive+0x43c>
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2201      	movs	r2, #1
 8003514:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003518:	f7fd fdc4 	bl	80010a4 <HAL_GetTick>
 800351c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003524:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800352c:	887b      	ldrh	r3, [r7, #2]
 800352e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8003530:	887b      	ldrh	r3, [r7, #2]
 8003532:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003534:	7efb      	ldrb	r3, [r7, #27]
 8003536:	2b01      	cmp	r3, #1
 8003538:	d00e      	beq.n	8003558 <HAL_SPI_TransmitReceive+0x6e>
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003540:	d106      	bne.n	8003550 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d102      	bne.n	8003550 <HAL_SPI_TransmitReceive+0x66>
 800354a:	7efb      	ldrb	r3, [r7, #27]
 800354c:	2b04      	cmp	r3, #4
 800354e:	d003      	beq.n	8003558 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8003550:	2302      	movs	r3, #2
 8003552:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003556:	e1e0      	b.n	800391a <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d005      	beq.n	800356a <HAL_SPI_TransmitReceive+0x80>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d002      	beq.n	800356a <HAL_SPI_TransmitReceive+0x80>
 8003564:	887b      	ldrh	r3, [r7, #2]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d103      	bne.n	8003572 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003570:	e1d3      	b.n	800391a <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003578:	b2db      	uxtb	r3, r3
 800357a:	2b04      	cmp	r3, #4
 800357c:	d003      	beq.n	8003586 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2205      	movs	r2, #5
 8003582:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2200      	movs	r2, #0
 800358a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	687a      	ldr	r2, [r7, #4]
 8003590:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	887a      	ldrh	r2, [r7, #2]
 8003596:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	887a      	ldrh	r2, [r7, #2]
 800359e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	68ba      	ldr	r2, [r7, #8]
 80035a6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	887a      	ldrh	r2, [r7, #2]
 80035ac:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	887a      	ldrh	r2, [r7, #2]
 80035b2:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	2200      	movs	r2, #0
 80035b8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	2200      	movs	r2, #0
 80035be:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	68db      	ldr	r3, [r3, #12]
 80035c4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80035c8:	d802      	bhi.n	80035d0 <HAL_SPI_TransmitReceive+0xe6>
 80035ca:	8a3b      	ldrh	r3, [r7, #16]
 80035cc:	2b01      	cmp	r3, #1
 80035ce:	d908      	bls.n	80035e2 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	685a      	ldr	r2, [r3, #4]
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80035de:	605a      	str	r2, [r3, #4]
 80035e0:	e007      	b.n	80035f2 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	685a      	ldr	r2, [r3, #4]
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80035f0:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035fc:	2b40      	cmp	r3, #64	; 0x40
 80035fe:	d007      	beq.n	8003610 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800360e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003618:	f240 8081 	bls.w	800371e <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d002      	beq.n	800362a <HAL_SPI_TransmitReceive+0x140>
 8003624:	8a7b      	ldrh	r3, [r7, #18]
 8003626:	2b01      	cmp	r3, #1
 8003628:	d16d      	bne.n	8003706 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800362e:	881a      	ldrh	r2, [r3, #0]
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800363a:	1c9a      	adds	r2, r3, #2
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003644:	b29b      	uxth	r3, r3
 8003646:	3b01      	subs	r3, #1
 8003648:	b29a      	uxth	r2, r3
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800364e:	e05a      	b.n	8003706 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	f003 0302 	and.w	r3, r3, #2
 800365a:	2b02      	cmp	r3, #2
 800365c:	d11b      	bne.n	8003696 <HAL_SPI_TransmitReceive+0x1ac>
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003662:	b29b      	uxth	r3, r3
 8003664:	2b00      	cmp	r3, #0
 8003666:	d016      	beq.n	8003696 <HAL_SPI_TransmitReceive+0x1ac>
 8003668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800366a:	2b01      	cmp	r3, #1
 800366c:	d113      	bne.n	8003696 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003672:	881a      	ldrh	r2, [r3, #0]
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800367e:	1c9a      	adds	r2, r3, #2
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003688:	b29b      	uxth	r3, r3
 800368a:	3b01      	subs	r3, #1
 800368c:	b29a      	uxth	r2, r3
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003692:	2300      	movs	r3, #0
 8003694:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	f003 0301 	and.w	r3, r3, #1
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d11c      	bne.n	80036de <HAL_SPI_TransmitReceive+0x1f4>
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80036aa:	b29b      	uxth	r3, r3
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d016      	beq.n	80036de <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	68da      	ldr	r2, [r3, #12]
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ba:	b292      	uxth	r2, r2
 80036bc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c2:	1c9a      	adds	r2, r3, #2
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80036ce:	b29b      	uxth	r3, r3
 80036d0:	3b01      	subs	r3, #1
 80036d2:	b29a      	uxth	r2, r3
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80036da:	2301      	movs	r3, #1
 80036dc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80036de:	f7fd fce1 	bl	80010a4 <HAL_GetTick>
 80036e2:	4602      	mov	r2, r0
 80036e4:	69fb      	ldr	r3, [r7, #28]
 80036e6:	1ad3      	subs	r3, r2, r3
 80036e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80036ea:	429a      	cmp	r2, r3
 80036ec:	d80b      	bhi.n	8003706 <HAL_SPI_TransmitReceive+0x21c>
 80036ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036f4:	d007      	beq.n	8003706 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 80036f6:	2303      	movs	r3, #3
 80036f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2201      	movs	r2, #1
 8003700:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8003704:	e109      	b.n	800391a <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800370a:	b29b      	uxth	r3, r3
 800370c:	2b00      	cmp	r3, #0
 800370e:	d19f      	bne.n	8003650 <HAL_SPI_TransmitReceive+0x166>
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003716:	b29b      	uxth	r3, r3
 8003718:	2b00      	cmp	r3, #0
 800371a:	d199      	bne.n	8003650 <HAL_SPI_TransmitReceive+0x166>
 800371c:	e0e3      	b.n	80038e6 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d003      	beq.n	800372e <HAL_SPI_TransmitReceive+0x244>
 8003726:	8a7b      	ldrh	r3, [r7, #18]
 8003728:	2b01      	cmp	r3, #1
 800372a:	f040 80cf 	bne.w	80038cc <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003732:	b29b      	uxth	r3, r3
 8003734:	2b01      	cmp	r3, #1
 8003736:	d912      	bls.n	800375e <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800373c:	881a      	ldrh	r2, [r3, #0]
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003748:	1c9a      	adds	r2, r3, #2
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003752:	b29b      	uxth	r3, r3
 8003754:	3b02      	subs	r3, #2
 8003756:	b29a      	uxth	r2, r3
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800375c:	e0b6      	b.n	80038cc <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	330c      	adds	r3, #12
 8003768:	7812      	ldrb	r2, [r2, #0]
 800376a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003770:	1c5a      	adds	r2, r3, #1
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800377a:	b29b      	uxth	r3, r3
 800377c:	3b01      	subs	r3, #1
 800377e:	b29a      	uxth	r2, r3
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003784:	e0a2      	b.n	80038cc <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	f003 0302 	and.w	r3, r3, #2
 8003790:	2b02      	cmp	r3, #2
 8003792:	d134      	bne.n	80037fe <HAL_SPI_TransmitReceive+0x314>
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003798:	b29b      	uxth	r3, r3
 800379a:	2b00      	cmp	r3, #0
 800379c:	d02f      	beq.n	80037fe <HAL_SPI_TransmitReceive+0x314>
 800379e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037a0:	2b01      	cmp	r3, #1
 80037a2:	d12c      	bne.n	80037fe <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80037a8:	b29b      	uxth	r3, r3
 80037aa:	2b01      	cmp	r3, #1
 80037ac:	d912      	bls.n	80037d4 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037b2:	881a      	ldrh	r2, [r3, #0]
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037be:	1c9a      	adds	r2, r3, #2
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80037c8:	b29b      	uxth	r3, r3
 80037ca:	3b02      	subs	r3, #2
 80037cc:	b29a      	uxth	r2, r3
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80037d2:	e012      	b.n	80037fa <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	330c      	adds	r3, #12
 80037de:	7812      	ldrb	r2, [r2, #0]
 80037e0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037e6:	1c5a      	adds	r2, r3, #1
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80037f0:	b29b      	uxth	r3, r3
 80037f2:	3b01      	subs	r3, #1
 80037f4:	b29a      	uxth	r2, r3
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80037fa:	2300      	movs	r3, #0
 80037fc:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	f003 0301 	and.w	r3, r3, #1
 8003808:	2b01      	cmp	r3, #1
 800380a:	d148      	bne.n	800389e <HAL_SPI_TransmitReceive+0x3b4>
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003812:	b29b      	uxth	r3, r3
 8003814:	2b00      	cmp	r3, #0
 8003816:	d042      	beq.n	800389e <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800381e:	b29b      	uxth	r3, r3
 8003820:	2b01      	cmp	r3, #1
 8003822:	d923      	bls.n	800386c <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	68da      	ldr	r2, [r3, #12]
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800382e:	b292      	uxth	r2, r2
 8003830:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003836:	1c9a      	adds	r2, r3, #2
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003842:	b29b      	uxth	r3, r3
 8003844:	3b02      	subs	r3, #2
 8003846:	b29a      	uxth	r2, r3
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003854:	b29b      	uxth	r3, r3
 8003856:	2b01      	cmp	r3, #1
 8003858:	d81f      	bhi.n	800389a <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	685a      	ldr	r2, [r3, #4]
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003868:	605a      	str	r2, [r3, #4]
 800386a:	e016      	b.n	800389a <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f103 020c 	add.w	r2, r3, #12
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003878:	7812      	ldrb	r2, [r2, #0]
 800387a:	b2d2      	uxtb	r2, r2
 800387c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003882:	1c5a      	adds	r2, r3, #1
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800388e:	b29b      	uxth	r3, r3
 8003890:	3b01      	subs	r3, #1
 8003892:	b29a      	uxth	r2, r3
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800389a:	2301      	movs	r3, #1
 800389c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800389e:	f7fd fc01 	bl	80010a4 <HAL_GetTick>
 80038a2:	4602      	mov	r2, r0
 80038a4:	69fb      	ldr	r3, [r7, #28]
 80038a6:	1ad3      	subs	r3, r2, r3
 80038a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d803      	bhi.n	80038b6 <HAL_SPI_TransmitReceive+0x3cc>
 80038ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038b4:	d102      	bne.n	80038bc <HAL_SPI_TransmitReceive+0x3d2>
 80038b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d107      	bne.n	80038cc <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 80038bc:	2303      	movs	r3, #3
 80038be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2201      	movs	r2, #1
 80038c6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 80038ca:	e026      	b.n	800391a <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80038d0:	b29b      	uxth	r3, r3
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	f47f af57 	bne.w	8003786 <HAL_SPI_TransmitReceive+0x29c>
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80038de:	b29b      	uxth	r3, r3
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	f47f af50 	bne.w	8003786 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80038e6:	69fa      	ldr	r2, [r7, #28]
 80038e8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80038ea:	68f8      	ldr	r0, [r7, #12]
 80038ec:	f000 f94c 	bl	8003b88 <SPI_EndRxTxTransaction>
 80038f0:	4603      	mov	r3, r0
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d005      	beq.n	8003902 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 80038f6:	2301      	movs	r3, #1
 80038f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	2220      	movs	r2, #32
 8003900:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003906:	2b00      	cmp	r3, #0
 8003908:	d003      	beq.n	8003912 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003910:	e003      	b.n	800391a <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2201      	movs	r2, #1
 8003916:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2200      	movs	r2, #0
 800391e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003922:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8003926:	4618      	mov	r0, r3
 8003928:	3728      	adds	r7, #40	; 0x28
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}

0800392e <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800392e:	b480      	push	{r7}
 8003930:	b083      	sub	sp, #12
 8003932:	af00      	add	r7, sp, #0
 8003934:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800393c:	b2db      	uxtb	r3, r3
}
 800393e:	4618      	mov	r0, r3
 8003940:	370c      	adds	r7, #12
 8003942:	46bd      	mov	sp, r7
 8003944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003948:	4770      	bx	lr
	...

0800394c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b088      	sub	sp, #32
 8003950:	af00      	add	r7, sp, #0
 8003952:	60f8      	str	r0, [r7, #12]
 8003954:	60b9      	str	r1, [r7, #8]
 8003956:	603b      	str	r3, [r7, #0]
 8003958:	4613      	mov	r3, r2
 800395a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800395c:	f7fd fba2 	bl	80010a4 <HAL_GetTick>
 8003960:	4602      	mov	r2, r0
 8003962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003964:	1a9b      	subs	r3, r3, r2
 8003966:	683a      	ldr	r2, [r7, #0]
 8003968:	4413      	add	r3, r2
 800396a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800396c:	f7fd fb9a 	bl	80010a4 <HAL_GetTick>
 8003970:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003972:	4b39      	ldr	r3, [pc, #228]	; (8003a58 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	015b      	lsls	r3, r3, #5
 8003978:	0d1b      	lsrs	r3, r3, #20
 800397a:	69fa      	ldr	r2, [r7, #28]
 800397c:	fb02 f303 	mul.w	r3, r2, r3
 8003980:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003982:	e054      	b.n	8003a2e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	f1b3 3fff 	cmp.w	r3, #4294967295
 800398a:	d050      	beq.n	8003a2e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800398c:	f7fd fb8a 	bl	80010a4 <HAL_GetTick>
 8003990:	4602      	mov	r2, r0
 8003992:	69bb      	ldr	r3, [r7, #24]
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	69fa      	ldr	r2, [r7, #28]
 8003998:	429a      	cmp	r2, r3
 800399a:	d902      	bls.n	80039a2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800399c:	69fb      	ldr	r3, [r7, #28]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d13d      	bne.n	8003a1e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	685a      	ldr	r2, [r3, #4]
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80039b0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80039ba:	d111      	bne.n	80039e0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80039c4:	d004      	beq.n	80039d0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039ce:	d107      	bne.n	80039e0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80039de:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80039e8:	d10f      	bne.n	8003a0a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	681a      	ldr	r2, [r3, #0]
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80039f8:	601a      	str	r2, [r3, #0]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003a08:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	2200      	movs	r2, #0
 8003a16:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003a1a:	2303      	movs	r3, #3
 8003a1c:	e017      	b.n	8003a4e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003a1e:	697b      	ldr	r3, [r7, #20]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d101      	bne.n	8003a28 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003a24:	2300      	movs	r3, #0
 8003a26:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	3b01      	subs	r3, #1
 8003a2c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	689a      	ldr	r2, [r3, #8]
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	4013      	ands	r3, r2
 8003a38:	68ba      	ldr	r2, [r7, #8]
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	bf0c      	ite	eq
 8003a3e:	2301      	moveq	r3, #1
 8003a40:	2300      	movne	r3, #0
 8003a42:	b2db      	uxtb	r3, r3
 8003a44:	461a      	mov	r2, r3
 8003a46:	79fb      	ldrb	r3, [r7, #7]
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d19b      	bne.n	8003984 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003a4c:	2300      	movs	r3, #0
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3720      	adds	r7, #32
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	bf00      	nop
 8003a58:	20000040 	.word	0x20000040

08003a5c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b08a      	sub	sp, #40	; 0x28
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	60f8      	str	r0, [r7, #12]
 8003a64:	60b9      	str	r1, [r7, #8]
 8003a66:	607a      	str	r2, [r7, #4]
 8003a68:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003a6e:	f7fd fb19 	bl	80010a4 <HAL_GetTick>
 8003a72:	4602      	mov	r2, r0
 8003a74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a76:	1a9b      	subs	r3, r3, r2
 8003a78:	683a      	ldr	r2, [r7, #0]
 8003a7a:	4413      	add	r3, r2
 8003a7c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8003a7e:	f7fd fb11 	bl	80010a4 <HAL_GetTick>
 8003a82:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	330c      	adds	r3, #12
 8003a8a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003a8c:	4b3d      	ldr	r3, [pc, #244]	; (8003b84 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	4613      	mov	r3, r2
 8003a92:	009b      	lsls	r3, r3, #2
 8003a94:	4413      	add	r3, r2
 8003a96:	00da      	lsls	r2, r3, #3
 8003a98:	1ad3      	subs	r3, r2, r3
 8003a9a:	0d1b      	lsrs	r3, r3, #20
 8003a9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a9e:	fb02 f303 	mul.w	r3, r2, r3
 8003aa2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003aa4:	e060      	b.n	8003b68 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003aac:	d107      	bne.n	8003abe <SPI_WaitFifoStateUntilTimeout+0x62>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d104      	bne.n	8003abe <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003ab4:	69fb      	ldr	r3, [r7, #28]
 8003ab6:	781b      	ldrb	r3, [r3, #0]
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003abc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ac4:	d050      	beq.n	8003b68 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003ac6:	f7fd faed 	bl	80010a4 <HAL_GetTick>
 8003aca:	4602      	mov	r2, r0
 8003acc:	6a3b      	ldr	r3, [r7, #32]
 8003ace:	1ad3      	subs	r3, r2, r3
 8003ad0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ad2:	429a      	cmp	r2, r3
 8003ad4:	d902      	bls.n	8003adc <SPI_WaitFifoStateUntilTimeout+0x80>
 8003ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d13d      	bne.n	8003b58 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	685a      	ldr	r2, [r3, #4]
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003aea:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003af4:	d111      	bne.n	8003b1a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003afe:	d004      	beq.n	8003b0a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b08:	d107      	bne.n	8003b1a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b18:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b22:	d10f      	bne.n	8003b44 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003b32:	601a      	str	r2, [r3, #0]
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003b42:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2201      	movs	r2, #1
 8003b48:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003b54:	2303      	movs	r3, #3
 8003b56:	e010      	b.n	8003b7a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003b58:	69bb      	ldr	r3, [r7, #24]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d101      	bne.n	8003b62 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8003b62:	69bb      	ldr	r3, [r7, #24]
 8003b64:	3b01      	subs	r3, #1
 8003b66:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	689a      	ldr	r2, [r3, #8]
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	4013      	ands	r3, r2
 8003b72:	687a      	ldr	r2, [r7, #4]
 8003b74:	429a      	cmp	r2, r3
 8003b76:	d196      	bne.n	8003aa6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003b78:	2300      	movs	r3, #0
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	3728      	adds	r7, #40	; 0x28
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}
 8003b82:	bf00      	nop
 8003b84:	20000040 	.word	0x20000040

08003b88 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b086      	sub	sp, #24
 8003b8c:	af02      	add	r7, sp, #8
 8003b8e:	60f8      	str	r0, [r7, #12]
 8003b90:	60b9      	str	r1, [r7, #8]
 8003b92:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	9300      	str	r3, [sp, #0]
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003ba0:	68f8      	ldr	r0, [r7, #12]
 8003ba2:	f7ff ff5b 	bl	8003a5c <SPI_WaitFifoStateUntilTimeout>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d007      	beq.n	8003bbc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bb0:	f043 0220 	orr.w	r2, r3, #32
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003bb8:	2303      	movs	r3, #3
 8003bba:	e027      	b.n	8003c0c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	9300      	str	r3, [sp, #0]
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	2180      	movs	r1, #128	; 0x80
 8003bc6:	68f8      	ldr	r0, [r7, #12]
 8003bc8:	f7ff fec0 	bl	800394c <SPI_WaitFlagStateUntilTimeout>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d007      	beq.n	8003be2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bd6:	f043 0220 	orr.w	r2, r3, #32
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003bde:	2303      	movs	r3, #3
 8003be0:	e014      	b.n	8003c0c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	9300      	str	r3, [sp, #0]
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	2200      	movs	r2, #0
 8003bea:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003bee:	68f8      	ldr	r0, [r7, #12]
 8003bf0:	f7ff ff34 	bl	8003a5c <SPI_WaitFifoStateUntilTimeout>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d007      	beq.n	8003c0a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bfe:	f043 0220 	orr.w	r2, r3, #32
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003c06:	2303      	movs	r3, #3
 8003c08:	e000      	b.n	8003c0c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003c0a:	2300      	movs	r3, #0
}
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	3710      	adds	r7, #16
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}

08003c14 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b085      	sub	sp, #20
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003c1c:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8003c20:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003c28:	b29a      	uxth	r2, r3
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	b29b      	uxth	r3, r3
 8003c2e:	43db      	mvns	r3, r3
 8003c30:	b29b      	uxth	r3, r3
 8003c32:	4013      	ands	r3, r2
 8003c34:	b29a      	uxth	r2, r3
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003c3c:	2300      	movs	r3, #0
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	3714      	adds	r7, #20
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr

08003c4a <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003c4a:	b084      	sub	sp, #16
 8003c4c:	b480      	push	{r7}
 8003c4e:	b083      	sub	sp, #12
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
 8003c54:	f107 0014 	add.w	r0, r7, #20
 8003c58:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2201      	movs	r2, #1
 8003c60:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2200      	movs	r2, #0
 8003c68:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2200      	movs	r2, #0
 8003c70:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2200      	movs	r2, #0
 8003c78:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8003c7c:	2300      	movs	r3, #0
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	370c      	adds	r7, #12
 8003c82:	46bd      	mov	sp, r7
 8003c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c88:	b004      	add	sp, #16
 8003c8a:	4770      	bx	lr

08003c8c <BSP_GYRO_Init>:
/**
  * @brief  Set gyroscope Initialization.
  * @retval GYRO_OK if no problem during initialization
  */
uint8_t BSP_GYRO_Init(void)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b084      	sub	sp, #16
 8003c90:	af00      	add	r7, sp, #0
  uint8_t ret = GYRO_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8003c96:	2300      	movs	r3, #0
 8003c98:	81bb      	strh	r3, [r7, #12]
  GYRO_InitTypeDef         Gyro_InitStructure;
  GYRO_FilterConfigTypeDef Gyro_FilterStructure = {0,0};
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	703b      	strb	r3, [r7, #0]
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	707b      	strb	r3, [r7, #1]

  if((L3gd20Drv.ReadID() == I_AM_L3GD20) || (L3gd20Drv.ReadID() == I_AM_L3GD20_TR))
 8003ca2:	4b52      	ldr	r3, [pc, #328]	; (8003dec <BSP_GYRO_Init+0x160>)
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	4798      	blx	r3
 8003ca8:	4603      	mov	r3, r0
 8003caa:	2bd4      	cmp	r3, #212	; 0xd4
 8003cac:	d005      	beq.n	8003cba <BSP_GYRO_Init+0x2e>
 8003cae:	4b4f      	ldr	r3, [pc, #316]	; (8003dec <BSP_GYRO_Init+0x160>)
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	4798      	blx	r3
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	2bd5      	cmp	r3, #213	; 0xd5
 8003cb8:	d146      	bne.n	8003d48 <BSP_GYRO_Init+0xbc>
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &L3gd20Drv;
 8003cba:	4b4d      	ldr	r3, [pc, #308]	; (8003df0 <BSP_GYRO_Init+0x164>)
 8003cbc:	4a4b      	ldr	r2, [pc, #300]	; (8003dec <BSP_GYRO_Init+0x160>)
 8003cbe:	601a      	str	r2, [r3, #0]

    /* MEMS configuration ----------------------------------------------------*/
    /* Fill the gyroscope structure */
    Gyro_InitStructure.Power_Mode       = L3GD20_MODE_ACTIVE;
 8003cc0:	2308      	movs	r3, #8
 8003cc2:	713b      	strb	r3, [r7, #4]
    Gyro_InitStructure.Output_DataRate  = L3GD20_OUTPUT_DATARATE_1;
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	717b      	strb	r3, [r7, #5]
    Gyro_InitStructure.Axes_Enable      = L3GD20_AXES_ENABLE;
 8003cc8:	2307      	movs	r3, #7
 8003cca:	71bb      	strb	r3, [r7, #6]
    Gyro_InitStructure.Band_Width       = L3GD20_BANDWIDTH_4;
 8003ccc:	2330      	movs	r3, #48	; 0x30
 8003cce:	71fb      	strb	r3, [r7, #7]
    Gyro_InitStructure.BlockData_Update = L3GD20_BlockDataUpdate_Continous;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	723b      	strb	r3, [r7, #8]
    Gyro_InitStructure.Endianness       = L3GD20_BLE_LSB;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	727b      	strb	r3, [r7, #9]
    Gyro_InitStructure.Full_Scale       = L3GD20_FULLSCALE_500;
 8003cd8:	2310      	movs	r3, #16
 8003cda:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 8003cdc:	793a      	ldrb	r2, [r7, #4]
 8003cde:	797b      	ldrb	r3, [r7, #5]
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 8003ce4:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 8003cea:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 8003cec:	4313      	orrs	r3, r2
 8003cee:	b2db      	uxtb	r3, r3
 8003cf0:	81bb      	strh	r3, [r7, #12]

    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 8003cf2:	7a3a      	ldrb	r2, [r7, #8]
 8003cf4:	7a7b      	ldrb	r3, [r7, #9]
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	b2da      	uxtb	r2, r3
                         Gyro_InitStructure.Full_Scale) << 8);
 8003cfa:	7abb      	ldrb	r3, [r7, #10]
    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	b2db      	uxtb	r3, r3
 8003d00:	b29b      	uxth	r3, r3
 8003d02:	021b      	lsls	r3, r3, #8
 8003d04:	b29a      	uxth	r2, r3
 8003d06:	89bb      	ldrh	r3, [r7, #12]
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	81bb      	strh	r3, [r7, #12]

    /* Initialize the gyroscope */
    GyroscopeDrv->Init(ctrl);
 8003d0c:	4b38      	ldr	r3, [pc, #224]	; (8003df0 <BSP_GYRO_Init+0x164>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	89ba      	ldrh	r2, [r7, #12]
 8003d14:	4610      	mov	r0, r2
 8003d16:	4798      	blx	r3

    Gyro_FilterStructure.HighPassFilter_Mode_Selection   = L3GD20_HPM_NORMAL_MODE_RES;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	703b      	strb	r3, [r7, #0]
    Gyro_FilterStructure.HighPassFilter_CutOff_Frequency = L3GD20_HPFCF_0;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	707b      	strb	r3, [r7, #1]

    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 8003d20:	783a      	ldrb	r2, [r7, #0]
                       Gyro_FilterStructure.HighPassFilter_CutOff_Frequency));
 8003d22:	787b      	ldrb	r3, [r7, #1]
    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 8003d24:	4313      	orrs	r3, r2
 8003d26:	b2db      	uxtb	r3, r3
 8003d28:	81bb      	strh	r3, [r7, #12]

    /* Configure the gyroscope main parameters */
    GyroscopeDrv->FilterConfig(ctrl) ;
 8003d2a:	4b31      	ldr	r3, [pc, #196]	; (8003df0 <BSP_GYRO_Init+0x164>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d30:	89ba      	ldrh	r2, [r7, #12]
 8003d32:	b2d2      	uxtb	r2, r2
 8003d34:	4610      	mov	r0, r2
 8003d36:	4798      	blx	r3

    GyroscopeDrv->FilterCmd(L3GD20_HIGHPASSFILTER_ENABLE);
 8003d38:	4b2d      	ldr	r3, [pc, #180]	; (8003df0 <BSP_GYRO_Init+0x164>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d3e:	2010      	movs	r0, #16
 8003d40:	4798      	blx	r3

    ret = GYRO_OK;
 8003d42:	2300      	movs	r3, #0
 8003d44:	73fb      	strb	r3, [r7, #15]
 8003d46:	e04b      	b.n	8003de0 <BSP_GYRO_Init+0x154>
  }
  else if (I3g4250Drv.ReadID() == I_AM_I3G4250D)
 8003d48:	4b2a      	ldr	r3, [pc, #168]	; (8003df4 <BSP_GYRO_Init+0x168>)
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	4798      	blx	r3
 8003d4e:	4603      	mov	r3, r0
 8003d50:	2bd3      	cmp	r3, #211	; 0xd3
 8003d52:	d145      	bne.n	8003de0 <BSP_GYRO_Init+0x154>
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &I3g4250Drv;
 8003d54:	4b26      	ldr	r3, [pc, #152]	; (8003df0 <BSP_GYRO_Init+0x164>)
 8003d56:	4a27      	ldr	r2, [pc, #156]	; (8003df4 <BSP_GYRO_Init+0x168>)
 8003d58:	601a      	str	r2, [r3, #0]

    /* Configure Mems : data rate, power mode, full scale and axes */
    Gyro_InitStructure.Power_Mode       = I3G4250D_MODE_ACTIVE;
 8003d5a:	2308      	movs	r3, #8
 8003d5c:	713b      	strb	r3, [r7, #4]
    Gyro_InitStructure.Output_DataRate  = I3G4250D_OUTPUT_DATARATE_1;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	717b      	strb	r3, [r7, #5]
    Gyro_InitStructure.Axes_Enable      = I3G4250D_AXES_ENABLE;
 8003d62:	2307      	movs	r3, #7
 8003d64:	71bb      	strb	r3, [r7, #6]
    Gyro_InitStructure.Band_Width       = I3G4250D_BANDWIDTH_4;
 8003d66:	2330      	movs	r3, #48	; 0x30
 8003d68:	71fb      	strb	r3, [r7, #7]
    Gyro_InitStructure.BlockData_Update = I3G4250D_BlockDataUpdate_Continous;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	723b      	strb	r3, [r7, #8]
    Gyro_InitStructure.Endianness       = I3G4250D_BLE_LSB;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	727b      	strb	r3, [r7, #9]
    Gyro_InitStructure.Full_Scale       = I3G4250D_FULLSCALE_500;
 8003d72:	2310      	movs	r3, #16
 8003d74:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 8003d76:	793a      	ldrb	r2, [r7, #4]
 8003d78:	797b      	ldrb	r3, [r7, #5]
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 8003d7e:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 8003d80:	4313      	orrs	r3, r2
 8003d82:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 8003d84:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 8003d86:	4313      	orrs	r3, r2
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	81bb      	strh	r3, [r7, #12]

    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 8003d8c:	7a3a      	ldrb	r2, [r7, #8]
 8003d8e:	7a7b      	ldrb	r3, [r7, #9]
 8003d90:	4313      	orrs	r3, r2
 8003d92:	b2da      	uxtb	r2, r3
                         Gyro_InitStructure.Full_Scale) << 8);
 8003d94:	7abb      	ldrb	r3, [r7, #10]
    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 8003d96:	4313      	orrs	r3, r2
 8003d98:	b2db      	uxtb	r3, r3
 8003d9a:	b29b      	uxth	r3, r3
 8003d9c:	021b      	lsls	r3, r3, #8
 8003d9e:	b29a      	uxth	r2, r3
 8003da0:	89bb      	ldrh	r3, [r7, #12]
 8003da2:	4313      	orrs	r3, r2
 8003da4:	81bb      	strh	r3, [r7, #12]

    /* Initialize the gyroscope */
    GyroscopeDrv->Init(ctrl);
 8003da6:	4b12      	ldr	r3, [pc, #72]	; (8003df0 <BSP_GYRO_Init+0x164>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	89ba      	ldrh	r2, [r7, #12]
 8003dae:	4610      	mov	r0, r2
 8003db0:	4798      	blx	r3

    Gyro_FilterStructure.HighPassFilter_Mode_Selection   = I3G4250D_HPM_NORMAL_MODE_RES;
 8003db2:	2300      	movs	r3, #0
 8003db4:	703b      	strb	r3, [r7, #0]
    Gyro_FilterStructure.HighPassFilter_CutOff_Frequency = I3G4250D_HPFCF_0;
 8003db6:	2300      	movs	r3, #0
 8003db8:	707b      	strb	r3, [r7, #1]

    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 8003dba:	783a      	ldrb	r2, [r7, #0]
                       Gyro_FilterStructure.HighPassFilter_CutOff_Frequency));
 8003dbc:	787b      	ldrb	r3, [r7, #1]
    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	81bb      	strh	r3, [r7, #12]

    /* Configure the gyroscope main parameters */
    GyroscopeDrv->FilterConfig(ctrl);
 8003dc4:	4b0a      	ldr	r3, [pc, #40]	; (8003df0 <BSP_GYRO_Init+0x164>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dca:	89ba      	ldrh	r2, [r7, #12]
 8003dcc:	b2d2      	uxtb	r2, r2
 8003dce:	4610      	mov	r0, r2
 8003dd0:	4798      	blx	r3

    GyroscopeDrv->FilterCmd(I3G4250D_HIGHPASSFILTER_ENABLE);
 8003dd2:	4b07      	ldr	r3, [pc, #28]	; (8003df0 <BSP_GYRO_Init+0x164>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dd8:	2010      	movs	r0, #16
 8003dda:	4798      	blx	r3

    ret = GYRO_OK;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8003de0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	3710      	adds	r7, #16
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bd80      	pop	{r7, pc}
 8003dea:	bf00      	nop
 8003dec:	20000080 	.word	0x20000080
 8003df0:	200004e4 	.word	0x200004e4
 8003df4:	2000004c 	.word	0x2000004c

08003df8 <BSP_GYRO_GetXYZ>:
  * @brief  Get XYZ angular acceleration
  * @param pfData pointer on floating array
  * @retval None
  */
void BSP_GYRO_GetXYZ(float* pfData)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b082      	sub	sp, #8
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  if(GyroscopeDrv->GetXYZ!= NULL)
 8003e00:	4b06      	ldr	r3, [pc, #24]	; (8003e1c <BSP_GYRO_GetXYZ+0x24>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d004      	beq.n	8003e14 <BSP_GYRO_GetXYZ+0x1c>
  {
	GyroscopeDrv->GetXYZ(pfData);
 8003e0a:	4b04      	ldr	r3, [pc, #16]	; (8003e1c <BSP_GYRO_GetXYZ+0x24>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e10:	6878      	ldr	r0, [r7, #4]
 8003e12:	4798      	blx	r3
  }
}
 8003e14:	bf00      	nop
 8003e16:	3708      	adds	r7, #8
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}
 8003e1c:	200004e4 	.word	0x200004e4

08003e20 <I3G4250D_Init>:
  * @param  I3G4250D_InitStruct: pointer to a I3G4250D_InitTypeDef structure
  *         that contains the configuration setting for the I3G4250D.
  * @retval None
  */
void I3G4250D_Init(uint16_t InitStruct)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b084      	sub	sp, #16
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	4603      	mov	r3, r0
 8003e28:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	73fb      	strb	r3, [r7, #15]

  /* Configure the low level interface */
  GYRO_IO_Init();
 8003e2e:	f000 fc7f 	bl	8004730 <GYRO_IO_Init>

  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8003e32:	88fb      	ldrh	r3, [r7, #6]
 8003e34:	b2db      	uxtb	r3, r3
 8003e36:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, I3G4250D_CTRL_REG1_ADDR, 1);
 8003e38:	f107 030f 	add.w	r3, r7, #15
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	2120      	movs	r1, #32
 8003e40:	4618      	mov	r0, r3
 8003e42:	f000 fcbb 	bl	80047bc <GYRO_IO_Write>

  /* Write value to MEMS CTRL_REG4 register */
  ctrl = (uint8_t)(InitStruct >> 8);
 8003e46:	88fb      	ldrh	r3, [r7, #6]
 8003e48:	0a1b      	lsrs	r3, r3, #8
 8003e4a:	b29b      	uxth	r3, r3
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, I3G4250D_CTRL_REG4_ADDR, 1);
 8003e50:	f107 030f 	add.w	r3, r7, #15
 8003e54:	2201      	movs	r2, #1
 8003e56:	2123      	movs	r1, #35	; 0x23
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f000 fcaf 	bl	80047bc <GYRO_IO_Write>
}
 8003e5e:	bf00      	nop
 8003e60:	3710      	adds	r7, #16
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}

08003e66 <I3G4250D_DeInit>:
  * @brief I3G4250D De-initialization
  * @param  None
  * @retval None
  */
void I3G4250D_DeInit(void)
{
 8003e66:	b480      	push	{r7}
 8003e68:	af00      	add	r7, sp, #0
}
 8003e6a:	bf00      	nop
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e72:	4770      	bx	lr

08003e74 <I3G4250D_ReadID>:
  * @brief  Read ID address of I3G4250D
  * @param  None
  * @retval ID name
  */
uint8_t I3G4250D_ReadID(void)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b082      	sub	sp, #8
 8003e78:	af00      	add	r7, sp, #0
  uint8_t tmp;

  /* Configure the low level interface */
  GYRO_IO_Init();
 8003e7a:	f000 fc59 	bl	8004730 <GYRO_IO_Init>

  /* Read WHO I AM register */
  GYRO_IO_Read(&tmp, I3G4250D_WHO_AM_I_ADDR, 1);
 8003e7e:	1dfb      	adds	r3, r7, #7
 8003e80:	2201      	movs	r2, #1
 8003e82:	210f      	movs	r1, #15
 8003e84:	4618      	mov	r0, r3
 8003e86:	f000 fccb 	bl	8004820 <GYRO_IO_Read>

  /* Return the ID */
  return (uint8_t)tmp;
 8003e8a:	79fb      	ldrb	r3, [r7, #7]
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	3708      	adds	r7, #8
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}

08003e94 <I3G4250D_RebootCmd>:
  * @brief  Reboot memory content of I3G4250D
  * @param  None
  * @retval None
  */
void I3G4250D_RebootCmd(void)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b082      	sub	sp, #8
 8003e98:	af00      	add	r7, sp, #0
  uint8_t tmpreg;

  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG5_ADDR, 1);
 8003e9a:	1dfb      	adds	r3, r7, #7
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	2124      	movs	r1, #36	; 0x24
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	f000 fcbd 	bl	8004820 <GYRO_IO_Read>

  /* Enable or Disable the reboot memory */
  tmpreg |= I3G4250D_BOOT_REBOOTMEMORY;
 8003ea6:	79fb      	ldrb	r3, [r7, #7]
 8003ea8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003eac:	b2db      	uxtb	r3, r3
 8003eae:	71fb      	strb	r3, [r7, #7]

  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, I3G4250D_CTRL_REG5_ADDR, 1);
 8003eb0:	1dfb      	adds	r3, r7, #7
 8003eb2:	2201      	movs	r2, #1
 8003eb4:	2124      	movs	r1, #36	; 0x24
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f000 fc80 	bl	80047bc <GYRO_IO_Write>
}
 8003ebc:	bf00      	nop
 8003ebe:	3708      	adds	r7, #8
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}

08003ec4 <I3G4250D_LowPower>:
  * @param  I3G4250D_InitStruct: pointer to a I3G4250D_InitTypeDef structure
  *         that contains the configuration setting for the I3G4250D.
  * @retval None
  */
void I3G4250D_LowPower(uint16_t InitStruct)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b084      	sub	sp, #16
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	4603      	mov	r3, r0
 8003ecc:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8003ed2:	88fb      	ldrh	r3, [r7, #6]
 8003ed4:	b2db      	uxtb	r3, r3
 8003ed6:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, I3G4250D_CTRL_REG1_ADDR, 1);
 8003ed8:	f107 030f 	add.w	r3, r7, #15
 8003edc:	2201      	movs	r2, #1
 8003ede:	2120      	movs	r1, #32
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	f000 fc6b 	bl	80047bc <GYRO_IO_Write>
}
 8003ee6:	bf00      	nop
 8003ee8:	3710      	adds	r7, #16
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}

08003eee <I3G4250D_INT1InterruptConfig>:
  * @brief  Set I3G4250D Interrupt INT1 configuration
  * @param  Int1Config: the configuration setting for the I3G4250D Interrupt.
  * @retval None
  */
void I3G4250D_INT1InterruptConfig(uint16_t Int1Config)
{
 8003eee:	b580      	push	{r7, lr}
 8003ef0:	b084      	sub	sp, #16
 8003ef2:	af00      	add	r7, sp, #0
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 8003ef8:	2300      	movs	r3, #0
 8003efa:	73fb      	strb	r3, [r7, #15]
 8003efc:	2300      	movs	r3, #0
 8003efe:	73bb      	strb	r3, [r7, #14]

  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, I3G4250D_INT1_CFG_ADDR, 1);
 8003f00:	f107 030f 	add.w	r3, r7, #15
 8003f04:	2201      	movs	r2, #1
 8003f06:	2130      	movs	r1, #48	; 0x30
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f000 fc89 	bl	8004820 <GYRO_IO_Read>

  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, I3G4250D_CTRL_REG3_ADDR, 1);
 8003f0e:	f107 030e 	add.w	r3, r7, #14
 8003f12:	2201      	movs	r2, #1
 8003f14:	2122      	movs	r1, #34	; 0x22
 8003f16:	4618      	mov	r0, r3
 8003f18:	f000 fc82 	bl	8004820 <GYRO_IO_Read>

  ctrl_cfr &= 0x80;
 8003f1c:	7bfb      	ldrb	r3, [r7, #15]
 8003f1e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003f22:	b2db      	uxtb	r3, r3
 8003f24:	73fb      	strb	r3, [r7, #15]
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
 8003f26:	88fb      	ldrh	r3, [r7, #6]
 8003f28:	b2db      	uxtb	r3, r3
 8003f2a:	121b      	asrs	r3, r3, #8
 8003f2c:	b25a      	sxtb	r2, r3
 8003f2e:	7bfb      	ldrb	r3, [r7, #15]
 8003f30:	b25b      	sxtb	r3, r3
 8003f32:	4313      	orrs	r3, r2
 8003f34:	b25b      	sxtb	r3, r3
 8003f36:	b2db      	uxtb	r3, r3
 8003f38:	73fb      	strb	r3, [r7, #15]

  ctrl3 &= 0xDF;
 8003f3a:	7bbb      	ldrb	r3, [r7, #14]
 8003f3c:	f023 0320 	bic.w	r3, r3, #32
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	73bb      	strb	r3, [r7, #14]
  ctrl3 |= ((uint8_t) Int1Config);
 8003f44:	88fb      	ldrh	r3, [r7, #6]
 8003f46:	b2da      	uxtb	r2, r3
 8003f48:	7bbb      	ldrb	r3, [r7, #14]
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	b2db      	uxtb	r3, r3
 8003f4e:	73bb      	strb	r3, [r7, #14]

  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, I3G4250D_INT1_CFG_ADDR, 1);
 8003f50:	f107 030f 	add.w	r3, r7, #15
 8003f54:	2201      	movs	r2, #1
 8003f56:	2130      	movs	r1, #48	; 0x30
 8003f58:	4618      	mov	r0, r3
 8003f5a:	f000 fc2f 	bl	80047bc <GYRO_IO_Write>

  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&ctrl3, I3G4250D_CTRL_REG3_ADDR, 1);
 8003f5e:	f107 030e 	add.w	r3, r7, #14
 8003f62:	2201      	movs	r2, #1
 8003f64:	2122      	movs	r1, #34	; 0x22
 8003f66:	4618      	mov	r0, r3
 8003f68:	f000 fc28 	bl	80047bc <GYRO_IO_Write>
}
 8003f6c:	bf00      	nop
 8003f6e:	3710      	adds	r7, #16
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bd80      	pop	{r7, pc}

08003f74 <I3G4250D_EnableIT>:
  *        @arg I3G4250D_INT1
  *        @arg I3G4250D_INT2
  * @retval None
  */
void I3G4250D_EnableIT(uint8_t IntSel)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b084      	sub	sp, #16
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;

  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG3_ADDR, 1);
 8003f7e:	f107 030f 	add.w	r3, r7, #15
 8003f82:	2201      	movs	r2, #1
 8003f84:	2122      	movs	r1, #34	; 0x22
 8003f86:	4618      	mov	r0, r3
 8003f88:	f000 fc4a 	bl	8004820 <GYRO_IO_Read>

  if (IntSel == I3G4250D_INT1)
 8003f8c:	79fb      	ldrb	r3, [r7, #7]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d10a      	bne.n	8003fa8 <I3G4250D_EnableIT+0x34>
  {
    tmpreg &= 0x7F;
 8003f92:	7bfb      	ldrb	r3, [r7, #15]
 8003f94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	73fb      	strb	r3, [r7, #15]
    tmpreg |= I3G4250D_INT1INTERRUPT_ENABLE;
 8003f9c:	7bfb      	ldrb	r3, [r7, #15]
 8003f9e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003fa2:	b2db      	uxtb	r3, r3
 8003fa4:	73fb      	strb	r3, [r7, #15]
 8003fa6:	e00c      	b.n	8003fc2 <I3G4250D_EnableIT+0x4e>
  }
  else if (IntSel == I3G4250D_INT2)
 8003fa8:	79fb      	ldrb	r3, [r7, #7]
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d109      	bne.n	8003fc2 <I3G4250D_EnableIT+0x4e>
  {
    tmpreg &= 0xF7;
 8003fae:	7bfb      	ldrb	r3, [r7, #15]
 8003fb0:	f023 0308 	bic.w	r3, r3, #8
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	73fb      	strb	r3, [r7, #15]
    tmpreg |= I3G4250D_INT2INTERRUPT_ENABLE;
 8003fb8:	7bfb      	ldrb	r3, [r7, #15]
 8003fba:	f043 0308 	orr.w	r3, r3, #8
 8003fbe:	b2db      	uxtb	r3, r3
 8003fc0:	73fb      	strb	r3, [r7, #15]
  }

  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, I3G4250D_CTRL_REG3_ADDR, 1);
 8003fc2:	f107 030f 	add.w	r3, r7, #15
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	2122      	movs	r1, #34	; 0x22
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f000 fbf6 	bl	80047bc <GYRO_IO_Write>
}
 8003fd0:	bf00      	nop
 8003fd2:	3710      	adds	r7, #16
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	bd80      	pop	{r7, pc}

08003fd8 <I3G4250D_DisableIT>:
  *        @arg I3G4250D_INT1
  *        @arg I3G4250D_INT2
  * @retval None
  */
void I3G4250D_DisableIT(uint8_t IntSel)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b084      	sub	sp, #16
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	4603      	mov	r3, r0
 8003fe0:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;

  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG3_ADDR, 1);
 8003fe2:	f107 030f 	add.w	r3, r7, #15
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	2122      	movs	r1, #34	; 0x22
 8003fea:	4618      	mov	r0, r3
 8003fec:	f000 fc18 	bl	8004820 <GYRO_IO_Read>

  if (IntSel == I3G4250D_INT1)
 8003ff0:	79fb      	ldrb	r3, [r7, #7]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d107      	bne.n	8004006 <I3G4250D_DisableIT+0x2e>
  {
    tmpreg &= 0x7F;
 8003ff6:	7bfb      	ldrb	r3, [r7, #15]
 8003ff8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	73fb      	strb	r3, [r7, #15]
    tmpreg |= I3G4250D_INT1INTERRUPT_DISABLE;
 8004000:	7bfb      	ldrb	r3, [r7, #15]
 8004002:	73fb      	strb	r3, [r7, #15]
 8004004:	e009      	b.n	800401a <I3G4250D_DisableIT+0x42>
  }
  else if (IntSel == I3G4250D_INT2)
 8004006:	79fb      	ldrb	r3, [r7, #7]
 8004008:	2b01      	cmp	r3, #1
 800400a:	d106      	bne.n	800401a <I3G4250D_DisableIT+0x42>
  {
    tmpreg &= 0xF7;
 800400c:	7bfb      	ldrb	r3, [r7, #15]
 800400e:	f023 0308 	bic.w	r3, r3, #8
 8004012:	b2db      	uxtb	r3, r3
 8004014:	73fb      	strb	r3, [r7, #15]
    tmpreg |= I3G4250D_INT2INTERRUPT_DISABLE;
 8004016:	7bfb      	ldrb	r3, [r7, #15]
 8004018:	73fb      	strb	r3, [r7, #15]
  }

  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, I3G4250D_CTRL_REG3_ADDR, 1);
 800401a:	f107 030f 	add.w	r3, r7, #15
 800401e:	2201      	movs	r2, #1
 8004020:	2122      	movs	r1, #34	; 0x22
 8004022:	4618      	mov	r0, r3
 8004024:	f000 fbca 	bl	80047bc <GYRO_IO_Write>
}
 8004028:	bf00      	nop
 800402a:	3710      	adds	r7, #16
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}

08004030 <I3G4250D_FilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.
  * @retval None
  */
void I3G4250D_FilterConfig(uint8_t FilterStruct)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b084      	sub	sp, #16
 8004034:	af00      	add	r7, sp, #0
 8004036:	4603      	mov	r3, r0
 8004038:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;

  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG2_ADDR, 1);
 800403a:	f107 030f 	add.w	r3, r7, #15
 800403e:	2201      	movs	r2, #1
 8004040:	2121      	movs	r1, #33	; 0x21
 8004042:	4618      	mov	r0, r3
 8004044:	f000 fbec 	bl	8004820 <GYRO_IO_Read>

  tmpreg &= 0xC0;
 8004048:	7bfb      	ldrb	r3, [r7, #15]
 800404a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800404e:	b2db      	uxtb	r3, r3
 8004050:	73fb      	strb	r3, [r7, #15]

  /* Configure MEMS: mode and cutoff frequency */
  tmpreg |= FilterStruct;
 8004052:	7bfa      	ldrb	r2, [r7, #15]
 8004054:	79fb      	ldrb	r3, [r7, #7]
 8004056:	4313      	orrs	r3, r2
 8004058:	b2db      	uxtb	r3, r3
 800405a:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG2 register */
  GYRO_IO_Write(&tmpreg, I3G4250D_CTRL_REG2_ADDR, 1);
 800405c:	f107 030f 	add.w	r3, r7, #15
 8004060:	2201      	movs	r2, #1
 8004062:	2121      	movs	r1, #33	; 0x21
 8004064:	4618      	mov	r0, r3
 8004066:	f000 fba9 	bl	80047bc <GYRO_IO_Write>
}
 800406a:	bf00      	nop
 800406c:	3710      	adds	r7, #16
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}

08004072 <I3G4250D_FilterCmd>:
  *         @arg: I3G4250D_HIGHPASSFILTER_DISABLE
  *         @arg: I3G4250D_HIGHPASSFILTER_ENABLE
  * @retval None
  */
void I3G4250D_FilterCmd(uint8_t HighPassFilterState)
{
 8004072:	b580      	push	{r7, lr}
 8004074:	b084      	sub	sp, #16
 8004076:	af00      	add	r7, sp, #0
 8004078:	4603      	mov	r3, r0
 800407a:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;

  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG5_ADDR, 1);
 800407c:	f107 030f 	add.w	r3, r7, #15
 8004080:	2201      	movs	r2, #1
 8004082:	2124      	movs	r1, #36	; 0x24
 8004084:	4618      	mov	r0, r3
 8004086:	f000 fbcb 	bl	8004820 <GYRO_IO_Read>

  tmpreg &= 0xEF;
 800408a:	7bfb      	ldrb	r3, [r7, #15]
 800408c:	f023 0310 	bic.w	r3, r3, #16
 8004090:	b2db      	uxtb	r3, r3
 8004092:	73fb      	strb	r3, [r7, #15]

  tmpreg |= HighPassFilterState;
 8004094:	7bfa      	ldrb	r2, [r7, #15]
 8004096:	79fb      	ldrb	r3, [r7, #7]
 8004098:	4313      	orrs	r3, r2
 800409a:	b2db      	uxtb	r3, r3
 800409c:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, I3G4250D_CTRL_REG5_ADDR, 1);
 800409e:	f107 030f 	add.w	r3, r7, #15
 80040a2:	2201      	movs	r2, #1
 80040a4:	2124      	movs	r1, #36	; 0x24
 80040a6:	4618      	mov	r0, r3
 80040a8:	f000 fb88 	bl	80047bc <GYRO_IO_Write>
}
 80040ac:	bf00      	nop
 80040ae:	3710      	adds	r7, #16
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}

080040b4 <I3G4250D_ReadXYZAngRate>:
* @brief  Calculate the I3G4250D angular data.
* @param  pfData: Data out pointer
* @retval None
*/
void I3G4250D_ReadXYZAngRate(float *pfData)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b08a      	sub	sp, #40	; 0x28
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  uint8_t tmpbuffer[6] = {0};
 80040bc:	2300      	movs	r3, #0
 80040be:	61bb      	str	r3, [r7, #24]
 80040c0:	2300      	movs	r3, #0
 80040c2:	83bb      	strh	r3, [r7, #28]
  int16_t RawData[3] = {0};
 80040c4:	f107 0310 	add.w	r3, r7, #16
 80040c8:	2200      	movs	r2, #0
 80040ca:	601a      	str	r2, [r3, #0]
 80040cc:	809a      	strh	r2, [r3, #4]
  uint8_t tmpreg = 0;
 80040ce:	2300      	movs	r3, #0
 80040d0:	73fb      	strb	r3, [r7, #15]
  float sensitivity = 0;
 80040d2:	f04f 0300 	mov.w	r3, #0
 80040d6:	627b      	str	r3, [r7, #36]	; 0x24
  int i = 0;
 80040d8:	2300      	movs	r3, #0
 80040da:	623b      	str	r3, [r7, #32]

  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG4_ADDR, 1);
 80040dc:	f107 030f 	add.w	r3, r7, #15
 80040e0:	2201      	movs	r2, #1
 80040e2:	2123      	movs	r1, #35	; 0x23
 80040e4:	4618      	mov	r0, r3
 80040e6:	f000 fb9b 	bl	8004820 <GYRO_IO_Read>

  GYRO_IO_Read(tmpbuffer, I3G4250D_OUT_X_L_ADDR, 6);
 80040ea:	f107 0318 	add.w	r3, r7, #24
 80040ee:	2206      	movs	r2, #6
 80040f0:	2128      	movs	r1, #40	; 0x28
 80040f2:	4618      	mov	r0, r3
 80040f4:	f000 fb94 	bl	8004820 <GYRO_IO_Read>

  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if (!(tmpreg & I3G4250D_BLE_MSB))
 80040f8:	7bfb      	ldrb	r3, [r7, #15]
 80040fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d123      	bne.n	800414a <I3G4250D_ReadXYZAngRate+0x96>
  {
    for (i = 0; i < 3; i++)
 8004102:	2300      	movs	r3, #0
 8004104:	623b      	str	r3, [r7, #32]
 8004106:	e01c      	b.n	8004142 <I3G4250D_ReadXYZAngRate+0x8e>
    {
      RawData[i] = (int16_t)(((uint16_t)tmpbuffer[2 * i + 1] << 8) + tmpbuffer[2 * i]);
 8004108:	6a3b      	ldr	r3, [r7, #32]
 800410a:	005b      	lsls	r3, r3, #1
 800410c:	3301      	adds	r3, #1
 800410e:	3328      	adds	r3, #40	; 0x28
 8004110:	443b      	add	r3, r7
 8004112:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004116:	b29b      	uxth	r3, r3
 8004118:	021b      	lsls	r3, r3, #8
 800411a:	b29a      	uxth	r2, r3
 800411c:	6a3b      	ldr	r3, [r7, #32]
 800411e:	005b      	lsls	r3, r3, #1
 8004120:	3328      	adds	r3, #40	; 0x28
 8004122:	443b      	add	r3, r7
 8004124:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004128:	b29b      	uxth	r3, r3
 800412a:	4413      	add	r3, r2
 800412c:	b29b      	uxth	r3, r3
 800412e:	b21a      	sxth	r2, r3
 8004130:	6a3b      	ldr	r3, [r7, #32]
 8004132:	005b      	lsls	r3, r3, #1
 8004134:	3328      	adds	r3, #40	; 0x28
 8004136:	443b      	add	r3, r7
 8004138:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0; i < 3; i++)
 800413c:	6a3b      	ldr	r3, [r7, #32]
 800413e:	3301      	adds	r3, #1
 8004140:	623b      	str	r3, [r7, #32]
 8004142:	6a3b      	ldr	r3, [r7, #32]
 8004144:	2b02      	cmp	r3, #2
 8004146:	dddf      	ble.n	8004108 <I3G4250D_ReadXYZAngRate+0x54>
 8004148:	e022      	b.n	8004190 <I3G4250D_ReadXYZAngRate+0xdc>
    }
  }
  else
  {
    for (i = 0; i < 3; i++)
 800414a:	2300      	movs	r3, #0
 800414c:	623b      	str	r3, [r7, #32]
 800414e:	e01c      	b.n	800418a <I3G4250D_ReadXYZAngRate+0xd6>
    {
      RawData[i] = (int16_t)(((uint16_t)tmpbuffer[2 * i] << 8) + tmpbuffer[2 * i + 1]);
 8004150:	6a3b      	ldr	r3, [r7, #32]
 8004152:	005b      	lsls	r3, r3, #1
 8004154:	3328      	adds	r3, #40	; 0x28
 8004156:	443b      	add	r3, r7
 8004158:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800415c:	b29b      	uxth	r3, r3
 800415e:	021b      	lsls	r3, r3, #8
 8004160:	b29a      	uxth	r2, r3
 8004162:	6a3b      	ldr	r3, [r7, #32]
 8004164:	005b      	lsls	r3, r3, #1
 8004166:	3301      	adds	r3, #1
 8004168:	3328      	adds	r3, #40	; 0x28
 800416a:	443b      	add	r3, r7
 800416c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004170:	b29b      	uxth	r3, r3
 8004172:	4413      	add	r3, r2
 8004174:	b29b      	uxth	r3, r3
 8004176:	b21a      	sxth	r2, r3
 8004178:	6a3b      	ldr	r3, [r7, #32]
 800417a:	005b      	lsls	r3, r3, #1
 800417c:	3328      	adds	r3, #40	; 0x28
 800417e:	443b      	add	r3, r7
 8004180:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0; i < 3; i++)
 8004184:	6a3b      	ldr	r3, [r7, #32]
 8004186:	3301      	adds	r3, #1
 8004188:	623b      	str	r3, [r7, #32]
 800418a:	6a3b      	ldr	r3, [r7, #32]
 800418c:	2b02      	cmp	r3, #2
 800418e:	dddf      	ble.n	8004150 <I3G4250D_ReadXYZAngRate+0x9c>
    }
  }

  /* Switch the sensitivity value set in the CRTL4 */
  switch (tmpreg & I3G4250D_FULLSCALE_SELECTION)
 8004190:	7bfb      	ldrb	r3, [r7, #15]
 8004192:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004196:	2b20      	cmp	r3, #32
 8004198:	d00c      	beq.n	80041b4 <I3G4250D_ReadXYZAngRate+0x100>
 800419a:	2b20      	cmp	r3, #32
 800419c:	dc0d      	bgt.n	80041ba <I3G4250D_ReadXYZAngRate+0x106>
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d002      	beq.n	80041a8 <I3G4250D_ReadXYZAngRate+0xf4>
 80041a2:	2b10      	cmp	r3, #16
 80041a4:	d003      	beq.n	80041ae <I3G4250D_ReadXYZAngRate+0xfa>
 80041a6:	e008      	b.n	80041ba <I3G4250D_ReadXYZAngRate+0x106>
  {
    case I3G4250D_FULLSCALE_245:
      sensitivity = I3G4250D_SENSITIVITY_245DPS;
 80041a8:	4b15      	ldr	r3, [pc, #84]	; (8004200 <I3G4250D_ReadXYZAngRate+0x14c>)
 80041aa:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80041ac:	e005      	b.n	80041ba <I3G4250D_ReadXYZAngRate+0x106>

    case I3G4250D_FULLSCALE_500:
      sensitivity = I3G4250D_SENSITIVITY_500DPS;
 80041ae:	4b15      	ldr	r3, [pc, #84]	; (8004204 <I3G4250D_ReadXYZAngRate+0x150>)
 80041b0:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80041b2:	e002      	b.n	80041ba <I3G4250D_ReadXYZAngRate+0x106>

    case I3G4250D_FULLSCALE_2000:
      sensitivity = I3G4250D_SENSITIVITY_2000DPS;
 80041b4:	4b14      	ldr	r3, [pc, #80]	; (8004208 <I3G4250D_ReadXYZAngRate+0x154>)
 80041b6:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80041b8:	bf00      	nop
  }
  /* Multiplied by sensitivity */
  for (i = 0; i < 3; i++)
 80041ba:	2300      	movs	r3, #0
 80041bc:	623b      	str	r3, [r7, #32]
 80041be:	e016      	b.n	80041ee <I3G4250D_ReadXYZAngRate+0x13a>
  {
    pfData[i] = (float)(RawData[i] * sensitivity);
 80041c0:	6a3b      	ldr	r3, [r7, #32]
 80041c2:	005b      	lsls	r3, r3, #1
 80041c4:	3328      	adds	r3, #40	; 0x28
 80041c6:	443b      	add	r3, r7
 80041c8:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 80041cc:	ee07 3a90 	vmov	s15, r3
 80041d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80041d4:	6a3b      	ldr	r3, [r7, #32]
 80041d6:	009b      	lsls	r3, r3, #2
 80041d8:	687a      	ldr	r2, [r7, #4]
 80041da:	4413      	add	r3, r2
 80041dc:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80041e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041e4:	edc3 7a00 	vstr	s15, [r3]
  for (i = 0; i < 3; i++)
 80041e8:	6a3b      	ldr	r3, [r7, #32]
 80041ea:	3301      	adds	r3, #1
 80041ec:	623b      	str	r3, [r7, #32]
 80041ee:	6a3b      	ldr	r3, [r7, #32]
 80041f0:	2b02      	cmp	r3, #2
 80041f2:	dde5      	ble.n	80041c0 <I3G4250D_ReadXYZAngRate+0x10c>
  }
}
 80041f4:	bf00      	nop
 80041f6:	bf00      	nop
 80041f8:	3728      	adds	r7, #40	; 0x28
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	bf00      	nop
 8004200:	410c0000 	.word	0x410c0000
 8004204:	418c0000 	.word	0x418c0000
 8004208:	428c0000 	.word	0x428c0000

0800420c <L3GD20_Init>:
  * @param  L3GD20_InitStruct: pointer to a L3GD20_InitTypeDef structure 
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(uint16_t InitStruct)
{  
 800420c:	b580      	push	{r7, lr}
 800420e:	b084      	sub	sp, #16
 8004210:	af00      	add	r7, sp, #0
 8004212:	4603      	mov	r3, r0
 8004214:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8004216:	2300      	movs	r3, #0
 8004218:	73fb      	strb	r3, [r7, #15]
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 800421a:	f000 fa89 	bl	8004730 <GYRO_IO_Init>
  
  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 800421e:	88fb      	ldrh	r3, [r7, #6]
 8004220:	b2db      	uxtb	r3, r3
 8004222:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 8004224:	f107 030f 	add.w	r3, r7, #15
 8004228:	2201      	movs	r2, #1
 800422a:	2120      	movs	r1, #32
 800422c:	4618      	mov	r0, r3
 800422e:	f000 fac5 	bl	80047bc <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG4 register */  
  ctrl = (uint8_t) (InitStruct >> 8);
 8004232:	88fb      	ldrh	r3, [r7, #6]
 8004234:	0a1b      	lsrs	r3, r3, #8
 8004236:	b29b      	uxth	r3, r3
 8004238:	b2db      	uxtb	r3, r3
 800423a:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG4_ADDR, 1);
 800423c:	f107 030f 	add.w	r3, r7, #15
 8004240:	2201      	movs	r2, #1
 8004242:	2123      	movs	r1, #35	; 0x23
 8004244:	4618      	mov	r0, r3
 8004246:	f000 fab9 	bl	80047bc <GYRO_IO_Write>
}
 800424a:	bf00      	nop
 800424c:	3710      	adds	r7, #16
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}

08004252 <L3GD20_DeInit>:
  * @brief L3GD20 De-initialization
  * @param  None
  * @retval None
  */
void L3GD20_DeInit(void)
{
 8004252:	b480      	push	{r7}
 8004254:	af00      	add	r7, sp, #0
}
 8004256:	bf00      	nop
 8004258:	46bd      	mov	sp, r7
 800425a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425e:	4770      	bx	lr

08004260 <L3GD20_ReadID>:
  * @brief  Read ID address of L3GD20
  * @param  None
  * @retval ID name
  */
uint8_t L3GD20_ReadID(void)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b082      	sub	sp, #8
 8004264:	af00      	add	r7, sp, #0
  uint8_t tmp;
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 8004266:	f000 fa63 	bl	8004730 <GYRO_IO_Init>
  
  /* Read WHO I AM register */
  GYRO_IO_Read(&tmp, L3GD20_WHO_AM_I_ADDR, 1);
 800426a:	1dfb      	adds	r3, r7, #7
 800426c:	2201      	movs	r2, #1
 800426e:	210f      	movs	r1, #15
 8004270:	4618      	mov	r0, r3
 8004272:	f000 fad5 	bl	8004820 <GYRO_IO_Read>
  
  /* Return the ID */
  return (uint8_t)tmp;
 8004276:	79fb      	ldrb	r3, [r7, #7]
}
 8004278:	4618      	mov	r0, r3
 800427a:	3708      	adds	r7, #8
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}

08004280 <L3GD20_RebootCmd>:
  * @brief  Reboot memory content of L3GD20
  * @param  None
  * @retval None
  */
void L3GD20_RebootCmd(void)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b082      	sub	sp, #8
 8004284:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8004286:	1dfb      	adds	r3, r7, #7
 8004288:	2201      	movs	r2, #1
 800428a:	2124      	movs	r1, #36	; 0x24
 800428c:	4618      	mov	r0, r3
 800428e:	f000 fac7 	bl	8004820 <GYRO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 8004292:	79fb      	ldrb	r3, [r7, #7]
 8004294:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004298:	b2db      	uxtb	r3, r3
 800429a:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 800429c:	1dfb      	adds	r3, r7, #7
 800429e:	2201      	movs	r2, #1
 80042a0:	2124      	movs	r1, #36	; 0x24
 80042a2:	4618      	mov	r0, r3
 80042a4:	f000 fa8a 	bl	80047bc <GYRO_IO_Write>
}
 80042a8:	bf00      	nop
 80042aa:	3708      	adds	r7, #8
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}

080042b0 <L3GD20_LowPower>:
  * @brief Set L3GD20 in low-power mode
  * @param 
  * @retval  None
  */
void L3GD20_LowPower(uint16_t InitStruct)
{  
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b084      	sub	sp, #16
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	4603      	mov	r3, r0
 80042b8:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80042ba:	2300      	movs	r3, #0
 80042bc:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 80042be:	88fb      	ldrh	r3, [r7, #6]
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 80042c4:	f107 030f 	add.w	r3, r7, #15
 80042c8:	2201      	movs	r2, #1
 80042ca:	2120      	movs	r1, #32
 80042cc:	4618      	mov	r0, r3
 80042ce:	f000 fa75 	bl	80047bc <GYRO_IO_Write>
}
 80042d2:	bf00      	nop
 80042d4:	3710      	adds	r7, #16
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}

080042da <L3GD20_INT1InterruptConfig>:
  * @brief  Set L3GD20 Interrupt INT1 configuration
  * @param  Int1Config: the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(uint16_t Int1Config)
{
 80042da:	b580      	push	{r7, lr}
 80042dc:	b084      	sub	sp, #16
 80042de:	af00      	add	r7, sp, #0
 80042e0:	4603      	mov	r3, r0
 80042e2:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 80042e4:	2300      	movs	r3, #0
 80042e6:	73fb      	strb	r3, [r7, #15]
 80042e8:	2300      	movs	r3, #0
 80042ea:	73bb      	strb	r3, [r7, #14]
  
  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 80042ec:	f107 030f 	add.w	r3, r7, #15
 80042f0:	2201      	movs	r2, #1
 80042f2:	2130      	movs	r1, #48	; 0x30
 80042f4:	4618      	mov	r0, r3
 80042f6:	f000 fa93 	bl	8004820 <GYRO_IO_Read>
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 80042fa:	f107 030e 	add.w	r3, r7, #14
 80042fe:	2201      	movs	r2, #1
 8004300:	2122      	movs	r1, #34	; 0x22
 8004302:	4618      	mov	r0, r3
 8004304:	f000 fa8c 	bl	8004820 <GYRO_IO_Read>
  
  ctrl_cfr &= 0x80;
 8004308:	7bfb      	ldrb	r3, [r7, #15]
 800430a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800430e:	b2db      	uxtb	r3, r3
 8004310:	73fb      	strb	r3, [r7, #15]
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
 8004312:	88fb      	ldrh	r3, [r7, #6]
 8004314:	b2db      	uxtb	r3, r3
 8004316:	121b      	asrs	r3, r3, #8
 8004318:	b25a      	sxtb	r2, r3
 800431a:	7bfb      	ldrb	r3, [r7, #15]
 800431c:	b25b      	sxtb	r3, r3
 800431e:	4313      	orrs	r3, r2
 8004320:	b25b      	sxtb	r3, r3
 8004322:	b2db      	uxtb	r3, r3
 8004324:	73fb      	strb	r3, [r7, #15]
  
  ctrl3 &= 0xDF;
 8004326:	7bbb      	ldrb	r3, [r7, #14]
 8004328:	f023 0320 	bic.w	r3, r3, #32
 800432c:	b2db      	uxtb	r3, r3
 800432e:	73bb      	strb	r3, [r7, #14]
  ctrl3 |= ((uint8_t) Int1Config);   
 8004330:	88fb      	ldrh	r3, [r7, #6]
 8004332:	b2da      	uxtb	r2, r3
 8004334:	7bbb      	ldrb	r3, [r7, #14]
 8004336:	4313      	orrs	r3, r2
 8004338:	b2db      	uxtb	r3, r3
 800433a:	73bb      	strb	r3, [r7, #14]
  
  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 800433c:	f107 030f 	add.w	r3, r7, #15
 8004340:	2201      	movs	r2, #1
 8004342:	2130      	movs	r1, #48	; 0x30
 8004344:	4618      	mov	r0, r3
 8004346:	f000 fa39 	bl	80047bc <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 800434a:	f107 030e 	add.w	r3, r7, #14
 800434e:	2201      	movs	r2, #1
 8004350:	2122      	movs	r1, #34	; 0x22
 8004352:	4618      	mov	r0, r3
 8004354:	f000 fa32 	bl	80047bc <GYRO_IO_Write>
}
 8004358:	bf00      	nop
 800435a:	3710      	adds	r7, #16
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <L3GD20_EnableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_EnableIT(uint8_t IntSel)
{  
 8004360:	b580      	push	{r7, lr}
 8004362:	b084      	sub	sp, #16
 8004364:	af00      	add	r7, sp, #0
 8004366:	4603      	mov	r3, r0
 8004368:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 800436a:	f107 030f 	add.w	r3, r7, #15
 800436e:	2201      	movs	r2, #1
 8004370:	2122      	movs	r1, #34	; 0x22
 8004372:	4618      	mov	r0, r3
 8004374:	f000 fa54 	bl	8004820 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 8004378:	79fb      	ldrb	r3, [r7, #7]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d10a      	bne.n	8004394 <L3GD20_EnableIT+0x34>
  {
    tmpreg &= 0x7F;	
 800437e:	7bfb      	ldrb	r3, [r7, #15]
 8004380:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004384:	b2db      	uxtb	r3, r3
 8004386:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_ENABLE;
 8004388:	7bfb      	ldrb	r3, [r7, #15]
 800438a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800438e:	b2db      	uxtb	r3, r3
 8004390:	73fb      	strb	r3, [r7, #15]
 8004392:	e00c      	b.n	80043ae <L3GD20_EnableIT+0x4e>
  }
  else if(IntSel == L3GD20_INT2)
 8004394:	79fb      	ldrb	r3, [r7, #7]
 8004396:	2b01      	cmp	r3, #1
 8004398:	d109      	bne.n	80043ae <L3GD20_EnableIT+0x4e>
  {
    tmpreg &= 0xF7;
 800439a:	7bfb      	ldrb	r3, [r7, #15]
 800439c:	f023 0308 	bic.w	r3, r3, #8
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_ENABLE;
 80043a4:	7bfb      	ldrb	r3, [r7, #15]
 80043a6:	f043 0308 	orr.w	r3, r3, #8
 80043aa:	b2db      	uxtb	r3, r3
 80043ac:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 80043ae:	f107 030f 	add.w	r3, r7, #15
 80043b2:	2201      	movs	r2, #1
 80043b4:	2122      	movs	r1, #34	; 0x22
 80043b6:	4618      	mov	r0, r3
 80043b8:	f000 fa00 	bl	80047bc <GYRO_IO_Write>
}
 80043bc:	bf00      	nop
 80043be:	3710      	adds	r7, #16
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bd80      	pop	{r7, pc}

080043c4 <L3GD20_DisableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_DisableIT(uint8_t IntSel)
{  
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b084      	sub	sp, #16
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	4603      	mov	r3, r0
 80043cc:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 80043ce:	f107 030f 	add.w	r3, r7, #15
 80043d2:	2201      	movs	r2, #1
 80043d4:	2122      	movs	r1, #34	; 0x22
 80043d6:	4618      	mov	r0, r3
 80043d8:	f000 fa22 	bl	8004820 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 80043dc:	79fb      	ldrb	r3, [r7, #7]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d107      	bne.n	80043f2 <L3GD20_DisableIT+0x2e>
  {
    tmpreg &= 0x7F;	
 80043e2:	7bfb      	ldrb	r3, [r7, #15]
 80043e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80043e8:	b2db      	uxtb	r3, r3
 80043ea:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_DISABLE;
 80043ec:	7bfb      	ldrb	r3, [r7, #15]
 80043ee:	73fb      	strb	r3, [r7, #15]
 80043f0:	e009      	b.n	8004406 <L3GD20_DisableIT+0x42>
  }
  else if(IntSel == L3GD20_INT2)
 80043f2:	79fb      	ldrb	r3, [r7, #7]
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d106      	bne.n	8004406 <L3GD20_DisableIT+0x42>
  {
    tmpreg &= 0xF7;
 80043f8:	7bfb      	ldrb	r3, [r7, #15]
 80043fa:	f023 0308 	bic.w	r3, r3, #8
 80043fe:	b2db      	uxtb	r3, r3
 8004400:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_DISABLE;
 8004402:	7bfb      	ldrb	r3, [r7, #15]
 8004404:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8004406:	f107 030f 	add.w	r3, r7, #15
 800440a:	2201      	movs	r2, #1
 800440c:	2122      	movs	r1, #34	; 0x22
 800440e:	4618      	mov	r0, r3
 8004410:	f000 f9d4 	bl	80047bc <GYRO_IO_Write>
}
 8004414:	bf00      	nop
 8004416:	3710      	adds	r7, #16
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}

0800441c <L3GD20_FilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.        
  * @retval None
  */
void L3GD20_FilterConfig(uint8_t FilterStruct) 
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b084      	sub	sp, #16
 8004420:	af00      	add	r7, sp, #0
 8004422:	4603      	mov	r3, r0
 8004424:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8004426:	f107 030f 	add.w	r3, r7, #15
 800442a:	2201      	movs	r2, #1
 800442c:	2121      	movs	r1, #33	; 0x21
 800442e:	4618      	mov	r0, r3
 8004430:	f000 f9f6 	bl	8004820 <GYRO_IO_Read>
  
  tmpreg &= 0xC0;
 8004434:	7bfb      	ldrb	r3, [r7, #15]
 8004436:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800443a:	b2db      	uxtb	r3, r3
 800443c:	73fb      	strb	r3, [r7, #15]
  
  /* Configure MEMS: mode and cutoff frequency */
  tmpreg |= FilterStruct;
 800443e:	7bfa      	ldrb	r2, [r7, #15]
 8004440:	79fb      	ldrb	r3, [r7, #7]
 8004442:	4313      	orrs	r3, r2
 8004444:	b2db      	uxtb	r3, r3
 8004446:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG2 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8004448:	f107 030f 	add.w	r3, r7, #15
 800444c:	2201      	movs	r2, #1
 800444e:	2121      	movs	r1, #33	; 0x21
 8004450:	4618      	mov	r0, r3
 8004452:	f000 f9b3 	bl	80047bc <GYRO_IO_Write>
}
 8004456:	bf00      	nop
 8004458:	3710      	adds	r7, #16
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}

0800445e <L3GD20_FilterCmd>:
  *         @arg: L3GD20_HIGHPASSFILTER_DISABLE 
  *         @arg: L3GD20_HIGHPASSFILTER_ENABLE          
  * @retval None
  */
void L3GD20_FilterCmd(uint8_t HighPassFilterState)
{
 800445e:	b580      	push	{r7, lr}
 8004460:	b084      	sub	sp, #16
 8004462:	af00      	add	r7, sp, #0
 8004464:	4603      	mov	r3, r0
 8004466:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8004468:	f107 030f 	add.w	r3, r7, #15
 800446c:	2201      	movs	r2, #1
 800446e:	2124      	movs	r1, #36	; 0x24
 8004470:	4618      	mov	r0, r3
 8004472:	f000 f9d5 	bl	8004820 <GYRO_IO_Read>
  
  tmpreg &= 0xEF;
 8004476:	7bfb      	ldrb	r3, [r7, #15]
 8004478:	f023 0310 	bic.w	r3, r3, #16
 800447c:	b2db      	uxtb	r3, r3
 800447e:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterState;
 8004480:	7bfa      	ldrb	r2, [r7, #15]
 8004482:	79fb      	ldrb	r3, [r7, #7]
 8004484:	4313      	orrs	r3, r2
 8004486:	b2db      	uxtb	r3, r3
 8004488:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 800448a:	f107 030f 	add.w	r3, r7, #15
 800448e:	2201      	movs	r2, #1
 8004490:	2124      	movs	r1, #36	; 0x24
 8004492:	4618      	mov	r0, r3
 8004494:	f000 f992 	bl	80047bc <GYRO_IO_Write>
}
 8004498:	bf00      	nop
 800449a:	3710      	adds	r7, #16
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}

080044a0 <L3GD20_ReadXYZAngRate>:
* @brief  Calculate the L3GD20 angular data.
* @param  pfData: Data out pointer
* @retval None
*/
void L3GD20_ReadXYZAngRate(float *pfData)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b08a      	sub	sp, #40	; 0x28
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  uint8_t tmpbuffer[6] ={0};
 80044a8:	2300      	movs	r3, #0
 80044aa:	61bb      	str	r3, [r7, #24]
 80044ac:	2300      	movs	r3, #0
 80044ae:	83bb      	strh	r3, [r7, #28]
  int16_t RawData[3] = {0};
 80044b0:	f107 0310 	add.w	r3, r7, #16
 80044b4:	2200      	movs	r2, #0
 80044b6:	601a      	str	r2, [r3, #0]
 80044b8:	809a      	strh	r2, [r3, #4]
  uint8_t tmpreg = 0;
 80044ba:	2300      	movs	r3, #0
 80044bc:	73fb      	strb	r3, [r7, #15]
  float sensitivity = 0;
 80044be:	f04f 0300 	mov.w	r3, #0
 80044c2:	627b      	str	r3, [r7, #36]	; 0x24
  int i =0;
 80044c4:	2300      	movs	r3, #0
 80044c6:	623b      	str	r3, [r7, #32]
  
  GYRO_IO_Read(&tmpreg,L3GD20_CTRL_REG4_ADDR,1);
 80044c8:	f107 030f 	add.w	r3, r7, #15
 80044cc:	2201      	movs	r2, #1
 80044ce:	2123      	movs	r1, #35	; 0x23
 80044d0:	4618      	mov	r0, r3
 80044d2:	f000 f9a5 	bl	8004820 <GYRO_IO_Read>
  
  GYRO_IO_Read(tmpbuffer,L3GD20_OUT_X_L_ADDR,6);
 80044d6:	f107 0318 	add.w	r3, r7, #24
 80044da:	2206      	movs	r2, #6
 80044dc:	2128      	movs	r1, #40	; 0x28
 80044de:	4618      	mov	r0, r3
 80044e0:	f000 f99e 	bl	8004820 <GYRO_IO_Read>
  
  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if(!(tmpreg & L3GD20_BLE_MSB))
 80044e4:	7bfb      	ldrb	r3, [r7, #15]
 80044e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d123      	bne.n	8004536 <L3GD20_ReadXYZAngRate+0x96>
  {
    for(i=0; i<3; i++)
 80044ee:	2300      	movs	r3, #0
 80044f0:	623b      	str	r3, [r7, #32]
 80044f2:	e01c      	b.n	800452e <L3GD20_ReadXYZAngRate+0x8e>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i+1] << 8) + tmpbuffer[2*i]);
 80044f4:	6a3b      	ldr	r3, [r7, #32]
 80044f6:	005b      	lsls	r3, r3, #1
 80044f8:	3301      	adds	r3, #1
 80044fa:	3328      	adds	r3, #40	; 0x28
 80044fc:	443b      	add	r3, r7
 80044fe:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004502:	b29b      	uxth	r3, r3
 8004504:	021b      	lsls	r3, r3, #8
 8004506:	b29a      	uxth	r2, r3
 8004508:	6a3b      	ldr	r3, [r7, #32]
 800450a:	005b      	lsls	r3, r3, #1
 800450c:	3328      	adds	r3, #40	; 0x28
 800450e:	443b      	add	r3, r7
 8004510:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004514:	b29b      	uxth	r3, r3
 8004516:	4413      	add	r3, r2
 8004518:	b29b      	uxth	r3, r3
 800451a:	b21a      	sxth	r2, r3
 800451c:	6a3b      	ldr	r3, [r7, #32]
 800451e:	005b      	lsls	r3, r3, #1
 8004520:	3328      	adds	r3, #40	; 0x28
 8004522:	443b      	add	r3, r7
 8004524:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 8004528:	6a3b      	ldr	r3, [r7, #32]
 800452a:	3301      	adds	r3, #1
 800452c:	623b      	str	r3, [r7, #32]
 800452e:	6a3b      	ldr	r3, [r7, #32]
 8004530:	2b02      	cmp	r3, #2
 8004532:	dddf      	ble.n	80044f4 <L3GD20_ReadXYZAngRate+0x54>
 8004534:	e022      	b.n	800457c <L3GD20_ReadXYZAngRate+0xdc>
    }
  }
  else
  {
    for(i=0; i<3; i++)
 8004536:	2300      	movs	r3, #0
 8004538:	623b      	str	r3, [r7, #32]
 800453a:	e01c      	b.n	8004576 <L3GD20_ReadXYZAngRate+0xd6>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
 800453c:	6a3b      	ldr	r3, [r7, #32]
 800453e:	005b      	lsls	r3, r3, #1
 8004540:	3328      	adds	r3, #40	; 0x28
 8004542:	443b      	add	r3, r7
 8004544:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004548:	b29b      	uxth	r3, r3
 800454a:	021b      	lsls	r3, r3, #8
 800454c:	b29a      	uxth	r2, r3
 800454e:	6a3b      	ldr	r3, [r7, #32]
 8004550:	005b      	lsls	r3, r3, #1
 8004552:	3301      	adds	r3, #1
 8004554:	3328      	adds	r3, #40	; 0x28
 8004556:	443b      	add	r3, r7
 8004558:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800455c:	b29b      	uxth	r3, r3
 800455e:	4413      	add	r3, r2
 8004560:	b29b      	uxth	r3, r3
 8004562:	b21a      	sxth	r2, r3
 8004564:	6a3b      	ldr	r3, [r7, #32]
 8004566:	005b      	lsls	r3, r3, #1
 8004568:	3328      	adds	r3, #40	; 0x28
 800456a:	443b      	add	r3, r7
 800456c:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 8004570:	6a3b      	ldr	r3, [r7, #32]
 8004572:	3301      	adds	r3, #1
 8004574:	623b      	str	r3, [r7, #32]
 8004576:	6a3b      	ldr	r3, [r7, #32]
 8004578:	2b02      	cmp	r3, #2
 800457a:	dddf      	ble.n	800453c <L3GD20_ReadXYZAngRate+0x9c>
    }
  }
  
  /* Switch the sensitivity value set in the CRTL4 */
  switch(tmpreg & L3GD20_FULLSCALE_SELECTION)
 800457c:	7bfb      	ldrb	r3, [r7, #15]
 800457e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004582:	2b20      	cmp	r3, #32
 8004584:	d00c      	beq.n	80045a0 <L3GD20_ReadXYZAngRate+0x100>
 8004586:	2b20      	cmp	r3, #32
 8004588:	dc0d      	bgt.n	80045a6 <L3GD20_ReadXYZAngRate+0x106>
 800458a:	2b00      	cmp	r3, #0
 800458c:	d002      	beq.n	8004594 <L3GD20_ReadXYZAngRate+0xf4>
 800458e:	2b10      	cmp	r3, #16
 8004590:	d003      	beq.n	800459a <L3GD20_ReadXYZAngRate+0xfa>
 8004592:	e008      	b.n	80045a6 <L3GD20_ReadXYZAngRate+0x106>
  {
  case L3GD20_FULLSCALE_250:
    sensitivity=L3GD20_SENSITIVITY_250DPS;
 8004594:	4b15      	ldr	r3, [pc, #84]	; (80045ec <L3GD20_ReadXYZAngRate+0x14c>)
 8004596:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8004598:	e005      	b.n	80045a6 <L3GD20_ReadXYZAngRate+0x106>
    
  case L3GD20_FULLSCALE_500:
    sensitivity=L3GD20_SENSITIVITY_500DPS;
 800459a:	4b15      	ldr	r3, [pc, #84]	; (80045f0 <L3GD20_ReadXYZAngRate+0x150>)
 800459c:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 800459e:	e002      	b.n	80045a6 <L3GD20_ReadXYZAngRate+0x106>
    
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
 80045a0:	4b14      	ldr	r3, [pc, #80]	; (80045f4 <L3GD20_ReadXYZAngRate+0x154>)
 80045a2:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 80045a4:	bf00      	nop
  }
  /* Divide by sensitivity */
  for(i=0; i<3; i++)
 80045a6:	2300      	movs	r3, #0
 80045a8:	623b      	str	r3, [r7, #32]
 80045aa:	e016      	b.n	80045da <L3GD20_ReadXYZAngRate+0x13a>
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
 80045ac:	6a3b      	ldr	r3, [r7, #32]
 80045ae:	005b      	lsls	r3, r3, #1
 80045b0:	3328      	adds	r3, #40	; 0x28
 80045b2:	443b      	add	r3, r7
 80045b4:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 80045b8:	ee07 3a90 	vmov	s15, r3
 80045bc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80045c0:	6a3b      	ldr	r3, [r7, #32]
 80045c2:	009b      	lsls	r3, r3, #2
 80045c4:	687a      	ldr	r2, [r7, #4]
 80045c6:	4413      	add	r3, r2
 80045c8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80045cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045d0:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<3; i++)
 80045d4:	6a3b      	ldr	r3, [r7, #32]
 80045d6:	3301      	adds	r3, #1
 80045d8:	623b      	str	r3, [r7, #32]
 80045da:	6a3b      	ldr	r3, [r7, #32]
 80045dc:	2b02      	cmp	r3, #2
 80045de:	dde5      	ble.n	80045ac <L3GD20_ReadXYZAngRate+0x10c>
  }
}
 80045e0:	bf00      	nop
 80045e2:	bf00      	nop
 80045e4:	3728      	adds	r7, #40	; 0x28
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bd80      	pop	{r7, pc}
 80045ea:	bf00      	nop
 80045ec:	410c0000 	.word	0x410c0000
 80045f0:	418c0000 	.word	0x418c0000
 80045f4:	428c0000 	.word	0x428c0000

080045f8 <SPIx_Init>:
/**
  * @brief SPIx Bus initialization
  * @retval None
  */
static void SPIx_Init(void)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 80045fc:	481a      	ldr	r0, [pc, #104]	; (8004668 <SPIx_Init+0x70>)
 80045fe:	f7ff f996 	bl	800392e <HAL_SPI_GetState>
 8004602:	4603      	mov	r3, r0
 8004604:	2b00      	cmp	r3, #0
 8004606:	d12c      	bne.n	8004662 <SPIx_Init+0x6a>
  {
    /* SPI Config */
    SpiHandle.Instance = DISCOVERY_SPIx;
 8004608:	4b17      	ldr	r3, [pc, #92]	; (8004668 <SPIx_Init+0x70>)
 800460a:	4a18      	ldr	r2, [pc, #96]	; (800466c <SPIx_Init+0x74>)
 800460c:	601a      	str	r2, [r3, #0]
      to verify these constraints:
      ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
      l3gd20 SPI interface max baudrate is 10MHz for write/read
      PCLK2 frequency is set to 90 MHz 
  */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800460e:	4b16      	ldr	r3, [pc, #88]	; (8004668 <SPIx_Init+0x70>)
 8004610:	2218      	movs	r2, #24
 8004612:	61da      	str	r2, [r3, #28]
    SpiHandle.Init.Direction = SPI_DIRECTION_2LINES; 
 8004614:	4b14      	ldr	r3, [pc, #80]	; (8004668 <SPIx_Init+0x70>)
 8004616:	2200      	movs	r2, #0
 8004618:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
 800461a:	4b13      	ldr	r3, [pc, #76]	; (8004668 <SPIx_Init+0x70>)
 800461c:	2200      	movs	r2, #0
 800461e:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004620:	4b11      	ldr	r3, [pc, #68]	; (8004668 <SPIx_Init+0x70>)
 8004622:	2200      	movs	r2, #0
 8004624:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004626:	4b10      	ldr	r3, [pc, #64]	; (8004668 <SPIx_Init+0x70>)
 8004628:	2200      	movs	r2, #0
 800462a:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial = 7;
 800462c:	4b0e      	ldr	r3, [pc, #56]	; (8004668 <SPIx_Init+0x70>)
 800462e:	2207      	movs	r2, #7
 8004630:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
 8004632:	4b0d      	ldr	r3, [pc, #52]	; (8004668 <SPIx_Init+0x70>)
 8004634:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004638:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800463a:	4b0b      	ldr	r3, [pc, #44]	; (8004668 <SPIx_Init+0x70>)
 800463c:	2200      	movs	r2, #0
 800463e:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS = SPI_NSS_SOFT;
 8004640:	4b09      	ldr	r3, [pc, #36]	; (8004668 <SPIx_Init+0x70>)
 8004642:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004646:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode = SPI_TIMODE_DISABLE;
 8004648:	4b07      	ldr	r3, [pc, #28]	; (8004668 <SPIx_Init+0x70>)
 800464a:	2200      	movs	r2, #0
 800464c:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode = SPI_MODE_MASTER;
 800464e:	4b06      	ldr	r3, [pc, #24]	; (8004668 <SPIx_Init+0x70>)
 8004650:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004654:	605a      	str	r2, [r3, #4]

    SPIx_MspInit(&SpiHandle);
 8004656:	4804      	ldr	r0, [pc, #16]	; (8004668 <SPIx_Init+0x70>)
 8004658:	f000 f836 	bl	80046c8 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 800465c:	4802      	ldr	r0, [pc, #8]	; (8004668 <SPIx_Init+0x70>)
 800465e:	f7fe fe71 	bl	8003344 <HAL_SPI_Init>
  }
}
 8004662:	bf00      	nop
 8004664:	bd80      	pop	{r7, pc}
 8004666:	bf00      	nop
 8004668:	200004e8 	.word	0x200004e8
 800466c:	40013000 	.word	0x40013000

08004670 <SPIx_WriteRead>:
  *         from the SPI bus.
  * @param  Byte Byte send.
  * @retval The received byte value
  */
static uint8_t SPIx_WriteRead(uint8_t Byte)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b086      	sub	sp, #24
 8004674:	af02      	add	r7, sp, #8
 8004676:	4603      	mov	r3, r0
 8004678:	71fb      	strb	r3, [r7, #7]

  uint8_t receivedbyte = 0;
 800467a:	2300      	movs	r3, #0
 800467c:	73fb      	strb	r3, [r7, #15]
  
  /* Send a Byte through the SPI peripheral */
  /* Read byte from the SPI bus */
  if(HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte, (uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK)
 800467e:	4b0a      	ldr	r3, [pc, #40]	; (80046a8 <SPIx_WriteRead+0x38>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f107 020f 	add.w	r2, r7, #15
 8004686:	1df9      	adds	r1, r7, #7
 8004688:	9300      	str	r3, [sp, #0]
 800468a:	2301      	movs	r3, #1
 800468c:	4807      	ldr	r0, [pc, #28]	; (80046ac <SPIx_WriteRead+0x3c>)
 800468e:	f7fe ff2c 	bl	80034ea <HAL_SPI_TransmitReceive>
 8004692:	4603      	mov	r3, r0
 8004694:	2b00      	cmp	r3, #0
 8004696:	d001      	beq.n	800469c <SPIx_WriteRead+0x2c>
  {
    SPIx_Error();
 8004698:	f000 f80a 	bl	80046b0 <SPIx_Error>
  }
  
  return receivedbyte;
 800469c:	7bfb      	ldrb	r3, [r7, #15]
}
 800469e:	4618      	mov	r0, r3
 80046a0:	3710      	adds	r7, #16
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}
 80046a6:	bf00      	nop
 80046a8:	200000b4 	.word	0x200000b4
 80046ac:	200004e8 	.word	0x200004e8

080046b0 <SPIx_Error>:
/**
  * @brief SPIx error treatment function
  * @retval None
  */
static void SPIx_Error (void)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	af00      	add	r7, sp, #0
  /* De-initialize the SPI comunication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 80046b4:	4803      	ldr	r0, [pc, #12]	; (80046c4 <SPIx_Error+0x14>)
 80046b6:	f7fe fef0 	bl	800349a <HAL_SPI_DeInit>
  
  /* Re- Initiaize the SPI comunication BUS */
  SPIx_Init();
 80046ba:	f7ff ff9d 	bl	80045f8 <SPIx_Init>
}
 80046be:	bf00      	nop
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	bf00      	nop
 80046c4:	200004e8 	.word	0x200004e8

080046c8 <SPIx_MspInit>:
  * @brief SPI MSP Init
  * @param hspi SPI handle
  * @retval None
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b08a      	sub	sp, #40	; 0x28
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI1 clock  */
  DISCOVERY_SPIx_CLK_ENABLE();
 80046d0:	4b16      	ldr	r3, [pc, #88]	; (800472c <SPIx_MspInit+0x64>)
 80046d2:	699b      	ldr	r3, [r3, #24]
 80046d4:	4a15      	ldr	r2, [pc, #84]	; (800472c <SPIx_MspInit+0x64>)
 80046d6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80046da:	6193      	str	r3, [r2, #24]
 80046dc:	4b13      	ldr	r3, [pc, #76]	; (800472c <SPIx_MspInit+0x64>)
 80046de:	699b      	ldr	r3, [r3, #24]
 80046e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80046e4:	613b      	str	r3, [r7, #16]
 80046e6:	693b      	ldr	r3, [r7, #16]

  /* enable SPI1 gpio clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 80046e8:	4b10      	ldr	r3, [pc, #64]	; (800472c <SPIx_MspInit+0x64>)
 80046ea:	695b      	ldr	r3, [r3, #20]
 80046ec:	4a0f      	ldr	r2, [pc, #60]	; (800472c <SPIx_MspInit+0x64>)
 80046ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80046f2:	6153      	str	r3, [r2, #20]
 80046f4:	4b0d      	ldr	r3, [pc, #52]	; (800472c <SPIx_MspInit+0x64>)
 80046f6:	695b      	ldr	r3, [r3, #20]
 80046f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046fc:	60fb      	str	r3, [r7, #12]
 80046fe:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI1 SCK, MOSI and MISO */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8004700:	23e0      	movs	r3, #224	; 0xe0
 8004702:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8004704:	2302      	movs	r3, #2
 8004706:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull  = GPIO_NOPULL; /* or GPIO_PULLDOWN */
 8004708:	2300      	movs	r3, #0
 800470a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 800470c:	2303      	movs	r3, #3
 800470e:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8004710:	2305      	movs	r3, #5
 8004712:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8004714:	f107 0314 	add.w	r3, r7, #20
 8004718:	4619      	mov	r1, r3
 800471a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800471e:	f7fc fdd7 	bl	80012d0 <HAL_GPIO_Init>
}
 8004722:	bf00      	nop
 8004724:	3728      	adds	r7, #40	; 0x28
 8004726:	46bd      	mov	sp, r7
 8004728:	bd80      	pop	{r7, pc}
 800472a:	bf00      	nop
 800472c:	40021000 	.word	0x40021000

08004730 <GYRO_IO_Init>:
/**
  * @brief  Configures the GYROSCOPE SPI interface.
  * @retval None
  */
void GYRO_IO_Init(void)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b088      	sub	sp, #32
 8004734:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 8004736:	4b1f      	ldr	r3, [pc, #124]	; (80047b4 <GYRO_IO_Init+0x84>)
 8004738:	695b      	ldr	r3, [r3, #20]
 800473a:	4a1e      	ldr	r2, [pc, #120]	; (80047b4 <GYRO_IO_Init+0x84>)
 800473c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004740:	6153      	str	r3, [r2, #20]
 8004742:	4b1c      	ldr	r3, [pc, #112]	; (80047b4 <GYRO_IO_Init+0x84>)
 8004744:	695b      	ldr	r3, [r3, #20]
 8004746:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800474a:	60bb      	str	r3, [r7, #8]
 800474c:	68bb      	ldr	r3, [r7, #8]
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
 800474e:	2308      	movs	r3, #8
 8004750:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8004752:	2301      	movs	r3, #1
 8004754:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8004756:	2300      	movs	r3, #0
 8004758:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 800475a:	2303      	movs	r3, #3
 800475c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 800475e:	f107 030c 	add.w	r3, r7, #12
 8004762:	4619      	mov	r1, r3
 8004764:	4814      	ldr	r0, [pc, #80]	; (80047b8 <GYRO_IO_Init+0x88>)
 8004766:	f7fc fdb3 	bl	80012d0 <HAL_GPIO_Init>

  /* Deselect : Chip Select high */
  GYRO_CS_HIGH();
 800476a:	2201      	movs	r2, #1
 800476c:	2108      	movs	r1, #8
 800476e:	4812      	ldr	r0, [pc, #72]	; (80047b8 <GYRO_IO_Init+0x88>)
 8004770:	f7fd f804 	bl	800177c <HAL_GPIO_WritePin>

  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
 8004774:	4b0f      	ldr	r3, [pc, #60]	; (80047b4 <GYRO_IO_Init+0x84>)
 8004776:	695b      	ldr	r3, [r3, #20]
 8004778:	4a0e      	ldr	r2, [pc, #56]	; (80047b4 <GYRO_IO_Init+0x84>)
 800477a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800477e:	6153      	str	r3, [r2, #20]
 8004780:	4b0c      	ldr	r3, [pc, #48]	; (80047b4 <GYRO_IO_Init+0x84>)
 8004782:	695b      	ldr	r3, [r3, #20]
 8004784:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004788:	607b      	str	r3, [r7, #4]
 800478a:	687b      	ldr	r3, [r7, #4]
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
 800478c:	2303      	movs	r3, #3
 800478e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8004790:	2300      	movs	r3, #0
 8004792:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8004794:	2303      	movs	r3, #3
 8004796:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull= GPIO_NOPULL;
 8004798:	2300      	movs	r3, #0
 800479a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GYRO_INT_GPIO_PORT, &GPIO_InitStructure);
 800479c:	f107 030c 	add.w	r3, r7, #12
 80047a0:	4619      	mov	r1, r3
 80047a2:	4805      	ldr	r0, [pc, #20]	; (80047b8 <GYRO_IO_Init+0x88>)
 80047a4:	f7fc fd94 	bl	80012d0 <HAL_GPIO_Init>
  
  SPIx_Init();
 80047a8:	f7ff ff26 	bl	80045f8 <SPIx_Init>
}
 80047ac:	bf00      	nop
 80047ae:	3720      	adds	r7, #32
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bd80      	pop	{r7, pc}
 80047b4:	40021000 	.word	0x40021000
 80047b8:	48001000 	.word	0x48001000

080047bc <GYRO_IO_Write>:
  * @param  WriteAddr GYROSCOPE's internal address to write to.
  * @param  NumByteToWrite Number of bytes to write.
  * @retval None
  */
void GYRO_IO_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b082      	sub	sp, #8
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
 80047c4:	460b      	mov	r3, r1
 80047c6:	70fb      	strb	r3, [r7, #3]
 80047c8:	4613      	mov	r3, r2
 80047ca:	803b      	strh	r3, [r7, #0]
  /* Configure the MS bit: 
       - When 0, the address will remain unchanged in multiple read/write commands.
       - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if(NumByteToWrite > 0x01)
 80047cc:	883b      	ldrh	r3, [r7, #0]
 80047ce:	2b01      	cmp	r3, #1
 80047d0:	d903      	bls.n	80047da <GYRO_IO_Write+0x1e>
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
 80047d2:	78fb      	ldrb	r3, [r7, #3]
 80047d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80047d8:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 80047da:	2200      	movs	r2, #0
 80047dc:	2108      	movs	r1, #8
 80047de:	480f      	ldr	r0, [pc, #60]	; (800481c <GYRO_IO_Write+0x60>)
 80047e0:	f7fc ffcc 	bl	800177c <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(WriteAddr);
 80047e4:	78fb      	ldrb	r3, [r7, #3]
 80047e6:	4618      	mov	r0, r3
 80047e8:	f7ff ff42 	bl	8004670 <SPIx_WriteRead>
  
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
 80047ec:	e00a      	b.n	8004804 <GYRO_IO_Write+0x48>
  {
    SPIx_WriteRead(*pBuffer);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	781b      	ldrb	r3, [r3, #0]
 80047f2:	4618      	mov	r0, r3
 80047f4:	f7ff ff3c 	bl	8004670 <SPIx_WriteRead>
    NumByteToWrite--;
 80047f8:	883b      	ldrh	r3, [r7, #0]
 80047fa:	3b01      	subs	r3, #1
 80047fc:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	3301      	adds	r3, #1
 8004802:	607b      	str	r3, [r7, #4]
  while(NumByteToWrite >= 0x01)
 8004804:	883b      	ldrh	r3, [r7, #0]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d1f1      	bne.n	80047ee <GYRO_IO_Write+0x32>
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 800480a:	2201      	movs	r2, #1
 800480c:	2108      	movs	r1, #8
 800480e:	4803      	ldr	r0, [pc, #12]	; (800481c <GYRO_IO_Write+0x60>)
 8004810:	f7fc ffb4 	bl	800177c <HAL_GPIO_WritePin>
}
 8004814:	bf00      	nop
 8004816:	3708      	adds	r7, #8
 8004818:	46bd      	mov	sp, r7
 800481a:	bd80      	pop	{r7, pc}
 800481c:	48001000 	.word	0x48001000

08004820 <GYRO_IO_Read>:
  * @param  ReadAddr GYROSCOPE's internal address to read from.
  * @param  NumByteToRead number of bytes to read from the GYROSCOPE.
  * @retval None
  */
void GYRO_IO_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
 8004820:	b580      	push	{r7, lr}
 8004822:	b082      	sub	sp, #8
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
 8004828:	460b      	mov	r3, r1
 800482a:	70fb      	strb	r3, [r7, #3]
 800482c:	4613      	mov	r3, r2
 800482e:	803b      	strh	r3, [r7, #0]
  if(NumByteToRead > 0x01)
 8004830:	883b      	ldrh	r3, [r7, #0]
 8004832:	2b01      	cmp	r3, #1
 8004834:	d904      	bls.n	8004840 <GYRO_IO_Read+0x20>
  {
    ReadAddr |= (uint8_t)(READWRITE_CMD | MULTIPLEBYTE_CMD);
 8004836:	78fb      	ldrb	r3, [r7, #3]
 8004838:	f063 033f 	orn	r3, r3, #63	; 0x3f
 800483c:	70fb      	strb	r3, [r7, #3]
 800483e:	e003      	b.n	8004848 <GYRO_IO_Read+0x28>
  }
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
 8004840:	78fb      	ldrb	r3, [r7, #3]
 8004842:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004846:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 8004848:	2200      	movs	r2, #0
 800484a:	2108      	movs	r1, #8
 800484c:	4810      	ldr	r0, [pc, #64]	; (8004890 <GYRO_IO_Read+0x70>)
 800484e:	f7fc ff95 	bl	800177c <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(ReadAddr);
 8004852:	78fb      	ldrb	r3, [r7, #3]
 8004854:	4618      	mov	r0, r3
 8004856:	f7ff ff0b 	bl	8004670 <SPIx_WriteRead>
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
 800485a:	e00c      	b.n	8004876 <GYRO_IO_Read+0x56>
  {
    /* Send dummy byte (0x00) to generate the SPI clock to GYROSCOPE (Slave device) */
    *pBuffer = SPIx_WriteRead(DUMMY_BYTE);
 800485c:	2000      	movs	r0, #0
 800485e:	f7ff ff07 	bl	8004670 <SPIx_WriteRead>
 8004862:	4603      	mov	r3, r0
 8004864:	461a      	mov	r2, r3
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	701a      	strb	r2, [r3, #0]
    NumByteToRead--;
 800486a:	883b      	ldrh	r3, [r7, #0]
 800486c:	3b01      	subs	r3, #1
 800486e:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	3301      	adds	r3, #1
 8004874:	607b      	str	r3, [r7, #4]
  while(NumByteToRead > 0x00)
 8004876:	883b      	ldrh	r3, [r7, #0]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d1ef      	bne.n	800485c <GYRO_IO_Read+0x3c>
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 800487c:	2201      	movs	r2, #1
 800487e:	2108      	movs	r1, #8
 8004880:	4803      	ldr	r0, [pc, #12]	; (8004890 <GYRO_IO_Read+0x70>)
 8004882:	f7fc ff7b 	bl	800177c <HAL_GPIO_WritePin>
}  
 8004886:	bf00      	nop
 8004888:	3708      	adds	r7, #8
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}
 800488e:	bf00      	nop
 8004890:	48001000 	.word	0x48001000

08004894 <srand>:
 8004894:	b538      	push	{r3, r4, r5, lr}
 8004896:	4b10      	ldr	r3, [pc, #64]	; (80048d8 <srand+0x44>)
 8004898:	681d      	ldr	r5, [r3, #0]
 800489a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800489c:	4604      	mov	r4, r0
 800489e:	b9b3      	cbnz	r3, 80048ce <srand+0x3a>
 80048a0:	2018      	movs	r0, #24
 80048a2:	f000 fab1 	bl	8004e08 <malloc>
 80048a6:	4602      	mov	r2, r0
 80048a8:	6328      	str	r0, [r5, #48]	; 0x30
 80048aa:	b920      	cbnz	r0, 80048b6 <srand+0x22>
 80048ac:	4b0b      	ldr	r3, [pc, #44]	; (80048dc <srand+0x48>)
 80048ae:	480c      	ldr	r0, [pc, #48]	; (80048e0 <srand+0x4c>)
 80048b0:	2146      	movs	r1, #70	; 0x46
 80048b2:	f000 fa3f 	bl	8004d34 <__assert_func>
 80048b6:	490b      	ldr	r1, [pc, #44]	; (80048e4 <srand+0x50>)
 80048b8:	4b0b      	ldr	r3, [pc, #44]	; (80048e8 <srand+0x54>)
 80048ba:	e9c0 1300 	strd	r1, r3, [r0]
 80048be:	4b0b      	ldr	r3, [pc, #44]	; (80048ec <srand+0x58>)
 80048c0:	6083      	str	r3, [r0, #8]
 80048c2:	230b      	movs	r3, #11
 80048c4:	8183      	strh	r3, [r0, #12]
 80048c6:	2100      	movs	r1, #0
 80048c8:	2001      	movs	r0, #1
 80048ca:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80048ce:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80048d0:	2200      	movs	r2, #0
 80048d2:	611c      	str	r4, [r3, #16]
 80048d4:	615a      	str	r2, [r3, #20]
 80048d6:	bd38      	pop	{r3, r4, r5, pc}
 80048d8:	20000110 	.word	0x20000110
 80048dc:	0800633c 	.word	0x0800633c
 80048e0:	08006353 	.word	0x08006353
 80048e4:	abcd330e 	.word	0xabcd330e
 80048e8:	e66d1234 	.word	0xe66d1234
 80048ec:	0005deec 	.word	0x0005deec

080048f0 <rand>:
 80048f0:	4b16      	ldr	r3, [pc, #88]	; (800494c <rand+0x5c>)
 80048f2:	b510      	push	{r4, lr}
 80048f4:	681c      	ldr	r4, [r3, #0]
 80048f6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80048f8:	b9b3      	cbnz	r3, 8004928 <rand+0x38>
 80048fa:	2018      	movs	r0, #24
 80048fc:	f000 fa84 	bl	8004e08 <malloc>
 8004900:	4602      	mov	r2, r0
 8004902:	6320      	str	r0, [r4, #48]	; 0x30
 8004904:	b920      	cbnz	r0, 8004910 <rand+0x20>
 8004906:	4b12      	ldr	r3, [pc, #72]	; (8004950 <rand+0x60>)
 8004908:	4812      	ldr	r0, [pc, #72]	; (8004954 <rand+0x64>)
 800490a:	2152      	movs	r1, #82	; 0x52
 800490c:	f000 fa12 	bl	8004d34 <__assert_func>
 8004910:	4911      	ldr	r1, [pc, #68]	; (8004958 <rand+0x68>)
 8004912:	4b12      	ldr	r3, [pc, #72]	; (800495c <rand+0x6c>)
 8004914:	e9c0 1300 	strd	r1, r3, [r0]
 8004918:	4b11      	ldr	r3, [pc, #68]	; (8004960 <rand+0x70>)
 800491a:	6083      	str	r3, [r0, #8]
 800491c:	230b      	movs	r3, #11
 800491e:	8183      	strh	r3, [r0, #12]
 8004920:	2100      	movs	r1, #0
 8004922:	2001      	movs	r0, #1
 8004924:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8004928:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800492a:	480e      	ldr	r0, [pc, #56]	; (8004964 <rand+0x74>)
 800492c:	690b      	ldr	r3, [r1, #16]
 800492e:	694c      	ldr	r4, [r1, #20]
 8004930:	4a0d      	ldr	r2, [pc, #52]	; (8004968 <rand+0x78>)
 8004932:	4358      	muls	r0, r3
 8004934:	fb02 0004 	mla	r0, r2, r4, r0
 8004938:	fba3 3202 	umull	r3, r2, r3, r2
 800493c:	3301      	adds	r3, #1
 800493e:	eb40 0002 	adc.w	r0, r0, r2
 8004942:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8004946:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800494a:	bd10      	pop	{r4, pc}
 800494c:	20000110 	.word	0x20000110
 8004950:	0800633c 	.word	0x0800633c
 8004954:	08006353 	.word	0x08006353
 8004958:	abcd330e 	.word	0xabcd330e
 800495c:	e66d1234 	.word	0xe66d1234
 8004960:	0005deec 	.word	0x0005deec
 8004964:	5851f42d 	.word	0x5851f42d
 8004968:	4c957f2d 	.word	0x4c957f2d

0800496c <std>:
 800496c:	2300      	movs	r3, #0
 800496e:	b510      	push	{r4, lr}
 8004970:	4604      	mov	r4, r0
 8004972:	e9c0 3300 	strd	r3, r3, [r0]
 8004976:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800497a:	6083      	str	r3, [r0, #8]
 800497c:	8181      	strh	r1, [r0, #12]
 800497e:	6643      	str	r3, [r0, #100]	; 0x64
 8004980:	81c2      	strh	r2, [r0, #14]
 8004982:	6183      	str	r3, [r0, #24]
 8004984:	4619      	mov	r1, r3
 8004986:	2208      	movs	r2, #8
 8004988:	305c      	adds	r0, #92	; 0x5c
 800498a:	f000 f914 	bl	8004bb6 <memset>
 800498e:	4b0d      	ldr	r3, [pc, #52]	; (80049c4 <std+0x58>)
 8004990:	6263      	str	r3, [r4, #36]	; 0x24
 8004992:	4b0d      	ldr	r3, [pc, #52]	; (80049c8 <std+0x5c>)
 8004994:	62a3      	str	r3, [r4, #40]	; 0x28
 8004996:	4b0d      	ldr	r3, [pc, #52]	; (80049cc <std+0x60>)
 8004998:	62e3      	str	r3, [r4, #44]	; 0x2c
 800499a:	4b0d      	ldr	r3, [pc, #52]	; (80049d0 <std+0x64>)
 800499c:	6323      	str	r3, [r4, #48]	; 0x30
 800499e:	4b0d      	ldr	r3, [pc, #52]	; (80049d4 <std+0x68>)
 80049a0:	6224      	str	r4, [r4, #32]
 80049a2:	429c      	cmp	r4, r3
 80049a4:	d006      	beq.n	80049b4 <std+0x48>
 80049a6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80049aa:	4294      	cmp	r4, r2
 80049ac:	d002      	beq.n	80049b4 <std+0x48>
 80049ae:	33d0      	adds	r3, #208	; 0xd0
 80049b0:	429c      	cmp	r4, r3
 80049b2:	d105      	bne.n	80049c0 <std+0x54>
 80049b4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80049b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049bc:	f000 b9a0 	b.w	8004d00 <__retarget_lock_init_recursive>
 80049c0:	bd10      	pop	{r4, pc}
 80049c2:	bf00      	nop
 80049c4:	08004b31 	.word	0x08004b31
 80049c8:	08004b53 	.word	0x08004b53
 80049cc:	08004b8b 	.word	0x08004b8b
 80049d0:	08004baf 	.word	0x08004baf
 80049d4:	2000054c 	.word	0x2000054c

080049d8 <stdio_exit_handler>:
 80049d8:	4a02      	ldr	r2, [pc, #8]	; (80049e4 <stdio_exit_handler+0xc>)
 80049da:	4903      	ldr	r1, [pc, #12]	; (80049e8 <stdio_exit_handler+0x10>)
 80049dc:	4803      	ldr	r0, [pc, #12]	; (80049ec <stdio_exit_handler+0x14>)
 80049de:	f000 b869 	b.w	8004ab4 <_fwalk_sglue>
 80049e2:	bf00      	nop
 80049e4:	200000b8 	.word	0x200000b8
 80049e8:	0800564d 	.word	0x0800564d
 80049ec:	200000c4 	.word	0x200000c4

080049f0 <cleanup_stdio>:
 80049f0:	6841      	ldr	r1, [r0, #4]
 80049f2:	4b0c      	ldr	r3, [pc, #48]	; (8004a24 <cleanup_stdio+0x34>)
 80049f4:	4299      	cmp	r1, r3
 80049f6:	b510      	push	{r4, lr}
 80049f8:	4604      	mov	r4, r0
 80049fa:	d001      	beq.n	8004a00 <cleanup_stdio+0x10>
 80049fc:	f000 fe26 	bl	800564c <_fflush_r>
 8004a00:	68a1      	ldr	r1, [r4, #8]
 8004a02:	4b09      	ldr	r3, [pc, #36]	; (8004a28 <cleanup_stdio+0x38>)
 8004a04:	4299      	cmp	r1, r3
 8004a06:	d002      	beq.n	8004a0e <cleanup_stdio+0x1e>
 8004a08:	4620      	mov	r0, r4
 8004a0a:	f000 fe1f 	bl	800564c <_fflush_r>
 8004a0e:	68e1      	ldr	r1, [r4, #12]
 8004a10:	4b06      	ldr	r3, [pc, #24]	; (8004a2c <cleanup_stdio+0x3c>)
 8004a12:	4299      	cmp	r1, r3
 8004a14:	d004      	beq.n	8004a20 <cleanup_stdio+0x30>
 8004a16:	4620      	mov	r0, r4
 8004a18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a1c:	f000 be16 	b.w	800564c <_fflush_r>
 8004a20:	bd10      	pop	{r4, pc}
 8004a22:	bf00      	nop
 8004a24:	2000054c 	.word	0x2000054c
 8004a28:	200005b4 	.word	0x200005b4
 8004a2c:	2000061c 	.word	0x2000061c

08004a30 <global_stdio_init.part.0>:
 8004a30:	b510      	push	{r4, lr}
 8004a32:	4b0b      	ldr	r3, [pc, #44]	; (8004a60 <global_stdio_init.part.0+0x30>)
 8004a34:	4c0b      	ldr	r4, [pc, #44]	; (8004a64 <global_stdio_init.part.0+0x34>)
 8004a36:	4a0c      	ldr	r2, [pc, #48]	; (8004a68 <global_stdio_init.part.0+0x38>)
 8004a38:	601a      	str	r2, [r3, #0]
 8004a3a:	4620      	mov	r0, r4
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	2104      	movs	r1, #4
 8004a40:	f7ff ff94 	bl	800496c <std>
 8004a44:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004a48:	2201      	movs	r2, #1
 8004a4a:	2109      	movs	r1, #9
 8004a4c:	f7ff ff8e 	bl	800496c <std>
 8004a50:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8004a54:	2202      	movs	r2, #2
 8004a56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a5a:	2112      	movs	r1, #18
 8004a5c:	f7ff bf86 	b.w	800496c <std>
 8004a60:	20000684 	.word	0x20000684
 8004a64:	2000054c 	.word	0x2000054c
 8004a68:	080049d9 	.word	0x080049d9

08004a6c <__sfp_lock_acquire>:
 8004a6c:	4801      	ldr	r0, [pc, #4]	; (8004a74 <__sfp_lock_acquire+0x8>)
 8004a6e:	f000 b948 	b.w	8004d02 <__retarget_lock_acquire_recursive>
 8004a72:	bf00      	nop
 8004a74:	2000068d 	.word	0x2000068d

08004a78 <__sfp_lock_release>:
 8004a78:	4801      	ldr	r0, [pc, #4]	; (8004a80 <__sfp_lock_release+0x8>)
 8004a7a:	f000 b943 	b.w	8004d04 <__retarget_lock_release_recursive>
 8004a7e:	bf00      	nop
 8004a80:	2000068d 	.word	0x2000068d

08004a84 <__sinit>:
 8004a84:	b510      	push	{r4, lr}
 8004a86:	4604      	mov	r4, r0
 8004a88:	f7ff fff0 	bl	8004a6c <__sfp_lock_acquire>
 8004a8c:	6a23      	ldr	r3, [r4, #32]
 8004a8e:	b11b      	cbz	r3, 8004a98 <__sinit+0x14>
 8004a90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a94:	f7ff bff0 	b.w	8004a78 <__sfp_lock_release>
 8004a98:	4b04      	ldr	r3, [pc, #16]	; (8004aac <__sinit+0x28>)
 8004a9a:	6223      	str	r3, [r4, #32]
 8004a9c:	4b04      	ldr	r3, [pc, #16]	; (8004ab0 <__sinit+0x2c>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d1f5      	bne.n	8004a90 <__sinit+0xc>
 8004aa4:	f7ff ffc4 	bl	8004a30 <global_stdio_init.part.0>
 8004aa8:	e7f2      	b.n	8004a90 <__sinit+0xc>
 8004aaa:	bf00      	nop
 8004aac:	080049f1 	.word	0x080049f1
 8004ab0:	20000684 	.word	0x20000684

08004ab4 <_fwalk_sglue>:
 8004ab4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ab8:	4607      	mov	r7, r0
 8004aba:	4688      	mov	r8, r1
 8004abc:	4614      	mov	r4, r2
 8004abe:	2600      	movs	r6, #0
 8004ac0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004ac4:	f1b9 0901 	subs.w	r9, r9, #1
 8004ac8:	d505      	bpl.n	8004ad6 <_fwalk_sglue+0x22>
 8004aca:	6824      	ldr	r4, [r4, #0]
 8004acc:	2c00      	cmp	r4, #0
 8004ace:	d1f7      	bne.n	8004ac0 <_fwalk_sglue+0xc>
 8004ad0:	4630      	mov	r0, r6
 8004ad2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ad6:	89ab      	ldrh	r3, [r5, #12]
 8004ad8:	2b01      	cmp	r3, #1
 8004ada:	d907      	bls.n	8004aec <_fwalk_sglue+0x38>
 8004adc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004ae0:	3301      	adds	r3, #1
 8004ae2:	d003      	beq.n	8004aec <_fwalk_sglue+0x38>
 8004ae4:	4629      	mov	r1, r5
 8004ae6:	4638      	mov	r0, r7
 8004ae8:	47c0      	blx	r8
 8004aea:	4306      	orrs	r6, r0
 8004aec:	3568      	adds	r5, #104	; 0x68
 8004aee:	e7e9      	b.n	8004ac4 <_fwalk_sglue+0x10>

08004af0 <siprintf>:
 8004af0:	b40e      	push	{r1, r2, r3}
 8004af2:	b500      	push	{lr}
 8004af4:	b09c      	sub	sp, #112	; 0x70
 8004af6:	ab1d      	add	r3, sp, #116	; 0x74
 8004af8:	9002      	str	r0, [sp, #8]
 8004afa:	9006      	str	r0, [sp, #24]
 8004afc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004b00:	4809      	ldr	r0, [pc, #36]	; (8004b28 <siprintf+0x38>)
 8004b02:	9107      	str	r1, [sp, #28]
 8004b04:	9104      	str	r1, [sp, #16]
 8004b06:	4909      	ldr	r1, [pc, #36]	; (8004b2c <siprintf+0x3c>)
 8004b08:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b0c:	9105      	str	r1, [sp, #20]
 8004b0e:	6800      	ldr	r0, [r0, #0]
 8004b10:	9301      	str	r3, [sp, #4]
 8004b12:	a902      	add	r1, sp, #8
 8004b14:	f000 fa86 	bl	8005024 <_svfiprintf_r>
 8004b18:	9b02      	ldr	r3, [sp, #8]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	701a      	strb	r2, [r3, #0]
 8004b1e:	b01c      	add	sp, #112	; 0x70
 8004b20:	f85d eb04 	ldr.w	lr, [sp], #4
 8004b24:	b003      	add	sp, #12
 8004b26:	4770      	bx	lr
 8004b28:	20000110 	.word	0x20000110
 8004b2c:	ffff0208 	.word	0xffff0208

08004b30 <__sread>:
 8004b30:	b510      	push	{r4, lr}
 8004b32:	460c      	mov	r4, r1
 8004b34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b38:	f000 f894 	bl	8004c64 <_read_r>
 8004b3c:	2800      	cmp	r0, #0
 8004b3e:	bfab      	itete	ge
 8004b40:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004b42:	89a3      	ldrhlt	r3, [r4, #12]
 8004b44:	181b      	addge	r3, r3, r0
 8004b46:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004b4a:	bfac      	ite	ge
 8004b4c:	6563      	strge	r3, [r4, #84]	; 0x54
 8004b4e:	81a3      	strhlt	r3, [r4, #12]
 8004b50:	bd10      	pop	{r4, pc}

08004b52 <__swrite>:
 8004b52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b56:	461f      	mov	r7, r3
 8004b58:	898b      	ldrh	r3, [r1, #12]
 8004b5a:	05db      	lsls	r3, r3, #23
 8004b5c:	4605      	mov	r5, r0
 8004b5e:	460c      	mov	r4, r1
 8004b60:	4616      	mov	r6, r2
 8004b62:	d505      	bpl.n	8004b70 <__swrite+0x1e>
 8004b64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b68:	2302      	movs	r3, #2
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	f000 f868 	bl	8004c40 <_lseek_r>
 8004b70:	89a3      	ldrh	r3, [r4, #12]
 8004b72:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b76:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004b7a:	81a3      	strh	r3, [r4, #12]
 8004b7c:	4632      	mov	r2, r6
 8004b7e:	463b      	mov	r3, r7
 8004b80:	4628      	mov	r0, r5
 8004b82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b86:	f000 b87f 	b.w	8004c88 <_write_r>

08004b8a <__sseek>:
 8004b8a:	b510      	push	{r4, lr}
 8004b8c:	460c      	mov	r4, r1
 8004b8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b92:	f000 f855 	bl	8004c40 <_lseek_r>
 8004b96:	1c43      	adds	r3, r0, #1
 8004b98:	89a3      	ldrh	r3, [r4, #12]
 8004b9a:	bf15      	itete	ne
 8004b9c:	6560      	strne	r0, [r4, #84]	; 0x54
 8004b9e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004ba2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004ba6:	81a3      	strheq	r3, [r4, #12]
 8004ba8:	bf18      	it	ne
 8004baa:	81a3      	strhne	r3, [r4, #12]
 8004bac:	bd10      	pop	{r4, pc}

08004bae <__sclose>:
 8004bae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bb2:	f000 b823 	b.w	8004bfc <_close_r>

08004bb6 <memset>:
 8004bb6:	4402      	add	r2, r0
 8004bb8:	4603      	mov	r3, r0
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d100      	bne.n	8004bc0 <memset+0xa>
 8004bbe:	4770      	bx	lr
 8004bc0:	f803 1b01 	strb.w	r1, [r3], #1
 8004bc4:	e7f9      	b.n	8004bba <memset+0x4>
	...

08004bc8 <time>:
 8004bc8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004bca:	4b0b      	ldr	r3, [pc, #44]	; (8004bf8 <time+0x30>)
 8004bcc:	2200      	movs	r2, #0
 8004bce:	4669      	mov	r1, sp
 8004bd0:	4604      	mov	r4, r0
 8004bd2:	6818      	ldr	r0, [r3, #0]
 8004bd4:	f000 f822 	bl	8004c1c <_gettimeofday_r>
 8004bd8:	2800      	cmp	r0, #0
 8004bda:	bfbe      	ittt	lt
 8004bdc:	f04f 32ff 	movlt.w	r2, #4294967295
 8004be0:	f04f 33ff 	movlt.w	r3, #4294967295
 8004be4:	e9cd 2300 	strdlt	r2, r3, [sp]
 8004be8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004bec:	b10c      	cbz	r4, 8004bf2 <time+0x2a>
 8004bee:	e9c4 0100 	strd	r0, r1, [r4]
 8004bf2:	b004      	add	sp, #16
 8004bf4:	bd10      	pop	{r4, pc}
 8004bf6:	bf00      	nop
 8004bf8:	20000110 	.word	0x20000110

08004bfc <_close_r>:
 8004bfc:	b538      	push	{r3, r4, r5, lr}
 8004bfe:	4d06      	ldr	r5, [pc, #24]	; (8004c18 <_close_r+0x1c>)
 8004c00:	2300      	movs	r3, #0
 8004c02:	4604      	mov	r4, r0
 8004c04:	4608      	mov	r0, r1
 8004c06:	602b      	str	r3, [r5, #0]
 8004c08:	f7fc f867 	bl	8000cda <_close>
 8004c0c:	1c43      	adds	r3, r0, #1
 8004c0e:	d102      	bne.n	8004c16 <_close_r+0x1a>
 8004c10:	682b      	ldr	r3, [r5, #0]
 8004c12:	b103      	cbz	r3, 8004c16 <_close_r+0x1a>
 8004c14:	6023      	str	r3, [r4, #0]
 8004c16:	bd38      	pop	{r3, r4, r5, pc}
 8004c18:	20000688 	.word	0x20000688

08004c1c <_gettimeofday_r>:
 8004c1c:	b538      	push	{r3, r4, r5, lr}
 8004c1e:	4d07      	ldr	r5, [pc, #28]	; (8004c3c <_gettimeofday_r+0x20>)
 8004c20:	2300      	movs	r3, #0
 8004c22:	4604      	mov	r4, r0
 8004c24:	4608      	mov	r0, r1
 8004c26:	4611      	mov	r1, r2
 8004c28:	602b      	str	r3, [r5, #0]
 8004c2a:	f001 f853 	bl	8005cd4 <_gettimeofday>
 8004c2e:	1c43      	adds	r3, r0, #1
 8004c30:	d102      	bne.n	8004c38 <_gettimeofday_r+0x1c>
 8004c32:	682b      	ldr	r3, [r5, #0]
 8004c34:	b103      	cbz	r3, 8004c38 <_gettimeofday_r+0x1c>
 8004c36:	6023      	str	r3, [r4, #0]
 8004c38:	bd38      	pop	{r3, r4, r5, pc}
 8004c3a:	bf00      	nop
 8004c3c:	20000688 	.word	0x20000688

08004c40 <_lseek_r>:
 8004c40:	b538      	push	{r3, r4, r5, lr}
 8004c42:	4d07      	ldr	r5, [pc, #28]	; (8004c60 <_lseek_r+0x20>)
 8004c44:	4604      	mov	r4, r0
 8004c46:	4608      	mov	r0, r1
 8004c48:	4611      	mov	r1, r2
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	602a      	str	r2, [r5, #0]
 8004c4e:	461a      	mov	r2, r3
 8004c50:	f7fc f86a 	bl	8000d28 <_lseek>
 8004c54:	1c43      	adds	r3, r0, #1
 8004c56:	d102      	bne.n	8004c5e <_lseek_r+0x1e>
 8004c58:	682b      	ldr	r3, [r5, #0]
 8004c5a:	b103      	cbz	r3, 8004c5e <_lseek_r+0x1e>
 8004c5c:	6023      	str	r3, [r4, #0]
 8004c5e:	bd38      	pop	{r3, r4, r5, pc}
 8004c60:	20000688 	.word	0x20000688

08004c64 <_read_r>:
 8004c64:	b538      	push	{r3, r4, r5, lr}
 8004c66:	4d07      	ldr	r5, [pc, #28]	; (8004c84 <_read_r+0x20>)
 8004c68:	4604      	mov	r4, r0
 8004c6a:	4608      	mov	r0, r1
 8004c6c:	4611      	mov	r1, r2
 8004c6e:	2200      	movs	r2, #0
 8004c70:	602a      	str	r2, [r5, #0]
 8004c72:	461a      	mov	r2, r3
 8004c74:	f7fb fff8 	bl	8000c68 <_read>
 8004c78:	1c43      	adds	r3, r0, #1
 8004c7a:	d102      	bne.n	8004c82 <_read_r+0x1e>
 8004c7c:	682b      	ldr	r3, [r5, #0]
 8004c7e:	b103      	cbz	r3, 8004c82 <_read_r+0x1e>
 8004c80:	6023      	str	r3, [r4, #0]
 8004c82:	bd38      	pop	{r3, r4, r5, pc}
 8004c84:	20000688 	.word	0x20000688

08004c88 <_write_r>:
 8004c88:	b538      	push	{r3, r4, r5, lr}
 8004c8a:	4d07      	ldr	r5, [pc, #28]	; (8004ca8 <_write_r+0x20>)
 8004c8c:	4604      	mov	r4, r0
 8004c8e:	4608      	mov	r0, r1
 8004c90:	4611      	mov	r1, r2
 8004c92:	2200      	movs	r2, #0
 8004c94:	602a      	str	r2, [r5, #0]
 8004c96:	461a      	mov	r2, r3
 8004c98:	f7fc f803 	bl	8000ca2 <_write>
 8004c9c:	1c43      	adds	r3, r0, #1
 8004c9e:	d102      	bne.n	8004ca6 <_write_r+0x1e>
 8004ca0:	682b      	ldr	r3, [r5, #0]
 8004ca2:	b103      	cbz	r3, 8004ca6 <_write_r+0x1e>
 8004ca4:	6023      	str	r3, [r4, #0]
 8004ca6:	bd38      	pop	{r3, r4, r5, pc}
 8004ca8:	20000688 	.word	0x20000688

08004cac <__errno>:
 8004cac:	4b01      	ldr	r3, [pc, #4]	; (8004cb4 <__errno+0x8>)
 8004cae:	6818      	ldr	r0, [r3, #0]
 8004cb0:	4770      	bx	lr
 8004cb2:	bf00      	nop
 8004cb4:	20000110 	.word	0x20000110

08004cb8 <__libc_init_array>:
 8004cb8:	b570      	push	{r4, r5, r6, lr}
 8004cba:	4d0d      	ldr	r5, [pc, #52]	; (8004cf0 <__libc_init_array+0x38>)
 8004cbc:	4c0d      	ldr	r4, [pc, #52]	; (8004cf4 <__libc_init_array+0x3c>)
 8004cbe:	1b64      	subs	r4, r4, r5
 8004cc0:	10a4      	asrs	r4, r4, #2
 8004cc2:	2600      	movs	r6, #0
 8004cc4:	42a6      	cmp	r6, r4
 8004cc6:	d109      	bne.n	8004cdc <__libc_init_array+0x24>
 8004cc8:	4d0b      	ldr	r5, [pc, #44]	; (8004cf8 <__libc_init_array+0x40>)
 8004cca:	4c0c      	ldr	r4, [pc, #48]	; (8004cfc <__libc_init_array+0x44>)
 8004ccc:	f001 f80a 	bl	8005ce4 <_init>
 8004cd0:	1b64      	subs	r4, r4, r5
 8004cd2:	10a4      	asrs	r4, r4, #2
 8004cd4:	2600      	movs	r6, #0
 8004cd6:	42a6      	cmp	r6, r4
 8004cd8:	d105      	bne.n	8004ce6 <__libc_init_array+0x2e>
 8004cda:	bd70      	pop	{r4, r5, r6, pc}
 8004cdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ce0:	4798      	blx	r3
 8004ce2:	3601      	adds	r6, #1
 8004ce4:	e7ee      	b.n	8004cc4 <__libc_init_array+0xc>
 8004ce6:	f855 3b04 	ldr.w	r3, [r5], #4
 8004cea:	4798      	blx	r3
 8004cec:	3601      	adds	r6, #1
 8004cee:	e7f2      	b.n	8004cd6 <__libc_init_array+0x1e>
 8004cf0:	0800641c 	.word	0x0800641c
 8004cf4:	0800641c 	.word	0x0800641c
 8004cf8:	0800641c 	.word	0x0800641c
 8004cfc:	08006420 	.word	0x08006420

08004d00 <__retarget_lock_init_recursive>:
 8004d00:	4770      	bx	lr

08004d02 <__retarget_lock_acquire_recursive>:
 8004d02:	4770      	bx	lr

08004d04 <__retarget_lock_release_recursive>:
 8004d04:	4770      	bx	lr

08004d06 <strcpy>:
 8004d06:	4603      	mov	r3, r0
 8004d08:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004d0c:	f803 2b01 	strb.w	r2, [r3], #1
 8004d10:	2a00      	cmp	r2, #0
 8004d12:	d1f9      	bne.n	8004d08 <strcpy+0x2>
 8004d14:	4770      	bx	lr

08004d16 <memcpy>:
 8004d16:	440a      	add	r2, r1
 8004d18:	4291      	cmp	r1, r2
 8004d1a:	f100 33ff 	add.w	r3, r0, #4294967295
 8004d1e:	d100      	bne.n	8004d22 <memcpy+0xc>
 8004d20:	4770      	bx	lr
 8004d22:	b510      	push	{r4, lr}
 8004d24:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004d28:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004d2c:	4291      	cmp	r1, r2
 8004d2e:	d1f9      	bne.n	8004d24 <memcpy+0xe>
 8004d30:	bd10      	pop	{r4, pc}
	...

08004d34 <__assert_func>:
 8004d34:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004d36:	4614      	mov	r4, r2
 8004d38:	461a      	mov	r2, r3
 8004d3a:	4b09      	ldr	r3, [pc, #36]	; (8004d60 <__assert_func+0x2c>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	4605      	mov	r5, r0
 8004d40:	68d8      	ldr	r0, [r3, #12]
 8004d42:	b14c      	cbz	r4, 8004d58 <__assert_func+0x24>
 8004d44:	4b07      	ldr	r3, [pc, #28]	; (8004d64 <__assert_func+0x30>)
 8004d46:	9100      	str	r1, [sp, #0]
 8004d48:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004d4c:	4906      	ldr	r1, [pc, #24]	; (8004d68 <__assert_func+0x34>)
 8004d4e:	462b      	mov	r3, r5
 8004d50:	f000 fca4 	bl	800569c <fiprintf>
 8004d54:	f000 fcde 	bl	8005714 <abort>
 8004d58:	4b04      	ldr	r3, [pc, #16]	; (8004d6c <__assert_func+0x38>)
 8004d5a:	461c      	mov	r4, r3
 8004d5c:	e7f3      	b.n	8004d46 <__assert_func+0x12>
 8004d5e:	bf00      	nop
 8004d60:	20000110 	.word	0x20000110
 8004d64:	080063ab 	.word	0x080063ab
 8004d68:	080063b8 	.word	0x080063b8
 8004d6c:	080063e6 	.word	0x080063e6

08004d70 <_free_r>:
 8004d70:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004d72:	2900      	cmp	r1, #0
 8004d74:	d044      	beq.n	8004e00 <_free_r+0x90>
 8004d76:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d7a:	9001      	str	r0, [sp, #4]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	f1a1 0404 	sub.w	r4, r1, #4
 8004d82:	bfb8      	it	lt
 8004d84:	18e4      	addlt	r4, r4, r3
 8004d86:	f000 f8e7 	bl	8004f58 <__malloc_lock>
 8004d8a:	4a1e      	ldr	r2, [pc, #120]	; (8004e04 <_free_r+0x94>)
 8004d8c:	9801      	ldr	r0, [sp, #4]
 8004d8e:	6813      	ldr	r3, [r2, #0]
 8004d90:	b933      	cbnz	r3, 8004da0 <_free_r+0x30>
 8004d92:	6063      	str	r3, [r4, #4]
 8004d94:	6014      	str	r4, [r2, #0]
 8004d96:	b003      	add	sp, #12
 8004d98:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004d9c:	f000 b8e2 	b.w	8004f64 <__malloc_unlock>
 8004da0:	42a3      	cmp	r3, r4
 8004da2:	d908      	bls.n	8004db6 <_free_r+0x46>
 8004da4:	6825      	ldr	r5, [r4, #0]
 8004da6:	1961      	adds	r1, r4, r5
 8004da8:	428b      	cmp	r3, r1
 8004daa:	bf01      	itttt	eq
 8004dac:	6819      	ldreq	r1, [r3, #0]
 8004dae:	685b      	ldreq	r3, [r3, #4]
 8004db0:	1949      	addeq	r1, r1, r5
 8004db2:	6021      	streq	r1, [r4, #0]
 8004db4:	e7ed      	b.n	8004d92 <_free_r+0x22>
 8004db6:	461a      	mov	r2, r3
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	b10b      	cbz	r3, 8004dc0 <_free_r+0x50>
 8004dbc:	42a3      	cmp	r3, r4
 8004dbe:	d9fa      	bls.n	8004db6 <_free_r+0x46>
 8004dc0:	6811      	ldr	r1, [r2, #0]
 8004dc2:	1855      	adds	r5, r2, r1
 8004dc4:	42a5      	cmp	r5, r4
 8004dc6:	d10b      	bne.n	8004de0 <_free_r+0x70>
 8004dc8:	6824      	ldr	r4, [r4, #0]
 8004dca:	4421      	add	r1, r4
 8004dcc:	1854      	adds	r4, r2, r1
 8004dce:	42a3      	cmp	r3, r4
 8004dd0:	6011      	str	r1, [r2, #0]
 8004dd2:	d1e0      	bne.n	8004d96 <_free_r+0x26>
 8004dd4:	681c      	ldr	r4, [r3, #0]
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	6053      	str	r3, [r2, #4]
 8004dda:	440c      	add	r4, r1
 8004ddc:	6014      	str	r4, [r2, #0]
 8004dde:	e7da      	b.n	8004d96 <_free_r+0x26>
 8004de0:	d902      	bls.n	8004de8 <_free_r+0x78>
 8004de2:	230c      	movs	r3, #12
 8004de4:	6003      	str	r3, [r0, #0]
 8004de6:	e7d6      	b.n	8004d96 <_free_r+0x26>
 8004de8:	6825      	ldr	r5, [r4, #0]
 8004dea:	1961      	adds	r1, r4, r5
 8004dec:	428b      	cmp	r3, r1
 8004dee:	bf04      	itt	eq
 8004df0:	6819      	ldreq	r1, [r3, #0]
 8004df2:	685b      	ldreq	r3, [r3, #4]
 8004df4:	6063      	str	r3, [r4, #4]
 8004df6:	bf04      	itt	eq
 8004df8:	1949      	addeq	r1, r1, r5
 8004dfa:	6021      	streq	r1, [r4, #0]
 8004dfc:	6054      	str	r4, [r2, #4]
 8004dfe:	e7ca      	b.n	8004d96 <_free_r+0x26>
 8004e00:	b003      	add	sp, #12
 8004e02:	bd30      	pop	{r4, r5, pc}
 8004e04:	20000690 	.word	0x20000690

08004e08 <malloc>:
 8004e08:	4b02      	ldr	r3, [pc, #8]	; (8004e14 <malloc+0xc>)
 8004e0a:	4601      	mov	r1, r0
 8004e0c:	6818      	ldr	r0, [r3, #0]
 8004e0e:	f000 b823 	b.w	8004e58 <_malloc_r>
 8004e12:	bf00      	nop
 8004e14:	20000110 	.word	0x20000110

08004e18 <sbrk_aligned>:
 8004e18:	b570      	push	{r4, r5, r6, lr}
 8004e1a:	4e0e      	ldr	r6, [pc, #56]	; (8004e54 <sbrk_aligned+0x3c>)
 8004e1c:	460c      	mov	r4, r1
 8004e1e:	6831      	ldr	r1, [r6, #0]
 8004e20:	4605      	mov	r5, r0
 8004e22:	b911      	cbnz	r1, 8004e2a <sbrk_aligned+0x12>
 8004e24:	f000 fc66 	bl	80056f4 <_sbrk_r>
 8004e28:	6030      	str	r0, [r6, #0]
 8004e2a:	4621      	mov	r1, r4
 8004e2c:	4628      	mov	r0, r5
 8004e2e:	f000 fc61 	bl	80056f4 <_sbrk_r>
 8004e32:	1c43      	adds	r3, r0, #1
 8004e34:	d00a      	beq.n	8004e4c <sbrk_aligned+0x34>
 8004e36:	1cc4      	adds	r4, r0, #3
 8004e38:	f024 0403 	bic.w	r4, r4, #3
 8004e3c:	42a0      	cmp	r0, r4
 8004e3e:	d007      	beq.n	8004e50 <sbrk_aligned+0x38>
 8004e40:	1a21      	subs	r1, r4, r0
 8004e42:	4628      	mov	r0, r5
 8004e44:	f000 fc56 	bl	80056f4 <_sbrk_r>
 8004e48:	3001      	adds	r0, #1
 8004e4a:	d101      	bne.n	8004e50 <sbrk_aligned+0x38>
 8004e4c:	f04f 34ff 	mov.w	r4, #4294967295
 8004e50:	4620      	mov	r0, r4
 8004e52:	bd70      	pop	{r4, r5, r6, pc}
 8004e54:	20000694 	.word	0x20000694

08004e58 <_malloc_r>:
 8004e58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e5c:	1ccd      	adds	r5, r1, #3
 8004e5e:	f025 0503 	bic.w	r5, r5, #3
 8004e62:	3508      	adds	r5, #8
 8004e64:	2d0c      	cmp	r5, #12
 8004e66:	bf38      	it	cc
 8004e68:	250c      	movcc	r5, #12
 8004e6a:	2d00      	cmp	r5, #0
 8004e6c:	4607      	mov	r7, r0
 8004e6e:	db01      	blt.n	8004e74 <_malloc_r+0x1c>
 8004e70:	42a9      	cmp	r1, r5
 8004e72:	d905      	bls.n	8004e80 <_malloc_r+0x28>
 8004e74:	230c      	movs	r3, #12
 8004e76:	603b      	str	r3, [r7, #0]
 8004e78:	2600      	movs	r6, #0
 8004e7a:	4630      	mov	r0, r6
 8004e7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e80:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004f54 <_malloc_r+0xfc>
 8004e84:	f000 f868 	bl	8004f58 <__malloc_lock>
 8004e88:	f8d8 3000 	ldr.w	r3, [r8]
 8004e8c:	461c      	mov	r4, r3
 8004e8e:	bb5c      	cbnz	r4, 8004ee8 <_malloc_r+0x90>
 8004e90:	4629      	mov	r1, r5
 8004e92:	4638      	mov	r0, r7
 8004e94:	f7ff ffc0 	bl	8004e18 <sbrk_aligned>
 8004e98:	1c43      	adds	r3, r0, #1
 8004e9a:	4604      	mov	r4, r0
 8004e9c:	d155      	bne.n	8004f4a <_malloc_r+0xf2>
 8004e9e:	f8d8 4000 	ldr.w	r4, [r8]
 8004ea2:	4626      	mov	r6, r4
 8004ea4:	2e00      	cmp	r6, #0
 8004ea6:	d145      	bne.n	8004f34 <_malloc_r+0xdc>
 8004ea8:	2c00      	cmp	r4, #0
 8004eaa:	d048      	beq.n	8004f3e <_malloc_r+0xe6>
 8004eac:	6823      	ldr	r3, [r4, #0]
 8004eae:	4631      	mov	r1, r6
 8004eb0:	4638      	mov	r0, r7
 8004eb2:	eb04 0903 	add.w	r9, r4, r3
 8004eb6:	f000 fc1d 	bl	80056f4 <_sbrk_r>
 8004eba:	4581      	cmp	r9, r0
 8004ebc:	d13f      	bne.n	8004f3e <_malloc_r+0xe6>
 8004ebe:	6821      	ldr	r1, [r4, #0]
 8004ec0:	1a6d      	subs	r5, r5, r1
 8004ec2:	4629      	mov	r1, r5
 8004ec4:	4638      	mov	r0, r7
 8004ec6:	f7ff ffa7 	bl	8004e18 <sbrk_aligned>
 8004eca:	3001      	adds	r0, #1
 8004ecc:	d037      	beq.n	8004f3e <_malloc_r+0xe6>
 8004ece:	6823      	ldr	r3, [r4, #0]
 8004ed0:	442b      	add	r3, r5
 8004ed2:	6023      	str	r3, [r4, #0]
 8004ed4:	f8d8 3000 	ldr.w	r3, [r8]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d038      	beq.n	8004f4e <_malloc_r+0xf6>
 8004edc:	685a      	ldr	r2, [r3, #4]
 8004ede:	42a2      	cmp	r2, r4
 8004ee0:	d12b      	bne.n	8004f3a <_malloc_r+0xe2>
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	605a      	str	r2, [r3, #4]
 8004ee6:	e00f      	b.n	8004f08 <_malloc_r+0xb0>
 8004ee8:	6822      	ldr	r2, [r4, #0]
 8004eea:	1b52      	subs	r2, r2, r5
 8004eec:	d41f      	bmi.n	8004f2e <_malloc_r+0xd6>
 8004eee:	2a0b      	cmp	r2, #11
 8004ef0:	d917      	bls.n	8004f22 <_malloc_r+0xca>
 8004ef2:	1961      	adds	r1, r4, r5
 8004ef4:	42a3      	cmp	r3, r4
 8004ef6:	6025      	str	r5, [r4, #0]
 8004ef8:	bf18      	it	ne
 8004efa:	6059      	strne	r1, [r3, #4]
 8004efc:	6863      	ldr	r3, [r4, #4]
 8004efe:	bf08      	it	eq
 8004f00:	f8c8 1000 	streq.w	r1, [r8]
 8004f04:	5162      	str	r2, [r4, r5]
 8004f06:	604b      	str	r3, [r1, #4]
 8004f08:	4638      	mov	r0, r7
 8004f0a:	f104 060b 	add.w	r6, r4, #11
 8004f0e:	f000 f829 	bl	8004f64 <__malloc_unlock>
 8004f12:	f026 0607 	bic.w	r6, r6, #7
 8004f16:	1d23      	adds	r3, r4, #4
 8004f18:	1af2      	subs	r2, r6, r3
 8004f1a:	d0ae      	beq.n	8004e7a <_malloc_r+0x22>
 8004f1c:	1b9b      	subs	r3, r3, r6
 8004f1e:	50a3      	str	r3, [r4, r2]
 8004f20:	e7ab      	b.n	8004e7a <_malloc_r+0x22>
 8004f22:	42a3      	cmp	r3, r4
 8004f24:	6862      	ldr	r2, [r4, #4]
 8004f26:	d1dd      	bne.n	8004ee4 <_malloc_r+0x8c>
 8004f28:	f8c8 2000 	str.w	r2, [r8]
 8004f2c:	e7ec      	b.n	8004f08 <_malloc_r+0xb0>
 8004f2e:	4623      	mov	r3, r4
 8004f30:	6864      	ldr	r4, [r4, #4]
 8004f32:	e7ac      	b.n	8004e8e <_malloc_r+0x36>
 8004f34:	4634      	mov	r4, r6
 8004f36:	6876      	ldr	r6, [r6, #4]
 8004f38:	e7b4      	b.n	8004ea4 <_malloc_r+0x4c>
 8004f3a:	4613      	mov	r3, r2
 8004f3c:	e7cc      	b.n	8004ed8 <_malloc_r+0x80>
 8004f3e:	230c      	movs	r3, #12
 8004f40:	603b      	str	r3, [r7, #0]
 8004f42:	4638      	mov	r0, r7
 8004f44:	f000 f80e 	bl	8004f64 <__malloc_unlock>
 8004f48:	e797      	b.n	8004e7a <_malloc_r+0x22>
 8004f4a:	6025      	str	r5, [r4, #0]
 8004f4c:	e7dc      	b.n	8004f08 <_malloc_r+0xb0>
 8004f4e:	605b      	str	r3, [r3, #4]
 8004f50:	deff      	udf	#255	; 0xff
 8004f52:	bf00      	nop
 8004f54:	20000690 	.word	0x20000690

08004f58 <__malloc_lock>:
 8004f58:	4801      	ldr	r0, [pc, #4]	; (8004f60 <__malloc_lock+0x8>)
 8004f5a:	f7ff bed2 	b.w	8004d02 <__retarget_lock_acquire_recursive>
 8004f5e:	bf00      	nop
 8004f60:	2000068c 	.word	0x2000068c

08004f64 <__malloc_unlock>:
 8004f64:	4801      	ldr	r0, [pc, #4]	; (8004f6c <__malloc_unlock+0x8>)
 8004f66:	f7ff becd 	b.w	8004d04 <__retarget_lock_release_recursive>
 8004f6a:	bf00      	nop
 8004f6c:	2000068c 	.word	0x2000068c

08004f70 <__ssputs_r>:
 8004f70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f74:	688e      	ldr	r6, [r1, #8]
 8004f76:	461f      	mov	r7, r3
 8004f78:	42be      	cmp	r6, r7
 8004f7a:	680b      	ldr	r3, [r1, #0]
 8004f7c:	4682      	mov	sl, r0
 8004f7e:	460c      	mov	r4, r1
 8004f80:	4690      	mov	r8, r2
 8004f82:	d82c      	bhi.n	8004fde <__ssputs_r+0x6e>
 8004f84:	898a      	ldrh	r2, [r1, #12]
 8004f86:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004f8a:	d026      	beq.n	8004fda <__ssputs_r+0x6a>
 8004f8c:	6965      	ldr	r5, [r4, #20]
 8004f8e:	6909      	ldr	r1, [r1, #16]
 8004f90:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004f94:	eba3 0901 	sub.w	r9, r3, r1
 8004f98:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004f9c:	1c7b      	adds	r3, r7, #1
 8004f9e:	444b      	add	r3, r9
 8004fa0:	106d      	asrs	r5, r5, #1
 8004fa2:	429d      	cmp	r5, r3
 8004fa4:	bf38      	it	cc
 8004fa6:	461d      	movcc	r5, r3
 8004fa8:	0553      	lsls	r3, r2, #21
 8004faa:	d527      	bpl.n	8004ffc <__ssputs_r+0x8c>
 8004fac:	4629      	mov	r1, r5
 8004fae:	f7ff ff53 	bl	8004e58 <_malloc_r>
 8004fb2:	4606      	mov	r6, r0
 8004fb4:	b360      	cbz	r0, 8005010 <__ssputs_r+0xa0>
 8004fb6:	6921      	ldr	r1, [r4, #16]
 8004fb8:	464a      	mov	r2, r9
 8004fba:	f7ff feac 	bl	8004d16 <memcpy>
 8004fbe:	89a3      	ldrh	r3, [r4, #12]
 8004fc0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004fc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004fc8:	81a3      	strh	r3, [r4, #12]
 8004fca:	6126      	str	r6, [r4, #16]
 8004fcc:	6165      	str	r5, [r4, #20]
 8004fce:	444e      	add	r6, r9
 8004fd0:	eba5 0509 	sub.w	r5, r5, r9
 8004fd4:	6026      	str	r6, [r4, #0]
 8004fd6:	60a5      	str	r5, [r4, #8]
 8004fd8:	463e      	mov	r6, r7
 8004fda:	42be      	cmp	r6, r7
 8004fdc:	d900      	bls.n	8004fe0 <__ssputs_r+0x70>
 8004fde:	463e      	mov	r6, r7
 8004fe0:	6820      	ldr	r0, [r4, #0]
 8004fe2:	4632      	mov	r2, r6
 8004fe4:	4641      	mov	r1, r8
 8004fe6:	f000 fb6b 	bl	80056c0 <memmove>
 8004fea:	68a3      	ldr	r3, [r4, #8]
 8004fec:	1b9b      	subs	r3, r3, r6
 8004fee:	60a3      	str	r3, [r4, #8]
 8004ff0:	6823      	ldr	r3, [r4, #0]
 8004ff2:	4433      	add	r3, r6
 8004ff4:	6023      	str	r3, [r4, #0]
 8004ff6:	2000      	movs	r0, #0
 8004ff8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ffc:	462a      	mov	r2, r5
 8004ffe:	f000 fb90 	bl	8005722 <_realloc_r>
 8005002:	4606      	mov	r6, r0
 8005004:	2800      	cmp	r0, #0
 8005006:	d1e0      	bne.n	8004fca <__ssputs_r+0x5a>
 8005008:	6921      	ldr	r1, [r4, #16]
 800500a:	4650      	mov	r0, sl
 800500c:	f7ff feb0 	bl	8004d70 <_free_r>
 8005010:	230c      	movs	r3, #12
 8005012:	f8ca 3000 	str.w	r3, [sl]
 8005016:	89a3      	ldrh	r3, [r4, #12]
 8005018:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800501c:	81a3      	strh	r3, [r4, #12]
 800501e:	f04f 30ff 	mov.w	r0, #4294967295
 8005022:	e7e9      	b.n	8004ff8 <__ssputs_r+0x88>

08005024 <_svfiprintf_r>:
 8005024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005028:	4698      	mov	r8, r3
 800502a:	898b      	ldrh	r3, [r1, #12]
 800502c:	061b      	lsls	r3, r3, #24
 800502e:	b09d      	sub	sp, #116	; 0x74
 8005030:	4607      	mov	r7, r0
 8005032:	460d      	mov	r5, r1
 8005034:	4614      	mov	r4, r2
 8005036:	d50e      	bpl.n	8005056 <_svfiprintf_r+0x32>
 8005038:	690b      	ldr	r3, [r1, #16]
 800503a:	b963      	cbnz	r3, 8005056 <_svfiprintf_r+0x32>
 800503c:	2140      	movs	r1, #64	; 0x40
 800503e:	f7ff ff0b 	bl	8004e58 <_malloc_r>
 8005042:	6028      	str	r0, [r5, #0]
 8005044:	6128      	str	r0, [r5, #16]
 8005046:	b920      	cbnz	r0, 8005052 <_svfiprintf_r+0x2e>
 8005048:	230c      	movs	r3, #12
 800504a:	603b      	str	r3, [r7, #0]
 800504c:	f04f 30ff 	mov.w	r0, #4294967295
 8005050:	e0d0      	b.n	80051f4 <_svfiprintf_r+0x1d0>
 8005052:	2340      	movs	r3, #64	; 0x40
 8005054:	616b      	str	r3, [r5, #20]
 8005056:	2300      	movs	r3, #0
 8005058:	9309      	str	r3, [sp, #36]	; 0x24
 800505a:	2320      	movs	r3, #32
 800505c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005060:	f8cd 800c 	str.w	r8, [sp, #12]
 8005064:	2330      	movs	r3, #48	; 0x30
 8005066:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800520c <_svfiprintf_r+0x1e8>
 800506a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800506e:	f04f 0901 	mov.w	r9, #1
 8005072:	4623      	mov	r3, r4
 8005074:	469a      	mov	sl, r3
 8005076:	f813 2b01 	ldrb.w	r2, [r3], #1
 800507a:	b10a      	cbz	r2, 8005080 <_svfiprintf_r+0x5c>
 800507c:	2a25      	cmp	r2, #37	; 0x25
 800507e:	d1f9      	bne.n	8005074 <_svfiprintf_r+0x50>
 8005080:	ebba 0b04 	subs.w	fp, sl, r4
 8005084:	d00b      	beq.n	800509e <_svfiprintf_r+0x7a>
 8005086:	465b      	mov	r3, fp
 8005088:	4622      	mov	r2, r4
 800508a:	4629      	mov	r1, r5
 800508c:	4638      	mov	r0, r7
 800508e:	f7ff ff6f 	bl	8004f70 <__ssputs_r>
 8005092:	3001      	adds	r0, #1
 8005094:	f000 80a9 	beq.w	80051ea <_svfiprintf_r+0x1c6>
 8005098:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800509a:	445a      	add	r2, fp
 800509c:	9209      	str	r2, [sp, #36]	; 0x24
 800509e:	f89a 3000 	ldrb.w	r3, [sl]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	f000 80a1 	beq.w	80051ea <_svfiprintf_r+0x1c6>
 80050a8:	2300      	movs	r3, #0
 80050aa:	f04f 32ff 	mov.w	r2, #4294967295
 80050ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80050b2:	f10a 0a01 	add.w	sl, sl, #1
 80050b6:	9304      	str	r3, [sp, #16]
 80050b8:	9307      	str	r3, [sp, #28]
 80050ba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80050be:	931a      	str	r3, [sp, #104]	; 0x68
 80050c0:	4654      	mov	r4, sl
 80050c2:	2205      	movs	r2, #5
 80050c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050c8:	4850      	ldr	r0, [pc, #320]	; (800520c <_svfiprintf_r+0x1e8>)
 80050ca:	f7fb f881 	bl	80001d0 <memchr>
 80050ce:	9a04      	ldr	r2, [sp, #16]
 80050d0:	b9d8      	cbnz	r0, 800510a <_svfiprintf_r+0xe6>
 80050d2:	06d0      	lsls	r0, r2, #27
 80050d4:	bf44      	itt	mi
 80050d6:	2320      	movmi	r3, #32
 80050d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80050dc:	0711      	lsls	r1, r2, #28
 80050de:	bf44      	itt	mi
 80050e0:	232b      	movmi	r3, #43	; 0x2b
 80050e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80050e6:	f89a 3000 	ldrb.w	r3, [sl]
 80050ea:	2b2a      	cmp	r3, #42	; 0x2a
 80050ec:	d015      	beq.n	800511a <_svfiprintf_r+0xf6>
 80050ee:	9a07      	ldr	r2, [sp, #28]
 80050f0:	4654      	mov	r4, sl
 80050f2:	2000      	movs	r0, #0
 80050f4:	f04f 0c0a 	mov.w	ip, #10
 80050f8:	4621      	mov	r1, r4
 80050fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80050fe:	3b30      	subs	r3, #48	; 0x30
 8005100:	2b09      	cmp	r3, #9
 8005102:	d94d      	bls.n	80051a0 <_svfiprintf_r+0x17c>
 8005104:	b1b0      	cbz	r0, 8005134 <_svfiprintf_r+0x110>
 8005106:	9207      	str	r2, [sp, #28]
 8005108:	e014      	b.n	8005134 <_svfiprintf_r+0x110>
 800510a:	eba0 0308 	sub.w	r3, r0, r8
 800510e:	fa09 f303 	lsl.w	r3, r9, r3
 8005112:	4313      	orrs	r3, r2
 8005114:	9304      	str	r3, [sp, #16]
 8005116:	46a2      	mov	sl, r4
 8005118:	e7d2      	b.n	80050c0 <_svfiprintf_r+0x9c>
 800511a:	9b03      	ldr	r3, [sp, #12]
 800511c:	1d19      	adds	r1, r3, #4
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	9103      	str	r1, [sp, #12]
 8005122:	2b00      	cmp	r3, #0
 8005124:	bfbb      	ittet	lt
 8005126:	425b      	neglt	r3, r3
 8005128:	f042 0202 	orrlt.w	r2, r2, #2
 800512c:	9307      	strge	r3, [sp, #28]
 800512e:	9307      	strlt	r3, [sp, #28]
 8005130:	bfb8      	it	lt
 8005132:	9204      	strlt	r2, [sp, #16]
 8005134:	7823      	ldrb	r3, [r4, #0]
 8005136:	2b2e      	cmp	r3, #46	; 0x2e
 8005138:	d10c      	bne.n	8005154 <_svfiprintf_r+0x130>
 800513a:	7863      	ldrb	r3, [r4, #1]
 800513c:	2b2a      	cmp	r3, #42	; 0x2a
 800513e:	d134      	bne.n	80051aa <_svfiprintf_r+0x186>
 8005140:	9b03      	ldr	r3, [sp, #12]
 8005142:	1d1a      	adds	r2, r3, #4
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	9203      	str	r2, [sp, #12]
 8005148:	2b00      	cmp	r3, #0
 800514a:	bfb8      	it	lt
 800514c:	f04f 33ff 	movlt.w	r3, #4294967295
 8005150:	3402      	adds	r4, #2
 8005152:	9305      	str	r3, [sp, #20]
 8005154:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800521c <_svfiprintf_r+0x1f8>
 8005158:	7821      	ldrb	r1, [r4, #0]
 800515a:	2203      	movs	r2, #3
 800515c:	4650      	mov	r0, sl
 800515e:	f7fb f837 	bl	80001d0 <memchr>
 8005162:	b138      	cbz	r0, 8005174 <_svfiprintf_r+0x150>
 8005164:	9b04      	ldr	r3, [sp, #16]
 8005166:	eba0 000a 	sub.w	r0, r0, sl
 800516a:	2240      	movs	r2, #64	; 0x40
 800516c:	4082      	lsls	r2, r0
 800516e:	4313      	orrs	r3, r2
 8005170:	3401      	adds	r4, #1
 8005172:	9304      	str	r3, [sp, #16]
 8005174:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005178:	4825      	ldr	r0, [pc, #148]	; (8005210 <_svfiprintf_r+0x1ec>)
 800517a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800517e:	2206      	movs	r2, #6
 8005180:	f7fb f826 	bl	80001d0 <memchr>
 8005184:	2800      	cmp	r0, #0
 8005186:	d038      	beq.n	80051fa <_svfiprintf_r+0x1d6>
 8005188:	4b22      	ldr	r3, [pc, #136]	; (8005214 <_svfiprintf_r+0x1f0>)
 800518a:	bb1b      	cbnz	r3, 80051d4 <_svfiprintf_r+0x1b0>
 800518c:	9b03      	ldr	r3, [sp, #12]
 800518e:	3307      	adds	r3, #7
 8005190:	f023 0307 	bic.w	r3, r3, #7
 8005194:	3308      	adds	r3, #8
 8005196:	9303      	str	r3, [sp, #12]
 8005198:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800519a:	4433      	add	r3, r6
 800519c:	9309      	str	r3, [sp, #36]	; 0x24
 800519e:	e768      	b.n	8005072 <_svfiprintf_r+0x4e>
 80051a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80051a4:	460c      	mov	r4, r1
 80051a6:	2001      	movs	r0, #1
 80051a8:	e7a6      	b.n	80050f8 <_svfiprintf_r+0xd4>
 80051aa:	2300      	movs	r3, #0
 80051ac:	3401      	adds	r4, #1
 80051ae:	9305      	str	r3, [sp, #20]
 80051b0:	4619      	mov	r1, r3
 80051b2:	f04f 0c0a 	mov.w	ip, #10
 80051b6:	4620      	mov	r0, r4
 80051b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80051bc:	3a30      	subs	r2, #48	; 0x30
 80051be:	2a09      	cmp	r2, #9
 80051c0:	d903      	bls.n	80051ca <_svfiprintf_r+0x1a6>
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d0c6      	beq.n	8005154 <_svfiprintf_r+0x130>
 80051c6:	9105      	str	r1, [sp, #20]
 80051c8:	e7c4      	b.n	8005154 <_svfiprintf_r+0x130>
 80051ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80051ce:	4604      	mov	r4, r0
 80051d0:	2301      	movs	r3, #1
 80051d2:	e7f0      	b.n	80051b6 <_svfiprintf_r+0x192>
 80051d4:	ab03      	add	r3, sp, #12
 80051d6:	9300      	str	r3, [sp, #0]
 80051d8:	462a      	mov	r2, r5
 80051da:	4b0f      	ldr	r3, [pc, #60]	; (8005218 <_svfiprintf_r+0x1f4>)
 80051dc:	a904      	add	r1, sp, #16
 80051de:	4638      	mov	r0, r7
 80051e0:	f3af 8000 	nop.w
 80051e4:	1c42      	adds	r2, r0, #1
 80051e6:	4606      	mov	r6, r0
 80051e8:	d1d6      	bne.n	8005198 <_svfiprintf_r+0x174>
 80051ea:	89ab      	ldrh	r3, [r5, #12]
 80051ec:	065b      	lsls	r3, r3, #25
 80051ee:	f53f af2d 	bmi.w	800504c <_svfiprintf_r+0x28>
 80051f2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80051f4:	b01d      	add	sp, #116	; 0x74
 80051f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051fa:	ab03      	add	r3, sp, #12
 80051fc:	9300      	str	r3, [sp, #0]
 80051fe:	462a      	mov	r2, r5
 8005200:	4b05      	ldr	r3, [pc, #20]	; (8005218 <_svfiprintf_r+0x1f4>)
 8005202:	a904      	add	r1, sp, #16
 8005204:	4638      	mov	r0, r7
 8005206:	f000 f879 	bl	80052fc <_printf_i>
 800520a:	e7eb      	b.n	80051e4 <_svfiprintf_r+0x1c0>
 800520c:	080063e7 	.word	0x080063e7
 8005210:	080063f1 	.word	0x080063f1
 8005214:	00000000 	.word	0x00000000
 8005218:	08004f71 	.word	0x08004f71
 800521c:	080063ed 	.word	0x080063ed

08005220 <_printf_common>:
 8005220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005224:	4616      	mov	r6, r2
 8005226:	4699      	mov	r9, r3
 8005228:	688a      	ldr	r2, [r1, #8]
 800522a:	690b      	ldr	r3, [r1, #16]
 800522c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005230:	4293      	cmp	r3, r2
 8005232:	bfb8      	it	lt
 8005234:	4613      	movlt	r3, r2
 8005236:	6033      	str	r3, [r6, #0]
 8005238:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800523c:	4607      	mov	r7, r0
 800523e:	460c      	mov	r4, r1
 8005240:	b10a      	cbz	r2, 8005246 <_printf_common+0x26>
 8005242:	3301      	adds	r3, #1
 8005244:	6033      	str	r3, [r6, #0]
 8005246:	6823      	ldr	r3, [r4, #0]
 8005248:	0699      	lsls	r1, r3, #26
 800524a:	bf42      	ittt	mi
 800524c:	6833      	ldrmi	r3, [r6, #0]
 800524e:	3302      	addmi	r3, #2
 8005250:	6033      	strmi	r3, [r6, #0]
 8005252:	6825      	ldr	r5, [r4, #0]
 8005254:	f015 0506 	ands.w	r5, r5, #6
 8005258:	d106      	bne.n	8005268 <_printf_common+0x48>
 800525a:	f104 0a19 	add.w	sl, r4, #25
 800525e:	68e3      	ldr	r3, [r4, #12]
 8005260:	6832      	ldr	r2, [r6, #0]
 8005262:	1a9b      	subs	r3, r3, r2
 8005264:	42ab      	cmp	r3, r5
 8005266:	dc26      	bgt.n	80052b6 <_printf_common+0x96>
 8005268:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800526c:	1e13      	subs	r3, r2, #0
 800526e:	6822      	ldr	r2, [r4, #0]
 8005270:	bf18      	it	ne
 8005272:	2301      	movne	r3, #1
 8005274:	0692      	lsls	r2, r2, #26
 8005276:	d42b      	bmi.n	80052d0 <_printf_common+0xb0>
 8005278:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800527c:	4649      	mov	r1, r9
 800527e:	4638      	mov	r0, r7
 8005280:	47c0      	blx	r8
 8005282:	3001      	adds	r0, #1
 8005284:	d01e      	beq.n	80052c4 <_printf_common+0xa4>
 8005286:	6823      	ldr	r3, [r4, #0]
 8005288:	6922      	ldr	r2, [r4, #16]
 800528a:	f003 0306 	and.w	r3, r3, #6
 800528e:	2b04      	cmp	r3, #4
 8005290:	bf02      	ittt	eq
 8005292:	68e5      	ldreq	r5, [r4, #12]
 8005294:	6833      	ldreq	r3, [r6, #0]
 8005296:	1aed      	subeq	r5, r5, r3
 8005298:	68a3      	ldr	r3, [r4, #8]
 800529a:	bf0c      	ite	eq
 800529c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80052a0:	2500      	movne	r5, #0
 80052a2:	4293      	cmp	r3, r2
 80052a4:	bfc4      	itt	gt
 80052a6:	1a9b      	subgt	r3, r3, r2
 80052a8:	18ed      	addgt	r5, r5, r3
 80052aa:	2600      	movs	r6, #0
 80052ac:	341a      	adds	r4, #26
 80052ae:	42b5      	cmp	r5, r6
 80052b0:	d11a      	bne.n	80052e8 <_printf_common+0xc8>
 80052b2:	2000      	movs	r0, #0
 80052b4:	e008      	b.n	80052c8 <_printf_common+0xa8>
 80052b6:	2301      	movs	r3, #1
 80052b8:	4652      	mov	r2, sl
 80052ba:	4649      	mov	r1, r9
 80052bc:	4638      	mov	r0, r7
 80052be:	47c0      	blx	r8
 80052c0:	3001      	adds	r0, #1
 80052c2:	d103      	bne.n	80052cc <_printf_common+0xac>
 80052c4:	f04f 30ff 	mov.w	r0, #4294967295
 80052c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052cc:	3501      	adds	r5, #1
 80052ce:	e7c6      	b.n	800525e <_printf_common+0x3e>
 80052d0:	18e1      	adds	r1, r4, r3
 80052d2:	1c5a      	adds	r2, r3, #1
 80052d4:	2030      	movs	r0, #48	; 0x30
 80052d6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80052da:	4422      	add	r2, r4
 80052dc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80052e0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80052e4:	3302      	adds	r3, #2
 80052e6:	e7c7      	b.n	8005278 <_printf_common+0x58>
 80052e8:	2301      	movs	r3, #1
 80052ea:	4622      	mov	r2, r4
 80052ec:	4649      	mov	r1, r9
 80052ee:	4638      	mov	r0, r7
 80052f0:	47c0      	blx	r8
 80052f2:	3001      	adds	r0, #1
 80052f4:	d0e6      	beq.n	80052c4 <_printf_common+0xa4>
 80052f6:	3601      	adds	r6, #1
 80052f8:	e7d9      	b.n	80052ae <_printf_common+0x8e>
	...

080052fc <_printf_i>:
 80052fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005300:	7e0f      	ldrb	r7, [r1, #24]
 8005302:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005304:	2f78      	cmp	r7, #120	; 0x78
 8005306:	4691      	mov	r9, r2
 8005308:	4680      	mov	r8, r0
 800530a:	460c      	mov	r4, r1
 800530c:	469a      	mov	sl, r3
 800530e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005312:	d807      	bhi.n	8005324 <_printf_i+0x28>
 8005314:	2f62      	cmp	r7, #98	; 0x62
 8005316:	d80a      	bhi.n	800532e <_printf_i+0x32>
 8005318:	2f00      	cmp	r7, #0
 800531a:	f000 80d4 	beq.w	80054c6 <_printf_i+0x1ca>
 800531e:	2f58      	cmp	r7, #88	; 0x58
 8005320:	f000 80c0 	beq.w	80054a4 <_printf_i+0x1a8>
 8005324:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005328:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800532c:	e03a      	b.n	80053a4 <_printf_i+0xa8>
 800532e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005332:	2b15      	cmp	r3, #21
 8005334:	d8f6      	bhi.n	8005324 <_printf_i+0x28>
 8005336:	a101      	add	r1, pc, #4	; (adr r1, 800533c <_printf_i+0x40>)
 8005338:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800533c:	08005395 	.word	0x08005395
 8005340:	080053a9 	.word	0x080053a9
 8005344:	08005325 	.word	0x08005325
 8005348:	08005325 	.word	0x08005325
 800534c:	08005325 	.word	0x08005325
 8005350:	08005325 	.word	0x08005325
 8005354:	080053a9 	.word	0x080053a9
 8005358:	08005325 	.word	0x08005325
 800535c:	08005325 	.word	0x08005325
 8005360:	08005325 	.word	0x08005325
 8005364:	08005325 	.word	0x08005325
 8005368:	080054ad 	.word	0x080054ad
 800536c:	080053d5 	.word	0x080053d5
 8005370:	08005467 	.word	0x08005467
 8005374:	08005325 	.word	0x08005325
 8005378:	08005325 	.word	0x08005325
 800537c:	080054cf 	.word	0x080054cf
 8005380:	08005325 	.word	0x08005325
 8005384:	080053d5 	.word	0x080053d5
 8005388:	08005325 	.word	0x08005325
 800538c:	08005325 	.word	0x08005325
 8005390:	0800546f 	.word	0x0800546f
 8005394:	682b      	ldr	r3, [r5, #0]
 8005396:	1d1a      	adds	r2, r3, #4
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	602a      	str	r2, [r5, #0]
 800539c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80053a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80053a4:	2301      	movs	r3, #1
 80053a6:	e09f      	b.n	80054e8 <_printf_i+0x1ec>
 80053a8:	6820      	ldr	r0, [r4, #0]
 80053aa:	682b      	ldr	r3, [r5, #0]
 80053ac:	0607      	lsls	r7, r0, #24
 80053ae:	f103 0104 	add.w	r1, r3, #4
 80053b2:	6029      	str	r1, [r5, #0]
 80053b4:	d501      	bpl.n	80053ba <_printf_i+0xbe>
 80053b6:	681e      	ldr	r6, [r3, #0]
 80053b8:	e003      	b.n	80053c2 <_printf_i+0xc6>
 80053ba:	0646      	lsls	r6, r0, #25
 80053bc:	d5fb      	bpl.n	80053b6 <_printf_i+0xba>
 80053be:	f9b3 6000 	ldrsh.w	r6, [r3]
 80053c2:	2e00      	cmp	r6, #0
 80053c4:	da03      	bge.n	80053ce <_printf_i+0xd2>
 80053c6:	232d      	movs	r3, #45	; 0x2d
 80053c8:	4276      	negs	r6, r6
 80053ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053ce:	485a      	ldr	r0, [pc, #360]	; (8005538 <_printf_i+0x23c>)
 80053d0:	230a      	movs	r3, #10
 80053d2:	e012      	b.n	80053fa <_printf_i+0xfe>
 80053d4:	682b      	ldr	r3, [r5, #0]
 80053d6:	6820      	ldr	r0, [r4, #0]
 80053d8:	1d19      	adds	r1, r3, #4
 80053da:	6029      	str	r1, [r5, #0]
 80053dc:	0605      	lsls	r5, r0, #24
 80053de:	d501      	bpl.n	80053e4 <_printf_i+0xe8>
 80053e0:	681e      	ldr	r6, [r3, #0]
 80053e2:	e002      	b.n	80053ea <_printf_i+0xee>
 80053e4:	0641      	lsls	r1, r0, #25
 80053e6:	d5fb      	bpl.n	80053e0 <_printf_i+0xe4>
 80053e8:	881e      	ldrh	r6, [r3, #0]
 80053ea:	4853      	ldr	r0, [pc, #332]	; (8005538 <_printf_i+0x23c>)
 80053ec:	2f6f      	cmp	r7, #111	; 0x6f
 80053ee:	bf0c      	ite	eq
 80053f0:	2308      	moveq	r3, #8
 80053f2:	230a      	movne	r3, #10
 80053f4:	2100      	movs	r1, #0
 80053f6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80053fa:	6865      	ldr	r5, [r4, #4]
 80053fc:	60a5      	str	r5, [r4, #8]
 80053fe:	2d00      	cmp	r5, #0
 8005400:	bfa2      	ittt	ge
 8005402:	6821      	ldrge	r1, [r4, #0]
 8005404:	f021 0104 	bicge.w	r1, r1, #4
 8005408:	6021      	strge	r1, [r4, #0]
 800540a:	b90e      	cbnz	r6, 8005410 <_printf_i+0x114>
 800540c:	2d00      	cmp	r5, #0
 800540e:	d04b      	beq.n	80054a8 <_printf_i+0x1ac>
 8005410:	4615      	mov	r5, r2
 8005412:	fbb6 f1f3 	udiv	r1, r6, r3
 8005416:	fb03 6711 	mls	r7, r3, r1, r6
 800541a:	5dc7      	ldrb	r7, [r0, r7]
 800541c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005420:	4637      	mov	r7, r6
 8005422:	42bb      	cmp	r3, r7
 8005424:	460e      	mov	r6, r1
 8005426:	d9f4      	bls.n	8005412 <_printf_i+0x116>
 8005428:	2b08      	cmp	r3, #8
 800542a:	d10b      	bne.n	8005444 <_printf_i+0x148>
 800542c:	6823      	ldr	r3, [r4, #0]
 800542e:	07de      	lsls	r6, r3, #31
 8005430:	d508      	bpl.n	8005444 <_printf_i+0x148>
 8005432:	6923      	ldr	r3, [r4, #16]
 8005434:	6861      	ldr	r1, [r4, #4]
 8005436:	4299      	cmp	r1, r3
 8005438:	bfde      	ittt	le
 800543a:	2330      	movle	r3, #48	; 0x30
 800543c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005440:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005444:	1b52      	subs	r2, r2, r5
 8005446:	6122      	str	r2, [r4, #16]
 8005448:	f8cd a000 	str.w	sl, [sp]
 800544c:	464b      	mov	r3, r9
 800544e:	aa03      	add	r2, sp, #12
 8005450:	4621      	mov	r1, r4
 8005452:	4640      	mov	r0, r8
 8005454:	f7ff fee4 	bl	8005220 <_printf_common>
 8005458:	3001      	adds	r0, #1
 800545a:	d14a      	bne.n	80054f2 <_printf_i+0x1f6>
 800545c:	f04f 30ff 	mov.w	r0, #4294967295
 8005460:	b004      	add	sp, #16
 8005462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005466:	6823      	ldr	r3, [r4, #0]
 8005468:	f043 0320 	orr.w	r3, r3, #32
 800546c:	6023      	str	r3, [r4, #0]
 800546e:	4833      	ldr	r0, [pc, #204]	; (800553c <_printf_i+0x240>)
 8005470:	2778      	movs	r7, #120	; 0x78
 8005472:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005476:	6823      	ldr	r3, [r4, #0]
 8005478:	6829      	ldr	r1, [r5, #0]
 800547a:	061f      	lsls	r7, r3, #24
 800547c:	f851 6b04 	ldr.w	r6, [r1], #4
 8005480:	d402      	bmi.n	8005488 <_printf_i+0x18c>
 8005482:	065f      	lsls	r7, r3, #25
 8005484:	bf48      	it	mi
 8005486:	b2b6      	uxthmi	r6, r6
 8005488:	07df      	lsls	r7, r3, #31
 800548a:	bf48      	it	mi
 800548c:	f043 0320 	orrmi.w	r3, r3, #32
 8005490:	6029      	str	r1, [r5, #0]
 8005492:	bf48      	it	mi
 8005494:	6023      	strmi	r3, [r4, #0]
 8005496:	b91e      	cbnz	r6, 80054a0 <_printf_i+0x1a4>
 8005498:	6823      	ldr	r3, [r4, #0]
 800549a:	f023 0320 	bic.w	r3, r3, #32
 800549e:	6023      	str	r3, [r4, #0]
 80054a0:	2310      	movs	r3, #16
 80054a2:	e7a7      	b.n	80053f4 <_printf_i+0xf8>
 80054a4:	4824      	ldr	r0, [pc, #144]	; (8005538 <_printf_i+0x23c>)
 80054a6:	e7e4      	b.n	8005472 <_printf_i+0x176>
 80054a8:	4615      	mov	r5, r2
 80054aa:	e7bd      	b.n	8005428 <_printf_i+0x12c>
 80054ac:	682b      	ldr	r3, [r5, #0]
 80054ae:	6826      	ldr	r6, [r4, #0]
 80054b0:	6961      	ldr	r1, [r4, #20]
 80054b2:	1d18      	adds	r0, r3, #4
 80054b4:	6028      	str	r0, [r5, #0]
 80054b6:	0635      	lsls	r5, r6, #24
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	d501      	bpl.n	80054c0 <_printf_i+0x1c4>
 80054bc:	6019      	str	r1, [r3, #0]
 80054be:	e002      	b.n	80054c6 <_printf_i+0x1ca>
 80054c0:	0670      	lsls	r0, r6, #25
 80054c2:	d5fb      	bpl.n	80054bc <_printf_i+0x1c0>
 80054c4:	8019      	strh	r1, [r3, #0]
 80054c6:	2300      	movs	r3, #0
 80054c8:	6123      	str	r3, [r4, #16]
 80054ca:	4615      	mov	r5, r2
 80054cc:	e7bc      	b.n	8005448 <_printf_i+0x14c>
 80054ce:	682b      	ldr	r3, [r5, #0]
 80054d0:	1d1a      	adds	r2, r3, #4
 80054d2:	602a      	str	r2, [r5, #0]
 80054d4:	681d      	ldr	r5, [r3, #0]
 80054d6:	6862      	ldr	r2, [r4, #4]
 80054d8:	2100      	movs	r1, #0
 80054da:	4628      	mov	r0, r5
 80054dc:	f7fa fe78 	bl	80001d0 <memchr>
 80054e0:	b108      	cbz	r0, 80054e6 <_printf_i+0x1ea>
 80054e2:	1b40      	subs	r0, r0, r5
 80054e4:	6060      	str	r0, [r4, #4]
 80054e6:	6863      	ldr	r3, [r4, #4]
 80054e8:	6123      	str	r3, [r4, #16]
 80054ea:	2300      	movs	r3, #0
 80054ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80054f0:	e7aa      	b.n	8005448 <_printf_i+0x14c>
 80054f2:	6923      	ldr	r3, [r4, #16]
 80054f4:	462a      	mov	r2, r5
 80054f6:	4649      	mov	r1, r9
 80054f8:	4640      	mov	r0, r8
 80054fa:	47d0      	blx	sl
 80054fc:	3001      	adds	r0, #1
 80054fe:	d0ad      	beq.n	800545c <_printf_i+0x160>
 8005500:	6823      	ldr	r3, [r4, #0]
 8005502:	079b      	lsls	r3, r3, #30
 8005504:	d413      	bmi.n	800552e <_printf_i+0x232>
 8005506:	68e0      	ldr	r0, [r4, #12]
 8005508:	9b03      	ldr	r3, [sp, #12]
 800550a:	4298      	cmp	r0, r3
 800550c:	bfb8      	it	lt
 800550e:	4618      	movlt	r0, r3
 8005510:	e7a6      	b.n	8005460 <_printf_i+0x164>
 8005512:	2301      	movs	r3, #1
 8005514:	4632      	mov	r2, r6
 8005516:	4649      	mov	r1, r9
 8005518:	4640      	mov	r0, r8
 800551a:	47d0      	blx	sl
 800551c:	3001      	adds	r0, #1
 800551e:	d09d      	beq.n	800545c <_printf_i+0x160>
 8005520:	3501      	adds	r5, #1
 8005522:	68e3      	ldr	r3, [r4, #12]
 8005524:	9903      	ldr	r1, [sp, #12]
 8005526:	1a5b      	subs	r3, r3, r1
 8005528:	42ab      	cmp	r3, r5
 800552a:	dcf2      	bgt.n	8005512 <_printf_i+0x216>
 800552c:	e7eb      	b.n	8005506 <_printf_i+0x20a>
 800552e:	2500      	movs	r5, #0
 8005530:	f104 0619 	add.w	r6, r4, #25
 8005534:	e7f5      	b.n	8005522 <_printf_i+0x226>
 8005536:	bf00      	nop
 8005538:	080063f8 	.word	0x080063f8
 800553c:	08006409 	.word	0x08006409

08005540 <__sflush_r>:
 8005540:	898a      	ldrh	r2, [r1, #12]
 8005542:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005546:	4605      	mov	r5, r0
 8005548:	0710      	lsls	r0, r2, #28
 800554a:	460c      	mov	r4, r1
 800554c:	d458      	bmi.n	8005600 <__sflush_r+0xc0>
 800554e:	684b      	ldr	r3, [r1, #4]
 8005550:	2b00      	cmp	r3, #0
 8005552:	dc05      	bgt.n	8005560 <__sflush_r+0x20>
 8005554:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005556:	2b00      	cmp	r3, #0
 8005558:	dc02      	bgt.n	8005560 <__sflush_r+0x20>
 800555a:	2000      	movs	r0, #0
 800555c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005560:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005562:	2e00      	cmp	r6, #0
 8005564:	d0f9      	beq.n	800555a <__sflush_r+0x1a>
 8005566:	2300      	movs	r3, #0
 8005568:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800556c:	682f      	ldr	r7, [r5, #0]
 800556e:	6a21      	ldr	r1, [r4, #32]
 8005570:	602b      	str	r3, [r5, #0]
 8005572:	d032      	beq.n	80055da <__sflush_r+0x9a>
 8005574:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005576:	89a3      	ldrh	r3, [r4, #12]
 8005578:	075a      	lsls	r2, r3, #29
 800557a:	d505      	bpl.n	8005588 <__sflush_r+0x48>
 800557c:	6863      	ldr	r3, [r4, #4]
 800557e:	1ac0      	subs	r0, r0, r3
 8005580:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005582:	b10b      	cbz	r3, 8005588 <__sflush_r+0x48>
 8005584:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005586:	1ac0      	subs	r0, r0, r3
 8005588:	2300      	movs	r3, #0
 800558a:	4602      	mov	r2, r0
 800558c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800558e:	6a21      	ldr	r1, [r4, #32]
 8005590:	4628      	mov	r0, r5
 8005592:	47b0      	blx	r6
 8005594:	1c43      	adds	r3, r0, #1
 8005596:	89a3      	ldrh	r3, [r4, #12]
 8005598:	d106      	bne.n	80055a8 <__sflush_r+0x68>
 800559a:	6829      	ldr	r1, [r5, #0]
 800559c:	291d      	cmp	r1, #29
 800559e:	d82b      	bhi.n	80055f8 <__sflush_r+0xb8>
 80055a0:	4a29      	ldr	r2, [pc, #164]	; (8005648 <__sflush_r+0x108>)
 80055a2:	410a      	asrs	r2, r1
 80055a4:	07d6      	lsls	r6, r2, #31
 80055a6:	d427      	bmi.n	80055f8 <__sflush_r+0xb8>
 80055a8:	2200      	movs	r2, #0
 80055aa:	6062      	str	r2, [r4, #4]
 80055ac:	04d9      	lsls	r1, r3, #19
 80055ae:	6922      	ldr	r2, [r4, #16]
 80055b0:	6022      	str	r2, [r4, #0]
 80055b2:	d504      	bpl.n	80055be <__sflush_r+0x7e>
 80055b4:	1c42      	adds	r2, r0, #1
 80055b6:	d101      	bne.n	80055bc <__sflush_r+0x7c>
 80055b8:	682b      	ldr	r3, [r5, #0]
 80055ba:	b903      	cbnz	r3, 80055be <__sflush_r+0x7e>
 80055bc:	6560      	str	r0, [r4, #84]	; 0x54
 80055be:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80055c0:	602f      	str	r7, [r5, #0]
 80055c2:	2900      	cmp	r1, #0
 80055c4:	d0c9      	beq.n	800555a <__sflush_r+0x1a>
 80055c6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80055ca:	4299      	cmp	r1, r3
 80055cc:	d002      	beq.n	80055d4 <__sflush_r+0x94>
 80055ce:	4628      	mov	r0, r5
 80055d0:	f7ff fbce 	bl	8004d70 <_free_r>
 80055d4:	2000      	movs	r0, #0
 80055d6:	6360      	str	r0, [r4, #52]	; 0x34
 80055d8:	e7c0      	b.n	800555c <__sflush_r+0x1c>
 80055da:	2301      	movs	r3, #1
 80055dc:	4628      	mov	r0, r5
 80055de:	47b0      	blx	r6
 80055e0:	1c41      	adds	r1, r0, #1
 80055e2:	d1c8      	bne.n	8005576 <__sflush_r+0x36>
 80055e4:	682b      	ldr	r3, [r5, #0]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d0c5      	beq.n	8005576 <__sflush_r+0x36>
 80055ea:	2b1d      	cmp	r3, #29
 80055ec:	d001      	beq.n	80055f2 <__sflush_r+0xb2>
 80055ee:	2b16      	cmp	r3, #22
 80055f0:	d101      	bne.n	80055f6 <__sflush_r+0xb6>
 80055f2:	602f      	str	r7, [r5, #0]
 80055f4:	e7b1      	b.n	800555a <__sflush_r+0x1a>
 80055f6:	89a3      	ldrh	r3, [r4, #12]
 80055f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80055fc:	81a3      	strh	r3, [r4, #12]
 80055fe:	e7ad      	b.n	800555c <__sflush_r+0x1c>
 8005600:	690f      	ldr	r7, [r1, #16]
 8005602:	2f00      	cmp	r7, #0
 8005604:	d0a9      	beq.n	800555a <__sflush_r+0x1a>
 8005606:	0793      	lsls	r3, r2, #30
 8005608:	680e      	ldr	r6, [r1, #0]
 800560a:	bf08      	it	eq
 800560c:	694b      	ldreq	r3, [r1, #20]
 800560e:	600f      	str	r7, [r1, #0]
 8005610:	bf18      	it	ne
 8005612:	2300      	movne	r3, #0
 8005614:	eba6 0807 	sub.w	r8, r6, r7
 8005618:	608b      	str	r3, [r1, #8]
 800561a:	f1b8 0f00 	cmp.w	r8, #0
 800561e:	dd9c      	ble.n	800555a <__sflush_r+0x1a>
 8005620:	6a21      	ldr	r1, [r4, #32]
 8005622:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005624:	4643      	mov	r3, r8
 8005626:	463a      	mov	r2, r7
 8005628:	4628      	mov	r0, r5
 800562a:	47b0      	blx	r6
 800562c:	2800      	cmp	r0, #0
 800562e:	dc06      	bgt.n	800563e <__sflush_r+0xfe>
 8005630:	89a3      	ldrh	r3, [r4, #12]
 8005632:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005636:	81a3      	strh	r3, [r4, #12]
 8005638:	f04f 30ff 	mov.w	r0, #4294967295
 800563c:	e78e      	b.n	800555c <__sflush_r+0x1c>
 800563e:	4407      	add	r7, r0
 8005640:	eba8 0800 	sub.w	r8, r8, r0
 8005644:	e7e9      	b.n	800561a <__sflush_r+0xda>
 8005646:	bf00      	nop
 8005648:	dfbffffe 	.word	0xdfbffffe

0800564c <_fflush_r>:
 800564c:	b538      	push	{r3, r4, r5, lr}
 800564e:	690b      	ldr	r3, [r1, #16]
 8005650:	4605      	mov	r5, r0
 8005652:	460c      	mov	r4, r1
 8005654:	b913      	cbnz	r3, 800565c <_fflush_r+0x10>
 8005656:	2500      	movs	r5, #0
 8005658:	4628      	mov	r0, r5
 800565a:	bd38      	pop	{r3, r4, r5, pc}
 800565c:	b118      	cbz	r0, 8005666 <_fflush_r+0x1a>
 800565e:	6a03      	ldr	r3, [r0, #32]
 8005660:	b90b      	cbnz	r3, 8005666 <_fflush_r+0x1a>
 8005662:	f7ff fa0f 	bl	8004a84 <__sinit>
 8005666:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d0f3      	beq.n	8005656 <_fflush_r+0xa>
 800566e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005670:	07d0      	lsls	r0, r2, #31
 8005672:	d404      	bmi.n	800567e <_fflush_r+0x32>
 8005674:	0599      	lsls	r1, r3, #22
 8005676:	d402      	bmi.n	800567e <_fflush_r+0x32>
 8005678:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800567a:	f7ff fb42 	bl	8004d02 <__retarget_lock_acquire_recursive>
 800567e:	4628      	mov	r0, r5
 8005680:	4621      	mov	r1, r4
 8005682:	f7ff ff5d 	bl	8005540 <__sflush_r>
 8005686:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005688:	07da      	lsls	r2, r3, #31
 800568a:	4605      	mov	r5, r0
 800568c:	d4e4      	bmi.n	8005658 <_fflush_r+0xc>
 800568e:	89a3      	ldrh	r3, [r4, #12]
 8005690:	059b      	lsls	r3, r3, #22
 8005692:	d4e1      	bmi.n	8005658 <_fflush_r+0xc>
 8005694:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005696:	f7ff fb35 	bl	8004d04 <__retarget_lock_release_recursive>
 800569a:	e7dd      	b.n	8005658 <_fflush_r+0xc>

0800569c <fiprintf>:
 800569c:	b40e      	push	{r1, r2, r3}
 800569e:	b503      	push	{r0, r1, lr}
 80056a0:	4601      	mov	r1, r0
 80056a2:	ab03      	add	r3, sp, #12
 80056a4:	4805      	ldr	r0, [pc, #20]	; (80056bc <fiprintf+0x20>)
 80056a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80056aa:	6800      	ldr	r0, [r0, #0]
 80056ac:	9301      	str	r3, [sp, #4]
 80056ae:	f000 f891 	bl	80057d4 <_vfiprintf_r>
 80056b2:	b002      	add	sp, #8
 80056b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80056b8:	b003      	add	sp, #12
 80056ba:	4770      	bx	lr
 80056bc:	20000110 	.word	0x20000110

080056c0 <memmove>:
 80056c0:	4288      	cmp	r0, r1
 80056c2:	b510      	push	{r4, lr}
 80056c4:	eb01 0402 	add.w	r4, r1, r2
 80056c8:	d902      	bls.n	80056d0 <memmove+0x10>
 80056ca:	4284      	cmp	r4, r0
 80056cc:	4623      	mov	r3, r4
 80056ce:	d807      	bhi.n	80056e0 <memmove+0x20>
 80056d0:	1e43      	subs	r3, r0, #1
 80056d2:	42a1      	cmp	r1, r4
 80056d4:	d008      	beq.n	80056e8 <memmove+0x28>
 80056d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80056da:	f803 2f01 	strb.w	r2, [r3, #1]!
 80056de:	e7f8      	b.n	80056d2 <memmove+0x12>
 80056e0:	4402      	add	r2, r0
 80056e2:	4601      	mov	r1, r0
 80056e4:	428a      	cmp	r2, r1
 80056e6:	d100      	bne.n	80056ea <memmove+0x2a>
 80056e8:	bd10      	pop	{r4, pc}
 80056ea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80056ee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80056f2:	e7f7      	b.n	80056e4 <memmove+0x24>

080056f4 <_sbrk_r>:
 80056f4:	b538      	push	{r3, r4, r5, lr}
 80056f6:	4d06      	ldr	r5, [pc, #24]	; (8005710 <_sbrk_r+0x1c>)
 80056f8:	2300      	movs	r3, #0
 80056fa:	4604      	mov	r4, r0
 80056fc:	4608      	mov	r0, r1
 80056fe:	602b      	str	r3, [r5, #0]
 8005700:	f7fb fb20 	bl	8000d44 <_sbrk>
 8005704:	1c43      	adds	r3, r0, #1
 8005706:	d102      	bne.n	800570e <_sbrk_r+0x1a>
 8005708:	682b      	ldr	r3, [r5, #0]
 800570a:	b103      	cbz	r3, 800570e <_sbrk_r+0x1a>
 800570c:	6023      	str	r3, [r4, #0]
 800570e:	bd38      	pop	{r3, r4, r5, pc}
 8005710:	20000688 	.word	0x20000688

08005714 <abort>:
 8005714:	b508      	push	{r3, lr}
 8005716:	2006      	movs	r0, #6
 8005718:	f000 fa34 	bl	8005b84 <raise>
 800571c:	2001      	movs	r0, #1
 800571e:	f7fb fa99 	bl	8000c54 <_exit>

08005722 <_realloc_r>:
 8005722:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005726:	4680      	mov	r8, r0
 8005728:	4614      	mov	r4, r2
 800572a:	460e      	mov	r6, r1
 800572c:	b921      	cbnz	r1, 8005738 <_realloc_r+0x16>
 800572e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005732:	4611      	mov	r1, r2
 8005734:	f7ff bb90 	b.w	8004e58 <_malloc_r>
 8005738:	b92a      	cbnz	r2, 8005746 <_realloc_r+0x24>
 800573a:	f7ff fb19 	bl	8004d70 <_free_r>
 800573e:	4625      	mov	r5, r4
 8005740:	4628      	mov	r0, r5
 8005742:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005746:	f000 fa39 	bl	8005bbc <_malloc_usable_size_r>
 800574a:	4284      	cmp	r4, r0
 800574c:	4607      	mov	r7, r0
 800574e:	d802      	bhi.n	8005756 <_realloc_r+0x34>
 8005750:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005754:	d812      	bhi.n	800577c <_realloc_r+0x5a>
 8005756:	4621      	mov	r1, r4
 8005758:	4640      	mov	r0, r8
 800575a:	f7ff fb7d 	bl	8004e58 <_malloc_r>
 800575e:	4605      	mov	r5, r0
 8005760:	2800      	cmp	r0, #0
 8005762:	d0ed      	beq.n	8005740 <_realloc_r+0x1e>
 8005764:	42bc      	cmp	r4, r7
 8005766:	4622      	mov	r2, r4
 8005768:	4631      	mov	r1, r6
 800576a:	bf28      	it	cs
 800576c:	463a      	movcs	r2, r7
 800576e:	f7ff fad2 	bl	8004d16 <memcpy>
 8005772:	4631      	mov	r1, r6
 8005774:	4640      	mov	r0, r8
 8005776:	f7ff fafb 	bl	8004d70 <_free_r>
 800577a:	e7e1      	b.n	8005740 <_realloc_r+0x1e>
 800577c:	4635      	mov	r5, r6
 800577e:	e7df      	b.n	8005740 <_realloc_r+0x1e>

08005780 <__sfputc_r>:
 8005780:	6893      	ldr	r3, [r2, #8]
 8005782:	3b01      	subs	r3, #1
 8005784:	2b00      	cmp	r3, #0
 8005786:	b410      	push	{r4}
 8005788:	6093      	str	r3, [r2, #8]
 800578a:	da08      	bge.n	800579e <__sfputc_r+0x1e>
 800578c:	6994      	ldr	r4, [r2, #24]
 800578e:	42a3      	cmp	r3, r4
 8005790:	db01      	blt.n	8005796 <__sfputc_r+0x16>
 8005792:	290a      	cmp	r1, #10
 8005794:	d103      	bne.n	800579e <__sfputc_r+0x1e>
 8005796:	f85d 4b04 	ldr.w	r4, [sp], #4
 800579a:	f000 b935 	b.w	8005a08 <__swbuf_r>
 800579e:	6813      	ldr	r3, [r2, #0]
 80057a0:	1c58      	adds	r0, r3, #1
 80057a2:	6010      	str	r0, [r2, #0]
 80057a4:	7019      	strb	r1, [r3, #0]
 80057a6:	4608      	mov	r0, r1
 80057a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80057ac:	4770      	bx	lr

080057ae <__sfputs_r>:
 80057ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057b0:	4606      	mov	r6, r0
 80057b2:	460f      	mov	r7, r1
 80057b4:	4614      	mov	r4, r2
 80057b6:	18d5      	adds	r5, r2, r3
 80057b8:	42ac      	cmp	r4, r5
 80057ba:	d101      	bne.n	80057c0 <__sfputs_r+0x12>
 80057bc:	2000      	movs	r0, #0
 80057be:	e007      	b.n	80057d0 <__sfputs_r+0x22>
 80057c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057c4:	463a      	mov	r2, r7
 80057c6:	4630      	mov	r0, r6
 80057c8:	f7ff ffda 	bl	8005780 <__sfputc_r>
 80057cc:	1c43      	adds	r3, r0, #1
 80057ce:	d1f3      	bne.n	80057b8 <__sfputs_r+0xa>
 80057d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080057d4 <_vfiprintf_r>:
 80057d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057d8:	460d      	mov	r5, r1
 80057da:	b09d      	sub	sp, #116	; 0x74
 80057dc:	4614      	mov	r4, r2
 80057de:	4698      	mov	r8, r3
 80057e0:	4606      	mov	r6, r0
 80057e2:	b118      	cbz	r0, 80057ec <_vfiprintf_r+0x18>
 80057e4:	6a03      	ldr	r3, [r0, #32]
 80057e6:	b90b      	cbnz	r3, 80057ec <_vfiprintf_r+0x18>
 80057e8:	f7ff f94c 	bl	8004a84 <__sinit>
 80057ec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80057ee:	07d9      	lsls	r1, r3, #31
 80057f0:	d405      	bmi.n	80057fe <_vfiprintf_r+0x2a>
 80057f2:	89ab      	ldrh	r3, [r5, #12]
 80057f4:	059a      	lsls	r2, r3, #22
 80057f6:	d402      	bmi.n	80057fe <_vfiprintf_r+0x2a>
 80057f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80057fa:	f7ff fa82 	bl	8004d02 <__retarget_lock_acquire_recursive>
 80057fe:	89ab      	ldrh	r3, [r5, #12]
 8005800:	071b      	lsls	r3, r3, #28
 8005802:	d501      	bpl.n	8005808 <_vfiprintf_r+0x34>
 8005804:	692b      	ldr	r3, [r5, #16]
 8005806:	b99b      	cbnz	r3, 8005830 <_vfiprintf_r+0x5c>
 8005808:	4629      	mov	r1, r5
 800580a:	4630      	mov	r0, r6
 800580c:	f000 f93a 	bl	8005a84 <__swsetup_r>
 8005810:	b170      	cbz	r0, 8005830 <_vfiprintf_r+0x5c>
 8005812:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005814:	07dc      	lsls	r4, r3, #31
 8005816:	d504      	bpl.n	8005822 <_vfiprintf_r+0x4e>
 8005818:	f04f 30ff 	mov.w	r0, #4294967295
 800581c:	b01d      	add	sp, #116	; 0x74
 800581e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005822:	89ab      	ldrh	r3, [r5, #12]
 8005824:	0598      	lsls	r0, r3, #22
 8005826:	d4f7      	bmi.n	8005818 <_vfiprintf_r+0x44>
 8005828:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800582a:	f7ff fa6b 	bl	8004d04 <__retarget_lock_release_recursive>
 800582e:	e7f3      	b.n	8005818 <_vfiprintf_r+0x44>
 8005830:	2300      	movs	r3, #0
 8005832:	9309      	str	r3, [sp, #36]	; 0x24
 8005834:	2320      	movs	r3, #32
 8005836:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800583a:	f8cd 800c 	str.w	r8, [sp, #12]
 800583e:	2330      	movs	r3, #48	; 0x30
 8005840:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80059f4 <_vfiprintf_r+0x220>
 8005844:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005848:	f04f 0901 	mov.w	r9, #1
 800584c:	4623      	mov	r3, r4
 800584e:	469a      	mov	sl, r3
 8005850:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005854:	b10a      	cbz	r2, 800585a <_vfiprintf_r+0x86>
 8005856:	2a25      	cmp	r2, #37	; 0x25
 8005858:	d1f9      	bne.n	800584e <_vfiprintf_r+0x7a>
 800585a:	ebba 0b04 	subs.w	fp, sl, r4
 800585e:	d00b      	beq.n	8005878 <_vfiprintf_r+0xa4>
 8005860:	465b      	mov	r3, fp
 8005862:	4622      	mov	r2, r4
 8005864:	4629      	mov	r1, r5
 8005866:	4630      	mov	r0, r6
 8005868:	f7ff ffa1 	bl	80057ae <__sfputs_r>
 800586c:	3001      	adds	r0, #1
 800586e:	f000 80a9 	beq.w	80059c4 <_vfiprintf_r+0x1f0>
 8005872:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005874:	445a      	add	r2, fp
 8005876:	9209      	str	r2, [sp, #36]	; 0x24
 8005878:	f89a 3000 	ldrb.w	r3, [sl]
 800587c:	2b00      	cmp	r3, #0
 800587e:	f000 80a1 	beq.w	80059c4 <_vfiprintf_r+0x1f0>
 8005882:	2300      	movs	r3, #0
 8005884:	f04f 32ff 	mov.w	r2, #4294967295
 8005888:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800588c:	f10a 0a01 	add.w	sl, sl, #1
 8005890:	9304      	str	r3, [sp, #16]
 8005892:	9307      	str	r3, [sp, #28]
 8005894:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005898:	931a      	str	r3, [sp, #104]	; 0x68
 800589a:	4654      	mov	r4, sl
 800589c:	2205      	movs	r2, #5
 800589e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058a2:	4854      	ldr	r0, [pc, #336]	; (80059f4 <_vfiprintf_r+0x220>)
 80058a4:	f7fa fc94 	bl	80001d0 <memchr>
 80058a8:	9a04      	ldr	r2, [sp, #16]
 80058aa:	b9d8      	cbnz	r0, 80058e4 <_vfiprintf_r+0x110>
 80058ac:	06d1      	lsls	r1, r2, #27
 80058ae:	bf44      	itt	mi
 80058b0:	2320      	movmi	r3, #32
 80058b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80058b6:	0713      	lsls	r3, r2, #28
 80058b8:	bf44      	itt	mi
 80058ba:	232b      	movmi	r3, #43	; 0x2b
 80058bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80058c0:	f89a 3000 	ldrb.w	r3, [sl]
 80058c4:	2b2a      	cmp	r3, #42	; 0x2a
 80058c6:	d015      	beq.n	80058f4 <_vfiprintf_r+0x120>
 80058c8:	9a07      	ldr	r2, [sp, #28]
 80058ca:	4654      	mov	r4, sl
 80058cc:	2000      	movs	r0, #0
 80058ce:	f04f 0c0a 	mov.w	ip, #10
 80058d2:	4621      	mov	r1, r4
 80058d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80058d8:	3b30      	subs	r3, #48	; 0x30
 80058da:	2b09      	cmp	r3, #9
 80058dc:	d94d      	bls.n	800597a <_vfiprintf_r+0x1a6>
 80058de:	b1b0      	cbz	r0, 800590e <_vfiprintf_r+0x13a>
 80058e0:	9207      	str	r2, [sp, #28]
 80058e2:	e014      	b.n	800590e <_vfiprintf_r+0x13a>
 80058e4:	eba0 0308 	sub.w	r3, r0, r8
 80058e8:	fa09 f303 	lsl.w	r3, r9, r3
 80058ec:	4313      	orrs	r3, r2
 80058ee:	9304      	str	r3, [sp, #16]
 80058f0:	46a2      	mov	sl, r4
 80058f2:	e7d2      	b.n	800589a <_vfiprintf_r+0xc6>
 80058f4:	9b03      	ldr	r3, [sp, #12]
 80058f6:	1d19      	adds	r1, r3, #4
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	9103      	str	r1, [sp, #12]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	bfbb      	ittet	lt
 8005900:	425b      	neglt	r3, r3
 8005902:	f042 0202 	orrlt.w	r2, r2, #2
 8005906:	9307      	strge	r3, [sp, #28]
 8005908:	9307      	strlt	r3, [sp, #28]
 800590a:	bfb8      	it	lt
 800590c:	9204      	strlt	r2, [sp, #16]
 800590e:	7823      	ldrb	r3, [r4, #0]
 8005910:	2b2e      	cmp	r3, #46	; 0x2e
 8005912:	d10c      	bne.n	800592e <_vfiprintf_r+0x15a>
 8005914:	7863      	ldrb	r3, [r4, #1]
 8005916:	2b2a      	cmp	r3, #42	; 0x2a
 8005918:	d134      	bne.n	8005984 <_vfiprintf_r+0x1b0>
 800591a:	9b03      	ldr	r3, [sp, #12]
 800591c:	1d1a      	adds	r2, r3, #4
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	9203      	str	r2, [sp, #12]
 8005922:	2b00      	cmp	r3, #0
 8005924:	bfb8      	it	lt
 8005926:	f04f 33ff 	movlt.w	r3, #4294967295
 800592a:	3402      	adds	r4, #2
 800592c:	9305      	str	r3, [sp, #20]
 800592e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8005a04 <_vfiprintf_r+0x230>
 8005932:	7821      	ldrb	r1, [r4, #0]
 8005934:	2203      	movs	r2, #3
 8005936:	4650      	mov	r0, sl
 8005938:	f7fa fc4a 	bl	80001d0 <memchr>
 800593c:	b138      	cbz	r0, 800594e <_vfiprintf_r+0x17a>
 800593e:	9b04      	ldr	r3, [sp, #16]
 8005940:	eba0 000a 	sub.w	r0, r0, sl
 8005944:	2240      	movs	r2, #64	; 0x40
 8005946:	4082      	lsls	r2, r0
 8005948:	4313      	orrs	r3, r2
 800594a:	3401      	adds	r4, #1
 800594c:	9304      	str	r3, [sp, #16]
 800594e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005952:	4829      	ldr	r0, [pc, #164]	; (80059f8 <_vfiprintf_r+0x224>)
 8005954:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005958:	2206      	movs	r2, #6
 800595a:	f7fa fc39 	bl	80001d0 <memchr>
 800595e:	2800      	cmp	r0, #0
 8005960:	d03f      	beq.n	80059e2 <_vfiprintf_r+0x20e>
 8005962:	4b26      	ldr	r3, [pc, #152]	; (80059fc <_vfiprintf_r+0x228>)
 8005964:	bb1b      	cbnz	r3, 80059ae <_vfiprintf_r+0x1da>
 8005966:	9b03      	ldr	r3, [sp, #12]
 8005968:	3307      	adds	r3, #7
 800596a:	f023 0307 	bic.w	r3, r3, #7
 800596e:	3308      	adds	r3, #8
 8005970:	9303      	str	r3, [sp, #12]
 8005972:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005974:	443b      	add	r3, r7
 8005976:	9309      	str	r3, [sp, #36]	; 0x24
 8005978:	e768      	b.n	800584c <_vfiprintf_r+0x78>
 800597a:	fb0c 3202 	mla	r2, ip, r2, r3
 800597e:	460c      	mov	r4, r1
 8005980:	2001      	movs	r0, #1
 8005982:	e7a6      	b.n	80058d2 <_vfiprintf_r+0xfe>
 8005984:	2300      	movs	r3, #0
 8005986:	3401      	adds	r4, #1
 8005988:	9305      	str	r3, [sp, #20]
 800598a:	4619      	mov	r1, r3
 800598c:	f04f 0c0a 	mov.w	ip, #10
 8005990:	4620      	mov	r0, r4
 8005992:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005996:	3a30      	subs	r2, #48	; 0x30
 8005998:	2a09      	cmp	r2, #9
 800599a:	d903      	bls.n	80059a4 <_vfiprintf_r+0x1d0>
 800599c:	2b00      	cmp	r3, #0
 800599e:	d0c6      	beq.n	800592e <_vfiprintf_r+0x15a>
 80059a0:	9105      	str	r1, [sp, #20]
 80059a2:	e7c4      	b.n	800592e <_vfiprintf_r+0x15a>
 80059a4:	fb0c 2101 	mla	r1, ip, r1, r2
 80059a8:	4604      	mov	r4, r0
 80059aa:	2301      	movs	r3, #1
 80059ac:	e7f0      	b.n	8005990 <_vfiprintf_r+0x1bc>
 80059ae:	ab03      	add	r3, sp, #12
 80059b0:	9300      	str	r3, [sp, #0]
 80059b2:	462a      	mov	r2, r5
 80059b4:	4b12      	ldr	r3, [pc, #72]	; (8005a00 <_vfiprintf_r+0x22c>)
 80059b6:	a904      	add	r1, sp, #16
 80059b8:	4630      	mov	r0, r6
 80059ba:	f3af 8000 	nop.w
 80059be:	4607      	mov	r7, r0
 80059c0:	1c78      	adds	r0, r7, #1
 80059c2:	d1d6      	bne.n	8005972 <_vfiprintf_r+0x19e>
 80059c4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80059c6:	07d9      	lsls	r1, r3, #31
 80059c8:	d405      	bmi.n	80059d6 <_vfiprintf_r+0x202>
 80059ca:	89ab      	ldrh	r3, [r5, #12]
 80059cc:	059a      	lsls	r2, r3, #22
 80059ce:	d402      	bmi.n	80059d6 <_vfiprintf_r+0x202>
 80059d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80059d2:	f7ff f997 	bl	8004d04 <__retarget_lock_release_recursive>
 80059d6:	89ab      	ldrh	r3, [r5, #12]
 80059d8:	065b      	lsls	r3, r3, #25
 80059da:	f53f af1d 	bmi.w	8005818 <_vfiprintf_r+0x44>
 80059de:	9809      	ldr	r0, [sp, #36]	; 0x24
 80059e0:	e71c      	b.n	800581c <_vfiprintf_r+0x48>
 80059e2:	ab03      	add	r3, sp, #12
 80059e4:	9300      	str	r3, [sp, #0]
 80059e6:	462a      	mov	r2, r5
 80059e8:	4b05      	ldr	r3, [pc, #20]	; (8005a00 <_vfiprintf_r+0x22c>)
 80059ea:	a904      	add	r1, sp, #16
 80059ec:	4630      	mov	r0, r6
 80059ee:	f7ff fc85 	bl	80052fc <_printf_i>
 80059f2:	e7e4      	b.n	80059be <_vfiprintf_r+0x1ea>
 80059f4:	080063e7 	.word	0x080063e7
 80059f8:	080063f1 	.word	0x080063f1
 80059fc:	00000000 	.word	0x00000000
 8005a00:	080057af 	.word	0x080057af
 8005a04:	080063ed 	.word	0x080063ed

08005a08 <__swbuf_r>:
 8005a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a0a:	460e      	mov	r6, r1
 8005a0c:	4614      	mov	r4, r2
 8005a0e:	4605      	mov	r5, r0
 8005a10:	b118      	cbz	r0, 8005a1a <__swbuf_r+0x12>
 8005a12:	6a03      	ldr	r3, [r0, #32]
 8005a14:	b90b      	cbnz	r3, 8005a1a <__swbuf_r+0x12>
 8005a16:	f7ff f835 	bl	8004a84 <__sinit>
 8005a1a:	69a3      	ldr	r3, [r4, #24]
 8005a1c:	60a3      	str	r3, [r4, #8]
 8005a1e:	89a3      	ldrh	r3, [r4, #12]
 8005a20:	071a      	lsls	r2, r3, #28
 8005a22:	d525      	bpl.n	8005a70 <__swbuf_r+0x68>
 8005a24:	6923      	ldr	r3, [r4, #16]
 8005a26:	b31b      	cbz	r3, 8005a70 <__swbuf_r+0x68>
 8005a28:	6823      	ldr	r3, [r4, #0]
 8005a2a:	6922      	ldr	r2, [r4, #16]
 8005a2c:	1a98      	subs	r0, r3, r2
 8005a2e:	6963      	ldr	r3, [r4, #20]
 8005a30:	b2f6      	uxtb	r6, r6
 8005a32:	4283      	cmp	r3, r0
 8005a34:	4637      	mov	r7, r6
 8005a36:	dc04      	bgt.n	8005a42 <__swbuf_r+0x3a>
 8005a38:	4621      	mov	r1, r4
 8005a3a:	4628      	mov	r0, r5
 8005a3c:	f7ff fe06 	bl	800564c <_fflush_r>
 8005a40:	b9e0      	cbnz	r0, 8005a7c <__swbuf_r+0x74>
 8005a42:	68a3      	ldr	r3, [r4, #8]
 8005a44:	3b01      	subs	r3, #1
 8005a46:	60a3      	str	r3, [r4, #8]
 8005a48:	6823      	ldr	r3, [r4, #0]
 8005a4a:	1c5a      	adds	r2, r3, #1
 8005a4c:	6022      	str	r2, [r4, #0]
 8005a4e:	701e      	strb	r6, [r3, #0]
 8005a50:	6962      	ldr	r2, [r4, #20]
 8005a52:	1c43      	adds	r3, r0, #1
 8005a54:	429a      	cmp	r2, r3
 8005a56:	d004      	beq.n	8005a62 <__swbuf_r+0x5a>
 8005a58:	89a3      	ldrh	r3, [r4, #12]
 8005a5a:	07db      	lsls	r3, r3, #31
 8005a5c:	d506      	bpl.n	8005a6c <__swbuf_r+0x64>
 8005a5e:	2e0a      	cmp	r6, #10
 8005a60:	d104      	bne.n	8005a6c <__swbuf_r+0x64>
 8005a62:	4621      	mov	r1, r4
 8005a64:	4628      	mov	r0, r5
 8005a66:	f7ff fdf1 	bl	800564c <_fflush_r>
 8005a6a:	b938      	cbnz	r0, 8005a7c <__swbuf_r+0x74>
 8005a6c:	4638      	mov	r0, r7
 8005a6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a70:	4621      	mov	r1, r4
 8005a72:	4628      	mov	r0, r5
 8005a74:	f000 f806 	bl	8005a84 <__swsetup_r>
 8005a78:	2800      	cmp	r0, #0
 8005a7a:	d0d5      	beq.n	8005a28 <__swbuf_r+0x20>
 8005a7c:	f04f 37ff 	mov.w	r7, #4294967295
 8005a80:	e7f4      	b.n	8005a6c <__swbuf_r+0x64>
	...

08005a84 <__swsetup_r>:
 8005a84:	b538      	push	{r3, r4, r5, lr}
 8005a86:	4b2a      	ldr	r3, [pc, #168]	; (8005b30 <__swsetup_r+0xac>)
 8005a88:	4605      	mov	r5, r0
 8005a8a:	6818      	ldr	r0, [r3, #0]
 8005a8c:	460c      	mov	r4, r1
 8005a8e:	b118      	cbz	r0, 8005a98 <__swsetup_r+0x14>
 8005a90:	6a03      	ldr	r3, [r0, #32]
 8005a92:	b90b      	cbnz	r3, 8005a98 <__swsetup_r+0x14>
 8005a94:	f7fe fff6 	bl	8004a84 <__sinit>
 8005a98:	89a3      	ldrh	r3, [r4, #12]
 8005a9a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005a9e:	0718      	lsls	r0, r3, #28
 8005aa0:	d422      	bmi.n	8005ae8 <__swsetup_r+0x64>
 8005aa2:	06d9      	lsls	r1, r3, #27
 8005aa4:	d407      	bmi.n	8005ab6 <__swsetup_r+0x32>
 8005aa6:	2309      	movs	r3, #9
 8005aa8:	602b      	str	r3, [r5, #0]
 8005aaa:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005aae:	81a3      	strh	r3, [r4, #12]
 8005ab0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ab4:	e034      	b.n	8005b20 <__swsetup_r+0x9c>
 8005ab6:	0758      	lsls	r0, r3, #29
 8005ab8:	d512      	bpl.n	8005ae0 <__swsetup_r+0x5c>
 8005aba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005abc:	b141      	cbz	r1, 8005ad0 <__swsetup_r+0x4c>
 8005abe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005ac2:	4299      	cmp	r1, r3
 8005ac4:	d002      	beq.n	8005acc <__swsetup_r+0x48>
 8005ac6:	4628      	mov	r0, r5
 8005ac8:	f7ff f952 	bl	8004d70 <_free_r>
 8005acc:	2300      	movs	r3, #0
 8005ace:	6363      	str	r3, [r4, #52]	; 0x34
 8005ad0:	89a3      	ldrh	r3, [r4, #12]
 8005ad2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005ad6:	81a3      	strh	r3, [r4, #12]
 8005ad8:	2300      	movs	r3, #0
 8005ada:	6063      	str	r3, [r4, #4]
 8005adc:	6923      	ldr	r3, [r4, #16]
 8005ade:	6023      	str	r3, [r4, #0]
 8005ae0:	89a3      	ldrh	r3, [r4, #12]
 8005ae2:	f043 0308 	orr.w	r3, r3, #8
 8005ae6:	81a3      	strh	r3, [r4, #12]
 8005ae8:	6923      	ldr	r3, [r4, #16]
 8005aea:	b94b      	cbnz	r3, 8005b00 <__swsetup_r+0x7c>
 8005aec:	89a3      	ldrh	r3, [r4, #12]
 8005aee:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005af2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005af6:	d003      	beq.n	8005b00 <__swsetup_r+0x7c>
 8005af8:	4621      	mov	r1, r4
 8005afa:	4628      	mov	r0, r5
 8005afc:	f000 f88c 	bl	8005c18 <__smakebuf_r>
 8005b00:	89a0      	ldrh	r0, [r4, #12]
 8005b02:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005b06:	f010 0301 	ands.w	r3, r0, #1
 8005b0a:	d00a      	beq.n	8005b22 <__swsetup_r+0x9e>
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	60a3      	str	r3, [r4, #8]
 8005b10:	6963      	ldr	r3, [r4, #20]
 8005b12:	425b      	negs	r3, r3
 8005b14:	61a3      	str	r3, [r4, #24]
 8005b16:	6923      	ldr	r3, [r4, #16]
 8005b18:	b943      	cbnz	r3, 8005b2c <__swsetup_r+0xa8>
 8005b1a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005b1e:	d1c4      	bne.n	8005aaa <__swsetup_r+0x26>
 8005b20:	bd38      	pop	{r3, r4, r5, pc}
 8005b22:	0781      	lsls	r1, r0, #30
 8005b24:	bf58      	it	pl
 8005b26:	6963      	ldrpl	r3, [r4, #20]
 8005b28:	60a3      	str	r3, [r4, #8]
 8005b2a:	e7f4      	b.n	8005b16 <__swsetup_r+0x92>
 8005b2c:	2000      	movs	r0, #0
 8005b2e:	e7f7      	b.n	8005b20 <__swsetup_r+0x9c>
 8005b30:	20000110 	.word	0x20000110

08005b34 <_raise_r>:
 8005b34:	291f      	cmp	r1, #31
 8005b36:	b538      	push	{r3, r4, r5, lr}
 8005b38:	4604      	mov	r4, r0
 8005b3a:	460d      	mov	r5, r1
 8005b3c:	d904      	bls.n	8005b48 <_raise_r+0x14>
 8005b3e:	2316      	movs	r3, #22
 8005b40:	6003      	str	r3, [r0, #0]
 8005b42:	f04f 30ff 	mov.w	r0, #4294967295
 8005b46:	bd38      	pop	{r3, r4, r5, pc}
 8005b48:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8005b4a:	b112      	cbz	r2, 8005b52 <_raise_r+0x1e>
 8005b4c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005b50:	b94b      	cbnz	r3, 8005b66 <_raise_r+0x32>
 8005b52:	4620      	mov	r0, r4
 8005b54:	f000 f830 	bl	8005bb8 <_getpid_r>
 8005b58:	462a      	mov	r2, r5
 8005b5a:	4601      	mov	r1, r0
 8005b5c:	4620      	mov	r0, r4
 8005b5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005b62:	f000 b817 	b.w	8005b94 <_kill_r>
 8005b66:	2b01      	cmp	r3, #1
 8005b68:	d00a      	beq.n	8005b80 <_raise_r+0x4c>
 8005b6a:	1c59      	adds	r1, r3, #1
 8005b6c:	d103      	bne.n	8005b76 <_raise_r+0x42>
 8005b6e:	2316      	movs	r3, #22
 8005b70:	6003      	str	r3, [r0, #0]
 8005b72:	2001      	movs	r0, #1
 8005b74:	e7e7      	b.n	8005b46 <_raise_r+0x12>
 8005b76:	2400      	movs	r4, #0
 8005b78:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005b7c:	4628      	mov	r0, r5
 8005b7e:	4798      	blx	r3
 8005b80:	2000      	movs	r0, #0
 8005b82:	e7e0      	b.n	8005b46 <_raise_r+0x12>

08005b84 <raise>:
 8005b84:	4b02      	ldr	r3, [pc, #8]	; (8005b90 <raise+0xc>)
 8005b86:	4601      	mov	r1, r0
 8005b88:	6818      	ldr	r0, [r3, #0]
 8005b8a:	f7ff bfd3 	b.w	8005b34 <_raise_r>
 8005b8e:	bf00      	nop
 8005b90:	20000110 	.word	0x20000110

08005b94 <_kill_r>:
 8005b94:	b538      	push	{r3, r4, r5, lr}
 8005b96:	4d07      	ldr	r5, [pc, #28]	; (8005bb4 <_kill_r+0x20>)
 8005b98:	2300      	movs	r3, #0
 8005b9a:	4604      	mov	r4, r0
 8005b9c:	4608      	mov	r0, r1
 8005b9e:	4611      	mov	r1, r2
 8005ba0:	602b      	str	r3, [r5, #0]
 8005ba2:	f7fb f847 	bl	8000c34 <_kill>
 8005ba6:	1c43      	adds	r3, r0, #1
 8005ba8:	d102      	bne.n	8005bb0 <_kill_r+0x1c>
 8005baa:	682b      	ldr	r3, [r5, #0]
 8005bac:	b103      	cbz	r3, 8005bb0 <_kill_r+0x1c>
 8005bae:	6023      	str	r3, [r4, #0]
 8005bb0:	bd38      	pop	{r3, r4, r5, pc}
 8005bb2:	bf00      	nop
 8005bb4:	20000688 	.word	0x20000688

08005bb8 <_getpid_r>:
 8005bb8:	f7fb b834 	b.w	8000c24 <_getpid>

08005bbc <_malloc_usable_size_r>:
 8005bbc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005bc0:	1f18      	subs	r0, r3, #4
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	bfbc      	itt	lt
 8005bc6:	580b      	ldrlt	r3, [r1, r0]
 8005bc8:	18c0      	addlt	r0, r0, r3
 8005bca:	4770      	bx	lr

08005bcc <__swhatbuf_r>:
 8005bcc:	b570      	push	{r4, r5, r6, lr}
 8005bce:	460c      	mov	r4, r1
 8005bd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bd4:	2900      	cmp	r1, #0
 8005bd6:	b096      	sub	sp, #88	; 0x58
 8005bd8:	4615      	mov	r5, r2
 8005bda:	461e      	mov	r6, r3
 8005bdc:	da0d      	bge.n	8005bfa <__swhatbuf_r+0x2e>
 8005bde:	89a3      	ldrh	r3, [r4, #12]
 8005be0:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005be4:	f04f 0100 	mov.w	r1, #0
 8005be8:	bf0c      	ite	eq
 8005bea:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8005bee:	2340      	movne	r3, #64	; 0x40
 8005bf0:	2000      	movs	r0, #0
 8005bf2:	6031      	str	r1, [r6, #0]
 8005bf4:	602b      	str	r3, [r5, #0]
 8005bf6:	b016      	add	sp, #88	; 0x58
 8005bf8:	bd70      	pop	{r4, r5, r6, pc}
 8005bfa:	466a      	mov	r2, sp
 8005bfc:	f000 f848 	bl	8005c90 <_fstat_r>
 8005c00:	2800      	cmp	r0, #0
 8005c02:	dbec      	blt.n	8005bde <__swhatbuf_r+0x12>
 8005c04:	9901      	ldr	r1, [sp, #4]
 8005c06:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005c0a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8005c0e:	4259      	negs	r1, r3
 8005c10:	4159      	adcs	r1, r3
 8005c12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c16:	e7eb      	b.n	8005bf0 <__swhatbuf_r+0x24>

08005c18 <__smakebuf_r>:
 8005c18:	898b      	ldrh	r3, [r1, #12]
 8005c1a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005c1c:	079d      	lsls	r5, r3, #30
 8005c1e:	4606      	mov	r6, r0
 8005c20:	460c      	mov	r4, r1
 8005c22:	d507      	bpl.n	8005c34 <__smakebuf_r+0x1c>
 8005c24:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005c28:	6023      	str	r3, [r4, #0]
 8005c2a:	6123      	str	r3, [r4, #16]
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	6163      	str	r3, [r4, #20]
 8005c30:	b002      	add	sp, #8
 8005c32:	bd70      	pop	{r4, r5, r6, pc}
 8005c34:	ab01      	add	r3, sp, #4
 8005c36:	466a      	mov	r2, sp
 8005c38:	f7ff ffc8 	bl	8005bcc <__swhatbuf_r>
 8005c3c:	9900      	ldr	r1, [sp, #0]
 8005c3e:	4605      	mov	r5, r0
 8005c40:	4630      	mov	r0, r6
 8005c42:	f7ff f909 	bl	8004e58 <_malloc_r>
 8005c46:	b948      	cbnz	r0, 8005c5c <__smakebuf_r+0x44>
 8005c48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c4c:	059a      	lsls	r2, r3, #22
 8005c4e:	d4ef      	bmi.n	8005c30 <__smakebuf_r+0x18>
 8005c50:	f023 0303 	bic.w	r3, r3, #3
 8005c54:	f043 0302 	orr.w	r3, r3, #2
 8005c58:	81a3      	strh	r3, [r4, #12]
 8005c5a:	e7e3      	b.n	8005c24 <__smakebuf_r+0xc>
 8005c5c:	89a3      	ldrh	r3, [r4, #12]
 8005c5e:	6020      	str	r0, [r4, #0]
 8005c60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c64:	81a3      	strh	r3, [r4, #12]
 8005c66:	9b00      	ldr	r3, [sp, #0]
 8005c68:	6163      	str	r3, [r4, #20]
 8005c6a:	9b01      	ldr	r3, [sp, #4]
 8005c6c:	6120      	str	r0, [r4, #16]
 8005c6e:	b15b      	cbz	r3, 8005c88 <__smakebuf_r+0x70>
 8005c70:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c74:	4630      	mov	r0, r6
 8005c76:	f000 f81d 	bl	8005cb4 <_isatty_r>
 8005c7a:	b128      	cbz	r0, 8005c88 <__smakebuf_r+0x70>
 8005c7c:	89a3      	ldrh	r3, [r4, #12]
 8005c7e:	f023 0303 	bic.w	r3, r3, #3
 8005c82:	f043 0301 	orr.w	r3, r3, #1
 8005c86:	81a3      	strh	r3, [r4, #12]
 8005c88:	89a3      	ldrh	r3, [r4, #12]
 8005c8a:	431d      	orrs	r5, r3
 8005c8c:	81a5      	strh	r5, [r4, #12]
 8005c8e:	e7cf      	b.n	8005c30 <__smakebuf_r+0x18>

08005c90 <_fstat_r>:
 8005c90:	b538      	push	{r3, r4, r5, lr}
 8005c92:	4d07      	ldr	r5, [pc, #28]	; (8005cb0 <_fstat_r+0x20>)
 8005c94:	2300      	movs	r3, #0
 8005c96:	4604      	mov	r4, r0
 8005c98:	4608      	mov	r0, r1
 8005c9a:	4611      	mov	r1, r2
 8005c9c:	602b      	str	r3, [r5, #0]
 8005c9e:	f7fb f828 	bl	8000cf2 <_fstat>
 8005ca2:	1c43      	adds	r3, r0, #1
 8005ca4:	d102      	bne.n	8005cac <_fstat_r+0x1c>
 8005ca6:	682b      	ldr	r3, [r5, #0]
 8005ca8:	b103      	cbz	r3, 8005cac <_fstat_r+0x1c>
 8005caa:	6023      	str	r3, [r4, #0]
 8005cac:	bd38      	pop	{r3, r4, r5, pc}
 8005cae:	bf00      	nop
 8005cb0:	20000688 	.word	0x20000688

08005cb4 <_isatty_r>:
 8005cb4:	b538      	push	{r3, r4, r5, lr}
 8005cb6:	4d06      	ldr	r5, [pc, #24]	; (8005cd0 <_isatty_r+0x1c>)
 8005cb8:	2300      	movs	r3, #0
 8005cba:	4604      	mov	r4, r0
 8005cbc:	4608      	mov	r0, r1
 8005cbe:	602b      	str	r3, [r5, #0]
 8005cc0:	f7fb f827 	bl	8000d12 <_isatty>
 8005cc4:	1c43      	adds	r3, r0, #1
 8005cc6:	d102      	bne.n	8005cce <_isatty_r+0x1a>
 8005cc8:	682b      	ldr	r3, [r5, #0]
 8005cca:	b103      	cbz	r3, 8005cce <_isatty_r+0x1a>
 8005ccc:	6023      	str	r3, [r4, #0]
 8005cce:	bd38      	pop	{r3, r4, r5, pc}
 8005cd0:	20000688 	.word	0x20000688

08005cd4 <_gettimeofday>:
 8005cd4:	4b02      	ldr	r3, [pc, #8]	; (8005ce0 <_gettimeofday+0xc>)
 8005cd6:	2258      	movs	r2, #88	; 0x58
 8005cd8:	601a      	str	r2, [r3, #0]
 8005cda:	f04f 30ff 	mov.w	r0, #4294967295
 8005cde:	4770      	bx	lr
 8005ce0:	20000688 	.word	0x20000688

08005ce4 <_init>:
 8005ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ce6:	bf00      	nop
 8005ce8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005cea:	bc08      	pop	{r3}
 8005cec:	469e      	mov	lr, r3
 8005cee:	4770      	bx	lr

08005cf0 <_fini>:
 8005cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cf2:	bf00      	nop
 8005cf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005cf6:	bc08      	pop	{r3}
 8005cf8:	469e      	mov	lr, r3
 8005cfa:	4770      	bx	lr
