pub const IO_EXP1_BASE_ADDR: u32 = 0x0000;
pub const IO_EXP2_BASE_ADDR: u32 = 0x0004;
pub const IO_EXP1_DELAY_SIZE: u32 = 0x0008;
pub const IO_EXP3_DELAY_SIZE: u32 = 0x000C;
pub const IO_BIOS_ROM: u32 = 0x0010;
pub const IO_SPU_DELAY: u32 = 0x0014;
pub const IO_CDROM_DELAY: u32 = 0x0018;
pub const IO_EXP2_DELAY_SIZE: u32 = 0x001C;
pub const IO_COMMON_DELAY: u32 = 0x0020;
pub const IO_JOY_MCD_DATA: u32 = 0x0040;
pub const IO_JOY_MCD_STAT: u32 = 0x0044;
pub const IO_JOY_MCD_MODE: u32 = 0x0048;
pub const IO_JOY_MCD_CTRL: u32 = 0x004A;
pub const IO_JOY_MCD_BAUD: u32 = 0x004E;
pub const IO_SIO_DATA: u32 = 0x0050;
pub const IO_SIO_STAT: u32 = 0x0054;
pub const IO_SIO_MODE: u32 = 0x0058;
pub const IO_SIO_CTRL: u32 = 0x005A;
pub const IO_SIO_MISC: u32 = 0x005C;
pub const IO_SIO_BAUD: u32 = 0x005E;
pub const IO_RAM_SIZE: u32 = 0x0060;
pub const IO_I_STAT: u32 = 0x0070;
pub const IO_I_MASK: u32 = 0x0074;
pub const IO_DMA_MDEC_IN_MADR: u32 = 0x0080;
pub const IO_DMA_MDEC_IN_BCR: u32 = 0x0084;
pub const IO_DMA_MDEC_IN_CHCR: u32 = 0x0088;
pub const IO_DMA_MDEC_OUT_MADR: u32 = 0x0090;
pub const IO_DMA_MDEC_OUT_BCR: u32 = 0x0094;
pub const IO_DMA_MDEC_OUT_CHCR: u32 = 0x0098;
pub const IO_DMA_GPU_MADR: u32 = 0x00A0;
pub const IO_DMA_GPU_BCR: u32 = 0x00A4;
pub const IO_DMA_GPU_CHCR: u32 = 0x00A8;
pub const IO_DMA_CDROM_MADR: u32 = 0x00B0;
pub const IO_DMA_CDROM_BCR: u32 = 0x00B4;
pub const IO_DMA_CDROM_CHCR: u32 = 0x00B8;
pub const IO_DMA_SPU_MADR: u32 = 0x00C0;
pub const IO_DMA_SPU_BCR: u32 = 0x00C4;
pub const IO_DMA_SPU_CHCR: u32 = 0x00C8;
pub const IO_DMA_PIO_MADR: u32 = 0x00D0;
pub const IO_DMA_PIO_BCR: u32 = 0x00D4;
pub const IO_DMA_PIO_CHCR: u32 = 0x00D8;
pub const IO_DMA_OTC_MADR: u32 = 0x00E0;
pub const IO_DMA_OTC_BCR: u32 = 0x00E4;
pub const IO_DMA_OTC_CHCR: u32 = 0x00E8;
pub const IO_DMA_DPCR: u32 = 0x00F0;
pub const IO_DMA_DICR: u32 = 0x00F4;
pub const IO_TMR_DOTCLOCK_VAL: u32 = 0x0100;
pub const IO_TMR_DOTCLOCK_MODE: u32 = 0x0104;
pub const IO_TMR_DOTCLOCK_MAX: u32 = 0x0108;
pub const IO_TMR_HRETRACE_VAL: u32 = 0x0110;
pub const IO_TMR_HRETRACE_MODE: u32 = 0x0114;
pub const IO_TMR_HRETRACE_MAX: u32 = 0x0118;
pub const IO_TMR_SYSCLOCK_VAL: u32 = 0x0120;
pub const IO_TMR_SYSCLOCK_MODE: u32 = 0x0124;
pub const IO_TMR_SYSCLOCK_MAX: u32 = 0x0128;
pub const IO_CDROM_REG0: u32 = 0x0180;
pub const IO_CDROM_REG1: u32 = 0x0181;
pub const IO_CDROM_REG2: u32 = 0x0182;
pub const IO_CDROM_REG3: u32 = 0x0183;
pub const IO_GPU_REG0: u32 = 0x0180;
pub const IO_GPU_REG1: u32 = 0x0184;
pub const IO_MDEC_REG0: u32 = 0x0180;
pub const IO_MDEC_REG1: u32 = 0x0184;
pub const IO_VOICE_00_LEFT_RIGHT: u32 = 0x01C00;
pub const IO_VOICE_00_ADPCM_SAMPLE_RATE: u32 = 0x01C04;
pub const IO_VOICE_00_ADPCM_START_ADDR: u32 = 0x01C06;
pub const IO_VOICE_00_ADSR_ATT_DEC_SUS_REL: u32 = 0x01C08;
pub const IO_VOICE_00_ADSR_CURR_VOLUME: u32 = 0x01C0C;
pub const IO_VOICE_00_ADPCM_REPEAT_ADDR: u32 = 0x01C0E;
pub const IO_VOICE_01_LEFT_RIGHT: u32 = 0x01C10;
pub const IO_VOICE_01_ADPCM_SAMPLE_RATE: u32 = 0x01C14;
pub const IO_VOICE_01_ADPCM_START_ADDR: u32 = 0x01C16;
pub const IO_VOICE_01_ADSR_ATT_DEC_SUS_REL: u32 = 0x01C18;
pub const IO_VOICE_01_ADSR_CURR_VOLUME: u32 = 0x01C1C;
pub const IO_VOICE_01_ADPCM_REPEAT_ADDR: u32 = 0x01C1E;
pub const IO_VOICE_02_LEFT_RIGHT: u32 = 0x01C20;
pub const IO_VOICE_02_ADPCM_SAMPLE_RATE: u32 = 0x01C24;
pub const IO_VOICE_02_ADPCM_START_ADDR: u32 = 0x01C26;
pub const IO_VOICE_02_ADSR_ATT_DEC_SUS_REL: u32 = 0x01C28;
pub const IO_VOICE_02_ADSR_CURR_VOLUME: u32 = 0x01C2C;
pub const IO_VOICE_02_ADPCM_REPEAT_ADDR: u32 = 0x01C2E;
pub const IO_VOICE_03_LEFT_RIGHT: u32 = 0x01C30;
pub const IO_VOICE_03_ADPCM_SAMPLE_RATE: u32 = 0x01C34;
pub const IO_VOICE_03_ADPCM_START_ADDR: u32 = 0x01C36;
pub const IO_VOICE_03_ADSR_ATT_DEC_SUS_REL: u32 = 0x01C38;
pub const IO_VOICE_03_ADSR_CURR_VOLUME: u32 = 0x01C3C;
pub const IO_VOICE_03_ADPCM_REPEAT_ADDR: u32 = 0x01C3E;
pub const IO_VOICE_04_LEFT_RIGHT: u32 = 0x01C40;
pub const IO_VOICE_04_ADPCM_SAMPLE_RATE: u32 = 0x01C44;
pub const IO_VOICE_04_ADPCM_START_ADDR: u32 = 0x01C46;
pub const IO_VOICE_04_ADSR_ATT_DEC_SUS_REL: u32 = 0x01C48;
pub const IO_VOICE_04_ADSR_CURR_VOLUME: u32 = 0x01C4C;
pub const IO_VOICE_04_ADPCM_REPEAT_ADDR: u32 = 0x01C4E;
pub const IO_VOICE_05_LEFT_RIGHT: u32 = 0x01C50;
pub const IO_VOICE_05_ADPCM_SAMPLE_RATE: u32 = 0x01C54;
pub const IO_VOICE_05_ADPCM_START_ADDR: u32 = 0x01C56;
pub const IO_VOICE_05_ADSR_ATT_DEC_SUS_REL: u32 = 0x01C58;
pub const IO_VOICE_05_ADSR_CURR_VOLUME: u32 = 0x01C5C;
pub const IO_VOICE_05_ADPCM_REPEAT_ADDR: u32 = 0x01C5E;
pub const IO_VOICE_06_LEFT_RIGHT: u32 = 0x01C60;
pub const IO_VOICE_06_ADPCM_SAMPLE_RATE: u32 = 0x01C64;
pub const IO_VOICE_06_ADPCM_START_ADDR: u32 = 0x01C66;
pub const IO_VOICE_06_ADSR_ATT_DEC_SUS_REL: u32 = 0x01C68;
pub const IO_VOICE_06_ADSR_CURR_VOLUME: u32 = 0x01C6C;
pub const IO_VOICE_06_ADPCM_REPEAT_ADDR: u32 = 0x01C6E;
pub const IO_VOICE_07_LEFT_RIGHT: u32 = 0x01C70;
pub const IO_VOICE_07_ADPCM_SAMPLE_RATE: u32 = 0x01C74;
pub const IO_VOICE_07_ADPCM_START_ADDR: u32 = 0x01C76;
pub const IO_VOICE_07_ADSR_ATT_DEC_SUS_REL: u32 = 0x01C78;
pub const IO_VOICE_07_ADSR_CURR_VOLUME: u32 = 0x01C7C;
pub const IO_VOICE_07_ADPCM_REPEAT_ADDR: u32 = 0x01C7E;
pub const IO_VOICE_08_LEFT_RIGHT: u32 = 0x01C80;
pub const IO_VOICE_08_ADPCM_SAMPLE_RATE: u32 = 0x01C84;
pub const IO_VOICE_08_ADPCM_START_ADDR: u32 = 0x01C86;
pub const IO_VOICE_08_ADSR_ATT_DEC_SUS_REL: u32 = 0x01C88;
pub const IO_VOICE_08_ADSR_CURR_VOLUME: u32 = 0x01C8C;
pub const IO_VOICE_08_ADPCM_REPEAT_ADDR: u32 = 0x01C8E;
pub const IO_VOICE_09_LEFT_RIGHT: u32 = 0x01C90;
pub const IO_VOICE_09_ADPCM_SAMPLE_RATE: u32 = 0x01C94;
pub const IO_VOICE_09_ADPCM_START_ADDR: u32 = 0x01C96;
pub const IO_VOICE_09_ADSR_ATT_DEC_SUS_REL: u32 = 0x01C98;
pub const IO_VOICE_09_ADSR_CURR_VOLUME: u32 = 0x01C9C;
pub const IO_VOICE_09_ADPCM_REPEAT_ADDR: u32 = 0x01C9E;
pub const IO_VOICE_0A_LEFT_RIGHT: u32 = 0x01CA0;
pub const IO_VOICE_0A_ADPCM_SAMPLE_RATE: u32 = 0x01CA4;
pub const IO_VOICE_0A_ADPCM_START_ADDR: u32 = 0x01CA6;
pub const IO_VOICE_0A_ADSR_ATT_DEC_SUS_REL: u32 = 0x01CA8;
pub const IO_VOICE_0A_ADSR_CURR_VOLUME: u32 = 0x01CAC;
pub const IO_VOICE_0A_ADPCM_REPEAT_ADDR: u32 = 0x01CAE;
pub const IO_VOICE_0B_LEFT_RIGHT: u32 = 0x01CB0;
pub const IO_VOICE_0B_ADPCM_SAMPLE_RATE: u32 = 0x01CB4;
pub const IO_VOICE_0B_ADPCM_START_ADDR: u32 = 0x01CB6;
pub const IO_VOICE_0B_ADSR_ATT_DEC_SUS_REL: u32 = 0x01CB8;
pub const IO_VOICE_0B_ADSR_CURR_VOLUME: u32 = 0x01CBC;
pub const IO_VOICE_0B_ADPCM_REPEAT_ADDR: u32 = 0x01CBE;
pub const IO_VOICE_0C_LEFT_RIGHT: u32 = 0x01CC0;
pub const IO_VOICE_0C_ADPCM_SAMPLE_RATE: u32 = 0x01CC4;
pub const IO_VOICE_0C_ADPCM_START_ADDR: u32 = 0x01CC6;
pub const IO_VOICE_0C_ADSR_ATT_DEC_SUS_REL: u32 = 0x01CC8;
pub const IO_VOICE_0C_ADSR_CURR_VOLUME: u32 = 0x01CCC;
pub const IO_VOICE_0C_ADPCM_REPEAT_ADDR: u32 = 0x01CCE;
pub const IO_VOICE_0D_LEFT_RIGHT: u32 = 0x01CD0;
pub const IO_VOICE_0D_ADPCM_SAMPLE_RATE: u32 = 0x01CD4;
pub const IO_VOICE_0D_ADPCM_START_ADDR: u32 = 0x01CD6;
pub const IO_VOICE_0D_ADSR_ATT_DEC_SUS_REL: u32 = 0x01CD8;
pub const IO_VOICE_0D_ADSR_CURR_VOLUME: u32 = 0x01CDC;
pub const IO_VOICE_0D_ADPCM_REPEAT_ADDR: u32 = 0x01CDE;
pub const IO_VOICE_0E_LEFT_RIGHT: u32 = 0x01CE0;
pub const IO_VOICE_0E_ADPCM_SAMPLE_RATE: u32 = 0x01CE4;
pub const IO_VOICE_0E_ADPCM_START_ADDR: u32 = 0x01CE6;
pub const IO_VOICE_0E_ADSR_ATT_DEC_SUS_REL: u32 = 0x01CE8;
pub const IO_VOICE_0E_ADSR_CURR_VOLUME: u32 = 0x01CEC;
pub const IO_VOICE_0E_ADPCM_REPEAT_ADDR: u32 = 0x01CEE;
pub const IO_VOICE_0F_LEFT_RIGHT: u32 = 0x01CF0;
pub const IO_VOICE_0F_ADPCM_SAMPLE_RATE: u32 = 0x01CF4;
pub const IO_VOICE_0F_ADPCM_START_ADDR: u32 = 0x01CF6;
pub const IO_VOICE_0F_ADSR_ATT_DEC_SUS_REL: u32 = 0x01CF8;
pub const IO_VOICE_0F_ADSR_CURR_VOLUME: u32 = 0x01CFC;
pub const IO_VOICE_0F_ADPCM_REPEAT_ADDR: u32 = 0x01CFE;
pub const IO_VOICE_10_LEFT_RIGHT: u32 = 0x01D00;
pub const IO_VOICE_10_ADPCM_SAMPLE_RATE: u32 = 0x01D04;
pub const IO_VOICE_10_ADPCM_START_ADDR: u32 = 0x01D06;
pub const IO_VOICE_10_ADSR_ATT_DEC_SUS_REL: u32 = 0x01D08;
pub const IO_VOICE_10_ADSR_CURR_VOLUME: u32 = 0x01D0C;
pub const IO_VOICE_10_ADPCM_REPEAT_ADDR: u32 = 0x01D0E;
pub const IO_VOICE_11_LEFT_RIGHT: u32 = 0x01D10;
pub const IO_VOICE_11_ADPCM_SAMPLE_RATE: u32 = 0x01D14;
pub const IO_VOICE_11_ADPCM_START_ADDR: u32 = 0x01D16;
pub const IO_VOICE_11_ADSR_ATT_DEC_SUS_REL: u32 = 0x01D18;
pub const IO_VOICE_11_ADSR_CURR_VOLUME: u32 = 0x01D1C;
pub const IO_VOICE_11_ADPCM_REPEAT_ADDR: u32 = 0x01D1E;
pub const IO_VOICE_12_LEFT_RIGHT: u32 = 0x01D20;
pub const IO_VOICE_12_ADPCM_SAMPLE_RATE: u32 = 0x01D24;
pub const IO_VOICE_12_ADPCM_START_ADDR: u32 = 0x01D26;
pub const IO_VOICE_12_ADSR_ATT_DEC_SUS_REL: u32 = 0x01D28;
pub const IO_VOICE_12_ADSR_CURR_VOLUME: u32 = 0x01D2C;
pub const IO_VOICE_12_ADPCM_REPEAT_ADDR: u32 = 0x01D2E;
pub const IO_VOICE_13_LEFT_RIGHT: u32 = 0x01D30;
pub const IO_VOICE_13_ADPCM_SAMPLE_RATE: u32 = 0x01D34;
pub const IO_VOICE_13_ADPCM_START_ADDR: u32 = 0x01D36;
pub const IO_VOICE_13_ADSR_ATT_DEC_SUS_REL: u32 = 0x01D38;
pub const IO_VOICE_13_ADSR_CURR_VOLUME: u32 = 0x01D3C;
pub const IO_VOICE_13_ADPCM_REPEAT_ADDR: u32 = 0x01D3E;
pub const IO_VOICE_14_LEFT_RIGHT: u32 = 0x01D40;
pub const IO_VOICE_14_ADPCM_SAMPLE_RATE: u32 = 0x01D44;
pub const IO_VOICE_14_ADPCM_START_ADDR: u32 = 0x01D46;
pub const IO_VOICE_14_ADSR_ATT_DEC_SUS_REL: u32 = 0x01D48;
pub const IO_VOICE_14_ADSR_CURR_VOLUME: u32 = 0x01D4C;
pub const IO_VOICE_14_ADPCM_REPEAT_ADDR: u32 = 0x01D4E;
pub const IO_VOICE_15_LEFT_RIGHT: u32 = 0x01D50;
pub const IO_VOICE_15_ADPCM_SAMPLE_RATE: u32 = 0x01D54;
pub const IO_VOICE_15_ADPCM_START_ADDR: u32 = 0x01D56;
pub const IO_VOICE_15_ADSR_ATT_DEC_SUS_REL: u32 = 0x01D58;
pub const IO_VOICE_15_ADSR_CURR_VOLUME: u32 = 0x01D5C;
pub const IO_VOICE_15_ADPCM_REPEAT_ADDR: u32 = 0x01D5E;
pub const IO_VOICE_16_LEFT_RIGHT: u32 = 0x01D60;
pub const IO_VOICE_16_ADPCM_SAMPLE_RATE: u32 = 0x01D64;
pub const IO_VOICE_16_ADPCM_START_ADDR: u32 = 0x01D66;
pub const IO_VOICE_16_ADSR_ATT_DEC_SUS_REL: u32 = 0x01D68;
pub const IO_VOICE_16_ADSR_CURR_VOLUME: u32 = 0x01D6C;
pub const IO_VOICE_16_ADPCM_REPEAT_ADDR: u32 = 0x01D6E;
pub const IO_VOICE_17_LEFT_RIGHT: u32 = 0x01D70;
pub const IO_VOICE_17_ADPCM_SAMPLE_RATE: u32 = 0x01D74;
pub const IO_VOICE_17_ADPCM_START_ADDR: u32 = 0x01D76;
pub const IO_VOICE_17_ADSR_ATT_DEC_SUS_REL: u32 = 0x01D78;
pub const IO_VOICE_17_ADSR_CURR_VOLUME: u32 = 0x01D7C;
pub const IO_VOICE_17_ADPCM_REPEAT_ADDR: u32 = 0x01D7E;
pub const IO_SPU_MAIN_VOL_L: u32 = 0x01D80;
pub const IO_SPU_MAIN_VOL_R: u32 = 0x01D82;
pub const IO_SPU_REVERB_OUT_L: u32 = 0x01D84;
pub const IO_SPU_REVERB_OUT_R: u32 = 0x01D86;
pub const IO_SPU_VOICE_KEY_ON: u32 = 0x01D88;
pub const IO_SPU_VOICE_KEY_OFF: u32 = 0x01D8C;
pub const IO_SPU_VOICE_CHN_FM_MODE: u32 = 0x01D90;
pub const IO_SPU_VOICE_CHN_NOISE_MODE: u32 = 0x01D94;
pub const IO_SPU_VOICE_CHN_REVERB_MODE: u32 = 0x01D98;
pub const IO_SPU_VOICE_CHN_ON_OFF_STATUS: u32 = 0x01D9C;
pub const IO_SPU_UNKN_1DA0: u32 = 0x01DA0;
pub const IO_SOUND_RAM_REVERB_WORK_ADDR: u32 = 0x01DA2;
pub const IO_SOUND_RAM_IRQ_ADDR: u32 = 0x01DA4;
pub const IO_SOUND_RAM_DATA_TRANSFER_ADDR: u32 = 0x01DA6;
pub const IO_SOUND_RAM_DATA_TRANSFER_FIFO: u32 = 0x01DA8;
pub const IO_SPU_CTRL_REG_CPUCNT: u32 = 0x01DAA;
pub const IO_SOUND_RAM_DATA_TRANSTER_CTRL: u32 = 0x01DAC;
pub const IO_SPU_STATUS_REG_SPUSTAT: u32 = 0x01DAE;
pub const IO_CD_VOL_L: u32 = 0x01DB0;
pub const IO_CD_VOL_R: u32 = 0x01DB2;
pub const IO_EXT_VOL_L: u32 = 0x01DB4;
pub const IO_EXT_VOL_R: u32 = 0x01DB6;
pub const IO_CURR_MAIN_VOL_L: u32 = 0x01DB8;
pub const IO_CURR_MAIN_VOL_R: u32 = 0x01DBA;
pub const IO_SPU_UNKN_1DBC: u32 = 0x01DBC;

pub struct ioport {}
