Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/kuba/isp/lab4/test_source_isim_beh.exe -prj /home/kuba/isp/lab4/test_source_beh.prj work.test_source 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/kuba/isp/lab4/source.vhd" into library work
Parsing VHDL file "/home/kuba/isp/lab4/test_source.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95068 KB
Fuse CPU Usage: 840 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity source [source_default]
Compiling architecture behavior of entity test_source
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /home/kuba/isp/lab4/test_source_isim_beh.exe
Fuse Memory Usage: 1185168 KB
Fuse CPU Usage: 860 ms
GCC CPU Usage: 110 ms
