-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity gzipcMulticoreStreaming_zlibTreegenScheduler_8_14_1_Pipeline_VITIS_LOOP_580_4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    lz77Tree_6_dout : IN STD_LOGIC_VECTOR (14 downto 0);
    lz77Tree_6_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    lz77Tree_6_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    lz77Tree_6_empty_n : IN STD_LOGIC;
    lz77Tree_6_read : OUT STD_LOGIC;
    lz77Tree_5_dout : IN STD_LOGIC_VECTOR (14 downto 0);
    lz77Tree_5_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    lz77Tree_5_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    lz77Tree_5_empty_n : IN STD_LOGIC;
    lz77Tree_5_read : OUT STD_LOGIC;
    lz77Tree_4_dout : IN STD_LOGIC_VECTOR (14 downto 0);
    lz77Tree_4_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    lz77Tree_4_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    lz77Tree_4_empty_n : IN STD_LOGIC;
    lz77Tree_4_read : OUT STD_LOGIC;
    lz77Tree_3_dout : IN STD_LOGIC_VECTOR (14 downto 0);
    lz77Tree_3_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    lz77Tree_3_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    lz77Tree_3_empty_n : IN STD_LOGIC;
    lz77Tree_3_read : OUT STD_LOGIC;
    lz77Tree_2_dout : IN STD_LOGIC_VECTOR (14 downto 0);
    lz77Tree_2_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    lz77Tree_2_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    lz77Tree_2_empty_n : IN STD_LOGIC;
    lz77Tree_2_read : OUT STD_LOGIC;
    lz77Tree_1_dout : IN STD_LOGIC_VECTOR (14 downto 0);
    lz77Tree_1_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    lz77Tree_1_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    lz77Tree_1_empty_n : IN STD_LOGIC;
    lz77Tree_1_read : OUT STD_LOGIC;
    lz77Tree_0_dout : IN STD_LOGIC_VECTOR (14 downto 0);
    lz77Tree_0_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    lz77Tree_0_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    lz77Tree_0_empty_n : IN STD_LOGIC;
    lz77Tree_0_read : OUT STD_LOGIC;
    lz77Tree_7_dout : IN STD_LOGIC_VECTOR (14 downto 0);
    lz77Tree_7_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    lz77Tree_7_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    lz77Tree_7_empty_n : IN STD_LOGIC;
    lz77Tree_7_read : OUT STD_LOGIC;
    lz77SerialTree1_din : OUT STD_LOGIC_VECTOR (14 downto 0);
    lz77SerialTree1_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
    lz77SerialTree1_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
    lz77SerialTree1_full_n : IN STD_LOGIC;
    lz77SerialTree1_write : OUT STD_LOGIC;
    read_flag_2 : IN STD_LOGIC_VECTOR (0 downto 0);
    inVal_strobe_V_3 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_0_0_0_0_0141_lcssa146 : IN STD_LOGIC_VECTOR (13 downto 0);
    j : IN STD_LOGIC_VECTOR (2 downto 0);
    inVal_strobe_V_4_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    inVal_strobe_V_4_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0_0_0141149_out : OUT STD_LOGIC_VECTOR (13 downto 0);
    p_0_0_0_0_0141149_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of gzipcMulticoreStreaming_zlibTreegenScheduler_8_14_1_Pipeline_VITIS_LOOP_580_4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv9_13C : STD_LOGIC_VECTOR (8 downto 0) := "100111100";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln580_reg_555 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_flag_reg_215 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op46_read_state2 : BOOLEAN;
    signal ap_predicate_op52_read_state2 : BOOLEAN;
    signal ap_predicate_op58_read_state2 : BOOLEAN;
    signal ap_predicate_op64_read_state2 : BOOLEAN;
    signal ap_predicate_op70_read_state2 : BOOLEAN;
    signal ap_predicate_op76_read_state2 : BOOLEAN;
    signal ap_predicate_op82_read_state2 : BOOLEAN;
    signal ap_predicate_op88_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal icmp_ln580_reg_555_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln580_fu_266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal lz77SerialTree1_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal lz77Tree_0_blk_n : STD_LOGIC;
    signal lz77Tree_1_blk_n : STD_LOGIC;
    signal lz77Tree_2_blk_n : STD_LOGIC;
    signal lz77Tree_3_blk_n : STD_LOGIC;
    signal lz77Tree_4_blk_n : STD_LOGIC;
    signal lz77Tree_5_blk_n : STD_LOGIC;
    signal lz77Tree_6_blk_n : STD_LOGIC;
    signal lz77Tree_7_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_loop_init : STD_LOGIC;
    signal ap_phi_mux_tmp_555_in_phi_fu_230_p16 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_9_fu_449_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_555_in_reg_227 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_s_fu_424_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_4_fu_399_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_fu_374_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_10_fu_349_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_12_fu_324_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_14_fu_299_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_8_fu_474_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal k_fu_110 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_2_fu_272_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_k_1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_0_0_0_0_0141149_fu_114 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln581_fu_483_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal inVal_strobe_V_fu_118 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal trunc_ln145_7_fu_283_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_13_fu_287_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln145_135_cast_fu_295_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln145_6_fu_308_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_11_fu_312_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln145_133_cast_fu_320_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln145_5_fu_333_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_7_fu_337_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln145_131_cast_fu_345_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln145_4_fu_358_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_5_fu_362_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln145_129_cast_fu_370_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln145_3_fu_383_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_3_fu_387_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln145_127_cast_fu_395_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln145_2_fu_408_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_2_fu_412_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln145_125_cast_fu_420_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln145_1_fu_433_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_1_fu_437_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln145_123_cast_fu_445_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln145_fu_458_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_fu_462_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln145_121_cast_fu_470_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_485 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component gzipcMulticoreStreaming_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component gzipcMulticoreStreaming_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    inVal_strobe_V_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    inVal_strobe_V_fu_118 <= inVal_strobe_V_3;
                elsif (((read_flag_reg_215 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    inVal_strobe_V_fu_118 <= ap_phi_mux_tmp_555_in_phi_fu_230_p16(16 downto 16);
                end if;
            end if; 
        end if;
    end process;

    k_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln580_fu_266_p2 = ap_const_lv1_0))) then 
                    k_fu_110 <= k_2_fu_272_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    k_fu_110 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0_0_0141149_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_0_0_0_0141149_fu_114 <= p_0_0_0_0_0141_lcssa146;
                elsif (((read_flag_reg_215 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    p_0_0_0_0_0141149_fu_114 <= trunc_ln581_fu_483_p1;
                end if;
            end if; 
        end if;
    end process;

    read_flag_reg_215_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                if ((ap_const_boolean_1 = ap_condition_485)) then 
                    read_flag_reg_215 <= ap_const_lv1_1;
                elsif (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    read_flag_reg_215 <= read_flag_2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                icmp_ln580_reg_555 <= icmp_ln580_fu_266_p2;
                icmp_ln580_reg_555_pp0_iter1_reg <= icmp_ln580_reg_555;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, lz77Tree_6_empty_n, ap_predicate_op46_read_state2, lz77Tree_5_empty_n, ap_predicate_op52_read_state2, lz77Tree_4_empty_n, ap_predicate_op58_read_state2, lz77Tree_3_empty_n, ap_predicate_op64_read_state2, lz77Tree_2_empty_n, ap_predicate_op70_read_state2, lz77Tree_1_empty_n, ap_predicate_op76_read_state2, lz77Tree_0_empty_n, ap_predicate_op82_read_state2, lz77Tree_7_empty_n, ap_predicate_op88_read_state2, lz77SerialTree1_full_n, icmp_ln580_reg_555_pp0_iter1_reg)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln580_reg_555_pp0_iter1_reg = ap_const_lv1_0) and (lz77SerialTree1_full_n = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op64_read_state2 = ap_const_boolean_1) and (lz77Tree_3_empty_n = ap_const_logic_0)) or ((ap_predicate_op58_read_state2 = ap_const_boolean_1) and (lz77Tree_4_empty_n = ap_const_logic_0)) or ((ap_predicate_op52_read_state2 = ap_const_boolean_1) and (lz77Tree_5_empty_n = ap_const_logic_0)) or ((ap_predicate_op46_read_state2 = ap_const_boolean_1) and (lz77Tree_6_empty_n = ap_const_logic_0)) or ((ap_predicate_op88_read_state2 = ap_const_boolean_1) and (lz77Tree_7_empty_n = ap_const_logic_0)) or ((ap_predicate_op82_read_state2 = ap_const_boolean_1) and (lz77Tree_0_empty_n = ap_const_logic_0)) or ((ap_predicate_op76_read_state2 = ap_const_boolean_1) and (lz77Tree_1_empty_n = ap_const_logic_0)) or ((ap_predicate_op70_read_state2 = ap_const_boolean_1) and (lz77Tree_2_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, lz77Tree_6_empty_n, ap_predicate_op46_read_state2, lz77Tree_5_empty_n, ap_predicate_op52_read_state2, lz77Tree_4_empty_n, ap_predicate_op58_read_state2, lz77Tree_3_empty_n, ap_predicate_op64_read_state2, lz77Tree_2_empty_n, ap_predicate_op70_read_state2, lz77Tree_1_empty_n, ap_predicate_op76_read_state2, lz77Tree_0_empty_n, ap_predicate_op82_read_state2, lz77Tree_7_empty_n, ap_predicate_op88_read_state2, lz77SerialTree1_full_n, icmp_ln580_reg_555_pp0_iter1_reg)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln580_reg_555_pp0_iter1_reg = ap_const_lv1_0) and (lz77SerialTree1_full_n = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op64_read_state2 = ap_const_boolean_1) and (lz77Tree_3_empty_n = ap_const_logic_0)) or ((ap_predicate_op58_read_state2 = ap_const_boolean_1) and (lz77Tree_4_empty_n = ap_const_logic_0)) or ((ap_predicate_op52_read_state2 = ap_const_boolean_1) and (lz77Tree_5_empty_n = ap_const_logic_0)) or ((ap_predicate_op46_read_state2 = ap_const_boolean_1) and (lz77Tree_6_empty_n = ap_const_logic_0)) or ((ap_predicate_op88_read_state2 = ap_const_boolean_1) and (lz77Tree_7_empty_n = ap_const_logic_0)) or ((ap_predicate_op82_read_state2 = ap_const_boolean_1) and (lz77Tree_0_empty_n = ap_const_logic_0)) or ((ap_predicate_op76_read_state2 = ap_const_boolean_1) and (lz77Tree_1_empty_n = ap_const_logic_0)) or ((ap_predicate_op70_read_state2 = ap_const_boolean_1) and (lz77Tree_2_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, lz77Tree_6_empty_n, ap_predicate_op46_read_state2, lz77Tree_5_empty_n, ap_predicate_op52_read_state2, lz77Tree_4_empty_n, ap_predicate_op58_read_state2, lz77Tree_3_empty_n, ap_predicate_op64_read_state2, lz77Tree_2_empty_n, ap_predicate_op70_read_state2, lz77Tree_1_empty_n, ap_predicate_op76_read_state2, lz77Tree_0_empty_n, ap_predicate_op82_read_state2, lz77Tree_7_empty_n, ap_predicate_op88_read_state2, lz77SerialTree1_full_n, icmp_ln580_reg_555_pp0_iter1_reg)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln580_reg_555_pp0_iter1_reg = ap_const_lv1_0) and (lz77SerialTree1_full_n = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op64_read_state2 = ap_const_boolean_1) and (lz77Tree_3_empty_n = ap_const_logic_0)) or ((ap_predicate_op58_read_state2 = ap_const_boolean_1) and (lz77Tree_4_empty_n = ap_const_logic_0)) or ((ap_predicate_op52_read_state2 = ap_const_boolean_1) and (lz77Tree_5_empty_n = ap_const_logic_0)) or ((ap_predicate_op46_read_state2 = ap_const_boolean_1) and (lz77Tree_6_empty_n = ap_const_logic_0)) or ((ap_predicate_op88_read_state2 = ap_const_boolean_1) and (lz77Tree_7_empty_n = ap_const_logic_0)) or ((ap_predicate_op82_read_state2 = ap_const_boolean_1) and (lz77Tree_0_empty_n = ap_const_logic_0)) or ((ap_predicate_op76_read_state2 = ap_const_boolean_1) and (lz77Tree_1_empty_n = ap_const_logic_0)) or ((ap_predicate_op70_read_state2 = ap_const_boolean_1) and (lz77Tree_2_empty_n = ap_const_logic_0)))));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage0_iter1_assign_proc : process(lz77Tree_6_empty_n, ap_predicate_op46_read_state2, lz77Tree_5_empty_n, ap_predicate_op52_read_state2, lz77Tree_4_empty_n, ap_predicate_op58_read_state2, lz77Tree_3_empty_n, ap_predicate_op64_read_state2, lz77Tree_2_empty_n, ap_predicate_op70_read_state2, lz77Tree_1_empty_n, ap_predicate_op76_read_state2, lz77Tree_0_empty_n, ap_predicate_op82_read_state2, lz77Tree_7_empty_n, ap_predicate_op88_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((ap_predicate_op64_read_state2 = ap_const_boolean_1) and (lz77Tree_3_empty_n = ap_const_logic_0)) or ((ap_predicate_op58_read_state2 = ap_const_boolean_1) and (lz77Tree_4_empty_n = ap_const_logic_0)) or ((ap_predicate_op52_read_state2 = ap_const_boolean_1) and (lz77Tree_5_empty_n = ap_const_logic_0)) or ((ap_predicate_op46_read_state2 = ap_const_boolean_1) and (lz77Tree_6_empty_n = ap_const_logic_0)) or ((ap_predicate_op88_read_state2 = ap_const_boolean_1) and (lz77Tree_7_empty_n = ap_const_logic_0)) or ((ap_predicate_op82_read_state2 = ap_const_boolean_1) and (lz77Tree_0_empty_n = ap_const_logic_0)) or ((ap_predicate_op76_read_state2 = ap_const_boolean_1) and (lz77Tree_1_empty_n = ap_const_logic_0)) or ((ap_predicate_op70_read_state2 = ap_const_boolean_1) and (lz77Tree_2_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(lz77SerialTree1_full_n, icmp_ln580_reg_555_pp0_iter1_reg)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((icmp_ln580_reg_555_pp0_iter1_reg = ap_const_lv1_0) and (lz77SerialTree1_full_n = ap_const_logic_0));
    end process;


    ap_condition_485_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln580_reg_555, ap_block_pp0_stage0_11001)
    begin
                ap_condition_485 <= ((icmp_ln580_reg_555 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln580_fu_266_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln580_fu_266_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_tmp_555_in_phi_fu_230_p16_assign_proc : process(icmp_ln580_reg_555, read_flag_reg_215, j, tmp_9_fu_449_p3, ap_phi_reg_pp0_iter1_tmp_555_in_reg_227, tmp_s_fu_424_p3, tmp_4_fu_399_p3, tmp_6_fu_374_p3, tmp_10_fu_349_p3, tmp_12_fu_324_p3, tmp_14_fu_299_p3, tmp_8_fu_474_p3)
    begin
        if (((read_flag_reg_215 = ap_const_lv1_1) and (icmp_ln580_reg_555 = ap_const_lv1_0))) then
            if ((j = ap_const_lv3_7)) then 
                ap_phi_mux_tmp_555_in_phi_fu_230_p16 <= tmp_8_fu_474_p3;
            elsif ((j = ap_const_lv3_6)) then 
                ap_phi_mux_tmp_555_in_phi_fu_230_p16 <= tmp_14_fu_299_p3;
            elsif ((j = ap_const_lv3_5)) then 
                ap_phi_mux_tmp_555_in_phi_fu_230_p16 <= tmp_12_fu_324_p3;
            elsif ((j = ap_const_lv3_4)) then 
                ap_phi_mux_tmp_555_in_phi_fu_230_p16 <= tmp_10_fu_349_p3;
            elsif ((j = ap_const_lv3_3)) then 
                ap_phi_mux_tmp_555_in_phi_fu_230_p16 <= tmp_6_fu_374_p3;
            elsif ((j = ap_const_lv3_2)) then 
                ap_phi_mux_tmp_555_in_phi_fu_230_p16 <= tmp_4_fu_399_p3;
            elsif ((j = ap_const_lv3_1)) then 
                ap_phi_mux_tmp_555_in_phi_fu_230_p16 <= tmp_s_fu_424_p3;
            elsif ((j = ap_const_lv3_0)) then 
                ap_phi_mux_tmp_555_in_phi_fu_230_p16 <= tmp_9_fu_449_p3;
            else 
                ap_phi_mux_tmp_555_in_phi_fu_230_p16 <= ap_phi_reg_pp0_iter1_tmp_555_in_reg_227;
            end if;
        else 
            ap_phi_mux_tmp_555_in_phi_fu_230_p16 <= ap_phi_reg_pp0_iter1_tmp_555_in_reg_227;
        end if; 
    end process;

    ap_phi_reg_pp0_iter1_tmp_555_in_reg_227 <= "XXXXXXXXXXXXXXXXX";

    ap_predicate_op46_read_state2_assign_proc : process(icmp_ln580_reg_555, read_flag_reg_215, j)
    begin
                ap_predicate_op46_read_state2 <= ((j = ap_const_lv3_6) and (read_flag_reg_215 = ap_const_lv1_1) and (icmp_ln580_reg_555 = ap_const_lv1_0));
    end process;


    ap_predicate_op52_read_state2_assign_proc : process(icmp_ln580_reg_555, read_flag_reg_215, j)
    begin
                ap_predicate_op52_read_state2 <= ((j = ap_const_lv3_5) and (read_flag_reg_215 = ap_const_lv1_1) and (icmp_ln580_reg_555 = ap_const_lv1_0));
    end process;


    ap_predicate_op58_read_state2_assign_proc : process(icmp_ln580_reg_555, read_flag_reg_215, j)
    begin
                ap_predicate_op58_read_state2 <= ((j = ap_const_lv3_4) and (read_flag_reg_215 = ap_const_lv1_1) and (icmp_ln580_reg_555 = ap_const_lv1_0));
    end process;


    ap_predicate_op64_read_state2_assign_proc : process(icmp_ln580_reg_555, read_flag_reg_215, j)
    begin
                ap_predicate_op64_read_state2 <= ((j = ap_const_lv3_3) and (read_flag_reg_215 = ap_const_lv1_1) and (icmp_ln580_reg_555 = ap_const_lv1_0));
    end process;


    ap_predicate_op70_read_state2_assign_proc : process(icmp_ln580_reg_555, read_flag_reg_215, j)
    begin
                ap_predicate_op70_read_state2 <= ((j = ap_const_lv3_2) and (read_flag_reg_215 = ap_const_lv1_1) and (icmp_ln580_reg_555 = ap_const_lv1_0));
    end process;


    ap_predicate_op76_read_state2_assign_proc : process(icmp_ln580_reg_555, read_flag_reg_215, j)
    begin
                ap_predicate_op76_read_state2 <= ((j = ap_const_lv3_1) and (read_flag_reg_215 = ap_const_lv1_1) and (icmp_ln580_reg_555 = ap_const_lv1_0));
    end process;


    ap_predicate_op82_read_state2_assign_proc : process(icmp_ln580_reg_555, read_flag_reg_215, j)
    begin
                ap_predicate_op82_read_state2 <= ((j = ap_const_lv3_0) and (read_flag_reg_215 = ap_const_lv1_1) and (icmp_ln580_reg_555 = ap_const_lv1_0));
    end process;


    ap_predicate_op88_read_state2_assign_proc : process(icmp_ln580_reg_555, read_flag_reg_215, j)
    begin
                ap_predicate_op88_read_state2 <= ((j = ap_const_lv3_7) and (read_flag_reg_215 = ap_const_lv1_1) and (icmp_ln580_reg_555 = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_k_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, k_fu_110)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_k_1 <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_k_1 <= k_fu_110;
        end if; 
    end process;

    icmp_ln580_fu_266_p2 <= "1" when (ap_sig_allocacmp_k_1 = ap_const_lv9_13C) else "0";
    inVal_strobe_V_4_out <= inVal_strobe_V_fu_118;

    inVal_strobe_V_4_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln580_reg_555, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln580_reg_555 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inVal_strobe_V_4_out_ap_vld <= ap_const_logic_1;
        else 
            inVal_strobe_V_4_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    k_2_fu_272_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_k_1) + unsigned(ap_const_lv9_1));

    lz77SerialTree1_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, lz77SerialTree1_full_n, icmp_ln580_reg_555_pp0_iter1_reg, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln580_reg_555_pp0_iter1_reg = ap_const_lv1_0))) then 
            lz77SerialTree1_blk_n <= lz77SerialTree1_full_n;
        else 
            lz77SerialTree1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    lz77SerialTree1_din <= (inVal_strobe_V_fu_118 & p_0_0_0_0_0141149_fu_114);

    lz77SerialTree1_write_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln580_reg_555_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln580_reg_555_pp0_iter1_reg = ap_const_lv1_0))) then 
            lz77SerialTree1_write <= ap_const_logic_1;
        else 
            lz77SerialTree1_write <= ap_const_logic_0;
        end if; 
    end process;


    lz77Tree_0_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, lz77Tree_0_empty_n, ap_predicate_op82_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op82_read_state2 = ap_const_boolean_1))) then 
            lz77Tree_0_blk_n <= lz77Tree_0_empty_n;
        else 
            lz77Tree_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    lz77Tree_0_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op82_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op82_read_state2 = ap_const_boolean_1))) then 
            lz77Tree_0_read <= ap_const_logic_1;
        else 
            lz77Tree_0_read <= ap_const_logic_0;
        end if; 
    end process;


    lz77Tree_1_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, lz77Tree_1_empty_n, ap_predicate_op76_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op76_read_state2 = ap_const_boolean_1))) then 
            lz77Tree_1_blk_n <= lz77Tree_1_empty_n;
        else 
            lz77Tree_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    lz77Tree_1_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op76_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op76_read_state2 = ap_const_boolean_1))) then 
            lz77Tree_1_read <= ap_const_logic_1;
        else 
            lz77Tree_1_read <= ap_const_logic_0;
        end if; 
    end process;


    lz77Tree_2_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, lz77Tree_2_empty_n, ap_predicate_op70_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op70_read_state2 = ap_const_boolean_1))) then 
            lz77Tree_2_blk_n <= lz77Tree_2_empty_n;
        else 
            lz77Tree_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    lz77Tree_2_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op70_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op70_read_state2 = ap_const_boolean_1))) then 
            lz77Tree_2_read <= ap_const_logic_1;
        else 
            lz77Tree_2_read <= ap_const_logic_0;
        end if; 
    end process;


    lz77Tree_3_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, lz77Tree_3_empty_n, ap_predicate_op64_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op64_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            lz77Tree_3_blk_n <= lz77Tree_3_empty_n;
        else 
            lz77Tree_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    lz77Tree_3_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op64_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op64_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            lz77Tree_3_read <= ap_const_logic_1;
        else 
            lz77Tree_3_read <= ap_const_logic_0;
        end if; 
    end process;


    lz77Tree_4_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, lz77Tree_4_empty_n, ap_predicate_op58_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op58_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            lz77Tree_4_blk_n <= lz77Tree_4_empty_n;
        else 
            lz77Tree_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    lz77Tree_4_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op58_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op58_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            lz77Tree_4_read <= ap_const_logic_1;
        else 
            lz77Tree_4_read <= ap_const_logic_0;
        end if; 
    end process;


    lz77Tree_5_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, lz77Tree_5_empty_n, ap_predicate_op52_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op52_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            lz77Tree_5_blk_n <= lz77Tree_5_empty_n;
        else 
            lz77Tree_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    lz77Tree_5_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op52_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op52_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            lz77Tree_5_read <= ap_const_logic_1;
        else 
            lz77Tree_5_read <= ap_const_logic_0;
        end if; 
    end process;


    lz77Tree_6_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, lz77Tree_6_empty_n, ap_predicate_op46_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op46_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            lz77Tree_6_blk_n <= lz77Tree_6_empty_n;
        else 
            lz77Tree_6_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    lz77Tree_6_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op46_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op46_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            lz77Tree_6_read <= ap_const_logic_1;
        else 
            lz77Tree_6_read <= ap_const_logic_0;
        end if; 
    end process;


    lz77Tree_7_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, lz77Tree_7_empty_n, ap_predicate_op88_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op88_read_state2 = ap_const_boolean_1))) then 
            lz77Tree_7_blk_n <= lz77Tree_7_empty_n;
        else 
            lz77Tree_7_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    lz77Tree_7_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op88_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op88_read_state2 = ap_const_boolean_1))) then 
            lz77Tree_7_read <= ap_const_logic_1;
        else 
            lz77Tree_7_read <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0_0_0141149_out <= p_0_0_0_0_0141149_fu_114;

    p_0_0_0_0_0141149_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln580_reg_555, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln580_reg_555 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_0_0_0_0_0141149_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0_0_0141149_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_10_fu_349_p3 <= (tmp_7_fu_337_p3 & trunc_ln145_131_cast_fu_345_p1);
    tmp_11_fu_312_p3 <= lz77Tree_5_dout(14 downto 14);
    tmp_12_fu_324_p3 <= (tmp_11_fu_312_p3 & trunc_ln145_133_cast_fu_320_p1);
    tmp_13_fu_287_p3 <= lz77Tree_6_dout(14 downto 14);
    tmp_14_fu_299_p3 <= (tmp_13_fu_287_p3 & trunc_ln145_135_cast_fu_295_p1);
    tmp_1_fu_437_p3 <= lz77Tree_0_dout(14 downto 14);
    tmp_2_fu_412_p3 <= lz77Tree_1_dout(14 downto 14);
    tmp_3_fu_387_p3 <= lz77Tree_2_dout(14 downto 14);
    tmp_4_fu_399_p3 <= (tmp_3_fu_387_p3 & trunc_ln145_127_cast_fu_395_p1);
    tmp_5_fu_362_p3 <= lz77Tree_3_dout(14 downto 14);
    tmp_6_fu_374_p3 <= (tmp_5_fu_362_p3 & trunc_ln145_129_cast_fu_370_p1);
    tmp_7_fu_337_p3 <= lz77Tree_4_dout(14 downto 14);
    tmp_8_fu_474_p3 <= (tmp_fu_462_p3 & trunc_ln145_121_cast_fu_470_p1);
    tmp_9_fu_449_p3 <= (tmp_1_fu_437_p3 & trunc_ln145_123_cast_fu_445_p1);
    tmp_fu_462_p3 <= lz77Tree_7_dout(14 downto 14);
    tmp_s_fu_424_p3 <= (tmp_2_fu_412_p3 & trunc_ln145_125_cast_fu_420_p1);
    trunc_ln145_121_cast_fu_470_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln145_fu_458_p1),16));
    trunc_ln145_123_cast_fu_445_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln145_1_fu_433_p1),16));
    trunc_ln145_125_cast_fu_420_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln145_2_fu_408_p1),16));
    trunc_ln145_127_cast_fu_395_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln145_3_fu_383_p1),16));
    trunc_ln145_129_cast_fu_370_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln145_4_fu_358_p1),16));
    trunc_ln145_131_cast_fu_345_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln145_5_fu_333_p1),16));
    trunc_ln145_133_cast_fu_320_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln145_6_fu_308_p1),16));
    trunc_ln145_135_cast_fu_295_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln145_7_fu_283_p1),16));
    trunc_ln145_1_fu_433_p1 <= lz77Tree_0_dout(14 - 1 downto 0);
    trunc_ln145_2_fu_408_p1 <= lz77Tree_1_dout(14 - 1 downto 0);
    trunc_ln145_3_fu_383_p1 <= lz77Tree_2_dout(14 - 1 downto 0);
    trunc_ln145_4_fu_358_p1 <= lz77Tree_3_dout(14 - 1 downto 0);
    trunc_ln145_5_fu_333_p1 <= lz77Tree_4_dout(14 - 1 downto 0);
    trunc_ln145_6_fu_308_p1 <= lz77Tree_5_dout(14 - 1 downto 0);
    trunc_ln145_7_fu_283_p1 <= lz77Tree_6_dout(14 - 1 downto 0);
    trunc_ln145_fu_458_p1 <= lz77Tree_7_dout(14 - 1 downto 0);
    trunc_ln581_fu_483_p1 <= ap_phi_mux_tmp_555_in_phi_fu_230_p16(14 - 1 downto 0);
end behav;
