 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : khu_sensor_pad
Version: L-2016.03-SP5-5
Date   : Sat Nov 14 04:43:01 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: V105WTP1250   Library: std150e_wst_105_p125
Wire Load Model Mode: enclosed

  Startpoint: UART_RXD (input port clocked by clk)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  input external delay                                    0.35      13.10 f
  UART_RXD (in)                                           0.00      13.10 f
  pad29/Y (phic)                                          1.31      14.41 f
  khu_sensor_top/UART_RXD (khu_sensor_top)                0.00      14.41 f
  khu_sensor_top/uart_controller/i_UART_RXD (uart_controller)
                                                          0.00      14.41 f
  khu_sensor_top/uart_controller/uart_rx/i_Rx_Serial (uart_rx)
                                                          0.00      14.41 f
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/D (fd3qd1_hd)
                                                          0.00      14.41 f
  data arrival time                                                 14.41

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -1.68      23.07
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)
                                                          0.00      23.07 r
  library setup time                                     -0.04      23.03
  data required time                                                23.03
  --------------------------------------------------------------------------
  data required time                                                23.03
  data arrival time                                                -14.41
  --------------------------------------------------------------------------
  slack (MET)                                                        8.62


  Startpoint: UART_RXD (input port clocked by clk)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  input external delay                                    0.35      13.10 r
  UART_RXD (in)                                           0.00      13.10 r
  pad29/Y (phic)                                          1.23      14.33 r
  khu_sensor_top/UART_RXD (khu_sensor_top)                0.00      14.33 r
  khu_sensor_top/uart_controller/i_UART_RXD (uart_controller)
                                                          0.00      14.33 r
  khu_sensor_top/uart_controller/uart_rx/i_Rx_Serial (uart_rx)
                                                          0.00      14.33 r
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/D (fd3qd1_hd)
                                                          0.00      14.33 r
  data arrival time                                                 14.33

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -1.68      23.07
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)
                                                          0.00      23.07 r
  library setup time                                     -0.07      23.00
  data required time                                                23.00
  --------------------------------------------------------------------------
  data required time                                                23.00
  data arrival time                                                -14.33
  --------------------------------------------------------------------------
  slack (MET)                                                        8.67


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 f
  ADS1292_DRDY (in)                                       0.00       1.10 f
  pad20/Y (phic)                                          1.32       2.42 f
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.42 f
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.42 f
  khu_sensor_top/ads1292_controller/U269/Y (ivd1_hd)      0.13       2.55 r
  khu_sensor_top/ads1292_controller/U268/Y (nd2d1_hd)     0.10       2.65 f
  khu_sensor_top/ads1292_controller/U239/Y (oa22d1_hd)
                                                          0.14       2.79 r
  khu_sensor_top/ads1292_controller/U238/Y (nr4d1_hd)     0.15       2.94 f
  khu_sensor_top/ads1292_controller/U237/Y (oa211d1_hd)
                                                          0.11       3.06 r
  khu_sensor_top/ads1292_controller/r_pstate_reg[2]/D (fd2qd1_hd)
                                                          0.00       3.06 r
  data arrival time                                                  3.06

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_controller/r_pstate_reg[2]/CK (fd2qd1_hd)
                                                          0.00      11.91 r
  library setup time                                     -0.07      11.84
  data required time                                                11.84
  --------------------------------------------------------------------------
  data required time                                                11.84
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        8.78


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 r
  ADS1292_DRDY (in)                                       0.00       1.10 r
  pad20/Y (phic)                                          1.24       2.34 r
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.34 r
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.34 r
  khu_sensor_top/ads1292_controller/U269/Y (ivd1_hd)      0.09       2.43 f
  khu_sensor_top/ads1292_controller/U268/Y (nd2d1_hd)     0.11       2.55 r
  khu_sensor_top/ads1292_controller/U239/Y (oa22d1_hd)
                                                          0.11       2.66 f
  khu_sensor_top/ads1292_controller/U238/Y (nr4d1_hd)     0.25       2.91 r
  khu_sensor_top/ads1292_controller/U237/Y (oa211d1_hd)
                                                          0.15       3.06 f
  khu_sensor_top/ads1292_controller/r_pstate_reg[2]/D (fd2qd1_hd)
                                                          0.00       3.06 f
  data arrival time                                                  3.06

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_controller/r_pstate_reg[2]/CK (fd2qd1_hd)
                                                          0.00      11.91 r
  library setup time                                     -0.03      11.88
  data required time                                                11.88
  --------------------------------------------------------------------------
  data required time                                                11.88
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        8.82


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 f
  ADS1292_DRDY (in)                                       0.00       1.10 f
  pad20/Y (phic)                                          1.32       2.42 f
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.42 f
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.42 f
  khu_sensor_top/ads1292_controller/U269/Y (ivd1_hd)      0.13       2.55 r
  khu_sensor_top/ads1292_controller/U268/Y (nd2d1_hd)     0.10       2.65 f
  khu_sensor_top/ads1292_controller/U252/Y (oa211d1_hd)
                                                          0.16       2.81 r
  khu_sensor_top/ads1292_controller/r_pstate_reg[1]/D (fd2qd1_hd)
                                                          0.00       2.81 r
  data arrival time                                                  2.81

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_controller/r_pstate_reg[1]/CK (fd2qd1_hd)
                                                          0.00      11.91 r
  library setup time                                     -0.07      11.84
  data required time                                                11.84
  --------------------------------------------------------------------------
  data required time                                                11.84
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                        9.03


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 f
  ADS1292_DRDY (in)                                       0.00       1.10 f
  pad20/Y (phic)                                          1.32       2.42 f
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.42 f
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.42 f
  khu_sensor_top/ads1292_controller/U347/Y (ao211d1_hd)
                                                          0.22       2.63 r
  khu_sensor_top/ads1292_controller/U270/Y (oa211d1_hd)
                                                          0.13       2.76 f
  khu_sensor_top/ads1292_controller/r_pstate_reg[0]/D (fd2qd1_hd)
                                                          0.00       2.76 f
  data arrival time                                                  2.76

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_controller/r_pstate_reg[0]/CK (fd2qd1_hd)
                                                          0.00      11.91 r
  library setup time                                     -0.03      11.88
  data required time                                                11.88
  --------------------------------------------------------------------------
  data required time                                                11.88
  data arrival time                                                 -2.76
  --------------------------------------------------------------------------
  slack (MET)                                                        9.12


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 f
  ADS1292_DRDY (in)                                       0.00       1.10 f
  pad20/Y (phic)                                          1.32       2.42 f
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.42 f
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.42 f
  khu_sensor_top/ads1292_controller/U396/Y (ao21d1_hd)
                                                          0.20       2.61 r
  khu_sensor_top/ads1292_controller/U270/Y (oa211d1_hd)
                                                          0.14       2.76 f
  khu_sensor_top/ads1292_controller/r_pstate_reg[0]/D (fd2qd1_hd)
                                                          0.00       2.76 f
  data arrival time                                                  2.76

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_controller/r_pstate_reg[0]/CK (fd2qd1_hd)
                                                          0.00      11.91 r
  library setup time                                     -0.03      11.88
  data required time                                                11.88
  --------------------------------------------------------------------------
  data required time                                                11.88
  data arrival time                                                 -2.76
  --------------------------------------------------------------------------
  slack (MET)                                                        9.12


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 f
  ADS1292_DRDY (in)                                       0.00       1.10 f
  pad20/Y (phic)                                          1.32       2.42 f
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.42 f
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.42 f
  khu_sensor_top/ads1292_controller/U396/Y (ao21d1_hd)
                                                          0.20       2.61 r
  khu_sensor_top/ads1292_controller/U224/Y (oa211d1_hd)
                                                          0.13       2.74 f
  khu_sensor_top/ads1292_controller/r_pstate_reg[4]/D (fd2qd1_hd)
                                                          0.00       2.74 f
  data arrival time                                                  2.74

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_controller/r_pstate_reg[4]/CK (fd2qd1_hd)
                                                          0.00      11.91 r
  library setup time                                     -0.03      11.88
  data required time                                                11.88
  --------------------------------------------------------------------------
  data required time                                                11.88
  data arrival time                                                 -2.74
  --------------------------------------------------------------------------
  slack (MET)                                                        9.14


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 r
  ADS1292_DRDY (in)                                       0.00       1.10 r
  pad20/Y (phic)                                          1.24       2.34 r
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.34 r
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.34 r
  khu_sensor_top/ads1292_controller/U396/Y (ao21d1_hd)
                                                          0.13       2.47 f
  khu_sensor_top/ads1292_controller/U270/Y (oa211d1_hd)
                                                          0.18       2.65 r
  khu_sensor_top/ads1292_controller/r_pstate_reg[0]/D (fd2qd1_hd)
                                                          0.00       2.65 r
  data arrival time                                                  2.65

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_controller/r_pstate_reg[0]/CK (fd2qd1_hd)
                                                          0.00      11.91 r
  library setup time                                     -0.07      11.84
  data required time                                                11.84
  --------------------------------------------------------------------------
  data required time                                                11.84
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        9.19


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 r
  ADS1292_DRDY (in)                                       0.00       1.10 r
  pad20/Y (phic)                                          1.24       2.34 r
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.34 r
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.34 r
  khu_sensor_top/ads1292_controller/U396/Y (ao21d1_hd)
                                                          0.13       2.47 f
  khu_sensor_top/ads1292_controller/U224/Y (oa211d1_hd)
                                                          0.17       2.64 r
  khu_sensor_top/ads1292_controller/r_pstate_reg[4]/D (fd2qd1_hd)
                                                          0.00       2.64 r
  data arrival time                                                  2.64

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_controller/r_pstate_reg[4]/CK (fd2qd1_hd)
                                                          0.00      11.91 r
  library setup time                                     -0.07      11.84
  data required time                                                11.84
  --------------------------------------------------------------------------
  data required time                                                11.84
  data arrival time                                                 -2.64
  --------------------------------------------------------------------------
  slack (MET)                                                        9.20


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ADS1292_MOSI
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI_reg/Q (fd2qd1_hd)
                                                          0.83       1.58 r
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI (spi_master)
                                                          0.00       1.58 r
  khu_sensor_top/ads1292_controller/o_SPI_MOSI (ads1292_controller)
                                                          0.00       1.58 r
  khu_sensor_top/ADS1292_MOSI (khu_sensor_top)            0.00       1.58 r
  pad18/PAD (phob12)                                      2.58       4.16 r
  ADS1292_MOSI (out)                                      0.00       4.16 r
  data arrival time                                                  4.16

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  output external delay                                  -0.50      11.41
  data required time                                                11.41
  --------------------------------------------------------------------------
  data required time                                                11.41
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        7.25


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ADS1292_SCLK
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg/Q (fd2qd1_hd)
                                                          0.82       1.57 r
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk (spi_master)
                                                          0.00       1.57 r
  khu_sensor_top/ads1292_controller/o_SPI_CLK (ads1292_controller)
                                                          0.00       1.57 r
  khu_sensor_top/ADS1292_SCLK (khu_sensor_top)            0.00       1.57 r
  pad12/PAD (phob12)                                      2.57       4.13 r
  ADS1292_SCLK (out)                                      0.00       4.13 r
  data arrival time                                                  4.13

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  output external delay                                  -0.50      11.41
  data required time                                                11.41
  --------------------------------------------------------------------------
  data required time                                                11.41
  data arrival time                                                 -4.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.28


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ADS1292_MOSI
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI_reg/Q (fd2qd1_hd)
                                                          0.62       1.37 f
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI (spi_master)
                                                          0.00       1.37 f
  khu_sensor_top/ads1292_controller/o_SPI_MOSI (ads1292_controller)
                                                          0.00       1.37 f
  khu_sensor_top/ADS1292_MOSI (khu_sensor_top)            0.00       1.37 f
  pad18/PAD (phob12)                                      2.55       3.92 f
  ADS1292_MOSI (out)                                      0.00       3.92 f
  data arrival time                                                  3.92

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  output external delay                                  -0.50      11.41
  data required time                                                11.41
  --------------------------------------------------------------------------
  data required time                                                11.41
  data arrival time                                                 -3.92
  --------------------------------------------------------------------------
  slack (MET)                                                        7.49


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ADS1292_SCLK
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg/Q (fd2qd1_hd)
                                                          0.61       1.36 f
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk (spi_master)
                                                          0.00       1.36 f
  khu_sensor_top/ads1292_controller/o_SPI_CLK (ads1292_controller)
                                                          0.00       1.36 f
  khu_sensor_top/ADS1292_SCLK (khu_sensor_top)            0.00       1.36 f
  pad12/PAD (phob12)                                      2.54       3.90 f
  ADS1292_SCLK (out)                                      0.00       3.90 f
  data arrival time                                                  3.90

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  output external delay                                  -0.50      11.41
  data required time                                                11.41
  --------------------------------------------------------------------------
  data required time                                                11.41
  data arrival time                                                 -3.90
  --------------------------------------------------------------------------
  slack (MET)                                                        7.51


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/Q (fd2qd1_hd)
                                                          0.36       1.11 f
  khu_sensor_top/ads1292_filter/iir_notch/U34/Y (ivd1_hd)
                                                          0.17       1.29 r
  khu_sensor_top/ads1292_filter/iir_notch/U35/Y (nid2_hd)
                                                          0.56       1.85 r
  khu_sensor_top/ads1292_filter/iir_notch/U45/Y (ivd3_hd)
                                                          0.63       2.47 f
  khu_sensor_top/ads1292_filter/iir_notch/U30/Y (nr2d2_hd)
                                                          0.71       3.18 r
  khu_sensor_top/ads1292_filter/iir_notch/U27/Y (ad2d1_hd)
                                                          0.35       3.53 r
  khu_sensor_top/ads1292_filter/iir_notch/U33/Y (ivd2_hd)
                                                          0.31       3.83 f
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (scg16d1_hd)
                                                          0.21       4.04 r
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.13       4.17 f
  khu_sensor_top/ads1292_filter/iir_notch/U7/Y (oa21d1_hd)
                                                          0.19       4.36 r
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg6d1_hd)
                                                          0.28       4.64 r
  khu_sensor_top/ads1292_filter/iir_notch/U28/Y (clknd2d2_hd)
                                                          0.56       5.20 f
  khu_sensor_top/ads1292_filter/iir_notch/U552/Y (ivd1_hd)
                                                          0.65       5.85 r
  khu_sensor_top/ads1292_filter/iir_notch/U586/Y (ao21d1_hd)
                                                          0.19       6.05 f
  khu_sensor_top/ads1292_filter/iir_notch/U584/Y (oa22d1_hd)
                                                          0.14       6.18 r
  khu_sensor_top/ads1292_filter/iir_notch/U583/Y (scg6d1_hd)
                                                          0.21       6.39 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       6.39 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.00       6.39 r
  data arrival time                                                  6.39

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      11.91 r
  clock gating setup time                                -0.05      11.86
  data required time                                                11.86
  --------------------------------------------------------------------------
  data required time                                                11.86
  data arrival time                                                 -6.39
  --------------------------------------------------------------------------
  slack (MET)                                                        5.46


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/Q (fd2qd1_hd)
                                                          0.46       1.21 r
  khu_sensor_top/ads1292_filter/iir_notch/U34/Y (ivd1_hd)
                                                          0.12       1.33 f
  khu_sensor_top/ads1292_filter/iir_notch/U35/Y (nid2_hd)
                                                          0.41       1.74 f
  khu_sensor_top/ads1292_filter/iir_notch/U45/Y (ivd3_hd)
                                                          0.71       2.46 r
  khu_sensor_top/ads1292_filter/iir_notch/U30/Y (nr2d2_hd)
                                                          0.59       3.04 f
  khu_sensor_top/ads1292_filter/iir_notch/U27/Y (ad2d1_hd)
                                                          0.36       3.41 f
  khu_sensor_top/ads1292_filter/iir_notch/U33/Y (ivd2_hd)
                                                          0.44       3.85 r
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (scg16d1_hd)
                                                          0.20       4.04 f
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.20       4.24 r
  khu_sensor_top/ads1292_filter/iir_notch/U7/Y (oa21d1_hd)
                                                          0.19       4.43 f
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg6d1_hd)
                                                          0.37       4.79 f
  khu_sensor_top/ads1292_filter/iir_notch/U28/Y (clknd2d2_hd)
                                                          0.42       5.21 r
  khu_sensor_top/ads1292_filter/iir_notch/U552/Y (ivd1_hd)
                                                          0.47       5.68 f
  khu_sensor_top/ads1292_filter/iir_notch/U586/Y (ao21d1_hd)
                                                          0.22       5.89 r
  khu_sensor_top/ads1292_filter/iir_notch/U584/Y (oa22d1_hd)
                                                          0.12       6.01 f
  khu_sensor_top/ads1292_filter/iir_notch/U583/Y (scg6d1_hd)
                                                          0.29       6.30 f
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       6.30 f
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.00       6.30 f
  data arrival time                                                  6.30

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      11.91 r
  clock gating setup time                                -0.01      11.90
  data required time                                                11.90
  --------------------------------------------------------------------------
  data required time                                                11.90
  data arrival time                                                 -6.30
  --------------------------------------------------------------------------
  slack (MET)                                                        5.59


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[1]/Q (fd2qd1_hd)
                                                          0.55       1.30 f
  khu_sensor_top/ads1292_filter/iir_notch/U1077/Y (ivd1_hd)
                                                          0.19       1.50 r
  khu_sensor_top/ads1292_filter/iir_notch/U54/Y (nd2d1_hd)
                                                          0.10       1.60 f
  khu_sensor_top/ads1292_filter/iir_notch/U37/Y (ivd2_hd)
                                                          0.69       2.29 r
  khu_sensor_top/ads1292_filter/iir_notch/U9/Y (nid1_hd)
                                                          0.74       3.03 r
  khu_sensor_top/ads1292_filter/iir_notch/U40/Y (ivd6_hd)
                                                          0.60       3.63 f
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (scg16d1_hd)
                                                          0.19       3.82 r
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.13       3.95 f
  khu_sensor_top/ads1292_filter/iir_notch/U7/Y (oa21d1_hd)
                                                          0.19       4.13 r
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg6d1_hd)
                                                          0.28       4.42 r
  khu_sensor_top/ads1292_filter/iir_notch/U28/Y (clknd2d2_hd)
                                                          0.56       4.98 f
  khu_sensor_top/ads1292_filter/iir_notch/U552/Y (ivd1_hd)
                                                          0.65       5.63 r
  khu_sensor_top/ads1292_filter/iir_notch/U586/Y (ao21d1_hd)
                                                          0.19       5.82 f
  khu_sensor_top/ads1292_filter/iir_notch/U584/Y (oa22d1_hd)
                                                          0.14       5.96 r
  khu_sensor_top/ads1292_filter/iir_notch/U583/Y (scg6d1_hd)
                                                          0.21       6.17 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       6.17 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.00       6.17 r
  data arrival time                                                  6.17

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      11.91 r
  clock gating setup time                                -0.05      11.86
  data required time                                                11.86
  --------------------------------------------------------------------------
  data required time                                                11.86
  data arrival time                                                 -6.17
  --------------------------------------------------------------------------
  slack (MET)                                                        5.69


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[0]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[0]/Q (fd2qd1_hd)
                                                          0.70       1.45 r
  khu_sensor_top/ads1292_filter/iir_notch/U54/Y (nd2d1_hd)
                                                          0.14       1.59 f
  khu_sensor_top/ads1292_filter/iir_notch/U37/Y (ivd2_hd)
                                                          0.69       2.29 r
  khu_sensor_top/ads1292_filter/iir_notch/U9/Y (nid1_hd)
                                                          0.74       3.02 r
  khu_sensor_top/ads1292_filter/iir_notch/U40/Y (ivd6_hd)
                                                          0.60       3.62 f
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (scg16d1_hd)
                                                          0.19       3.81 r
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.13       3.94 f
  khu_sensor_top/ads1292_filter/iir_notch/U7/Y (oa21d1_hd)
                                                          0.19       4.13 r
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg6d1_hd)
                                                          0.28       4.41 r
  khu_sensor_top/ads1292_filter/iir_notch/U28/Y (clknd2d2_hd)
                                                          0.56       4.97 f
  khu_sensor_top/ads1292_filter/iir_notch/U552/Y (ivd1_hd)
                                                          0.65       5.62 r
  khu_sensor_top/ads1292_filter/iir_notch/U586/Y (ao21d1_hd)
                                                          0.19       5.82 f
  khu_sensor_top/ads1292_filter/iir_notch/U584/Y (oa22d1_hd)
                                                          0.14       5.95 r
  khu_sensor_top/ads1292_filter/iir_notch/U583/Y (scg6d1_hd)
                                                          0.21       6.16 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       6.16 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.00       6.16 r
  data arrival time                                                  6.16

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      11.91 r
  clock gating setup time                                -0.05      11.86
  data required time                                                11.86
  --------------------------------------------------------------------------
  data required time                                                11.86
  data arrival time                                                 -6.16
  --------------------------------------------------------------------------
  slack (MET)                                                        5.69


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[2]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[2]/Q (fd2qd1_hd)
                                                          0.64       1.39 r
  khu_sensor_top/ads1292_filter/iir_notch/U1068/Y (ivd1_hd)
                                                          0.12       1.51 f
  khu_sensor_top/ads1292_filter/iir_notch/U6/Y (ivd2_hd)
                                                          0.61       2.12 r
  khu_sensor_top/ads1292_filter/iir_notch/U49/Y (ivd2_hd)
                                                          0.59       2.71 f
  khu_sensor_top/ads1292_filter/iir_notch/U27/Y (ad2d1_hd)
                                                          0.39       3.11 f
  khu_sensor_top/ads1292_filter/iir_notch/U33/Y (ivd2_hd)
                                                          0.44       3.55 r
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (scg16d1_hd)
                                                          0.20       3.74 f
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.20       3.94 r
  khu_sensor_top/ads1292_filter/iir_notch/U7/Y (oa21d1_hd)
                                                          0.19       4.13 f
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg6d1_hd)
                                                          0.37       4.49 f
  khu_sensor_top/ads1292_filter/iir_notch/U28/Y (clknd2d2_hd)
                                                          0.42       4.91 r
  khu_sensor_top/ads1292_filter/iir_notch/U552/Y (ivd1_hd)
                                                          0.47       5.38 f
  khu_sensor_top/ads1292_filter/iir_notch/U586/Y (ao21d1_hd)
                                                          0.22       5.59 r
  khu_sensor_top/ads1292_filter/iir_notch/U584/Y (oa22d1_hd)
                                                          0.12       5.71 f
  khu_sensor_top/ads1292_filter/iir_notch/U583/Y (scg6d1_hd)
                                                          0.29       6.00 f
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       6.00 f
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.00       6.00 f
  data arrival time                                                  6.00

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      11.91 r
  clock gating setup time                                -0.01      11.90
  data required time                                                11.90
  --------------------------------------------------------------------------
  data required time                                                11.90
  data arrival time                                                 -6.00
  --------------------------------------------------------------------------
  slack (MET)                                                        5.89


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[1]/Q (fd2qd1_hd)
                                                          0.72       1.47 r
  khu_sensor_top/ads1292_filter/iir_notch/U1077/Y (ivd1_hd)
                                                          0.19       1.66 f
  khu_sensor_top/ads1292_filter/iir_notch/U54/Y (nd2d1_hd)
                                                          0.13       1.79 r
  khu_sensor_top/ads1292_filter/iir_notch/U37/Y (ivd2_hd)
                                                          0.44       2.23 f
  khu_sensor_top/ads1292_filter/iir_notch/U9/Y (nid1_hd)
                                                          0.57       2.80 f
  khu_sensor_top/ads1292_filter/iir_notch/U40/Y (ivd6_hd)
                                                          0.62       3.42 r
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (scg16d1_hd)
                                                          0.20       3.62 f
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.20       3.82 r
  khu_sensor_top/ads1292_filter/iir_notch/U7/Y (oa21d1_hd)
                                                          0.19       4.00 f
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg6d1_hd)
                                                          0.37       4.37 f
  khu_sensor_top/ads1292_filter/iir_notch/U28/Y (clknd2d2_hd)
                                                          0.42       4.79 r
  khu_sensor_top/ads1292_filter/iir_notch/U552/Y (ivd1_hd)
                                                          0.47       5.25 f
  khu_sensor_top/ads1292_filter/iir_notch/U586/Y (ao21d1_hd)
                                                          0.22       5.47 r
  khu_sensor_top/ads1292_filter/iir_notch/U584/Y (oa22d1_hd)
                                                          0.12       5.59 f
  khu_sensor_top/ads1292_filter/iir_notch/U583/Y (scg6d1_hd)
                                                          0.29       5.88 f
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       5.88 f
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.00       5.88 f
  data arrival time                                                  5.88

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      11.91 r
  clock gating setup time                                -0.01      11.90
  data required time                                                11.90
  --------------------------------------------------------------------------
  data required time                                                11.90
  data arrival time                                                 -5.88
  --------------------------------------------------------------------------
  slack (MET)                                                        6.02


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/Q (fd2qd1_hd)
                                                          0.36       1.11 f
  khu_sensor_top/ads1292_filter/iir_notch/U34/Y (ivd1_hd)
                                                          0.17       1.29 r
  khu_sensor_top/ads1292_filter/iir_notch/U35/Y (nid2_hd)
                                                          0.56       1.85 r
  khu_sensor_top/ads1292_filter/iir_notch/U45/Y (ivd3_hd)
                                                          0.63       2.47 f
  khu_sensor_top/ads1292_filter/iir_notch/U30/Y (nr2d2_hd)
                                                          0.71       3.18 r
  khu_sensor_top/ads1292_filter/iir_notch/U27/Y (ad2d1_hd)
                                                          0.35       3.53 r
  khu_sensor_top/ads1292_filter/iir_notch/U33/Y (ivd2_hd)
                                                          0.31       3.83 f
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (scg16d1_hd)
                                                          0.21       4.04 r
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.13       4.17 f
  khu_sensor_top/ads1292_filter/iir_notch/U7/Y (oa21d1_hd)
                                                          0.19       4.36 r
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg6d1_hd)
                                                          0.28       4.64 r
  khu_sensor_top/ads1292_filter/iir_notch/U28/Y (clknd2d2_hd)
                                                          0.56       5.20 f
  khu_sensor_top/ads1292_filter/iir_notch/U584/Y (oa22d1_hd)
                                                          0.32       5.53 r
  khu_sensor_top/ads1292_filter/iir_notch/U583/Y (scg6d1_hd)
                                                          0.21       5.74 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       5.74 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.00       5.74 r
  data arrival time                                                  5.74

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      11.91 r
  clock gating setup time                                -0.05      11.86
  data required time                                                11.86
  --------------------------------------------------------------------------
  data required time                                                11.86
  data arrival time                                                 -5.74
  --------------------------------------------------------------------------
  slack (MET)                                                        6.12


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/Q (fd2qd1_hd)
                                                          0.46       1.21 r
  khu_sensor_top/ads1292_filter/iir_notch/U34/Y (ivd1_hd)
                                                          0.12       1.33 f
  khu_sensor_top/ads1292_filter/iir_notch/U35/Y (nid2_hd)
                                                          0.41       1.74 f
  khu_sensor_top/ads1292_filter/iir_notch/U45/Y (ivd3_hd)
                                                          0.71       2.46 r
  khu_sensor_top/ads1292_filter/iir_notch/U30/Y (nr2d2_hd)
                                                          0.59       3.04 f
  khu_sensor_top/ads1292_filter/iir_notch/U27/Y (ad2d1_hd)
                                                          0.36       3.41 f
  khu_sensor_top/ads1292_filter/iir_notch/U33/Y (ivd2_hd)
                                                          0.44       3.85 r
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (scg16d1_hd)
                                                          0.20       4.04 f
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.20       4.24 r
  khu_sensor_top/ads1292_filter/iir_notch/U7/Y (oa21d1_hd)
                                                          0.19       4.43 f
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg6d1_hd)
                                                          0.37       4.79 f
  khu_sensor_top/ads1292_filter/iir_notch/U28/Y (clknd2d2_hd)
                                                          0.42       5.21 r
  khu_sensor_top/ads1292_filter/iir_notch/U584/Y (oa22d1_hd)
                                                          0.20       5.41 f
  khu_sensor_top/ads1292_filter/iir_notch/U583/Y (scg6d1_hd)
                                                          0.29       5.70 f
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       5.70 f
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.00       5.70 f
  data arrival time                                                  5.70

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      11.91 r
  clock gating setup time                                -0.01      11.90
  data required time                                                11.90
  --------------------------------------------------------------------------
  data required time                                                11.90
  data arrival time                                                 -5.70
  --------------------------------------------------------------------------
  slack (MET)                                                        6.20


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/Q (fd2qd1_hd)
                                                          0.46       1.21 r
  khu_sensor_top/ads1292_filter/iir_notch/U34/Y (ivd1_hd)
                                                          0.12       1.33 f
  khu_sensor_top/ads1292_filter/iir_notch/U35/Y (nid2_hd)
                                                          0.41       1.74 f
  khu_sensor_top/ads1292_filter/iir_notch/U45/Y (ivd3_hd)
                                                          0.71       2.46 r
  khu_sensor_top/ads1292_filter/iir_notch/U30/Y (nr2d2_hd)
                                                          0.59       3.04 f
  khu_sensor_top/ads1292_filter/iir_notch/U27/Y (ad2d1_hd)
                                                          0.36       3.41 f
  khu_sensor_top/ads1292_filter/iir_notch/U33/Y (ivd2_hd)
                                                          0.44       3.85 r
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (scg16d1_hd)
                                                          0.20       4.04 f
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.20       4.24 r
  khu_sensor_top/ads1292_filter/iir_notch/U7/Y (oa21d1_hd)
                                                          0.19       4.43 f
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg6d1_hd)
                                                          0.37       4.79 f
  khu_sensor_top/ads1292_filter/iir_notch/U588/Y (ao21d1_hd)
                                                          0.14       4.93 r
  khu_sensor_top/ads1292_filter/iir_notch/U587/Y (nr4d1_hd)
                                                          0.11       5.04 f
  khu_sensor_top/ads1292_filter/iir_notch/U586/Y (ao21d1_hd)
                                                          0.17       5.21 r
  khu_sensor_top/ads1292_filter/iir_notch/U584/Y (oa22d1_hd)
                                                          0.12       5.33 f
  khu_sensor_top/ads1292_filter/iir_notch/U583/Y (scg6d1_hd)
                                                          0.29       5.62 f
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       5.62 f
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.00       5.62 f
  data arrival time                                                  5.62

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      11.91 r
  clock gating setup time                                -0.01      11.90
  data required time                                                11.90
  --------------------------------------------------------------------------
  data required time                                                11.90
  data arrival time                                                 -5.62
  --------------------------------------------------------------------------
  slack (MET)                                                        6.28


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[1]/Q (fd2qd1_hd)
                                                          0.55       1.30 f
  khu_sensor_top/ads1292_filter/iir_notch/U1077/Y (ivd1_hd)
                                                          0.19       1.50 r
  khu_sensor_top/ads1292_filter/iir_notch/U54/Y (nd2d1_hd)
                                                          0.10       1.60 f
  khu_sensor_top/ads1292_filter/iir_notch/U37/Y (ivd2_hd)
                                                          0.69       2.29 r
  khu_sensor_top/ads1292_filter/iir_notch/U9/Y (nid1_hd)
                                                          0.74       3.03 r
  khu_sensor_top/ads1292_filter/iir_notch/U40/Y (ivd6_hd)
                                                          0.60       3.63 f
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (scg16d1_hd)
                                                          0.19       3.82 r
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.13       3.95 f
  khu_sensor_top/ads1292_filter/iir_notch/U7/Y (oa21d1_hd)
                                                          0.19       4.13 r
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg6d1_hd)
                                                          0.28       4.42 r
  khu_sensor_top/ads1292_filter/iir_notch/U28/Y (clknd2d2_hd)
                                                          0.56       4.98 f
  khu_sensor_top/ads1292_filter/iir_notch/U584/Y (oa22d1_hd)
                                                          0.32       5.30 r
  khu_sensor_top/ads1292_filter/iir_notch/U583/Y (scg6d1_hd)
                                                          0.21       5.51 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       5.51 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.00       5.51 r
  data arrival time                                                  5.51

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      11.91 r
  clock gating setup time                                -0.05      11.86
  data required time                                                11.86
  --------------------------------------------------------------------------
  data required time                                                11.86
  data arrival time                                                 -5.51
  --------------------------------------------------------------------------
  slack (MET)                                                        6.34


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd1_hd)
                                                          0.00      12.75 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd1_hd)
                                                          0.52      13.27 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      13.27 r
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      13.27 r
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.10      13.38 f
  khu_sensor_top/sensor_core/U592/Y (ivd1_hd)             0.13      13.51 r
  khu_sensor_top/sensor_core/U81/Y (nd2d1_hd)             0.09      13.60 f
  khu_sensor_top/sensor_core/U80/Y (oa211d1_hd)           0.12      13.72 r
  khu_sensor_top/sensor_core/U78/Y (oa211d1_hd)           0.14      13.86 f
  khu_sensor_top/sensor_core/U77/Y (oa211d1_hd)           0.12      13.98 r
  khu_sensor_top/sensor_core/U76/Y (oa211d1_hd)           0.14      14.12 f
  khu_sensor_top/sensor_core/U75/Y (ivd1_hd)              0.08      14.20 r
  khu_sensor_top/sensor_core/U32/Y (mx2d1_hd)             0.17      14.37 r
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/D (fd2qd1_hd)
                                                          0.00      14.37 r
  data arrival time                                                 14.37

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -1.68      23.07
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/CK (fd2qd1_hd)
                                                          0.00      23.07 r
  library setup time                                     -0.04      23.03
  data required time                                                23.03
  --------------------------------------------------------------------------
  data required time                                                23.03
  data arrival time                                                -14.37
  --------------------------------------------------------------------------
  slack (MET)                                                        8.66


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/CK (fd1qd1_hd)
                                                          0.00      12.75 r
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/Q (fd1qd1_hd)
                                                          0.51      13.26 r
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack (i2c_master)
                                                          0.00      13.26 r
  khu_sensor_top/mpr121_controller/o_MPR121_FAIL (mpr121_controller)
                                                          0.00      13.26 r
  khu_sensor_top/sensor_core/i_MPR121_FAIL (sensor_core)
                                                          0.00      13.26 r
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.09      13.36 f
  khu_sensor_top/sensor_core/U592/Y (ivd1_hd)             0.13      13.49 r
  khu_sensor_top/sensor_core/U81/Y (nd2d1_hd)             0.09      13.58 f
  khu_sensor_top/sensor_core/U80/Y (oa211d1_hd)           0.12      13.70 r
  khu_sensor_top/sensor_core/U78/Y (oa211d1_hd)           0.14      13.84 f
  khu_sensor_top/sensor_core/U77/Y (oa211d1_hd)           0.12      13.96 r
  khu_sensor_top/sensor_core/U76/Y (oa211d1_hd)           0.14      14.10 f
  khu_sensor_top/sensor_core/U75/Y (ivd1_hd)              0.08      14.18 r
  khu_sensor_top/sensor_core/U32/Y (mx2d1_hd)             0.17      14.35 r
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/D (fd2qd1_hd)
                                                          0.00      14.35 r
  data arrival time                                                 14.35

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -1.68      23.07
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/CK (fd2qd1_hd)
                                                          0.00      23.07 r
  library setup time                                     -0.04      23.03
  data required time                                                23.03
  --------------------------------------------------------------------------
  data required time                                                23.03
  data arrival time                                                -14.35
  --------------------------------------------------------------------------
  slack (MET)                                                        8.68


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd1_hd)
                                                          0.00      12.75 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd1_hd)
                                                          0.42      13.17 f
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      13.17 f
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      13.17 f
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.14      13.31 r
  khu_sensor_top/sensor_core/U592/Y (ivd1_hd)             0.12      13.42 f
  khu_sensor_top/sensor_core/U81/Y (nd2d1_hd)             0.10      13.52 r
  khu_sensor_top/sensor_core/U80/Y (oa211d1_hd)           0.12      13.64 f
  khu_sensor_top/sensor_core/U78/Y (oa211d1_hd)           0.12      13.76 r
  khu_sensor_top/sensor_core/U77/Y (oa211d1_hd)           0.14      13.90 f
  khu_sensor_top/sensor_core/U76/Y (oa211d1_hd)           0.11      14.02 r
  khu_sensor_top/sensor_core/U75/Y (ivd1_hd)              0.08      14.09 f
  khu_sensor_top/sensor_core/U32/Y (mx2d1_hd)             0.22      14.32 f
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/D (fd2qd1_hd)
                                                          0.00      14.32 f
  data arrival time                                                 14.32

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -1.68      23.07
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/CK (fd2qd1_hd)
                                                          0.00      23.07 r
  library setup time                                     -0.02      23.05
  data required time                                                23.05
  --------------------------------------------------------------------------
  data required time                                                23.05
  data arrival time                                                -14.32
  --------------------------------------------------------------------------
  slack (MET)                                                        8.73


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd1_hd)
                                                          0.00      12.75 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd1_hd)
                                                          0.42      13.17 f
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      13.17 f
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      13.17 f
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.14      13.31 r
  khu_sensor_top/sensor_core/U592/Y (ivd1_hd)             0.12      13.42 f
  khu_sensor_top/sensor_core/U81/Y (nd2d1_hd)             0.10      13.52 r
  khu_sensor_top/sensor_core/U80/Y (oa211d1_hd)           0.12      13.64 f
  khu_sensor_top/sensor_core/U78/Y (oa211d1_hd)           0.12      13.76 r
  khu_sensor_top/sensor_core/U77/Y (oa211d1_hd)           0.14      13.90 f
  khu_sensor_top/sensor_core/U76/Y (oa211d1_hd)           0.11      14.02 r
  khu_sensor_top/sensor_core/U75/Y (ivd1_hd)              0.08      14.09 f
  khu_sensor_top/sensor_core/U32/Y (mx2d1_hd)             0.22      14.32 f
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/D (fd2qd1_hd)
                                                          0.00      14.32 f
  data arrival time                                                 14.32

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -1.68      23.07
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/CK (fd2qd1_hd)
                                                          0.00      23.07 r
  library setup time                                     -0.02      23.05
  data required time                                                23.05
  --------------------------------------------------------------------------
  data required time                                                23.05
  data arrival time                                                -14.32
  --------------------------------------------------------------------------
  slack (MET)                                                        8.73


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[2]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd1_hd)
                                                          0.00      12.75 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd1_hd)
                                                          0.42      13.17 f
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      13.17 f
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      13.17 f
  khu_sensor_top/sensor_core/U572/Y (nd2d1_hd)            0.13      13.30 r
  khu_sensor_top/sensor_core/U531/Y (oa211d1_hd)          0.11      13.41 f
  khu_sensor_top/sensor_core/U530/Y (scg20d1_hd)          0.15      13.57 r
  khu_sensor_top/sensor_core/U526/Y (nd3d1_hd)            0.14      13.71 f
  khu_sensor_top/sensor_core/U93/Y (scg18d1_hd)           0.32      14.03 f
  khu_sensor_top/sensor_core/U31/Y (mx2d1_hd)             0.25      14.28 r
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[2]/D (fd2qd1_hd)
                                                          0.00      14.28 r
  data arrival time                                                 14.28

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -1.68      23.07
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[2]/CK (fd2qd1_hd)
                                                          0.00      23.07 r
  library setup time                                     -0.04      23.03
  data required time                                                23.03
  --------------------------------------------------------------------------
  data required time                                                23.03
  data arrival time                                                -14.28
  --------------------------------------------------------------------------
  slack (MET)                                                        8.75


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[2]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd1_hd)
                                                          0.00      12.75 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd1_hd)
                                                          0.42      13.17 f
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      13.17 f
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      13.17 f
  khu_sensor_top/sensor_core/U572/Y (nd2d1_hd)            0.13      13.30 r
  khu_sensor_top/sensor_core/U531/Y (oa211d1_hd)          0.11      13.41 f
  khu_sensor_top/sensor_core/U530/Y (scg20d1_hd)          0.15      13.57 r
  khu_sensor_top/sensor_core/U526/Y (nd3d1_hd)            0.14      13.71 f
  khu_sensor_top/sensor_core/U93/Y (scg18d1_hd)           0.32      14.03 f
  khu_sensor_top/sensor_core/U31/Y (mx2d1_hd)             0.26      14.29 f
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[2]/D (fd2qd1_hd)
                                                          0.00      14.29 f
  data arrival time                                                 14.29

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -1.68      23.07
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[2]/CK (fd2qd1_hd)
                                                          0.00      23.07 r
  library setup time                                     -0.02      23.05
  data required time                                                23.05
  --------------------------------------------------------------------------
  data required time                                                23.05
  data arrival time                                                -14.29
  --------------------------------------------------------------------------
  slack (MET)                                                        8.75


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/CK (fd1qd1_hd)
                                                          0.00      12.75 r
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/Q (fd1qd1_hd)
                                                          0.40      13.15 f
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack (i2c_master)
                                                          0.00      13.15 f
  khu_sensor_top/mpr121_controller/o_MPR121_FAIL (mpr121_controller)
                                                          0.00      13.15 f
  khu_sensor_top/sensor_core/i_MPR121_FAIL (sensor_core)
                                                          0.00      13.15 f
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.12      13.28 r
  khu_sensor_top/sensor_core/U592/Y (ivd1_hd)             0.12      13.39 f
  khu_sensor_top/sensor_core/U81/Y (nd2d1_hd)             0.10      13.49 r
  khu_sensor_top/sensor_core/U80/Y (oa211d1_hd)           0.12      13.61 f
  khu_sensor_top/sensor_core/U78/Y (oa211d1_hd)           0.12      13.73 r
  khu_sensor_top/sensor_core/U77/Y (oa211d1_hd)           0.14      13.87 f
  khu_sensor_top/sensor_core/U76/Y (oa211d1_hd)           0.11      13.99 r
  khu_sensor_top/sensor_core/U75/Y (ivd1_hd)              0.08      14.06 f
  khu_sensor_top/sensor_core/U32/Y (mx2d1_hd)             0.22      14.29 f
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/D (fd2qd1_hd)
                                                          0.00      14.29 f
  data arrival time                                                 14.29

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -1.68      23.07
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/CK (fd2qd1_hd)
                                                          0.00      23.07 r
  library setup time                                     -0.02      23.05
  data required time                                                23.05
  --------------------------------------------------------------------------
  data required time                                                23.05
  data arrival time                                                -14.29
  --------------------------------------------------------------------------
  slack (MET)                                                        8.76


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/CK (fd1qd1_hd)
                                                          0.00      12.75 r
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/Q (fd1qd1_hd)
                                                          0.40      13.15 f
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack (i2c_master)
                                                          0.00      13.15 f
  khu_sensor_top/mpr121_controller/o_MPR121_FAIL (mpr121_controller)
                                                          0.00      13.15 f
  khu_sensor_top/sensor_core/i_MPR121_FAIL (sensor_core)
                                                          0.00      13.15 f
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.12      13.28 r
  khu_sensor_top/sensor_core/U592/Y (ivd1_hd)             0.12      13.39 f
  khu_sensor_top/sensor_core/U81/Y (nd2d1_hd)             0.10      13.49 r
  khu_sensor_top/sensor_core/U80/Y (oa211d1_hd)           0.12      13.61 f
  khu_sensor_top/sensor_core/U78/Y (oa211d1_hd)           0.12      13.73 r
  khu_sensor_top/sensor_core/U77/Y (oa211d1_hd)           0.14      13.87 f
  khu_sensor_top/sensor_core/U76/Y (oa211d1_hd)           0.11      13.99 r
  khu_sensor_top/sensor_core/U75/Y (ivd1_hd)              0.08      14.06 f
  khu_sensor_top/sensor_core/U32/Y (mx2d1_hd)             0.22      14.29 f
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/D (fd2qd1_hd)
                                                          0.00      14.29 f
  data arrival time                                                 14.29

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -1.68      23.07
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/CK (fd2qd1_hd)
                                                          0.00      23.07 r
  library setup time                                     -0.02      23.05
  data required time                                                23.05
  --------------------------------------------------------------------------
  data required time                                                23.05
  data arrival time                                                -14.29
  --------------------------------------------------------------------------
  slack (MET)                                                        8.76


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[2]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd1_hd)
                                                          0.00      12.75 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd1_hd)
                                                          0.42      13.17 f
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      13.17 f
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      13.17 f
  khu_sensor_top/sensor_core/U572/Y (nd2d1_hd)            0.13      13.30 r
  khu_sensor_top/sensor_core/U531/Y (oa211d1_hd)          0.11      13.41 f
  khu_sensor_top/sensor_core/U530/Y (scg20d1_hd)          0.15      13.57 r
  khu_sensor_top/sensor_core/U526/Y (nd3d1_hd)            0.14      13.71 f
  khu_sensor_top/sensor_core/U93/Y (scg18d1_hd)           0.32      14.03 f
  khu_sensor_top/sensor_core/U31/Y (mx2d1_hd)             0.25      14.28 f
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[2]/D (fd2qd1_hd)
                                                          0.00      14.28 f
  data arrival time                                                 14.28

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -1.68      23.07
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[2]/CK (fd2qd1_hd)
                                                          0.00      23.07 r
  library setup time                                     -0.02      23.05
  data required time                                                23.05
  --------------------------------------------------------------------------
  data required time                                                23.05
  data arrival time                                                -14.28
  --------------------------------------------------------------------------
  slack (MET)                                                        8.76


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[4]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd1_hd)
                                                          0.00      12.75 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd1_hd)
                                                          0.42      13.17 f
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      13.17 f
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      13.17 f
  khu_sensor_top/sensor_core/U572/Y (nd2d1_hd)            0.13      13.30 r
  khu_sensor_top/sensor_core/U531/Y (oa211d1_hd)          0.11      13.41 f
  khu_sensor_top/sensor_core/U530/Y (scg20d1_hd)          0.15      13.57 r
  khu_sensor_top/sensor_core/U516/Y (oa211d1_hd)          0.13      13.69 f
  khu_sensor_top/sensor_core/U515/Y (scg18d1_hd)          0.30      13.99 f
  khu_sensor_top/sensor_core/U514/Y (scg13d1_hd)          0.23      14.22 f
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[4]/D (fd3qd1_hd)
                                                          0.00      14.22 f
  data arrival time                                                 14.22

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -1.68      23.07
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[4]/CK (fd3qd1_hd)
                                                          0.00      23.07 r
  library setup time                                     -0.03      23.04
  data required time                                                23.04
  --------------------------------------------------------------------------
  data required time                                                23.04
  data arrival time                                                -14.22
  --------------------------------------------------------------------------
  slack (MET)                                                        8.82


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_BUSY_reg/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_7)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_BUSY_reg/CK (fd2qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[8]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[8]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[7]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[7]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[6]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[6]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[5]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[5]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[4]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[4]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[3]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[3]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[2]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[2]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[1]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[1]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[0]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[0]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
