C:/lscc/radiant/2024.2/questasim/win64/VisualizerRls/bin/viscom.exe -nolock -quiet -jmem_size 393216 work.seven_seg_display -quiet -auto_acc_if_foreign -work work -L iCE40UP -allow_unnamed -o _opt1 -id 1-00be43e56ed7-68b87ae2-181-4500 {+__design_bin_path+C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab1-fpga-7-seg-display/fpga/radiant_project/lab1_ll/Questa Simulation}