================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sat Jan 17 21:40:51 CET 2026
    * Version:         2025.1 (Build 6135595 on May 21 2025)
    * Project:         ImgSharpeningFilter
    * Solution:        hls (Vitis Kernel Flow Target)
    * Product family:  zynq
    * Target device:   xc7z007s-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  8 ns
    * C-Synthesis target clock:    8 ns
    * C-Synthesis uncertainty:     12%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              110
FF:               131
DSP:              0
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 8.000       |
| Post-Synthesis | 7.127       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+----------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name           | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+----------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst           | 110 | 131 |     |      |      |     |        |      |         |          |        |
|   (inst)       | 35  | 67  |     |      |      |     |        |      |         |          |        |
|   CTRL_s_axi_U | 75  | 64  |     |      |      |     |        |      |         |          |        |
+----------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.76%  | OK     |
| FD                                                        | 50%       | 0.45%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 270       | 13     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.44   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+---------------------------+-----------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN            | ENDPOINT PIN                | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                           |                             |              |            |                |          DELAY |        DELAY |
+-------+-------+---------------------------+-----------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 0.873 | add_ln49_reg_249_reg[1]/C | tmp_2_reg_254_reg[0]/R      |            8 |         11 |          6.519 |          2.765 |        3.754 |
| Path2 | 0.873 | add_ln49_reg_249_reg[1]/C | tmp_2_reg_254_reg[1]/R      |            8 |         11 |          6.519 |          2.765 |        3.754 |
| Path3 | 0.873 | add_ln49_reg_249_reg[1]/C | tmp_2_reg_254_reg[2]/R      |            8 |         11 |          6.519 |          2.765 |        3.754 |
| Path4 | 0.873 | add_ln49_reg_249_reg[1]/C | trunc_ln58_reg_259_reg[0]/R |            8 |         11 |          6.519 |          2.765 |        3.754 |
| Path5 | 0.873 | add_ln49_reg_249_reg[1]/C | trunc_ln58_reg_259_reg[1]/R |            8 |         11 |          6.519 |          2.765 |        3.754 |
+-------+-------+---------------------------+-----------------------------+--------------+------------+----------------+----------------+--------------+

    +--------------------------------+----------------------+
    | Path1 Cells                    | Primitive Type       |
    +--------------------------------+----------------------+
    | add_ln49_reg_249_reg[1]        | FLOP_LATCH.flop.FDRE |
    | trunc_ln58_reg_259[7]_i_17     | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[7]_i_13 | CARRY.others.CARRY4  |
    | trunc_ln58_reg_259[7]_i_14     | LUT.others.LUT3      |
    | trunc_ln58_reg_259[7]_i_5      | LUT.others.LUT5      |
    | trunc_ln58_reg_259[7]_i_9      | LUT.others.LUT6      |
    | trunc_ln58_reg_259_reg[7]_i_1  | CARRY.others.CARRY4  |
    | tmp_2_reg_254_reg[2]_i_2       | CARRY.others.CARRY4  |
    | tmp_2_reg_254[2]_i_1           | LUT.others.LUT2      |
    | tmp_2_reg_254_reg[0]           | FLOP_LATCH.flop.FDRE |
    | add_ln49_reg_249_reg[1]        | FLOP_LATCH.flop.FDRE |
    | trunc_ln58_reg_259[7]_i_17     | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[7]_i_13 | CARRY.others.CARRY4  |
    | trunc_ln58_reg_259[7]_i_14     | LUT.others.LUT3      |
    | trunc_ln58_reg_259[7]_i_5      | LUT.others.LUT5      |
    | trunc_ln58_reg_259[7]_i_9      | LUT.others.LUT6      |
    | trunc_ln58_reg_259_reg[7]_i_1  | CARRY.others.CARRY4  |
    | tmp_2_reg_254_reg[2]_i_2       | CARRY.others.CARRY4  |
    | tmp_2_reg_254[2]_i_1           | LUT.others.LUT2      |
    | tmp_2_reg_254_reg[1]           | FLOP_LATCH.flop.FDRE |
    | add_ln49_reg_249_reg[1]        | FLOP_LATCH.flop.FDRE |
    | trunc_ln58_reg_259[7]_i_17     | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[7]_i_13 | CARRY.others.CARRY4  |
    | trunc_ln58_reg_259[7]_i_14     | LUT.others.LUT3      |
    | trunc_ln58_reg_259[7]_i_5      | LUT.others.LUT5      |
    | trunc_ln58_reg_259[7]_i_9      | LUT.others.LUT6      |
    | trunc_ln58_reg_259_reg[7]_i_1  | CARRY.others.CARRY4  |
    | tmp_2_reg_254_reg[2]_i_2       | CARRY.others.CARRY4  |
    | tmp_2_reg_254[2]_i_1           | LUT.others.LUT2      |
    | tmp_2_reg_254_reg[2]           | FLOP_LATCH.flop.FDRE |
    | add_ln49_reg_249_reg[1]        | FLOP_LATCH.flop.FDRE |
    | trunc_ln58_reg_259[7]_i_17     | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[7]_i_13 | CARRY.others.CARRY4  |
    | trunc_ln58_reg_259[7]_i_14     | LUT.others.LUT3      |
    | trunc_ln58_reg_259[7]_i_5      | LUT.others.LUT5      |
    | trunc_ln58_reg_259[7]_i_9      | LUT.others.LUT6      |
    | trunc_ln58_reg_259_reg[7]_i_1  | CARRY.others.CARRY4  |
    | tmp_2_reg_254_reg[2]_i_2       | CARRY.others.CARRY4  |
    | tmp_2_reg_254[2]_i_1           | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[0]      | FLOP_LATCH.flop.FDRE |
    | add_ln49_reg_249_reg[1]        | FLOP_LATCH.flop.FDRE |
    | trunc_ln58_reg_259[7]_i_17     | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[7]_i_13 | CARRY.others.CARRY4  |
    | trunc_ln58_reg_259[7]_i_14     | LUT.others.LUT3      |
    | trunc_ln58_reg_259[7]_i_5      | LUT.others.LUT5      |
    | trunc_ln58_reg_259[7]_i_9      | LUT.others.LUT6      |
    | trunc_ln58_reg_259_reg[7]_i_1  | CARRY.others.CARRY4  |
    | tmp_2_reg_254_reg[2]_i_2       | CARRY.others.CARRY4  |
    | tmp_2_reg_254[2]_i_1           | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[1]      | FLOP_LATCH.flop.FDRE |
    +--------------------------------+----------------------+

    +--------------------------------+----------------------+
    | Path2 Cells                    | Primitive Type       |
    +--------------------------------+----------------------+
    | add_ln49_reg_249_reg[1]        | FLOP_LATCH.flop.FDRE |
    | trunc_ln58_reg_259[7]_i_17     | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[7]_i_13 | CARRY.others.CARRY4  |
    | trunc_ln58_reg_259[7]_i_14     | LUT.others.LUT3      |
    | trunc_ln58_reg_259[7]_i_5      | LUT.others.LUT5      |
    | trunc_ln58_reg_259[7]_i_9      | LUT.others.LUT6      |
    | trunc_ln58_reg_259_reg[7]_i_1  | CARRY.others.CARRY4  |
    | tmp_2_reg_254_reg[2]_i_2       | CARRY.others.CARRY4  |
    | tmp_2_reg_254[2]_i_1           | LUT.others.LUT2      |
    | tmp_2_reg_254_reg[0]           | FLOP_LATCH.flop.FDRE |
    | add_ln49_reg_249_reg[1]        | FLOP_LATCH.flop.FDRE |
    | trunc_ln58_reg_259[7]_i_17     | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[7]_i_13 | CARRY.others.CARRY4  |
    | trunc_ln58_reg_259[7]_i_14     | LUT.others.LUT3      |
    | trunc_ln58_reg_259[7]_i_5      | LUT.others.LUT5      |
    | trunc_ln58_reg_259[7]_i_9      | LUT.others.LUT6      |
    | trunc_ln58_reg_259_reg[7]_i_1  | CARRY.others.CARRY4  |
    | tmp_2_reg_254_reg[2]_i_2       | CARRY.others.CARRY4  |
    | tmp_2_reg_254[2]_i_1           | LUT.others.LUT2      |
    | tmp_2_reg_254_reg[1]           | FLOP_LATCH.flop.FDRE |
    | add_ln49_reg_249_reg[1]        | FLOP_LATCH.flop.FDRE |
    | trunc_ln58_reg_259[7]_i_17     | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[7]_i_13 | CARRY.others.CARRY4  |
    | trunc_ln58_reg_259[7]_i_14     | LUT.others.LUT3      |
    | trunc_ln58_reg_259[7]_i_5      | LUT.others.LUT5      |
    | trunc_ln58_reg_259[7]_i_9      | LUT.others.LUT6      |
    | trunc_ln58_reg_259_reg[7]_i_1  | CARRY.others.CARRY4  |
    | tmp_2_reg_254_reg[2]_i_2       | CARRY.others.CARRY4  |
    | tmp_2_reg_254[2]_i_1           | LUT.others.LUT2      |
    | tmp_2_reg_254_reg[2]           | FLOP_LATCH.flop.FDRE |
    | add_ln49_reg_249_reg[1]        | FLOP_LATCH.flop.FDRE |
    | trunc_ln58_reg_259[7]_i_17     | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[7]_i_13 | CARRY.others.CARRY4  |
    | trunc_ln58_reg_259[7]_i_14     | LUT.others.LUT3      |
    | trunc_ln58_reg_259[7]_i_5      | LUT.others.LUT5      |
    | trunc_ln58_reg_259[7]_i_9      | LUT.others.LUT6      |
    | trunc_ln58_reg_259_reg[7]_i_1  | CARRY.others.CARRY4  |
    | tmp_2_reg_254_reg[2]_i_2       | CARRY.others.CARRY4  |
    | tmp_2_reg_254[2]_i_1           | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[0]      | FLOP_LATCH.flop.FDRE |
    | add_ln49_reg_249_reg[1]        | FLOP_LATCH.flop.FDRE |
    | trunc_ln58_reg_259[7]_i_17     | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[7]_i_13 | CARRY.others.CARRY4  |
    | trunc_ln58_reg_259[7]_i_14     | LUT.others.LUT3      |
    | trunc_ln58_reg_259[7]_i_5      | LUT.others.LUT5      |
    | trunc_ln58_reg_259[7]_i_9      | LUT.others.LUT6      |
    | trunc_ln58_reg_259_reg[7]_i_1  | CARRY.others.CARRY4  |
    | tmp_2_reg_254_reg[2]_i_2       | CARRY.others.CARRY4  |
    | tmp_2_reg_254[2]_i_1           | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[1]      | FLOP_LATCH.flop.FDRE |
    +--------------------------------+----------------------+

    +--------------------------------+----------------------+
    | Path3 Cells                    | Primitive Type       |
    +--------------------------------+----------------------+
    | add_ln49_reg_249_reg[1]        | FLOP_LATCH.flop.FDRE |
    | trunc_ln58_reg_259[7]_i_17     | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[7]_i_13 | CARRY.others.CARRY4  |
    | trunc_ln58_reg_259[7]_i_14     | LUT.others.LUT3      |
    | trunc_ln58_reg_259[7]_i_5      | LUT.others.LUT5      |
    | trunc_ln58_reg_259[7]_i_9      | LUT.others.LUT6      |
    | trunc_ln58_reg_259_reg[7]_i_1  | CARRY.others.CARRY4  |
    | tmp_2_reg_254_reg[2]_i_2       | CARRY.others.CARRY4  |
    | tmp_2_reg_254[2]_i_1           | LUT.others.LUT2      |
    | tmp_2_reg_254_reg[0]           | FLOP_LATCH.flop.FDRE |
    | add_ln49_reg_249_reg[1]        | FLOP_LATCH.flop.FDRE |
    | trunc_ln58_reg_259[7]_i_17     | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[7]_i_13 | CARRY.others.CARRY4  |
    | trunc_ln58_reg_259[7]_i_14     | LUT.others.LUT3      |
    | trunc_ln58_reg_259[7]_i_5      | LUT.others.LUT5      |
    | trunc_ln58_reg_259[7]_i_9      | LUT.others.LUT6      |
    | trunc_ln58_reg_259_reg[7]_i_1  | CARRY.others.CARRY4  |
    | tmp_2_reg_254_reg[2]_i_2       | CARRY.others.CARRY4  |
    | tmp_2_reg_254[2]_i_1           | LUT.others.LUT2      |
    | tmp_2_reg_254_reg[1]           | FLOP_LATCH.flop.FDRE |
    | add_ln49_reg_249_reg[1]        | FLOP_LATCH.flop.FDRE |
    | trunc_ln58_reg_259[7]_i_17     | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[7]_i_13 | CARRY.others.CARRY4  |
    | trunc_ln58_reg_259[7]_i_14     | LUT.others.LUT3      |
    | trunc_ln58_reg_259[7]_i_5      | LUT.others.LUT5      |
    | trunc_ln58_reg_259[7]_i_9      | LUT.others.LUT6      |
    | trunc_ln58_reg_259_reg[7]_i_1  | CARRY.others.CARRY4  |
    | tmp_2_reg_254_reg[2]_i_2       | CARRY.others.CARRY4  |
    | tmp_2_reg_254[2]_i_1           | LUT.others.LUT2      |
    | tmp_2_reg_254_reg[2]           | FLOP_LATCH.flop.FDRE |
    | add_ln49_reg_249_reg[1]        | FLOP_LATCH.flop.FDRE |
    | trunc_ln58_reg_259[7]_i_17     | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[7]_i_13 | CARRY.others.CARRY4  |
    | trunc_ln58_reg_259[7]_i_14     | LUT.others.LUT3      |
    | trunc_ln58_reg_259[7]_i_5      | LUT.others.LUT5      |
    | trunc_ln58_reg_259[7]_i_9      | LUT.others.LUT6      |
    | trunc_ln58_reg_259_reg[7]_i_1  | CARRY.others.CARRY4  |
    | tmp_2_reg_254_reg[2]_i_2       | CARRY.others.CARRY4  |
    | tmp_2_reg_254[2]_i_1           | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[0]      | FLOP_LATCH.flop.FDRE |
    | add_ln49_reg_249_reg[1]        | FLOP_LATCH.flop.FDRE |
    | trunc_ln58_reg_259[7]_i_17     | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[7]_i_13 | CARRY.others.CARRY4  |
    | trunc_ln58_reg_259[7]_i_14     | LUT.others.LUT3      |
    | trunc_ln58_reg_259[7]_i_5      | LUT.others.LUT5      |
    | trunc_ln58_reg_259[7]_i_9      | LUT.others.LUT6      |
    | trunc_ln58_reg_259_reg[7]_i_1  | CARRY.others.CARRY4  |
    | tmp_2_reg_254_reg[2]_i_2       | CARRY.others.CARRY4  |
    | tmp_2_reg_254[2]_i_1           | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[1]      | FLOP_LATCH.flop.FDRE |
    +--------------------------------+----------------------+

    +--------------------------------+----------------------+
    | Path4 Cells                    | Primitive Type       |
    +--------------------------------+----------------------+
    | add_ln49_reg_249_reg[1]        | FLOP_LATCH.flop.FDRE |
    | trunc_ln58_reg_259[7]_i_17     | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[7]_i_13 | CARRY.others.CARRY4  |
    | trunc_ln58_reg_259[7]_i_14     | LUT.others.LUT3      |
    | trunc_ln58_reg_259[7]_i_5      | LUT.others.LUT5      |
    | trunc_ln58_reg_259[7]_i_9      | LUT.others.LUT6      |
    | trunc_ln58_reg_259_reg[7]_i_1  | CARRY.others.CARRY4  |
    | tmp_2_reg_254_reg[2]_i_2       | CARRY.others.CARRY4  |
    | tmp_2_reg_254[2]_i_1           | LUT.others.LUT2      |
    | tmp_2_reg_254_reg[0]           | FLOP_LATCH.flop.FDRE |
    | add_ln49_reg_249_reg[1]        | FLOP_LATCH.flop.FDRE |
    | trunc_ln58_reg_259[7]_i_17     | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[7]_i_13 | CARRY.others.CARRY4  |
    | trunc_ln58_reg_259[7]_i_14     | LUT.others.LUT3      |
    | trunc_ln58_reg_259[7]_i_5      | LUT.others.LUT5      |
    | trunc_ln58_reg_259[7]_i_9      | LUT.others.LUT6      |
    | trunc_ln58_reg_259_reg[7]_i_1  | CARRY.others.CARRY4  |
    | tmp_2_reg_254_reg[2]_i_2       | CARRY.others.CARRY4  |
    | tmp_2_reg_254[2]_i_1           | LUT.others.LUT2      |
    | tmp_2_reg_254_reg[1]           | FLOP_LATCH.flop.FDRE |
    | add_ln49_reg_249_reg[1]        | FLOP_LATCH.flop.FDRE |
    | trunc_ln58_reg_259[7]_i_17     | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[7]_i_13 | CARRY.others.CARRY4  |
    | trunc_ln58_reg_259[7]_i_14     | LUT.others.LUT3      |
    | trunc_ln58_reg_259[7]_i_5      | LUT.others.LUT5      |
    | trunc_ln58_reg_259[7]_i_9      | LUT.others.LUT6      |
    | trunc_ln58_reg_259_reg[7]_i_1  | CARRY.others.CARRY4  |
    | tmp_2_reg_254_reg[2]_i_2       | CARRY.others.CARRY4  |
    | tmp_2_reg_254[2]_i_1           | LUT.others.LUT2      |
    | tmp_2_reg_254_reg[2]           | FLOP_LATCH.flop.FDRE |
    | add_ln49_reg_249_reg[1]        | FLOP_LATCH.flop.FDRE |
    | trunc_ln58_reg_259[7]_i_17     | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[7]_i_13 | CARRY.others.CARRY4  |
    | trunc_ln58_reg_259[7]_i_14     | LUT.others.LUT3      |
    | trunc_ln58_reg_259[7]_i_5      | LUT.others.LUT5      |
    | trunc_ln58_reg_259[7]_i_9      | LUT.others.LUT6      |
    | trunc_ln58_reg_259_reg[7]_i_1  | CARRY.others.CARRY4  |
    | tmp_2_reg_254_reg[2]_i_2       | CARRY.others.CARRY4  |
    | tmp_2_reg_254[2]_i_1           | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[0]      | FLOP_LATCH.flop.FDRE |
    | add_ln49_reg_249_reg[1]        | FLOP_LATCH.flop.FDRE |
    | trunc_ln58_reg_259[7]_i_17     | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[7]_i_13 | CARRY.others.CARRY4  |
    | trunc_ln58_reg_259[7]_i_14     | LUT.others.LUT3      |
    | trunc_ln58_reg_259[7]_i_5      | LUT.others.LUT5      |
    | trunc_ln58_reg_259[7]_i_9      | LUT.others.LUT6      |
    | trunc_ln58_reg_259_reg[7]_i_1  | CARRY.others.CARRY4  |
    | tmp_2_reg_254_reg[2]_i_2       | CARRY.others.CARRY4  |
    | tmp_2_reg_254[2]_i_1           | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[1]      | FLOP_LATCH.flop.FDRE |
    +--------------------------------+----------------------+

    +--------------------------------+----------------------+
    | Path5 Cells                    | Primitive Type       |
    +--------------------------------+----------------------+
    | add_ln49_reg_249_reg[1]        | FLOP_LATCH.flop.FDRE |
    | trunc_ln58_reg_259[7]_i_17     | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[7]_i_13 | CARRY.others.CARRY4  |
    | trunc_ln58_reg_259[7]_i_14     | LUT.others.LUT3      |
    | trunc_ln58_reg_259[7]_i_5      | LUT.others.LUT5      |
    | trunc_ln58_reg_259[7]_i_9      | LUT.others.LUT6      |
    | trunc_ln58_reg_259_reg[7]_i_1  | CARRY.others.CARRY4  |
    | tmp_2_reg_254_reg[2]_i_2       | CARRY.others.CARRY4  |
    | tmp_2_reg_254[2]_i_1           | LUT.others.LUT2      |
    | tmp_2_reg_254_reg[0]           | FLOP_LATCH.flop.FDRE |
    | add_ln49_reg_249_reg[1]        | FLOP_LATCH.flop.FDRE |
    | trunc_ln58_reg_259[7]_i_17     | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[7]_i_13 | CARRY.others.CARRY4  |
    | trunc_ln58_reg_259[7]_i_14     | LUT.others.LUT3      |
    | trunc_ln58_reg_259[7]_i_5      | LUT.others.LUT5      |
    | trunc_ln58_reg_259[7]_i_9      | LUT.others.LUT6      |
    | trunc_ln58_reg_259_reg[7]_i_1  | CARRY.others.CARRY4  |
    | tmp_2_reg_254_reg[2]_i_2       | CARRY.others.CARRY4  |
    | tmp_2_reg_254[2]_i_1           | LUT.others.LUT2      |
    | tmp_2_reg_254_reg[1]           | FLOP_LATCH.flop.FDRE |
    | add_ln49_reg_249_reg[1]        | FLOP_LATCH.flop.FDRE |
    | trunc_ln58_reg_259[7]_i_17     | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[7]_i_13 | CARRY.others.CARRY4  |
    | trunc_ln58_reg_259[7]_i_14     | LUT.others.LUT3      |
    | trunc_ln58_reg_259[7]_i_5      | LUT.others.LUT5      |
    | trunc_ln58_reg_259[7]_i_9      | LUT.others.LUT6      |
    | trunc_ln58_reg_259_reg[7]_i_1  | CARRY.others.CARRY4  |
    | tmp_2_reg_254_reg[2]_i_2       | CARRY.others.CARRY4  |
    | tmp_2_reg_254[2]_i_1           | LUT.others.LUT2      |
    | tmp_2_reg_254_reg[2]           | FLOP_LATCH.flop.FDRE |
    | add_ln49_reg_249_reg[1]        | FLOP_LATCH.flop.FDRE |
    | trunc_ln58_reg_259[7]_i_17     | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[7]_i_13 | CARRY.others.CARRY4  |
    | trunc_ln58_reg_259[7]_i_14     | LUT.others.LUT3      |
    | trunc_ln58_reg_259[7]_i_5      | LUT.others.LUT5      |
    | trunc_ln58_reg_259[7]_i_9      | LUT.others.LUT6      |
    | trunc_ln58_reg_259_reg[7]_i_1  | CARRY.others.CARRY4  |
    | tmp_2_reg_254_reg[2]_i_2       | CARRY.others.CARRY4  |
    | tmp_2_reg_254[2]_i_1           | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[0]      | FLOP_LATCH.flop.FDRE |
    | add_ln49_reg_249_reg[1]        | FLOP_LATCH.flop.FDRE |
    | trunc_ln58_reg_259[7]_i_17     | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[7]_i_13 | CARRY.others.CARRY4  |
    | trunc_ln58_reg_259[7]_i_14     | LUT.others.LUT3      |
    | trunc_ln58_reg_259[7]_i_5      | LUT.others.LUT5      |
    | trunc_ln58_reg_259[7]_i_9      | LUT.others.LUT6      |
    | trunc_ln58_reg_259_reg[7]_i_1  | CARRY.others.CARRY4  |
    | tmp_2_reg_254_reg[2]_i_2       | CARRY.others.CARRY4  |
    | tmp_2_reg_254[2]_i_1           | LUT.others.LUT2      |
    | trunc_ln58_reg_259_reg[1]      | FLOP_LATCH.flop.FDRE |
    +--------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+----------------------------------------------------------------------------+
| Report Type              | Report Location                                                            |
+--------------------------+----------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/ImgSharpeningFilter_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/ImgSharpeningFilter_failfast_synth.rpt                 |
| power                    | impl/verilog/report/ImgSharpeningFilter_power_synth.rpt                    |
| timing                   | impl/verilog/report/ImgSharpeningFilter_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/ImgSharpeningFilter_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/ImgSharpeningFilter_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/ImgSharpeningFilter_utilization_hierarchical_synth.rpt |
+--------------------------+----------------------------------------------------------------------------+


