// Seed: 1649557710
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  assign module_2.id_16 = 0;
  input wire id_1;
  wire id_3;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    input supply1 id_2,
    output supply0 id_3
);
  supply1 id_5 = id_1 & ~$unsigned(4);
  ;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  logic id_6;
  ;
endmodule
module module_2 #(
    parameter id_16 = 32'd55,
    parameter id_3  = 32'd11,
    parameter id_6  = 32'd33
) (
    input tri id_0,
    output supply1 id_1,
    output tri0 id_2,
    input wire _id_3,
    input supply1 id_4,
    input tri0 id_5,
    input tri _id_6,
    input wand id_7,
    inout supply0 id_8,
    input wire id_9,
    input supply0 id_10,
    output logic id_11
);
  logic id_13, id_14 = id_7;
  always begin : LABEL_0
    begin : LABEL_1
      begin : LABEL_2
        id_11 <= -1;
        return 1'b0;
        $clog2(40);
        ;
      end
    end
  end
  logic id_15;
  wire [id_3 : id_6] _id_16, id_17[1 'b0 : -1  >>  id_16];
  parameter id_18 = 1;
  module_0 modCall_1 (
      id_14,
      id_17
  );
endmodule
