Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun Aug 23 11:46:08 2020
| Host         : hp running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file axis_dma_design_wrapper_timing_summary_routed.rpt -pb axis_dma_design_wrapper_timing_summary_routed.pb -rpx axis_dma_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : axis_dma_design_wrapper
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.163        0.000                      0                37738        0.020        0.000                      0                37738        2.917        0.000                       0                 14554  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                              ------------         ----------      --------------
axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
sys_clock                                                          {0.000 41.666}       83.333          12.000          
  clk_out1_axis_dma_design_clk_wiz_0_0                             {0.000 4.167}        8.333           120.000         
  clkfbout_axis_dma_design_clk_wiz_0_0                             {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.080        0.000                      0                  426        0.106        0.000                      0                  426       15.686        0.000                       0                   421  
axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        7.054        0.000                      0                  226        0.263        0.000                      0                  226       16.166        0.000                       0                   218  
sys_clock                                                                                                                                                                                                           16.667        0.000                       0                     1  
  clk_out1_axis_dma_design_clk_wiz_0_0                                   0.163        0.000                      0                36550        0.020        0.000                      0                36550        2.917        0.000                       0                 13911  
  clkfbout_axis_dma_design_clk_wiz_0_0                                                                                                                                                                              16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            ----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                     clk_out1_axis_dma_design_clk_wiz_0_0  clk_out1_axis_dma_design_clk_wiz_0_0        1.465        0.000                      0                  536        1.386        0.000                      0                  536  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.080ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 0.704ns (21.172%)  route 2.621ns (78.828%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.969ns = ( 19.635 - 16.667 ) 
    Source Clock Delay      (SCD):    3.321ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.608     1.608    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.704 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         1.617     3.321    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X4Y95          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.456     3.777 f  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          1.280     5.057    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X5Y97          LUT6 (Prop_lut6_I4_O)        0.124     5.181 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.725     5.906    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X3Y99          LUT5 (Prop_lut5_I0_O)        0.124     6.030 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.617     6.646    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X4Y97          FDRE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377    18.043    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.134 f  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         1.501    19.635    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y97          FDRE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.328    19.963    
                         clock uncertainty           -0.035    19.928    
    SLICE_X4Y97          FDRE (Setup_fdre_C_CE)      -0.202    19.726    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.726    
                         arrival time                          -6.646    
  -------------------------------------------------------------------
                         slack                                 13.080    

Slack (MET) :             13.104ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.512ns  (logic 0.707ns (20.131%)  route 2.805ns (79.869%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns = ( 36.297 - 33.333 ) 
    Source Clock Delay      (SCD):    3.322ns = ( 19.988 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.608    18.274    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.370 f  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         1.618    19.988    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y97          FDRE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.459    20.447 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.426    20.873    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y97          LUT6 (Prop_lut6_I0_O)        0.124    20.997 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           2.379    23.376    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X3Y63          LUT4 (Prop_lut4_I0_O)        0.124    23.500 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.500    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[6]
    SLICE_X3Y63          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377    34.710    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.801 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         1.496    36.297    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y63          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.314    36.611    
                         clock uncertainty           -0.035    36.576    
    SLICE_X3Y63          FDCE (Setup_fdce_C_D)        0.029    36.605    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.605    
                         arrival time                         -23.500    
  -------------------------------------------------------------------
                         slack                                 13.104    

Slack (MET) :             13.104ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.514ns  (logic 0.707ns (20.119%)  route 2.807ns (79.881%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns = ( 36.297 - 33.333 ) 
    Source Clock Delay      (SCD):    3.322ns = ( 19.988 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.608    18.274    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.370 f  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         1.618    19.988    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y97          FDRE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.459    20.447 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.426    20.873    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y97          LUT6 (Prop_lut6_I0_O)        0.124    20.997 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           2.381    23.378    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X3Y63          LUT6 (Prop_lut6_I0_O)        0.124    23.502 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[8]_i_1/O
                         net (fo=1, routed)           0.000    23.502    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[8]
    SLICE_X3Y63          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377    34.710    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.801 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         1.496    36.297    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y63          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[8]/C
                         clock pessimism              0.314    36.611    
                         clock uncertainty           -0.035    36.576    
    SLICE_X3Y63          FDCE (Setup_fdce_C_D)        0.031    36.607    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[8]
  -------------------------------------------------------------------
                         required time                         36.607    
                         arrival time                         -23.502    
  -------------------------------------------------------------------
                         slack                                 13.104    

Slack (MET) :             13.122ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.540ns  (logic 0.735ns (20.763%)  route 2.805ns (79.237%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns = ( 36.297 - 33.333 ) 
    Source Clock Delay      (SCD):    3.322ns = ( 19.988 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.608    18.274    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.370 f  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         1.618    19.988    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y97          FDRE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.459    20.447 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.426    20.873    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y97          LUT6 (Prop_lut6_I0_O)        0.124    20.997 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           2.379    23.376    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.152    23.528 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.528    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[7]
    SLICE_X3Y63          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377    34.710    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.801 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         1.496    36.297    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y63          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.314    36.611    
                         clock uncertainty           -0.035    36.576    
    SLICE_X3Y63          FDCE (Setup_fdce_C_D)        0.075    36.651    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.651    
                         arrival time                         -23.528    
  -------------------------------------------------------------------
                         slack                                 13.122    

Slack (MET) :             13.266ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.023ns  (logic 0.733ns (24.248%)  route 2.290ns (75.752%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 36.233 - 33.333 ) 
    Source Clock Delay      (SCD):    3.322ns = ( 19.988 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.608    18.274    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.370 f  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         1.618    19.988    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y97          FDRE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.459    20.447 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.426    20.873    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y97          LUT6 (Prop_lut6_I0_O)        0.124    20.997 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.379    22.376    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X8Y97          LUT3 (Prop_lut3_I0_O)        0.150    22.526 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.485    23.011    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[1]
    SLICE_X8Y96          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377    34.710    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.801 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         1.432    36.233    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X8Y96          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.314    36.547    
                         clock uncertainty           -0.035    36.512    
    SLICE_X8Y96          FDCE (Setup_fdce_C_D)       -0.234    36.278    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.278    
                         arrival time                         -23.011    
  -------------------------------------------------------------------
                         slack                                 13.266    

Slack (MET) :             14.047ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.553ns  (logic 0.707ns (27.688%)  route 1.846ns (72.312%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 36.233 - 33.333 ) 
    Source Clock Delay      (SCD):    3.322ns = ( 19.988 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.608    18.274    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.370 f  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         1.618    19.988    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y97          FDRE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.459    20.447 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.426    20.873    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y97          LUT6 (Prop_lut6_I0_O)        0.124    20.997 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.421    22.418    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X8Y96          LUT4 (Prop_lut4_I0_O)        0.124    22.542 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.542    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[2]
    SLICE_X8Y96          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377    34.710    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.801 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         1.432    36.233    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X8Y96          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.314    36.547    
                         clock uncertainty           -0.035    36.512    
    SLICE_X8Y96          FDCE (Setup_fdce_C_D)        0.077    36.589    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.589    
                         arrival time                         -22.542    
  -------------------------------------------------------------------
                         slack                                 14.047    

Slack (MET) :             14.066ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.575ns  (logic 0.729ns (28.305%)  route 1.846ns (71.695%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 36.233 - 33.333 ) 
    Source Clock Delay      (SCD):    3.322ns = ( 19.988 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.608    18.274    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.370 f  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         1.618    19.988    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y97          FDRE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.459    20.447 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.426    20.873    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y97          LUT6 (Prop_lut6_I0_O)        0.124    20.997 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           1.421    22.418    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X8Y96          LUT5 (Prop_lut5_I0_O)        0.146    22.564 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.564    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[3]
    SLICE_X8Y96          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377    34.710    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.801 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         1.432    36.233    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X8Y96          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.314    36.547    
                         clock uncertainty           -0.035    36.512    
    SLICE_X8Y96          FDCE (Setup_fdce_C_D)        0.118    36.630    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.630    
                         arrival time                         -22.564    
  -------------------------------------------------------------------
                         slack                                 14.066    

Slack (MET) :             14.464ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.173ns  (logic 0.707ns (32.530%)  route 1.466ns (67.470%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.969ns = ( 36.302 - 33.333 ) 
    Source Clock Delay      (SCD):    3.322ns = ( 19.988 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.608    18.274    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.370 f  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         1.618    19.988    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y97          FDRE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.459    20.447 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.827    21.274    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X4Y97          LUT6 (Prop_lut6_I4_O)        0.124    21.398 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.639    22.038    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X4Y98          LUT6 (Prop_lut6_I1_O)        0.124    22.162 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.162    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X4Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377    34.710    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.801 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         1.501    36.302    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X4Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.328    36.630    
                         clock uncertainty           -0.035    36.595    
    SLICE_X4Y98          FDCE (Setup_fdce_C_D)        0.031    36.626    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.626    
                         arrival time                         -22.162    
  -------------------------------------------------------------------
                         slack                                 14.464    

Slack (MET) :             14.466ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.169ns  (logic 0.707ns (32.590%)  route 1.462ns (67.410%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.969ns = ( 36.302 - 33.333 ) 
    Source Clock Delay      (SCD):    3.322ns = ( 19.988 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.608    18.274    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.370 f  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         1.618    19.988    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y97          FDRE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.459    20.447 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.827    21.274    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X4Y97          LUT6 (Prop_lut6_I4_O)        0.124    21.398 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.635    22.034    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X4Y98          LUT6 (Prop_lut6_I1_O)        0.124    22.158 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.158    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X4Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377    34.710    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.801 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         1.501    36.302    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X4Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.328    36.630    
                         clock uncertainty           -0.035    36.595    
    SLICE_X4Y98          FDCE (Setup_fdce_C_D)        0.029    36.624    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.624    
                         arrival time                         -22.158    
  -------------------------------------------------------------------
                         slack                                 14.466    

Slack (MET) :             14.550ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.054ns  (logic 0.707ns (34.413%)  route 1.347ns (65.587%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 36.233 - 33.333 ) 
    Source Clock Delay      (SCD):    3.322ns = ( 19.988 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.608    18.274    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.370 f  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         1.618    19.988    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y97          FDRE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.459    20.447 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.426    20.873    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y97          LUT6 (Prop_lut6_I0_O)        0.124    20.997 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=9, routed)           0.922    21.919    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X8Y96          LUT6 (Prop_lut6_I0_O)        0.124    22.043 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.043    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[4]
    SLICE_X8Y96          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377    34.710    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.801 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         1.432    36.233    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X8Y96          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.314    36.547    
                         clock uncertainty           -0.035    36.512    
    SLICE_X8Y96          FDCE (Setup_fdce_C_D)        0.081    36.593    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.593    
                         arrival time                         -22.043    
  -------------------------------------------------------------------
                         slack                                 14.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.598     0.598    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.624 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         0.590     1.214    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X3Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.141     1.355 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/Q
                         net (fo=1, routed)           0.054     1.409    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[9][10]
    SLICE_X2Y98          LUT6 (Prop_lut6_I5_O)        0.045     1.454 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_2/O
                         net (fo=1, routed)           0.000     1.454    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[9]
    SLICE_X2Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.699     0.699    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.728 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         0.860     1.588    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X2Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C
                         clock pessimism             -0.362     1.227    
    SLICE_X2Y98          FDCE (Hold_fdce_C_D)         0.121     1.348    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.591%)  route 0.104ns (42.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.598     0.598    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.624 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         0.589     1.213    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X0Y94          FDPE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDPE (Prop_fdpe_C_Q)         0.141     1.354 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.104     1.457    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X2Y94          SRL16E                                       r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.699     0.699    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.728 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         0.859     1.587    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X2Y94          SRL16E                                       r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.359     1.229    
    SLICE_X2Y94          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.338    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.598     0.598    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.624 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         0.589     1.213    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X0Y93          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.354 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.065     1.419    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X0Y93          FDPE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.699     0.699    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.728 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         0.859     1.587    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X0Y93          FDPE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.375     1.213    
    SLICE_X0Y93          FDPE (Hold_fdpe_C_D)         0.075     1.288    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.598     0.598    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.624 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         0.589     1.213    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X0Y94          FDPE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDPE (Prop_fdpe_C_Q)         0.128     1.341 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.105     1.445    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X2Y94          SRL16E                                       r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.699     0.699    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.728 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         0.859     1.587    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X2Y94          SRL16E                                       r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.359     1.229    
    SLICE_X2Y94          SRL16E (Hold_srl16e_CLK_D)
                                                      0.061     1.290    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.164ns (33.565%)  route 0.325ns (66.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.598     0.598    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.624 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         0.561     1.185    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X8Y96          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDCE (Prop_fdce_C_Q)         0.164     1.349 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.325     1.673    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU_n_0
    SLICE_X16Y96         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.699     0.699    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.728 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         0.826     1.554    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y96         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/C
                         clock pessimism             -0.109     1.445    
    SLICE_X16Y96         FDCE (Hold_fdce_C_D)         0.072     1.517    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.598     0.598    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.624 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         0.589     1.213    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X0Y93          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.354 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/Q
                         net (fo=1, routed)           0.115     1.468    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8_n_0
    SLICE_X0Y93          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.699     0.699    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.728 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         0.859     1.587    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X0Y93          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                         clock pessimism             -0.375     1.213    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.071     1.284    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[3].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.116%)  route 0.158ns (52.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.598     0.598    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.624 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         0.589     1.213    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[3].sync_bit/Dbg_Clk
    SLICE_X5Y97          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[3].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.141     1.354 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[3].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.158     1.512    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit_n_3
    SLICE_X1Y97          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.699     0.699    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.728 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         0.860     1.588    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X1Y97          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[3]/C
                         clock pessimism             -0.338     1.251    
    SLICE_X1Y97          FDCE (Hold_fdce_C_D)         0.075     1.326    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[5].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.803%)  route 0.160ns (53.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.598     0.598    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.624 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         0.589     1.213    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[5].sync_bit/Dbg_Clk
    SLICE_X5Y97          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[5].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.141     1.354 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[5].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.160     1.514    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit_n_5
    SLICE_X1Y97          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.699     0.699    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.728 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         0.860     1.588    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X1Y97          FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[5]/C
                         clock pessimism             -0.338     1.251    
    SLICE_X1Y97          FDCE (Hold_fdce_C_D)         0.071     1.322    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.409%)  route 0.144ns (43.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.598     0.598    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.624 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         0.590     1.214    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X0Y97          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141     1.355 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/Q
                         net (fo=8, routed)           0.144     1.498    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/A1
    SLICE_X2Y97          LUT6 (Prop_lut6_I1_O)        0.045     1.543 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.543    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[4]
    SLICE_X2Y97          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.699     0.699    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.728 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         0.860     1.588    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X2Y97          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/C
                         clock pessimism             -0.359     1.230    
    SLICE_X2Y97          FDCE (Hold_fdce_C_D)         0.121     1.351    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.772%)  route 0.154ns (52.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.598     0.598    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.624 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         0.589     1.213    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X4Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDCE (Prop_fdce_C_Q)         0.141     1.354 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/Q
                         net (fo=3, routed)           0.154     1.508    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun
    SLICE_X3Y99          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.699     0.699    axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.728 r  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=420, routed)         0.860     1.588    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X3Y99          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/C
                         clock pessimism             -0.338     1.251    
    SLICE_X3Y99          FDCE (Hold_fdce_C_D)         0.057     1.308    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  axis_dma_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X20Y99   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X20Y97   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X20Y99   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X20Y97   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X20Y97   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X20Y99   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X19Y96   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X20Y99   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[16]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X20Y99   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[17]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X8Y63    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X8Y63    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X10Y62   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X10Y65   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X8Y66    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X12Y66   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X10Y68   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y71   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[2].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y71   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[2].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X10Y71   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[2].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X6Y65    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y61   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y61   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y61   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y61   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X8Y63    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X8Y63    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X8Y63    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X8Y63    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X8Y62    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack        7.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        9.034ns  (logic 1.090ns (12.065%)  route 7.944ns (87.935%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 36.144 - 33.333 ) 
    Source Clock Delay      (SCD):    3.190ns = ( 19.857 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.477    18.144    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.240 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         1.617    19.857    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y96          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.459    20.316 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.057    21.372    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.152    21.524 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=11, routed)          1.370    22.894    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Reg_En[1]
    SLICE_X8Y94          LUT4 (Prop_lut4_I1_O)        0.326    23.220 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0/O
                         net (fo=4, routed)           1.932    25.151    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0_n_0
    SLICE_X9Y72          LUT5 (Prop_lut5_I0_O)        0.153    25.304 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_cs_TCK_i_1/O
                         net (fo=33, routed)          3.586    28.891    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Data_Write_Reg_En
    SLICE_X28Y40         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.274    34.607    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.698 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         1.446    36.144    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Update
    SLICE_X28Y40         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[10]/C
                         clock pessimism              0.208    36.352    
                         clock uncertainty           -0.035    36.317    
    SLICE_X28Y40         FDCE (Setup_fdce_C_CE)      -0.372    35.945    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         35.945    
                         arrival time                         -28.891    
  -------------------------------------------------------------------
                         slack                                  7.054    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        9.034ns  (logic 1.090ns (12.065%)  route 7.944ns (87.935%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 36.144 - 33.333 ) 
    Source Clock Delay      (SCD):    3.190ns = ( 19.857 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.477    18.144    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.240 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         1.617    19.857    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y96          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.459    20.316 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.057    21.372    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.152    21.524 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=11, routed)          1.370    22.894    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Reg_En[1]
    SLICE_X8Y94          LUT4 (Prop_lut4_I1_O)        0.326    23.220 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0/O
                         net (fo=4, routed)           1.932    25.151    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0_n_0
    SLICE_X9Y72          LUT5 (Prop_lut5_I0_O)        0.153    25.304 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_cs_TCK_i_1/O
                         net (fo=33, routed)          3.586    28.891    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Data_Write_Reg_En
    SLICE_X28Y40         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.274    34.607    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.698 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         1.446    36.144    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Update
    SLICE_X28Y40         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[16]/C
                         clock pessimism              0.208    36.352    
                         clock uncertainty           -0.035    36.317    
    SLICE_X28Y40         FDCE (Setup_fdce_C_CE)      -0.372    35.945    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         35.945    
                         arrival time                         -28.891    
  -------------------------------------------------------------------
                         slack                                  7.054    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        9.034ns  (logic 1.090ns (12.065%)  route 7.944ns (87.935%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 36.144 - 33.333 ) 
    Source Clock Delay      (SCD):    3.190ns = ( 19.857 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.477    18.144    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.240 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         1.617    19.857    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y96          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.459    20.316 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.057    21.372    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.152    21.524 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=11, routed)          1.370    22.894    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Reg_En[1]
    SLICE_X8Y94          LUT4 (Prop_lut4_I1_O)        0.326    23.220 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0/O
                         net (fo=4, routed)           1.932    25.151    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0_n_0
    SLICE_X9Y72          LUT5 (Prop_lut5_I0_O)        0.153    25.304 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_cs_TCK_i_1/O
                         net (fo=33, routed)          3.586    28.891    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Data_Write_Reg_En
    SLICE_X28Y40         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.274    34.607    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.698 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         1.446    36.144    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Update
    SLICE_X28Y40         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[24]/C
                         clock pessimism              0.208    36.352    
                         clock uncertainty           -0.035    36.317    
    SLICE_X28Y40         FDCE (Setup_fdce_C_CE)      -0.372    35.945    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         35.945    
                         arrival time                         -28.891    
  -------------------------------------------------------------------
                         slack                                  7.054    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        9.034ns  (logic 1.090ns (12.065%)  route 7.944ns (87.935%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 36.144 - 33.333 ) 
    Source Clock Delay      (SCD):    3.190ns = ( 19.857 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.477    18.144    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.240 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         1.617    19.857    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y96          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.459    20.316 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.057    21.372    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.152    21.524 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=11, routed)          1.370    22.894    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Reg_En[1]
    SLICE_X8Y94          LUT4 (Prop_lut4_I1_O)        0.326    23.220 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0/O
                         net (fo=4, routed)           1.932    25.151    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0_n_0
    SLICE_X9Y72          LUT5 (Prop_lut5_I0_O)        0.153    25.304 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_cs_TCK_i_1/O
                         net (fo=33, routed)          3.586    28.891    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Data_Write_Reg_En
    SLICE_X28Y40         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.274    34.607    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.698 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         1.446    36.144    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Update
    SLICE_X28Y40         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[27]/C
                         clock pessimism              0.208    36.352    
                         clock uncertainty           -0.035    36.317    
    SLICE_X28Y40         FDCE (Setup_fdce_C_CE)      -0.372    35.945    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         35.945    
                         arrival time                         -28.891    
  -------------------------------------------------------------------
                         slack                                  7.054    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        9.034ns  (logic 1.090ns (12.065%)  route 7.944ns (87.935%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 36.144 - 33.333 ) 
    Source Clock Delay      (SCD):    3.190ns = ( 19.857 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.477    18.144    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.240 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         1.617    19.857    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y96          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.459    20.316 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.057    21.372    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.152    21.524 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=11, routed)          1.370    22.894    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Reg_En[1]
    SLICE_X8Y94          LUT4 (Prop_lut4_I1_O)        0.326    23.220 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0/O
                         net (fo=4, routed)           1.932    25.151    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0_n_0
    SLICE_X9Y72          LUT5 (Prop_lut5_I0_O)        0.153    25.304 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_cs_TCK_i_1/O
                         net (fo=33, routed)          3.586    28.891    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Data_Write_Reg_En
    SLICE_X28Y40         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.274    34.607    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.698 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         1.446    36.144    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Update
    SLICE_X28Y40         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[28]/C
                         clock pessimism              0.208    36.352    
                         clock uncertainty           -0.035    36.317    
    SLICE_X28Y40         FDCE (Setup_fdce_C_CE)      -0.372    35.945    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         35.945    
                         arrival time                         -28.891    
  -------------------------------------------------------------------
                         slack                                  7.054    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        9.034ns  (logic 1.090ns (12.065%)  route 7.944ns (87.935%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 36.144 - 33.333 ) 
    Source Clock Delay      (SCD):    3.190ns = ( 19.857 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.477    18.144    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.240 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         1.617    19.857    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y96          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.459    20.316 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.057    21.372    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.152    21.524 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=11, routed)          1.370    22.894    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Reg_En[1]
    SLICE_X8Y94          LUT4 (Prop_lut4_I1_O)        0.326    23.220 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0/O
                         net (fo=4, routed)           1.932    25.151    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0_n_0
    SLICE_X9Y72          LUT5 (Prop_lut5_I0_O)        0.153    25.304 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_cs_TCK_i_1/O
                         net (fo=33, routed)          3.586    28.891    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Data_Write_Reg_En
    SLICE_X28Y40         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.274    34.607    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.698 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         1.446    36.144    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Update
    SLICE_X28Y40         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[31]/C
                         clock pessimism              0.208    36.352    
                         clock uncertainty           -0.035    36.317    
    SLICE_X28Y40         FDCE (Setup_fdce_C_CE)      -0.372    35.945    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         35.945    
                         arrival time                         -28.891    
  -------------------------------------------------------------------
                         slack                                  7.054    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        9.034ns  (logic 1.090ns (12.065%)  route 7.944ns (87.935%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 36.144 - 33.333 ) 
    Source Clock Delay      (SCD):    3.190ns = ( 19.857 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.477    18.144    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.240 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         1.617    19.857    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y96          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.459    20.316 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.057    21.372    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.152    21.524 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=11, routed)          1.370    22.894    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Reg_En[1]
    SLICE_X8Y94          LUT4 (Prop_lut4_I1_O)        0.326    23.220 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0/O
                         net (fo=4, routed)           1.932    25.151    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0_n_0
    SLICE_X9Y72          LUT5 (Prop_lut5_I0_O)        0.153    25.304 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_cs_TCK_i_1/O
                         net (fo=33, routed)          3.586    28.891    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Data_Write_Reg_En
    SLICE_X28Y40         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.274    34.607    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.698 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         1.446    36.144    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Update
    SLICE_X28Y40         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[6]/C
                         clock pessimism              0.208    36.352    
                         clock uncertainty           -0.035    36.317    
    SLICE_X28Y40         FDCE (Setup_fdce_C_CE)      -0.372    35.945    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         35.945    
                         arrival time                         -28.891    
  -------------------------------------------------------------------
                         slack                                  7.054    

Slack (MET) :             7.467ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        8.575ns  (logic 1.090ns (12.711%)  route 7.485ns (87.289%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 36.134 - 33.333 ) 
    Source Clock Delay      (SCD):    3.190ns = ( 19.857 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.477    18.144    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.240 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         1.617    19.857    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y96          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.459    20.316 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.057    21.372    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.152    21.524 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=11, routed)          1.370    22.894    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Reg_En[1]
    SLICE_X8Y94          LUT4 (Prop_lut4_I1_O)        0.326    23.220 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0/O
                         net (fo=4, routed)           1.932    25.151    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0_n_0
    SLICE_X9Y72          LUT5 (Prop_lut5_I0_O)        0.153    25.304 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_cs_TCK_i_1/O
                         net (fo=33, routed)          3.127    28.432    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Data_Write_Reg_En
    SLICE_X19Y33         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.274    34.607    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.698 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         1.436    36.134    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Update
    SLICE_X19Y33         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[15]/C
                         clock pessimism              0.208    36.342    
                         clock uncertainty           -0.035    36.307    
    SLICE_X19Y33         FDCE (Setup_fdce_C_CE)      -0.408    35.899    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         35.899    
                         arrival time                         -28.432    
  -------------------------------------------------------------------
                         slack                                  7.467    

Slack (MET) :             7.467ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        8.575ns  (logic 1.090ns (12.711%)  route 7.485ns (87.289%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 36.134 - 33.333 ) 
    Source Clock Delay      (SCD):    3.190ns = ( 19.857 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.477    18.144    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.240 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         1.617    19.857    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y96          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.459    20.316 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.057    21.372    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.152    21.524 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=11, routed)          1.370    22.894    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Reg_En[1]
    SLICE_X8Y94          LUT4 (Prop_lut4_I1_O)        0.326    23.220 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0/O
                         net (fo=4, routed)           1.932    25.151    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0_n_0
    SLICE_X9Y72          LUT5 (Prop_lut5_I0_O)        0.153    25.304 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_cs_TCK_i_1/O
                         net (fo=33, routed)          3.127    28.432    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Data_Write_Reg_En
    SLICE_X19Y33         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.274    34.607    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.698 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         1.436    36.134    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Update
    SLICE_X19Y33         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[30]/C
                         clock pessimism              0.208    36.342    
                         clock uncertainty           -0.035    36.307    
    SLICE_X19Y33         FDCE (Setup_fdce_C_CE)      -0.408    35.899    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         35.899    
                         arrival time                         -28.432    
  -------------------------------------------------------------------
                         slack                                  7.467    

Slack (MET) :             7.473ns  (required time - arrival time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        8.576ns  (logic 1.090ns (12.710%)  route 7.486ns (87.290%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.807ns = ( 36.140 - 33.333 ) 
    Source Clock Delay      (SCD):    3.190ns = ( 19.857 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.477    18.144    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.240 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         1.617    19.857    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y96          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.459    20.316 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.057    21.372    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.152    21.524 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=11, routed)          1.370    22.894    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Reg_En[1]
    SLICE_X8Y94          LUT4 (Prop_lut4_I1_O)        0.326    23.220 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0/O
                         net (fo=4, routed)           1.932    25.151    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0_n_0
    SLICE_X9Y72          LUT5 (Prop_lut5_I0_O)        0.153    25.304 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_cs_TCK_i_1/O
                         net (fo=33, routed)          3.128    28.432    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Data_Write_Reg_En
    SLICE_X19Y42         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.274    34.607    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.698 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         1.442    36.140    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Update
    SLICE_X19Y42         FDCE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[18]/C
                         clock pessimism              0.208    36.348    
                         clock uncertainty           -0.035    36.313    
    SLICE_X19Y42         FDCE (Setup_fdce_C_CE)      -0.408    35.905    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         35.905    
                         arrival time                         -28.432    
  -------------------------------------------------------------------
                         slack                                  7.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.569     0.569    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.595 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         0.589     1.184    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y96          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.141     1.325 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.168     1.493    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X3Y96          LUT3 (Prop_lut3_I2_O)        0.045     1.538 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.538    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X3Y96          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.655     0.655    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.684 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         0.859     1.544    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y96          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.360     1.184    
    SLICE_X3Y96          FDCE (Hold_fdce_C_D)         0.091     1.275    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.342%)  route 0.233ns (55.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.569     0.569    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.595 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         0.589     1.184    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y96          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.141     1.325 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.233     1.558    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X3Y96          LUT3 (Prop_lut3_I2_O)        0.045     1.603 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.603    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X3Y96          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.655     0.655    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.684 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         0.859     1.544    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y96          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.360     1.184    
    SLICE_X3Y96          FDCE (Hold_fdce_C_D)         0.092     1.276    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.226ns (48.549%)  route 0.240ns (51.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.569     0.569    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.595 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         0.589     1.184    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y96          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.128     1.312 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.240     1.551    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X3Y96          LUT3 (Prop_lut3_I2_O)        0.098     1.649 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.649    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X3Y96          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.655     0.655    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.684 r  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         0.859     1.544    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y96          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.360     1.184    
    SLICE_X3Y96          FDCE (Hold_fdce_C_D)         0.107     1.291    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.611ns  (logic 0.191ns (31.261%)  route 0.420ns (68.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 18.208 - 16.667 ) 
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.569    17.236    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.262 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         0.588    17.849    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y96          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.146    17.995 f  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.295    18.290    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X4Y97          LUT1 (Prop_lut1_I0_O)        0.045    18.335 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.125    18.460    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X4Y96          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.655    17.322    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.351 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         0.857    18.208    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y96          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.359    17.849    
    SLICE_X4Y96          FDCE (Hold_fdce_C_D)         0.077    17.926    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.926    
                         arrival time                          18.460    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.870ns  (logic 0.191ns (21.965%)  route 0.679ns (78.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 18.209 - 16.667 ) 
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.569    17.236    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.262 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         0.588    17.849    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y95          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDCE (Prop_fdce_C_Q)         0.146    17.995 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.424    18.419    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X8Y98          LUT5 (Prop_lut5_I1_O)        0.045    18.464 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.254    18.719    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.655    17.322    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.351 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         0.859    18.209    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.343    17.866    
    SLICE_X6Y98          FDCE (Hold_fdce_C_CE)       -0.012    17.854    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.854    
                         arrival time                          18.719    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.870ns  (logic 0.191ns (21.965%)  route 0.679ns (78.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 18.209 - 16.667 ) 
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.569    17.236    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.262 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         0.588    17.849    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y95          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDCE (Prop_fdce_C_Q)         0.146    17.995 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.424    18.419    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X8Y98          LUT5 (Prop_lut5_I1_O)        0.045    18.464 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.254    18.719    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.655    17.322    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.351 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         0.859    18.209    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.343    17.866    
    SLICE_X6Y98          FDCE (Hold_fdce_C_CE)       -0.012    17.854    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.854    
                         arrival time                          18.719    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.870ns  (logic 0.191ns (21.965%)  route 0.679ns (78.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 18.209 - 16.667 ) 
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.569    17.236    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.262 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         0.588    17.849    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y95          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDCE (Prop_fdce_C_Q)         0.146    17.995 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.424    18.419    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X8Y98          LUT5 (Prop_lut5_I1_O)        0.045    18.464 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.254    18.719    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.655    17.322    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.351 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         0.859    18.209    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.343    17.866    
    SLICE_X6Y98          FDCE (Hold_fdce_C_CE)       -0.012    17.854    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.854    
                         arrival time                          18.719    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.870ns  (logic 0.191ns (21.965%)  route 0.679ns (78.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 18.209 - 16.667 ) 
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.569    17.236    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.262 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         0.588    17.849    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y95          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDCE (Prop_fdce_C_Q)         0.146    17.995 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.424    18.419    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X8Y98          LUT5 (Prop_lut5_I1_O)        0.045    18.464 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.254    18.719    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.655    17.322    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.351 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         0.859    18.209    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.343    17.866    
    SLICE_X6Y98          FDCE (Hold_fdce_C_CE)       -0.012    17.854    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.854    
                         arrival time                          18.719    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.870ns  (logic 0.191ns (21.965%)  route 0.679ns (78.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 18.209 - 16.667 ) 
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.569    17.236    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.262 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         0.588    17.849    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y95          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDCE (Prop_fdce_C_Q)         0.146    17.995 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.424    18.419    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X8Y98          LUT5 (Prop_lut5_I1_O)        0.045    18.464 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.254    18.719    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.655    17.322    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.351 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         0.859    18.209    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.343    17.866    
    SLICE_X6Y98          FDCE (Hold_fdce_C_CE)       -0.012    17.854    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.854    
                         arrival time                          18.719    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.870ns  (logic 0.191ns (21.965%)  route 0.679ns (78.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 18.209 - 16.667 ) 
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.569    17.236    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.262 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         0.588    17.849    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y95          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDCE (Prop_fdce_C_Q)         0.146    17.995 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.424    18.419    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X8Y98          LUT5 (Prop_lut5_I1_O)        0.045    18.464 r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.254    18.719    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.655    17.322    axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.351 f  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=217, routed)         0.859    18.209    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y98          FDCE                                         r  axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.343    17.866    
    SLICE_X6Y98          FDCE (Hold_fdce_C_CE)       -0.012    17.854    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.854    
                         arrival time                          18.719    
  -------------------------------------------------------------------
                         slack                                  0.865    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  axis_dma_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X14Y96   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X14Y96   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X14Y96   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X14Y96   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X9Y63    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X12Y99   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X12Y99   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X12Y99   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X14Y97   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y95    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y95    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y93    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y94    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X0Y92    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_cs_TCK_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         16.666      16.166     SLICE_X0Y91    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[15]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         16.666      16.166     SLICE_X3Y91    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[16]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         16.666      16.166     SLICE_X2Y92    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[18]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         16.666      16.166     SLICE_X2Y92    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[19]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         16.666      16.166     SLICE_X2Y92    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y96    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X7Y95    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X7Y95    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X7Y95    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X7Y95    axis_dma_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X14Y96   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X14Y96   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X14Y96   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X14Y96   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X12Y99   axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_axis_dma_design_clk_wiz_0_0
  To Clock:  clk_out1_axis_dma_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.917ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.sample_cmd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[16][16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.391ns  (logic 0.478ns (6.468%)  route 6.913ns (93.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 6.944 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.614    -0.727    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Clk
    SLICE_X2Y62          FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.sample_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.478    -0.249 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.sample_cmd_reg/Q
                         net (fo=691, routed)         6.913     6.664    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/sample_cmd
    SLICE_X23Y4          FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[16][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.444     6.944    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Clk
    SLICE_X23Y4          FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[16][16]/C
                         clock pessimism              0.493     7.437    
                         clock uncertainty           -0.233     7.203    
    SLICE_X23Y4          FDRE (Setup_fdre_C_CE)      -0.377     6.826    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[16][16]
  -------------------------------------------------------------------
                         required time                          6.826    
                         arrival time                          -6.664    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.sample_cmd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[16][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.391ns  (logic 0.478ns (6.468%)  route 6.913ns (93.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 6.944 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.614    -0.727    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Clk
    SLICE_X2Y62          FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.sample_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.478    -0.249 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.sample_cmd_reg/Q
                         net (fo=691, routed)         6.913     6.664    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/sample_cmd
    SLICE_X23Y4          FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[16][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.444     6.944    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Clk
    SLICE_X23Y4          FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[16][25]/C
                         clock pessimism              0.493     7.437    
                         clock uncertainty           -0.233     7.203    
    SLICE_X23Y4          FDRE (Setup_fdre_C_CE)      -0.377     6.826    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[16][25]
  -------------------------------------------------------------------
                         required time                          6.826    
                         arrival time                          -6.664    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.sample_cmd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[16][26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.391ns  (logic 0.478ns (6.468%)  route 6.913ns (93.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 6.944 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.614    -0.727    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Clk
    SLICE_X2Y62          FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.sample_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.478    -0.249 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.sample_cmd_reg/Q
                         net (fo=691, routed)         6.913     6.664    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/sample_cmd
    SLICE_X23Y4          FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[16][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.444     6.944    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Clk
    SLICE_X23Y4          FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[16][26]/C
                         clock pessimism              0.493     7.437    
                         clock uncertainty           -0.233     7.203    
    SLICE_X23Y4          FDRE (Setup_fdre_C_CE)      -0.377     6.826    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[16][26]
  -------------------------------------------------------------------
                         required time                          6.826    
                         arrival time                          -6.664    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.sample_cmd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[16][27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.391ns  (logic 0.478ns (6.468%)  route 6.913ns (93.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 6.944 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.614    -0.727    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Clk
    SLICE_X2Y62          FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.sample_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.478    -0.249 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.sample_cmd_reg/Q
                         net (fo=691, routed)         6.913     6.664    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/sample_cmd
    SLICE_X23Y4          FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[16][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.444     6.944    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Clk
    SLICE_X23Y4          FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[16][27]/C
                         clock pessimism              0.493     7.437    
                         clock uncertainty           -0.233     7.203    
    SLICE_X23Y4          FDRE (Setup_fdre_C_CE)      -0.377     6.826    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[16][27]
  -------------------------------------------------------------------
                         required time                          6.826    
                         arrival time                          -6.664    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.sample_cmd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[16][29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.391ns  (logic 0.478ns (6.468%)  route 6.913ns (93.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 6.944 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.614    -0.727    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Clk
    SLICE_X2Y62          FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.sample_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.478    -0.249 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.sample_cmd_reg/Q
                         net (fo=691, routed)         6.913     6.664    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/sample_cmd
    SLICE_X23Y4          FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[16][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.444     6.944    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Clk
    SLICE_X23Y4          FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[16][29]/C
                         clock pessimism              0.493     7.437    
                         clock uncertainty           -0.233     7.203    
    SLICE_X23Y4          FDRE (Setup_fdre_C_CE)      -0.377     6.826    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[16][29]
  -------------------------------------------------------------------
                         required time                          6.826    
                         arrival time                          -6.664    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.sample_cmd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[16][31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.391ns  (logic 0.478ns (6.468%)  route 6.913ns (93.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 6.944 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.614    -0.727    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Clk
    SLICE_X2Y62          FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.sample_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.478    -0.249 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.sample_cmd_reg/Q
                         net (fo=691, routed)         6.913     6.664    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/sample_cmd
    SLICE_X23Y4          FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[16][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.444     6.944    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Clk
    SLICE_X23Y4          FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[16][31]/C
                         clock pessimism              0.493     7.437    
                         clock uncertainty           -0.233     7.203    
    SLICE_X23Y4          FDRE (Setup_fdre_C_CE)      -0.377     6.826    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[16][31]
  -------------------------------------------------------------------
                         required time                          6.826    
                         arrival time                          -6.664    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.sample_cmd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[17][29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.391ns  (logic 0.478ns (6.468%)  route 6.913ns (93.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 6.944 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.614    -0.727    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Clk
    SLICE_X2Y62          FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.sample_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.478    -0.249 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.sample_cmd_reg/Q
                         net (fo=691, routed)         6.913     6.664    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/sample_cmd
    SLICE_X23Y4          FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[17][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.444     6.944    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Clk
    SLICE_X23Y4          FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[17][29]/C
                         clock pessimism              0.493     7.437    
                         clock uncertainty           -0.233     7.203    
    SLICE_X23Y4          FDRE (Setup_fdre_C_CE)      -0.377     6.826    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[17][29]
  -------------------------------------------------------------------
                         required time                          6.826    
                         arrival time                          -6.664    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.sample_cmd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[20][29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.391ns  (logic 0.478ns (6.468%)  route 6.913ns (93.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 6.944 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.614    -0.727    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Clk
    SLICE_X2Y62          FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.sample_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.478    -0.249 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.sample_cmd_reg/Q
                         net (fo=691, routed)         6.913     6.664    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/sample_cmd
    SLICE_X23Y4          FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[20][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.444     6.944    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Clk
    SLICE_X23Y4          FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[20][29]/C
                         clock pessimism              0.493     7.437    
                         clock uncertainty           -0.233     7.203    
    SLICE_X23Y4          FDRE (Setup_fdre_C_CE)      -0.377     6.826    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[20][29]
  -------------------------------------------------------------------
                         required time                          6.826    
                         arrival time                          -6.664    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/keep_jump_taken_with_ds_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.535ns  (logic 3.104ns (41.194%)  route 4.431ns (58.806%))
  Logic Levels:           9  (AND2B1L=1 CARRY4=5 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 6.925 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.535    -0.806    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Clk
    SLICE_X13Y78         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.350 f  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[30]/Q
                         net (fo=58, routed)          1.633     1.283    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Q[30]
    SLICE_X24Y70         LUT6 (Prop_lut6_I4_O)        0.124     1.407 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Using_FPGA.Native_i_1__234/O
                         net (fo=1, routed)           0.000     1.407    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op2_Conflict_Stall/M0_Advanced_Carry.OF_M0_Use1/carry_and_i1/MUXCY_I/lopt_3
    SLICE_X24Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.957 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op2_Conflict_Stall/M0_Advanced_Carry.OF_M0_Use1/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.957    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op2_Conflict_Stall/OF_M0_Cmp/comparator_i1/Comp_Carry_Chain[1].MUXCY_I/carry_chain_1
    SLICE_X24Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.114 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op2_Conflict_Stall/OF_M0_Cmp/comparator_i1/Comp_Carry_Chain[1].MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.000     2.114    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op2_Conflict_Stall/OF_M0_Mask_No_Stall/carry_and_i1/of_read_m0_write_op_conflict
    SLICE_X24Y71         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.356     2.470 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op2_Conflict_Stall/OF_M0_Mask_No_Stall/carry_and_i1/Using_FPGA.Native/O
                         net (fo=2, routed)           1.067     3.537    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op2_Conflict_Stall/OF_EX_Mask_Stall/carry_and_i1/MUXCY_I/of_m0_no_stall_conflict
    SLICE_X16Y71         LUT5 (Prop_lut5_I3_O)        0.124     3.661 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op2_Conflict_Stall/OF_EX_Mask_Stall/carry_and_i1/MUXCY_I/Using_FPGA.Native_i_1__280/O
                         net (fo=1, routed)           0.000     3.661    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And3/carry_and_i1/MUXCY_I/Using_FPGA.Native_0
    SLICE_X16Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.193 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And3/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.193    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And7/carry_and_i1/MUXCY_I/of_piperun_masked_no6
    SLICE_X16Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.307 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And7/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.307    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/of_piperun_masked_no10
    SLICE_X16Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.600 f  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=409, routed)         1.244     5.845    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/Use_BTC.bt_ex_mispredict_taken_hold_DFF/in0
    SLICE_X16Y82         LUT5 (Prop_lut5_I4_O)        0.398     6.243 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/Use_BTC.bt_ex_mispredict_taken_hold_DFF/keep_jump_taken_with_ds_i_1/O
                         net (fo=1, routed)           0.486     6.729    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1_n_46
    SLICE_X16Y86         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/keep_jump_taken_with_ds_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.426     6.925    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Clk
    SLICE_X16Y86         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/keep_jump_taken_with_ds_reg/C
                         clock pessimism              0.500     7.425    
                         clock uncertainty           -0.233     7.192    
    SLICE_X16Y86         FDRE (Setup_fdre_C_D)       -0.255     6.937    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/keep_jump_taken_with_ds_reg
  -------------------------------------------------------------------
                         required time                          6.937    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.sample_cmd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[0][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.341ns  (logic 0.478ns (6.512%)  route 6.863ns (93.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 6.938 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.614    -0.727    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Clk
    SLICE_X2Y62          FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.sample_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.478    -0.249 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.sample_cmd_reg/Q
                         net (fo=691, routed)         6.863     6.613    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/sample_cmd
    SLICE_X10Y13         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[0][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.438     6.938    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Clk
    SLICE_X10Y13         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[0][8]/C
                         clock pessimism              0.493     7.431    
                         clock uncertainty           -0.233     7.197    
    SLICE_X10Y13         FDRE (Setup_fdre_C_CE)      -0.341     6.856    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_sample_reg_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.856    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                  0.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/m1_PC_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/m2_PC_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.858%)  route 0.213ns (60.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.556    -0.534    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/Clk
    SLICE_X17Y89         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/m1_PC_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/m1_PC_i_reg[10]/Q
                         net (fo=1, routed)           0.213    -0.180    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/m1_PC_i[10]
    SLICE_X15Y86         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/m2_PC_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.824    -0.768    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/Clk
    SLICE_X15Y86         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/m2_PC_i_reg[10]/C
                         clock pessimism              0.498    -0.270    
    SLICE_X15Y86         FDRE (Hold_fdre_C_D)         0.070    -0.200    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/m2_PC_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_issue.active_target_hot_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.117%)  route 0.209ns (52.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.562    -0.528    axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X13Y52         FDRE                                         r  axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_issue.active_target_hot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.387 f  axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_issue.active_target_hot_reg[0]/Q
                         net (fo=5, routed)           0.209    -0.178    axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/Q[0]
    SLICE_X15Y49         LUT6 (Prop_lut6_I1_O)        0.045    -0.133 r  axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_valid_i_i_1__3/O
                         net (fo=1, routed)           0.000    -0.133    axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_valid_i_i_1__3_n_0
    SLICE_X15Y49         FDRE                                         r  axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.833    -0.760    axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X15Y49         FDRE                                         r  axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                         clock pessimism              0.503    -0.257    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.092    -0.165    axis_dma_design_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/wb_PC_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/trace_pc_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.355%)  route 0.236ns (62.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.558    -0.532    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/Clk
    SLICE_X17Y93         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/wb_PC_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/wb_PC_i_reg[7]/Q
                         net (fo=2, routed)           0.236    -0.154    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/wb_pc[7]
    SLICE_X13Y93         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/trace_pc_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.829    -0.763    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Clk
    SLICE_X13Y93         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/trace_pc_i_reg[7]/C
                         clock pessimism              0.498    -0.265    
    SLICE_X13Y93         FDRE (Hold_fdre_C_D)         0.078    -0.187    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/trace_pc_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.m3_active_access_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.wb_data_has_been_used_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.172%)  route 0.208ns (52.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.557    -0.533    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Clk
    SLICE_X17Y57         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.m3_active_access_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.m3_active_access_reg/Q
                         net (fo=1, routed)           0.208    -0.183    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/m3_active_access
    SLICE_X15Y57         LUT3 (Prop_lut3_I0_O)        0.045    -0.138 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.wb_data_has_been_used_i_1/O
                         net (fo=1, routed)           0.000    -0.138    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.wb_data_has_been_used_i_1_n_0
    SLICE_X15Y57         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.wb_data_has_been_used_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.828    -0.764    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Clk
    SLICE_X15Y57         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.wb_data_has_been_used_reg/C
                         clock pessimism              0.498    -0.266    
    SLICE_X15Y57         FDRE (Hold_fdre_C_D)         0.092    -0.174    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.wb_data_has_been_used_reg
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 axis_dma_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.646%)  route 0.213ns (53.354%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.562    -0.528    axis_dma_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X13Y51         FDRE                                         r  axis_dma_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  axis_dma_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.213    -0.174    axis_dma_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X15Y44         LUT3 (Prop_lut3_I2_O)        0.045    -0.129 r  axis_dma_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.129    axis_dma_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[0]_i_1__2_n_0
    SLICE_X15Y44         FDRE                                         r  axis_dma_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.832    -0.761    axis_dma_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X15Y44         FDRE                                         r  axis_dma_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/C
                         clock pessimism              0.503    -0.258    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.091    -0.167    axis_dma_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_reverse_byteorder_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m3_reverse_byteorder_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.165%)  route 0.238ns (62.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.557    -0.533    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/Clk
    SLICE_X16Y58         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_reverse_byteorder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_reverse_byteorder_reg/Q
                         net (fo=1, routed)           0.238    -0.153    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_reverse_byteorder
    SLICE_X15Y56         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m3_reverse_byteorder_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.829    -0.763    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/Clk
    SLICE_X15Y56         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m3_reverse_byteorder_reg/C
                         clock pessimism              0.498    -0.265    
    SLICE_X15Y56         FDRE (Hold_fdre_C_D)         0.070    -0.195    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m3_reverse_byteorder_reg
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 axis_dma_design_i/dshot_axi_0/inst/axil_read_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.590    -0.500    axis_dma_design_i/dshot_axi_0/inst/S_AXI_ACLK
    SLICE_X38Y37         FDRE                                         r  axis_dma_design_i/dshot_axi_0/inst/axil_read_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  axis_dma_design_i/dshot_axi_0/inst/axil_read_data_reg[9]/Q
                         net (fo=1, routed)           0.119    -0.239    axis_dma_design_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X36Y37         SRLC32E                                      r  axis_dma_design_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.859    -0.734    axis_dma_design_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y37         SRLC32E                                      r  axis_dma_design_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism              0.269    -0.465    
    SLICE_X36Y37         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.282    axis_dma_design_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_doublet_access_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m1_doublet_access_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.572%)  route 0.234ns (62.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.559    -0.531    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Clk
    SLICE_X15Y60         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_doublet_access_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_doublet_access_i_reg/Q
                         net (fo=1, routed)           0.234    -0.155    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_doublet_access_i
    SLICE_X16Y60         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m1_doublet_access_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.825    -0.768    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Clk
    SLICE_X16Y60         FDRE                                         r  axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m1_doublet_access_i_reg/C
                         clock pessimism              0.498    -0.270    
    SLICE_X16Y60         FDRE (Hold_fdre_C_D)         0.070    -0.200    axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m1_doublet_access_i_reg
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.550    -0.540    axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X20Y26         FDRE                                         r  axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[24]/Q
                         net (fo=1, routed)           0.119    -0.280    axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[24]
    SLICE_X18Y26         SRL16E                                       r  axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.816    -0.777    axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X18Y26         SRL16E                                       r  axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4/CLK
                         clock pessimism              0.269    -0.508    
    SLICE_X18Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.325    axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 axis_dma_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_axis_dma_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.308%)  route 0.224ns (51.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.564    -0.526    axis_dma_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X12Y49         FDRE                                         r  axis_dma_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  axis_dma_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[3]/Q
                         net (fo=1, routed)           0.224    -0.138    axis_dma_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[3]
    SLICE_X12Y51         LUT3 (Prop_lut3_I2_O)        0.045    -0.093 r  axis_dma_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.093    axis_dma_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[3]
    SLICE_X12Y51         FDRE                                         r  axis_dma_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.830    -0.762    axis_dma_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X12Y51         FDRE                                         r  axis_dma_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
                         clock pessimism              0.503    -0.259    
    SLICE_X12Y51         FDRE (Hold_fdre_C_D)         0.121    -0.138    axis_dma_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_axis_dma_design_clk_wiz_0_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.333       5.389      RAMB36_X2Y8      axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.333       5.389      RAMB36_X2Y8      axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.333       5.389      RAMB36_X2Y9      axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.333       5.389      RAMB36_X2Y9      axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.333       5.389      RAMB36_X0Y17     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/Use_BTC.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.333       5.389      RAMB36_X0Y17     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/Use_BTC.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.333       5.389      RAMB36_X1Y17     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/Use_BTC.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.333       5.389      RAMB36_X1Y17     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/Use_BTC.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.333       5.389      RAMB36_X2Y7      axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Profile_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.333       5.389      RAMB36_X2Y7      axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Profile_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.333       205.027    MMCME2_ADV_X0Y0  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X28Y78     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X28Y78     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X28Y78     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X28Y78     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X28Y78     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X28Y78     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.167       2.917      SLICE_X28Y78     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.167       2.917      SLICE_X28Y78     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X26Y4      axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X26Y4      axis_dma_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X18Y83     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X18Y83     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X18Y83     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X18Y83     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X18Y83     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X18Y83     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X18Y83     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X18Y83     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X18Y83     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X18Y83     axis_dma_design_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_axis_dma_design_clk_wiz_0_0
  To Clock:  clkfbout_axis_dma_design_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_axis_dma_design_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y3    axis_dma_design_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_axis_dma_design_clk_wiz_0_0
  To Clock:  clk_out1_axis_dma_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/dshot_axi_0/inst/dshot_0/state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.237ns  (logic 0.716ns (11.479%)  route 5.521ns (88.521%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 7.016 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.563    -0.778    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X11Y49         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.359 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=138, routed)         2.864     2.505    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ARESETN
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.297     2.802 f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/pwm_i_2__2/O
                         net (fo=352, routed)         2.657     5.459    axis_dma_design_i/dshot_axi_0/inst/dshot_0/AR[0]
    SLICE_X39Y6          FDPE                                         f  axis_dma_design_i/dshot_axi_0/inst/dshot_0/state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.516     7.016    axis_dma_design_i/dshot_axi_0/inst/dshot_0/S_AXI_ACLK
    SLICE_X39Y6          FDPE                                         r  axis_dma_design_i/dshot_axi_0/inst/dshot_0/state_reg[0]/C
                         clock pessimism              0.501     7.517    
                         clock uncertainty           -0.233     7.283    
    SLICE_X39Y6          FDPE (Recov_fdpe_C_PRE)     -0.359     6.924    axis_dma_design_i/dshot_axi_0/inst/dshot_0/state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.924    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/dshot_axi_0/inst/dshot_0/state_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.237ns  (logic 0.716ns (11.479%)  route 5.521ns (88.521%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 7.016 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.563    -0.778    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X11Y49         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.359 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=138, routed)         2.864     2.505    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ARESETN
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.297     2.802 f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/pwm_i_2__2/O
                         net (fo=352, routed)         2.657     5.459    axis_dma_design_i/dshot_axi_0/inst/dshot_0/AR[0]
    SLICE_X39Y6          FDPE                                         f  axis_dma_design_i/dshot_axi_0/inst/dshot_0/state_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.516     7.016    axis_dma_design_i/dshot_axi_0/inst/dshot_0/S_AXI_ACLK
    SLICE_X39Y6          FDPE                                         r  axis_dma_design_i/dshot_axi_0/inst/dshot_0/state_reg[1]/C
                         clock pessimism              0.501     7.517    
                         clock uncertainty           -0.233     7.283    
    SLICE_X39Y6          FDPE (Recov_fdpe_C_PRE)     -0.359     6.924    axis_dma_design_i/dshot_axi_0/inst/dshot_0/state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.924    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 0.716ns (11.822%)  route 5.340ns (88.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 7.015 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.563    -0.778    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X11Y49         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.359 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=138, routed)         2.864     2.505    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ARESETN
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.297     2.802 f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/pwm_i_2__2/O
                         net (fo=352, routed)         2.476     5.279    axis_dma_design_i/dshot_axi_0/inst/dshot_0/AR[0]
    SLICE_X41Y7          FDCE                                         f  axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.515     7.015    axis_dma_design_i/dshot_axi_0/inst/dshot_0/S_AXI_ACLK
    SLICE_X41Y7          FDCE                                         r  axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[11]/C
                         clock pessimism              0.501     7.516    
                         clock uncertainty           -0.233     7.282    
    SLICE_X41Y7          FDCE (Recov_fdce_C_CLR)     -0.405     6.877    axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[11]
  -------------------------------------------------------------------
                         required time                          6.877    
                         arrival time                          -5.279    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 0.716ns (11.822%)  route 5.340ns (88.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 7.015 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.563    -0.778    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X11Y49         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.359 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=138, routed)         2.864     2.505    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ARESETN
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.297     2.802 f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/pwm_i_2__2/O
                         net (fo=352, routed)         2.476     5.279    axis_dma_design_i/dshot_axi_0/inst/dshot_0/AR[0]
    SLICE_X41Y7          FDCE                                         f  axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.515     7.015    axis_dma_design_i/dshot_axi_0/inst/dshot_0/S_AXI_ACLK
    SLICE_X41Y7          FDCE                                         r  axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[12]/C
                         clock pessimism              0.501     7.516    
                         clock uncertainty           -0.233     7.282    
    SLICE_X41Y7          FDCE (Recov_fdce_C_CLR)     -0.405     6.877    axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[12]
  -------------------------------------------------------------------
                         required time                          6.877    
                         arrival time                          -5.279    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 0.716ns (11.822%)  route 5.340ns (88.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 7.015 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.563    -0.778    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X11Y49         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.359 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=138, routed)         2.864     2.505    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ARESETN
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.297     2.802 f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/pwm_i_2__2/O
                         net (fo=352, routed)         2.476     5.279    axis_dma_design_i/dshot_axi_0/inst/dshot_0/AR[0]
    SLICE_X41Y7          FDCE                                         f  axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.515     7.015    axis_dma_design_i/dshot_axi_0/inst/dshot_0/S_AXI_ACLK
    SLICE_X41Y7          FDCE                                         r  axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[8]/C
                         clock pessimism              0.501     7.516    
                         clock uncertainty           -0.233     7.282    
    SLICE_X41Y7          FDCE (Recov_fdce_C_CLR)     -0.405     6.877    axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[8]
  -------------------------------------------------------------------
                         required time                          6.877    
                         arrival time                          -5.279    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 0.716ns (11.822%)  route 5.340ns (88.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 7.015 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.563    -0.778    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X11Y49         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.359 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=138, routed)         2.864     2.505    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ARESETN
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.297     2.802 f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/pwm_i_2__2/O
                         net (fo=352, routed)         2.476     5.279    axis_dma_design_i/dshot_axi_0/inst/dshot_0/AR[0]
    SLICE_X41Y7          FDCE                                         f  axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.515     7.015    axis_dma_design_i/dshot_axi_0/inst/dshot_0/S_AXI_ACLK
    SLICE_X41Y7          FDCE                                         r  axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[9]/C
                         clock pessimism              0.501     7.516    
                         clock uncertainty           -0.233     7.282    
    SLICE_X41Y7          FDCE (Recov_fdce_C_CLR)     -0.405     6.877    axis_dma_design_i/dshot_axi_0/inst/dshot_0/counter_high_reg[9]
  -------------------------------------------------------------------
                         required time                          6.877    
                         arrival time                          -5.279    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/dshot_axi_0/inst/dshot_1/counter_high_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 0.716ns (12.375%)  route 5.070ns (87.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 6.947 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.563    -0.778    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X11Y49         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.359 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=138, routed)         2.864     2.505    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ARESETN
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.297     2.802 f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/pwm_i_2__2/O
                         net (fo=352, routed)         2.206     5.008    axis_dma_design_i/dshot_axi_0/inst/dshot_1/AR[0]
    SLICE_X33Y9          FDCE                                         f  axis_dma_design_i/dshot_axi_0/inst/dshot_1/counter_high_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.447     6.947    axis_dma_design_i/dshot_axi_0/inst/dshot_1/S_AXI_ACLK
    SLICE_X33Y9          FDCE                                         r  axis_dma_design_i/dshot_axi_0/inst/dshot_1/counter_high_reg[12]/C
                         clock pessimism              0.501     7.448    
                         clock uncertainty           -0.233     7.214    
    SLICE_X33Y9          FDCE (Recov_fdce_C_CLR)     -0.405     6.809    axis_dma_design_i/dshot_axi_0/inst/dshot_1/counter_high_reg[12]
  -------------------------------------------------------------------
                         required time                          6.809    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/dshot_axi_0/inst/dshot_1/counter_high_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 0.716ns (12.375%)  route 5.070ns (87.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 6.947 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.563    -0.778    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X11Y49         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.359 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=138, routed)         2.864     2.505    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ARESETN
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.297     2.802 f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/pwm_i_2__2/O
                         net (fo=352, routed)         2.206     5.008    axis_dma_design_i/dshot_axi_0/inst/dshot_1/AR[0]
    SLICE_X33Y9          FDCE                                         f  axis_dma_design_i/dshot_axi_0/inst/dshot_1/counter_high_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.447     6.947    axis_dma_design_i/dshot_axi_0/inst/dshot_1/S_AXI_ACLK
    SLICE_X33Y9          FDCE                                         r  axis_dma_design_i/dshot_axi_0/inst/dshot_1/counter_high_reg[13]/C
                         clock pessimism              0.501     7.448    
                         clock uncertainty           -0.233     7.214    
    SLICE_X33Y9          FDCE (Recov_fdce_C_CLR)     -0.405     6.809    axis_dma_design_i/dshot_axi_0/inst/dshot_1/counter_high_reg[13]
  -------------------------------------------------------------------
                         required time                          6.809    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/dshot_axi_0/inst/dshot_1/counter_high_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 0.716ns (12.375%)  route 5.070ns (87.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 6.947 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.563    -0.778    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X11Y49         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.359 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=138, routed)         2.864     2.505    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ARESETN
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.297     2.802 f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/pwm_i_2__2/O
                         net (fo=352, routed)         2.206     5.008    axis_dma_design_i/dshot_axi_0/inst/dshot_1/AR[0]
    SLICE_X33Y9          FDCE                                         f  axis_dma_design_i/dshot_axi_0/inst/dshot_1/counter_high_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.447     6.947    axis_dma_design_i/dshot_axi_0/inst/dshot_1/S_AXI_ACLK
    SLICE_X33Y9          FDCE                                         r  axis_dma_design_i/dshot_axi_0/inst/dshot_1/counter_high_reg[8]/C
                         clock pessimism              0.501     7.448    
                         clock uncertainty           -0.233     7.214    
    SLICE_X33Y9          FDCE (Recov_fdce_C_CLR)     -0.405     6.809    axis_dma_design_i/dshot_axi_0/inst/dshot_1/counter_high_reg[8]
  -------------------------------------------------------------------
                         required time                          6.809    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.820ns  (required time - arrival time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/dshot_axi_0/inst/dshot_2/counter_low_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@8.333ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 0.716ns (12.414%)  route 5.052ns (87.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 6.948 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.563    -0.778    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X11Y49         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.359 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=138, routed)         2.864     2.505    axis_dma_design_i/dshot_axi_0/inst/dshot_3/S_AXI_ARESETN
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.297     2.802 f  axis_dma_design_i/dshot_axi_0/inst/dshot_3/pwm_i_2__2/O
                         net (fo=352, routed)         2.188     4.990    axis_dma_design_i/dshot_axi_0/inst/dshot_2/AR[0]
    SLICE_X33Y7          FDCE                                         f  axis_dma_design_i/dshot_axi_0/inst/dshot_2/counter_low_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    M9                                                0.000     8.333 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.333    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     9.728 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.890    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     3.827 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.409    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.500 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       1.448     6.948    axis_dma_design_i/dshot_axi_0/inst/dshot_2/S_AXI_ACLK
    SLICE_X33Y7          FDCE                                         r  axis_dma_design_i/dshot_axi_0/inst/dshot_2/counter_low_reg[14]/C
                         clock pessimism              0.501     7.449    
                         clock uncertainty           -0.233     7.215    
    SLICE_X33Y7          FDCE (Recov_fdce_C_CLR)     -0.405     6.810    axis_dma_design_i/dshot_axi_0/inst/dshot_2/counter_low_reg[14]
  -------------------------------------------------------------------
                         required time                          6.810    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                  1.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.386ns  (arrival time - required time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.226ns (14.243%)  route 1.361ns (85.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.564    -0.526    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X11Y49         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=138, routed)         1.085     0.687    axis_dma_design_i/pwm_capture_0/inst/p3/S_AXI_ARESETN
    SLICE_X29Y52         LUT1 (Prop_lut1_I0_O)        0.098     0.785 f  axis_dma_design_i/pwm_capture_0/inst/p3/FSM_sequential_state[1]_i_2__4/O
                         net (fo=318, routed)         0.276     1.061    axis_dma_design_i/pwm_capture_0/inst/p2/p_0_in
    SLICE_X30Y51         FDCE                                         f  axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.832    -0.761    axis_dma_design_i/pwm_capture_0/inst/p2/S_AXI_ACLK
    SLICE_X30Y51         FDCE                                         r  axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[10]/C
                         clock pessimism              0.503    -0.258    
    SLICE_X30Y51         FDCE (Remov_fdce_C_CLR)     -0.067    -0.325    axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.386ns  (arrival time - required time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.226ns (14.243%)  route 1.361ns (85.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.564    -0.526    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X11Y49         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=138, routed)         1.085     0.687    axis_dma_design_i/pwm_capture_0/inst/p3/S_AXI_ARESETN
    SLICE_X29Y52         LUT1 (Prop_lut1_I0_O)        0.098     0.785 f  axis_dma_design_i/pwm_capture_0/inst/p3/FSM_sequential_state[1]_i_2__4/O
                         net (fo=318, routed)         0.276     1.061    axis_dma_design_i/pwm_capture_0/inst/p2/p_0_in
    SLICE_X30Y51         FDCE                                         f  axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.832    -0.761    axis_dma_design_i/pwm_capture_0/inst/p2/S_AXI_ACLK
    SLICE_X30Y51         FDCE                                         r  axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[11]/C
                         clock pessimism              0.503    -0.258    
    SLICE_X30Y51         FDCE (Remov_fdce_C_CLR)     -0.067    -0.325    axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.386ns  (arrival time - required time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.226ns (14.243%)  route 1.361ns (85.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.564    -0.526    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X11Y49         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=138, routed)         1.085     0.687    axis_dma_design_i/pwm_capture_0/inst/p3/S_AXI_ARESETN
    SLICE_X29Y52         LUT1 (Prop_lut1_I0_O)        0.098     0.785 f  axis_dma_design_i/pwm_capture_0/inst/p3/FSM_sequential_state[1]_i_2__4/O
                         net (fo=318, routed)         0.276     1.061    axis_dma_design_i/pwm_capture_0/inst/p2/p_0_in
    SLICE_X30Y51         FDCE                                         f  axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.832    -0.761    axis_dma_design_i/pwm_capture_0/inst/p2/S_AXI_ACLK
    SLICE_X30Y51         FDCE                                         r  axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[4]/C
                         clock pessimism              0.503    -0.258    
    SLICE_X30Y51         FDCE (Remov_fdce_C_CLR)     -0.067    -0.325    axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.386ns  (arrival time - required time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.226ns (14.243%)  route 1.361ns (85.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.564    -0.526    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X11Y49         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=138, routed)         1.085     0.687    axis_dma_design_i/pwm_capture_0/inst/p3/S_AXI_ARESETN
    SLICE_X29Y52         LUT1 (Prop_lut1_I0_O)        0.098     0.785 f  axis_dma_design_i/pwm_capture_0/inst/p3/FSM_sequential_state[1]_i_2__4/O
                         net (fo=318, routed)         0.276     1.061    axis_dma_design_i/pwm_capture_0/inst/p2/p_0_in
    SLICE_X30Y51         FDCE                                         f  axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.832    -0.761    axis_dma_design_i/pwm_capture_0/inst/p2/S_AXI_ACLK
    SLICE_X30Y51         FDCE                                         r  axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[5]/C
                         clock pessimism              0.503    -0.258    
    SLICE_X30Y51         FDCE (Remov_fdce_C_CLR)     -0.067    -0.325    axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.386ns  (arrival time - required time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.226ns (14.243%)  route 1.361ns (85.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.564    -0.526    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X11Y49         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=138, routed)         1.085     0.687    axis_dma_design_i/pwm_capture_0/inst/p3/S_AXI_ARESETN
    SLICE_X29Y52         LUT1 (Prop_lut1_I0_O)        0.098     0.785 f  axis_dma_design_i/pwm_capture_0/inst/p3/FSM_sequential_state[1]_i_2__4/O
                         net (fo=318, routed)         0.276     1.061    axis_dma_design_i/pwm_capture_0/inst/p2/p_0_in
    SLICE_X30Y51         FDCE                                         f  axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.832    -0.761    axis_dma_design_i/pwm_capture_0/inst/p2/S_AXI_ACLK
    SLICE_X30Y51         FDCE                                         r  axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[6]/C
                         clock pessimism              0.503    -0.258    
    SLICE_X30Y51         FDCE (Remov_fdce_C_CLR)     -0.067    -0.325    axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.386ns  (arrival time - required time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.226ns (14.243%)  route 1.361ns (85.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.564    -0.526    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X11Y49         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=138, routed)         1.085     0.687    axis_dma_design_i/pwm_capture_0/inst/p3/S_AXI_ARESETN
    SLICE_X29Y52         LUT1 (Prop_lut1_I0_O)        0.098     0.785 f  axis_dma_design_i/pwm_capture_0/inst/p3/FSM_sequential_state[1]_i_2__4/O
                         net (fo=318, routed)         0.276     1.061    axis_dma_design_i/pwm_capture_0/inst/p2/p_0_in
    SLICE_X30Y51         FDCE                                         f  axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.832    -0.761    axis_dma_design_i/pwm_capture_0/inst/p2/S_AXI_ACLK
    SLICE_X30Y51         FDCE                                         r  axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[7]/C
                         clock pessimism              0.503    -0.258    
    SLICE_X30Y51         FDCE (Remov_fdce_C_CLR)     -0.067    -0.325    axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.386ns  (arrival time - required time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.226ns (14.243%)  route 1.361ns (85.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.564    -0.526    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X11Y49         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=138, routed)         1.085     0.687    axis_dma_design_i/pwm_capture_0/inst/p3/S_AXI_ARESETN
    SLICE_X29Y52         LUT1 (Prop_lut1_I0_O)        0.098     0.785 f  axis_dma_design_i/pwm_capture_0/inst/p3/FSM_sequential_state[1]_i_2__4/O
                         net (fo=318, routed)         0.276     1.061    axis_dma_design_i/pwm_capture_0/inst/p2/p_0_in
    SLICE_X30Y51         FDCE                                         f  axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.832    -0.761    axis_dma_design_i/pwm_capture_0/inst/p2/S_AXI_ACLK
    SLICE_X30Y51         FDCE                                         r  axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[8]/C
                         clock pessimism              0.503    -0.258    
    SLICE_X30Y51         FDCE (Remov_fdce_C_CLR)     -0.067    -0.325    axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.386ns  (arrival time - required time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.226ns (14.243%)  route 1.361ns (85.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.564    -0.526    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X11Y49         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=138, routed)         1.085     0.687    axis_dma_design_i/pwm_capture_0/inst/p3/S_AXI_ARESETN
    SLICE_X29Y52         LUT1 (Prop_lut1_I0_O)        0.098     0.785 f  axis_dma_design_i/pwm_capture_0/inst/p3/FSM_sequential_state[1]_i_2__4/O
                         net (fo=318, routed)         0.276     1.061    axis_dma_design_i/pwm_capture_0/inst/p2/p_0_in
    SLICE_X30Y51         FDCE                                         f  axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.832    -0.761    axis_dma_design_i/pwm_capture_0/inst/p2/S_AXI_ACLK
    SLICE_X30Y51         FDCE                                         r  axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[9]/C
                         clock pessimism              0.503    -0.258    
    SLICE_X30Y51         FDCE (Remov_fdce_C_CLR)     -0.067    -0.325    axis_dma_design_i/pwm_capture_0/inst/p2/pwm_off_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.483ns  (arrival time - required time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/pwm_capture_0/inst/p6/pwm_off_count_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.226ns (13.634%)  route 1.432ns (86.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.564    -0.526    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X11Y49         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=138, routed)         1.085     0.687    axis_dma_design_i/pwm_capture_0/inst/p3/S_AXI_ARESETN
    SLICE_X29Y52         LUT1 (Prop_lut1_I0_O)        0.098     0.785 f  axis_dma_design_i/pwm_capture_0/inst/p3/FSM_sequential_state[1]_i_2__4/O
                         net (fo=318, routed)         0.347     1.132    axis_dma_design_i/pwm_capture_0/inst/p6/p_0_in
    SLICE_X29Y53         FDCE                                         f  axis_dma_design_i/pwm_capture_0/inst/p6/pwm_off_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.831    -0.762    axis_dma_design_i/pwm_capture_0/inst/p6/S_AXI_ACLK
    SLICE_X29Y53         FDCE                                         r  axis_dma_design_i/pwm_capture_0/inst/p6/pwm_off_count_reg[10]/C
                         clock pessimism              0.503    -0.259    
    SLICE_X29Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.351    axis_dma_design_i/pwm_capture_0/inst/p6/pwm_off_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.483ns  (arrival time - required time)
  Source:                 axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            axis_dma_design_i/pwm_capture_0/inst/p6/pwm_off_count_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_axis_dma_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns - clk_out1_axis_dma_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.226ns (13.634%)  route 1.432ns (86.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.564    -0.526    axis_dma_design_i/rst_clk_wiz_0_120M/U0/slowest_sync_clk
    SLICE_X11Y49         FDRE                                         r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  axis_dma_design_i/rst_clk_wiz_0_120M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=138, routed)         1.085     0.687    axis_dma_design_i/pwm_capture_0/inst/p3/S_AXI_ARESETN
    SLICE_X29Y52         LUT1 (Prop_lut1_I0_O)        0.098     0.785 f  axis_dma_design_i/pwm_capture_0/inst/p3/FSM_sequential_state[1]_i_2__4/O
                         net (fo=318, routed)         0.347     1.132    axis_dma_design_i/pwm_capture_0/inst/p6/p_0_in
    SLICE_X29Y53         FDCE                                         f  axis_dma_design_i/pwm_capture_0/inst/p6/pwm_off_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axis_dma_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    axis_dma_design_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  axis_dma_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    axis_dma_design_i/clk_wiz_0/inst/clk_in1_axis_dma_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  axis_dma_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    axis_dma_design_i/clk_wiz_0/inst/clk_out1_axis_dma_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  axis_dma_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13909, routed)       0.831    -0.762    axis_dma_design_i/pwm_capture_0/inst/p6/S_AXI_ACLK
    SLICE_X29Y53         FDCE                                         r  axis_dma_design_i/pwm_capture_0/inst/p6/pwm_off_count_reg[11]/C
                         clock pessimism              0.503    -0.259    
    SLICE_X29Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.351    axis_dma_design_i/pwm_capture_0/inst/p6/pwm_off_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  1.483    





