<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>DSP Link Application Programming Interface (API): archdefs.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.7.2 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<h1>archdefs.h File Reference</h1>  </div>
</div>
<div class="contents">
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Defines platform specific attributes for user applications. </p>
<p>============================================================================</p>
<dl class="user"><dt><b>Path:</b></dt><dd>/gpp/inc/usr/</dd></dl>
<dl class="user"><dt><b>Version:</b></dt><dd>1.65.01.05_eng ============================================================================ </dd></dl>
<dl class="user"><dt><b>Copyright:</b></dt><dd>Copyright (C) 2002-2009, Texas Instruments Incorporated - <a href="http://www.ti.com/">http://www.ti.com/</a></dd></dl>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<p>* Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</p>
<p>* Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</p>
<p>* Neither the name of Texas Instruments Incorporated nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</p>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. ============================================================================ </p>
<code>#include &lt;<a class="el" href="gpptypes_8h_source.html">gpptypes.h</a>&gt;</code><br/>
<!-- startSectionHeader --><div class="dynheader">
Include dependency graph for archdefs.h:<!-- endSectionHeader --></div>
<!-- startSectionSummary --><!-- endSectionSummary --><!-- startSectionContent --><div class="dyncontent">
<div class="center"><img src="archdefs_8h__incl.png" border="0" usemap="#archdefs_8h" alt=""/></div>
<map name="archdefs_8h" id="archdefs_8h">
<area shape="rect" href="gpptypes_8h.html" title="Defines the type system for DSP/BIOS Link." alt="" coords="8,83,88,107" /></map>
<!-- endSectionContent --></div>
<!-- startSectionHeader --><div class="dynheader">
This graph shows which files directly or indirectly include this file:<!-- endSectionHeader --></div>
<!-- startSectionSummary --><!-- endSectionSummary --><!-- startSectionContent --><div class="dyncontent">
<div class="center"><img src="archdefs_8h__dep__incl.png" border="0" usemap="#archdefs_8hdep" alt=""/></div>
<map name="archdefs_8hdep" id="archdefs_8hdep">
<area shape="rect" href="gpp_2inc_2dsplink_8h.html" title="dsplink.h" alt="" coords="2186,109,2255,133" /><area shape="rect" href="gpp_2inc_2mpcsdefs_8h.html" title="mpcsdefs.h" alt="" coords="4730,184,4810,208" /><area shape="rect" href="gpp_2inc_2ringiodefs_8h.html" title="ringiodefs.h" alt="" coords="4689,258,4774,282" /><area shape="rect" href="dsp_2inc_2mpcs_8h.html" title="mpcs.h" alt="" coords="4555,258,4614,282" /><area shape="rect" href="dsp_2inc_2mpcsdefs_8h.html" title="mpcsdefs.h" alt="" coords="4245,184,4325,208" /><area shape="rect" href="dsp_2inc_2mplist_8h.html" title="mplist.h" alt="" coords="4349,184,4413,208" /><area shape="rect" href="dsp_2inc_2notify_8h.html" title="notify.h" alt="" coords="4437,184,4498,208" /><area shape="rect" href="dsp_2inc_2ringio_8h.html" title="ringio.h" alt="" coords="3619,333,3681,357" /><area shape="rect" href="zcpy__mqt_8h.html" title="Defines the exported interface of the ZCPY MQT for GPP&#45;DSP communication." alt="" coords="4573,184,4655,208" /><area shape="rect" href="chnl_8h.html" title="Defines the interfaces and data structures for the API sub&#45;component CHNL." alt="" coords="2279,258,2333,282" /><area shape="rect" href="chnldefs_8h.html" title="Defines data types and structures used by CHNL component." alt="" coords="2058,184,2133,208" /><area shape="rect" href="da8xxgem__hal_8h.html" title="Hardware Abstraction Layer for Power Controller (PWR) module in Primus. Declares necessary functions ..." alt="" coords="157,184,266,208" /><area shape="rect" href="da8xxgem__hal__intgen_8h.html" title="Declares necessary functions for Interrupt Handling." alt="" coords="7,258,157,282" /><area shape="rect" href="da8xxgem__hal__pwr_8h.html" title="Hardware Abstraction Layer for Power Controller (PWR) module in Primus. Declares necessary functions ..." alt="" coords="181,258,317,282" /><area shape="rect" href="da8xxgem__hal__boot_8h.html" title="Hardware Abstraction Layer for Primus Boot controller. Defines the Platform specific HAL (Hardware Ab..." alt="" coords="442,184,581,208" /><area shape="rect" href="da8xxgem__hal__shmem_8h.html" title="Hardware Abstraction Layer for Shared memory interface." alt="" coords="605,184,759,208" /><area shape="rect" href="da8xxgem__phy__shmem_8h.html" title="Physical Interface Abstraction Layer for DA8XXGem." alt="" coords="783,184,941,208" /><area shape="rect" href="gpp_2inc_2dbc_8h.html" title="dbc.h" alt="" coords="965,184,1015,208" /><area shape="rect" href="dm6437__hal_8h.html" title="Hardware Abstraction Layer for 64LC_PCI. Define the Platform specific HAL (Hardware Abstraction Layer..." alt="" coords="1435,184,1531,208" /><area shape="rect" href="dm6437__hal__pci_8h.html" title="Hardware Abstraction Layer for PC&#45;DM64LC PCI interface. Defines interfaces to initialize the PCI inte..." alt="" coords="895,258,1015,282" /><area shape="rect" href="dm6437__hal__pci__boot_8h.html" title="BOOT controller module header file." alt="" coords="1215,333,1365,357" /><area shape="rect" href="dm6437__hal__pci__dma_8h.html" title="DMA module header file." alt="" coords="1042,333,1191,357" /><area shape="rect" href="dm6437__hal__pci__intgen_8h.html" title="Interrupt Generation module header file." alt="" coords="338,333,498,357" /><area shape="rect" href="dm6437__hal__pci__map_8h.html" title="Map module header file." alt="" coords="522,333,671,357" /><area shape="rect" href="dm6437__hal__pci__pwr_8h.html" title="Power Management module header file." alt="" coords="695,333,842,357" /><area shape="rect" href="dm6437__hal__pci__rdwr_8h.html" title="Read Write module header file." alt="" coords="866,333,1018,357" /><area shape="rect" href="dm6437__hal__vlynq_8h.html" title="Hardware Abstraction Layer for PC&#45;DM64LC VLYNQ interface. Defines interfaces to initialize the VLYNQ ..." alt="" coords="1647,258,1781,282" /><area shape="rect" href="dm6437__hal__vlynq__boot_8h.html" title="BOOT controller module header file." alt="" coords="1389,333,1554,357" /><area shape="rect" href="dm6437__hal__vlynq__dma_8h.html" title="DMA module header file." alt="" coords="1578,333,1741,357" /><area shape="rect" href="dm6437__hal__vlynq__intgen_8h.html" title="Interrupt Generation module header file." alt="" coords="2141,333,2314,357" /><area shape="rect" href="dm6437__hal__vlynq__map_8h.html" title="Map module header file." alt="" coords="2338,333,2501,357" /><area shape="rect" href="dm6437__hal__vlynq__pwr_8h.html" title="Power Management module header file." alt="" coords="1765,333,1927,357" /><area shape="rect" href="dm6437__hal__vlynq__rdwr_8h.html" title="Read Write module header file." alt="" coords="1951,333,2117,357" /><area shape="rect" href="dm6437__phy__pci_8h.html" title="Hardware Abstraction Layer for DM6437. Define the Platform specific HAL (Hardware Abstraction Layer) ..." alt="" coords="1957,258,2079,282" /><area shape="rect" href="dm64446gem__hal__shmem_8h.html" title="Hardware Abstraction Layer for Shared memory interface." alt="" coords="2258,184,2431,208" /><area shape="rect" href="dm6446gem__hal_8h.html" title="Hardware Abstraction Layer for Power Controller (PWR) module in Davinci. Declares necessary functions..." alt="" coords="2557,184,2677,208" /><area shape="rect" href="dm6446gem__hal__intgen_8h.html" title="Declares necessary functions for Interrupt Handling." alt="" coords="2521,258,2681,282" /><area shape="rect" href="dm6446gem__hal__pwr_8h.html" title="Hardware Abstraction Layer for Power Controller (PWR) module in Davinci. Declares necessary functions..." alt="" coords="2929,258,3075,282" /><area shape="rect" href="dm6446gem__hal__boot_8h.html" title="Hardware Abstraction Layer for Davinci Boot controller. Defines the Platform specific HAL (Hardware A..." alt="" coords="2701,184,2850,208" /><area shape="rect" href="dm6446gem__phy__shmem_8h.html" title="Physical Interface Abstraction Layer for DM6446Gem." alt="" coords="2874,184,3042,208" /><area shape="rect" href="dm6467gem__dspclk_8h.html" title="Defines the interfaces and data structures for the DSPCLK access." alt="" coords="3066,184,3205,208" /><area shape="rect" href="dm6467gem__hal_8h.html" title="Hardware Abstraction Layer for Power Controller (PWR) module in Davinci. Declares necessary functions..." alt="" coords="3330,184,3450,208" /><area shape="rect" href="dm6467gem__hal__intgen_8h.html" title="Declares necessary functions for Interrupt Handling." alt="" coords="3262,258,3422,282" /><area shape="rect" href="dm6467gem__hal__pwr_8h.html" title="Hardware Abstraction Layer for Power Controller (PWR) module in Davinci. Declares necessary functions..." alt="" coords="3673,258,3819,282" /><area shape="rect" href="dm6467gem__hal__boot_8h.html" title="Hardware Abstraction Layer for Davinci Boot controller. Defines the Platform specific HAL (Hardware A..." alt="" coords="3474,184,3623,208" /><area shape="rect" href="dm6467gem__hal__shmem_8h.html" title="Hardware Abstraction Layer for Shared memory interface." alt="" coords="3647,184,3813,208" /><area shape="rect" href="dm6467gem__phy__shmem_8h.html" title="Physical Interface Abstraction Layer for DM6467Gem." alt="" coords="3837,184,4005,208" /><area shape="rect" href="dm648__hal_8h.html" title="Hardware Abstraction Layer for DM648. Define the Platform specific HAL (Hardware Abstraction Layer) o..." alt="" coords="4130,184,4221,208" /><area shape="rect" href="dm648__hal__pci_8h.html" title="Hardware Abstraction Layer for PC&#45;DM648 PCI interface. Defines interfaces to initialize the PCI inter..." alt="" coords="4118,258,4233,282" /></map>
<!-- endSectionContent --></div>

<p><a href="archdefs_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="archdefs_8h.html#af239a16b13532bcbf2bc310244853515">SHMEM_INTERFACE</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface number for shared memory interface. ============================================================================.  <a href="#af239a16b13532bcbf2bc310244853515"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="archdefs_8h.html#a168f503071defed1fac49b6c6fc6175d">PCI_INTERFACE</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface number for PCI interface. ============================================================================.  <a href="#a168f503071defed1fac49b6c6fc6175d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="archdefs_8h.html#a15ba09c0ff1e038fc9620d3beafd9b4d">VLYNQ_INTERFACE</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface number for VLYNQ interface. ============================================================================.  <a href="#a15ba09c0ff1e038fc9620d3beafd9b4d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="archdefs_8h.html#aac7d847d92891b5da719516a99bec63e">DSP_MAUSIZE</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of the DSP MAU (in bytes). ============================================================================.  <a href="#aac7d847d92891b5da719516a99bec63e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="archdefs_8h.html#ae7c0bdf72befb330c751bc6b9dde7835">DSPLINK_BUF_ALIGN</a>&#160;&#160;&#160;128</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Alignment of message buffers allocated for transfer. ============================================================================.  <a href="#ae7c0bdf72befb330c751bc6b9dde7835"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="archdefs_8h.html#abbe8794e4bb21ee26dcdaec49480d904">ADD_PADDING</a>(padVar, count)&#160;&#160;&#160;<a class="el" href="gpptypes_8h.html#af2fd3d24ee30e46b06a5a551cbabaab7">Uint16</a> padVar [count] ;</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to add padding to a structure. ============================================================================.  <a href="#abbe8794e4bb21ee26dcdaec49480d904"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="archdefs_8h.html#abf46c6b87f059894c649b6f3483d0898">DSPLINK_ALIGN</a>(x, y)&#160;&#160;&#160;(<a class="el" href="gpptypes_8h.html#ac978057e4cdffa92fc7120b5d5c69f15">Uint32</a>)((<a class="el" href="gpptypes_8h.html#ac978057e4cdffa92fc7120b5d5c69f15">Uint32</a>)((x + y - 1) / y) * y)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to align a number. x: The number to be aligned y: The value that the number should be aligned to. ============================================================================.  <a href="#abf46c6b87f059894c649b6f3483d0898"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="archdefs_8h.html#acee196421e9a06f7700bb3064b13b37a">REG</a>(x)&#160;&#160;&#160;*((volatile <a class="el" href="gpptypes_8h.html#ac978057e4cdffa92fc7120b5d5c69f15">Uint32</a> *) (x))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Gives the value of a 32-bit register. ============================================================================.  <a href="#acee196421e9a06f7700bb3064b13b37a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="archdefs_8h.html#a6d91bfd9a1839aa2f6eeec2cd9f4c117">RTC_REG_VALUE</a>(x)&#160;&#160;&#160;*((volatile <a class="el" href="gpptypes_8h.html#ac978057e4cdffa92fc7120b5d5c69f15">Uint32</a> *) (x))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Gives the value of a 32-bit register. ============================================================================.  <a href="#a6d91bfd9a1839aa2f6eeec2cd9f4c117"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="archdefs_8h.html#a9d2fc5ab628778f7423221c67a616063">CACHE_L2_LINESIZE</a>&#160;&#160;&#160;128</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Line size of DSP L2 cache (in bytes). ============================================================================.  <a href="#a9d2fc5ab628778f7423221c67a616063"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="archdefs_8h.html#a2e17305a4916a714503ab3b3dd53eb33">DSPLINK_16BIT_PADDING</a>&#160;&#160;&#160;((CACHE_L2_LINESIZE - sizeof (<a class="el" href="gpptypes_8h.html#af2fd3d24ee30e46b06a5a551cbabaab7">Uint16</a>)) / 2)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Padding required for alignment of a 16-bit value (for L2 cache) in 16-bit words. ============================================================================.  <a href="#a2e17305a4916a714503ab3b3dd53eb33"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="archdefs_8h.html#aae34342934e132823f12801dff5a3018">DSPLINK_32BIT_PADDING</a>&#160;&#160;&#160;((CACHE_L2_LINESIZE - sizeof (<a class="el" href="gpptypes_8h.html#ac978057e4cdffa92fc7120b5d5c69f15">Uint32</a>)) / 2)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Padding required for alignment of a 32-bit value (for L2 cache) in 16-bit words. ============================================================================.  <a href="#aae34342934e132823f12801dff5a3018"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="archdefs_8h.html#aae8a0221c61703a81fb5e5f1008e191e">DSPLINK_BOOL_PADDING</a>&#160;&#160;&#160;((CACHE_L2_LINESIZE - sizeof (<a class="el" href="gpptypes_8h.html#a9859b6c55ac7f5facdf03d3c10992647">Bool</a>)) / 2)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Padding required for alignment of a Boolean value (for L2 cache) in 16-bit words. ============================================================================.  <a href="#aae8a0221c61703a81fb5e5f1008e191e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="archdefs_8h.html#a43f4094e1f1e19211a7b7e6275a157cb">DSPLINK_PTR_PADDING</a>&#160;&#160;&#160;((CACHE_L2_LINESIZE - sizeof (Void *)) / 2)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Padding required for alignment of a pointer value (for L2 cache) in 16-bit words. ============================================================================.  <a href="#a43f4094e1f1e19211a7b7e6275a157cb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="archdefs_8h.html#a7dcea5a297a2a6a471aaf2122ddb63f3">LDRV_DRV_CTRL_SIZE</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Padding required for DSP L2 cache line alignment within LDRV_DRV control structure. ============================================================================.  <a href="#a7dcea5a297a2a6a471aaf2122ddb63f3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="archdefs_8h.html#ad2e313b0e83220901bf8235166edf2af">LDRV_DRV_PADDING</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="archdefs_8h.html#ab47d7d1605357b2cc4fb509c56092b38">LDRV_IPS_CTRL_PADDING</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Padding length for the IPS shared configuration structure. ============================================================================.  <a href="#ab47d7d1605357b2cc4fb509c56092b38"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="archdefs_8h.html#af74d553809c0b859c98f2eff45dc31cf">IPS_EVENT_ENTRY_PADDING</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="archdefs_8h.html#a52084dc42e733ca5f61a42903f56396c">IPS_CTRL_PADDING</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Padding length for the IPS control structure. ============================================================================.  <a href="#a52084dc42e733ca5f61a42903f56396c"></a><br/></td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="af239a16b13532bcbf2bc310244853515"></a><!-- doxytag: member="archdefs.h::SHMEM_INTERFACE" ref="af239a16b13532bcbf2bc310244853515" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHMEM_INTERFACE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interface number for shared memory interface. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>SHMEM_INTERFACE </dd></dl>

</div>
</div>
<a class="anchor" id="a168f503071defed1fac49b6c6fc6175d"></a><!-- doxytag: member="archdefs.h::PCI_INTERFACE" ref="a168f503071defed1fac49b6c6fc6175d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI_INTERFACE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interface number for PCI interface. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>PCI_INTERFACE </dd></dl>

</div>
</div>
<a class="anchor" id="a15ba09c0ff1e038fc9620d3beafd9b4d"></a><!-- doxytag: member="archdefs.h::VLYNQ_INTERFACE" ref="a15ba09c0ff1e038fc9620d3beafd9b4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VLYNQ_INTERFACE&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interface number for VLYNQ interface. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>VLYNQ_INTERFACE </dd></dl>

</div>
</div>
<a class="anchor" id="aac7d847d92891b5da719516a99bec63e"></a><!-- doxytag: member="archdefs.h::DSP_MAUSIZE" ref="aac7d847d92891b5da719516a99bec63e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSP_MAUSIZE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Size of the DSP MAU (in bytes). ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DSP_MAUSIZE </dd></dl>

</div>
</div>
<a class="anchor" id="ae7c0bdf72befb330c751bc6b9dde7835"></a><!-- doxytag: member="archdefs.h::DSPLINK_BUF_ALIGN" ref="ae7c0bdf72befb330c751bc6b9dde7835" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSPLINK_BUF_ALIGN&#160;&#160;&#160;128</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Alignment of message buffers allocated for transfer. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DSPLINK_BUF_ALIGN </dd></dl>

</div>
</div>
<a class="anchor" id="abbe8794e4bb21ee26dcdaec49480d904"></a><!-- doxytag: member="archdefs.h::ADD_PADDING" ref="abbe8794e4bb21ee26dcdaec49480d904" args="(padVar, count)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADD_PADDING</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">padVar, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">count&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="gpptypes_8h.html#af2fd3d24ee30e46b06a5a551cbabaab7">Uint16</a> padVar [count] ;</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Macro to add padding to a structure. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>ADD_PADDING </dd></dl>

</div>
</div>
<a class="anchor" id="abf46c6b87f059894c649b6f3483d0898"></a><!-- doxytag: member="archdefs.h::DSPLINK_ALIGN" ref="abf46c6b87f059894c649b6f3483d0898" args="(x, y)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSPLINK_ALIGN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">y&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(<a class="el" href="gpptypes_8h.html#ac978057e4cdffa92fc7120b5d5c69f15">Uint32</a>)((<a class="el" href="gpptypes_8h.html#ac978057e4cdffa92fc7120b5d5c69f15">Uint32</a>)((x + y - 1) / y) * y)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Macro to align a number. x: The number to be aligned y: The value that the number should be aligned to. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DSPLINK_ALIGN </dd></dl>

</div>
</div>
<a class="anchor" id="acee196421e9a06f7700bb3064b13b37a"></a><!-- doxytag: member="archdefs.h::REG" ref="acee196421e9a06f7700bb3064b13b37a" args="(x)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x&#160;)</td>
          <td>&#160;&#160;&#160;*((volatile <a class="el" href="gpptypes_8h.html#ac978057e4cdffa92fc7120b5d5c69f15">Uint32</a> *) (x))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Gives the value of a 32-bit register. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Macro:</b></dt><dd>REG </dd></dl>

</div>
</div>
<a class="anchor" id="a6d91bfd9a1839aa2f6eeec2cd9f4c117"></a><!-- doxytag: member="archdefs.h::RTC_REG_VALUE" ref="a6d91bfd9a1839aa2f6eeec2cd9f4c117" args="(x)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_REG_VALUE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x&#160;)</td>
          <td>&#160;&#160;&#160;*((volatile <a class="el" href="gpptypes_8h.html#ac978057e4cdffa92fc7120b5d5c69f15">Uint32</a> *) (x))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Gives the value of a 32-bit register. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Macro:</b></dt><dd>RTC_REG_VALUE </dd></dl>

</div>
</div>
<a class="anchor" id="a9d2fc5ab628778f7423221c67a616063"></a><!-- doxytag: member="archdefs.h::CACHE_L2_LINESIZE" ref="a9d2fc5ab628778f7423221c67a616063" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_L2_LINESIZE&#160;&#160;&#160;128</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Line size of DSP L2 cache (in bytes). ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>CACHE_L2_LINESIZE </dd></dl>

</div>
</div>
<a class="anchor" id="a2e17305a4916a714503ab3b3dd53eb33"></a><!-- doxytag: member="archdefs.h::DSPLINK_16BIT_PADDING" ref="a2e17305a4916a714503ab3b3dd53eb33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSPLINK_16BIT_PADDING&#160;&#160;&#160;((CACHE_L2_LINESIZE - sizeof (<a class="el" href="gpptypes_8h.html#af2fd3d24ee30e46b06a5a551cbabaab7">Uint16</a>)) / 2)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Padding required for alignment of a 16-bit value (for L2 cache) in 16-bit words. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DSPLINK_16BIT_PADDING </dd></dl>

</div>
</div>
<a class="anchor" id="aae34342934e132823f12801dff5a3018"></a><!-- doxytag: member="archdefs.h::DSPLINK_32BIT_PADDING" ref="aae34342934e132823f12801dff5a3018" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSPLINK_32BIT_PADDING&#160;&#160;&#160;((CACHE_L2_LINESIZE - sizeof (<a class="el" href="gpptypes_8h.html#ac978057e4cdffa92fc7120b5d5c69f15">Uint32</a>)) / 2)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Padding required for alignment of a 32-bit value (for L2 cache) in 16-bit words. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DSPLINK_32BIT_PADDING </dd></dl>

</div>
</div>
<a class="anchor" id="aae8a0221c61703a81fb5e5f1008e191e"></a><!-- doxytag: member="archdefs.h::DSPLINK_BOOL_PADDING" ref="aae8a0221c61703a81fb5e5f1008e191e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSPLINK_BOOL_PADDING&#160;&#160;&#160;((CACHE_L2_LINESIZE - sizeof (<a class="el" href="gpptypes_8h.html#a9859b6c55ac7f5facdf03d3c10992647">Bool</a>)) / 2)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Padding required for alignment of a Boolean value (for L2 cache) in 16-bit words. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DSPLINK_BOOL_PADDING </dd></dl>

</div>
</div>
<a class="anchor" id="a43f4094e1f1e19211a7b7e6275a157cb"></a><!-- doxytag: member="archdefs.h::DSPLINK_PTR_PADDING" ref="a43f4094e1f1e19211a7b7e6275a157cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSPLINK_PTR_PADDING&#160;&#160;&#160;((CACHE_L2_LINESIZE - sizeof (Void *)) / 2)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Padding required for alignment of a pointer value (for L2 cache) in 16-bit words. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DSPLINK_PTR_PADDING </dd></dl>

</div>
</div>
<a class="anchor" id="a7dcea5a297a2a6a471aaf2122ddb63f3"></a><!-- doxytag: member="archdefs.h::LDRV_DRV_CTRL_SIZE" ref="a7dcea5a297a2a6a471aaf2122ddb63f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDRV_DRV_CTRL_SIZE</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(   (<span class="keyword">sizeof</span> (<a class="code" href="gpptypes_8h.html#ac978057e4cdffa92fc7120b5d5c69f15">Uint32</a>) * 23)                      \
                            +  (<span class="keyword">sizeof</span> (<a class="code" href="gpptypes_8h.html#a6fee810e1505b6a8ed4753f4e74b4940">Char8</a>) * <a class="code" href="dsp_2inc_2dsplink_8h.html#add8ac719790b5a00d247e7f0342f8682" title="Maximum length of string. ===========================================================================...">DSP_MAX_STRLEN</a>)           \
                            +  (<span class="keyword">sizeof</span> (<a class="code" href="gpptypes_8h.html#ac978057e4cdffa92fc7120b5d5c69f15">Uint32</a>) * 4))
</pre></div>
<p>Padding required for DSP L2 cache line alignment within LDRV_DRV control structure. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>LDRV_DRV_PADDING </dd></dl>

</div>
</div>
<a class="anchor" id="ad2e313b0e83220901bf8235166edf2af"></a><!-- doxytag: member="archdefs.h::LDRV_DRV_PADDING" ref="ad2e313b0e83220901bf8235166edf2af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDRV_DRV_PADDING</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">((     <a class="code" href="archdefs_8h.html#abf46c6b87f059894c649b6f3483d0898" title="Macro to align a number. x: The number to be aligned y: The value that the number should be aligned t...">DSPLINK_ALIGN</a> (<a class="code" href="archdefs_8h.html#a7dcea5a297a2a6a471aaf2122ddb63f3" title="Padding required for DSP L2 cache line alignment within LDRV_DRV control structure. ============================================================================.">LDRV_DRV_CTRL_SIZE</a>,       \
                                                 <a class="code" href="archdefs_8h.html#ae7c0bdf72befb330c751bc6b9dde7835" title="Alignment of message buffers allocated for transfer. ================================================...">DSPLINK_BUF_ALIGN</a>)        \
                             -    <a class="code" href="archdefs_8h.html#a7dcea5a297a2a6a471aaf2122ddb63f3" title="Padding required for DSP L2 cache line alignment within LDRV_DRV control structure. ============================================================================.">LDRV_DRV_CTRL_SIZE</a>) / 2)
</pre></div>
</div>
</div>
<a class="anchor" id="ab47d7d1605357b2cc4fb509c56092b38"></a><!-- doxytag: member="archdefs.h::LDRV_IPS_CTRL_PADDING" ref="ab47d7d1605357b2cc4fb509c56092b38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDRV_IPS_CTRL_PADDING</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(  (<a class="code" href="archdefs_8h.html#a9d2fc5ab628778f7423221c67a616063" title="Line size of DSP L2 cache (in bytes). ===============================================================...">CACHE_L2_LINESIZE</a>                    \
                                  - (   <span class="keyword">sizeof</span> (<a class="code" href="gpptypes_8h.html#ac978057e4cdffa92fc7120b5d5c69f15">Uint32</a>)                   \
                                     +  (<span class="keyword">sizeof</span> (<a class="code" href="gpptypes_8h.html#ac978057e4cdffa92fc7120b5d5c69f15">Uint32</a>) * 6))) / 2)
</pre></div>
<p>Padding length for the IPS shared configuration structure. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>LDRV_IPS_CTRL_PADDING </dd></dl>

</div>
</div>
<a class="anchor" id="af74d553809c0b859c98f2eff45dc31cf"></a><!-- doxytag: member="archdefs.h::IPS_EVENT_ENTRY_PADDING" ref="af74d553809c0b859c98f2eff45dc31cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IPS_EVENT_ENTRY_PADDING</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(  (<a class="code" href="archdefs_8h.html#a9d2fc5ab628778f7423221c67a616063" title="Line size of DSP L2 cache (in bytes). ===============================================================...">CACHE_L2_LINESIZE</a>                          \
                                - (((<span class="keyword">sizeof</span> (<a class="code" href="gpptypes_8h.html#ac978057e4cdffa92fc7120b5d5c69f15">Uint32</a>)) * 3))) / 2)
</pre></div>
</div>
</div>
<a class="anchor" id="a52084dc42e733ca5f61a42903f56396c"></a><!-- doxytag: member="archdefs.h::IPS_CTRL_PADDING" ref="a52084dc42e733ca5f61a42903f56396c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IPS_CTRL_PADDING</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(  (<a class="code" href="archdefs_8h.html#a9d2fc5ab628778f7423221c67a616063" title="Line size of DSP L2 cache (in bytes). ===============================================================...">CACHE_L2_LINESIZE</a>                             \
                              - (<span class="keyword">sizeof</span> (<a class="code" href="gpptypes_8h.html#ac8e85294f3b3a58270e6214d4e28ef90">Void</a> *) * 6)) / 2)
</pre></div>
<p>Padding length for the IPS control structure. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>IPS_CTRL_PADDING </dd></dl>

</div>
</div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1" /><small>
Copyright  2011, Texas Instruments Incorporated</small>
</body>
</html>
