/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * File:        intr_cmicx.h
 * Purpose:     CMICX interrupt include file.
 * Supports:    bcm88790_a0
 *              bcm88690_a0
 *              bcm88690_b0
 *              bcm56870_a0
 *              bcm56980_a0
 *              bcm56980_b0
 *              bcm56370_a0
 *              bcm56770_a0
 */

/* Sorted on interrupt bit. Don't modify */
typedef enum cmic_intr_num_type_e {
CMC0_CH0_DESC_DONE=128,
CMC0_CH0_CHAIN_DONE=129,
CMC0_CH0_INTR_COALESCING_INTR=130,
CMC0_CH0_DESC_CONTROLLED_INTR=131,
CMC0_CH1_DESC_DONE=132,
CMC0_CH1_CHAIN_DONE=133,
CMC0_CH1_INTR_COALESCING_INTR=134,
CMC0_CH1_DESC_CONTROLLED_INTR=135,
CMC0_CH2_DESC_DONE=136,
CMC0_CH2_CHAIN_DONE=137,
CMC0_CH2_INTR_COALESCING_INTR=138,
CMC0_CH2_DESC_CONTROLLED_INTR=139,
CMC0_CH3_DESC_DONE=140,
CMC0_CH3_CHAIN_DONE=141,
CMC0_CH3_INTR_COALESCING_INTR=142,
CMC0_CH3_DESC_CONTROLLED_INTR=143,
CMC0_CH4_DESC_DONE=144,
CMC0_CH4_CHAIN_DONE=145,
CMC0_CH4_INTR_COALESCING_INTR=146,
CMC0_CH4_DESC_CONTROLLED_INTR=147,
CMC0_CH5_DESC_DONE=148,
CMC0_CH5_CHAIN_DONE=149,
CMC0_CH5_INTR_COALESCING_INTR=150,
CMC0_CH5_DESC_CONTROLLED_INTR=151,
CMC0_CH6_DESC_DONE=152,
CMC0_CH6_CHAIN_DONE=153,
CMC0_CH6_INTR_COALESCING_INTR=154,
CMC0_CH6_DESC_CONTROLLED_INTR=155,
CMC0_CH7_DESC_DONE=156,
CMC0_CH7_CHAIN_DONE=157,
CMC0_CH7_INTR_COALESCING_INTR=158,
CMC0_CH7_DESC_CONTROLLED_INTR=159,
CMC0_CROSS_COUPLED_MEMORYDMA_CH0_DONE=160,
CMC0_CROSS_COUPLED_MEMORYDMA_CH1_DONE=161,
CMC0_SBUSDMA_CH0_DONE=162,
CMC0_SBUSDMA_CH1_DONE=163,
CMC0_SBUSDMA_CH2_DONE=164,
CMC0_SBUSDMA_CH3_DONE=165,
CMC0_DOUBLE_BIT_ECCERR=166,
CMC0_SINGLE_BIT_ECCERR=167,
CMC1_CH0_DESC_DONE=176,
CMC1_CH0_CHAIN_DONE=177,
CMC1_CH0_INTR_COALESCING_INTR=178,
CMC1_CH0_DESC_CONTROLLED_INTR=179,
CMC1_CH1_DESC_DONE=180,
CMC1_CH1_CHAIN_DONE=181,
CMC1_CH1_INTR_COALESCING_INTR=182,
CMC1_CH1_DESC_CONTROLLED_INTR=183,
CMC1_CH2_DESC_DONE=184,
CMC1_CH2_CHAIN_DONE=185,
CMC1_CH2_INTR_COALESCING_INTR=186,
CMC1_CH2_DESC_CONTROLLED_INTR=187,
CMC1_CH3_DESC_DONE=188,
CMC1_CH3_CHAIN_DONE=189,
CMC1_CH3_INTR_COALESCING_INTR=190,
CMC1_CH3_DESC_CONTROLLED_INTR=191,
CMC1_CH4_DESC_DONE=192,
CMC1_CH4_CHAIN_DONE=193,
CMC1_CH4_INTR_COALESCING_INTR=194,
CMC1_CH4_DESC_CONTROLLED_INTR=195,
CMC1_CH5_DESC_DONE=196,
CMC1_CH5_CHAIN_DONE=197,
CMC1_CH5_INTR_COALESCING_INTR=198,
CMC1_CH5_DESC_CONTROLLED_INTR=199,
CMC1_CH6_DESC_DONE=200,
CMC1_CH6_CHAIN_DONE=201,
CMC1_CH6_INTR_COALESCING_INTR=202,
CMC1_CH6_DESC_CONTROLLED_INTR=203,
CMC1_CH7_DESC_DONE=204,
CMC1_CH7_CHAIN_DONE=205,
CMC1_CH7_INTR_COALESCING_INTR=206,
CMC1_CH7_DESC_CONTROLLED_INTR=207,
CMC1_CROSS_COUPLED_MEMORYDMA_CH0_DONE=208,
CMC1_CROSS_COUPLED_MEMORYDMA_CH1_DONE=209,
CMC1_SBUSDMA_CH0_DONE=210,
CMC1_SBUSDMA_CH1_DONE=211,
CMC1_SBUSDMA_CH2_DONE=212,
CMC1_SBUSDMA_CH3_DONE=213,
CMC1_DOUBLE_BIT_ECCERR=214,
CMC1_SINGLE_BIT_ECCERR=215,
FIFO_CH0_DMA_INTR=224,
FIFO_CH1_DMA_INTR=225,
FIFO_CH2_DMA_INTR=226,
FIFO_CH3_DMA_INTR=227,
FIFO_CH4_DMA_INTR=228,
FIFO_CH5_DMA_INTR=229,
FIFO_CH6_DMA_INTR=230,
FIFO_CH7_DMA_INTR=231,
FIFO_CH8_DMA_INTR=232,
FIFO_CH9_DMA_INTR=233,
FIFO_CH10_DMA_INTR=234,
FIFO_CH11_DMA_INTR=235,
SCHAN_CH0_OP_DONE=236,
SCHAN_CH1_OP_DONE=237,
SCHAN_CH2_OP_DONE=238,
SCHAN_CH3_OP_DONE=239,
SCHAN_CH4_OP_DONE=240,
SCHAN_FIFO_CH0_DONE=241,
SCHAN_FIFO_CH1_DONE=242,
COMMON_POOL_2BIT_ECCERR=243,
COMMON_POOL_1BIT_ECCERR=244,
RPE_1BIT_ECCERR=248,
RPE_2BIT_ECCERR=249,
RPE_SCHAN_SBUSDMA_PKT_DROP=250,
RPE_PIO_MEMDMA_PKT_DROP=251,
RESERVED=255,
CMIC_INTERRUPT_NUM_MAX
} cmic_intr_num_type_t;
