This code is meant to be compiled in Altera Quartus and run on a DE2-115 FPGA.
