=====
SETUP
-17.019
20.223
3.204
cnt_hor_0_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s61
7.554
8.103
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s57
8.105
8.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s40
8.847
9.218
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s17
9.736
10.285
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s70
10.286
10.803
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s67
11.217
11.772
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
12.433
12.886
data_out_controlled_2_s1
14.096
14.613
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s4
17.536
18.085
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10
18.088
18.637
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3
18.638
19.100
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1
19.103
19.652
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0
19.653
20.223
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0
20.223
=====
SETUP
-16.504
19.709
3.204
cnt_hor_0_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s61
7.554
8.103
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s57
8.105
8.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s40
8.847
9.218
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s17
9.736
10.285
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s70
10.286
10.803
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s67
11.217
11.772
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
12.433
12.886
data_out_controlled_4_s1
14.096
14.613
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10
16.973
17.543
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s4
17.718
18.089
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s9
18.098
18.551
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s3
18.705
19.076
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0
19.247
19.709
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0
19.709
=====
SETUP
-15.184
18.388
3.204
cnt_hor_0_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s61
7.554
8.103
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s57
8.105
8.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s40
8.847
9.218
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s17
9.736
10.285
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s70
10.286
10.803
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s67
11.217
11.772
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
12.433
12.886
data_out_controlled_1_s1
14.254
14.809
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10
15.558
16.107
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s6
16.110
16.659
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s11
16.662
17.124
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s2
17.125
17.674
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0
17.818
18.388
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0
18.388
=====
SETUP
-14.094
17.299
3.204
cnt_hor_0_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s61
7.554
8.103
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s57
8.105
8.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s40
8.847
9.218
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s17
9.736
10.285
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s70
10.286
10.803
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s67
11.217
11.772
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
12.433
12.886
data_out_controlled_1_s1
14.254
14.809
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0
17.299
=====
SETUP
-14.034
17.238
3.204
cnt_hor_0_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s61
7.554
8.103
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s57
8.105
8.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s40
8.847
9.218
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s17
9.736
10.285
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s70
10.286
10.803
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s67
11.217
11.772
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
12.433
12.886
data_out_controlled_5_s1
14.096
14.651
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0
17.238
=====
SETUP
-13.895
17.099
3.204
cnt_hor_0_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s61
7.554
8.103
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s57
8.105
8.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s40
8.847
9.218
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s17
9.736
10.285
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s70
10.286
10.803
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s67
11.217
11.772
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
12.433
12.886
data_out_controlled_0_s1
13.824
14.379
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0
17.099
=====
SETUP
-13.863
17.067
3.204
cnt_hor_0_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s61
7.554
8.103
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s57
8.105
8.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s40
8.847
9.218
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s17
9.736
10.285
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s70
10.286
10.803
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s67
11.217
11.772
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
12.433
12.886
data_out_controlled_4_s1
14.096
14.613
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0
17.067
=====
SETUP
-13.772
16.976
3.204
cnt_hor_0_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s61
7.554
8.103
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s57
8.105
8.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s40
8.847
9.218
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s17
9.736
10.285
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s70
10.286
10.803
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s67
11.217
11.772
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
12.433
12.886
data_out_controlled_2_s1
14.096
14.613
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0
16.976
=====
SETUP
-13.505
16.709
3.204
cnt_hor_0_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s61
7.554
8.103
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s57
8.105
8.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s40
8.847
9.218
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s17
9.736
10.285
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s70
10.286
10.803
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s67
11.217
11.772
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
12.433
12.886
data_out_controlled_3_s1
14.096
14.613
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0
16.709
=====
SETUP
-13.448
16.652
3.204
cnt_hor_0_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s61
7.554
8.103
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s57
8.105
8.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s40
8.847
9.218
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s17
9.736
10.285
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s70
10.286
10.803
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s67
11.217
11.772
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
12.433
12.886
data_out_controlled_1_s1
14.254
14.809
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0
16.652
=====
SETUP
-13.436
16.641
3.204
cnt_hor_0_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s61
7.554
8.103
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s57
8.105
8.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s40
8.847
9.218
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s17
9.736
10.285
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s70
10.286
10.803
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s67
11.217
11.772
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
12.433
12.886
data_out_controlled_0_s1
13.824
14.379
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0
16.641
=====
SETUP
-13.300
16.504
3.204
cnt_hor_0_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s61
7.554
8.103
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s57
8.105
8.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s40
8.847
9.218
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s17
9.736
10.285
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s70
10.286
10.803
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s67
11.217
11.772
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
12.433
12.886
data_out_controlled_5_s1
14.096
14.651
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0
16.504
=====
SETUP
-13.281
16.485
3.204
cnt_hor_0_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s61
7.554
8.103
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s57
8.105
8.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s40
8.847
9.218
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s17
9.736
10.285
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s70
10.286
10.803
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s67
11.217
11.772
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
12.433
12.886
data_out_controlled_2_s1
14.096
14.613
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0
16.485
=====
SETUP
-13.268
16.472
3.204
cnt_hor_0_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s61
7.554
8.103
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s57
8.105
8.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s40
8.847
9.218
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s17
9.736
10.285
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s70
10.286
10.803
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s67
11.217
11.772
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
12.433
12.886
data_out_controlled_3_s1
14.096
14.613
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0
16.472
=====
SETUP
-13.205
16.409
3.204
cnt_hor_0_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s61
7.554
8.103
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s57
8.105
8.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s40
8.847
9.218
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s17
9.736
10.285
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s70
10.286
10.803
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s67
11.217
11.772
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
12.433
12.886
data_out_controlled_1_s1
14.254
14.809
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0
16.409
=====
SETUP
-13.194
16.399
3.204
cnt_hor_0_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s61
7.554
8.103
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s57
8.105
8.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s40
8.847
9.218
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s17
9.736
10.285
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s70
10.286
10.803
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s67
11.217
11.772
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
12.433
12.886
data_out_controlled_4_s1
14.096
14.613
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0
16.399
=====
SETUP
-13.052
16.256
3.204
cnt_hor_0_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s61
7.554
8.103
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s57
8.105
8.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s40
8.847
9.218
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s17
9.736
10.285
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s70
10.286
10.803
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s67
11.217
11.772
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
12.433
12.886
data_out_controlled_5_s1
14.096
14.651
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0
16.256
=====
SETUP
-13.014
16.218
3.204
cnt_hor_0_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s61
7.554
8.103
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s57
8.105
8.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s40
8.847
9.218
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s17
9.736
10.285
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s70
10.286
10.803
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s67
11.217
11.772
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
12.433
12.886
data_out_controlled_3_s1
14.096
14.613
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0
16.218
=====
SETUP
-13.011
16.215
3.204
cnt_hor_0_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s61
7.554
8.103
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s57
8.105
8.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s40
8.847
9.218
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s17
9.736
10.285
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s70
10.286
10.803
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s67
11.217
11.772
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
12.433
12.886
data_out_controlled_6_s1
14.096
14.651
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0
16.215
=====
SETUP
-12.951
16.155
3.204
cnt_hor_0_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s61
7.554
8.103
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s57
8.105
8.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s40
8.847
9.218
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s17
9.736
10.285
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s70
10.286
10.803
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s67
11.217
11.772
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
12.433
12.886
data_out_controlled_0_s1
13.824
14.379
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0
16.155
=====
SETUP
-12.830
16.035
3.204
cnt_hor_0_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s61
7.554
8.103
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s57
8.105
8.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s40
8.847
9.218
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s17
9.736
10.285
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s70
10.286
10.803
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s67
11.217
11.772
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
12.433
12.886
data_out_controlled_6_s1
14.096
14.651
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0
16.035
=====
SETUP
-12.789
15.994
3.204
cnt_hor_0_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s61
7.554
8.103
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s57
8.105
8.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s40
8.847
9.218
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s17
9.736
10.285
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s70
10.286
10.803
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s67
11.217
11.772
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
12.433
12.886
data_out_controlled_2_s1
14.096
14.613
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0
15.994
=====
SETUP
-12.769
15.973
3.204
cnt_hor_0_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s61
7.554
8.103
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s57
8.105
8.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s40
8.847
9.218
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s17
9.736
10.285
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s70
10.286
10.803
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s67
11.217
11.772
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
12.433
12.886
data_out_controlled_6_s1
14.096
14.651
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0
15.973
=====
SETUP
-12.701
15.905
3.204
cnt_hor_0_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s61
7.554
8.103
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s57
8.105
8.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s40
8.847
9.218
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s17
9.736
10.285
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s70
10.286
10.803
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s67
11.217
11.772
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
12.433
12.886
data_out_controlled_7_s1
13.819
14.272
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0
15.905
=====
SETUP
-12.701
15.905
3.204
cnt_hor_0_s0
6.403
6.635
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s61
7.554
8.103
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s57
8.105
8.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s40
8.847
9.218
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s17
9.736
10.285
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s70
10.286
10.803
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s67
11.217
11.772
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
12.433
12.886
data_out_controlled_7_s1
13.819
14.272
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0
15.905
=====
HOLD
-1.160
4.529
5.689
clk_i_ibuf
0.000
1.392
run_cnt_24_s0
2.903
3.105
gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0
4.529
=====
HOLD
-0.716
4.973
5.689
clk_i_ibuf
0.000
1.392
run_cnt_20_s0
2.903
3.105
n322_s34
3.384
3.748
n322_s29
3.751
3.983
n322_s28
3.987
4.297
u_loader/n223_s4
4.683
4.973
u_loader/rd_ptr_0_s110
4.973
=====
HOLD
-0.695
4.995
5.689
clk_i_ibuf
0.000
1.392
run_cnt_20_s0
2.903
3.105
n322_s34
3.384
3.748
n322_s29
3.751
3.983
n322_s28
3.987
4.277
u_loader/rd_ptr_7_s7
4.556
4.866
u_loader/rd_ptr_1_s1
4.995
=====
HOLD
-0.695
4.995
5.689
clk_i_ibuf
0.000
1.392
run_cnt_20_s0
2.903
3.105
n322_s34
3.384
3.748
n322_s29
3.751
3.983
n322_s28
3.987
4.277
u_loader/rd_ptr_7_s7
4.556
4.866
u_loader/rd_ptr_2_s1
4.995
=====
HOLD
-0.409
5.280
5.689
clk_i_ibuf
0.000
1.392
run_cnt_20_s0
2.903
3.105
n322_s34
3.384
3.748
n322_s29
3.751
3.983
n322_s28
3.987
4.277
u_loader/rd_ptr_7_s7
4.556
4.866
u_loader/rd_ptr_3_s1
5.280
=====
HOLD
-0.312
5.377
5.689
clk_i_ibuf
0.000
1.392
run_cnt_20_s0
2.903
3.105
n322_s34
3.384
3.748
n322_s29
3.751
3.983
n322_s28
3.987
4.297
u_loader/fifo_cnt_8_s3
4.802
5.112
u_loader/fifo_cnt_2_s1
5.377
=====
HOLD
-0.312
5.377
5.689
clk_i_ibuf
0.000
1.392
run_cnt_20_s0
2.903
3.105
n322_s34
3.384
3.748
n322_s29
3.751
3.983
n322_s28
3.987
4.297
u_loader/fifo_cnt_8_s3
4.802
5.112
u_loader/fifo_cnt_5_s1
5.377
=====
HOLD
-0.190
5.499
5.689
clk_i_ibuf
0.000
1.392
run_cnt_20_s0
2.903
3.105
n322_s34
3.384
3.748
n322_s29
3.751
3.983
n322_s28
3.987
4.297
u_loader/fifo_cnt_8_s3
4.802
5.112
u_loader/fifo_cnt_3_s1
5.499
=====
HOLD
-0.187
5.502
5.689
clk_i_ibuf
0.000
1.392
run_cnt_20_s0
2.903
3.105
n322_s34
3.384
3.748
n322_s29
3.751
3.983
n322_s28
3.987
4.297
u_loader/fifo_cnt_8_s3
4.802
5.112
u_loader/fifo_cnt_1_s1
5.502
=====
HOLD
-0.162
5.527
5.689
clk_i_ibuf
0.000
1.392
run_cnt_20_s0
2.903
3.105
n322_s34
3.384
3.748
n322_s29
3.751
3.983
n322_s28
3.987
4.277
u_loader/rd_ptr_7_s7
4.556
4.866
u_loader/rd_ptr_4_s1
5.527
=====
HOLD
-0.162
5.527
5.689
clk_i_ibuf
0.000
1.392
run_cnt_20_s0
2.903
3.105
n322_s34
3.384
3.748
n322_s29
3.751
3.983
n322_s28
3.987
4.277
u_loader/rd_ptr_7_s7
4.556
4.866
u_loader/rd_ptr_5_s1
5.527
=====
HOLD
-0.162
5.527
5.689
clk_i_ibuf
0.000
1.392
run_cnt_20_s0
2.903
3.105
n322_s34
3.384
3.748
n322_s29
3.751
3.983
n322_s28
3.987
4.277
u_loader/rd_ptr_7_s7
4.556
4.866
u_loader/rd_ptr_6_s1
5.527
=====
HOLD
-0.162
5.527
5.689
clk_i_ibuf
0.000
1.392
run_cnt_20_s0
2.903
3.105
n322_s34
3.384
3.748
n322_s29
3.751
3.983
n322_s28
3.987
4.277
u_loader/rd_ptr_7_s7
4.556
4.866
u_loader/rd_ptr_7_s1
5.527
=====
HOLD
-0.140
5.549
5.689
clk_i_ibuf
0.000
1.392
run_cnt_20_s0
2.903
3.105
n322_s34
3.384
3.748
n322_s29
3.751
3.983
n322_s28
3.987
4.297
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0
5.549
=====
HOLD
-0.065
5.624
5.689
clk_i_ibuf
0.000
1.392
run_cnt_20_s0
2.903
3.105
n322_s34
3.384
3.748
n322_s29
3.751
3.983
n322_s28
3.987
4.297
u_loader/fifo_cnt_8_s3
4.802
5.112
u_loader/fifo_cnt_0_s1
5.624
=====
HOLD
-0.062
5.627
5.689
clk_i_ibuf
0.000
1.392
run_cnt_20_s0
2.903
3.105
n322_s34
3.384
3.748
n322_s29
3.751
3.983
n322_s28
3.987
4.297
u_loader/fifo_cnt_8_s3
4.802
5.112
u_loader/fifo_cnt_4_s1
5.627
=====
HOLD
-0.062
5.627
5.689
clk_i_ibuf
0.000
1.392
run_cnt_20_s0
2.903
3.105
n322_s34
3.384
3.748
n322_s29
3.751
3.983
n322_s28
3.987
4.297
u_loader/fifo_cnt_8_s3
4.802
5.112
u_loader/fifo_cnt_6_s1
5.627
=====
HOLD
-0.062
5.627
5.689
clk_i_ibuf
0.000
1.392
run_cnt_20_s0
2.903
3.105
n322_s34
3.384
3.748
n322_s29
3.751
3.983
n322_s28
3.987
4.297
u_loader/fifo_cnt_8_s3
4.802
5.112
u_loader/fifo_cnt_7_s1
5.627
=====
HOLD
-0.062
5.627
5.689
clk_i_ibuf
0.000
1.392
run_cnt_20_s0
2.903
3.105
n322_s34
3.384
3.748
n322_s29
3.751
3.983
n322_s28
3.987
4.297
u_loader/fifo_cnt_8_s3
4.802
5.112
u_loader/fifo_cnt_8_s1
5.627
=====
HOLD
0.024
5.713
5.689
clk_i_ibuf
0.000
1.392
run_cnt_19_s0
2.903
3.105
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s32
3.604
3.836
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s16
3.964
4.199
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s62
4.325
4.669
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
4.672
4.907
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0
5.713
=====
HOLD
0.074
5.966
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_8_s0
5.643
5.844
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s
5.966
=====
HOLD
0.074
5.966
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_2_s0
5.643
5.844
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s
5.966
=====
HOLD
0.213
6.106
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_1_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s
6.106
=====
HOLD
0.241
5.930
5.689
clk_i_ibuf
0.000
1.392
run_cnt_20_s0
2.903
3.105
n322_s34
3.384
3.748
n322_s29
3.751
3.983
n322_s28
3.987
4.297
data_out_controlled_7_s1
5.049
5.284
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0
5.930
=====
HOLD
0.243
5.932
5.689
clk_i_ibuf
0.000
1.392
run_cnt_20_s0
2.903
3.105
n322_s34
3.384
3.748
n322_s29
3.751
3.983
n322_s28
3.987
4.297
data_out_controlled_0_s1
5.052
5.287
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0
5.932
