#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Nov 26 12:38:08 2018
# Process ID: 5492
# Current directory: D:/VHDL/Basys 3/Research Project/all_2/all_2.runs/synth_1
# Command line: vivado.exe -log T8052.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source T8052.tcl
# Log file: D:/VHDL/Basys 3/Research Project/all_2/all_2.runs/synth_1/T8052.vds
# Journal file: D:/VHDL/Basys 3/Research Project/all_2/all_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source T8052.tcl -notrace
Command: synth_design -top T8052 -part xc7a35tcsg324-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13356 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 438.578 ; gain = 95.816
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'T8052' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:98]
	Parameter tristate bound to: 0 - type: integer 
	Parameter ROMAddressWidth bound to: 13 - type: integer 
	Parameter IRAMAddressWidth bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'one_t_flag' is read in the process but is not in the sensitivity list [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:334]
INFO: [Synth 8-3491] module 'lcd_controller' declared at 'D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/lcd_controller.vhd:28' bound to instance 'lcd' of component 'lcd_controller' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
INFO: [Synth 8-638] synthesizing module 'lcd_controller' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/lcd_controller.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/lcd_controller.vhd:102]
WARNING: [Synth 8-6014] Unused sequential element register_val_reg[0] was removed.  [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/lcd_controller.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element register_val_reg[1] was removed.  [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/lcd_controller.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element register_val_reg[2] was removed.  [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/lcd_controller.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element register_val_reg[3] was removed.  [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/lcd_controller.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element register_val_reg[4] was removed.  [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/lcd_controller.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element register_val_reg[5] was removed.  [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/lcd_controller.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element register_val_reg[6] was removed.  [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/lcd_controller.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element register_val_reg[7] was removed.  [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/lcd_controller.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element index_val_reg was removed.  [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/lcd_controller.vhd:610]
WARNING: [Synth 8-6014] Unused sequential element msb_reg was removed.  [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/lcd_controller.vhd:611]
WARNING: [Synth 8-6014] Unused sequential element lsb_reg was removed.  [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/lcd_controller.vhd:624]
WARNING: [Synth 8-6014] Unused sequential element temp_calc_reg was removed.  [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/lcd_controller.vhd:869]
WARNING: [Synth 8-6014] Unused sequential element up_range_reg was removed.  [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/lcd_controller.vhd:982]
WARNING: [Synth 8-6014] Unused sequential element down_range_reg was removed.  [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/lcd_controller.vhd:983]
WARNING: [Synth 8-6014] Unused sequential element up_range_reg was removed.  [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/lcd_controller.vhd:995]
WARNING: [Synth 8-6014] Unused sequential element down_range_reg was removed.  [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/lcd_controller.vhd:996]
WARNING: [Synth 8-3848] Net opcode[2048] in module/entity lcd_controller does not have driver. [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/lcd_controller.vhd:90]
WARNING: [Synth 8-3848] Net opcode[2049] in module/entity lcd_controller does not have driver. [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/lcd_controller.vhd:90]
WARNING: [Synth 8-3848] Net opcode[2050] in module/entity lcd_controller does not have driver. [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/lcd_controller.vhd:90]
WARNING: [Synth 8-3848] Net opcode[2051] in module/entity lcd_controller does not have driver. [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/lcd_controller.vhd:90]
WARNING: [Synth 8-3848] Net opcode[2052] in module/entity lcd_controller does not have driver. [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/lcd_controller.vhd:90]
WARNING: [Synth 8-3848] Net opcode[2053] in module/entity lcd_controller does not have driver. [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/lcd_controller.vhd:90]
WARNING: [Synth 8-3848] Net opcode[2054] in module/entity lcd_controller does not have driver. [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/lcd_controller.vhd:90]
WARNING: [Synth 8-3848] Net opcode[2055] in module/entity lcd_controller does not have driver. [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/lcd_controller.vhd:90]
WARNING: [Synth 8-3848] Net opcode[2056] in module/entity lcd_controller does not have driver. [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/lcd_controller.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'lcd_controller' (1#1) [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/lcd_controller.vhd:51]
INFO: [Synth 8-3491] module 'ROM52' declared at 'D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/rom_n.vhd:7' bound to instance 'rom' of component 'ROM52' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:370]
INFO: [Synth 8-638] synthesizing module 'ROM52' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/rom_n.vhd:19]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/rom_n.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'ROM52' (2#1) [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/rom_n.vhd:19]
	Parameter DualBus bound to: 1 - type: integer 
	Parameter RAMAddressWidth bound to: 8 - type: integer 
	Parameter SecondDPTR bound to: 0 - type: integer 
	Parameter t8032 bound to: 0 - type: integer 
	Parameter tristate bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'T51' declared at 'D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51.vhd:57' bound to instance 'core51' of component 'T51' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:392]
INFO: [Synth 8-638] synthesizing module 'T51' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51.vhd:93]
	Parameter DualBus bound to: 1 - type: integer 
	Parameter RAMAddressWidth bound to: 8 - type: integer 
	Parameter SecondDPTR bound to: 0 - type: integer 
	Parameter t8032 bound to: 0 - type: integer 
	Parameter tristate bound to: 0 - type: integer 
	Parameter simenv bound to: 0 - type: integer 
	Parameter tristate bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'T51_ALU' declared at 'D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_ALU.vhd:54' bound to instance 'alu' of component 'T51_ALU' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51.vhd:1149]
INFO: [Synth 8-638] synthesizing module 'T51_ALU' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_ALU.vhd:84]
	Parameter tristate bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'T51_MD' declared at 'D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_MD.vhd:54' bound to instance 'md' of component 'T51_MD' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_ALU.vhd:503]
INFO: [Synth 8-638] synthesizing module 'T51_MD' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_MD.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element Tmp2_reg was removed.  [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_MD.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'T51_MD' (3#1) [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_MD.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element Do_I_MOVD_reg was removed.  [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_ALU.vhd:359]
INFO: [Synth 8-256] done synthesizing module 'T51_ALU' (4#1) [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_ALU.vhd:84]
	Parameter RAMAddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'T51_RAM' declared at 'D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_RAM.vhd:54' bound to instance 'ram' of component 'T51_RAM' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51.vhd:1196]
INFO: [Synth 8-638] synthesizing module 'T51_RAM' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_RAM.vhd:73]
	Parameter RAMAddressWidth bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element up_range_reg was removed.  [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_RAM.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element down_range_reg was removed.  [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_RAM.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'T51_RAM' (5#1) [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_RAM.vhd:73]
INFO: [Synth 8-226] default block is never used [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51.vhd:1235]
WARNING: [Synth 8-6014] Unused sequential element bitnr_v_reg was removed.  [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51.vhd:524]
WARNING: [Synth 8-6014] Unused sequential element ramrw_r_reg was removed.  [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51.vhd:826]
INFO: [Synth 8-256] done synthesizing module 'T51' (6#1) [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51.vhd:93]
	Parameter tristate bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'T51_Glue' declared at 'D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_Glue.vhd:53' bound to instance 'glue51' of component 'T51_Glue' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:419]
INFO: [Synth 8-638] synthesizing module 'T51_Glue' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_Glue.vhd:114]
	Parameter tristate bound to: 0 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'Int_Trig_reg' in module 'T51_Glue' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_Glue.vhd:209]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'Int_Trig_reg' in module 'T51_Glue' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_Glue.vhd:210]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'Int_Trig_reg' in module 'T51_Glue' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_Glue.vhd:211]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'Int_Trig_reg' in module 'T51_Glue' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_Glue.vhd:212]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'Int_Trig_reg' in module 'T51_Glue' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_Glue.vhd:213]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'Int_Trig_reg' in module 'T51_Glue' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_Glue.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'T51_Glue' (7#1) [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_Glue.vhd:114]
	Parameter tristate bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'T51_Port0' declared at 'D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_Port0.vhd:55' bound to instance 'tp0' of component 'T51_Port0' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:477]
INFO: [Synth 8-638] synthesizing module 'T51_Port0' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_Port0.vhd:71]
	Parameter tristate bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'T51_Port0' (8#1) [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_Port0.vhd:71]
	Parameter tristate bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'T51_Port1' declared at 'D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_Port1.vhd:55' bound to instance 'tp1' of component 'T51_Port1' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:493]
INFO: [Synth 8-638] synthesizing module 'T51_Port1' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_Port1.vhd:71]
	Parameter tristate bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'T51_Port1' (9#1) [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_Port1.vhd:71]
	Parameter tristate bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'T51_Port2' declared at 'D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_Port2.vhd:55' bound to instance 'tp2' of component 'T51_Port2' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:508]
INFO: [Synth 8-638] synthesizing module 'T51_Port2' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_Port2.vhd:71]
	Parameter tristate bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'T51_Port2' (10#1) [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_Port2.vhd:71]
	Parameter tristate bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'T51_Port3' declared at 'D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_Port3.vhd:55' bound to instance 'tp3' of component 'T51_Port3' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:523]
INFO: [Synth 8-638] synthesizing module 'T51_Port3' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_Port3.vhd:71]
	Parameter tristate bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'T51_Port3' (11#1) [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_Port3.vhd:71]
	Parameter FastCount bound to: 0 - type: integer 
	Parameter tristate bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'T51_TC01' declared at 'D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_TC01.vhd:53' bound to instance 'tc01' of component 'T51_TC01' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:539]
INFO: [Synth 8-638] synthesizing module 'T51_TC01' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_TC01.vhd:85]
	Parameter FastCount bound to: 0 - type: integer 
	Parameter tristate bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'T51_TC01' (12#1) [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_TC01.vhd:85]
	Parameter FastCount bound to: 0 - type: integer 
	Parameter tristate bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'T51_TC2' declared at 'D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_TC2.vhd:53' bound to instance 'tc2' of component 'T51_TC2' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:570]
INFO: [Synth 8-638] synthesizing module 'T51_TC2' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_TC2.vhd:82]
	Parameter FastCount bound to: 0 - type: integer 
	Parameter tristate bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'T51_TC2' (13#1) [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_TC2.vhd:82]
	Parameter FastCount bound to: 0 - type: integer 
	Parameter tristate bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'T51_UART' declared at 'D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_UART.vhd:53' bound to instance 'uart' of component 'T51_UART' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:599]
INFO: [Synth 8-638] synthesizing module 'T51_UART' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_UART.vhd:82]
	Parameter FastCount bound to: 0 - type: integer 
	Parameter tristate bound to: 0 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'SCON_reg' in module 'T51_UART' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_UART.vhd:126]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'SCON_reg' in module 'T51_UART' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_UART.vhd:183]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'SCON_reg' in module 'T51_UART' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_UART.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'T51_UART' (14#1) [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_UART.vhd:82]
INFO: [Synth 8-3491] module 'mode_sel' declared at 'D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/new/mod_sel.vhd:7' bound to instance 'mod_sel_ins' of component 'mode_sel' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:625]
INFO: [Synth 8-638] synthesizing module 'mode_sel' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/new/mod_sel.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mode_sel' (15#1) [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/new/mod_sel.vhd:20]
INFO: [Synth 8-3491] module 'clk_mux' declared at 'D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/new/clk_mux.vhd:34' bound to instance 'clk_mux_ins' of component 'clk_mux' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:637]
INFO: [Synth 8-638] synthesizing module 'clk_mux' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/new/clk_mux.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'clk_mux' (16#1) [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/new/clk_mux.vhd:44]
INFO: [Synth 8-3491] module 'mux_addrs' declared at 'D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/mux_addrs.vhd:34' bound to instance 'mux_adrs_ins' of component 'mux_addrs' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:646]
INFO: [Synth 8-638] synthesizing module 'mux_addrs' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/mux_addrs.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'mux_addrs' (17#1) [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/mux_addrs.vhd:42]
	Parameter count_per_bit bound to: 10416 - type: integer 
INFO: [Synth 8-3491] module 'receiver_1' declared at 'D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/receiver_1.vhd:26' bound to instance 'recv_ins' of component 'receiver_1' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:656]
INFO: [Synth 8-638] synthesizing module 'receiver_1' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/receiver_1.vhd:43]
	Parameter count_per_bit bound to: 10416 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'receiver_1' (18#1) [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/receiver_1.vhd:43]
	Parameter g_CLKS_PER_BIT bound to: 10416 - type: integer 
INFO: [Synth 8-3491] module 'transmitter_f' declared at 'D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/transmitter_f.vhd:5' bound to instance 'trans_ins' of component 'transmitter_f' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:670]
INFO: [Synth 8-638] synthesizing module 'transmitter_f' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/transmitter_f.vhd:23]
	Parameter g_CLKS_PER_BIT bound to: 10416 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element active_reg was removed.  [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/transmitter_f.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'transmitter_f' (19#1) [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/transmitter_f.vhd:23]
WARNING: [Synth 8-6014] Unused sequential element RAM_Addr_r_reg was removed.  [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:338]
WARNING: [Synth 8-3848] Net s_opcode_out in module/entity T8052 does not have driver. [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:312]
WARNING: [Synth 8-3848] Net RAM_DO in module/entity T8052 does not have driver. [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'T8052' (20#1) [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:98]
WARNING: [Synth 8-3331] design T51_UART has unconnected port SB_Sel
WARNING: [Synth 8-3331] design T51_TC2 has unconnected port C_Sel
WARNING: [Synth 8-3331] design T51_TC01 has unconnected port M_Sel
WARNING: [Synth 8-3331] design T51_Glue has unconnected port Int_Acc[6]
WARNING: [Synth 8-3331] design T51_Glue has unconnected port Int_Acc[5]
WARNING: [Synth 8-3331] design T51_Glue has unconnected port Int_Acc[4]
WARNING: [Synth 8-3331] design T51_RAM has unconnected port Rst_n
WARNING: [Synth 8-3331] design ROM52 has unconnected port A[12]
WARNING: [Synth 8-3331] design ROM52 has unconnected port A[11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 619.625 ; gain = 276.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16383] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16382] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16381] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16380] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16379] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16378] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16377] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16376] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16375] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16374] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16373] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16372] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16371] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16370] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16369] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16368] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16367] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16366] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16365] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16364] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16363] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16362] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16361] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16360] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16359] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16358] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16357] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16356] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16355] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16354] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16353] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16352] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16351] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16350] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16349] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16348] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16347] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16346] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16345] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16344] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16343] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16342] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16341] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16340] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16339] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16338] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16337] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16336] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16335] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16334] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16333] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16332] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16331] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16330] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16329] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16328] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16327] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16326] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16325] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16324] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16323] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16322] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16321] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16320] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16319] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16318] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16317] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16316] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16315] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16314] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16313] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16312] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16311] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16310] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16309] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16308] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16307] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16306] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16305] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16304] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16303] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16302] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16301] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16300] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16299] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16298] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16297] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16296] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16295] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16294] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16293] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16292] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16291] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16290] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16289] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16288] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16287] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16286] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16285] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
WARNING: [Synth 8-3295] tying undriven pin lcd:lcd_data_opcode_in[16284] to constant 0 [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:348]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 619.625 ; gain = 276.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 619.625 ; gain = 276.863
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/constrs_1/imports/Constraints_file/TE0711_orig_proj.xdc]
Finished Parsing XDC File [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/constrs_1/imports/Constraints_file/TE0711_orig_proj.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/constrs_1/imports/Constraints_file/TE0711_orig_proj.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/T8052_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/T8052_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1014.039 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1014.250 ; gain = 671.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1014.250 ; gain = 671.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1014.250 ; gain = 671.488
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count_100ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_100ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_100ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_100ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_100ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_100ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "i" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[0,4]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[0,4]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[0,5]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[0,5]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[0,10]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[0,10]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[0,11]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[0,11]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[0,16]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[0,16]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[0,17]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[0,17]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[1,4]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[1,4]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[1,5]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[1,5]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[1,10]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[1,10]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[1,11]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[1,11]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[1,16]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[1,16]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[1,17]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[1,17]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[2,4]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[2,4]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[2,5]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[2,5]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[2,10]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[2,10]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[2,11]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[2,11]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "lcd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lcd_rw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lcd_rs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count_100ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg_3[0,10]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg_3[0,9]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg_3[0,8]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg_3[0,7]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg_3[0,3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg_3[0,2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg_3[0,1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg_3[0,0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg_2[0,16]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg_2[0,15]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg_2[0,14]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg_2[0,13]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg_2[0,9]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg_2[0,8]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg_2[0,7]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg_2[0,2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg_2[0,1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg_2[0,0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[0,15]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[0,14]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[0,13]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[0,8]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[0,7]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[0,2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "print_string_reg[0,1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lcd_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lcd_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lcd_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fn_sw_last" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'Tmp1_reg' and it is trimmed from '16' to '15' bits. [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51_MD.vhd:114]
INFO: [Synth 8-5546] ROM "Div_OV" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Bit_IsOne" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Do_A_Imm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Do_A_RR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_A_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_A_RRC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_A_DEC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_A_RL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_A_RLC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_A_DIV" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_A_SUBB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_A_MUL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_A_SWAP" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_A_DA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_A_XCHD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_A_CLR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_A_CPL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Do_I_Imm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Do_I_ORL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_I_ANL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_I_XRL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Do_B_Inv" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Do_B_MOV" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_B_JBC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Bit_IsOne" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Do_A_Imm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Do_A_RR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_A_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_A_RRC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_A_DEC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_A_RL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_A_RLC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_A_DIV" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_A_SUBB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_A_MUL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_A_SWAP" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_A_DA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_A_XCHD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_A_CLR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_A_CPL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Do_I_Imm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Do_I_ORL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_I_ANL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_I_XRL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Do_B_Inv" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Do_B_MOV" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Do_B_JBC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "add" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "IRAMA_reg[255]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[254]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[253]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[252]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[251]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[250]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[249]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[248]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[247]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[246]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[245]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[244]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[243]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[242]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[241]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[240]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[239]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[238]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[237]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[236]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[235]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[234]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[233]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[232]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[231]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[230]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[229]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[228]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[227]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[226]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[225]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[224]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[223]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[222]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[221]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[220]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[219]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[218]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[217]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[216]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[215]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[214]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[213]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[212]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[211]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[210]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[209]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[208]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[207]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[206]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[205]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[204]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[203]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRAMA_reg[202]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T51.vhd:1128]
INFO: [Synth 8-5544] ROM "RMux_PCL" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RMux_PCH" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RMux_PCL" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RMux_PCH" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NPC" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Tick12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Tick12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RX_Filtered" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RX_Bit_Cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RX_Bit_Cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SBUF" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RX_ShiftReg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TX_Tick" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TX_ShiftReg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Tick6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'receiver_1'
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "set_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_int_recv" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'transmitter_f'
INFO: [Synth 8-5544] ROM "ser_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slow_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "core_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pulse_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pulse_var" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slow_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "core_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pulse_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pulse_var" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-6430] The Block RAM opcode_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               st_sample |                              000 |                              000
             st_startbit |                              001 |                              001
             st_databits |                              010 |                              010
                  st_ack |                              011 |                              100
          st_error_handl |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'receiver_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
          s_tx_start_bit |                              001 |                              001
          s_tx_data_bits |                              010 |                              010
           s_tx_stop_bit |                              011 |                              011
               s_cleanup |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'transmitter_f'
WARNING: [Synth 8-327] inferring latch for variable 'one_t_flag_reg' [D:/VHDL/Basys 3/Research Project/all_2/all_2.srcs/sources_1/imports/Source_code/T8052.vhd:336]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1014.250 ; gain = 671.488
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM opcode_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |lcd_controller__GB0 |           1|     17601|
|2     |lcd_controller__GB1 |           1|     17593|
|3     |lcd_controller__GB2 |           1|     17377|
|4     |lcd_controller__GB3 |           1|     13161|
|5     |lcd_controller__GB4 |           1|     22589|
|6     |T8052__GC0          |           1|     20686|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 11    
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 5     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 13    
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 79    
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 4     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	             1024 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 8     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2529  
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 105   
+---RAMs : 
	              16K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 46    
	   2 Input     14 Bit        Muxes := 1     
	   5 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 13    
	   2 Input      9 Bit        Muxes := 12    
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 206   
	   7 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 25    
	   3 Input      8 Bit        Muxes := 2     
	  20 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 27    
	   9 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 24    
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	  20 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 18    
	   7 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 15    
	   5 Input      3 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 20    
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 493   
	   9 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module T8052 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module lcd_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 71    
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2236  
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 17    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 13    
	   2 Input      8 Bit        Muxes := 92    
	   7 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 23    
	   3 Input      8 Bit        Muxes := 1     
	  20 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 25    
	   9 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 24    
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	  20 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  20 Input      1 Bit        Muxes := 20    
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   9 Input      1 Bit        Muxes := 1     
Module ROM52 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module T51_MD 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
Module T51_ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   3 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 38    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 9     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
Module T51_RAM 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 1     
	                8 Bit    Registers := 258   
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 260   
Module T51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 14    
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input      8 Bit        Muxes := 47    
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   9 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 47    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module T51_Glue 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 30    
Module T51_Port0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module T51_Port1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module T51_Port2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module T51_Port3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module T51_TC01 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 12    
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 19    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module T51_TC2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module T51_UART 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 12    
	   6 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 14    
	   2 Input      4 Bit        Muxes := 14    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 76    
	   3 Input      1 Bit        Muxes := 2     
Module mode_sel 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_addrs 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module receiver_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
Module transmitter_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   5 Input     14 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_100ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_100ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_100ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'print_string_reg_reg[3,18][4]' (FD) to 'print_string_reg_reg[3,18][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_reg[2,18][4]' (FD) to 'print_string_reg_reg[2,18][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_reg[0,17][4]' (FDR) to 'print_string_reg_reg[0,17][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_reg[1,17][4]' (FDR) to 'print_string_reg_reg[1,17][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_reg[2,17][4]' (FD) to 'print_string_reg_reg[2,17][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_reg[3,17][4]' (FD) to 'print_string_reg_reg[3,17][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_reg[1,16][4]' (FDR) to 'print_string_reg_reg[1,16][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_reg[0,16][4]' (FDR) to 'print_string_reg_reg[0,16][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_reg[0,11][4]' (FDR) to 'print_string_reg_reg[0,11][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_reg[1,11][4]' (FDR) to 'print_string_reg_reg[1,11][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_reg[2,11][4]' (FDR) to 'print_string_reg_reg[2,11][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_reg[3,11][4]' (FD) to 'print_string_reg_reg[3,11][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_reg[0,10][4]' (FDR) to 'print_string_reg_reg[0,10][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_reg[1,10][4]' (FDR) to 'print_string_reg_reg[1,10][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_reg[2,10][4]' (FDR) to 'print_string_reg_reg[2,10][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_reg[3,10][4]' (FD) to 'print_string_reg_reg[3,10][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_reg[0,5][4]' (FDR) to 'print_string_reg_reg[0,5][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_reg[1,5][4]' (FDR) to 'print_string_reg_reg[1,5][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_reg[2,5][4]' (FDR) to 'print_string_reg_reg[2,5][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_reg[3,5][4]' (FD) to 'print_string_reg_reg[3,5][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_reg[0,4][4]' (FDR) to 'print_string_reg_reg[0,4][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_reg[1,4][4]' (FDR) to 'print_string_reg_reg[1,4][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_reg[2,4][4]' (FDR) to 'print_string_reg_reg[2,4][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_reg[3,4][4]' (FD) to 'print_string_reg_reg[3,4][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_2_reg[2,18][4]' (FD) to 'print_string_reg_2_reg[2,18][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_2_reg[0,18][4]' (FD) to 'print_string_reg_2_reg[0,18][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_2_reg[3,18][4]' (FD) to 'print_string_reg_2_reg[3,18][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_2_reg[2,17][4]' (FD) to 'print_string_reg_2_reg[2,17][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_2_reg[0,17][4]' (FD) to 'print_string_reg_2_reg[0,17][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_2_reg[3,17][4]' (FD) to 'print_string_reg_2_reg[3,17][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_2_reg[3,12][4]' (FD) to 'print_string_reg_2_reg[3,12][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_2_reg[1,12][4]' (FD) to 'print_string_reg_2_reg[1,12][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_2_reg[2,12][4]' (FD) to 'print_string_reg_2_reg[2,12][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_2_reg[0,11][4]' (FD) to 'print_string_reg_2_reg[0,11][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_2_reg[1,11][4]' (FD) to 'print_string_reg_2_reg[1,11][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_2_reg[2,11][4]' (FD) to 'print_string_reg_2_reg[2,11][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_2_reg[3,11][4]' (FD) to 'print_string_reg_2_reg[3,11][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_2_reg[0,10][4]' (FD) to 'print_string_reg_2_reg[0,10][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_2_reg[3,6][4]' (FD) to 'print_string_reg_2_reg[3,6][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_2_reg[1,6][4]' (FD) to 'print_string_reg_2_reg[1,6][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_2_reg[2,6][4]' (FD) to 'print_string_reg_2_reg[2,6][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_2_reg[3,5][4]' (FD) to 'print_string_reg_2_reg[3,5][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_2_reg[1,5][4]' (FD) to 'print_string_reg_2_reg[1,5][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_2_reg[2,5][4]' (FD) to 'print_string_reg_2_reg[2,5][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_2_reg[0,4][4]' (FD) to 'print_string_reg_2_reg[0,4][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_2_reg[0,3][4]' (FD) to 'print_string_reg_2_reg[0,3][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_3_reg[0,14][4]' (FD) to 'print_string_reg_3_reg[0,14][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_3_reg[0,13][4]' (FD) to 'print_string_reg_3_reg[0,13][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_3_reg[1,12][4]' (FD) to 'print_string_reg_3_reg[1,12][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_3_reg[2,12][4]' (FD) to 'print_string_reg_3_reg[2,12][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_3_reg[1,11][4]' (FD) to 'print_string_reg_3_reg[1,11][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_3_reg[2,11][4]' (FD) to 'print_string_reg_3_reg[2,11][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_3_reg[0,6][4]' (FD) to 'print_string_reg_3_reg[0,6][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_3_reg[2,5][4]' (FD) to 'print_string_reg_3_reg[2,5][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_3_reg[0,5][4]' (FD) to 'print_string_reg_3_reg[0,5][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_3_reg[1,5][4]' (FD) to 'print_string_reg_3_reg[1,5][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_3_reg[1,4][4]' (FD) to 'print_string_reg_3_reg[1,4][5]'
INFO: [Synth 8-3886] merging instance 'print_string_reg_3_reg[2,4][4]' (FD) to 'print_string_reg_3_reg[2,4][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_reg[3,18][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_reg[2,18][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_reg[0,17][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_reg[1,17][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_reg[2,17][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_reg[3,17][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_reg[1,16][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_reg[0,16][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_reg[0,11][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_reg[1,11][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_reg[2,11][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_reg[3,11][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_reg[0,10][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_reg[1,10][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_reg[2,10][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_reg[3,10][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_reg[0,5][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_reg[1,5][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_reg[2,5][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_reg[3,5][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_reg[0,4][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_reg[1,4][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_reg[2,4][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_reg[3,4][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_2_reg[2,18][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_2_reg[0,18][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_2_reg[3,18][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_2_reg[2,17][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_2_reg[0,17][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_2_reg[3,17][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_2_reg[3,12][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_2_reg[1,12][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_2_reg[2,12][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_2_reg[0,11][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_2_reg[1,11][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_2_reg[2,11][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_2_reg[3,11][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_2_reg[0,10][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_2_reg[3,6][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_2_reg[1,6][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_2_reg[2,6][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_2_reg[3,5][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_2_reg[1,5][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_2_reg[2,5][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_2_reg[0,4][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_2_reg[0,3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_3_reg[0,14][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_3_reg[0,13][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_3_reg[1,12][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_3_reg[2,12][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_3_reg[1,11][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_3_reg[2,11][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_3_reg[0,6][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_3_reg[2,5][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_3_reg[0,5][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_3_reg[1,5][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_3_reg[1,4][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\print_string_reg_3_reg[2,4][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcd_rw_reg)
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "core_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pulse_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pulse_var" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slow_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design T51_UART has unconnected port SB_Sel
WARNING: [Synth 8-3331] design T51_TC2 has unconnected port C_Sel
WARNING: [Synth 8-3331] design T51_TC01 has unconnected port M_Sel
WARNING: [Synth 8-3331] design T51_Glue has unconnected port Int_Acc[6]
WARNING: [Synth 8-3331] design T51_Glue has unconnected port Int_Acc[5]
WARNING: [Synth 8-3331] design T51_Glue has unconnected port Int_Acc[4]
WARNING: [Synth 8-3331] design T51_RAM has unconnected port Rst_n
INFO: [Synth 8-6430] The Block RAM rom/opcode_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM rom/opcode_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM rom/opcode_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core51/\Int_Trig_r_reg[6] )
INFO: [Synth 8-3886] merging instance 'core51/alu/MOV_Op_reg[1]' (FD) to 'core51/alu/Do_B_Op_reg[1]'
INFO: [Synth 8-3886] merging instance 'core51/alu/MOV_Op_reg[0]' (FD) to 'core51/alu/Do_B_Op_reg[0]'
WARNING: [Synth 8-3332] Sequential element (Int_Trig_r_reg[6]) is unused and will be removed from module T51.
WARNING: [Synth 8-3332] Sequential element (P2R_reg[7]) is unused and will be removed from module T51.
WARNING: [Synth 8-3332] Sequential element (P2R_reg[6]) is unused and will be removed from module T51.
WARNING: [Synth 8-3332] Sequential element (P2R_reg[5]) is unused and will be removed from module T51.
WARNING: [Synth 8-3332] Sequential element (P2R_reg[4]) is unused and will be removed from module T51.
WARNING: [Synth 8-3332] Sequential element (P2R_reg[3]) is unused and will be removed from module T51.
WARNING: [Synth 8-3332] Sequential element (P2R_reg[2]) is unused and will be removed from module T51.
WARNING: [Synth 8-3332] Sequential element (P2R_reg[1]) is unused and will be removed from module T51.
WARNING: [Synth 8-3332] Sequential element (P2R_reg[0]) is unused and will be removed from module T51.
WARNING: [Synth 8-3332] Sequential element (RAM_Wr_i_reg) is unused and will be removed from module T51.
WARNING: [Synth 8-3332] Sequential element (Int_Acc_reg[6]) is unused and will be removed from module T51.
WARNING: [Synth 8-3332] Sequential element (Int_Acc_reg[5]) is unused and will be removed from module T51.
WARNING: [Synth 8-3332] Sequential element (Int_Acc_reg[4]) is unused and will be removed from module T51.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:02:00 . Memory (MB): peak = 1014.250 ; gain = 671.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------+------------+---------------+----------------+
|Module Name    | RTL Object | Depth x Width | Implemented As | 
+---------------+------------+---------------+----------------+
|lcd_controller | next_state | 32x1          | LUT            | 
|lcd_controller | next_state | 32x5          | LUT            | 
|T51            | MCode      | 256x4         | LUT            | 
+---------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ROM52:      | opcode_reg | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------+------------+-----------+----------------------+----------------------------+
|Module Name                | RTL Object | Inference | Size (Depth x Width) | Primitives                 | 
+---------------------------+------------+-----------+----------------------+----------------------------+
|core51/\Generic_MODEL.ram  | IRAMB_reg  | Implied   | 256 x 8              | RAM64X1D x 8  RAM64M x 8   | 
+---------------------------+------------+-----------+----------------------+----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_0/romi_0/rom/opcode_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |lcd_controller__GB0 |           1|      9377|
|2     |lcd_controller__GB1 |           1|      9369|
|3     |lcd_controller__GB2 |           1|     17377|
|4     |lcd_controller__GB3 |           1|     13161|
|5     |lcd_controller__GB4 |           1|      7656|
|6     |T8052__GC0          |           1|     13670|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:02:11 . Memory (MB): peak = 1014.250 ; gain = 671.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1302][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1302][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1302][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1302][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1301][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1301][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1301][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1301][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1300][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1300][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1300][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1300][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1299][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1299][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1299][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1299][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1298][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1298][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1298][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1298][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1297][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1297][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1297][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1297][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1296][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1296][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1296][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1296][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1295][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1295][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1295][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1295][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1294][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1294][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1294][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1294][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1293][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1293][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1293][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcdi_3/\opcode_reg[1293][7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:09 ; elapsed = 00:02:43 . Memory (MB): peak = 1158.520 ; gain = 815.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ROM52:      | opcode_reg | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+---------------------------+------------+-----------+----------------------+----------------------------+
|Module Name                | RTL Object | Inference | Size (Depth x Width) | Primitives                 | 
+---------------------------+------------+-----------+----------------------+----------------------------+
|core51/\Generic_MODEL.ram  | IRAMB_reg  | Implied   | 256 x 8              | RAM64X1D x 8  RAM64M x 8   | 
+---------------------------+------------+-----------+----------------------+----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |lcd_controller__GB4 |           1|      7585|
|2     |T8052__GC0          |           1|     13709|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_0/rom/opcode_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:12 ; elapsed = 00:02:48 . Memory (MB): peak = 1158.520 ; gain = 815.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |lcd_controller__GB4 |           1|      3915|
|2     |T8052__GC0          |           1|      7896|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance rom/opcode_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:15 ; elapsed = 00:02:52 . Memory (MB): peak = 1158.520 ; gain = 815.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:15 ; elapsed = 00:02:52 . Memory (MB): peak = 1158.520 ; gain = 815.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:16 ; elapsed = 00:02:52 . Memory (MB): peak = 1158.520 ; gain = 815.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:16 ; elapsed = 00:02:52 . Memory (MB): peak = 1158.520 ; gain = 815.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:16 ; elapsed = 00:02:53 . Memory (MB): peak = 1158.520 ; gain = 815.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:16 ; elapsed = 00:02:53 . Memory (MB): peak = 1158.520 ; gain = 815.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     6|
|2     |CARRY4   |   314|
|3     |LUT1     |   266|
|4     |LUT2     |   575|
|5     |LUT3     |   563|
|6     |LUT4     |   615|
|7     |LUT5     |   713|
|8     |LUT6     |  2432|
|9     |MUXF7    |   443|
|10    |MUXF8    |   204|
|11    |RAM64M   |     8|
|12    |RAM64X1D |     8|
|13    |RAMB18E1 |     1|
|14    |FDCE     |   537|
|15    |FDPE     |    13|
|16    |FDRE     |  5129|
|17    |FDSE     |    12|
|18    |LD       |     1|
|19    |IBUF     |    20|
|20    |IOBUF    |    32|
|21    |OBUF     |    17|
+------+---------+------+

Report Instance Areas: 
+------+------------------------+---------------+------+
|      |Instance                |Module         |Cells |
+------+------------------------+---------------+------+
|1     |top                     |               | 11909|
|2     |  core51                |T51            |  6278|
|3     |    \Generic_MODEL.ram  |T51_RAM        |  5062|
|4     |    alu                 |T51_ALU        |   676|
|5     |      md                |T51_MD         |   298|
|6     |  glue51                |T51_Glue       |    78|
|7     |  lcd                   |lcd_controller |  3584|
|8     |  recv_ins              |receiver_1     |   448|
|9     |  rom                   |ROM52          |    41|
|10    |  tc01                  |T51_TC01       |   246|
|11    |  tc2                   |T51_TC2        |    99|
|12    |  tp0                   |T51_Port0      |    57|
|13    |  tp1                   |T51_Port1      |    51|
|14    |  tp2                   |T51_Port2      |    54|
|15    |  tp3                   |T51_Port3      |    54|
|16    |  trans_ins             |transmitter_f  |   171|
|17    |  uart                  |T51_UART       |   202|
+------+------------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:16 ; elapsed = 00:02:53 . Memory (MB): peak = 1158.520 ; gain = 815.758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:51 ; elapsed = 00:02:40 . Memory (MB): peak = 1158.520 ; gain = 421.133
Synthesis Optimization Complete : Time (s): cpu = 00:02:16 ; elapsed = 00:02:53 . Memory (MB): peak = 1158.520 ; gain = 815.758
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1031 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  LD => LDCE: 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 8 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
474 Infos, 177 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:19 ; elapsed = 00:02:57 . Memory (MB): peak = 1158.520 ; gain = 828.766
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/VHDL/Basys 3/Research Project/all_2/all_2.runs/synth_1/T8052.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file T8052_utilization_synth.rpt -pb T8052_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1158.520 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 26 12:41:13 2018...
