#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002c17f5fbc50 .scope module, "mux_tb" "mux_tb" 2 1;
 .timescale 0 0;
v000002c17f5fc7f0_0 .var "Fault_Indicator", 0 0;
v000002c17f5fc890_0 .var "a", 0 0;
v000002c17f5fc930_0 .var "b", 0 0;
v000002c17f5fc9d0_0 .var "c", 0 0;
v000002c17f5fca70_0 .var "d", 0 0;
v000002c17f5fcb10_0 .net "out", 0 0, v000002c17f464690_0;  1 drivers
v000002c17f4d90c0_0 .var "sel", 1 0;
S_000002c17f5fbde0 .scope module, "DUT" "mux" 2 9, 3 1 0, S_000002c17f5fbc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 1 "out";
v000002c17f5fa5b0_0 .net "a", 0 0, v000002c17f5fc890_0;  1 drivers
v000002c17f4644b0_0 .net "b", 0 0, v000002c17f5fc930_0;  1 drivers
v000002c17f464550_0 .net "c", 0 0, v000002c17f5fc9d0_0;  1 drivers
v000002c17f4645f0_0 .net "d", 0 0, v000002c17f5fca70_0;  1 drivers
v000002c17f464690_0 .var "out", 0 0;
v000002c17f464730_0 .net "sel", 1 0, v000002c17f4d90c0_0;  1 drivers
E_000002c17f463ae0/0 .event anyedge, v000002c17f464730_0, v000002c17f4645f0_0, v000002c17f464550_0, v000002c17f4644b0_0;
E_000002c17f463ae0/1 .event anyedge, v000002c17f5fa5b0_0;
E_000002c17f463ae0 .event/or E_000002c17f463ae0/0, E_000002c17f463ae0/1;
    .scope S_000002c17f5fbde0;
T_0 ;
    %wait E_000002c17f463ae0;
    %load/vec4 v000002c17f464730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %load/vec4 v000002c17f4645f0_0;
    %assign/vec4 v000002c17f464690_0, 0;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v000002c17f5fa5b0_0;
    %assign/vec4 v000002c17f464690_0, 0;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v000002c17f4644b0_0;
    %assign/vec4 v000002c17f464690_0, 0;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v000002c17f464550_0;
    %assign/vec4 v000002c17f464690_0, 0;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002c17f5fbc50;
T_1 ;
    %vpi_call 2 12 "$dumpfile", "The_output.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, v000002c17f5fc890_0 {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, v000002c17f5fc930_0 {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, v000002c17f5fc9d0_0 {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, v000002c17f5fca70_0 {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, v000002c17f4d90c0_0 {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, v000002c17f5fcb10_0 {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, v000002c17f5fc7f0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c17f5fc7f0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000002c17f5fbc50;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c17f5fc890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c17f5fc930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c17f5fc9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c17f5fca70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002c17f4d90c0_0, 0, 2;
    %delay 5, 0;
    %load/vec4 v000002c17f5fcb10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %vpi_call 2 33 "$display", "Test FAILED For (%b %b %b %b and sel=%b) (Expected Result: out->0) (But ALU Result is: s->%b)!!  ", v000002c17f5fc890_0, v000002c17f5fc930_0, v000002c17f5fc9d0_0, v000002c17f5fca70_0, v000002c17f4d90c0_0, v000002c17f5fcb10_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c17f5fc7f0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 2 37 "$display", "Test Passed For (%b %b %b %b and sel=%b) (Expected Result: out->0) (And ALU Result is: c->%d) ", v000002c17f5fc890_0, v000002c17f5fc930_0, v000002c17f5fc9d0_0, v000002c17f5fca70_0, v000002c17f4d90c0_0, v000002c17f5fcb10_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c17f5fc7f0_0, 0, 1;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c17f5fc890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c17f5fc930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c17f5fc9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c17f5fca70_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002c17f4d90c0_0, 0, 2;
    %delay 5, 0;
    %load/vec4 v000002c17f5fcb10_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %vpi_call 2 49 "$display", "Test FAILED For (%b %b %b %b and sel=%b) (Expected Result: out->1) (But ALU Result is: s->%b)!!  ", v000002c17f5fc890_0, v000002c17f5fc930_0, v000002c17f5fc9d0_0, v000002c17f5fca70_0, v000002c17f4d90c0_0, v000002c17f5fcb10_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c17f5fc7f0_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 2 53 "$display", "Test Passed For (%b %b %b %b and sel=%b) (Expected Result: out->1) (And ALU Result is: c->%d) ", v000002c17f5fc890_0, v000002c17f5fc930_0, v000002c17f5fc9d0_0, v000002c17f5fca70_0, v000002c17f4d90c0_0, v000002c17f5fcb10_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c17f5fc7f0_0, 0, 1;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c17f5fc890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c17f5fc930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c17f5fc9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c17f5fca70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002c17f4d90c0_0, 0, 2;
    %delay 5, 0;
    %load/vec4 v000002c17f5fcb10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %vpi_call 2 64 "$display", "Test FAILED For (%b %b %b %b and sel=%b) (Expected Result: out->0) (But ALU Result is: s->%b)!!  ", v000002c17f5fc890_0, v000002c17f5fc930_0, v000002c17f5fc9d0_0, v000002c17f5fca70_0, v000002c17f4d90c0_0, v000002c17f5fcb10_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c17f5fc7f0_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %vpi_call 2 68 "$display", "Test Passed For (%b %b %b %b and sel=%b) (Expected Result: out->0) (And ALU Result is: c->%d) ", v000002c17f5fc890_0, v000002c17f5fc930_0, v000002c17f5fc9d0_0, v000002c17f5fca70_0, v000002c17f4d90c0_0, v000002c17f5fcb10_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c17f5fc7f0_0, 0, 1;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c17f5fc890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c17f5fc930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c17f5fc9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c17f5fca70_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002c17f4d90c0_0, 0, 2;
    %delay 5, 0;
    %load/vec4 v000002c17f5fcb10_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %vpi_call 2 79 "$display", "Test FAILED For (%b %b %b %b and sel=%b) (Expected Result: out->1) (But ALU Result is: s->%b)!!  ", v000002c17f5fc890_0, v000002c17f5fc930_0, v000002c17f5fc9d0_0, v000002c17f5fca70_0, v000002c17f4d90c0_0, v000002c17f5fcb10_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c17f5fc7f0_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %vpi_call 2 83 "$display", "Test Passed For (%b %b %b %b and sel=%b) (Expected Result: out->1) (And ALU Result is: c->%b) ", v000002c17f5fc890_0, v000002c17f5fc930_0, v000002c17f5fc9d0_0, v000002c17f5fca70_0, v000002c17f4d90c0_0, v000002c17f5fcb10_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c17f5fc7f0_0, 0, 1;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c17f5fc890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c17f5fc930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c17f5fc9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c17f5fca70_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002c17f4d90c0_0, 0, 2;
    %delay 5, 0;
    %load/vec4 v000002c17f5fcb10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %vpi_call 2 95 "$display", "Test FAILED For (%b %b %b %b and sel=%b) (Expected Result: out->0) (But ALU Result is: s->%b)!!  ", v000002c17f5fc890_0, v000002c17f5fc930_0, v000002c17f5fc9d0_0, v000002c17f5fca70_0, v000002c17f4d90c0_0, v000002c17f5fcb10_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c17f5fc7f0_0, 0, 1;
    %jmp T_2.9;
T_2.8 ;
    %vpi_call 2 99 "$display", "Test Passed For (%b %b %b %b and sel=%b) (Expected Result: out->0) (And ALU Result is: c->%b) ", v000002c17f5fc890_0, v000002c17f5fc930_0, v000002c17f5fc9d0_0, v000002c17f5fca70_0, v000002c17f4d90c0_0, v000002c17f5fcb10_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c17f5fc7f0_0, 0, 1;
T_2.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c17f5fc890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c17f5fc930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c17f5fc9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c17f5fca70_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002c17f4d90c0_0, 0, 2;
    %delay 5, 0;
    %load/vec4 v000002c17f5fcb10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %vpi_call 2 111 "$display", "Test FAILED For (%b %b %b %b and sel=%b) (Expected Result: out->0) (But ALU Result is: s->%b)!!  ", v000002c17f5fc890_0, v000002c17f5fc930_0, v000002c17f5fc9d0_0, v000002c17f5fca70_0, v000002c17f4d90c0_0, v000002c17f5fcb10_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c17f5fc7f0_0, 0, 1;
    %jmp T_2.11;
T_2.10 ;
    %vpi_call 2 115 "$display", "Test Passed For (%b %b %b %b and sel=%b) (Expected Result: out->0) (And ALU Result is: c->%b) ", v000002c17f5fc890_0, v000002c17f5fc930_0, v000002c17f5fc9d0_0, v000002c17f5fca70_0, v000002c17f4d90c0_0, v000002c17f5fcb10_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c17f5fc7f0_0, 0, 1;
T_2.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c17f5fc890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c17f5fc930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c17f5fc9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c17f5fca70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002c17f4d90c0_0, 0, 2;
    %delay 5, 0;
    %load/vec4 v000002c17f5fcb10_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %vpi_call 2 127 "$display", "Test FAILED For (%b %b %b %b and sel=%b) (Expected Result: out->1) (But ALU Result is: s->%b)!!  ", v000002c17f5fc890_0, v000002c17f5fc930_0, v000002c17f5fc9d0_0, v000002c17f5fca70_0, v000002c17f4d90c0_0, v000002c17f5fcb10_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c17f5fc7f0_0, 0, 1;
    %jmp T_2.13;
T_2.12 ;
    %vpi_call 2 131 "$display", "Test Passed For (%b %b %b %b and sel=%b) (Expected Result: out->1) (And ALU Result is: c->%b) ", v000002c17f5fc890_0, v000002c17f5fc930_0, v000002c17f5fc9d0_0, v000002c17f5fca70_0, v000002c17f4d90c0_0, v000002c17f5fcb10_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c17f5fc7f0_0, 0, 1;
T_2.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c17f5fc890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c17f5fc930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c17f5fc9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c17f5fca70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002c17f4d90c0_0, 0, 2;
    %delay 5, 0;
    %load/vec4 v000002c17f5fcb10_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %vpi_call 2 143 "$display", "Test FAILED For (%b %b %b %b and sel=%b) (Expected Result: out->1) (But ALU Result is: s->%b)!!  ", v000002c17f5fc890_0, v000002c17f5fc930_0, v000002c17f5fc9d0_0, v000002c17f5fca70_0, v000002c17f4d90c0_0, v000002c17f5fcb10_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c17f5fc7f0_0, 0, 1;
    %jmp T_2.15;
T_2.14 ;
    %vpi_call 2 147 "$display", "Test Passed For (%b %b %b %b and sel=%b) (Expected Result: out->1) (And ALU Result is: c->%b) ", v000002c17f5fc890_0, v000002c17f5fc930_0, v000002c17f5fc9d0_0, v000002c17f5fca70_0, v000002c17f4d90c0_0, v000002c17f5fcb10_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c17f5fc7f0_0, 0, 1;
T_2.15 ;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\\mux_tb.v";
    ".\\mux.v";
