Notice 0: Reading LEF file:  /openLANE_flow/designs/ibex/runs/mult_iterations_4/tmp/merged.lef
Notice 0:     Created 11 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 437 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/ibex/runs/mult_iterations_4/tmp/merged.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/ibex/runs/mult_iterations_4/results/routing/ibex_core.def
Notice 0: Design: ibex_core
Notice 0: 		Created 100000 Insts
Notice 0:     Created 266 pins.
Notice 0:     Created 130822 components and 346527 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 25490 nets and 84877 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/ibex/runs/mult_iterations_4/results/routing/ibex_core.def
Top-level design name: ibex_core
Found port VPWR of type SIGNAL
Found port VGND of type SIGNAL
Power net:  VPWR
Ground net: VGND
Modified power connections of 130822 cells (Remaining: 0 ).
