

================================================================
== Vivado HLS Report for 'wrapped_mmult_hw'
================================================================
* Date:           Sun Feb  7 17:35:32 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        matriz_mult
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.73|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  364|  364|  272|  272| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------+----------------------+-----+-----+-----+-----+---------+
        |                       |                      |  Latency  |  Interval | Pipeline|
        |        Instance       |        Module        | min | max | min | max |   Type  |
        +-----------------------+----------------------+-----+-----+-----+-----+---------+
        |Block_preheader117_U0  |Block_preheader117_s  |   74|   74|   74|   74|   none  |
        |Loop_L1_proc_U0        |Loop_L1_proc          |  271|  271|  271|  271|   none  |
        |Loop_3_proc_U0         |Loop_3_proc           |   10|   10|   10|   10|   none  |
        |read_data_U0           |read_data             |    6|    6|    6|    6|   none  |
        +-----------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      7|    1740|   3008|
|Memory           |        4|      -|     256|      8|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      7|    1996|   3016|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      3|       1|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------+----------------------+---------+-------+------+------+
    |        Instance       |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------------+----------------------+---------+-------+------+------+
    |Block_preheader117_U0  |Block_preheader117_s  |        0|      2|  1043|  1792|
    |Loop_3_proc_U0         |Loop_3_proc           |        0|      0|   104|   215|
    |Loop_L1_proc_U0        |Loop_L1_proc          |        0|      5|   510|   861|
    |read_data_U0           |read_data             |        0|      0|    83|   140|
    +-----------------------+----------------------+---------+-------+------+------+
    |Total                  |                      |        0|      7|  1740|  3008|
    +-----------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+-----+----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K|  FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+-----+----+------+-----+------+-------------+
    |dato_V_U   |wrapped_mmult_hw_g8j  |        0|  128|   4|     4|   32|     2|          256|
    |X_MAT_0_U  |wrapped_mmult_hw_hbi  |        4|    0|   0|     8|   32|     2|          512|
    |X_OUT_0_U  |wrapped_mmult_hw_ibs  |        0|  128|   4|     3|   32|     2|          192|
    +-----------+----------------------+---------+-----+----+------+-----+------+-------------+
    |Total      |                      |        4|  256|   8|    15|   96|     6|          960|
    +-----------+----------------------+---------+-----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+--------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-------------------+-----+-----+--------------+-------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_none |  wrapped_mmult_hw | return value |
|ap_rst_n           |  in |    1| ap_ctrl_none |  wrapped_mmult_hw | return value |
|in_stream_TDATA    |  in |   32|     axis     |  in_stream_data_V |    pointer   |
|in_stream_TKEEP    |  in |    4|     axis     |  in_stream_keep_V |    pointer   |
|in_stream_TSTRB    |  in |    4|     axis     |  in_stream_strb_V |    pointer   |
|in_stream_TUSER    |  in |    4|     axis     |  in_stream_user_V |    pointer   |
|in_stream_TLAST    |  in |    1|     axis     |  in_stream_last_V |    pointer   |
|in_stream_TID      |  in |    5|     axis     |   in_stream_id_V  |    pointer   |
|in_stream_TDEST    |  in |    5|     axis     |  in_stream_dest_V |    pointer   |
|in_stream_TVALID   |  in |    1|     axis     |  in_stream_dest_V |    pointer   |
|in_stream_TREADY   | out |    1|     axis     |  in_stream_dest_V |    pointer   |
|out_stream_TDATA   | out |   32|     axis     | out_stream_data_V |    pointer   |
|out_stream_TKEEP   | out |    4|     axis     | out_stream_keep_V |    pointer   |
|out_stream_TSTRB   | out |    4|     axis     | out_stream_strb_V |    pointer   |
|out_stream_TUSER   | out |    4|     axis     | out_stream_user_V |    pointer   |
|out_stream_TLAST   | out |    1|     axis     | out_stream_last_V |    pointer   |
|out_stream_TID     | out |    5|     axis     |  out_stream_id_V  |    pointer   |
|out_stream_TDEST   | out |    5|     axis     | out_stream_dest_V |    pointer   |
|out_stream_TVALID  | out |    1|     axis     | out_stream_dest_V |    pointer   |
|out_stream_TREADY  |  in |    1|     axis     | out_stream_dest_V |    pointer   |
+-------------------+-----+-----+--------------+-------------------+--------------+

