FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0+ */

/* bench 18638.5.0 ecde98c06d6a */
/* bench 18638.5.1 5f427d4a7546 */
/* bench 18638.5.2 a4db450dfcb4 */
/* bench 18638.5.3 3816b736e021 */
/* bench 18638.5.4 331be356e3ee */
/* bench 18638.5.5 918c267f573e */
/* bench 18638.5.6 c61ecdc7ac30 */
/* bench 18638.5.7 ae0a8a25569c */
/* bench 18638.5.8 f014f547abea */
/* bench 18638.5.9 341205d95cd8 */
/* bench 18638.5.10 5d7e5e49c56e */
#define GPDAT	8

/*
 * gpio port and pin definitions
 * NOTE: port number starts from 0
/* bench 1083.2.0 dc1836bd788a */
/* bench 1083.2.1 9645444ea5cd */
/* bench 1083.2.2 cee64b8ad348 */
/* bench 1083.2.3 f526ac7c7123 */
/* bench 1083.2.4 a3b9c0126640 */
/* bench 1083.2.5 994f306669e8 */
/* bench 1083.2.6 149a6b998887 */
/* bench 1083.2.7 8e4f714df1c3 */
/* bench 1083.2.8 f670613d076d */
/* bench 1083.2.9 613778cd7951 */
/* bench 1083.2.10 85a479dd313e */
/* bench 1083.2.11 ce7a4b265ec8 */
#define	XL_RDWRN_PORT	1
#define	XL_RDWRN_PIN	13
#define	XL_CCLK_PORT	1
#define	XL_CCLK_PIN	10
#define	XL_PROGN_PORT	1
#define	XL_PROGN_PIN	25
#define	XL_CSIN_PORT	1
#define	XL_CSIN_PIN	26
#define	XL_DONE_PORT	1
#define	XL_DONE_PIN	27

/*
 * gpio mapping
 *
/* bench 21225.3.0 2cbc08c520a5 */
/* bench 21225.3.1 9af9cc034f71 */
/* bench 21225.3.2 498582351018 */
/* bench 21225.3.3 bc23c9281a58 */
/* bench 21225.3.4 4652cbb54daa */
/* bench 21225.3.5 223bebbfe8e4 */
/* bench 21225.3.6 28caee3aaed5 */
/* bench 21225.3.7 4b80ad2c0fb6 */
	Xl_config_d1 – gpio1_30
	Xl_config_d2 – gpio1_29
	Xl_config_d3 – gpio1_28
	Xl_config_d4 – gpio1_27
	Xl_config_d5 – gpio1_26
	Xl_config_d6 – gpio1_25
	Xl_config_d7 – gpio1_24
	Xl_config_d8 – gpio1_23
	Xl_config_d9 – gpio1_22
	Xl_config_d10 – gpio1_21
	Xl_config_d11 – gpio1_20
	Xl_config_d12 – gpio1_19
	Xl_config_d13 – gpio1_18
	Xl_config_d14 – gpio1_16
	Xl_config_d15 – gpio1_14
*
*/

/*
 * program bus width in bytes
 */
enum wbus {
	bus_1byte	= 1,
	bus_2byte	= 2,
};

#define MAX_WAIT_DONE	10000

struct gpiobus {
	int	ngpio;
	void __iomem *r[4];
};

int xl_supported_prog_bus_width(enum wbus bus_bytes);

void xl_program_b(int32_t i);
void xl_rdwr_b(int32_t i);
void xl_csi_b(int32_t i);

int xl_get_init_b(void);
int xl_get_done_b(void);

void xl_shift_cclk(int count);
void xl_shift_bytes_out(enum wbus bus_byte, unsigned char *pdata);

int xl_init_io(void);
