// Seed: 1401731023
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout tri0 id_1;
  assign id_1 = -1;
  wire id_6;
endmodule
module module_1 #(
    parameter id_5 = 32'd59,
    parameter id_8 = 32'd41
) (
    output supply0 id_0,
    output uwire id_1,
    input tri0 id_2
    , id_14,
    output wor id_3,
    input supply0 id_4,
    input tri0 _id_5,
    input supply1 id_6,
    output supply0 id_7,
    input wand _id_8,
    input supply1 id_9,
    input tri0 id_10,
    output supply0 id_11,
    input supply1 id_12
);
  logic id_15 [-1 : 1 'b0];
  logic id_16;
  ;
  module_0 modCall_1 (
      id_16,
      id_14,
      id_14,
      id_16,
      id_14
  );
  logic [1 'b0 : id_8] id_17;
  parameter id_18 = 1;
  assign id_15 = -1;
endmodule
