Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Apr 21 17:06:20 2019
| Host         : nicklinux running 64-bit unknown
| Command      : report_control_sets -verbose -file test_adder_control_sets_placed.rpt
| Design       : test_adder
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            2 |
|      6 |            2 |
|     11 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-----------------------------+----------------------+------------------+----------------+
|      Clock Signal     |        Enable Signal        |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-----------------------+-----------------------------+----------------------+------------------+----------------+
|  en_reg_i_1_n_0       |                             |                      |                1 |              1 |
|  db_ns_reg[1]_i_2_n_0 |                             |                      |                1 |              2 |
|  en                   | u2/ctrl/reset_sadder        |                      |                1 |              2 |
|  en                   |                             |                      |                2 |              6 |
|  en                   | u2/ctrl/E[0]                |                      |                2 |              6 |
|  en                   | u2/s_adder/count[2]_i_1_n_0 | u2/ctrl/reset_sadder |                3 |             11 |
+-----------------------+-----------------------------+----------------------+------------------+----------------+


