# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../queue.vhd" \
"../../../../../../queue_tb.vhd" \

# Do not sort compile order
nosort
