-- VHDL Entity riscvio_lib.pgu.symbol
--
-- Created:
--          by - rbnlux.ckoehler (pc037)
--          at - 18:37:20 05/29/24
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2022.3 Built on 14 Jul 2022 at 13:56:12
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
LIBRARY riscvio_lib;
USE riscvio_lib.isa.all;
LIBRARY altera_mf;
USE altera_mf.altera_mf_components.all;

ENTITY pgu IS
   PORT( 
      imm      : IN     word_T;
      pgu_mode : IN     pgu_mode_T;
      raux     : IN     raux_T;
      rdat     : IN     rdat_T;
      rptr     : IN     rptr_T;
      addr     : OUT    word_T
   );

-- Declarations

END pgu ;

