     1	module Circuit_2 (Out_1, Out_2, Out_3, A, B, C, D);
     2	  output	Out_1, Out_2, Out_3;
     3	  input		A, B, C, D;
     4	
     5	  assign Out_1=((A&&(!C))||((!B)&&(!C)))&&(C||D);
     6	  assign Out_2=(((!C)&&D)||(B&&C&&D)||(C&&(!D)))&&((!A)||B);
     7	  assign Out_3=((A&&B&&D)||(C&&D))||((!B)&&C);
     8	endmodule
