strict digraph "compose( ,  )" {
	node [label="\N"];
	"Leaf_11:AL"	[def_var="['q']",
		label="Leaf_11:AL"];
	"11:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f1152f75f10>",
		clk_sens=True,
		fillcolor=gold,
		label="11:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q']"];
	"Leaf_11:AL" -> "11:AL";
	"14:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f1152f75790>",
		fillcolor=lightcyan,
		label="14:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"14:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1152e96910>",
		fillcolor=firebrick,
		label="14:NS
q <= 4'b0001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1152e96910>]",
		style=filled,
		typ=NonblockingSubstitution];
	"14:CA" -> "14:NS"	[cond="[]",
		lineno=None];
	"13:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f1152ef7390>",
		fillcolor=linen,
		label="13:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"13:CS" -> "14:CA"	[cond="['reset']",
		label=reset,
		lineno=13];
	"15:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f1152e96bd0>",
		fillcolor=lightcyan,
		label="15:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"13:CS" -> "15:CA"	[cond="['reset']",
		label=reset,
		lineno=13];
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1152f75690>",
		fillcolor=turquoise,
		label="12:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"12:BL" -> "13:CS"	[cond="[]",
		lineno=None];
	"15:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1152ee3890>",
		fillcolor=firebrick,
		label="15:NS
q <= (q == 4'd12)? 4'b0001 : q + 4'b0001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1152ee3890>]",
		style=filled,
		typ=NonblockingSubstitution];
	"15:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"15:CA" -> "15:NS"	[cond="[]",
		lineno=None];
	"11:AL" -> "12:BL"	[cond="[]",
		lineno=None];
	"14:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
}
