$comment
	File created using the following command:
		vcd file Circuit_C10.msim.vcd -direction
$end
$date
	Sat May 15 18:27:30 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module circuit_c10_vhd_vec_tst $end
$var wire 1 ! G1gat $end
$var wire 1 " G2gat $end
$var wire 1 # G3gat $end
$var wire 1 $ G4gat $end
$var wire 1 % G5gat $end
$var wire 1 & G6gat $end
$var wire 1 ' G7gat $end
$var wire 1 ( G8gat $end
$var wire 1 ) Saida_x $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var wire 1 - devoe $end
$var wire 1 . devclrn $end
$var wire 1 / devpor $end
$var wire 1 0 ww_devoe $end
$var wire 1 1 ww_devclrn $end
$var wire 1 2 ww_devpor $end
$var wire 1 3 ww_G1gat $end
$var wire 1 4 ww_G2gat $end
$var wire 1 5 ww_G3gat $end
$var wire 1 6 ww_G4gat $end
$var wire 1 7 ww_G5gat $end
$var wire 1 8 ww_G6gat $end
$var wire 1 9 ww_G7gat $end
$var wire 1 : ww_G8gat $end
$var wire 1 ; ww_Saida_x $end
$var wire 1 < \Saida_x~output_o\ $end
$var wire 1 = \G8gat~input_o\ $end
$var wire 1 > \G6gat~input_o\ $end
$var wire 1 ? \G7gat~input_o\ $end
$var wire 1 @ \U9|y~0_combout\ $end
$var wire 1 A \G5gat~input_o\ $end
$var wire 1 B \G1gat~input_o\ $end
$var wire 1 C \G2gat~input_o\ $end
$var wire 1 D \U9|y~1_combout\ $end
$var wire 1 E \G3gat~input_o\ $end
$var wire 1 F \G4gat~input_o\ $end
$var wire 1 G \U9|y~2_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
1&
1'
0(
0)
0*
1+
x,
1-
1.
1/
10
11
12
03
04
05
06
07
18
19
0:
0;
0<
0=
1>
1?
0@
0A
0B
0C
0D
0E
0F
0G
$end
#1000000
