// Seed: 655083985
module module_0 (
    input  id_0,
    output id_1
);
  assign id_1[1] = id_0[1'b0 : 1];
endmodule
module module_1;
  logic id_2, id_3, id_4;
endmodule
