/*
 * stm32f411xx.h
 *
 *  Created on: Apr 18, 2023
 *      Author: ad
 */
/*NOTE : 1. user upercase for macro names
 	 	 2. use prefix ( HAL_... ) helps to identify this macro is from which layer*/

#ifndef INC_STM32F411XX_H_
#define INC_STM32F411XX_H_


/******************************************************************************************************************
 -----------------------BASE ADDRESS OF FLASH AND SRAM MEMORIES--------------------------------------------
 ***********************************************************************************************************************/
#define FLASH_BASEADDR 	0x08000000U  //address should always keep as unsigned. use ul - unsinged long
#define SRAM1_BASEADDR 	0x20000000U  //get this information easily from microcontroller specifications document
//#define SRAM2_BASEADDR
#define ROM 			0x1FFF0000U //system memory is called ROM
#define SRAM 			SRAM1_BASEADDR

/******************************************************************************************************************
 -----------------------AHBx AND APBx BUS PERIPHERAL BASE ADDRESSES--------------------------------------------
 ***********************************************************************************************************************/
#define PERIPH_BASEADDR		0x40000000U  //Peripheral base address
#define APB1PERIPH_BASEADDR	PERIPH_BASE  //APB1
#define APB2PERIPH_BASEADDR	0x40010000U  //APB2
#define AHB1PERIPH_BASEADDR	0x40020000U  //AHB1
#define AHB2PERIPH_BASEADDR	0x50000000U  //AHB2

/******************************************************************************************************************
 -----------------------BASE ADDRESS OF PERIPHERALS WHICH ARE HANGING ON AHB1 BUS--------------------------------------------
 ***********************************************************************************************************************/
#define GPIOA_BASEADDR	(AHB1PERIPH_BASE + 0x0000)  //GPIOA
#define GPIOB_BASEADDR	(AHB1PERIPH_BASE + 0x0400)  //GPIOB
#define GPIOC_BASEADDR	(AHB1PERIPH_BASE + 0x0800)  //GPIOC
#define GPIOD_BASEADDR	(AHB1PERIPH_BASE + 0x0C00)  //GPIOD
#define GPIOE_BASEADDR	(AHB1PERIPH_BASE + 0x1000)  //GPIOE
#define GPIOH_BASEADDR	(AHB1PERIPH_BASE + 0x1C00)  //GPIOH

/******************************************************************************************************************
 -----------------------BASE ADDRESS OF PERIPHERALS WHICH ARE HANGING ON APB1 BUS--------------------------------------------
 ***********************************************************************************************************************/
#define I2C1_BASEADDR (APB1PERIPH_BASE + 0x5400)  	//I2C1
#define I2C2_BASEADDR (APB1PERIPH_BASE + 0x5800)  	//I2C2
#define I2C3_BASEADDR (APB1PERIPH_BASE + 0x5C00)  	//I2C3

#define SPI2_BASEADDR (APB1PERIPH_BASE + 0x3800)  	//SPI2
#define SPI3_BASEADDR (APB1PERIPH_BASE + 0x3C00)	//SPI3

#define USART2_BASEADDR (APB1PERIPH_BASE + 0x4400)  //USART2

/******************************************************************************************************************
 -----------------------BASE ADDRESS OF PERIPHERALS WHICH ARE HANGING ON APB2 BUS--------------------------------------------
 ***********************************************************************************************************************/
#define USART1_BASEADDR (AHB2PERIPH_BASEADDR + 0x1000)	//USART1
#define USART6_BASEADDR (AHB2PERIPH_BASEADDR + 0x1400)	//USART6

#define SPI1_BASEADDR (AHB2PERIPH_BASEADDR + 0x3000)	//SPI1
#define SPI4_BASEADDR (AHB2PERIPH_BASEADDR + 0x3400)	//SPI4
#define SPI5_BASEADDR (AHB2PERIPH_BASEADDR + 0x5000)	//SPI5


#endif /* INC_STM32F411XX_H_ */
