!PADS-POWERPCB-V9.0-BASIC! DESIGN DATABASE ASCII FILE 1.0
*PCB*        GENERAL PARAMETERS OF THE PCB DESIGN

UNITS        0              2=Inches 1=Metric 0=Mils
USERGRID     3810000 3810000  Space between USER grid points
MAXIMUMLAYER 4              Maximum routing layer 
WORKLEVEL    4              Level items will be created on
DISPLAYLEVEL 1              toggle for displaying working level last
LAYERPAIR    1      2       Layer pair used to route connection
VIAMODE      T              Type of via to use when routing between layers
LINEWIDTH    38100          Width items will be created with
TEXTSIZE     3810000 381000  Height and LineWidth text will be created with
JOBTIME      3              Amount of time spent on this PCB design
DOTGRID      38100000 38100000  Space between graphic dots
SCALE        3.656          Scale of window expansion
ORIGIN       1026299700 1026299700  User defined origin location
WINDOWCENTER 1096858610 1064474874  Point defining the center of the window
BACKUPTIME   20             Number of minutes between database backups
REAL WIDTH   381000         Widths greater then this are displayed real size
ALLSIGONOFF  1              All signal nets displayed on/off
REFNAMESIZE  3810000 381000  Height and LineWidth used by part ref. names
HIGHLIGHT    0              Highlight nets flag
JOBNAME      F429_CORE_pads_·â×°.pcb
CONCOL 1
FBGCOL 1 0
HATCHGRID    381000         Copper plane hatching grid
TEARDROP     2713690        Teardrop tracks
THERLINEWID  571500         Copper plane thermal line width
PSVIAGRID    952500 952500  Push & Shove Via Grid
PADFILLWID   381000         CAM finger pad fill width
THERSMDWID   381000         Copper plane thermal line width for SMD
MINHATAREA   0              Minimum hatch area
HATCHMODE    2              Hatch generation mode
HATCHDISP    1              Hatch display flag
DRILLHOLE    228600         Drill hole checking spacing
MITRERADII   0.5 1.0 1.5 2.0 2.5 3.0 3.5
MITRETYPE    1              Mitring type
HATCHRAD     0.500000       Hatch outline smoothing radius
MITREANG     180 180 180 180 180 180 90 
HATCHANG     0              Hatch angle
THERFLAGS    0              Copper plane thermal line flags
DRLOVERSIZE  114300         Drill oversize for plated holes
PLANERAD     0.500000       Plane outline smoothing radius
PLANEFLAGS   OUTLINE ALL N Y Y N N Y Y Y N N Y Y N Y Y N N N   Plane and Test Points flags
COMPHEIGHT   0              Board Top Component Height Restriction
KPTHATCHGRID 3810000        Copper plane hatching grid
BOTCMPHEIGHT 0              Board Bottom Component Height Restriction
FANOUTGRID   952500 952500  Fanout grid
FANOUTLENGTH 9525000        Maximum fanout length
ROUTERFLAGS  2090513        Autorouter specific flags
VERIFYFLAGS  1861           Verify Design flags
FABCHKFLAGS  3967           Fabrication checks flags
ATMAXSIZE    114300         Acid Traps Maximum Size
ATMAXANGLE   161999820      Acid Traps Maximum Angle
SLMINCOPPER  114300         Slivers Minimum Copper
SLMINMASK    114300         Slivers Minimum Mask
STMINCLEAR   5              Starved Thermal Minimum Clearance
STMINSPOKES  4              Starved Thermal Minimum Spokes
TPMINWIDTH   114300         Minimum Trace Width
TPMINSIZE    114300         Mimimum Pad Size
SSMINGAP     114300         Silk Screen Over Pads Minimum Gap
SBMINGAP     114300         Solder Bridges Minimum Gap
SBLAYER      1              Solder Bridges Layer
ARPTOM       114300         Pad To Mask Annular Ring
ARPTOMLAYER  1              Pad To Mask Annular Ring Layer
ARDTOM       114300         Drill To Mask Annular Ring
ARDTOMLAYER  1              Drill To Mask Annular Ring Layer
ARDTOP       114300         Drill To Pad Annular Ring
ARDTOPLAYER  0              Drill To Pad Annular Ring Layer
VIAPSPACING  3810000        Via patterns via spacing
VIAPSHAPE    228600         Via patterns via to shape spacing
VIAPTOTRACE  -1             Via patterns via to edge spacing
VIAPFILL     1              Via patterns fill type
VIAPSHSIG    NONE
VIAPSHVIA    NONE
VIAPFLAG     4              Via patterns flags
PLNSEPGAP    0              Plane separation gap
IDFSHAPELAY  0              IDF shapes layer

TEARDROPDATA     90     90 
*REUSE*

*REMARK* TYPE TYPENAME
*REMARK* TIMESTAMP SECONDS
*REMARK* PART NAMING PARTNAMING
*REMARK* PART NAME
*REMARK* NET NAMING NETNAMING
*REMARK* NET MERGE NAME
*REMARK* REUSE INSTANCENM PARTNAMING NETNAMING X Y ORI GLUED


*TEXT*       FREE TEXT

*REMARK* XLOC YLOC ORI LEVEL HEIGHT WIDTH MIRRORED HJUST VJUST .REUSE. INSTANCENM
*REMARK* FONTSTYLE FONTFACE


*LINES*      LINES ITEMS

*REMARK* NAME TYPE XLOC YLOC PIECES TEXT SIGSTR
*REMARK* .REUSE. INSTANCE RSIGNAL
*REMARK* PIECETYPE CORNERS WIDTHHGHT LEVEL RESTRICTIONS
*REMARK* XLOC YLOC BEGINANGLE DELTAANGLE
*REMARK* XLOC YLOC ORI LEVEL HEIGHT WIDTH MIRRORED HJUST VJUST

DRW81723326      BOARD    3048000 -750570 1   0
CLOSED 9   190500 0   
0      0     
74904600 0      2700 900 71106030 0      78703170 7597140
78703170 3798570
78703170 78703170 0   900 71106030 74904600 78703170 82501740
74904600 82501740
0      82501740 900 900 -3798570 74904600 3798570 82501740
-3798570 78703170
-3798570 3798570 1800 900 -3798570 0      3798570 7597140
0      0     


*VIA*  ITEMS

*REMARK* NAME  DRILL STACKLINES [DRILL START] [DRILL END]
*REMARK* LEVEL SIZE SHAPE [INNER DIAMETER] [CORNER RADIUS]

JMPVIA_AAAAA     1409700 3
-2 2095500 R
-1 2667000 R
0  2095500 R

STANDARDVIA      1409700 3
-2 2095500 R
-1 2095500 R
0  2095500 R


*PARTDECAL*  ITEMS

*REMARK* NAME UNITS ORIX ORIY PIECES TERMINALS STACKS TEXT LABELS
*REMARK* PIECETYPE CORNERS WIDTHHGHT LEVEL RESTRICTIONS
*REMARK* PIECETYPE CORNERS WIDTH LEVEL PINNUM
*REMARK* XLOC YLOC BEGINANGLE DELTAANGLE
*REMARK* XLOC YLOC ORI LEVEL HEIGHT WIDTH MIRRORED HJUST VJUST
*REMARK* VISIBLE XLOC YLOC ORI LEVEL HEIGTH WIDTH MIRRORED HJUST VJUST RIGHTREADING
*REMARK* FONTSTYLE FONTFACE
*REMARK* T XLOC YLOC NMXLOC NMYLOC PINNUMBER
*REMARK* PAD PIN STACKLINES
*REMARK* LEVEL SIZE SHAPE IDIA [CORNERRADIUS] [DRILL [PLATED]]
*REMARK* LEVEL SIZE SHAPE FINORI FINLENGTH FINOFFSET [CORNERRADIUS] [DRILL [PLATED]]

T3               I 0     0      3  1 1 0 0
CLOSED 5   38100 21  
3749040 3749040
-3749040 3749040
-3749040 -3749040
3749040 -3749040
3749040 3749040
CLOSED 5   38100 28  
-3749040 -3749040
3749040 -3749040
3749040 3749040
-3749040 3749040
-3749040 -3749040
CLOSED 5   38100 20  
-2998470 -2998470
-2998470 2998470
2998470 2998470
2998470 -2998470
-2998470 -2998470
T0     0     0     0     1 
PAD 0 6
-2 6000750 R   4499610  
-1 6000750 R  
-1 7498080 RA 
0  6000750 R  
21 6149340 R  
28 6149340 R  

SIP3-2P54        I 0     0      6  3 2 0 0
OPEN   2   381000 26  
-1905000 -2099310
-1905000 2099310
OPEN   2   381000 26  
5715000 -2099310
-5715000 -2099310
OPEN   2   381000 26  
5715000 2099310
5715000 -2099310
OPEN   2   381000 26  
-5715000 2099310
5715000 2099310
OPEN   2   381000 26  
-5715000 -2099310
-5715000 2099310
CLOSED 5   38100 20  
-5010150 -1348740
-5010150 1348740
5010150 1348740
5010150 -1348740
-5010150 -1348740
T-3810000 0     -3810000 0     1 
T0     0     0     0     2 
T3810000 0     3810000 0     3 
PAD 1 6
-2 2400300 RF  90.000 2701290 0   0   1348740  
-1 2400300 RF  90.000 2701290 0   0   0
-1 2998470 SA 
0  2400300 RF  90.000 2701290 0   0   0
21 2548890 RF  90.000 2849880 0   0   0
28 2548890 RF  90.000 2849880 0   0   0
PAD 0 6
-2 2400300 OF  90.000 2701290 0   1348740  
-1 2400300 OF  90.000 2701290 0  
-1 2998470 RA 
0  2400300 OF  90.000 2701290 0  
21 2548890 OF  90.000 2849880 0  
28 2548890 OF  90.000 2849880 0  

B2BF-2X40-0P8    I 0     0     23 82 3 4 0
OPEN   2   457200 26  
-1200150 24151590
1200150 24151590
OPEN   2   457200 26  
1200150 24151590
1200150 -24151590
OPEN   2   457200 26  
1200150 -24151590
-1200150 -24151590
OPEN   2   457200 26  
-1200150 -24151590
-1200150 24151590
OPEN   2   457200 26  
-4800600 24151590
-4800600 28651200
OPEN   2   457200 26  
-4800600 28651200
4800600 28651200
OPEN   2   457200 26  
4800600 28651200
4800600 24151590
OPEN   2   750570 26  
-4499610 28049220
4499610 28049220
OPEN   2   750570 26  
1215390 27451050
4514850 27451050
OPEN   2   750570 26  
1276350 27451050
1276350 25648920
OPEN   2   750570 26  
1215390 26849070
4514850 26849070
OPEN   2   750570 26  
1215390 26250900
4514850 26250900
OPEN   2   750570 26  
1215390 25648920
4514850 25648920
OPEN   2   457200 26  
-4800600 -24151590
-4800600 -28651200
OPEN   2   457200 26  
-4800600 -28651200
4800600 -28651200
OPEN   2   457200 26  
4800600 -28651200
4800600 -24151590
OPEN   2   750570 26  
-4499610 -28049220
4499610 -28049220
OPEN   2   750570 26  
1215390 -27451050
4514850 -27451050
OPEN   2   750570 26  
1276350 -27451050
1276350 -25648920
OPEN   2   750570 26  
1215390 -26849070
4514850 -26849070
OPEN   2   750570 26  
1215390 -26250900
4514850 -26250900
OPEN   2   750570 26  
1215390 -25648920
4514850 -25648920
CLOSED 5   38100 20  
-5025390 -27824430
-5025390 28125420
5025390 28125420
5025390 -27824430
-5025390 -27824430
   -7200900    22799040   0.000 26     2286000      114300 N   LEFT   DOWN 0
Regular <Romansim Stroke Font>
1
    5250180   -23999190   0.000 26     2286000      114300 N   LEFT   DOWN 0
Regular <Romansim Stroke Font>
80
   -7498080   -23999190   0.000 26     2286000      114300 N   LEFT   DOWN 0
Regular <Romansim Stroke Font>
79
    5699760    22799040   0.000 26     2286000      114300 N   LEFT   DOWN 0
Regular <Romansim Stroke Font>
2
T-3299460 23401020 -3299460 23401020 1 
T3299460 23401020 3299460 23401020 2 
T-3299460 22200870 -3299460 22200870 3 
T3299460 22200870 3299460 22200870 4 
T-3299460 21000720 -3299460 21000720 5 
T3299460 21000720 3299460 21000720 6 
T-3299460 19800570 -3299460 19800570 7 
T3299460 19800570 3299460 19800570 8 
T-3299460 18600420 -3299460 18600420 9 
T3299460 18600420 3299460 18600420 10 
T-3299460 17400270 -3299460 17400270 11 
T3299460 17400270 3299460 17400270 12 
T-3299460 16200120 -3299460 16200120 13 
T3299460 16200120 3299460 16200120 14 
T-3299460 14999970 -3299460 14999970 15 
T3299460 14999970 3299460 14999970 16 
T-3299460 13799820 -3299460 13799820 17 
T3299460 13799820 3299460 13799820 18 
T-3299460 12599670 -3299460 12599670 19 
T3299460 12599670 3299460 12599670 20 
T-3299460 11399520 -3299460 11399520 21 
T3299460 11399520 3299460 11399520 22 
T-3299460 10199370 -3299460 10199370 23 
T3299460 10199370 3299460 10199370 24 
T-3299460 8999220 -3299460 8999220 25 
T3299460 8999220 3299460 8999220 26 
T-3299460 7799070 -3299460 7799070 27 
T3299460 7799070 3299460 7799070 28 
T-3299460 6598920 -3299460 6598920 29 
T3299460 6598920 3299460 6598920 30 
T-3299460 5398770 -3299460 5398770 31 
T3299460 5398770 3299460 5398770 32 
T-3299460 4198620 -3299460 4198620 33 
T3299460 4198620 3299460 4198620 34 
T-3299460 2998470 -3299460 2998470 35 
T3299460 2998470 3299460 2998470 36 
T-3299460 1798320 -3299460 1798320 37 
T3299460 1798320 3299460 1798320 38 
T-3299460 601980 -3299460 601980 39 
T3299460 601980 3299460 601980 40 
T-3299460 -601980 -3299460 -601980 41 
T3299460 -601980 3299460 -601980 42 
T-3299460 -1798320 -3299460 -1798320 43 
T3299460 -1798320 3299460 -1798320 44 
T-3299460 -2998470 -3299460 -2998470 45 
T3299460 -2998470 3299460 -2998470 46 
T-3299460 -4198620 -3299460 -4198620 47 
T3299460 -4198620 3299460 -4198620 48 
T-3299460 -5398770 -3299460 -5398770 49 
T3299460 -5398770 3299460 -5398770 50 
T-3299460 -6598920 -3299460 -6598920 51 
T3299460 -6598920 3299460 -6598920 52 
T-3299460 -7799070 -3299460 -7799070 53 
T3299460 -7799070 3299460 -7799070 54 
T-3299460 -8999220 -3299460 -8999220 55 
T3299460 -8999220 3299460 -8999220 56 
T-3299460 -10199370 -3299460 -10199370 57 
T3299460 -10199370 3299460 -10199370 58 
T-3299460 -11399520 -3299460 -11399520 59 
T3299460 -11399520 3299460 -11399520 60 
T-3299460 -12599670 -3299460 -12599670 61 
T3299460 -12599670 3299460 -12599670 62 
T-3299460 -13799820 -3299460 -13799820 63 
T3299460 -13799820 3299460 -13799820 64 
T-3299460 -14999970 -3299460 -14999970 65 
T3299460 -14999970 3299460 -14999970 66 
T-3299460 -16200120 -3299460 -16200120 67 
T3299460 -16200120 3299460 -16200120 68 
T-3299460 -17400270 -3299460 -17400270 69 
T3299460 -17400270 3299460 -17400270 70 
T-3299460 -18600420 -3299460 -18600420 71 
T3299460 -18600420 3299460 -18600420 72 
T-3299460 -19800570 -3299460 -19800570 73 
T3299460 -19800570 3299460 -19800570 74 
T-3299460 -21000720 -3299460 -21000720 75 
T3299460 -21000720 3299460 -21000720 76 
T-3299460 -22200870 -3299460 -22200870 77 
T3299460 -22200870 3299460 -22200870 78 
T-3299460 -23401020 -3299460 -23401020 79 
T3299460 -23401020 3299460 -23401020 80 
T0     27150060 0     27150060 81 
T0     -27150060 0     -27150060 82 
PAD 0 7
-2 601980 RF  0.000 3451860 0   0   0  
-1 0   R  
0  0   R  
21 750570 RF  0.000 3600450 0   0   0
22 0   R  
23 601980 RF  0.000 3451860 0   0   0
28 0   R  
PAD 81 6
-2 1950720 R   1950720 N
-1 1950720 R  
-1 2701290 RA 
0  1950720 R  
21 2099310 R  
28 2099310 R  
PAD 82 6
-2 1348740 R   1348740 N
-1 1348740 R  
-1 2110740 RA 
0  1348740 R  
21 1539240 R  
28 1539240 R  

SIP5-2P54        I 0     0      6  5 2 0 0
OPEN   2   381000 26  
-5715000 -2099310
-5715000 2099310
OPEN   2   381000 26  
9525000 -2099310
-9525000 -2099310
OPEN   2   381000 26  
9525000 2099310
9525000 -2099310
OPEN   2   381000 26  
-9525000 2099310
9525000 2099310
OPEN   2   381000 26  
-9525000 -2099310
-9525000 2099310
CLOSED 5   38100 20  
-8820150 -1348740
-8820150 1348740
8820150 1348740
8820150 -1348740
-8820150 -1348740
T-7620000 0     -7620000 0     1 
T-3810000 0     -3810000 0     2 
T0     0     0     0     3 
T3810000 0     3810000 0     4 
T7620000 0     7620000 0     5 
PAD 1 6
-2 2400300 RF  90.000 2701290 0   0   1348740  
-1 2400300 RF  90.000 2701290 0   0   0
-1 2998470 SA 
0  2400300 RF  90.000 2701290 0   0   0
21 2548890 RF  90.000 2849880 0   0   0
28 2548890 RF  90.000 2849880 0   0   0
PAD 0 6
-2 2400300 OF  90.000 2701290 0   1348740  
-1 2400300 OF  90.000 2701290 0  
-1 2998470 RA 
0  2400300 OF  90.000 2701290 0  
21 2548890 OF  90.000 2849880 0  
28 2548890 OF  90.000 2849880 0  

MICRO_USB_5S     I 0     0      9 11 7 1 0
OPEN   2   148590 1   
-5593080 350520
5593080 350520
OPEN   2   148590 1   
5593080 350520
5593080 -7680960
OPEN   2   148590 1   
5593080 -7680960
-5593080 -7680960
OPEN   2   148590 1   
-5593080 -7680960
-5593080 350520
OPEN   2   148590 26  
-5593080 350520
5593080 350520
OPEN   2   148590 26  
5593080 350520
5593080 -7680960
OPEN   2   148590 26  
5593080 -7680960
-5593080 -7680960
OPEN   2   148590 26  
-5593080 -7680960
-5593080 350520
CLOSED 5   38100 20  
-6412230 -7288530
-6412230 1501140
6412230 1501140
6412230 -7288530
-6412230 -7288530
          0           0   0.000 26     1143000       38100 N   LEFT   DOWN 0
Regular <Romansim Stroke Font>
value
T-1950720 0     -1950720 0     1 
T-975360 0     -975360 0     2 
T0     0     0     0     3 
T975360 0     975360 0     4 
T1950720 0     1950720 0     5 
T-3638550 -480060 -3638550 -480060 6 
T3638550 -480060 3638550 -480060 7 
T-5436870 -4499610 -5436870 -4499610 8 
T-2251710 -6465570 -2251710 -6465570 9 
T2251710 -6465570 2251710 -6465570 10 
T5436870 -4499610 5436870 -4499610 11 
PAD 0 7
-2 601980 RF  90.000 2998470 0   0   0  
-1 0   R  
0  0   R  
21 750570 RF  90.000 3150870 0   0   0
22 0   R  
23 601980 RF  90.000 2998470 0   0   0
28 0   R  
PAD 6 6
-2 1798320 R   1200150  
-1 1798320 R  
-1 2548890 RA 
0  1798320 R  
21 1950720 R  
28 1950720 R  
PAD 7 6
-2 1798320 R   1200150  
-1 1798320 R  
-1 2548890 RA 
0  1798320 R  
21 1950720 R  
28 1950720 R  
PAD 8 6
-2 1950720 RF  90.000 2998470 0   0   750570 P 90.000 1798320 0  
-1 1950720 RF  90.000 2998470 0   0   0
-1 2701290 SA 
0  1950720 RF  90.000 2998470 0   0   0
21 2099310 RF  90.000 3150870 0   0   0
28 2099310 RF  90.000 3150870 0   0   0
PAD 9 7
-2 1649730 S   0   0  
-1 0   R  
0  0   R  
21 1798320 S   0  
22 0   R  
23 1649730 S   0  
28 0   R  
PAD 10 7
-2 1649730 S   0   0  
-1 0   R  
0  0   R  
21 1798320 S   0  
22 0   R  
23 1649730 S   0  
28 0   R  
PAD 11 6
-2 1950720 RF  90.000 2998470 0   0   750570 P 90.000 1798320 0  
-1 1950720 RF  90.000 2998470 0   0   0
-1 2701290 SA 
0  1950720 RF  90.000 2998470 0   0   0
21 2099310 RF  90.000 3150870 0   0   0
28 2099310 RF  90.000 3150870 0   0   0



*PARTTYPE*   ITEMS

*REMARK* NAME DECALNM TYPE GATES SIGPINS UNUSEDPINNMS FLAGS ECO
*REMARK* G/S SWAPTYPE PINS
*REMARK* PINNUMBER SWAPTYPE.PINTYPE
*REMARK* SIGPIN PINNUMBER SIGNAME
*REMARK* PINNUMBER

SPACER_0_T3_IC_3.0MM T3 TTL  1   0   0     0 Y
G 0 1
1.0.U. 

B2BF_2X40_0_B2BF-2X40-0P8_B2BF_ B2BF-2X40-0P8 TTL  1   0   0     0 Y
G 0 82
1.0.U. 10.0.U. 11.0.U. 12.0.U. 13.0.U. 14.0.U. 
15.0.U. 16.0.U. 17.0.U. 18.0.U. 19.0.U. 2.0.U. 
20.0.U. 21.0.U. 22.0.U. 23.0.U. 24.0.U. 25.0.U. 
26.0.U. 27.0.U. 28.0.U. 29.0.U. 3.0.U. 30.0.U. 
31.0.U. 32.0.U. 33.0.U. 34.0.U. 35.0.U. 36.0.U. 
37.0.U. 38.0.U. 39.0.U. 4.0.U. 40.0.U. 41.0.U. 
42.0.U. 43.0.U. 44.0.U. 45.0.U. 46.0.U. 47.0.U. 
48.0.U. 49.0.U. 5.0.U. 50.0.U. 51.0.U. 52.0.U. 
53.0.U. 54.0.U. 55.0.U. 56.0.U. 57.0.U. 58.0.U. 
59.0.U. 6.0.U. 60.0.U. 61.0.U. 62.0.U. 63.0.U. 
64.0.U. 65.0.U. 66.0.U. 67.0.U. 68.0.U. 69.0.U. 
7.0.U. 70.0.U. 71.0.U. 72.0.U. 73.0.U. 74.0.U. 
75.0.U. 76.0.U. 77.0.U. 78.0.U. 79.0.U. 8.0.U. 
80.0.U. 81.0.U. 82.0.U. 9.0.U. 

SIP3_2_0_SIP3-2P54_SIP3_2_54 SIP3-2P54 TTL  1   0   0     0 Y
G 0 3
2.0.U. 3.0.U. 1.0.U. 

USB_MINI_AB_RECEPTACLE_3_MICRO_ MICRO_USB_5S CON  1   0   0     0 Y
G 0 11
1.0.U. 2.0.U. 3.0.U. 4.0.U. 5.0.U. 6.0.U. 
7.0.U. 8.0.U. 9.0.U. 10.0.U. 11.0.U. 

SIP5_2_0_SIP5-2P54_SIP5_2_54A SIP5-2P54 TTL  1   0   0     0 Y
G 0 5
3.0.U. 5.0.U. 1.0.U. 2.0.U. 4.0.U. 



*PART*       ITEMS

*REMARK* REFNM PTYPENM X Y ORI GLUE MIRROR ALT CLSTID CLSTATTR BROTHERID LABELS
*REMARK* .REUSE. INSTANCE RPART
*REMARK* VISIBLE XLOC YLOC ORI LEVEL HEIGTH WIDTH MIRRORED HJUST VJUST RIGHTREADING
*REMARK* FONTSTYLE FONTFACE

H1              SPACER_0_T3_IC_3.0MM 3749040 3749040 270.000 G N 0 -1 0 -1 2
VALUE    -3810000           0   0.000 27     3810000        3810 N CENTER CENTER
Regular <Romansim Stroke Font>
Part Type
VALUE           0           0   0.000 27     3810000        3810 N CENTER CENTER
Regular <Romansim Stroke Font>
Ref.Des.
H4              SPACER_0_T3_IC_3.0MM 3749040 77251560 180.000 G N 0 -1 0 -1 2
VALUE           0    -3810000   0.000 27     3810000        3810 N CENTER CENTER
Regular <Romansim Stroke Font>
Part Type
VALUE           0           0   0.000 27     3810000        3810 N CENTER CENTER
Regular <Romansim Stroke Font>
Ref.Des.
J2              SIP5_2_0_SIP5-2P54_SIP5_2_54A 20955000 78105000 0.000 G N 0 -1 0 -1 2
VALUE           0     3810000   0.000 27     3810000        3810 N CENTER CENTER
Regular <Romansim Stroke Font>
Part Type
VALUE           0           0   0.000 27     3810000        3810 N CENTER CENTER
Regular <Romansim Stroke Font>
Ref.Des.
J3              USB_MINI_AB_RECEPTACLE_3_MICRO_ 40500300 74093070 180.000 G N 0 -1 0 -1 2
VALUE           0    -3810000   0.000 27     3810000        3810 N CENTER CENTER
Regular <Romansim Stroke Font>
Part Type
VALUE           0           0   0.000 27     3810000        3810 N CENTER CENTER
Regular <Romansim Stroke Font>
Ref.Des.
J4              SIP3_2_0_SIP3-2P54_SIP3_2_54 64770000 78486000 0.000 G N 0 -1 0 -1 2
VALUE           0     3810000   0.000 27     3810000        3810 N CENTER CENTER
Regular <Romansim Stroke Font>
Part Type
VALUE           0           0   0.000 27     3810000        3810 N CENTER CENTER
Regular <Romansim Stroke Font>
Ref.Des.
H2              SPACER_0_T3_IC_3.0MM 77251560 3749040 0.000 G N 0 -1 0 -1 2
VALUE           0     3810000   0.000 27     3810000        3810 N CENTER CENTER
Regular <Romansim Stroke Font>
Part Type
VALUE           0           0   0.000 27     3810000        3810 N CENTER CENTER
Regular <Romansim Stroke Font>
Ref.Des.
H3              SPACER_0_T3_IC_3.0MM 77251560 77251560 90.000 G N 0 -1 0 -1 2
VALUE     3810000           0   0.000 27     3810000        3810 N CENTER CENTER
Regular <Romansim Stroke Font>
Part Type
VALUE           0           0   0.000 27     3810000        3810 N CENTER CENTER
Regular <Romansim Stroke Font>
Ref.Des.
CN2             B2BF_2X40_0_B2BF-2X40-0P8_B2BF_ 73498710 40351710 0.000 G M 0 -1 0 -1 2
VALUE           0     3810000 180.000 27     3810000        3810 N CENTER CENTER
Regular <Romansim Stroke Font>
Part Type
VALUE           0           0 180.000 27     3810000        3810 N CENTER CENTER
Regular <Romansim Stroke Font>
Ref.Des.
CN1             B2BF_2X40_0_B2BF-2X40-0P8_B2BF_ 7498080 40351710 0.000 G M 0 -1 0 -1 2
VALUE           0     3810000 180.000 27     3810000        3810 N CENTER CENTER
Regular <Romansim Stroke Font>
Part Type
VALUE           0           0 180.000 27     3810000        3810 N CENTER CENTER
Regular <Romansim Stroke Font>
Ref.Des.

*POUR*       POUR ITEMS

*REMARK* NAME TYPE XLOC YLOC PIECES FLAGS [OWNERNAME SIGNAME [HATCHGRID HATCHRAD [PRIORITY]]]
*REMARK* PIECETYPE  CORNERS ARCS WIDTH LEVEL
*REMARK* XLOC YLOC BEGINANGLE DELTAANGLE

POR79933379 POUROUT -762000 -762000 1 32
POLY 5 0 38100 1
0 0
8263890 0
8263890 8263890
0 8263890
0 0

ANP000017 HATOUT 40500300 40500300 1 0 POR79933379
POLY 9 4 38100 1
-40850820 -37452300
-37452300 -37452300 1800 900
-37452300 -40850820
-33036510 -40850820
-33036510 -40831770 2700 900
-33017460 -40831770
-33017460 -33036510
-33036510 -33036510 0 900
-33036510 -33017460
-40831770 -33017460
-40831770 -33036510 900 900
-40850820 -33036510
-40850820 -37452300

ANP000018 VOIDOUT 40500300 40500300 1 128 ANP000017
POLY 3 2 38100 1
-39961185 -36751260
-36751260 -36751260 1800 -1800
-33541335 -36751260
-36751260 -36751260 0 -1800
-39961185 -36751260

POR52322354 POUROUT 73498710 73498710 1 32
POLY 5 0 38100 1
0 0
8225790 0
8225790 8225790
0 8225790
0 0

ANP000019 HATOUT 40500300 40500300 1 0 POR52322354
POLY 9 4 38100 1
33017460 33036510
33036510 33036510 1800 900
33036510 33017460
40831770 33017460
40831770 33036510 2700 900
40850820 33036510
40850820 37452300
37452300 37452300 0 900
37452300 40850820
33036510 40850820
33036510 40831770 900 900
33017460 40831770
33017460 33036510

ANP000020 VOIDOUT 40500300 40500300 1 128 ANP000019
POLY 3 2 38100 1
33541335 36751260
36751260 36751260 1800 -1800
39961185 36751260
36751260 36751260 0 -1800
33541335 36751260

POR74588423 POUROUT 73498710 73498710 1 32
POLY 5 0 38100 4
0 0
8225790 0
8225790 8225790
0 8225790
0 0

ANP000021 HATOUT 40500300 40500300 1 0 POR74588423
POLY 9 4 38100 4
33017460 33036510
33036510 33036510 1800 900
33036510 33017460
40831770 33017460
40831770 33036510 2700 900
40850820 33036510
40850820 37452300
37452300 37452300 0 900
37452300 40850820
33036510 40850820
33036510 40831770 900 900
33017460 40831770
33017460 33036510

ANP000022 VOIDOUT 40500300 40500300 1 128 ANP000021
POLY 3 2 38100 4
33541335 36751260
36751260 36751260 1800 -1800
39961185 36751260
36751260 36751260 0 -1800
33541335 36751260

POR38989613 POUROUT -762000 73498710 1 32
POLY 5 0 38100 1
0 0
8263890 0
8263890 8225790
0 8225790
0 0

ANP000023 HATOUT 40500300 40500300 1 0 POR38989613
POLY 9 4 38100 1
-40850820 33036510
-40831770 33036510 1800 900
-40831770 33017460
-33036510 33017460
-33036510 33036510 2700 900
-33017460 33036510
-33017460 40831770
-33036510 40831770 0 900
-33036510 40850820
-37452300 40850820
-37452300 37452300 900 900
-40850820 37452300
-40850820 33036510

ANP000024 VOIDOUT 40500300 40500300 1 128 ANP000023
POLY 3 2 38100 1
-39961185 36751260
-36751260 36751260 1800 -1800
-33541335 36751260
-36751260 36751260 0 -1800
-39961185 36751260

POR20231400 POUROUT -762000 73498710 1 32
POLY 5 0 38100 4
0 0
8263890 0
8263890 8225790
0 8225790
0 0

ANP000025 HATOUT 40500300 40500300 1 0 POR20231400
POLY 9 4 38100 4
-40850820 33036510
-40831770 33036510 1800 900
-40831770 33017460
-33036510 33017460
-33036510 33036510 2700 900
-33017460 33036510
-33017460 40831770
-33036510 40831770 0 900
-33036510 40850820
-37452300 40850820
-37452300 37452300 900 900
-40850820 37452300
-40850820 33036510

ANP000026 VOIDOUT 40500300 40500300 1 128 ANP000025
POLY 3 2 38100 4
-39961185 36751260
-36751260 36751260 1800 -1800
-33541335 36751260
-36751260 36751260 0 -1800
-39961185 36751260

POR6183891 POUROUT 73498710 -762000 1 32
POLY 5 0 38100 1
0 0
8225790 0
8225790 8263890
0 8263890
0 0

ANP000027 HATOUT 40500300 40500300 1 0 POR6183891
POLY 9 4 38100 1
33017460 -40831770
33036510 -40831770 1800 900
33036510 -40850820
37452300 -40850820
37452300 -37452300 2700 900
40850820 -37452300
40850820 -33036510
40831770 -33036510 0 900
40831770 -33017460
33036510 -33017460
33036510 -33036510 900 900
33017460 -33036510
33017460 -40831770

ANP000028 VOIDOUT 40500300 40500300 1 128 ANP000027
POLY 3 2 38100 1
33541335 -36751260
36751260 -36751260 1800 -1800
39961185 -36751260
36751260 -36751260 0 -1800
33541335 -36751260

POR96581785 POUROUT 73498710 -762000 1 32
POLY 5 0 38100 4
0 0
8225790 0
8225790 8263890
0 8263890
0 0

ANP000029 HATOUT 40500300 40500300 1 0 POR96581785
POLY 9 4 38100 4
33017460 -40831770
33036510 -40831770 1800 900
33036510 -40850820
37452300 -40850820
37452300 -37452300 2700 900
40850820 -37452300
40850820 -33036510
40831770 -33036510 0 900
40831770 -33017460
33036510 -33017460
33036510 -33036510 900 900
33017460 -33036510
33017460 -40831770

ANP000030 VOIDOUT 40500300 40500300 1 128 ANP000029
POLY 3 2 38100 4
33541335 -36751260
36751260 -36751260 1800 -1800
39961185 -36751260
36751260 -36751260 0 -1800
33541335 -36751260

POR88415136 POUROUT -762000 -762000 1 32
POLY 5 0 38100 4
0 0
8263890 0
8263890 8263890
0 8263890
0 0

ANP000031 HATOUT 40500300 40500300 1 0 POR88415136
POLY 9 4 38100 4
-40850820 -37452300
-37452300 -37452300 1800 900
-37452300 -40850820
-33036510 -40850820
-33036510 -40831770 2700 900
-33017460 -40831770
-33017460 -33036510
-33036510 -33036510 0 900
-33036510 -33017460
-40831770 -33017460
-40831770 -33036510 900 900
-40850820 -33036510
-40850820 -37452300

ANP000032 VOIDOUT 40500300 40500300 1 128 ANP000031
POLY 3 2 38100 4
-39961185 -36751260
-36751260 -36751260 1800 -1800
-33541335 -36751260
-36751260 -36751260 0 -1800
-39961185 -36751260

POR12816908 POUROUT 73723500 396240 1 32
POLY 30 3 38100 3
0 0
3543300 0
3543300 3352877 2700 845
6880860 3032760
6880860 76984860
3657372 76984860 0 893
3695700 80208120
-69913500 80208119
-69913500 76794144 900 893
-73327260 76832460
-73327260 66659760
-58639710 66659760
-50067210 75232260
-22132290 75232260
-19050000 72149970
-19050000 70244970
-18322290 69517260
-11967210 69517260
-11239500 70244970
-11239500 74054970
-10062210 75232260
-2129790 75232260
0 73102470
0 48025050
-2701290 45323760
-952500 43574970
-952500 27070050
-5715000 22307550
-5715000 14999970
-4034790 13319760
-1177290 13319760
0 12142470
0 0

ANP000044 HATOUT 40500300 40500300 1 0 POR12816908
POLY 8 5 38100 3
33242250 -40065960
33261300 -40065960 1800 900
33261300 -40085010
34919541 -40085010
34919541 -40065960 2700 900
34938591 -40065960
34919540 -40065960 0 610
34928755 -40049286
36751259 -36751259 2410 -382
33278855 -38214444
33261300 -38221841 228 1571
33242250 -38221841
33242250 -40065960


*TESTPOINT*


*MISC*      MISCELLANEOUS PARAMETERS

*REMARK*    PARENT_KEYWORD PARENT_VALUE
*REMARK*  [ { 
*REMARK*       CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ { 
*REMARK*          GRAND_CHILD_KEYWORD GRAND_CHILD_VALUE [...] 
*REMARK*       } ]] 
*REMARK*    } ] 

DFT_CONFIGURATION PARENT
{
UNITS MILS
PROBING_STRATEGY PARENT
{
PROBE_TOP_SIDE NO
PROBE_VIAS YES
PROBE_NO_CONNECT NO
}
DFT_RULES PARENT
{
PROBE 100
{
DRILL_SIZE 69
ENABLE NO
}
PROBE 75
{
DRILL_SIZE 43
ENABLE NO
}
PROBE 50
{
DRILL_SIZE 25
ENABLE YES
}
MIN_VIA_SIZE 25
MIN_PAD_SIZE 25
PIN_TO_PIN 6
PIN_TO_BOARD 6
PIN_TO_COMPONENT 6
}
DIF_FILE PARENT
{
VIA_PREFIX VIA
TP_PART_TYPE TP100
TP_PART_TYPE TP150
TP_PREFIX TP
TP_PREFIX PN_TP
TP_PREFIX TP_SMD
TH_PART_TYPE MTHOLE1
TH_PART_TYPE MTHOLE2
TH_PREFIX TH
TH_PREFIX MH
NC_NET N.C.
INCLUDE_TP YES
}
RETURN_OPTIONS PARENT
{
AUTO_RETURN YES
ADD_TP_VIAS_ON_RETURN YES
ADD_MULTIPLE_FOR_POWERNET YES
TP_VIA_TYPE STANDARDVIA
PPCB_NOT_CONNECTED_NET_NAME NOT_CONNECTED
}
}
LAYER DATA
{
LAYER 0
{
LAYER_THICKNESS 38100
DIELECTRIC 1.000000
}
LAYER 1
{
LAYER_NAME Signal
LAYER_TYPE ROUTING
PLANE NONE
ROUTING_DIRECTION HORIZONTAL
ASSOCIATED_SILK_SCREEN Silkscreen Top
ASSOCIATED_PASTE_MASK Paste Mask Top
ASSOCIATED_SOLDER_MASK Solder Mask Top
ASSOCIATED_ASSEMBLY Assembly Drawing Top
COMPONENT Y
ROUTABLE Y
SELECTABLE Y
PREPREG Y
ENABLED Y
COLORS :
{
ROUTE 3
VIA 3
PAD 3
COPPER 3
2DLINE 3
TEXT 3
ERROR 3
TOPCOMPONENT 3
BOTTOMCOMPONENT 3
REFDES 3
PARTTYPE 3
ATTRIBUTE 3
KEEPOUT 3
TOPPLACEMENT 2
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 304800
COPPER_THICKNESS 45720
DIELECTRIC 4.500000
COST 0
}
LAYER 2
{
LAYER_NAME Plane
LAYER_TYPE ROUTING
PLANE MIXED
ROUTING_DIRECTION HORIZONTAL
ROUTABLE Y
SELECTABLE Y
PREPREG Y
ENABLED Y
COLORS :
{
ROUTE 11
VIA 11
PAD 11
COPPER 11
2DLINE 11
TEXT 11
ERROR 11
TOPCOMPONENT 11
BOTTOMCOMPONENT 11
REFDES 11
PARTTYPE 11
ATTRIBUTE 11
KEEPOUT 11
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 304800
COPPER_THICKNESS 45720
DIELECTRIC 4.500000
COST 0
}
LAYER 3
{
LAYER_NAME Signal #001
LAYER_TYPE ROUTING
PLANE NONE
ROUTING_DIRECTION VERTICAL
ROUTABLE Y
SELECTABLE Y
PREPREG Y
ENABLED Y
COLORS :
{
ROUTE 8
VIA 8
PAD 8
COPPER 8
2DLINE 8
TEXT 8
ERROR 8
TOPCOMPONENT 8
BOTTOMCOMPONENT 8
REFDES 8
PARTTYPE 8
ATTRIBUTE 8
KEEPOUT 8
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 304800
COPPER_THICKNESS 45720
DIELECTRIC 4.500000
COST 0
}
LAYER 4
{
LAYER_NAME Signal #002
LAYER_TYPE ROUTING
PLANE NONE
ROUTING_DIRECTION HORIZONTAL
ASSOCIATED_SILK_SCREEN Silkscreen Bottom
ASSOCIATED_PASTE_MASK Paste Mask Bottom
ASSOCIATED_SOLDER_MASK Solder Mask Bottom
ASSOCIATED_ASSEMBLY Assembly Drawing Bottom
COMPONENT Y
ROUTABLE Y
VISIBLE Y
SELECTABLE Y
PREPREG Y
ENABLED Y
COLORS :
{
ROUTE 2
VIA 2
PAD 2
COPPER 2
2DLINE 2
TEXT 2
ERROR 2
TOPCOMPONENT 2
BOTTOMCOMPONENT 2
REFDES 2
PARTTYPE 2
ATTRIBUTE 2
KEEPOUT 2
TOPPLACEMENT 0
BOTTOMPLACEMENT 3
}
LAYER_THICKNESS 38100
COPPER_THICKNESS 45720
DIELECTRIC 1.000000
COST 0
}
LAYER 5
{
LAYER_NAME Layer_5
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 6
{
LAYER_NAME Layer_6
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 7
{
LAYER_NAME Layer_7
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 8
{
LAYER_NAME Layer_8
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 9
{
LAYER_NAME Layer_9
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 10
{
LAYER_NAME Layer_10
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 11
{
LAYER_NAME Layer_11
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 12
{
LAYER_NAME Layer_12
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 13
{
LAYER_NAME Layer_13
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 14
{
LAYER_NAME Layer_14
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 15
{
LAYER_NAME Layer_15
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 16
{
LAYER_NAME Layer_16
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 17
{
LAYER_NAME Layer_17
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 18
{
LAYER_NAME Layer_18
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 19
{
LAYER_NAME Layer_19
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
COLORS :
{
ROUTE 0
VIA 0
PAD 0
COPPER 0
2DLINE 0
TEXT 0
ERROR 0
TOPCOMPONENT 0
BOTTOMCOMPONENT 0
REFDES 0
PARTTYPE 0
ATTRIBUTE 0
KEEPOUT 0
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 20
{
LAYER_NAME Layer_20
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 12
VIA 12
PAD 12
COPPER 12
2DLINE 12
TEXT 12
ERROR 12
TOPCOMPONENT 12
BOTTOMCOMPONENT 12
REFDES 12
PARTTYPE 12
ATTRIBUTE 12
KEEPOUT 12
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 21
{
LAYER_NAME Solder Mask Top
LAYER_TYPE SOLDER_MASK
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 4
VIA 4
PAD 4
COPPER 4
2DLINE 4
TEXT 4
ERROR 4
TOPCOMPONENT 4
BOTTOMCOMPONENT 4
REFDES 4
PARTTYPE 4
ATTRIBUTE 4
KEEPOUT 4
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 22
{
LAYER_NAME Paste Mask Bottom
LAYER_TYPE PASTE_MASK
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 14
VIA 14
PAD 14
COPPER 14
2DLINE 14
TEXT 14
ERROR 14
TOPCOMPONENT 14
BOTTOMCOMPONENT 14
REFDES 14
PARTTYPE 14
ATTRIBUTE 14
KEEPOUT 14
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 23
{
LAYER_NAME Paste Mask Top
LAYER_TYPE PASTE_MASK
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 1
VIA 1
PAD 1
COPPER 1
2DLINE 1
TEXT 1
ERROR 1
TOPCOMPONENT 1
BOTTOMCOMPONENT 1
REFDES 1
PARTTYPE 1
ATTRIBUTE 1
KEEPOUT 1
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 24
{
LAYER_NAME Drill Drawing
LAYER_TYPE DRILL
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 6
VIA 6
PAD 6
COPPER 6
2DLINE 6
TEXT 6
ERROR 6
TOPCOMPONENT 6
BOTTOMCOMPONENT 6
REFDES 6
PARTTYPE 6
ATTRIBUTE 6
KEEPOUT 6
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 25
{
LAYER_NAME Layer_25
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 7
VIA 7
PAD 7
COPPER 7
2DLINE 7
TEXT 7
ERROR 7
TOPCOMPONENT 7
BOTTOMCOMPONENT 7
REFDES 7
PARTTYPE 7
ATTRIBUTE 7
KEEPOUT 7
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 26
{
LAYER_NAME Silkscreen Top
LAYER_TYPE SILK_SCREEN
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 9
VIA 9
PAD 9
COPPER 9
2DLINE 9
TEXT 9
ERROR 9
TOPCOMPONENT 9
BOTTOMCOMPONENT 9
REFDES 9
PARTTYPE 9
ATTRIBUTE 9
KEEPOUT 9
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 27
{
LAYER_NAME Assembly Drawing Top
LAYER_TYPE ASSEMBLY
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 10
VIA 10
PAD 10
COPPER 10
2DLINE 10
TEXT 10
ERROR 10
TOPCOMPONENT 10
BOTTOMCOMPONENT 10
REFDES 10
PARTTYPE 10
ATTRIBUTE 10
KEEPOUT 10
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 28
{
LAYER_NAME Solder Mask Bottom
LAYER_TYPE SOLDER_MASK
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 13
VIA 13
PAD 13
COPPER 13
2DLINE 13
TEXT 13
ERROR 13
TOPCOMPONENT 13
BOTTOMCOMPONENT 13
REFDES 13
PARTTYPE 13
ATTRIBUTE 13
KEEPOUT 13
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 29
{
LAYER_NAME Silkscreen Bottom
LAYER_TYPE SILK_SCREEN
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 5
VIA 5
PAD 5
COPPER 5
2DLINE 5
TEXT 5
ERROR 5
TOPCOMPONENT 5
BOTTOMCOMPONENT 5
REFDES 5
PARTTYPE 5
ATTRIBUTE 5
KEEPOUT 5
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 30
{
LAYER_NAME Assembly Drawing Bottom
LAYER_TYPE ASSEMBLY
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
SELECTABLE Y
ENABLED Y
COLORS :
{
ROUTE 15
VIA 15
PAD 15
COPPER 15
2DLINE 15
TEXT 15
ERROR 15
TOPCOMPONENT 15
BOTTOMCOMPONENT 15
REFDES 15
PARTTYPE 15
ATTRIBUTE 15
KEEPOUT 15
TOPPLACEMENT 0
BOTTOMPLACEMENT 0
}
LAYER_THICKNESS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
}
SELECTABILITY DATA
{
PARTS Y
PINS Y
TRACES Y
VIAS Y
TACKS Y
UNROUTED Y
EDGES Y
NODES Y
SHAPES Y
DIMENSIONS Y
TEXT Y
AREA_PARTS Y
AREA_PINS Y
AREA_TRACES Y
AREA_VIAS Y
AREA_TACKS Y
AREA_UNROUTED Y
AREA_EDGES Y
AREA_NODES Y
AREA_SHAPES Y
AREA_DIMENSIONS Y
AREA_TEXT Y
}
VISIBILITY DATA
{
PADS Y
TRACKS Y
VIAS Y
COPPER Y
LINES Y
TEXT Y
ERRORS Y
CLUSTER Y
TOP_COMPONENT Y
BOTTOM_COMPONENT Y
PLANE_THERMAL Y
REFDES Y
PARTTYPES Y
ATTRIBUTES Y
KEEPOUTS Y
SELECTION_COLOR 15
HIGHLIGHT_COLOR 14
FIXED_COLOR 3
PINNUM_TOP_COLOR 12
PINNUM_BOTTOM_COLOR 4
FONT_FACE <Romansim Stroke Font>
{
}
}

*MISC*      MISCELLANEOUS PARAMETERS

*REMARK*    PARENT_KEYWORD PARENT_VALUE
*REMARK*  [ { 
*REMARK*       CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ { 
*REMARK*          GRAND_CHILD_KEYWORD GRAND_CHILD_VALUE [...] 
*REMARK*       } ]] 
*REMARK*    } ] 

RULES_SECTION PARENT
{
NET_CLASS DATA
{
NET_CLASS DIFF90
NET_CLASS DIFF100
}
GROUP DATA
DESIGN RULES
{
RULE_SET (1)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 190500
VIA_TO_TRACK 198120
VIA_TO_VIA 190500
PAD_TO_TRACK 228600
PAD_TO_VIA 190500
PAD_TO_PAD 190500
SMD_TO_TRACK 190500
SMD_TO_VIA 198120
SMD_TO_PAD 228600
SMD_TO_SMD 190500
COPPER_TO_TRACK 381000
COPPER_TO_VIA 148590
COPPER_TO_PAD 190500
COPPER_TO_SMD 190500
COPPER_TO_COPPER 190500
TEXT_TO_TRACK 190500
TEXT_TO_VIA 198120
TEXT_TO_PAD 228600
TEXT_TO_SMD 190500
OUTLINE_TO_TRACK 190500
OUTLINE_TO_VIA 198120
OUTLINE_TO_PAD 228600
OUTLINE_TO_SMD 190500
OUTLINE_TO_COPPER 381000
DRILL_TO_TRACK 228600
DRILL_TO_VIA 190500
DRILL_TO_PAD 190500
DRILL_TO_SMD 228600
DRILL_TO_COPPER 228600
SAME_NET_SMD_TO_VIA 190500
SAME_NET_SMD_TO_CRN 190500
SAME_NET_VIA_TO_VIA 190500
SAME_NET_PAD_TO_CRN 190500
MIN_TRACK_WIDTH 228600
REC_TRACK_WIDTH 228600
MAX_TRACK_WIDTH 9525000
DRILL_TO_DRILL 0
BODY_TO_BODY 0
SAME_NET_TRACK_TO_CRN 190500
}
}
RULE_SET (2)
{
FOR :
{
NET_CLASS DIFF90
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 190500
VIA_TO_TRACK 198120
VIA_TO_VIA 190500
PAD_TO_TRACK 228600
PAD_TO_VIA 190500
PAD_TO_PAD 190500
SMD_TO_TRACK 190500
SMD_TO_VIA 198120
SMD_TO_PAD 228600
SMD_TO_SMD 190500
COPPER_TO_TRACK 381000
COPPER_TO_VIA 148590
COPPER_TO_PAD 190500
COPPER_TO_SMD 190500
COPPER_TO_COPPER 190500
TEXT_TO_TRACK 190500
TEXT_TO_VIA 198120
TEXT_TO_PAD 228600
TEXT_TO_SMD 190500
OUTLINE_TO_TRACK 190500
OUTLINE_TO_VIA 198120
OUTLINE_TO_PAD 228600
OUTLINE_TO_SMD 190500
OUTLINE_TO_COPPER 381000
DRILL_TO_TRACK 228600
DRILL_TO_VIA 190500
DRILL_TO_PAD 190500
DRILL_TO_SMD 228600
DRILL_TO_COPPER 228600
SAME_NET_SMD_TO_VIA 190500
SAME_NET_SMD_TO_CRN 190500
SAME_NET_VIA_TO_VIA 190500
SAME_NET_PAD_TO_CRN 190500
MIN_TRACK_WIDTH 190500
REC_TRACK_WIDTH 190500
MAX_TRACK_WIDTH 9525000
DRILL_TO_DRILL 0
BODY_TO_BODY 0
SAME_NET_TRACK_TO_CRN 190500
}
}
RULE_SET (3)
{
FOR :
{
NET_CLASS DIFF100
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 190500
VIA_TO_TRACK 198120
VIA_TO_VIA 190500
PAD_TO_TRACK 228600
PAD_TO_VIA 190500
PAD_TO_PAD 190500
SMD_TO_TRACK 190500
SMD_TO_VIA 198120
SMD_TO_PAD 228600
SMD_TO_SMD 190500
COPPER_TO_TRACK 381000
COPPER_TO_VIA 148590
COPPER_TO_PAD 190500
COPPER_TO_SMD 190500
COPPER_TO_COPPER 190500
TEXT_TO_TRACK 190500
TEXT_TO_VIA 198120
TEXT_TO_PAD 228600
TEXT_TO_SMD 190500
OUTLINE_TO_TRACK 190500
OUTLINE_TO_VIA 198120
OUTLINE_TO_PAD 228600
OUTLINE_TO_SMD 190500
OUTLINE_TO_COPPER 381000
DRILL_TO_TRACK 228600
DRILL_TO_VIA 190500
DRILL_TO_PAD 190500
DRILL_TO_SMD 228600
DRILL_TO_COPPER 228600
SAME_NET_SMD_TO_VIA 190500
SAME_NET_SMD_TO_CRN 190500
SAME_NET_VIA_TO_VIA 190500
SAME_NET_PAD_TO_CRN 190500
MIN_TRACK_WIDTH 190500
REC_TRACK_WIDTH 190500
MAX_TRACK_WIDTH 9525000
DRILL_TO_DRILL 0
BODY_TO_BODY 0
SAME_NET_TRACK_TO_CRN 190500
}
}
RULE_SET (4)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
MIN_LENGTH 0
MAX_LENGTH 1904999936
STUB_LENGTH 0
PARALLEL_LENGTH 38100000
PARALLEL_GAP 7620000
TANDEM_LENGTH 38100000
TANDEM_GAP 7620000
MIN_DELAY 0.000000
MAX_DELAY 0.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 7620000
MATCH_LENGTH_TOLERANCE 7620000
}
}
RULE_SET (5)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
ROUTE_PRIORITY 3
MAX_NUMBER_OF_VIAS -1
VALID_LAYER 1
VALID_LAYER 2
VALID_LAYER 3
VALID_LAYER 4
VALID_VIA_TYPE STANDARDVIA
}
}
}
}

*MISC*      MISCELLANEOUS PARAMETERS

*REMARK*    PARENT_KEYWORD PARENT_VALUE
*REMARK*  [ { 
*REMARK*       CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ { 
*REMARK*          GRAND_CHILD_KEYWORD GRAND_CHILD_VALUE [...] 
*REMARK*       } ]] 
*REMARK*    } ] 

CAM_SECTION PARENT
{
CAM_VERSION V2007.0
CAM_DOC_LIST PARENT
{
}
CAM_AUGMENT_ON_THE_FLY Y
CAM_DRILL_SYMBOL_TABLE_EXTENDED PARENT
{
MARKER_SIZE 3048000
MARKER_LINE_WIDTH 381000
MARKER_CHAR_HEIGHT 1905000
CHART_TEXT_HEIGHT 4572000
CHART_LINE_WIDTH 381000
SIZE_VALUES_SORTING_ORDER 0
QUANTITY_VALUES_SORTING_ORDER 0
PLATED_VALUES_SORTING_ORDER 0
DEFAULT_TOLERANCE +/-0.0
DRILL_UNIT 0
THROUGH_PARTIAL N
}
}

*MISC*      MISCELLANEOUS PARAMETERS

*REMARK*    PARENT_KEYWORD PARENT_VALUE
*REMARK*  [ { 
*REMARK*       CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ { 
*REMARK*          GRAND_CHILD_KEYWORD GRAND_CHILD_VALUE [...] 
*REMARK*       } ]] 
*REMARK*    } ] 


*MISC*      MISCELLANEOUS PARAMETERS

ATTRIBUTES DICTIONARY
{
ATTRIBUTE Rules.Fanout.Alignment
{
TYPE LIST N
{
Aligned
Alternate
}
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Alignment.Multi-Row
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Direction
{
TYPE LIST N
{
Inside
Outside
Both Sides
}
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.ViaSpacing
{
TYPE LIST N
{
Use Grid
1 Trace
2 Trace
}
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Sharing.Pin
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Sharing.SMD
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Sharing.Via
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Sharing.Trace
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Nets.Plane
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Nets.Signal
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Nets.UnusedPins
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Length.Unlimited
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Length.Maximum
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 76200000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.AlignmentBGA
{
TYPE LIST N
{
Diagonal
Quadrant
X-pattern
}
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.DirectionBGA
{
TYPE LIST N
{
45
135
225
315
Clockwise
Counterclockwise
}
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.DirectionBGAstaggered
{
TYPE LIST N
{
Horizontal
Vertical
}
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.PadEntry.Side
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.PadEntry.Corner
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.PadEntry.AnyAngle
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.PadEntry.Soft
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.ViaAtSMD
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.ViaAtSMD.FitInside
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.ViaAtSMD.Center
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.ViaAtSMD.Ends
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Trace.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Via.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Via.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Pad.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Pad.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Pad.Pad
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.SMD.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.SMD.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.SMD.Pad
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.SMD.SMD
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Copper.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Copper.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Copper.Pad
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Copper.SMD
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Text.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Text.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Text.Pad
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Text.SMD
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Board.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Board.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Board.Pad
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Board.SMD
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Drill.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Drill.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Drill.Pad
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Drill.SMD
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.SameNet.SMD.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.SameNet.SMD.Crn
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.SameNet.Via.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.SameNet.Pad.Crn
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.SameNet.Trace.Crn
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Width.Minimum
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 9525000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Width.Recommended
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 9525000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Width.Maximum
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 9525000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Value
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE Tolerance
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE Part Number
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE Description
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE Cost
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE Manufacturer #1
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE Manufacturer #2
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE ASSEMBLY_OPTIONS
{
TYPE FREETEXT N
INHERITANCE PCB
INHERITANCE PART
INHERITANCE JUMPER
ECO_REGISTRATION Y
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE PowerGround
{
TYPE BOOLEAN
INHERITANCE NET NETCLASS PCB
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE Voltage
{
TYPE QUANTITY
QUANTITY Voltage
ABBR V
UNIT Volt
MIN -100kV
MAX 100kV
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE Geometry.Height
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 952500000dbunit
INHERITANCE PCB
INHERITANCE PART PARTTYPE DECAL
ECO_REGISTRATION N
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE DFT.Nail Count Per Net
{
TYPE INTEGER
MIN 0
MAX 1000
INHERITANCE NET NETCLASS PCB
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE DFT.Nail Diameter
{
TYPE FREETEXT N
INHERITANCE PIN
INHERITANCE VIA
ECO_REGISTRATION N
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE DFT.Nail Number
{
TYPE FREETEXT N
INHERITANCE PIN
INHERITANCE VIA
ECO_REGISTRATION N
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE DFT.Probe to Trace Clearance
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DFT.Probe to Pad Clearance
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DFT.Generate Test Points
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DFT.Allow Stubs
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DFT.Stub Length
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 76200000dbunit
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DFT.Use Via Grid
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DFT.Grid X-Coordinate
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 76200000dbunit
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DFT.Grid Y-Coordinate
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 76200000dbunit
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DFT.Preserve Test Points
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DFT.Insert Test Point Vias
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DFT.Probe Pins
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE HyperLynx.Model
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE HyperLynx.Model File
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE HyperLynx.Sim Direction
{
TYPE LIST N
{
SIM_BOTH
SIM_IN
SIM_OUT
}
INHERITANCE PIN
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE HyperLynx.Frequency
{
TYPE QUANTITY
QUANTITY Frequency
ABBR Hz
UNIT Hertz
MIN 0Hz
MAX 1000GHz
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE HyperLynx.Duty Cycle
{
TYPE QUANTITY
QUANTITY 
ABBR %
UNIT percent
MIN 0%
MAX 100%
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE HyperLynx.Signal Type
{
TYPE LIST N
{
Address
Analog High Speed
Analog Low Speed
Clock
Data
Do Not Analyze
Power Supply
Strobe
}
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE HyperLynx.Default IC.Model
{
TYPE FREETEXT N
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE HyperLynx.Default IC.Model File
{
TYPE FREETEXT N
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE HyperLynx.Default IC.Model Pin
{
TYPE FREETEXT N
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE Strategy.Fanout.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Fanout.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Fanout.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Fanout.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Fanout.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Fanout.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Fanout.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET PCB
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Fanout.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET PCB
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET PCB
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET PCB
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET PCB
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET PCB
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET PCB
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET PCB
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Placement.Grid.Use
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Placement.Grid.X
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 76200000dbunit
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Placement.Grid.Y
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 76200000dbunit
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Accordion.Amplitude.Min
{
TYPE INTEGER
MIN 3
MAX 300
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Accordion.Amplitude.Max
{
TYPE INTEGER
MIN 4
MAX 300
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Accordion.Gap.Min
{
TYPE INTEGER
MIN 1
MAX 10
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Accordion.HierarchyLevel
{
TYPE INTEGER
MIN 1
MAX 8
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Accordion.Miters.Arcs
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Accordion.Miters.Ratio
{
TYPE FLOAT
MIN 0.5
MAX 250
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Routing.MaxChannelWidth
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 381000000dbunit
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Routing.SoftLengthRrules
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Routing.MeanderBeforeTune
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Routing.ExtraLengthPercent
{
TYPE INTEGER
MIN 0
MAX 100
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DiffPair.RestrictPairTuneInGap
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DiffPair.RestrictSmallAccordionsInPairs
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DiffPair.TunePairsToZeroTolerance
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DiffPair.MinControlledLength
{
TYPE FLOAT
MIN 20
MAX 100
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DiffPair.MaxIrregularLength
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE MatchLength.Name
{
TYPE FREETEXT N
INHERITANCE NET NETCLASS
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Planning.Scheduled
{
TYPE BOOLEAN
INHERITANCE NET
ECO_REGISTRATION Y
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Library.Timestamp
{
TYPE FREETEXT N
INHERITANCE DECAL
INHERITANCE PARTTYPE
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Design.Timestamp
{
TYPE FREETEXT N
INHERITANCE DECAL
INHERITANCE PARTTYPE
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE CAM.Solder mask.Adjust
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN -9525000dbunit
MAX 9525000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
INHERITANCE VIA
ECO_REGISTRATION N
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE CAM.Paste mask.Adjust
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN -9525000dbunit
MAX 9525000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
INHERITANCE VIA
ECO_REGISTRATION N
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE CAM.Apply Oversize To All Pads
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE CHK.Use Visible Workspace Box for Latium Checking
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Single Sided Board
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DxDesigner.ProjectFilePath
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE iCDB.DesignName
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE iCDB.RootBlock
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE iCDB.MainSnapshotName
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE iCDB.TempSnapshotName
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Bridges
{
TYPE FREETEXT N
INHERITANCE NET
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE LaserDrillOversize
{
TYPE FLOAT
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE ViaLaserData
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.FormatId
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.ChipLength
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.ChipWidth
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.ChipHeight
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.WBRules.MinLength
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.WBRules.MaxLength
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.WBRules.WToWDistance
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.WBRules.WBtoPad
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.WBRules.MaxAngle
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.SBPCount
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.SBP1
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.CBPCount
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.CBP1
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.WBCount
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.WB1
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.SBPGuideCount
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.SBPGuide1
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.CBPAssignment1
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE AutoDimensioning.Marker_Shape
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE AutoDimensioning.Text_NumberPrecision
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE AutoDimensioning.Text_AngularPrecision
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE AutoDimensioning.Text_Suffix
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE AutoDimensioning.Text_Layer
{
TYPE INTEGER
MIN 0
MAX 250
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE AutoDimensioning.Line_Layer
{
TYPE INTEGER
MIN 0
MAX 250
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE AutoDimensioning.Preview_Type
{
TYPE INTEGER
MIN 1
MAX 5
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE AutoDimensioning.Text_DefaultOrientation
{
TYPE INTEGER
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE DESIGN_LAST_MODIFIED_BY
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE DESIGN_SAVED_BY_GBS_BUILD_VER
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE MGC_CELL_ORIGIN_SIZE
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE $$SETTING:EC_GLOSS_SETTINGS:1:INTEGER
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE $$SETTING:EC_GLOSS_SETTINGS:4:INTEGER
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE $$SETTING:EC_GLOSS_SETTINGS:0:INTEGER
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE $$SETTING:EC_GLOSS_SETTINGS:2:INTEGER
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE BOARD_OUTLINE_INDICIES
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE LASTSEQNUM_0
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE $$SETTING:EC_GLOSS_SETTINGS:5:INTEGER
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE $$SETTING:EC_GLOSS_SETTINGS:3:INTEGER
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE CELLTECHFLAG_SIP5-2P54
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE CELLTECHFLAG_SIP3-2P54
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE CELLTECHFLAG_T3
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE CELLTECHFLAG_GXD
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE CELLTECHFLAG_B2BF-2X40-0P8
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE CELLTECHFLAG_MICRO_USB_5S
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE CELLTECHFLAG_3215
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE CELLTECHFLAG_3225
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE CELLTECHFLAG_SOT23-5
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE CELLTECHFLAG_TSOP54
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE CELLTECHFLAG_TSOP48
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE CELLTECHFLAG_SW3X6-SMD
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE CELLTECHFLAG_R0402
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE CELLTECHFLAG_L0603
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE CELLTECHFLAG_L0402
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE CELLTECHFLAG_FPC-40P-0P5
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE CELLTECHFLAG_SOT23
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE CELLTECHFLAG_LED0603
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE CELLTECHFLAG_C0402
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE CELLTECHFLAG_C0603
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE CELLTECHFLAG_LQFP176
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE CELLTECHFLAG_WSON8_8X6
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE ALLOWED_MOUNT_SIDE
{
TYPE FREETEXT N
INHERITANCE PART
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE PINCOUNT
{
TYPE FREETEXT N
INHERITANCE PARTTYPE
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE Guard.BandColor
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Blaze.TestPoint.Color
{
TYPE INTEGER
MIN 0
MAX 100
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Blaze.Thermal.Color
{
TYPE INTEGER
MIN 0
MAX 100
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
}
ATTRIBUTE VALUES
{
PART H1
{
ALLOWED_MOUNT_SIDE BOTH
}
PART H4
{
ALLOWED_MOUNT_SIDE BOTH
}
PART J2
{
ALLOWED_MOUNT_SIDE BOTH
}
PART J3
{
ALLOWED_MOUNT_SIDE BOTH
}
PART J4
{
ALLOWED_MOUNT_SIDE BOTH
}
PART H2
{
ALLOWED_MOUNT_SIDE BOTH
}
PART H3
{
ALLOWED_MOUNT_SIDE BOTH
}
PART CN2
{
ALLOWED_MOUNT_SIDE BOTH
}
PART CN1
{
ALLOWED_MOUNT_SIDE BOTH
}
PARTTYPE SPACER_0_T3_IC_3.0MM
{
PINCOUNT 1
}
PARTTYPE B2BF_2X40_0_B2BF-2X40-0P8_B2BF_
{
PINCOUNT 82
}
PARTTYPE SIP3_2_0_SIP3-2P54_SIP3_2_54
{
PINCOUNT 3
}
PARTTYPE USB_MINI_AB_RECEPTACLE_3_MICRO_
{
PINCOUNT 11
}
PARTTYPE SIP5_2_0_SIP5-2P54_SIP5_2_54A
{
PINCOUNT 5
}
PCB DEFAULT
{
$$SETTING:EC_GLOSS_SETTINGS:0:INTEGER 0
$$SETTING:EC_GLOSS_SETTINGS:1:INTEGER 0
$$SETTING:EC_GLOSS_SETTINGS:2:INTEGER 0
$$SETTING:EC_GLOSS_SETTINGS:3:INTEGER 0
$$SETTING:EC_GLOSS_SETTINGS:4:INTEGER 0
$$SETTING:EC_GLOSS_SETTINGS:5:INTEGER 0
Accordion.HierarchyLevel 8
Accordion.Amplitude.Max 30
Accordion.Amplitude.Min 3
Accordion.Gap.Min 1
Accordion.Miters.Arcs No
Accordion.Miters.Ratio 1.5
AutoDimensioning.Line_Layer 24
AutoDimensioning.Marker_Shape YYNNNY
AutoDimensioning.Preview_Type 1
AutoDimensioning.Text_AngularPrecision 0 0 0
AutoDimensioning.Text_DefaultOrientation 1
AutoDimensioning.Text_Layer 24
AutoDimensioning.Text_NumberPrecision 3 1 2
AutoDimensioning.Text_Suffix mil##mm##"
Blaze.TestPoint.Color 8
Blaze.Thermal.Color 8
BOARD_OUTLINE_INDICIES 
"CAM.Apply Oversize To All Pads" Yes
CELLTECHFLAG_3215 A=1,T=1,B=1,O=0,T0=0,T90=0,T180=0,T270=0,B0=0,B90=0,B180=0,B270=0
CELLTECHFLAG_3225 A=1,T=1,B=1,O=0,T0=0,T90=0,T180=0,T270=0,B0=0,B90=0,B180=0,B270=0
CELLTECHFLAG_B2BF-2X40-0P8 A=1,T=1,B=1,O=0,T0=0,T90=0,T180=0,T270=0,B0=0,B90=0,B180=0,B270=0
CELLTECHFLAG_C0402 A=1,T=1,B=1,O=0,T0=0,T90=0,T180=0,T270=0,B0=0,B90=0,B180=0,B270=0
CELLTECHFLAG_C0603 A=1,T=1,B=1,O=0,T0=0,T90=0,T180=0,T270=0,B0=0,B90=0,B180=0,B270=0
CELLTECHFLAG_FPC-40P-0P5 A=1,T=1,B=1,O=0,T0=0,T90=0,T180=0,T270=0,B0=0,B90=0,B180=0,B270=0
CELLTECHFLAG_GXD A=1,T=1,B=1,O=0,T0=0,T90=0,T180=0,T270=0,B0=0,B90=0,B180=0,B270=0
CELLTECHFLAG_L0402 A=1,T=1,B=1,O=0,T0=0,T90=0,T180=0,T270=0,B0=0,B90=0,B180=0,B270=0
CELLTECHFLAG_L0603 A=1,T=1,B=1,O=0,T0=0,T90=0,T180=0,T270=0,B0=0,B90=0,B180=0,B270=0
CELLTECHFLAG_LED0603 A=1,T=1,B=1,O=0,T0=0,T90=0,T180=0,T270=0,B0=0,B90=0,B180=0,B270=0
CELLTECHFLAG_LQFP176 A=1,T=1,B=1,O=0,T0=0,T90=0,T180=0,T270=0,B0=0,B90=0,B180=0,B270=0
CELLTECHFLAG_MICRO_USB_5S A=1,T=1,B=1,O=0,T0=0,T90=0,T180=0,T270=0,B0=0,B90=0,B180=0,B270=0
CELLTECHFLAG_R0402 A=1,T=1,B=1,O=0,T0=0,T90=0,T180=0,T270=0,B0=0,B90=0,B180=0,B270=0
CELLTECHFLAG_SIP3-2P54 A=1,T=1,B=1,O=0,T0=0,T90=0,T180=0,T270=0,B0=0,B90=0,B180=0,B270=0
CELLTECHFLAG_SIP5-2P54 A=1,T=1,B=1,O=0,T0=0,T90=0,T180=0,T270=0,B0=0,B90=0,B180=0,B270=0
CELLTECHFLAG_SOT23 A=1,T=1,B=1,O=0,T0=0,T90=0,T180=0,T270=0,B0=0,B90=0,B180=0,B270=0
CELLTECHFLAG_SOT23-5 A=1,T=1,B=1,O=0,T0=0,T90=0,T180=0,T270=0,B0=0,B90=0,B180=0,B270=0
CELLTECHFLAG_SW3X6-SMD A=1,T=1,B=1,O=0,T0=0,T90=0,T180=0,T270=0,B0=0,B90=0,B180=0,B270=0
CELLTECHFLAG_T3 A=1,T=1,B=1,O=0,T0=0,T90=0,T180=0,T270=0,B0=0,B90=0,B180=0,B270=0
CELLTECHFLAG_TSOP48 A=1,T=1,B=1,O=0,T0=0,T90=0,T180=0,T270=0,B0=0,B90=0,B180=0,B270=0
CELLTECHFLAG_TSOP54 A=1,T=1,B=1,O=0,T0=0,T90=0,T180=0,T270=0,B0=0,B90=0,B180=0,B270=0
CELLTECHFLAG_WSON8_8X6 A=1,T=1,B=1,O=0,T0=0,T90=0,T180=0,T270=0,B0=0,B90=0,B180=0,B270=0
DESIGN_LAST_MODIFIED_BY can@CAN-PC
DESIGN_SAVED_BY_GBS_BUILD_VER 2018.2
"DFT.Allow Stubs" Yes
"DFT.Generate Test Points" No
"DFT.Grid X-Coordinate" 952500dbunit
"DFT.Grid Y-Coordinate" 952500dbunit
"DFT.Insert Test Point Vias" No
"DFT.Preserve Test Points" No
"DFT.Probe Pins" Yes
"DFT.Probe to Pad Clearance" 228600dbunit
"DFT.Probe to Trace Clearance" 228600dbunit
"DFT.Stub Length" 19050000dbunit
"DFT.Use Via Grid" Yes
DiffPair.MaxIrregularLength 19050000dbunit
DiffPair.MinControlledLength 80
DiffPair.RestrictPairTuneInGap No
DiffPair.RestrictSmallAccordionsInPairs No
DiffPair.TunePairsToZeroTolerance Yes
Guard.BandColor 7
LASTSEQNUM_0 458
MGC_CELL_ORIGIN_SIZE 50
Placement.Grid.Use No
Placement.Grid.X 3810000dbunit
Placement.Grid.Y 3810000dbunit
Routing.ExtraLengthPercent 100
Routing.MaxChannelWidth 3810000dbunit
Routing.MeanderBeforeTune Yes
Routing.SoftLengthRrules Yes
Rules.ViaAtSMD No
Rules.Fanout.Alignment Alternate
Rules.Fanout.AlignmentBGA Quadrant
Rules.Fanout.Direction Both Sides
Rules.Fanout.DirectionBGA 45
Rules.Fanout.DirectionBGAstaggered Horizontal
Rules.Fanout.ViaSpacing Use Grid
Rules.Fanout.Alignment.Multi-Row Yes
Rules.Fanout.Length.Maximum 9525000dbunit
Rules.Fanout.Length.Unlimited Yes
Rules.Fanout.Nets.Plane Yes
Rules.Fanout.Nets.Signal No
Rules.Fanout.Nets.UnusedPins No
Rules.Fanout.Sharing.Pin Yes
Rules.Fanout.Sharing.SMD Yes
Rules.Fanout.Sharing.Trace No
Rules.Fanout.Sharing.Via Yes
Rules.PadEntry.AnyAngle Yes
Rules.PadEntry.Corner Yes
Rules.PadEntry.Side Yes
Rules.PadEntry.Soft Yes
Rules.ViaAtSMD.Center Yes
Rules.ViaAtSMD.Ends Yes
Rules.ViaAtSMD.FitInside Yes
Strategy.Center.Intensity Low
Strategy.Center.Pass No
Strategy.Center.Pause No
Strategy.Center.PlanePriority 0
Strategy.Center.Priority 1
Strategy.Center.Protect No
Strategy.Fanout.Intensity Medium
Strategy.Fanout.Pass No
Strategy.Fanout.Pause No
Strategy.Fanout.PlanePriority 0
Strategy.Fanout.Priority 1
Strategy.Fanout.Protect No
Strategy.Miters.Intensity Low
Strategy.Miters.Pass No
Strategy.Miters.Pause No
Strategy.Miters.PlanePriority 0
Strategy.Miters.Priority 1
Strategy.Miters.Protect No
Strategy.Optimize.Intensity Low
Strategy.Optimize.Pass Yes
Strategy.Optimize.Pause No
Strategy.Optimize.PlanePriority 0
Strategy.Optimize.Priority 1
Strategy.Optimize.Protect No
Strategy.Patterns.Intensity Medium
Strategy.Patterns.Pass No
Strategy.Patterns.Pause No
Strategy.Patterns.PlanePriority 0
Strategy.Patterns.Priority 1
Strategy.Patterns.Protect No
Strategy.Route.Intensity Medium
Strategy.Route.Pass Yes
Strategy.Route.Pause No
Strategy.Route.PlanePriority 0
Strategy.Route.Priority 1
Strategy.Route.Protect No
Strategy.TestPoint.Intensity Low
Strategy.TestPoint.Pass No
Strategy.TestPoint.Pause No
Strategy.TestPoint.PlanePriority 0
Strategy.TestPoint.Priority 1
Strategy.TestPoint.Protect No
Strategy.Tune.Intensity Medium
Strategy.Tune.Pass No
Strategy.Tune.Pause No
Strategy.Tune.PlanePriority 0
Strategy.Tune.Priority 1
Strategy.Tune.Protect No
}
}

*END*     OF ASCII OUTPUT FILE
