// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        cols_non_t,
        mul_ln118,
        M_e_address0,
        M_e_ce0,
        M_e_q0,
        M_e_address1,
        M_e_ce1,
        M_e_q1,
        j_1,
        p_2_out,
        p_2_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] cols_non_t;
input  [16:0] mul_ln118;
output  [16:0] M_e_address0;
output   M_e_ce0;
input  [31:0] M_e_q0;
output  [16:0] M_e_address1;
output   M_e_ce1;
input  [31:0] M_e_q1;
input  [16:0] j_1;
output  [31:0] p_2_out;
output   p_2_out_ap_vld;

reg ap_idle;
reg p_2_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln116_fu_113_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln118_fu_135_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln120_fu_164_p1;
reg   [31:0] p_2_fu_38;
wire   [31:0] p_4_fu_215_p3;
wire    ap_loop_init;
reg   [30:0] c_3_fu_42;
wire   [30:0] add_ln116_fu_119_p2;
reg   [30:0] ap_sig_allocacmp_c;
wire    ap_block_pp0_stage0_01001;
reg    M_e_ce1_local;
reg    M_e_ce0_local;
wire   [31:0] zext_ln116_fu_109_p1;
wire   [16:0] trunc_ln118_fu_125_p1;
wire   [16:0] add_ln118_fu_129_p2;
wire   [16:0] shl_ln120_fu_140_p2;
wire   [16:0] shl_ln120_2_fu_146_p2;
wire   [16:0] add_ln120_fu_152_p2;
wire   [16:0] add_ln120_1_fu_158_p2;
wire   [0:0] icmp_ln121_fu_183_p2;
wire   [0:0] icmp_ln122_fu_189_p2;
wire   [0:0] and_ln121_fu_195_p2;
wire   [31:0] add_ln122_fu_201_p2;
wire   [0:0] icmp_ln119_fu_177_p2;
wire   [31:0] select_ln121_fu_207_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 p_2_fu_38 = 32'd0;
#0 c_3_fu_42 = 31'd0;
#0 ap_done_reg = 1'b0;
end

fmm_reduce_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln116_fu_113_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            c_3_fu_42 <= add_ln116_fu_119_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            c_3_fu_42 <= 31'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            p_2_fu_38 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            p_2_fu_38 <= p_4_fu_215_p3;
        end
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        M_e_ce0_local = 1'b1;
    end else begin
        M_e_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        M_e_ce1_local = 1'b1;
    end else begin
        M_e_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln116_fu_113_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_c = 31'd0;
    end else begin
        ap_sig_allocacmp_c = c_3_fu_42;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln116_fu_113_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_2_out_ap_vld = 1'b1;
    end else begin
        p_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign M_e_address0 = zext_ln120_fu_164_p1;

assign M_e_address1 = zext_ln118_fu_135_p1;

assign M_e_ce0 = M_e_ce0_local;

assign M_e_ce1 = M_e_ce1_local;

assign add_ln116_fu_119_p2 = (ap_sig_allocacmp_c + 31'd1);

assign add_ln118_fu_129_p2 = (mul_ln118 + trunc_ln118_fu_125_p1);

assign add_ln120_1_fu_158_p2 = (add_ln120_fu_152_p2 + trunc_ln118_fu_125_p1);

assign add_ln120_fu_152_p2 = (shl_ln120_fu_140_p2 + shl_ln120_2_fu_146_p2);

assign add_ln122_fu_201_p2 = (p_2_fu_38 + 32'd1);

assign and_ln121_fu_195_p2 = (icmp_ln122_fu_189_p2 & icmp_ln121_fu_183_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln116_fu_113_p2 = (($signed(zext_ln116_fu_109_p1) < $signed(cols_non_t)) ? 1'b1 : 1'b0);

assign icmp_ln119_fu_177_p2 = ((M_e_q1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln121_fu_183_p2 = ((M_e_q0 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln122_fu_189_p2 = ((M_e_q1 == M_e_q0) ? 1'b1 : 1'b0);

assign p_2_out = p_2_fu_38;

assign p_4_fu_215_p3 = ((icmp_ln119_fu_177_p2[0:0] == 1'b1) ? p_2_fu_38 : select_ln121_fu_207_p3);

assign select_ln121_fu_207_p3 = ((and_ln121_fu_195_p2[0:0] == 1'b1) ? add_ln122_fu_201_p2 : p_2_fu_38);

assign shl_ln120_2_fu_146_p2 = j_1 << 17'd6;

assign shl_ln120_fu_140_p2 = j_1 << 17'd8;

assign trunc_ln118_fu_125_p1 = ap_sig_allocacmp_c[16:0];

assign zext_ln116_fu_109_p1 = ap_sig_allocacmp_c;

assign zext_ln118_fu_135_p1 = add_ln118_fu_129_p2;

assign zext_ln120_fu_164_p1 = add_ln120_1_fu_158_p2;

endmodule //fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13
