- ðŸ‘‹A highly motivated and adaptable Verification and Validation Engineer, with a masterâ€™s in technology, bringing a strong background in digital design, hardware-software integration, and data-driven decision-making. Proficient in Verilog, System Verilog, UVM, and RTL Design, with hands-on experience in PCIe/CXL technology and RISC-V core implementation. Skilled in leveraging EDA tools and front-end design techniques for comprehensive system testing and optimization. Seeking to contribute to cutting-edge projects in a dynamic, growth-oriented environment, utilizing both technical expertise and analytical skills to drive innovation and organizational success.

<!---
Nishitha-Rebecca/Nishitha-Rebecca is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
