Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto a07424a0c31d4f229f6db0491af081ba --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port readdataM [C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/top.sv" Line 21. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 20. Module pipeline_mips has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 44. Module controller has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 346. Module maindec has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 377. Module aludec has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 288. Module floprc(WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 278. Module flopr(WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 278. Module flopr(WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 84. Module datapath has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 217. Module hazard has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 322. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 322. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 415. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 299. Module flopenr(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 252. Module adder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 310. Module flopenrc(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 299. Module flopenr(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 271. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 264. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 252. Module adder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 322. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 322. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 258. Module eqcmp has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 288. Module floprc(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 288. Module floprc(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 288. Module floprc(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 288. Module floprc(WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 288. Module floprc(WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 288. Module floprc(WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 330. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 330. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 322. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 429. Module alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 322. Module mux2(WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 278. Module flopr(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 278. Module flopr(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 278. Module flopr(WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 278. Module flopr(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 278. Module flopr(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 278. Module flopr(WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 322. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/mem.sv" Line 23. Module mem has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/top.sv" Line 21. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 20. Module pipeline_mips has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 44. Module controller has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 346. Module maindec has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 377. Module aludec has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 288. Module floprc(WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab10/Lab10_editable/Lab10_editable.srcs/sources_1/new/pipeline_mips.sv" Line 278. Module flopr(WIDTH=3) has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.pipeline_mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
