Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,154
design__inferred_latch__count,0
design__instance__count,29646
design__instance__area,636088
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,210
design__max_cap_violation__count__corner:nom_tt_025C_3v30,18
power__internal__total,0.18103685975074768
power__switching__total,0.1256057471036911
power__leakage__total,0.0000027073349428974325
power__total,0.30664530396461487
clock__skew__worst_hold__corner:nom_tt_025C_3v30,7.205260592110822
clock__skew__worst_setup__corner:nom_tt_025C_3v30,8.459479578501597
timing__hold__ws__corner:nom_tt_025C_3v30,0.2610569612151347
timing__setup__ws__corner:nom_tt_025C_3v30,34.84412856871487
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.261057
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,34.844128
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,18
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,210
design__max_cap_violation__count__corner:nom_ss_125C_3v00,18
clock__skew__worst_hold__corner:nom_ss_125C_3v00,14.68069352081596
clock__skew__worst_setup__corner:nom_ss_125C_3v00,16.623522584545984
timing__hold__ws__corner:nom_ss_125C_3v00,0.8664953444461481
timing__setup__ws__corner:nom_ss_125C_3v00,6.127386771403629
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,0.0
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,0.0
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,0.866495
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,6.127387
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,0
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,210
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,19
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,4.023405278377884
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,4.978842368199037
timing__hold__ws__corner:nom_ff_n40C_3v60,0.017990054399819523
timing__setup__ws__corner:nom_ff_n40C_3v60,45.83508458067819
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.017990
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,46.891247
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,30
design__max_fanout_violation__count,210
design__max_cap_violation__count,22
clock__skew__worst_hold,14.953843031557314
clock__skew__worst_setup,4.903695366339747
timing__hold__ws,0.01627986680431952
timing__setup__ws,5.927837943849137
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.016280
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,5.927838
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1075.76 736.96
design__core__bbox,3.36 3.92 1072.4 733.04
design__io,45
design__die__area,792792
design__core__area,779458
design__instance__count__stdcell,29646
design__instance__area__stdcell,636088
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.816064
design__instance__utilization__stdcell,0.816064
design__instance__count__class:tie_cell,11
design__instance__count__class:buffer,2
design__instance__count__class:inverter,1006
design__instance__count__class:sequential_cell,2123
design__instance__count__class:multi_input_combinational_cell,17355
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,372
design__instance__count__class:tap_cell,5080
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,832020
design__violations,0
design__instance__count__class:timing_repair_buffer,2941
design__instance__count__class:clock_buffer,513
design__instance__count__class:clock_inverter,239
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1
antenna__violating__nets,3
antenna__violating__pins,3
route__antenna_violation__count,3
antenna_diodes_count,4
design__instance__count__class:antenna_cell,4
route__net,23880
route__net__special,2
route__drc_errors__iter:1,4589
route__wirelength__iter:1,893141
route__drc_errors__iter:2,1044
route__wirelength__iter:2,885564
route__drc_errors__iter:3,965
route__wirelength__iter:3,884223
route__drc_errors__iter:4,10
route__wirelength__iter:4,883538
route__drc_errors__iter:5,0
route__wirelength__iter:5,883527
route__drc_errors,0
route__wirelength,883527
route__vias,148204
route__vias__singlecut,148204
route__vias__multicut,0
design__disconnected_pin__count,6
design__critical_disconnected_pin__count,0
route__wirelength__max,938.3
design__instance__count__class:fill_cell,18973
timing__unannotated_net__count__corner:nom_tt_025C_3v30,23857
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,23857
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,23857
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,210
design__max_cap_violation__count__corner:min_tt_025C_3v30,16
clock__skew__worst_hold__corner:min_tt_025C_3v30,7.081740727611325
clock__skew__worst_setup__corner:min_tt_025C_3v30,8.338403981082243
timing__hold__ws__corner:min_tt_025C_3v30,0.2618034751980055
timing__setup__ws__corner:min_tt_025C_3v30,34.92783050535466
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.261803
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,34.927830
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,23857
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,12
design__max_fanout_violation__count__corner:min_ss_125C_3v00,210
design__max_cap_violation__count__corner:min_ss_125C_3v00,16
clock__skew__worst_hold__corner:min_ss_125C_3v00,14.452644823324098
clock__skew__worst_setup__corner:min_ss_125C_3v00,16.400172351027216
timing__hold__ws__corner:min_ss_125C_3v00,0.8648451088956733
timing__setup__ws__corner:min_ss_125C_3v00,6.293966415086421
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,0.0
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,0.0
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,0.864845
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,0
timing__setup_r2r__ws__corner:min_ss_125C_3v00,6.293966
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__unannotated_net__count__corner:min_ss_125C_3v00,23857
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,210
design__max_cap_violation__count__corner:min_ff_n40C_3v60,16
clock__skew__worst_hold__corner:min_ff_n40C_3v60,3.946806548850536
clock__skew__worst_setup__corner:min_ff_n40C_3v60,4.903695366339747
timing__hold__ws__corner:min_ff_n40C_3v60,0.01912203782774201
timing__setup__ws__corner:min_ff_n40C_3v60,45.92906096556765
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.019122
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,46.941303
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,23857
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,210
design__max_cap_violation__count__corner:max_tt_025C_3v30,22
clock__skew__worst_hold__corner:max_tt_025C_3v30,7.353170724883507
clock__skew__worst_setup__corner:max_tt_025C_3v30,8.604296185750975
timing__hold__ws__corner:max_tt_025C_3v30,0.2593418886381882
timing__setup__ws__corner:max_tt_025C_3v30,34.74001629141313
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.259342
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,34.740017
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,23857
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,30
design__max_fanout_violation__count__corner:max_ss_125C_3v00,210
design__max_cap_violation__count__corner:max_ss_125C_3v00,22
clock__skew__worst_hold__corner:max_ss_125C_3v00,14.953843031557314
clock__skew__worst_setup__corner:max_ss_125C_3v00,16.89073106966994
timing__hold__ws__corner:max_ss_125C_3v00,0.8656693384924659
timing__setup__ws__corner:max_ss_125C_3v00,5.927837943849137
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,0.0
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,0.0
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,0.865669
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,0
timing__setup_r2r__ws__corner:max_ss_125C_3v00,5.927838
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__unannotated_net__count__corner:max_ss_125C_3v00,23857
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,210
design__max_cap_violation__count__corner:max_ff_n40C_3v60,22
clock__skew__worst_hold__corner:max_ff_n40C_3v60,4.114931178938091
clock__skew__worst_setup__corner:max_ff_n40C_3v60,5.068396956700968
timing__hold__ws__corner:max_ff_n40C_3v60,0.01627986680431952
timing__setup__ws__corner:max_ff_n40C_3v60,45.72534125203629
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.016280
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,46.831440
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,23857
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,23857
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29834
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29985
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.00165867
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.00412267
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.00016771
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.00412267
design_powergrid__voltage__worst,0.00412267
design_powergrid__voltage__worst__net:VPWR,3.29834
design_powergrid__drop__worst,0.00412267
design_powergrid__drop__worst__net:VPWR,0.00165867
design_powergrid__voltage__worst__net:VGND,0.00412267
design_powergrid__drop__worst__net:VGND,0.00412267
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.0001489999999999999896575786362262761031161062419414520263671875
ir__drop__worst,0.00166000000000000001720845688168992637656629085540771484375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
