# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../labo2.srcs/sources_1/new/CAJA.vhd" \
"../../../../labo2.srcs/sources_1/new/Laboratory2.vhd" \
"../../../../labo2.srcs/sources_1/new/Laboratory22.vhd" \
"../../../../labo2.srcs/sources_1/new/XOR_GATE2to1.vhd" \
"../../../../labo2.srcs/sim_1/new/CAJA_tb.vhd" \

# Do not sort compile order
nosort
