OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 48 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   halut_decoder
Die area:                 ( 0 0 ) ( 102385 102385 )
Number of track patterns: 32
Number of DEF vias:       2
Number of components:     387464
Number of terminals:      71
Number of snets:          2
Number of nets:           32133

[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
[INFO DRT-0164] Number of unique instances = 247.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0019]   Complete 300000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 1328399.
[INFO DRT-0033] V1 shape region query size = 1066086.
[INFO DRT-0033] M2 shape region query size = 37763.
[INFO DRT-0033] V2 shape region query size = 9828.
[INFO DRT-0033] M3 shape region query size = 19656.
[INFO DRT-0033] V3 shape region query size = 6552.
[INFO DRT-0033] M4 shape region query size = 16448.
[INFO DRT-0033] V4 shape region query size = 6552.
[INFO DRT-0033] M5 shape region query size = 6735.
[INFO DRT-0033] V5 shape region query size = 324.
[INFO DRT-0033] M6 shape region query size = 180.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0078]   Complete 823 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 237 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0083]   Complete 30000 groups.
[INFO DRT-0084]   Complete 32095 groups.
#scanned instances     = 387464
#unique  instances     = 243
#stdCellGenAp          = 8253
#stdCellValidPlanarAp  = 90
#stdCellValidViaAp     = 6611
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 96517
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:07:20, elapsed time = 00:00:41, memory = 1007.11 (MB), peak = 1007.11 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.

Number of guides:     333921

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 189 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 189 STEP 540 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0027]   Complete 300000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 85921.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 71926.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 60550.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 37612.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 14498.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 5998.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 270.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 161239 vertical wires in 4 frboxes and 115536 horizontal wires in 4 frboxes.
[INFO DRT-0186] Done with 12882 vertical wires in 4 frboxes and 7272 horizontal wires in 4 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:07, memory = 2188.81 (MB), peak = 2188.81 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2188.81 (MB), peak = 2188.81 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:07, memory = 5441.72 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:13, memory = 6961.74 (MB).
    Completing 30% with 1289 violations.
    elapsed time = 00:00:23, memory = 8043.82 (MB).
    Completing 40% with 1289 violations.
    elapsed time = 00:00:31, memory = 8118.52 (MB).
    Completing 50% with 1289 violations.
    elapsed time = 00:00:39, memory = 7322.31 (MB).
    Completing 60% with 2419 violations.
    elapsed time = 00:00:53, memory = 8750.68 (MB).
    Completing 70% with 2419 violations.
    elapsed time = 00:01:04, memory = 9051.23 (MB).
    Completing 80% with 3459 violations.
    elapsed time = 00:01:19, memory = 9390.93 (MB).
    Completing 90% with 3459 violations.
    elapsed time = 00:01:33, memory = 9413.57 (MB).
    Completing 100% with 4562 violations.
    elapsed time = 00:01:44, memory = 7817.59 (MB).
[INFO DRT-0199]   Number of violations = 18506.
[INFO DRT-0267] cpu time = 00:24:16, elapsed time = 00:01:46, memory = 8231.63 (MB), peak = 9686.39 (MB)
Total wire length = 129946 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9079 um.
Total wire length on LAYER M3 = 37592 um.
Total wire length on LAYER M4 = 32356 um.
Total wire length on LAYER M5 = 28600 um.
Total wire length on LAYER M6 = 19285 um.
Total wire length on LAYER M7 = 3032 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 274223.
Up-via summary (total 274223):.

-----------------
 Active         0
     M1     96102
     M2     99097
     M3     49671
     M4     18839
     M5      9664
     M6       850
     M7         0
     M8         0
     M9         0
-----------------
           274223


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 18506 violations.
    elapsed time = 00:00:15, memory = 10455.42 (MB).
    Completing 20% with 18506 violations.
    elapsed time = 00:00:27, memory = 10168.68 (MB).
    Completing 30% with 12873 violations.
    elapsed time = 00:00:41, memory = 10876.98 (MB).
    Completing 40% with 12873 violations.
    elapsed time = 00:00:54, memory = 10985.46 (MB).
    Completing 50% with 12873 violations.
    elapsed time = 00:01:02, memory = 9043.55 (MB).
    Completing 60% with 8402 violations.
    elapsed time = 00:01:22, memory = 11224.80 (MB).
    Completing 70% with 8402 violations.
    elapsed time = 00:01:33, memory = 10893.98 (MB).
    Completing 80% with 3994 violations.
    elapsed time = 00:01:48, memory = 11441.92 (MB).
    Completing 90% with 3994 violations.
    elapsed time = 00:02:01, memory = 11604.66 (MB).
    Completing 100% with 445 violations.
    elapsed time = 00:02:12, memory = 9745.44 (MB).
[INFO DRT-0199]   Number of violations = 9247.
[INFO DRT-0267] cpu time = 00:30:23, elapsed time = 00:02:14, memory = 9784.88 (MB), peak = 11672.59 (MB)
Total wire length = 129230 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9563 um.
Total wire length on LAYER M3 = 37408 um.
Total wire length on LAYER M4 = 31772 um.
Total wire length on LAYER M5 = 28324 um.
Total wire length on LAYER M6 = 19147 um.
Total wire length on LAYER M7 = 3014 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 271108.
Up-via summary (total 271108):.

-----------------
 Active         0
     M1     96102
     M2     99667
     M3     46921
     M4     18345
     M5      9318
     M6       755
     M7         0
     M8         0
     M9         0
-----------------
           271108


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 9247 violations.
    elapsed time = 00:00:14, memory = 11866.03 (MB).
    Completing 20% with 9247 violations.
    elapsed time = 00:00:27, memory = 11501.42 (MB).
    Completing 30% with 6743 violations.
    elapsed time = 00:00:41, memory = 11935.13 (MB).
    Completing 40% with 6743 violations.
    elapsed time = 00:00:53, memory = 11984.19 (MB).
    Completing 50% with 6743 violations.
    elapsed time = 00:01:02, memory = 10131.93 (MB).
    Completing 60% with 4095 violations.
    elapsed time = 00:01:21, memory = 12221.88 (MB).
    Completing 70% with 4095 violations.
    elapsed time = 00:01:32, memory = 11791.00 (MB).
    Completing 80% with 2928 violations.
    elapsed time = 00:01:47, memory = 12234.76 (MB).
    Completing 90% with 2928 violations.
    elapsed time = 00:02:00, memory = 12364.64 (MB).
    Completing 100% with 1378 violations.
    elapsed time = 00:02:11, memory = 10481.95 (MB).
[INFO DRT-0199]   Number of violations = 9380.
[INFO DRT-0267] cpu time = 00:29:35, elapsed time = 00:02:12, memory = 10519.07 (MB), peak = 12471.40 (MB)
Total wire length = 128885 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9645 um.
Total wire length on LAYER M3 = 37293 um.
Total wire length on LAYER M4 = 31673 um.
Total wire length on LAYER M5 = 28164 um.
Total wire length on LAYER M6 = 19090 um.
Total wire length on LAYER M7 = 3018 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 270053.
Up-via summary (total 270053):.

-----------------
 Active         0
     M1     96100
     M2     99368
     M3     46324
     M4     18213
     M5      9276
     M6       772
     M7         0
     M8         0
     M9         0
-----------------
           270053


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 9380 violations.
    elapsed time = 00:00:08, memory = 12562.07 (MB).
    Completing 20% with 9380 violations.
    elapsed time = 00:00:15, memory = 12343.80 (MB).
    Completing 30% with 6253 violations.
    elapsed time = 00:00:26, memory = 12854.39 (MB).
    Completing 40% with 6253 violations.
    elapsed time = 00:00:32, memory = 12772.68 (MB).
    Completing 50% with 6253 violations.
    elapsed time = 00:00:38, memory = 11715.88 (MB).
    Completing 60% with 4503 violations.
    elapsed time = 00:00:50, memory = 13119.39 (MB).
    Completing 70% with 4503 violations.
    elapsed time = 00:00:57, memory = 13209.84 (MB).
    Completing 80% with 1541 violations.
    elapsed time = 00:01:08, memory = 13228.67 (MB).
    Completing 90% with 1541 violations.
    elapsed time = 00:01:15, memory = 13435.74 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:01:37, memory = 11635.94 (MB).
[INFO DRT-0199]   Number of violations = 6.
[INFO DRT-0267] cpu time = 00:17:53, elapsed time = 00:01:37, memory = 11653.73 (MB), peak = 13548.92 (MB)
Total wire length = 128877 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9675 um.
Total wire length on LAYER M3 = 37311 um.
Total wire length on LAYER M4 = 31656 um.
Total wire length on LAYER M5 = 28142 um.
Total wire length on LAYER M6 = 19072 um.
Total wire length on LAYER M7 = 3018 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 269952.
Up-via summary (total 269952):.

-----------------
 Active         0
     M1     96100
     M2     99395
     M3     46247
     M4     18188
     M5      9249
     M6       773
     M7         0
     M8         0
     M9         0
-----------------
           269952


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 11653.73 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 11653.73 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:01, memory = 11653.73 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:01, memory = 11653.73 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:01, memory = 11653.73 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:01, memory = 11653.73 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:01, memory = 11653.73 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:01, memory = 11653.73 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:01, memory = 11653.73 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:11, memory = 11653.76 (MB).
[INFO DRT-0199]   Number of violations = 4.
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:11, memory = 11653.76 (MB), peak = 13548.92 (MB)
Total wire length = 128877 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9675 um.
Total wire length on LAYER M3 = 37311 um.
Total wire length on LAYER M4 = 31659 um.
Total wire length on LAYER M5 = 28142 um.
Total wire length on LAYER M6 = 19068 um.
Total wire length on LAYER M7 = 3018 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 269943.
Up-via summary (total 269943):.

-----------------
 Active         0
     M1     96100
     M2     99397
     M3     46244
     M4     18184
     M5      9245
     M6       773
     M7         0
     M8         0
     M9         0
-----------------
           269943


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 11653.76 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 11653.76 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 11653.76 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 11653.76 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:01, memory = 11653.76 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:01, memory = 11653.76 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:01, memory = 11653.76 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:01, memory = 11653.76 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:01, memory = 11653.76 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:03, memory = 11653.76 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:03, memory = 11653.76 (MB), peak = 13548.92 (MB)
Total wire length = 128877 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9676 um.
Total wire length on LAYER M3 = 37314 um.
Total wire length on LAYER M4 = 31657 um.
Total wire length on LAYER M5 = 28141 um.
Total wire length on LAYER M6 = 19069 um.
Total wire length on LAYER M7 = 3018 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 269941.
Up-via summary (total 269941):.

-----------------
 Active         0
     M1     96100
     M2     99398
     M3     46242
     M4     18183
     M5      9245
     M6       773
     M7         0
     M8         0
     M9         0
-----------------
           269941


[INFO DRT-0198] Complete detail routing.
Total wire length = 128877 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9676 um.
Total wire length on LAYER M3 = 37314 um.
Total wire length on LAYER M4 = 31657 um.
Total wire length on LAYER M5 = 28141 um.
Total wire length on LAYER M6 = 19069 um.
Total wire length on LAYER M7 = 3018 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 269941.
Up-via summary (total 269941):.

-----------------
 Active         0
     M1     96100
     M2     99398
     M3     46242
     M4     18183
     M5      9245
     M6       773
     M7         0
     M8         0
     M9         0
-----------------
           269941


[INFO DRT-0267] cpu time = 01:42:31, elapsed time = 00:08:07, memory = 11653.76 (MB), peak = 13548.92 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 9:03.81[h:]min:sec. CPU time: user 6536.35 sys 87.46 (1218%). Peak memory: 13874092KB.
