#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Aug  4 08:53:41 2017
# Process ID: 6332
# Current directory: C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9280 C:\College\Thesis\VivadoProjects\AES_encrypt\AES_encrypt\AES_encrypt.xpr
# Log file: C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt/vivado.log
# Journal file: C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/College/Thesis/VivadoProjects/AES_encrypt/AES_encrypt/AES_encrypt.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source aes_enc_tb.tcl
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
close_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
close_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
close_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
close_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
launch_simulation
source aes_enc_tb.tcl
launch_simulation -mode post-synthesis -type functional
source aes_enc_tb.tcl
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
current_sim simulation_16
close_sim
close_sim
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
close_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
close_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
close_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
launch_simulation -mode post-synthesis -type functional
source aes_enc_tb.tcl
launch_simulation
source aes_enc_tb.tcl
close_sim
current_sim simulation_24
close_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
close_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
close_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
close_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
close_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
launch_simulation
source aes_enc_tb.tcl
close_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
launch_simulation
source aes_enc_tb.tcl
update_compile_order -fileset sources_1
current_sim simulation_38
current_sim simulation_39
close_sim
close_sim
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
launch_simulation
source aes_enc_tb.tcl
close_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation
source aes_enc_tb.tcl
close_sim
launch_simulation
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
launch_simulation
source aes_enc_tb.tcl
close_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
close_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
launch_simulation
source aes_enc_tb.tcl
close_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
close_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
close_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
launch_simulation
source aes_enc_tb.tcl
close_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation
source aes_enc_tb.tcl
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
close_sim
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
launch_simulation
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
launch_simulation
source aes_enc_tb.tcl
launch_simulation -mode post-synthesis -type functional
source aes_enc_tb.tcl
close_sim
current_sim simulation_67
close_sim
close_sim
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
launch_simulation -mode post-synthesis -type timing
source aes_enc_tb.tcl
close_sim
