{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557212424737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557212424754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 08:00:24 2019 " "Processing started: Tue May 07 08:00:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557212424754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212424754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_test -c spi_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_test -c spi_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212424754 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557212426501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557212426501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regn-rtl " "Found design unit 1: regn-rtl" {  } { { "regn.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/regn.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212472686 ""} { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/regn.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212472686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212472686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_controller-rtl " "Found design unit 1: fifo_controller-rtl" {  } { { "fifo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/fifo_controller.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212472754 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_controller " "Found entity 1: fifo_controller" {  } { { "fifo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/fifo_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212472754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212472754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-controller " "Found design unit 1: lcd_controller-controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/lcd_controller.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212472762 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/lcd_controller.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212472762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212472762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_slave-logic " "Found design unit 1: spi_slave-logic" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212472790 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212472790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212472790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/spi_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/spi_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 spi_test " "Found entity 1: spi_test" {  } { { "output_files/spi_test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212472794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212472794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_pll-SYN " "Found design unit 1: spi_pll-SYN" {  } { { "spi_PLL.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_PLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212472802 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_PLL " "Found entity 1: spi_PLL" {  } { { "spi_PLL.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212472802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212472802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_controller-rtl " "Found design unit 1: adc_controller-rtl" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212472866 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_controller " "Found entity 1: adc_controller" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212472866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212472866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/adc_test/adc_controller_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tests/adc_test/adc_controller_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_controller_test-v1 " "Found design unit 1: adc_controller_test-v1" {  } { { "tests/adc_test/adc_controller_tb.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/tests/adc_test/adc_controller_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212472874 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_controller_test " "Found entity 1: adc_controller_test" {  } { { "tests/adc_test/adc_controller_tb.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/tests/adc_test/adc_controller_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212472874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212472874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_controller-rtl " "Found design unit 1: spi_controller-rtl" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212472886 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_controller " "Found entity 1: spi_controller" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212472886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212472886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file servo_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo_controller-rtl " "Found design unit 1: servo_controller-rtl" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212472894 ""} { "Info" "ISGN_ENTITY_NAME" "1 servo_controller " "Found entity 1: servo_controller" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212472894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212472894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_controller-rtl " "Found design unit 1: encoder_controller-rtl" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212472902 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_controller " "Found entity 1: encoder_controller" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212472902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212472902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-rtl " "Found design unit 1: pwm-rtl" {  } { { "pwm.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/pwm.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212472914 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/pwm.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212472914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212472914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/regn_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tests/regn_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regn_test-v1 " "Found design unit 1: regn_test-v1" {  } { { "tests/regn_tb.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/tests/regn_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212472922 ""} { "Info" "ISGN_ENTITY_NAME" "1 regn_test " "Found entity 1: regn_test" {  } { { "tests/regn_tb.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/tests/regn_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212472922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212472922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/pwm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tests/pwm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_test-v1 " "Found design unit 1: pwm_test-v1" {  } { { "tests/pwm_tb.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/tests/pwm_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212472958 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_test " "Found entity 1: pwm_test" {  } { { "tests/pwm_tb.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/tests/pwm_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212472958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212472958 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_test " "Elaborating entity \"spi_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557212473363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:inst10 " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:inst10\"" {  } { { "output_files/spi_test.bdf" "inst10" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 600 640 928 840 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557212473403 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(74) " "VHDL Process Statement warning at spi_slave.vhd(74): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473407 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(87) " "VHDL Process Statement warning at spi_slave.vhd(87): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473407 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(92) " "VHDL Process Statement warning at spi_slave.vhd(92): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473407 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_trdy spi_slave.vhd(97) " "VHDL Process Statement warning at spi_slave.vhd(97): signal \"st_load_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473407 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(97) " "VHDL Process Statement warning at spi_slave.vhd(97): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473407 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_trdy spi_slave.vhd(99) " "VHDL Process Statement warning at spi_slave.vhd(99): signal \"st_load_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473407 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi_slave.vhd(101) " "VHDL Process Statement warning at spi_slave.vhd(101): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473407 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(101) " "VHDL Process Statement warning at spi_slave.vhd(101): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473407 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add spi_slave.vhd(103) " "VHDL Process Statement warning at spi_slave.vhd(103): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473411 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(103) " "VHDL Process Statement warning at spi_slave.vhd(103): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473411 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_rrdy spi_slave.vhd(108) " "VHDL Process Statement warning at spi_slave.vhd(108): signal \"st_load_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473411 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(108) " "VHDL Process Statement warning at spi_slave.vhd(108): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473411 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_rrdy spi_slave.vhd(110) " "VHDL Process Statement warning at spi_slave.vhd(110): signal \"st_load_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473411 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi_slave.vhd(112) " "VHDL Process Statement warning at spi_slave.vhd(112): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473411 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(112) " "VHDL Process Statement warning at spi_slave.vhd(112): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473411 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi_slave.vhd(114) " "VHDL Process Statement warning at spi_slave.vhd(114): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473411 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(114) " "VHDL Process Statement warning at spi_slave.vhd(114): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473411 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_roe spi_slave.vhd(119) " "VHDL Process Statement warning at spi_slave.vhd(119): signal \"st_load_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473411 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(119) " "VHDL Process Statement warning at spi_slave.vhd(119): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473411 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_roe spi_slave.vhd(121) " "VHDL Process Statement warning at spi_slave.vhd(121): signal \"st_load_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473411 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rrdy spi_slave.vhd(123) " "VHDL Process Statement warning at spi_slave.vhd(123): signal \"rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473411 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi_slave.vhd(123) " "VHDL Process Statement warning at spi_slave.vhd(123): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473411 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(123) " "VHDL Process Statement warning at spi_slave.vhd(123): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473411 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi_slave.vhd(125) " "VHDL Process Statement warning at spi_slave.vhd(125): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473411 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(125) " "VHDL Process Statement warning at spi_slave.vhd(125): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473411 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(131) " "VHDL Process Statement warning at spi_slave.vhd(131): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473411 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi_slave.vhd(135) " "VHDL Process Statement warning at spi_slave.vhd(135): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473415 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(135) " "VHDL Process Statement warning at spi_slave.vhd(135): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473415 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(141) " "VHDL Process Statement warning at spi_slave.vhd(141): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473415 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_buf spi_slave.vhd(144) " "VHDL Process Statement warning at spi_slave.vhd(144): signal \"rx_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473415 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(148) " "VHDL Process Statement warning at spi_slave.vhd(148): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473415 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx_load_data spi_slave.vhd(151) " "VHDL Process Statement warning at spi_slave.vhd(151): signal \"tx_load_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473415 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add spi_slave.vhd(152) " "VHDL Process Statement warning at spi_slave.vhd(152): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473415 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(152) " "VHDL Process Statement warning at spi_slave.vhd(152): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473415 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(157) " "VHDL Process Statement warning at spi_slave.vhd(157): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473415 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add spi_slave.vhd(159) " "VHDL Process Statement warning at spi_slave.vhd(159): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473415 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add spi_slave.vhd(166) " "VHDL Process Statement warning at spi_slave.vhd(166): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473419 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(166) " "VHDL Process Statement warning at spi_slave.vhd(166): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473419 "|spi_test|spi_slave:inst10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rx_data spi_slave.vhd(83) " "VHDL Process Statement warning at spi_slave.vhd(83): inferring latch(es) for signal or variable \"rx_data\", which holds its previous value in one or more paths through the process" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557212473419 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[0\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[0\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473419 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[1\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[1\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473419 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[2\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[2\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473419 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[3\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[3\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473423 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[4\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[4\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473423 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[5\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[5\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473423 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[6\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[6\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473423 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[7\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[7\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473423 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[8\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[8\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473423 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[9\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[9\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473423 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[10\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[10\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473423 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[11\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[11\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473423 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[12\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[12\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473423 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[13\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[13\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473423 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[14\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[14\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473423 "|spi_test|spi_slave:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[15\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[15\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473423 "|spi_test|spi_slave:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_controller:inst " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_controller:inst\"" {  } { { "output_files/spi_test.bdf" "inst" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 600 1064 1272 744 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557212473447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_controller spi_controller:inst2 " "Elaborating entity \"spi_controller\" for hierarchy \"spi_controller:inst2\"" {  } { { "output_files/spi_test.bdf" "inst2" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 472 1528 1960 648 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557212473515 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd spi_controller.vhd(85) " "VHDL Process Statement warning at spi_controller.vhd(85): signal \"cmd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473515 "|spi_test|spi_controller:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_DATA spi_controller.vhd(87) " "VHDL Process Statement warning at spi_controller.vhd(87): signal \"RX_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473515 "|spi_test|spi_controller:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FIFO_CONFIG spi_controller.vhd(88) " "VHDL Process Statement warning at spi_controller.vhd(88): signal \"FIFO_CONFIG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473515 "|spi_test|spi_controller:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_DATA spi_controller.vhd(90) " "VHDL Process Statement warning at spi_controller.vhd(90): signal \"RX_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473515 "|spi_test|spi_controller:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "latch_set_2 spi_controller.vhd(91) " "VHDL Process Statement warning at spi_controller.vhd(91): signal \"latch_set_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473531 "|spi_test|spi_controller:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_latch spi_controller.vhd(92) " "VHDL Process Statement warning at spi_controller.vhd(92): signal \"fifo_latch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473531 "|spi_test|spi_controller:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_DATA spi_controller.vhd(94) " "VHDL Process Statement warning at spi_controller.vhd(94): signal \"RX_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473531 "|spi_test|spi_controller:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FIFO_CONFIG spi_controller.vhd(95) " "VHDL Process Statement warning at spi_controller.vhd(95): signal \"FIFO_CONFIG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473535 "|spi_test|spi_controller:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FIFO_CONFIG spi_controller.vhd(96) " "VHDL Process Statement warning at spi_controller.vhd(96): signal \"FIFO_CONFIG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473535 "|spi_test|spi_controller:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_DATA spi_controller.vhd(101) " "VHDL Process Statement warning at spi_controller.vhd(101): signal \"RX_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473535 "|spi_test|spi_controller:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_y spi_controller.vhd(102) " "VHDL Process Statement warning at spi_controller.vhd(102): signal \"rst_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473535 "|spi_test|spi_controller:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "latch_set_2 spi_controller.vhd(103) " "VHDL Process Statement warning at spi_controller.vhd(103): signal \"latch_set_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473535 "|spi_test|spi_controller:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_DATA spi_controller.vhd(106) " "VHDL Process Statement warning at spi_controller.vhd(106): signal \"RX_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473535 "|spi_test|spi_controller:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_DATA spi_controller.vhd(114) " "VHDL Process Statement warning at spi_controller.vhd(114): signal \"RX_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473535 "|spi_test|spi_controller:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SPACE_AVAILABLE spi_controller.vhd(115) " "VHDL Process Statement warning at spi_controller.vhd(115): signal \"SPACE_AVAILABLE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212473535 "|spi_test|spi_controller:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TX_DATA spi_controller.vhd(83) " "VHDL Process Statement warning at spi_controller.vhd(83): inferring latch(es) for signal or variable \"TX_DATA\", which holds its previous value in one or more paths through the process" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557212473535 "|spi_test|spi_controller:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "latch_set_2 spi_controller.vhd(83) " "VHDL Process Statement warning at spi_controller.vhd(83): inferring latch(es) for signal or variable \"latch_set_2\", which holds its previous value in one or more paths through the process" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557212473535 "|spi_test|spi_controller:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FIFO_CONFIG_OUT spi_controller.vhd(83) " "VHDL Process Statement warning at spi_controller.vhd(83): inferring latch(es) for signal or variable \"FIFO_CONFIG_OUT\", which holds its previous value in one or more paths through the process" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557212473535 "|spi_test|spi_controller:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rst_y spi_controller.vhd(83) " "VHDL Process Statement warning at spi_controller.vhd(83): inferring latch(es) for signal or variable \"rst_y\", which holds its previous value in one or more paths through the process" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557212473535 "|spi_test|spi_controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_y spi_controller.vhd(83) " "Inferred latch for \"rst_y\" at spi_controller.vhd(83)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473539 "|spi_test|spi_controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_CONFIG_OUT\[0\] spi_controller.vhd(83) " "Inferred latch for \"FIFO_CONFIG_OUT\[0\]\" at spi_controller.vhd(83)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473539 "|spi_test|spi_controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_CONFIG_OUT\[1\] spi_controller.vhd(83) " "Inferred latch for \"FIFO_CONFIG_OUT\[1\]\" at spi_controller.vhd(83)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473539 "|spi_test|spi_controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_CONFIG_OUT\[2\] spi_controller.vhd(83) " "Inferred latch for \"FIFO_CONFIG_OUT\[2\]\" at spi_controller.vhd(83)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473543 "|spi_test|spi_controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_CONFIG_OUT\[3\] spi_controller.vhd(83) " "Inferred latch for \"FIFO_CONFIG_OUT\[3\]\" at spi_controller.vhd(83)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473543 "|spi_test|spi_controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_CONFIG_OUT\[4\] spi_controller.vhd(83) " "Inferred latch for \"FIFO_CONFIG_OUT\[4\]\" at spi_controller.vhd(83)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473543 "|spi_test|spi_controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_CONFIG_OUT\[5\] spi_controller.vhd(83) " "Inferred latch for \"FIFO_CONFIG_OUT\[5\]\" at spi_controller.vhd(83)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473543 "|spi_test|spi_controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch_set_2 spi_controller.vhd(83) " "Inferred latch for \"latch_set_2\" at spi_controller.vhd(83)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473543 "|spi_test|spi_controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[0\] spi_controller.vhd(83) " "Inferred latch for \"TX_DATA\[0\]\" at spi_controller.vhd(83)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473543 "|spi_test|spi_controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[1\] spi_controller.vhd(83) " "Inferred latch for \"TX_DATA\[1\]\" at spi_controller.vhd(83)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473543 "|spi_test|spi_controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[2\] spi_controller.vhd(83) " "Inferred latch for \"TX_DATA\[2\]\" at spi_controller.vhd(83)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473543 "|spi_test|spi_controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[3\] spi_controller.vhd(83) " "Inferred latch for \"TX_DATA\[3\]\" at spi_controller.vhd(83)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473543 "|spi_test|spi_controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[4\] spi_controller.vhd(83) " "Inferred latch for \"TX_DATA\[4\]\" at spi_controller.vhd(83)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473543 "|spi_test|spi_controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[5\] spi_controller.vhd(83) " "Inferred latch for \"TX_DATA\[5\]\" at spi_controller.vhd(83)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473543 "|spi_test|spi_controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[6\] spi_controller.vhd(83) " "Inferred latch for \"TX_DATA\[6\]\" at spi_controller.vhd(83)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473543 "|spi_test|spi_controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[7\] spi_controller.vhd(83) " "Inferred latch for \"TX_DATA\[7\]\" at spi_controller.vhd(83)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473543 "|spi_test|spi_controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[8\] spi_controller.vhd(83) " "Inferred latch for \"TX_DATA\[8\]\" at spi_controller.vhd(83)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473547 "|spi_test|spi_controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[9\] spi_controller.vhd(83) " "Inferred latch for \"TX_DATA\[9\]\" at spi_controller.vhd(83)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473547 "|spi_test|spi_controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[10\] spi_controller.vhd(83) " "Inferred latch for \"TX_DATA\[10\]\" at spi_controller.vhd(83)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473547 "|spi_test|spi_controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[11\] spi_controller.vhd(83) " "Inferred latch for \"TX_DATA\[11\]\" at spi_controller.vhd(83)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473547 "|spi_test|spi_controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[12\] spi_controller.vhd(83) " "Inferred latch for \"TX_DATA\[12\]\" at spi_controller.vhd(83)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473547 "|spi_test|spi_controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[13\] spi_controller.vhd(83) " "Inferred latch for \"TX_DATA\[13\]\" at spi_controller.vhd(83)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473547 "|spi_test|spi_controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[14\] spi_controller.vhd(83) " "Inferred latch for \"TX_DATA\[14\]\" at spi_controller.vhd(83)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473547 "|spi_test|spi_controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[15\] spi_controller.vhd(83) " "Inferred latch for \"TX_DATA\[15\]\" at spi_controller.vhd(83)" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473547 "|spi_test|spi_controller:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_PLL spi_PLL:inst14 " "Elaborating entity \"spi_PLL\" for hierarchy \"spi_PLL:inst14\"" {  } { { "output_files/spi_test.bdf" "inst14" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { -112 624 760 -32 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557212473599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll spi_PLL:inst14\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"spi_PLL:inst14\|altpll:altpll_component\"" {  } { { "spi_PLL.vhd" "altpll_component" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_PLL.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557212473791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_PLL:inst14\|altpll:altpll_component " "Elaborated megafunction instantiation \"spi_PLL:inst14\|altpll:altpll_component\"" {  } { { "spi_PLL.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_PLL.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557212473835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_PLL:inst14\|altpll:altpll_component " "Instantiated megafunction \"spi_PLL:inst14\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=spi_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=spi_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212473839 ""}  } { { "spi_PLL.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_PLL.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557212473839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/spi_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/spi_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_PLL_altpll " "Found entity 1: spi_PLL_altpll" {  } { { "db/spi_pll_altpll.v" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/spi_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212473963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212473963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_PLL_altpll spi_PLL:inst14\|altpll:altpll_component\|spi_PLL_altpll:auto_generated " "Elaborating entity \"spi_PLL_altpll\" for hierarchy \"spi_PLL:inst14\|altpll:altpll_component\|spi_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557212473963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo scfifo:inst18 " "Elaborating entity \"scfifo\" for hierarchy \"scfifo:inst18\"" {  } { { "output_files/spi_test.bdf" "inst18" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 496 3296 3440 656 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557212474459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scfifo:inst18 " "Elaborated megafunction instantiation \"scfifo:inst18\"" {  } { { "output_files/spi_test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 496 3296 3440 656 "inst18" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557212474479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scfifo:inst18 " "Instantiated megafunction \"scfifo:inst18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ALLOW_RWCYCLE_WHEN_FULL OFF " "Parameter \"ALLOW_RWCYCLE_WHEN_FULL\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212474479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ALMOST_EMPTY_VALUE 6 " "Parameter \"ALMOST_EMPTY_VALUE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212474479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ALMOST_FULL_VALUE 6 " "Parameter \"ALMOST_FULL_VALUE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212474479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 8 " "Parameter \"LPM_NUMWORDS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212474479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHOWAHEAD OFF " "Parameter \"LPM_SHOWAHEAD\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212474479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212474479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OVERFLOW_CHECKING ON " "Parameter \"OVERFLOW_CHECKING\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212474479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "UNDERFLOW_CHECKING ON " "Parameter \"UNDERFLOW_CHECKING\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212474479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557212474479 ""}  } { { "output_files/spi_test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 496 3296 3440 656 "inst18" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557212474479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_tr71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_tr71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_tr71 " "Found entity 1: scfifo_tr71" {  } { { "db/scfifo_tr71.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/scfifo_tr71.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212474559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212474559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_tr71 scfifo:inst18\|scfifo_tr71:auto_generated " "Elaborating entity \"scfifo_tr71\" for hierarchy \"scfifo:inst18\|scfifo_tr71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557212474559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_get.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_get.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_get " "Found entity 1: a_dpfifo_get" {  } { { "db/a_dpfifo_get.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/a_dpfifo_get.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212474627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212474627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_get scfifo:inst18\|scfifo_tr71:auto_generated\|a_dpfifo_get:dpfifo " "Elaborating entity \"a_dpfifo_get\" for hierarchy \"scfifo:inst18\|scfifo_tr71:auto_generated\|a_dpfifo_get:dpfifo\"" {  } { { "db/scfifo_tr71.tdf" "dpfifo" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/scfifo_tr71.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557212474627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_m4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_m4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_m4f " "Found entity 1: a_fefifo_m4f" {  } { { "db/a_fefifo_m4f.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/a_fefifo_m4f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212474671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212474671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_m4f scfifo:inst18\|scfifo_tr71:auto_generated\|a_dpfifo_get:dpfifo\|a_fefifo_m4f:fifo_state " "Elaborating entity \"a_fefifo_m4f\" for hierarchy \"scfifo:inst18\|scfifo_tr71:auto_generated\|a_dpfifo_get:dpfifo\|a_fefifo_m4f:fifo_state\"" {  } { { "db/a_dpfifo_get.tdf" "fifo_state" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/a_dpfifo_get.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557212474675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/cntr_ao7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212474827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212474827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 scfifo:inst18\|scfifo_tr71:auto_generated\|a_dpfifo_get:dpfifo\|a_fefifo_m4f:fifo_state\|cntr_ao7:count_usedw " "Elaborating entity \"cntr_ao7\" for hierarchy \"scfifo:inst18\|scfifo_tr71:auto_generated\|a_dpfifo_get:dpfifo\|a_fefifo_m4f:fifo_state\|cntr_ao7:count_usedw\"" {  } { { "db/a_fefifo_m4f.tdf" "count_usedw" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/a_fefifo_m4f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557212474827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ugm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ugm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ugm1 " "Found entity 1: altsyncram_ugm1" {  } { { "db/altsyncram_ugm1.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/altsyncram_ugm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212474991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212474991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ugm1 scfifo:inst18\|scfifo_tr71:auto_generated\|a_dpfifo_get:dpfifo\|altsyncram_ugm1:FIFOram " "Elaborating entity \"altsyncram_ugm1\" for hierarchy \"scfifo:inst18\|scfifo_tr71:auto_generated\|a_dpfifo_get:dpfifo\|altsyncram_ugm1:FIFOram\"" {  } { { "db/a_dpfifo_get.tdf" "FIFOram" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/a_dpfifo_get.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557212474991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/cntr_unb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212475171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb scfifo:inst18\|scfifo_tr71:auto_generated\|a_dpfifo_get:dpfifo\|cntr_unb:rd_ptr_count " "Elaborating entity \"cntr_unb\" for hierarchy \"scfifo:inst18\|scfifo_tr71:auto_generated\|a_dpfifo_get:dpfifo\|cntr_unb:rd_ptr_count\"" {  } { { "db/a_dpfifo_get.tdf" "rd_ptr_count" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/a_dpfifo_get.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557212475171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_controller fifo_controller:inst17 " "Elaborating entity \"fifo_controller\" for hierarchy \"fifo_controller:inst17\"" {  } { { "output_files/spi_test.bdf" "inst17" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 600 2792 3208 808 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557212475271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_controller adc_controller:inst11 " "Elaborating entity \"adc_controller\" for hierarchy \"adc_controller:inst11\"" {  } { { "output_files/spi_test.bdf" "inst11" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { -56 1152 1432 88 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557212475287 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_IN_DATA adc_controller.vhd(68) " "VHDL Process Statement warning at adc_controller.vhd(68): signal \"ADC_IN_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212475291 "|spi_test|adc_controller:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_IN_DATA adc_controller.vhd(71) " "VHDL Process Statement warning at adc_controller.vhd(71): signal \"ADC_IN_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212475291 "|spi_test|adc_controller:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_buf adc_controller.vhd(73) " "VHDL Process Statement warning at adc_controller.vhd(73): signal \"out_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212475291 "|spi_test|adc_controller:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr adc_controller.vhd(85) " "VHDL Process Statement warning at adc_controller.vhd(85): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212475291 "|spi_test|adc_controller:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr adc_controller.vhd(87) " "VHDL Process Statement warning at adc_controller.vhd(87): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212475291 "|spi_test|adc_controller:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr adc_controller.vhd(89) " "VHDL Process Statement warning at adc_controller.vhd(89): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212475291 "|spi_test|adc_controller:inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_buf adc_controller.vhd(61) " "VHDL Process Statement warning at adc_controller.vhd(61): inferring latch(es) for signal or variable \"out_buf\", which holds its previous value in one or more paths through the process" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557212475291 "|spi_test|adc_controller:inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ADC_OUT_DATA adc_controller.vhd(61) " "VHDL Process Statement warning at adc_controller.vhd(61): inferring latch(es) for signal or variable \"ADC_OUT_DATA\", which holds its previous value in one or more paths through the process" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557212475295 "|spi_test|adc_controller:inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CS_N adc_controller.vhd(61) " "VHDL Process Statement warning at adc_controller.vhd(61): inferring latch(es) for signal or variable \"CS_N\", which holds its previous value in one or more paths through the process" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557212475295 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CS_N adc_controller.vhd(61) " "Inferred latch for \"CS_N\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475295 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[0\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[0\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475295 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[1\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[1\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475295 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[2\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[2\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475295 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[3\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[3\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475295 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[4\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[4\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475299 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[5\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[5\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475299 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[6\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[6\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475299 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[7\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[7\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475299 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[8\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[8\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475299 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[9\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[9\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475299 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[10\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[10\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475299 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_OUT_DATA\[11\] adc_controller.vhd(61) " "Inferred latch for \"ADC_OUT_DATA\[11\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475299 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[0\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[0\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475299 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[1\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[1\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475299 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[2\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[2\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475299 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[3\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[3\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475299 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[4\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[4\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475299 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[5\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[5\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475299 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[6\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[6\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475299 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[7\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[7\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475299 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[8\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[8\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475299 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[9\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[9\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475299 "|spi_test|adc_controller:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_buf\[10\] adc_controller.vhd(61) " "Inferred latch for \"out_buf\[10\]\" at adc_controller.vhd(61)" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475299 "|spi_test|adc_controller:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:FIFO_CONFIG " "Elaborating entity \"regn\" for hierarchy \"regn:FIFO_CONFIG\"" {  } { { "output_files/spi_test.bdf" "FIFO_CONFIG" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 272 1600 1808 416 "FIFO_CONFIG" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557212475331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:SPACE_AVAILABLE2 " "Elaborating entity \"regn\" for hierarchy \"regn:SPACE_AVAILABLE2\"" {  } { { "output_files/spi_test.bdf" "SPACE_AVAILABLE2" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 264 2136 2344 408 "SPACE_AVAILABLE2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557212475367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servo_controller servo_controller:inst27 " "Elaborating entity \"servo_controller\" for hierarchy \"servo_controller:inst27\"" {  } { { "output_files/spi_test.bdf" "inst27" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 1016 1824 2208 1160 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557212475383 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "changed_2 servo_controller.vhd(38) " "VHDL Process Statement warning at servo_controller.vhd(38): signal \"changed_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212475383 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "changed_2 servo_controller.vhd(40) " "VHDL Process Statement warning at servo_controller.vhd(40): signal \"changed_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212475383 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "changed_2 servo_controller.vhd(36) " "VHDL Process Statement warning at servo_controller.vhd(36): inferring latch(es) for signal or variable \"changed_2\", which holds its previous value in one or more paths through the process" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557212475383 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd servo_controller.vhd(48) " "VHDL Process Statement warning at servo_controller.vhd(48): signal \"cmd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212475383 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE servo_controller.vhd(49) " "VHDL warning at servo_controller.vhd(49): comparison between unequal length operands always returns FALSE" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 49 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475383 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE servo_controller.vhd(51) " "VHDL warning at servo_controller.vhd(51): comparison between unequal length operands always returns FALSE" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 51 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475383 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE servo_controller.vhd(53) " "VHDL warning at servo_controller.vhd(53): comparison between unequal length operands always returns FALSE" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 53 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475383 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE servo_controller.vhd(55) " "VHDL warning at servo_controller.vhd(55): comparison between unequal length operands always returns FALSE" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 55 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475387 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_angle servo_controller.vhd(61) " "VHDL Process Statement warning at servo_controller.vhd(61): signal \"set_angle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212475387 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "changed_1 servo_controller.vhd(64) " "VHDL Process Statement warning at servo_controller.vhd(64): signal \"changed_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212475387 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_state servo_controller.vhd(66) " "VHDL Process Statement warning at servo_controller.vhd(66): signal \"set_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212475387 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TX_DATA servo_controller.vhd(46) " "VHDL Process Statement warning at servo_controller.vhd(46): inferring latch(es) for signal or variable \"TX_DATA\", which holds its previous value in one or more paths through the process" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557212475387 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "set_angle servo_controller.vhd(46) " "VHDL Process Statement warning at servo_controller.vhd(46): inferring latch(es) for signal or variable \"set_angle\", which holds its previous value in one or more paths through the process" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557212475387 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SERVO_OUT servo_controller.vhd(46) " "VHDL Process Statement warning at servo_controller.vhd(46): inferring latch(es) for signal or variable \"SERVO_OUT\", which holds its previous value in one or more paths through the process" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557212475387 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "changed_1 servo_controller.vhd(46) " "VHDL Process Statement warning at servo_controller.vhd(46): inferring latch(es) for signal or variable \"changed_1\", which holds its previous value in one or more paths through the process" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557212475387 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SERVO_REG_OUT servo_controller.vhd(46) " "VHDL Process Statement warning at servo_controller.vhd(46): inferring latch(es) for signal or variable \"SERVO_REG_OUT\", which holds its previous value in one or more paths through the process" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557212475387 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "set_state servo_controller.vhd(46) " "VHDL Process Statement warning at servo_controller.vhd(46): inferring latch(es) for signal or variable \"set_state\", which holds its previous value in one or more paths through the process" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557212475387 "|spi_test|servo_controller:inst27"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PWM_EN servo_controller.vhd(46) " "VHDL Process Statement warning at servo_controller.vhd(46): inferring latch(es) for signal or variable \"PWM_EN\", which holds its previous value in one or more paths through the process" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557212475387 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWM_EN servo_controller.vhd(46) " "Inferred latch for \"PWM_EN\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475387 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_state servo_controller.vhd(46) " "Inferred latch for \"set_state\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475387 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_REG_OUT\[0\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_REG_OUT\[0\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475387 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_REG_OUT\[1\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_REG_OUT\[1\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475391 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_REG_OUT\[2\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_REG_OUT\[2\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475391 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_REG_OUT\[3\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_REG_OUT\[3\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475391 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_REG_OUT\[4\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_REG_OUT\[4\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475391 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_REG_OUT\[5\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_REG_OUT\[5\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475391 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_REG_OUT\[6\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_REG_OUT\[6\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475391 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_REG_OUT\[7\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_REG_OUT\[7\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475391 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_REG_OUT\[8\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_REG_OUT\[8\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475391 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "changed_1 servo_controller.vhd(46) " "Inferred latch for \"changed_1\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475391 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_OUT\[0\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_OUT\[0\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475391 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_OUT\[1\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_OUT\[1\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475391 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_OUT\[2\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_OUT\[2\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475391 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_OUT\[3\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_OUT\[3\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475391 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_OUT\[4\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_OUT\[4\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475395 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_OUT\[5\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_OUT\[5\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475395 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_OUT\[6\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_OUT\[6\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475395 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SERVO_OUT\[7\] servo_controller.vhd(46) " "Inferred latch for \"SERVO_OUT\[7\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475395 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_angle servo_controller.vhd(46) " "Inferred latch for \"set_angle\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475395 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[0\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[0\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475395 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[1\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[1\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475395 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[2\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[2\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475395 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[3\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[3\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475395 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[4\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[4\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475395 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[5\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[5\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475395 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[6\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[6\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475395 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[7\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[7\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475395 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[8\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[8\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475395 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[9\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[9\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475395 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[10\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[10\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475395 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[11\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[11\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475395 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[12\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[12\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475395 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[13\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[13\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475395 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[14\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[14\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475395 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_DATA\[15\] servo_controller.vhd(46) " "Inferred latch for \"TX_DATA\[15\]\" at servo_controller.vhd(46)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475395 "|spi_test|servo_controller:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "changed_2 servo_controller.vhd(36) " "Inferred latch for \"changed_2\" at servo_controller.vhd(36)" {  } { { "servo_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/servo_controller.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475395 "|spi_test|servo_controller:inst27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_controller encoder_controller:inst26 " "Elaborating entity \"encoder_controller\" for hierarchy \"encoder_controller:inst26\"" {  } { { "output_files/spi_test.bdf" "inst26" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 928 2752 2984 1072 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557212475415 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "old_angle encoder_controller.vhd(24) " "VHDL Signal Declaration warning at encoder_controller.vhd(24): used explicit default value for signal \"old_angle\" because signal was never assigned a value" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1557212475415 "|spi_test|encoder_controller:inst26"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dir encoder_controller.vhd(27) " "Verilog HDL or VHDL warning at encoder_controller.vhd(27): object \"dir\" assigned a value but never read" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557212475415 "|spi_test|encoder_controller:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STATE encoder_controller.vhd(33) " "VHDL Process Statement warning at encoder_controller.vhd(33): signal \"STATE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212475415 "|spi_test|encoder_controller:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_turns encoder_controller.vhd(62) " "VHDL Process Statement warning at encoder_controller.vhd(62): signal \"r_turns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212475419 "|spi_test|encoder_controller:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_turns encoder_controller.vhd(64) " "VHDL Process Statement warning at encoder_controller.vhd(64): signal \"r_turns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212475419 "|spi_test|encoder_controller:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t2 encoder_controller.vhd(65) " "VHDL Process Statement warning at encoder_controller.vhd(65): signal \"t2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212475419 "|spi_test|encoder_controller:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "turns encoder_controller.vhd(67) " "VHDL Process Statement warning at encoder_controller.vhd(67): signal \"turns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212475419 "|spi_test|encoder_controller:inst26"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "turns encoder_controller.vhd(60) " "VHDL Process Statement warning at encoder_controller.vhd(60): inferring latch(es) for signal or variable \"turns\", which holds its previous value in one or more paths through the process" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557212475419 "|spi_test|encoder_controller:inst26"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_turns encoder_controller.vhd(60) " "VHDL Process Statement warning at encoder_controller.vhd(60): inferring latch(es) for signal or variable \"r_turns\", which holds its previous value in one or more paths through the process" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557212475419 "|spi_test|encoder_controller:inst26"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t2 encoder_controller.vhd(60) " "VHDL Process Statement warning at encoder_controller.vhd(60): inferring latch(es) for signal or variable \"t2\", which holds its previous value in one or more paths through the process" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557212475419 "|spi_test|encoder_controller:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t2 encoder_controller.vhd(73) " "VHDL Process Statement warning at encoder_controller.vhd(73): signal \"t2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212475419 "|spi_test|encoder_controller:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max encoder_controller.vhd(75) " "VHDL Process Statement warning at encoder_controller.vhd(75): signal \"max\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212475419 "|spi_test|encoder_controller:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max encoder_controller.vhd(80) " "VHDL Process Statement warning at encoder_controller.vhd(80): signal \"max\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212475419 "|spi_test|encoder_controller:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_turns encoder_controller.vhd(84) " "VHDL Process Statement warning at encoder_controller.vhd(84): signal \"rst_turns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557212475423 "|spi_test|encoder_controller:inst26"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MOTOR_A encoder_controller.vhd(71) " "VHDL Process Statement warning at encoder_controller.vhd(71): inferring latch(es) for signal or variable \"MOTOR_A\", which holds its previous value in one or more paths through the process" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557212475423 "|spi_test|encoder_controller:inst26"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MOTOR_B encoder_controller.vhd(71) " "VHDL Process Statement warning at encoder_controller.vhd(71): inferring latch(es) for signal or variable \"MOTOR_B\", which holds its previous value in one or more paths through the process" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557212475423 "|spi_test|encoder_controller:inst26"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rst_turns encoder_controller.vhd(71) " "VHDL Process Statement warning at encoder_controller.vhd(71): inferring latch(es) for signal or variable \"rst_turns\", which holds its previous value in one or more paths through the process" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557212475423 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_turns encoder_controller.vhd(71) " "Inferred latch for \"rst_turns\" at encoder_controller.vhd(71)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475423 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MOTOR_B encoder_controller.vhd(71) " "Inferred latch for \"MOTOR_B\" at encoder_controller.vhd(71)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475423 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MOTOR_A encoder_controller.vhd(71) " "Inferred latch for \"MOTOR_A\" at encoder_controller.vhd(71)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475427 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2 encoder_controller.vhd(60) " "Inferred latch for \"t2\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475427 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_turns encoder_controller.vhd(60) " "Inferred latch for \"r_turns\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475427 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[0\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[0\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475427 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[1\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[1\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475427 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[2\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[2\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475427 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[3\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[3\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475427 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[4\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[4\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475427 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[5\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[5\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475427 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[6\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[6\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475427 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[7\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[7\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475427 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[8\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[8\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475427 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[9\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[9\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475427 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[10\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[10\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475427 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[11\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[11\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475427 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[12\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[12\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475427 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[13\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[13\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475427 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[14\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[14\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475427 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[15\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[15\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475427 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[16\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[16\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475427 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[17\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[17\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475427 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[18\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[18\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475427 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[19\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[19\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475431 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[20\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[20\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475431 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[21\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[21\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475431 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[22\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[22\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475431 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[23\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[23\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475431 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[24\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[24\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475431 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[25\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[25\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475431 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[26\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[26\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475431 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[27\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[27\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475431 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[28\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[28\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475431 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[29\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[29\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475431 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[30\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[30\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475431 "|spi_test|encoder_controller:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turns\[31\] encoder_controller.vhd(60) " "Inferred latch for \"turns\[31\]\" at encoder_controller.vhd(60)" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212475431 "|spi_test|encoder_controller:inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:SPACE_AVAILABLE1 " "Elaborating entity \"regn\" for hierarchy \"regn:SPACE_AVAILABLE1\"" {  } { { "output_files/spi_test.bdf" "SPACE_AVAILABLE1" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 256 2552 2760 400 "SPACE_AVAILABLE1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557212475459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:inst3 " "Elaborating entity \"pwm\" for hierarchy \"pwm:inst3\"" {  } { { "output_files/spi_test.bdf" "inst3" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 944 3128 3280 1056 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557212475479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f524.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f524.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f524 " "Found entity 1: altsyncram_f524" {  } { { "db/altsyncram_f524.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/altsyncram_f524.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212482113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212482113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_usc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_usc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_usc " "Found entity 1: mux_usc" {  } { { "db/mux_usc.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/mux_usc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212482761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212482761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212483120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212483120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1hi " "Found entity 1: cntr_1hi" {  } { { "db/cntr_1hi.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/cntr_1hi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212483473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212483473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212483597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212483597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l6j " "Found entity 1: cntr_l6j" {  } { { "db/cntr_l6j.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/cntr_l6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212483773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212483773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/cntr_hgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212483985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212483985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212484117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212484117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212484345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212484345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212484617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212484617 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557212487210 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1557212487538 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.05.07.08:01:42 Progress: Loading sldc02636a9/alt_sld_fab_wrapper_hw.tcl " "2019.05.07.08:01:42 Progress: Loading sldc02636a9/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212502226 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212513766 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212515147 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212523309 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212523829 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212524251 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212524676 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212524692 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212524692 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1557212525573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc02636a9/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc02636a9/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc02636a9/alt_sld_fab.v" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/ip/sldc02636a9/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212526417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212526417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212526985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212526985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212526989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212526989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212527505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212527505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212527825 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212527825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212527825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/db/ip/sldc02636a9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557212528081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212528081 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regn:SPACE_AVAILABLE2\|dataout\[0\] " "Converted tri-state buffer \"regn:SPACE_AVAILABLE2\|dataout\[0\]\" feeding internal logic into a wire" {  } { { "regn.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/regn.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557212531740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regn:SPACE_AVAILABLE2\|dataout\[1\] " "Converted tri-state buffer \"regn:SPACE_AVAILABLE2\|dataout\[1\]\" feeding internal logic into a wire" {  } { { "regn.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/regn.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557212531740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regn:SPACE_AVAILABLE2\|dataout\[2\] " "Converted tri-state buffer \"regn:SPACE_AVAILABLE2\|dataout\[2\]\" feeding internal logic into a wire" {  } { { "regn.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/regn.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557212531740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regn:FIFO_CONFIG\|dataout\[0\] " "Converted tri-state buffer \"regn:FIFO_CONFIG\|dataout\[0\]\" feeding internal logic into a wire" {  } { { "regn.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/regn.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557212531740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regn:FIFO_CONFIG\|dataout\[1\] " "Converted tri-state buffer \"regn:FIFO_CONFIG\|dataout\[1\]\" feeding internal logic into a wire" {  } { { "regn.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/regn.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557212531740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regn:FIFO_CONFIG\|dataout\[2\] " "Converted tri-state buffer \"regn:FIFO_CONFIG\|dataout\[2\]\" feeding internal logic into a wire" {  } { { "regn.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/regn.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557212531740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regn:FIFO_CONFIG\|dataout\[3\] " "Converted tri-state buffer \"regn:FIFO_CONFIG\|dataout\[3\]\" feeding internal logic into a wire" {  } { { "regn.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/regn.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557212531740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regn:FIFO_CONFIG\|dataout\[4\] " "Converted tri-state buffer \"regn:FIFO_CONFIG\|dataout\[4\]\" feeding internal logic into a wire" {  } { { "regn.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/regn.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557212531740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regn:FIFO_CONFIG\|dataout\[5\] " "Converted tri-state buffer \"regn:FIFO_CONFIG\|dataout\[5\]\" feeding internal logic into a wire" {  } { { "regn.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/regn.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557212531740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regn:FIFO_CONFIG\|dataout\[6\] " "Converted tri-state buffer \"regn:FIFO_CONFIG\|dataout\[6\]\" feeding internal logic into a wire" {  } { { "regn.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/regn.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557212531740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regn:FIFO_CONFIG\|dataout\[7\] " "Converted tri-state buffer \"regn:FIFO_CONFIG\|dataout\[7\]\" feeding internal logic into a wire" {  } { { "regn.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/regn.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557212531740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst2\|TX_DATA\[0\] " "Converted tri-state buffer \"spi_controller:inst2\|TX_DATA\[0\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557212531740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst2\|TX_DATA\[1\] " "Converted tri-state buffer \"spi_controller:inst2\|TX_DATA\[1\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557212531740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst2\|TX_DATA\[2\] " "Converted tri-state buffer \"spi_controller:inst2\|TX_DATA\[2\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557212531740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst2\|TX_DATA\[3\] " "Converted tri-state buffer \"spi_controller:inst2\|TX_DATA\[3\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557212531740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst2\|TX_DATA\[4\] " "Converted tri-state buffer \"spi_controller:inst2\|TX_DATA\[4\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557212531740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst2\|TX_DATA\[5\] " "Converted tri-state buffer \"spi_controller:inst2\|TX_DATA\[5\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557212531740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst2\|TX_DATA\[6\] " "Converted tri-state buffer \"spi_controller:inst2\|TX_DATA\[6\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557212531740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst2\|TX_DATA\[7\] " "Converted tri-state buffer \"spi_controller:inst2\|TX_DATA\[7\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557212531740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst2\|TX_DATA\[8\] " "Converted tri-state buffer \"spi_controller:inst2\|TX_DATA\[8\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557212531740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst2\|TX_DATA\[9\] " "Converted tri-state buffer \"spi_controller:inst2\|TX_DATA\[9\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557212531740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst2\|TX_DATA\[10\] " "Converted tri-state buffer \"spi_controller:inst2\|TX_DATA\[10\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557212531740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst2\|TX_DATA\[11\] " "Converted tri-state buffer \"spi_controller:inst2\|TX_DATA\[11\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557212531740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst2\|TX_DATA\[12\] " "Converted tri-state buffer \"spi_controller:inst2\|TX_DATA\[12\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 83 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557212531740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst2\|TX_DATA\[13\] " "Converted tri-state buffer \"spi_controller:inst2\|TX_DATA\[13\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557212531740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst2\|TX_DATA\[14\] " "Converted tri-state buffer \"spi_controller:inst2\|TX_DATA\[14\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557212531740 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:inst2\|TX_DATA\[15\] " "Converted tri-state buffer \"spi_controller:inst2\|TX_DATA\[15\]\" feeding internal logic into a wire" {  } { { "spi_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_controller.vhd" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1557212531740 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1557212531740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "encoder_controller:inst26\|MOTOR_B " "Latch encoder_controller:inst26\|MOTOR_B has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA encoder_controller:inst26\|turns\[30\] " "Ports D and ENA on the latch are fed by the same signal encoder_controller:inst26\|turns\[30\]" {  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557212533882 ""}  } { { "encoder_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/encoder_controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557212533882 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "adc_controller.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/adc_controller.vhd" 34 -1 0 } } { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 77 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1557212533897 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1557212533897 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_slave:inst9\|trdy spi_slave:inst9\|trdy~_emulated spi_slave:inst9\|trdy~1 " "Register \"spi_slave:inst9\|trdy\" is converted into an equivalent circuit using register \"spi_slave:inst9\|trdy~_emulated\" and latch \"spi_slave:inst9\|trdy~1\"" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557212533897 "|spi_test|spi_slave:inst9|trdy"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_slave:inst9\|tx_buf\[11\] spi_slave:inst9\|tx_buf\[11\]~_emulated spi_slave:inst9\|tx_buf\[11\]~1 " "Register \"spi_slave:inst9\|tx_buf\[11\]\" is converted into an equivalent circuit using register \"spi_slave:inst9\|tx_buf\[11\]~_emulated\" and latch \"spi_slave:inst9\|tx_buf\[11\]~1\"" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557212533897 "|spi_test|spi_slave:inst9|tx_buf[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_slave:inst9\|tx_buf\[10\] spi_slave:inst9\|tx_buf\[10\]~_emulated spi_slave:inst9\|tx_buf\[10\]~6 " "Register \"spi_slave:inst9\|tx_buf\[10\]\" is converted into an equivalent circuit using register \"spi_slave:inst9\|tx_buf\[10\]~_emulated\" and latch \"spi_slave:inst9\|tx_buf\[10\]~6\"" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557212533897 "|spi_test|spi_slave:inst9|tx_buf[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_slave:inst9\|tx_buf\[9\] spi_slave:inst9\|tx_buf\[9\]~_emulated spi_slave:inst9\|tx_buf\[9\]~11 " "Register \"spi_slave:inst9\|tx_buf\[9\]\" is converted into an equivalent circuit using register \"spi_slave:inst9\|tx_buf\[9\]~_emulated\" and latch \"spi_slave:inst9\|tx_buf\[9\]~11\"" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557212533897 "|spi_test|spi_slave:inst9|tx_buf[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_slave:inst9\|tx_buf\[8\] spi_slave:inst9\|tx_buf\[8\]~_emulated spi_slave:inst9\|tx_buf\[8\]~16 " "Register \"spi_slave:inst9\|tx_buf\[8\]\" is converted into an equivalent circuit using register \"spi_slave:inst9\|tx_buf\[8\]~_emulated\" and latch \"spi_slave:inst9\|tx_buf\[8\]~16\"" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557212533897 "|spi_test|spi_slave:inst9|tx_buf[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_slave:inst9\|tx_buf\[7\] spi_slave:inst9\|tx_buf\[7\]~_emulated spi_slave:inst9\|tx_buf\[7\]~21 " "Register \"spi_slave:inst9\|tx_buf\[7\]\" is converted into an equivalent circuit using register \"spi_slave:inst9\|tx_buf\[7\]~_emulated\" and latch \"spi_slave:inst9\|tx_buf\[7\]~21\"" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557212533897 "|spi_test|spi_slave:inst9|tx_buf[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_slave:inst9\|tx_buf\[6\] spi_slave:inst9\|tx_buf\[6\]~_emulated spi_slave:inst9\|tx_buf\[6\]~26 " "Register \"spi_slave:inst9\|tx_buf\[6\]\" is converted into an equivalent circuit using register \"spi_slave:inst9\|tx_buf\[6\]~_emulated\" and latch \"spi_slave:inst9\|tx_buf\[6\]~26\"" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557212533897 "|spi_test|spi_slave:inst9|tx_buf[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_slave:inst9\|tx_buf\[5\] spi_slave:inst9\|tx_buf\[5\]~_emulated spi_slave:inst9\|tx_buf\[5\]~31 " "Register \"spi_slave:inst9\|tx_buf\[5\]\" is converted into an equivalent circuit using register \"spi_slave:inst9\|tx_buf\[5\]~_emulated\" and latch \"spi_slave:inst9\|tx_buf\[5\]~31\"" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557212533897 "|spi_test|spi_slave:inst9|tx_buf[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_slave:inst9\|tx_buf\[4\] spi_slave:inst9\|tx_buf\[4\]~_emulated spi_slave:inst9\|tx_buf\[4\]~36 " "Register \"spi_slave:inst9\|tx_buf\[4\]\" is converted into an equivalent circuit using register \"spi_slave:inst9\|tx_buf\[4\]~_emulated\" and latch \"spi_slave:inst9\|tx_buf\[4\]~36\"" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557212533897 "|spi_test|spi_slave:inst9|tx_buf[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_slave:inst9\|tx_buf\[3\] spi_slave:inst9\|tx_buf\[3\]~_emulated spi_slave:inst9\|tx_buf\[3\]~41 " "Register \"spi_slave:inst9\|tx_buf\[3\]\" is converted into an equivalent circuit using register \"spi_slave:inst9\|tx_buf\[3\]~_emulated\" and latch \"spi_slave:inst9\|tx_buf\[3\]~41\"" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557212533897 "|spi_test|spi_slave:inst9|tx_buf[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_slave:inst9\|tx_buf\[2\] spi_slave:inst9\|tx_buf\[2\]~_emulated spi_slave:inst9\|tx_buf\[2\]~46 " "Register \"spi_slave:inst9\|tx_buf\[2\]\" is converted into an equivalent circuit using register \"spi_slave:inst9\|tx_buf\[2\]~_emulated\" and latch \"spi_slave:inst9\|tx_buf\[2\]~46\"" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557212533897 "|spi_test|spi_slave:inst9|tx_buf[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_slave:inst9\|tx_buf\[1\] spi_slave:inst9\|tx_buf\[1\]~_emulated spi_slave:inst9\|tx_buf\[1\]~51 " "Register \"spi_slave:inst9\|tx_buf\[1\]\" is converted into an equivalent circuit using register \"spi_slave:inst9\|tx_buf\[1\]~_emulated\" and latch \"spi_slave:inst9\|tx_buf\[1\]~51\"" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557212533897 "|spi_test|spi_slave:inst9|tx_buf[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_slave:inst9\|tx_buf\[0\] spi_slave:inst9\|tx_buf\[0\]~_emulated spi_slave:inst9\|tx_buf\[0\]~56 " "Register \"spi_slave:inst9\|tx_buf\[0\]\" is converted into an equivalent circuit using register \"spi_slave:inst9\|tx_buf\[0\]~_emulated\" and latch \"spi_slave:inst9\|tx_buf\[0\]~56\"" {  } { { "spi_slave.vhd" "" { Text "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557212533897 "|spi_test|spi_slave:inst9|tx_buf[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1557212533897 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "output_files/spi_test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 8 1824 2000 24 "ADC_SADDR" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557212534816 "|spi_test|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "MOTORA VCC " "Pin \"MOTORA\" is stuck at VCC" {  } { { "output_files/spi_test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 968 3424 3600 984 "MOTORA" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557212534816 "|spi_test|MOTORA"} { "Warning" "WMLS_MLS_STUCK_PIN" "MOTORB VCC " "Pin \"MOTORB\" is stuck at VCC" {  } { { "output_files/spi_test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 1112 3424 3600 1128 "MOTORB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557212534816 "|spi_test|MOTORB"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1557212534816 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557212535144 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "40 " "40 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557212537081 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 217 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 217 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1557212541678 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557212541798 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557212541798 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPTOA " "No output dependent on input pin \"OPTOA\"" {  } { { "output_files/spi_test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 1040 2504 2672 1056 "OPTOA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557212542850 "|spi_test|OPTOA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPTOB " "No output dependent on input pin \"OPTOB\"" {  } { { "output_files/spi_test.bdf" "" { Schematic "C:/Users/emper/OneDrive - University of Plymouth/ELEC241/ELEC-241-Group-K/FPGA/spi/output_files/spi_test.bdf" { { 1080 2504 2672 1096 "OPTOB" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557212542850 "|spi_test|OPTOB"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557212542850 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2903 " "Implemented 2903 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557212542870 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557212542870 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2785 " "Implemented 2785 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557212542870 ""} { "Info" "ICUT_CUT_TM_RAMS" "84 " "Implemented 84 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1557212542870 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1557212542870 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557212542870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 154 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 154 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557212543022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 08:02:23 2019 " "Processing ended: Tue May 07 08:02:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557212543022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:59 " "Elapsed time: 00:01:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557212543022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:02 " "Total CPU time (on all processors): 00:02:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557212543022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557212543022 ""}
