+timescale+1ns/1ns
-l /usr/local/share/yosys/ice40/cells_sim.v
adc_drv.sv
i2c_master.sv
tb_etarget.sv
../verilog/etarget.sv
../verilog/jml_i2c.sv
../verilog/slope_det.sv
../verilog/target_counter.sv
../verilog/data_recorder.sv
