
theremin.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a3e4  080002b0  080002b0  000102b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ad4  0800a694  0800a694  0001a694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b168  0800b168  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  0800b168  0800b168  0001b168  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b170  0800b170  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b170  0800b170  0001b170  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b174  0800b174  0001b174  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  24000000  0800b178  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000028c  24000078  0800b1f0  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24000304  0800b1f0  00020304  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025a6f  00000000  00000000  000200a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003d00  00000000  00000000  00045b15  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001738  00000000  00000000  00049818  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000015b0  00000000  00000000  0004af50  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00034060  00000000  00000000  0004c500  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000151ff  00000000  00000000  00080560  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001574dd  00000000  00000000  0009575f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000eb  00000000  00000000  001ecc3c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006998  00000000  00000000  001ecd28  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    000000b6  00000000  00000000  001f36c0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	; (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	; (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	; (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	24000078 	.word	0x24000078
 80002cc:	00000000 	.word	0x00000000
 80002d0:	0800a67c 	.word	0x0800a67c

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	; (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	; (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	; (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	2400007c 	.word	0x2400007c
 80002ec:	0800a67c 	.word	0x0800a67c

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b972 	b.w	80005ec <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	4688      	mov	r8, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14b      	bne.n	80003c6 <__udivmoddi4+0xa6>
 800032e:	428a      	cmp	r2, r1
 8000330:	4615      	mov	r5, r2
 8000332:	d967      	bls.n	8000404 <__udivmoddi4+0xe4>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0720 	rsb	r7, r2, #32
 800033e:	fa01 f302 	lsl.w	r3, r1, r2
 8000342:	fa20 f707 	lsr.w	r7, r0, r7
 8000346:	4095      	lsls	r5, r2
 8000348:	ea47 0803 	orr.w	r8, r7, r3
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbb8 f7fe 	udiv	r7, r8, lr
 8000358:	fa1f fc85 	uxth.w	ip, r5
 800035c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000360:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000364:	fb07 f10c 	mul.w	r1, r7, ip
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18eb      	adds	r3, r5, r3
 800036e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000372:	f080 811b 	bcs.w	80005ac <__udivmoddi4+0x28c>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8118 	bls.w	80005ac <__udivmoddi4+0x28c>
 800037c:	3f02      	subs	r7, #2
 800037e:	442b      	add	r3, r5
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0fe 	udiv	r0, r3, lr
 8000388:	fb0e 3310 	mls	r3, lr, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fc0c 	mul.w	ip, r0, ip
 8000394:	45a4      	cmp	ip, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	192c      	adds	r4, r5, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8107 	bcs.w	80005b0 <__udivmoddi4+0x290>
 80003a2:	45a4      	cmp	ip, r4
 80003a4:	f240 8104 	bls.w	80005b0 <__udivmoddi4+0x290>
 80003a8:	3802      	subs	r0, #2
 80003aa:	442c      	add	r4, r5
 80003ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003b0:	eba4 040c 	sub.w	r4, r4, ip
 80003b4:	2700      	movs	r7, #0
 80003b6:	b11e      	cbz	r6, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c6 4300 	strd	r4, r3, [r6]
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0xbe>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80eb 	beq.w	80005a6 <__udivmoddi4+0x286>
 80003d0:	2700      	movs	r7, #0
 80003d2:	e9c6 0100 	strd	r0, r1, [r6]
 80003d6:	4638      	mov	r0, r7
 80003d8:	4639      	mov	r1, r7
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f783 	clz	r7, r3
 80003e2:	2f00      	cmp	r7, #0
 80003e4:	d147      	bne.n	8000476 <__udivmoddi4+0x156>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0xd0>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80fa 	bhi.w	80005e4 <__udivmoddi4+0x2c4>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0303 	sbc.w	r3, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	4698      	mov	r8, r3
 80003fa:	2e00      	cmp	r6, #0
 80003fc:	d0e0      	beq.n	80003c0 <__udivmoddi4+0xa0>
 80003fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000402:	e7dd      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000404:	b902      	cbnz	r2, 8000408 <__udivmoddi4+0xe8>
 8000406:	deff      	udf	#255	; 0xff
 8000408:	fab2 f282 	clz	r2, r2
 800040c:	2a00      	cmp	r2, #0
 800040e:	f040 808f 	bne.w	8000530 <__udivmoddi4+0x210>
 8000412:	1b49      	subs	r1, r1, r5
 8000414:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000418:	fa1f f885 	uxth.w	r8, r5
 800041c:	2701      	movs	r7, #1
 800041e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fb0e 111c 	mls	r1, lr, ip, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb08 f10c 	mul.w	r1, r8, ip
 8000430:	4299      	cmp	r1, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x124>
 8000434:	18eb      	adds	r3, r5, r3
 8000436:	f10c 30ff 	add.w	r0, ip, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4299      	cmp	r1, r3
 800043e:	f200 80cd 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 8000442:	4684      	mov	ip, r0
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	b2a3      	uxth	r3, r4
 8000448:	fbb1 f0fe 	udiv	r0, r1, lr
 800044c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000450:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000454:	fb08 f800 	mul.w	r8, r8, r0
 8000458:	45a0      	cmp	r8, r4
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x14c>
 800045c:	192c      	adds	r4, r5, r4
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x14a>
 8000464:	45a0      	cmp	r8, r4
 8000466:	f200 80b6 	bhi.w	80005d6 <__udivmoddi4+0x2b6>
 800046a:	4618      	mov	r0, r3
 800046c:	eba4 0408 	sub.w	r4, r4, r8
 8000470:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000474:	e79f      	b.n	80003b6 <__udivmoddi4+0x96>
 8000476:	f1c7 0c20 	rsb	ip, r7, #32
 800047a:	40bb      	lsls	r3, r7
 800047c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000480:	ea4e 0e03 	orr.w	lr, lr, r3
 8000484:	fa01 f407 	lsl.w	r4, r1, r7
 8000488:	fa20 f50c 	lsr.w	r5, r0, ip
 800048c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000490:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000494:	4325      	orrs	r5, r4
 8000496:	fbb3 f9f8 	udiv	r9, r3, r8
 800049a:	0c2c      	lsrs	r4, r5, #16
 800049c:	fb08 3319 	mls	r3, r8, r9, r3
 80004a0:	fa1f fa8e 	uxth.w	sl, lr
 80004a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ac:	429c      	cmp	r4, r3
 80004ae:	fa02 f207 	lsl.w	r2, r2, r7
 80004b2:	fa00 f107 	lsl.w	r1, r0, r7
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1e 0303 	adds.w	r3, lr, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c0:	f080 8087 	bcs.w	80005d2 <__udivmoddi4+0x2b2>
 80004c4:	429c      	cmp	r4, r3
 80004c6:	f240 8084 	bls.w	80005d2 <__udivmoddi4+0x2b2>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4473      	add	r3, lr
 80004d0:	1b1b      	subs	r3, r3, r4
 80004d2:	b2ad      	uxth	r5, r5
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3310 	mls	r3, r8, r0, r3
 80004dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004e4:	45a2      	cmp	sl, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80004f0:	d26b      	bcs.n	80005ca <__udivmoddi4+0x2aa>
 80004f2:	45a2      	cmp	sl, r4
 80004f4:	d969      	bls.n	80005ca <__udivmoddi4+0x2aa>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4474      	add	r4, lr
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000502:	eba4 040a 	sub.w	r4, r4, sl
 8000506:	454c      	cmp	r4, r9
 8000508:	46c2      	mov	sl, r8
 800050a:	464b      	mov	r3, r9
 800050c:	d354      	bcc.n	80005b8 <__udivmoddi4+0x298>
 800050e:	d051      	beq.n	80005b4 <__udivmoddi4+0x294>
 8000510:	2e00      	cmp	r6, #0
 8000512:	d069      	beq.n	80005e8 <__udivmoddi4+0x2c8>
 8000514:	ebb1 050a 	subs.w	r5, r1, sl
 8000518:	eb64 0403 	sbc.w	r4, r4, r3
 800051c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000520:	40fd      	lsrs	r5, r7
 8000522:	40fc      	lsrs	r4, r7
 8000524:	ea4c 0505 	orr.w	r5, ip, r5
 8000528:	e9c6 5400 	strd	r5, r4, [r6]
 800052c:	2700      	movs	r7, #0
 800052e:	e747      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000530:	f1c2 0320 	rsb	r3, r2, #32
 8000534:	fa20 f703 	lsr.w	r7, r0, r3
 8000538:	4095      	lsls	r5, r2
 800053a:	fa01 f002 	lsl.w	r0, r1, r2
 800053e:	fa21 f303 	lsr.w	r3, r1, r3
 8000542:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000546:	4338      	orrs	r0, r7
 8000548:	0c01      	lsrs	r1, r0, #16
 800054a:	fbb3 f7fe 	udiv	r7, r3, lr
 800054e:	fa1f f885 	uxth.w	r8, r5
 8000552:	fb0e 3317 	mls	r3, lr, r7, r3
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb07 f308 	mul.w	r3, r7, r8
 800055e:	428b      	cmp	r3, r1
 8000560:	fa04 f402 	lsl.w	r4, r4, r2
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x256>
 8000566:	1869      	adds	r1, r5, r1
 8000568:	f107 3cff 	add.w	ip, r7, #4294967295
 800056c:	d22f      	bcs.n	80005ce <__udivmoddi4+0x2ae>
 800056e:	428b      	cmp	r3, r1
 8000570:	d92d      	bls.n	80005ce <__udivmoddi4+0x2ae>
 8000572:	3f02      	subs	r7, #2
 8000574:	4429      	add	r1, r5
 8000576:	1acb      	subs	r3, r1, r3
 8000578:	b281      	uxth	r1, r0
 800057a:	fbb3 f0fe 	udiv	r0, r3, lr
 800057e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000582:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000586:	fb00 f308 	mul.w	r3, r0, r8
 800058a:	428b      	cmp	r3, r1
 800058c:	d907      	bls.n	800059e <__udivmoddi4+0x27e>
 800058e:	1869      	adds	r1, r5, r1
 8000590:	f100 3cff 	add.w	ip, r0, #4294967295
 8000594:	d217      	bcs.n	80005c6 <__udivmoddi4+0x2a6>
 8000596:	428b      	cmp	r3, r1
 8000598:	d915      	bls.n	80005c6 <__udivmoddi4+0x2a6>
 800059a:	3802      	subs	r0, #2
 800059c:	4429      	add	r1, r5
 800059e:	1ac9      	subs	r1, r1, r3
 80005a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005a4:	e73b      	b.n	800041e <__udivmoddi4+0xfe>
 80005a6:	4637      	mov	r7, r6
 80005a8:	4630      	mov	r0, r6
 80005aa:	e709      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005ac:	4607      	mov	r7, r0
 80005ae:	e6e7      	b.n	8000380 <__udivmoddi4+0x60>
 80005b0:	4618      	mov	r0, r3
 80005b2:	e6fb      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b4:	4541      	cmp	r1, r8
 80005b6:	d2ab      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005bc:	eb69 020e 	sbc.w	r2, r9, lr
 80005c0:	3801      	subs	r0, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	e7a4      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c6:	4660      	mov	r0, ip
 80005c8:	e7e9      	b.n	800059e <__udivmoddi4+0x27e>
 80005ca:	4618      	mov	r0, r3
 80005cc:	e795      	b.n	80004fa <__udivmoddi4+0x1da>
 80005ce:	4667      	mov	r7, ip
 80005d0:	e7d1      	b.n	8000576 <__udivmoddi4+0x256>
 80005d2:	4681      	mov	r9, r0
 80005d4:	e77c      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	442c      	add	r4, r5
 80005da:	e747      	b.n	800046c <__udivmoddi4+0x14c>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	442b      	add	r3, r5
 80005e2:	e72f      	b.n	8000444 <__udivmoddi4+0x124>
 80005e4:	4638      	mov	r0, r7
 80005e6:	e708      	b.n	80003fa <__udivmoddi4+0xda>
 80005e8:	4637      	mov	r7, r6
 80005ea:	e6e9      	b.n	80003c0 <__udivmoddi4+0xa0>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b090      	sub	sp, #64	; 0x40
 80005f4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f6:	f001 f8dd 	bl	80017b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005fa:	f000 f8d9 	bl	80007b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005fe:	f000 fb17 	bl	8000c30 <MX_GPIO_Init>
  MX_DMA_Init();
 8000602:	f000 fadd 	bl	8000bc0 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000606:	f000 fa87 	bl	8000b18 <MX_USART3_UART_Init>
  MX_USB_OTG_HS_USB_Init();
 800060a:	f000 fad1 	bl	8000bb0 <MX_USB_OTG_HS_USB_Init>
  MX_ADC1_Init();
 800060e:	f000 f99f 	bl	8000950 <MX_ADC1_Init>
  MX_DAC1_Init();
 8000612:	f000 fa19 	bl	8000a48 <MX_DAC1_Init>
  MX_TIM6_Init();
 8000616:	f000 fa49 	bl	8000aac <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
//  s_ref = init_nco(250. / 4550., 0);
  blocksize = get_blocksize();
 800061a:	f000 fcc5 	bl	8000fa8 <get_blocksize>
 800061e:	6338      	str	r0, [r7, #48]	; 0x30

  s_ref = init_nco(250. / 1000., 0);
 8000620:	eddf 0a59 	vldr	s1, [pc, #356]	; 8000788 <main+0x198>
 8000624:	eeb5 0a00 	vmov.f32	s0, #80	; 0x3e800000  0.250
 8000628:	f000 fc36 	bl	8000e98 <init_nco>
 800062c:	62f8      	str	r0, [r7, #44]	; 0x2c
  s_2 = init_nco(249. / 4000., 0);
 800062e:	eddf 0a56 	vldr	s1, [pc, #344]	; 8000788 <main+0x198>
 8000632:	ed9f 0a56 	vldr	s0, [pc, #344]	; 800078c <main+0x19c>
 8000636:	f000 fc2f 	bl	8000e98 <init_nco>
 800063a:	62b8      	str	r0, [r7, #40]	; 0x28

  sin_buffer = calloc(blocksize, sizeof(float));
 800063c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800063e:	2104      	movs	r1, #4
 8000640:	4618      	mov	r0, r3
 8000642:	f009 fb4f 	bl	8009ce4 <calloc>
 8000646:	4603      	mov	r3, r0
 8000648:	627b      	str	r3, [r7, #36]	; 0x24
  sin2_buffer = calloc(blocksize, sizeof(float));
 800064a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800064c:	2104      	movs	r1, #4
 800064e:	4618      	mov	r0, r3
 8000650:	f009 fb48 	bl	8009ce4 <calloc>
 8000654:	4603      	mov	r3, r0
 8000656:	623b      	str	r3, [r7, #32]
  dac_test = calloc(blocksize, sizeof(uint16_t));
 8000658:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800065a:	2102      	movs	r1, #2
 800065c:	4618      	mov	r0, r3
 800065e:	f009 fb41 	bl	8009ce4 <calloc>
 8000662:	4603      	mov	r3, r0
 8000664:	461a      	mov	r2, r3
 8000666:	4b4a      	ldr	r3, [pc, #296]	; (8000790 <main+0x1a0>)
 8000668:	601a      	str	r2, [r3, #0]
  adc_float = calloc(blocksize, sizeof(float));
 800066a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800066c:	2104      	movs	r1, #4
 800066e:	4618      	mov	r0, r3
 8000670:	f009 fb38 	bl	8009ce4 <calloc>
 8000674:	4603      	mov	r3, r0
 8000676:	61fb      	str	r3, [r7, #28]
  mixed_out = calloc(blocksize, sizeof(float));
 8000678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800067a:	2104      	movs	r1, #4
 800067c:	4618      	mov	r0, r3
 800067e:	f009 fb31 	bl	8009ce4 <calloc>
 8000682:	4603      	mov	r3, r0
 8000684:	61bb      	str	r3, [r7, #24]
  fir_out = calloc(blocksize, sizeof(float));
 8000686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000688:	2104      	movs	r1, #4
 800068a:	4618      	mov	r0, r3
 800068c:	f009 fb2a 	bl	8009ce4 <calloc>
 8000690:	4603      	mov	r3, r0
 8000692:	617b      	str	r3, [r7, #20]

  fir_state = malloc(sizeof(float)*(blocksize+fir_coefs_len-1));
 8000694:	227a      	movs	r2, #122	; 0x7a
 8000696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000698:	4413      	add	r3, r2
 800069a:	3b01      	subs	r3, #1
 800069c:	009b      	lsls	r3, r3, #2
 800069e:	4618      	mov	r0, r3
 80006a0:	f009 fb66 	bl	8009d70 <malloc>
 80006a4:	4603      	mov	r3, r0
 80006a6:	613b      	str	r3, [r7, #16]

  adc_buff = (uint16_t *) malloc(sizeof(uint16_t)*blocksize*2);
 80006a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80006aa:	009b      	lsls	r3, r3, #2
 80006ac:	4618      	mov	r0, r3
 80006ae:	f009 fb5f 	bl	8009d70 <malloc>
 80006b2:	4603      	mov	r3, r0
 80006b4:	461a      	mov	r2, r3
 80006b6:	4b37      	ldr	r3, [pc, #220]	; (8000794 <main+0x1a4>)
 80006b8:	601a      	str	r2, [r3, #0]
  dac_buff = (uint16_t *) malloc(sizeof(uint16_t)*blocksize*2);
 80006ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80006bc:	009b      	lsls	r3, r3, #2
 80006be:	4618      	mov	r0, r3
 80006c0:	f009 fb56 	bl	8009d70 <malloc>
 80006c4:	4603      	mov	r3, r0
 80006c6:	461a      	mov	r2, r3
 80006c8:	4b33      	ldr	r3, [pc, #204]	; (8000798 <main+0x1a8>)
 80006ca:	601a      	str	r2, [r3, #0]

  if ((adc_buff == NULL) || (dac_buff == NULL)) {
 80006cc:	4b31      	ldr	r3, [pc, #196]	; (8000794 <main+0x1a4>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d003      	beq.n	80006dc <main+0xec>
 80006d4:	4b30      	ldr	r3, [pc, #192]	; (8000798 <main+0x1a8>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d105      	bne.n	80006e8 <main+0xf8>
	  printf("Failed to allocate memory for arrays\n");
 80006dc:	482f      	ldr	r0, [pc, #188]	; (800079c <main+0x1ac>)
 80006de:	f009 fc69 	bl	8009fb4 <puts>
	  exit(EXIT_FAILURE);
 80006e2:	2001      	movs	r0, #1
 80006e4:	f009 fb0c 	bl	8009d00 <exit>
  }

  /* Start ADC with DMA */
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buff, 2*blocksize);
 80006e8:	4b2a      	ldr	r3, [pc, #168]	; (8000794 <main+0x1a4>)
 80006ea:	6819      	ldr	r1, [r3, #0]
 80006ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80006ee:	005b      	lsls	r3, r3, #1
 80006f0:	461a      	mov	r2, r3
 80006f2:	482b      	ldr	r0, [pc, #172]	; (80007a0 <main+0x1b0>)
 80006f4:	f001 fc54 	bl	8001fa0 <HAL_ADC_Start_DMA>

  /* Start TIM6 and DAC with DMA */
  HAL_TIM_Base_Start(&htim6);
 80006f8:	482a      	ldr	r0, [pc, #168]	; (80007a4 <main+0x1b4>)
 80006fa:	f008 f80d 	bl	8008718 <HAL_TIM_Base_Start>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 80006fe:	2100      	movs	r1, #0
 8000700:	4829      	ldr	r0, [pc, #164]	; (80007a8 <main+0x1b8>)
 8000702:	f002 fb6a 	bl	8002dda <HAL_DAC_Start>

  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)dac_buff, 2*blocksize, DAC_ALIGN_12B_R);
 8000706:	4b24      	ldr	r3, [pc, #144]	; (8000798 <main+0x1a8>)
 8000708:	681a      	ldr	r2, [r3, #0]
 800070a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800070c:	005b      	lsls	r3, r3, #1
 800070e:	4619      	mov	r1, r3
 8000710:	2300      	movs	r3, #0
 8000712:	9300      	str	r3, [sp, #0]
 8000714:	460b      	mov	r3, r1
 8000716:	2100      	movs	r1, #0
 8000718:	4823      	ldr	r0, [pc, #140]	; (80007a8 <main+0x1b8>)
 800071a:	f002 fbb1 	bl	8002e80 <HAL_DAC_Start_DMA>

  arm_fir_init_f32(&fir_struct, fir_coefs_len, fir_coefs, fir_state, blocksize);
 800071e:	237a      	movs	r3, #122	; 0x7a
 8000720:	b299      	uxth	r1, r3
 8000722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000724:	1d38      	adds	r0, r7, #4
 8000726:	9300      	str	r3, [sp, #0]
 8000728:	693b      	ldr	r3, [r7, #16]
 800072a:	4a20      	ldr	r2, [pc, #128]	; (80007ac <main+0x1bc>)
 800072c:	f009 fac8 	bl	8009cc0 <arm_fir_init_f32>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  i = 0;
 8000730:	2300      	movs	r3, #0
 8000732:	637b      	str	r3, [r7, #52]	; 0x34
//  set_dac_buff(sin_buffer);
  while (1)
  {


	nco_get_samples(s_ref, sin_buffer, blocksize);
 8000734:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000736:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000738:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800073a:	f000 fbf5 	bl	8000f28 <nco_get_samples>
//	nco_get_samples(s_2, sin2_buffer, blocksize);

//	HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
	get_adc_buff(adc_float);
 800073e:	69f8      	ldr	r0, [r7, #28]
 8000740:	f000 fc3e 	bl	8000fc0 <get_adc_buff>
	/* Mix the ADC input with the generated sine wave at 250kHz */
	for (i = 0; i < blocksize; i++) {
 8000744:	2300      	movs	r3, #0
 8000746:	637b      	str	r3, [r7, #52]	; 0x34
 8000748:	e016      	b.n	8000778 <main+0x188>
		mixed_out[i] = sin_buffer[i] * adc_float[i];
 800074a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800074c:	009b      	lsls	r3, r3, #2
 800074e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000750:	4413      	add	r3, r2
 8000752:	ed93 7a00 	vldr	s14, [r3]
 8000756:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000758:	009b      	lsls	r3, r3, #2
 800075a:	69fa      	ldr	r2, [r7, #28]
 800075c:	4413      	add	r3, r2
 800075e:	edd3 7a00 	vldr	s15, [r3]
 8000762:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000764:	009b      	lsls	r3, r3, #2
 8000766:	69ba      	ldr	r2, [r7, #24]
 8000768:	4413      	add	r3, r2
 800076a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800076e:	edc3 7a00 	vstr	s15, [r3]
	for (i = 0; i < blocksize; i++) {
 8000772:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000774:	3301      	adds	r3, #1
 8000776:	637b      	str	r3, [r7, #52]	; 0x34
 8000778:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800077a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800077c:	429a      	cmp	r2, r3
 800077e:	dbe4      	blt.n	800074a <main+0x15a>
	/* Filter the mixed output with the filter coefficients*/
//	arm_fir_f32(&fir_struct, mixed_out, fir_out, blocksize);


	/* Output result to DAC */
	set_dac_buff(sin_buffer);
 8000780:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000782:	f000 fc81 	bl	8001088 <set_dac_buff>
	nco_get_samples(s_ref, sin_buffer, blocksize);
 8000786:	e7d5      	b.n	8000734 <main+0x144>
 8000788:	00000000 	.word	0x00000000
 800078c:	3d7ef9db 	.word	0x3d7ef9db
 8000790:	24000094 	.word	0x24000094
 8000794:	2400009c 	.word	0x2400009c
 8000798:	240000a0 	.word	0x240000a0
 800079c:	0800a694 	.word	0x0800a694
 80007a0:	240001d0 	.word	0x240001d0
 80007a4:	240002ac 	.word	0x240002ac
 80007a8:	240000b8 	.word	0x240000b8
 80007ac:	0800a6ec 	.word	0x0800a6ec

080007b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b0ca      	sub	sp, #296	; 0x128
 80007b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007b6:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80007ba:	224c      	movs	r2, #76	; 0x4c
 80007bc:	2100      	movs	r1, #0
 80007be:	4618      	mov	r0, r3
 80007c0:	f009 fade 	bl	8009d80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007c4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80007c8:	2220      	movs	r2, #32
 80007ca:	2100      	movs	r1, #0
 80007cc:	4618      	mov	r0, r3
 80007ce:	f009 fad7 	bl	8009d80 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007d2:	1d3b      	adds	r3, r7, #4
 80007d4:	4618      	mov	r0, r3
 80007d6:	23b8      	movs	r3, #184	; 0xb8
 80007d8:	461a      	mov	r2, r3
 80007da:	2100      	movs	r1, #0
 80007dc:	f009 fad0 	bl	8009d80 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80007e0:	2004      	movs	r0, #4
 80007e2:	f005 f943 	bl	8005a6c <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80007e6:	463b      	mov	r3, r7
 80007e8:	2200      	movs	r2, #0
 80007ea:	601a      	str	r2, [r3, #0]
 80007ec:	4b55      	ldr	r3, [pc, #340]	; (8000944 <SystemClock_Config+0x194>)
 80007ee:	699b      	ldr	r3, [r3, #24]
 80007f0:	4a54      	ldr	r2, [pc, #336]	; (8000944 <SystemClock_Config+0x194>)
 80007f2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80007f6:	6193      	str	r3, [r2, #24]
 80007f8:	4b52      	ldr	r3, [pc, #328]	; (8000944 <SystemClock_Config+0x194>)
 80007fa:	699b      	ldr	r3, [r3, #24]
 80007fc:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 8000800:	463b      	mov	r3, r7
 8000802:	601a      	str	r2, [r3, #0]
 8000804:	463b      	mov	r3, r7
 8000806:	681b      	ldr	r3, [r3, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000808:	bf00      	nop
 800080a:	4b4e      	ldr	r3, [pc, #312]	; (8000944 <SystemClock_Config+0x194>)
 800080c:	699b      	ldr	r3, [r3, #24]
 800080e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000812:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000816:	d1f8      	bne.n	800080a <SystemClock_Config+0x5a>
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8000818:	4b4b      	ldr	r3, [pc, #300]	; (8000948 <SystemClock_Config+0x198>)
 800081a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800081c:	f023 0303 	bic.w	r3, r3, #3
 8000820:	4a49      	ldr	r2, [pc, #292]	; (8000948 <SystemClock_Config+0x198>)
 8000822:	f043 0302 	orr.w	r3, r3, #2
 8000826:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_LSI
 8000828:	2329      	movs	r3, #41	; 0x29
 800082a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800082e:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000832:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000836:	2301      	movs	r3, #1
 8000838:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800083c:	2301      	movs	r3, #1
 800083e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000842:	2302      	movs	r3, #2
 8000844:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000848:	2302      	movs	r3, #2
 800084a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
  RCC_OscInitStruct.PLL.PLLM = 1;
 800084e:	2301      	movs	r3, #1
 8000850:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
  RCC_OscInitStruct.PLL.PLLN = 24;
 8000854:	2318      	movs	r3, #24
 8000856:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  RCC_OscInitStruct.PLL.PLLP = 2;
 800085a:	2302      	movs	r3, #2
 800085c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000860:	2304      	movs	r3, #4
 8000862:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000866:	2302      	movs	r3, #2
 8000868:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800086c:	230c      	movs	r3, #12
 800086e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000872:	2300      	movs	r3, #0
 8000874:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000878:	2300      	movs	r3, #0
 800087a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800087e:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000882:	4618      	mov	r0, r3
 8000884:	f005 f94c 	bl	8005b20 <HAL_RCC_OscConfig>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 800088e:	f000 faf9 	bl	8000e84 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000892:	233f      	movs	r3, #63	; 0x3f
 8000894:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000898:	2303      	movs	r3, #3
 800089a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800089e:	2300      	movs	r3, #0
 80008a0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80008a4:	2300      	movs	r3, #0
 80008a6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80008aa:	2300      	movs	r3, #0
 80008ac:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80008b0:	2300      	movs	r3, #0
 80008b2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80008b6:	2300      	movs	r3, #0
 80008b8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80008bc:	2300      	movs	r3, #0
 80008be:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80008c2:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80008c6:	2102      	movs	r1, #2
 80008c8:	4618      	mov	r0, r3
 80008ca:	f005 fd11 	bl	80062f0 <HAL_RCC_ClockConfig>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <SystemClock_Config+0x128>
  {
    Error_Handler();
 80008d4:	f000 fad6 	bl	8000e84 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_ADC
 80008d8:	1d3b      	adds	r3, r7, #4
 80008da:	4a1c      	ldr	r2, [pc, #112]	; (800094c <SystemClock_Config+0x19c>)
 80008dc:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_USB;
  PeriphClkInitStruct.PLL2.PLL2M = 1;
 80008de:	1d3b      	adds	r3, r7, #4
 80008e0:	2201      	movs	r2, #1
 80008e2:	605a      	str	r2, [r3, #4]
  PeriphClkInitStruct.PLL2.PLL2N = 16;
 80008e4:	1d3b      	adds	r3, r7, #4
 80008e6:	2210      	movs	r2, #16
 80008e8:	609a      	str	r2, [r3, #8]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 80008ea:	1d3b      	adds	r3, r7, #4
 80008ec:	2202      	movs	r2, #2
 80008ee:	60da      	str	r2, [r3, #12]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80008f0:	1d3b      	adds	r3, r7, #4
 80008f2:	2202      	movs	r2, #2
 80008f4:	611a      	str	r2, [r3, #16]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 80008f6:	1d3b      	adds	r3, r7, #4
 80008f8:	2202      	movs	r2, #2
 80008fa:	615a      	str	r2, [r3, #20]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80008fc:	1d3b      	adds	r3, r7, #4
 80008fe:	22c0      	movs	r2, #192	; 0xc0
 8000900:	619a      	str	r2, [r3, #24]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000902:	1d3b      	adds	r3, r7, #4
 8000904:	2200      	movs	r2, #0
 8000906:	61da      	str	r2, [r3, #28]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000908:	1d3b      	adds	r3, r7, #4
 800090a:	2200      	movs	r2, #0
 800090c:	621a      	str	r2, [r3, #32]
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800090e:	1d3b      	adds	r3, r7, #4
 8000910:	2200      	movs	r2, #0
 8000912:	67da      	str	r2, [r3, #124]	; 0x7c
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8000914:	1d3b      	adds	r3, r7, #4
 8000916:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 800091a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800091e:	1d3b      	adds	r3, r7, #4
 8000920:	2200      	movs	r2, #0
 8000922:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000926:	1d3b      	adds	r3, r7, #4
 8000928:	4618      	mov	r0, r3
 800092a:	f006 f865 	bl	80069f8 <HAL_RCCEx_PeriphCLKConfig>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d001      	beq.n	8000938 <SystemClock_Config+0x188>
  {
    Error_Handler();
 8000934:	f000 faa6 	bl	8000e84 <Error_Handler>
  }
}
 8000938:	bf00      	nop
 800093a:	f507 7794 	add.w	r7, r7, #296	; 0x128
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	58024800 	.word	0x58024800
 8000948:	58024400 	.word	0x58024400
 800094c:	000c0002 	.word	0x000c0002

08000950 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b08a      	sub	sp, #40	; 0x28
 8000954:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000956:	f107 031c 	add.w	r3, r7, #28
 800095a:	2200      	movs	r2, #0
 800095c:	601a      	str	r2, [r3, #0]
 800095e:	605a      	str	r2, [r3, #4]
 8000960:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000962:	463b      	mov	r3, r7
 8000964:	2200      	movs	r2, #0
 8000966:	601a      	str	r2, [r3, #0]
 8000968:	605a      	str	r2, [r3, #4]
 800096a:	609a      	str	r2, [r3, #8]
 800096c:	60da      	str	r2, [r3, #12]
 800096e:	611a      	str	r2, [r3, #16]
 8000970:	615a      	str	r2, [r3, #20]
 8000972:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000974:	4b31      	ldr	r3, [pc, #196]	; (8000a3c <MX_ADC1_Init+0xec>)
 8000976:	4a32      	ldr	r2, [pc, #200]	; (8000a40 <MX_ADC1_Init+0xf0>)
 8000978:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800097a:	4b30      	ldr	r3, [pc, #192]	; (8000a3c <MX_ADC1_Init+0xec>)
 800097c:	2200      	movs	r2, #0
 800097e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000980:	4b2e      	ldr	r3, [pc, #184]	; (8000a3c <MX_ADC1_Init+0xec>)
 8000982:	2208      	movs	r2, #8
 8000984:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000986:	4b2d      	ldr	r3, [pc, #180]	; (8000a3c <MX_ADC1_Init+0xec>)
 8000988:	2200      	movs	r2, #0
 800098a:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800098c:	4b2b      	ldr	r3, [pc, #172]	; (8000a3c <MX_ADC1_Init+0xec>)
 800098e:	2204      	movs	r2, #4
 8000990:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000992:	4b2a      	ldr	r3, [pc, #168]	; (8000a3c <MX_ADC1_Init+0xec>)
 8000994:	2200      	movs	r2, #0
 8000996:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000998:	4b28      	ldr	r3, [pc, #160]	; (8000a3c <MX_ADC1_Init+0xec>)
 800099a:	2200      	movs	r2, #0
 800099c:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 800099e:	4b27      	ldr	r3, [pc, #156]	; (8000a3c <MX_ADC1_Init+0xec>)
 80009a0:	2201      	movs	r2, #1
 80009a2:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80009a4:	4b25      	ldr	r3, [pc, #148]	; (8000a3c <MX_ADC1_Init+0xec>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 80009aa:	4b24      	ldr	r3, [pc, #144]	; (8000a3c <MX_ADC1_Init+0xec>)
 80009ac:	f44f 62b4 	mov.w	r2, #1440	; 0x5a0
 80009b0:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80009b2:	4b22      	ldr	r3, [pc, #136]	; (8000a3c <MX_ADC1_Init+0xec>)
 80009b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80009b8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 80009ba:	4b20      	ldr	r3, [pc, #128]	; (8000a3c <MX_ADC1_Init+0xec>)
 80009bc:	2203      	movs	r2, #3
 80009be:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80009c0:	4b1e      	ldr	r3, [pc, #120]	; (8000a3c <MX_ADC1_Init+0xec>)
 80009c2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80009c6:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80009c8:	4b1c      	ldr	r3, [pc, #112]	; (8000a3c <MX_ADC1_Init+0xec>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80009ce:	4b1b      	ldr	r3, [pc, #108]	; (8000a3c <MX_ADC1_Init+0xec>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80009d6:	4819      	ldr	r0, [pc, #100]	; (8000a3c <MX_ADC1_Init+0xec>)
 80009d8:	f001 f988 	bl	8001cec <HAL_ADC_Init>
 80009dc:	4603      	mov	r3, r0
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d001      	beq.n	80009e6 <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 80009e2:	f000 fa4f 	bl	8000e84 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80009e6:	2300      	movs	r3, #0
 80009e8:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80009ea:	f107 031c 	add.w	r3, r7, #28
 80009ee:	4619      	mov	r1, r3
 80009f0:	4812      	ldr	r0, [pc, #72]	; (8000a3c <MX_ADC1_Init+0xec>)
 80009f2:	f002 f829 	bl	8002a48 <HAL_ADCEx_MultiModeConfigChannel>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d001      	beq.n	8000a00 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 80009fc:	f000 fa42 	bl	8000e84 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000a00:	4b10      	ldr	r3, [pc, #64]	; (8000a44 <MX_ADC1_Init+0xf4>)
 8000a02:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a04:	2306      	movs	r3, #6
 8000a06:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000a0c:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000a10:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000a12:	2304      	movs	r3, #4
 8000a14:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000a16:	2300      	movs	r3, #0
 8000a18:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a1e:	463b      	mov	r3, r7
 8000a20:	4619      	mov	r1, r3
 8000a22:	4806      	ldr	r0, [pc, #24]	; (8000a3c <MX_ADC1_Init+0xec>)
 8000a24:	f001 fb7a 	bl	800211c <HAL_ADC_ConfigChannel>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d001      	beq.n	8000a32 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000a2e:	f000 fa29 	bl	8000e84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a32:	bf00      	nop
 8000a34:	3728      	adds	r7, #40	; 0x28
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	240001d0 	.word	0x240001d0
 8000a40:	40022000 	.word	0x40022000
 8000a44:	14f00020 	.word	0x14f00020

08000a48 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b08a      	sub	sp, #40	; 0x28
 8000a4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000a4e:	1d3b      	adds	r3, r7, #4
 8000a50:	2224      	movs	r2, #36	; 0x24
 8000a52:	2100      	movs	r1, #0
 8000a54:	4618      	mov	r0, r3
 8000a56:	f009 f993 	bl	8009d80 <memset>
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000a5a:	4b12      	ldr	r3, [pc, #72]	; (8000aa4 <MX_DAC1_Init+0x5c>)
 8000a5c:	4a12      	ldr	r2, [pc, #72]	; (8000aa8 <MX_DAC1_Init+0x60>)
 8000a5e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000a60:	4810      	ldr	r0, [pc, #64]	; (8000aa4 <MX_DAC1_Init+0x5c>)
 8000a62:	f002 f998 	bl	8002d96 <HAL_DAC_Init>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d001      	beq.n	8000a70 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000a6c:	f000 fa0a 	bl	8000e84 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000a70:	2300      	movs	r3, #0
 8000a72:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8000a74:	2316      	movs	r3, #22
 8000a76:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000a7c:	2301      	movs	r3, #1
 8000a7e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000a80:	2300      	movs	r3, #0
 8000a82:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000a84:	1d3b      	adds	r3, r7, #4
 8000a86:	2200      	movs	r2, #0
 8000a88:	4619      	mov	r1, r3
 8000a8a:	4806      	ldr	r0, [pc, #24]	; (8000aa4 <MX_DAC1_Init+0x5c>)
 8000a8c:	f002 fad4 	bl	8003038 <HAL_DAC_ConfigChannel>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d001      	beq.n	8000a9a <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8000a96:	f000 f9f5 	bl	8000e84 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000a9a:	bf00      	nop
 8000a9c:	3728      	adds	r7, #40	; 0x28
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	240000b8 	.word	0x240000b8
 8000aa8:	40007400 	.word	0x40007400

08000aac <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b084      	sub	sp, #16
 8000ab0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ab2:	1d3b      	adds	r3, r7, #4
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	601a      	str	r2, [r3, #0]
 8000ab8:	605a      	str	r2, [r3, #4]
 8000aba:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000abc:	4b14      	ldr	r3, [pc, #80]	; (8000b10 <MX_TIM6_Init+0x64>)
 8000abe:	4a15      	ldr	r2, [pc, #84]	; (8000b14 <MX_TIM6_Init+0x68>)
 8000ac0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8000ac2:	4b13      	ldr	r3, [pc, #76]	; (8000b10 <MX_TIM6_Init+0x64>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ac8:	4b11      	ldr	r3, [pc, #68]	; (8000b10 <MX_TIM6_Init+0x64>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 96;
 8000ace:	4b10      	ldr	r3, [pc, #64]	; (8000b10 <MX_TIM6_Init+0x64>)
 8000ad0:	2260      	movs	r2, #96	; 0x60
 8000ad2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000ad4:	4b0e      	ldr	r3, [pc, #56]	; (8000b10 <MX_TIM6_Init+0x64>)
 8000ad6:	2280      	movs	r2, #128	; 0x80
 8000ad8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000ada:	480d      	ldr	r0, [pc, #52]	; (8000b10 <MX_TIM6_Init+0x64>)
 8000adc:	f007 fdc4 	bl	8008668 <HAL_TIM_Base_Init>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d001      	beq.n	8000aea <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8000ae6:	f000 f9cd 	bl	8000e84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000aea:	2320      	movs	r3, #32
 8000aec:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000aee:	2300      	movs	r3, #0
 8000af0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000af2:	1d3b      	adds	r3, r7, #4
 8000af4:	4619      	mov	r1, r3
 8000af6:	4806      	ldr	r0, [pc, #24]	; (8000b10 <MX_TIM6_Init+0x64>)
 8000af8:	f007 fed6 	bl	80088a8 <HAL_TIMEx_MasterConfigSynchronization>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d001      	beq.n	8000b06 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8000b02:	f000 f9bf 	bl	8000e84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000b06:	bf00      	nop
 8000b08:	3710      	adds	r7, #16
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	240002ac 	.word	0x240002ac
 8000b14:	40001000 	.word	0x40001000

08000b18 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b1c:	4b22      	ldr	r3, [pc, #136]	; (8000ba8 <MX_USART3_UART_Init+0x90>)
 8000b1e:	4a23      	ldr	r2, [pc, #140]	; (8000bac <MX_USART3_UART_Init+0x94>)
 8000b20:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b22:	4b21      	ldr	r3, [pc, #132]	; (8000ba8 <MX_USART3_UART_Init+0x90>)
 8000b24:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b28:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b2a:	4b1f      	ldr	r3, [pc, #124]	; (8000ba8 <MX_USART3_UART_Init+0x90>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b30:	4b1d      	ldr	r3, [pc, #116]	; (8000ba8 <MX_USART3_UART_Init+0x90>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b36:	4b1c      	ldr	r3, [pc, #112]	; (8000ba8 <MX_USART3_UART_Init+0x90>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b3c:	4b1a      	ldr	r3, [pc, #104]	; (8000ba8 <MX_USART3_UART_Init+0x90>)
 8000b3e:	220c      	movs	r2, #12
 8000b40:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b42:	4b19      	ldr	r3, [pc, #100]	; (8000ba8 <MX_USART3_UART_Init+0x90>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b48:	4b17      	ldr	r3, [pc, #92]	; (8000ba8 <MX_USART3_UART_Init+0x90>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b4e:	4b16      	ldr	r3, [pc, #88]	; (8000ba8 <MX_USART3_UART_Init+0x90>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b54:	4b14      	ldr	r3, [pc, #80]	; (8000ba8 <MX_USART3_UART_Init+0x90>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b5a:	4b13      	ldr	r3, [pc, #76]	; (8000ba8 <MX_USART3_UART_Init+0x90>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b60:	4811      	ldr	r0, [pc, #68]	; (8000ba8 <MX_USART3_UART_Init+0x90>)
 8000b62:	f007 ff29 	bl	80089b8 <HAL_UART_Init>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d001      	beq.n	8000b70 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000b6c:	f000 f98a 	bl	8000e84 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b70:	2100      	movs	r1, #0
 8000b72:	480d      	ldr	r0, [pc, #52]	; (8000ba8 <MX_USART3_UART_Init+0x90>)
 8000b74:	f008 ffbf 	bl	8009af6 <HAL_UARTEx_SetTxFifoThreshold>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000b7e:	f000 f981 	bl	8000e84 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b82:	2100      	movs	r1, #0
 8000b84:	4808      	ldr	r0, [pc, #32]	; (8000ba8 <MX_USART3_UART_Init+0x90>)
 8000b86:	f008 fff4 	bl	8009b72 <HAL_UARTEx_SetRxFifoThreshold>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d001      	beq.n	8000b94 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000b90:	f000 f978 	bl	8000e84 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000b94:	4804      	ldr	r0, [pc, #16]	; (8000ba8 <MX_USART3_UART_Init+0x90>)
 8000b96:	f008 ff75 	bl	8009a84 <HAL_UARTEx_DisableFifoMode>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d001      	beq.n	8000ba4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000ba0:	f000 f970 	bl	8000e84 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000ba4:	bf00      	nop
 8000ba6:	bd80      	pop	{r7, pc}
 8000ba8:	240000cc 	.word	0x240000cc
 8000bac:	40004800 	.word	0x40004800

08000bb0 <MX_USB_OTG_HS_USB_Init>:
  * @brief USB_OTG_HS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_HS_USB_Init(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 1 */
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 8000bb4:	bf00      	nop
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbc:	4770      	bx	lr
	...

08000bc0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000bc6:	4b19      	ldr	r3, [pc, #100]	; (8000c2c <MX_DMA_Init+0x6c>)
 8000bc8:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000bcc:	4a17      	ldr	r2, [pc, #92]	; (8000c2c <MX_DMA_Init+0x6c>)
 8000bce:	f043 0301 	orr.w	r3, r3, #1
 8000bd2:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
 8000bd6:	4b15      	ldr	r3, [pc, #84]	; (8000c2c <MX_DMA_Init+0x6c>)
 8000bd8:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000bdc:	f003 0301 	and.w	r3, r3, #1
 8000be0:	607b      	str	r3, [r7, #4]
 8000be2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000be4:	4b11      	ldr	r3, [pc, #68]	; (8000c2c <MX_DMA_Init+0x6c>)
 8000be6:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000bea:	4a10      	ldr	r2, [pc, #64]	; (8000c2c <MX_DMA_Init+0x6c>)
 8000bec:	f043 0302 	orr.w	r3, r3, #2
 8000bf0:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
 8000bf4:	4b0d      	ldr	r3, [pc, #52]	; (8000c2c <MX_DMA_Init+0x6c>)
 8000bf6:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000bfa:	f003 0302 	and.w	r3, r3, #2
 8000bfe:	603b      	str	r3, [r7, #0]
 8000c00:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000c02:	2200      	movs	r2, #0
 8000c04:	2100      	movs	r1, #0
 8000c06:	200b      	movs	r0, #11
 8000c08:	f002 f891 	bl	8002d2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000c0c:	200b      	movs	r0, #11
 8000c0e:	f002 f8a8 	bl	8002d62 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000c12:	2200      	movs	r2, #0
 8000c14:	2100      	movs	r1, #0
 8000c16:	2038      	movs	r0, #56	; 0x38
 8000c18:	f002 f889 	bl	8002d2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000c1c:	2038      	movs	r0, #56	; 0x38
 8000c1e:	f002 f8a0 	bl	8002d62 <HAL_NVIC_EnableIRQ>

}
 8000c22:	bf00      	nop
 8000c24:	3708      	adds	r7, #8
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	58024400 	.word	0x58024400

08000c30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b08e      	sub	sp, #56	; 0x38
 8000c34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	601a      	str	r2, [r3, #0]
 8000c3e:	605a      	str	r2, [r3, #4]
 8000c40:	609a      	str	r2, [r3, #8]
 8000c42:	60da      	str	r2, [r3, #12]
 8000c44:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c46:	4b87      	ldr	r3, [pc, #540]	; (8000e64 <MX_GPIO_Init+0x234>)
 8000c48:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000c4c:	4a85      	ldr	r2, [pc, #532]	; (8000e64 <MX_GPIO_Init+0x234>)
 8000c4e:	f043 0304 	orr.w	r3, r3, #4
 8000c52:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000c56:	4b83      	ldr	r3, [pc, #524]	; (8000e64 <MX_GPIO_Init+0x234>)
 8000c58:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000c5c:	f003 0304 	and.w	r3, r3, #4
 8000c60:	623b      	str	r3, [r7, #32]
 8000c62:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c64:	4b7f      	ldr	r3, [pc, #508]	; (8000e64 <MX_GPIO_Init+0x234>)
 8000c66:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000c6a:	4a7e      	ldr	r2, [pc, #504]	; (8000e64 <MX_GPIO_Init+0x234>)
 8000c6c:	f043 0320 	orr.w	r3, r3, #32
 8000c70:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000c74:	4b7b      	ldr	r3, [pc, #492]	; (8000e64 <MX_GPIO_Init+0x234>)
 8000c76:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000c7a:	f003 0320 	and.w	r3, r3, #32
 8000c7e:	61fb      	str	r3, [r7, #28]
 8000c80:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c82:	4b78      	ldr	r3, [pc, #480]	; (8000e64 <MX_GPIO_Init+0x234>)
 8000c84:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000c88:	4a76      	ldr	r2, [pc, #472]	; (8000e64 <MX_GPIO_Init+0x234>)
 8000c8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c8e:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000c92:	4b74      	ldr	r3, [pc, #464]	; (8000e64 <MX_GPIO_Init+0x234>)
 8000c94:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000c98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c9c:	61bb      	str	r3, [r7, #24]
 8000c9e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ca0:	4b70      	ldr	r3, [pc, #448]	; (8000e64 <MX_GPIO_Init+0x234>)
 8000ca2:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000ca6:	4a6f      	ldr	r2, [pc, #444]	; (8000e64 <MX_GPIO_Init+0x234>)
 8000ca8:	f043 0301 	orr.w	r3, r3, #1
 8000cac:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000cb0:	4b6c      	ldr	r3, [pc, #432]	; (8000e64 <MX_GPIO_Init+0x234>)
 8000cb2:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000cb6:	f003 0301 	and.w	r3, r3, #1
 8000cba:	617b      	str	r3, [r7, #20]
 8000cbc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cbe:	4b69      	ldr	r3, [pc, #420]	; (8000e64 <MX_GPIO_Init+0x234>)
 8000cc0:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000cc4:	4a67      	ldr	r2, [pc, #412]	; (8000e64 <MX_GPIO_Init+0x234>)
 8000cc6:	f043 0302 	orr.w	r3, r3, #2
 8000cca:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000cce:	4b65      	ldr	r3, [pc, #404]	; (8000e64 <MX_GPIO_Init+0x234>)
 8000cd0:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000cd4:	f003 0302 	and.w	r3, r3, #2
 8000cd8:	613b      	str	r3, [r7, #16]
 8000cda:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cdc:	4b61      	ldr	r3, [pc, #388]	; (8000e64 <MX_GPIO_Init+0x234>)
 8000cde:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000ce2:	4a60      	ldr	r2, [pc, #384]	; (8000e64 <MX_GPIO_Init+0x234>)
 8000ce4:	f043 0308 	orr.w	r3, r3, #8
 8000ce8:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000cec:	4b5d      	ldr	r3, [pc, #372]	; (8000e64 <MX_GPIO_Init+0x234>)
 8000cee:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000cf2:	f003 0308 	and.w	r3, r3, #8
 8000cf6:	60fb      	str	r3, [r7, #12]
 8000cf8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000cfa:	4b5a      	ldr	r3, [pc, #360]	; (8000e64 <MX_GPIO_Init+0x234>)
 8000cfc:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000d00:	4a58      	ldr	r2, [pc, #352]	; (8000e64 <MX_GPIO_Init+0x234>)
 8000d02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d06:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000d0a:	4b56      	ldr	r3, [pc, #344]	; (8000e64 <MX_GPIO_Init+0x234>)
 8000d0c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000d10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d14:	60bb      	str	r3, [r7, #8]
 8000d16:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d18:	4b52      	ldr	r3, [pc, #328]	; (8000e64 <MX_GPIO_Init+0x234>)
 8000d1a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000d1e:	4a51      	ldr	r2, [pc, #324]	; (8000e64 <MX_GPIO_Init+0x234>)
 8000d20:	f043 0310 	orr.w	r3, r3, #16
 8000d24:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000d28:	4b4e      	ldr	r3, [pc, #312]	; (8000e64 <MX_GPIO_Init+0x234>)
 8000d2a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000d2e:	f003 0310 	and.w	r3, r3, #16
 8000d32:	607b      	str	r3, [r7, #4]
 8000d34:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_FS_PWR_EN_GPIO_Port, USB_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8000d36:	2200      	movs	r2, #0
 8000d38:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d3c:	484a      	ldr	r0, [pc, #296]	; (8000e68 <MX_GPIO_Init+0x238>)
 8000d3e:	f004 fe61 	bl	8005a04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000d42:	2200      	movs	r2, #0
 8000d44:	f244 0101 	movw	r1, #16385	; 0x4001
 8000d48:	4848      	ldr	r0, [pc, #288]	; (8000e6c <MX_GPIO_Init+0x23c>)
 8000d4a:	f004 fe5b 	bl	8005a04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000d4e:	2200      	movs	r2, #0
 8000d50:	2102      	movs	r1, #2
 8000d52:	4847      	ldr	r0, [pc, #284]	; (8000e70 <MX_GPIO_Init+0x240>)
 8000d54:	f004 fe56 	bl	8005a04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d58:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d62:	2300      	movs	r3, #0
 8000d64:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	4841      	ldr	r0, [pc, #260]	; (8000e74 <MX_GPIO_Init+0x244>)
 8000d6e:	f004 fc99 	bl	80056a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin;
 8000d72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d76:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d78:	2301      	movs	r3, #1
 8000d7a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d80:	2300      	movs	r3, #0
 8000d82:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000d84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d88:	4619      	mov	r1, r3
 8000d8a:	4837      	ldr	r0, [pc, #220]	; (8000e68 <MX_GPIO_Init+0x238>)
 8000d8c:	f004 fc8a 	bl	80056a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000d90:	f244 0301 	movw	r3, #16385	; 0x4001
 8000d94:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d96:	2301      	movs	r3, #1
 8000d98:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000da2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000da6:	4619      	mov	r1, r3
 8000da8:	4830      	ldr	r0, [pc, #192]	; (8000e6c <MX_GPIO_Init+0x23c>)
 8000daa:	f004 fc7b 	bl	80056a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 8000dae:	2380      	movs	r3, #128	; 0x80
 8000db0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000db2:	4b31      	ldr	r3, [pc, #196]	; (8000e78 <MX_GPIO_Init+0x248>)
 8000db4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db6:	2300      	movs	r3, #0
 8000db8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000dba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	482e      	ldr	r0, [pc, #184]	; (8000e7c <MX_GPIO_Init+0x24c>)
 8000dc2:	f004 fc6f 	bl	80056a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_FS_VBUS_Pin;
 8000dc6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000dca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000dd4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dd8:	4619      	mov	r1, r3
 8000dda:	4829      	ldr	r0, [pc, #164]	; (8000e80 <MX_GPIO_Init+0x250>)
 8000ddc:	f004 fc62 	bl	80056a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_ID_Pin */
  GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 8000de0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000de4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de6:	2302      	movs	r3, #2
 8000de8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dea:	2300      	movs	r3, #0
 8000dec:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dee:	2300      	movs	r3, #0
 8000df0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8000df2:	230a      	movs	r3, #10
 8000df4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 8000df6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	4820      	ldr	r0, [pc, #128]	; (8000e80 <MX_GPIO_Init+0x250>)
 8000dfe:	f004 fc51 	bl	80056a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_FS_N_Pin USB_FS_P_Pin */
  GPIO_InitStruct.Pin = USB_FS_N_Pin|USB_FS_P_Pin;
 8000e02:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000e06:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e08:	2302      	movs	r3, #2
 8000e0a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e10:	2300      	movs	r3, #0
 8000e12:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e18:	4619      	mov	r1, r3
 8000e1a:	4819      	ldr	r0, [pc, #100]	; (8000e80 <MX_GPIO_Init+0x250>)
 8000e1c:	f004 fc42 	bl	80056a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e20:	23c0      	movs	r3, #192	; 0xc0
 8000e22:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e24:	2302      	movs	r3, #2
 8000e26:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000e30:	2307      	movs	r3, #7
 8000e32:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e38:	4619      	mov	r1, r3
 8000e3a:	480c      	ldr	r0, [pc, #48]	; (8000e6c <MX_GPIO_Init+0x23c>)
 8000e3c:	f004 fc32 	bl	80056a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000e40:	2302      	movs	r3, #2
 8000e42:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e44:	2301      	movs	r3, #1
 8000e46:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000e50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e54:	4619      	mov	r1, r3
 8000e56:	4806      	ldr	r0, [pc, #24]	; (8000e70 <MX_GPIO_Init+0x240>)
 8000e58:	f004 fc24 	bl	80056a4 <HAL_GPIO_Init>

}
 8000e5c:	bf00      	nop
 8000e5e:	3738      	adds	r7, #56	; 0x38
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	58024400 	.word	0x58024400
 8000e68:	58021400 	.word	0x58021400
 8000e6c:	58020400 	.word	0x58020400
 8000e70:	58021000 	.word	0x58021000
 8000e74:	58020800 	.word	0x58020800
 8000e78:	11110000 	.word	0x11110000
 8000e7c:	58021800 	.word	0x58021800
 8000e80:	58020000 	.word	0x58020000

08000e84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000e88:	bf00      	nop
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e90:	4770      	bx	lr
 8000e92:	0000      	movs	r0, r0
 8000e94:	0000      	movs	r0, r0
	...

08000e98 <init_nco>:
 * @returns pointer to an initialized structure of type #NCO_T which may
 * be used to get NCO samples.
 */

NCO_T *init_nco(  float f0,            //!< [in] Frequency in cycles per sample
                  float theta){        //!< [in] Offset angle in radians
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b084      	sub	sp, #16
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	ed87 0a01 	vstr	s0, [r7, #4]
 8000ea2:	edc7 0a00 	vstr	s1, [r7]

    //Allocate memory for s
    NCO_T *s = malloc(sizeof(NCO_T));
 8000ea6:	200c      	movs	r0, #12
 8000ea8:	f008 ff62 	bl	8009d70 <malloc>
 8000eac:	4603      	mov	r3, r0
 8000eae:	60fb      	str	r3, [r7, #12]
    if (s == NULL) {
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d105      	bne.n	8000ec2 <init_nco+0x2a>
        printf("Failed to allocate memory for s\n");
 8000eb6:	481a      	ldr	r0, [pc, #104]	; (8000f20 <init_nco+0x88>)
 8000eb8:	f009 f87c 	bl	8009fb4 <puts>
        exit(EXIT_FAILURE);
 8000ebc:	2001      	movs	r0, #1
 8000ebe:	f008 ff1f 	bl	8009d00 <exit>
    }

    //Initialize struct variables
    s->f0 = (int)(f0 * 2 * (1u << 31));
 8000ec2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ec6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000eca:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8000f24 <init_nco+0x8c>
 8000ece:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ed2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000ed6:	ee17 2a90 	vmov	r2, s15
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	601a      	str	r2, [r3, #0]
    s->theta = (int)((theta * 2 * (1u << 31))/(2.*PI));
 8000ede:	edd7 7a00 	vldr	s15, [r7]
 8000ee2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000ee6:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8000f24 <init_nco+0x8c>
 8000eea:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000eee:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000ef2:	ed9f 5b09 	vldr	d5, [pc, #36]	; 8000f18 <init_nco+0x80>
 8000ef6:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000efa:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000efe:	ee17 2a90 	vmov	r2, s15
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	605a      	str	r2, [r3, #4]
    s->acc = 0;
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	2200      	movs	r2, #0
 8000f0a:	609a      	str	r2, [r3, #8]

    //Return pointer to struct NCO_T
    return s;
 8000f0c:	68fb      	ldr	r3, [r7, #12]
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	3710      	adds	r7, #16
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	53c8d4f1 	.word	0x53c8d4f1
 8000f1c:	401921fb 	.word	0x401921fb
 8000f20:	0800a6bc 	.word	0x0800a6bc
 8000f24:	4f000000 	.word	0x4f000000

08000f28 <nco_get_samples>:
 * phase discontinuities from one call to the next.
 */

void nco_get_samples(NCO_T *s,         //!< [in,out] Pointer to NCO_T struct.
                     float *y,         //!< [out] Pointer to an array for storage of output samples.
                     int n_samples){   //!< [in] Number of NCO output samples to generate.
 8000f28:	b480      	push	{r7}
 8000f2a:	b089      	sub	sp, #36	; 0x24
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	60f8      	str	r0, [r7, #12]
 8000f30:	60b9      	str	r1, [r7, #8]
 8000f32:	607a      	str	r2, [r7, #4]
	unsigned int i;
	unsigned int kprime;
	unsigned int index;

	for (i = 0; i < n_samples; i++) {
 8000f34:	2300      	movs	r3, #0
 8000f36:	61fb      	str	r3, [r7, #28]
 8000f38:	e02a      	b.n	8000f90 <nco_get_samples+0x68>

        if ((i == 0) && (s->acc == 0)) {
 8000f3a:	69fb      	ldr	r3, [r7, #28]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d107      	bne.n	8000f50 <nco_get_samples+0x28>
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	689b      	ldr	r3, [r3, #8]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d103      	bne.n	8000f50 <nco_get_samples+0x28>
            s->acc = 0;
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	609a      	str	r2, [r3, #8]
 8000f4e:	e008      	b.n	8000f62 <nco_get_samples+0x3a>
        } else {
            // k1prime[n]
            s->acc += s->f0;
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	689b      	ldr	r3, [r3, #8]
 8000f54:	461a      	mov	r2, r3
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	4413      	add	r3, r2
 8000f5c:	461a      	mov	r2, r3
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	609a      	str	r2, [r3, #8]
        }
        //kprime[n]
        kprime = s->acc + s->theta;
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	689b      	ldr	r3, [r3, #8]
 8000f66:	461a      	mov	r2, r3
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	4413      	add	r3, r2
 8000f6e:	61bb      	str	r3, [r7, #24]

        index = kprime >> 23;
 8000f70:	69bb      	ldr	r3, [r7, #24]
 8000f72:	0ddb      	lsrs	r3, r3, #23
 8000f74:	617b      	str	r3, [r7, #20]
//        	y[i] = index;
//        }
//		y[i] = index;
//        y[i] = (int)((cosine[i / 2] * 2048)/2 + 2047);
//        y[i] = (unsigned int)((cosine[index] * 2048)/2 + 2047);
        y[i] = cosine[index];
 8000f76:	69fb      	ldr	r3, [r7, #28]
 8000f78:	009b      	lsls	r3, r3, #2
 8000f7a:	68ba      	ldr	r2, [r7, #8]
 8000f7c:	4413      	add	r3, r2
 8000f7e:	4909      	ldr	r1, [pc, #36]	; (8000fa4 <nco_get_samples+0x7c>)
 8000f80:	697a      	ldr	r2, [r7, #20]
 8000f82:	0092      	lsls	r2, r2, #2
 8000f84:	440a      	add	r2, r1
 8000f86:	6812      	ldr	r2, [r2, #0]
 8000f88:	601a      	str	r2, [r3, #0]
	for (i = 0; i < n_samples; i++) {
 8000f8a:	69fb      	ldr	r3, [r7, #28]
 8000f8c:	3301      	adds	r3, #1
 8000f8e:	61fb      	str	r3, [r7, #28]
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	69fa      	ldr	r2, [r7, #28]
 8000f94:	429a      	cmp	r2, r3
 8000f96:	d3d0      	bcc.n	8000f3a <nco_get_samples+0x12>
	}
}
 8000f98:	bf00      	nop
 8000f9a:	3724      	adds	r7, #36	; 0x24
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa2:	4770      	bx	lr
 8000fa4:	0800a8d4 	.word	0x0800a8d4

08000fa8 <get_blocksize>:
static volatile uint16_t *input_buff;
static volatile uint16_t *output_buff;

enum status volatile current_status;

int get_blocksize() {
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
	return ADC_block_len;
 8000fac:	4b03      	ldr	r3, [pc, #12]	; (8000fbc <get_blocksize+0x14>)
 8000fae:	681b      	ldr	r3, [r3, #0]
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop
 8000fbc:	24000000 	.word	0x24000000

08000fc0 <get_adc_buff>:
	ADC_block_len = new_blocksize;
	ADC_buffer_len = 2 * new_blocksize;
}

/* Get buffer from the ADC */
void get_adc_buff(float * ret_adc) {
 8000fc0:	b480      	push	{r7}
 8000fc2:	b085      	sub	sp, #20
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
	uint32_t i;

	/* Wait for the next buffer of values */
	current_status = WAIT_FOR_BUFFER;
 8000fc8:	4b27      	ldr	r3, [pc, #156]	; (8001068 <get_adc_buff+0xa8>)
 8000fca:	2202      	movs	r2, #2
 8000fcc:	701a      	strb	r2, [r3, #0]
	while (current_status == WAIT_FOR_BUFFER)
 8000fce:	e000      	b.n	8000fd2 <get_adc_buff+0x12>
		__WFI(); //Wait for interrupts to change current_status
 8000fd0:	bf30      	wfi
	while (current_status == WAIT_FOR_BUFFER)
 8000fd2:	4b25      	ldr	r3, [pc, #148]	; (8001068 <get_adc_buff+0xa8>)
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	b2db      	uxtb	r3, r3
 8000fd8:	2b02      	cmp	r3, #2
 8000fda:	d0f9      	beq.n	8000fd0 <get_adc_buff+0x10>

	/* If the ADC conversion is half done, fill up the first half of the buffer */
	if (Half_Done) {
 8000fdc:	4b23      	ldr	r3, [pc, #140]	; (800106c <get_adc_buff+0xac>)
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	b2db      	uxtb	r3, r3
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d008      	beq.n	8000ff8 <get_adc_buff+0x38>
		input_buff = adc_buff;
 8000fe6:	4b22      	ldr	r3, [pc, #136]	; (8001070 <get_adc_buff+0xb0>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	4a22      	ldr	r2, [pc, #136]	; (8001074 <get_adc_buff+0xb4>)
 8000fec:	6013      	str	r3, [r2, #0]
		output_buff = dac_buff;
 8000fee:	4b22      	ldr	r3, [pc, #136]	; (8001078 <get_adc_buff+0xb8>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	4a22      	ldr	r2, [pc, #136]	; (800107c <get_adc_buff+0xbc>)
 8000ff4:	6013      	str	r3, [r2, #0]
 8000ff6:	e00f      	b.n	8001018 <get_adc_buff+0x58>
	}

	/* If the ADC conversion is complete, fill up the second half of the buffer */
	else {
		input_buff = &(adc_buff[ADC_block_len]);
 8000ff8:	4b1d      	ldr	r3, [pc, #116]	; (8001070 <get_adc_buff+0xb0>)
 8000ffa:	681a      	ldr	r2, [r3, #0]
 8000ffc:	4b20      	ldr	r3, [pc, #128]	; (8001080 <get_adc_buff+0xc0>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	005b      	lsls	r3, r3, #1
 8001002:	4413      	add	r3, r2
 8001004:	4a1b      	ldr	r2, [pc, #108]	; (8001074 <get_adc_buff+0xb4>)
 8001006:	6013      	str	r3, [r2, #0]
		output_buff = &(dac_buff[ADC_block_len]);
 8001008:	4b1b      	ldr	r3, [pc, #108]	; (8001078 <get_adc_buff+0xb8>)
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	4b1c      	ldr	r3, [pc, #112]	; (8001080 <get_adc_buff+0xc0>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	005b      	lsls	r3, r3, #1
 8001012:	4413      	add	r3, r2
 8001014:	4a19      	ldr	r2, [pc, #100]	; (800107c <get_adc_buff+0xbc>)
 8001016:	6013      	str	r3, [r2, #0]
	}

	/* Convert ADC block to floats to return to user*/
	for (i = 0; i < ADC_block_len; i++) {
 8001018:	2300      	movs	r3, #0
 800101a:	60fb      	str	r3, [r7, #12]
 800101c:	e019      	b.n	8001052 <get_adc_buff+0x92>
		ret_adc[i] = (float)(input_buff[i] - 2047) / 2048.;
 800101e:	4b15      	ldr	r3, [pc, #84]	; (8001074 <get_adc_buff+0xb4>)
 8001020:	681a      	ldr	r2, [r3, #0]
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	005b      	lsls	r3, r3, #1
 8001026:	4413      	add	r3, r2
 8001028:	881b      	ldrh	r3, [r3, #0]
 800102a:	b29b      	uxth	r3, r3
 800102c:	f2a3 73ff 	subw	r3, r3, #2047	; 0x7ff
 8001030:	ee07 3a90 	vmov	s15, r3
 8001034:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	009b      	lsls	r3, r3, #2
 800103c:	687a      	ldr	r2, [r7, #4]
 800103e:	4413      	add	r3, r2
 8001040:	eddf 6a10 	vldr	s13, [pc, #64]	; 8001084 <get_adc_buff+0xc4>
 8001044:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001048:	edc3 7a00 	vstr	s15, [r3]
	for (i = 0; i < ADC_block_len; i++) {
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	3301      	adds	r3, #1
 8001050:	60fb      	str	r3, [r7, #12]
 8001052:	4b0b      	ldr	r3, [pc, #44]	; (8001080 <get_adc_buff+0xc0>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	68fa      	ldr	r2, [r7, #12]
 8001058:	429a      	cmp	r2, r3
 800105a:	d3e0      	bcc.n	800101e <get_adc_buff+0x5e>
	}
}
 800105c:	bf00      	nop
 800105e:	3714      	adds	r7, #20
 8001060:	46bd      	mov	sp, r7
 8001062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001066:	4770      	bx	lr
 8001068:	240002f8 	.word	0x240002f8
 800106c:	24000098 	.word	0x24000098
 8001070:	2400009c 	.word	0x2400009c
 8001074:	240000a4 	.word	0x240000a4
 8001078:	240000a0 	.word	0x240000a0
 800107c:	240000a8 	.word	0x240000a8
 8001080:	24000000 	.word	0x24000000
 8001084:	45000000 	.word	0x45000000

08001088 <set_dac_buff>:

/* Set DAC buffer to output */
void set_dac_buff(float * input_dac) {
 8001088:	b480      	push	{r7}
 800108a:	b085      	sub	sp, #20
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
	uint32_t i;

	/* Convert from float to 0-4095 for 12bit dac */
	for (i = 0; i < ADC_block_len; i++) {
 8001090:	2300      	movs	r3, #0
 8001092:	60fb      	str	r3, [r7, #12]
 8001094:	e01d      	b.n	80010d2 <set_dac_buff+0x4a>
		output_buff[i] = (int)((input_dac[i] + 1.) * 2048.) & 0xFFFF;
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	009b      	lsls	r3, r3, #2
 800109a:	687a      	ldr	r2, [r7, #4]
 800109c:	4413      	add	r3, r2
 800109e:	edd3 7a00 	vldr	s15, [r3]
 80010a2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80010a6:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80010aa:	ee37 7b06 	vadd.f64	d7, d7, d6
 80010ae:	ed9f 6b0e 	vldr	d6, [pc, #56]	; 80010e8 <set_dac_buff+0x60>
 80010b2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80010b6:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80010ba:	4b0d      	ldr	r3, [pc, #52]	; (80010f0 <set_dac_buff+0x68>)
 80010bc:	681a      	ldr	r2, [r3, #0]
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	005b      	lsls	r3, r3, #1
 80010c2:	4413      	add	r3, r2
 80010c4:	ee17 2a90 	vmov	r2, s15
 80010c8:	b292      	uxth	r2, r2
 80010ca:	801a      	strh	r2, [r3, #0]
	for (i = 0; i < ADC_block_len; i++) {
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	3301      	adds	r3, #1
 80010d0:	60fb      	str	r3, [r7, #12]
 80010d2:	4b08      	ldr	r3, [pc, #32]	; (80010f4 <set_dac_buff+0x6c>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	68fa      	ldr	r2, [r7, #12]
 80010d8:	429a      	cmp	r2, r3
 80010da:	d3dc      	bcc.n	8001096 <set_dac_buff+0xe>
	}
//	output_buff = &(dac_buff[ADC_block_len]);
}
 80010dc:	bf00      	nop
 80010de:	3714      	adds	r7, #20
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr
 80010e8:	00000000 	.word	0x00000000
 80010ec:	40a00000 	.word	0x40a00000
 80010f0:	240000a8 	.word	0x240000a8
 80010f4:	24000000 	.word	0x24000000

080010f8 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc) {
 80010f8:	b480      	push	{r7}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
	Half_Done = 1;
 8001100:	4b0a      	ldr	r3, [pc, #40]	; (800112c <HAL_ADC_ConvHalfCpltCallback+0x34>)
 8001102:	2201      	movs	r2, #1
 8001104:	701a      	strb	r2, [r3, #0]

//	HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
	if (current_status == STARTUP){}
 8001106:	4b0a      	ldr	r3, [pc, #40]	; (8001130 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	b2db      	uxtb	r3, r3
 800110c:	2b00      	cmp	r3, #0
 800110e:	d007      	beq.n	8001120 <HAL_ADC_ConvHalfCpltCallback+0x28>
	else if (current_status == WAIT_FOR_BUFFER) {
 8001110:	4b07      	ldr	r3, [pc, #28]	; (8001130 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	b2db      	uxtb	r3, r3
 8001116:	2b02      	cmp	r3, #2
 8001118:	d102      	bne.n	8001120 <HAL_ADC_ConvHalfCpltCallback+0x28>
		current_status = PROCESS;
 800111a:	4b05      	ldr	r3, [pc, #20]	; (8001130 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 800111c:	2201      	movs	r2, #1
 800111e:	701a      	strb	r2, [r3, #0]
	else {
//		printf("Overrun by samples\n");
//		exit(EXIT_FAILURE);
//		HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
	}
}
 8001120:	bf00      	nop
 8001122:	370c      	adds	r7, #12
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr
 800112c:	24000098 	.word	0x24000098
 8001130:	240002f8 	.word	0x240002f8

08001134 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
	Half_Done = 0;
 800113c:	4b0a      	ldr	r3, [pc, #40]	; (8001168 <HAL_ADC_ConvCpltCallback+0x34>)
 800113e:	2200      	movs	r2, #0
 8001140:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8001142:	2101      	movs	r1, #1
 8001144:	4809      	ldr	r0, [pc, #36]	; (800116c <HAL_ADC_ConvCpltCallback+0x38>)
 8001146:	f004 fc76 	bl	8005a36 <HAL_GPIO_TogglePin>
	if (current_status == STARTUP){}
 800114a:	4b09      	ldr	r3, [pc, #36]	; (8001170 <HAL_ADC_ConvCpltCallback+0x3c>)
 800114c:	781b      	ldrb	r3, [r3, #0]
	if (current_status == WAIT_FOR_BUFFER) {
 800114e:	4b08      	ldr	r3, [pc, #32]	; (8001170 <HAL_ADC_ConvCpltCallback+0x3c>)
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	b2db      	uxtb	r3, r3
 8001154:	2b02      	cmp	r3, #2
 8001156:	d102      	bne.n	800115e <HAL_ADC_ConvCpltCallback+0x2a>
			current_status = PROCESS;
 8001158:	4b05      	ldr	r3, [pc, #20]	; (8001170 <HAL_ADC_ConvCpltCallback+0x3c>)
 800115a:	2201      	movs	r2, #1
 800115c:	701a      	strb	r2, [r3, #0]
	else{
//		printf("Overrun by samples\n");
//		exit(1);
//		HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
	}
}
 800115e:	bf00      	nop
 8001160:	3708      	adds	r7, #8
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	24000098 	.word	0x24000098
 800116c:	58020400 	.word	0x58020400
 8001170:	240002f8 	.word	0x240002f8

08001174 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001174:	b480      	push	{r7}
 8001176:	b083      	sub	sp, #12
 8001178:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800117a:	4b0a      	ldr	r3, [pc, #40]	; (80011a4 <HAL_MspInit+0x30>)
 800117c:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8001180:	4a08      	ldr	r2, [pc, #32]	; (80011a4 <HAL_MspInit+0x30>)
 8001182:	f043 0302 	orr.w	r3, r3, #2
 8001186:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 800118a:	4b06      	ldr	r3, [pc, #24]	; (80011a4 <HAL_MspInit+0x30>)
 800118c:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8001190:	f003 0302 	and.w	r3, r3, #2
 8001194:	607b      	str	r3, [r7, #4]
 8001196:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001198:	bf00      	nop
 800119a:	370c      	adds	r7, #12
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr
 80011a4:	58024400 	.word	0x58024400

080011a8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b08a      	sub	sp, #40	; 0x28
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b0:	f107 0314 	add.w	r3, r7, #20
 80011b4:	2200      	movs	r2, #0
 80011b6:	601a      	str	r2, [r3, #0]
 80011b8:	605a      	str	r2, [r3, #4]
 80011ba:	609a      	str	r2, [r3, #8]
 80011bc:	60da      	str	r2, [r3, #12]
 80011be:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4a30      	ldr	r2, [pc, #192]	; (8001288 <HAL_ADC_MspInit+0xe0>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d159      	bne.n	800127e <HAL_ADC_MspInit+0xd6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80011ca:	4b30      	ldr	r3, [pc, #192]	; (800128c <HAL_ADC_MspInit+0xe4>)
 80011cc:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 80011d0:	4a2e      	ldr	r2, [pc, #184]	; (800128c <HAL_ADC_MspInit+0xe4>)
 80011d2:	f043 0320 	orr.w	r3, r3, #32
 80011d6:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
 80011da:	4b2c      	ldr	r3, [pc, #176]	; (800128c <HAL_ADC_MspInit+0xe4>)
 80011dc:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 80011e0:	f003 0320 	and.w	r3, r3, #32
 80011e4:	613b      	str	r3, [r7, #16]
 80011e6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011e8:	4b28      	ldr	r3, [pc, #160]	; (800128c <HAL_ADC_MspInit+0xe4>)
 80011ea:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80011ee:	4a27      	ldr	r2, [pc, #156]	; (800128c <HAL_ADC_MspInit+0xe4>)
 80011f0:	f043 0302 	orr.w	r3, r3, #2
 80011f4:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80011f8:	4b24      	ldr	r3, [pc, #144]	; (800128c <HAL_ADC_MspInit+0xe4>)
 80011fa:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80011fe:	f003 0302 	and.w	r3, r3, #2
 8001202:	60fb      	str	r3, [r7, #12]
 8001204:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_INP5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001206:	2302      	movs	r3, #2
 8001208:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800120a:	2303      	movs	r3, #3
 800120c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120e:	2300      	movs	r3, #0
 8001210:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001212:	f107 0314 	add.w	r3, r7, #20
 8001216:	4619      	mov	r1, r3
 8001218:	481d      	ldr	r0, [pc, #116]	; (8001290 <HAL_ADC_MspInit+0xe8>)
 800121a:	f004 fa43 	bl	80056a4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 800121e:	4b1d      	ldr	r3, [pc, #116]	; (8001294 <HAL_ADC_MspInit+0xec>)
 8001220:	4a1d      	ldr	r2, [pc, #116]	; (8001298 <HAL_ADC_MspInit+0xf0>)
 8001222:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001224:	4b1b      	ldr	r3, [pc, #108]	; (8001294 <HAL_ADC_MspInit+0xec>)
 8001226:	2209      	movs	r2, #9
 8001228:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800122a:	4b1a      	ldr	r3, [pc, #104]	; (8001294 <HAL_ADC_MspInit+0xec>)
 800122c:	2200      	movs	r2, #0
 800122e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001230:	4b18      	ldr	r3, [pc, #96]	; (8001294 <HAL_ADC_MspInit+0xec>)
 8001232:	2200      	movs	r2, #0
 8001234:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001236:	4b17      	ldr	r3, [pc, #92]	; (8001294 <HAL_ADC_MspInit+0xec>)
 8001238:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800123c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800123e:	4b15      	ldr	r3, [pc, #84]	; (8001294 <HAL_ADC_MspInit+0xec>)
 8001240:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001244:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001246:	4b13      	ldr	r3, [pc, #76]	; (8001294 <HAL_ADC_MspInit+0xec>)
 8001248:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800124c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800124e:	4b11      	ldr	r3, [pc, #68]	; (8001294 <HAL_ADC_MspInit+0xec>)
 8001250:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001254:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001256:	4b0f      	ldr	r3, [pc, #60]	; (8001294 <HAL_ADC_MspInit+0xec>)
 8001258:	2200      	movs	r2, #0
 800125a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800125c:	4b0d      	ldr	r3, [pc, #52]	; (8001294 <HAL_ADC_MspInit+0xec>)
 800125e:	2200      	movs	r2, #0
 8001260:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001262:	480c      	ldr	r0, [pc, #48]	; (8001294 <HAL_ADC_MspInit+0xec>)
 8001264:	f002 f8a2 	bl	80033ac <HAL_DMA_Init>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <HAL_ADC_MspInit+0xca>
    {
      Error_Handler();
 800126e:	f7ff fe09 	bl	8000e84 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	4a07      	ldr	r2, [pc, #28]	; (8001294 <HAL_ADC_MspInit+0xec>)
 8001276:	64da      	str	r2, [r3, #76]	; 0x4c
 8001278:	4a06      	ldr	r2, [pc, #24]	; (8001294 <HAL_ADC_MspInit+0xec>)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800127e:	bf00      	nop
 8001280:	3728      	adds	r7, #40	; 0x28
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	40022000 	.word	0x40022000
 800128c:	58024400 	.word	0x58024400
 8001290:	58020400 	.word	0x58020400
 8001294:	24000234 	.word	0x24000234
 8001298:	40020010 	.word	0x40020010

0800129c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b08a      	sub	sp, #40	; 0x28
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a4:	f107 0314 	add.w	r3, r7, #20
 80012a8:	2200      	movs	r2, #0
 80012aa:	601a      	str	r2, [r3, #0]
 80012ac:	605a      	str	r2, [r3, #4]
 80012ae:	609a      	str	r2, [r3, #8]
 80012b0:	60da      	str	r2, [r3, #12]
 80012b2:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a30      	ldr	r2, [pc, #192]	; (800137c <HAL_DAC_MspInit+0xe0>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d159      	bne.n	8001372 <HAL_DAC_MspInit+0xd6>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 80012be:	4b30      	ldr	r3, [pc, #192]	; (8001380 <HAL_DAC_MspInit+0xe4>)
 80012c0:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80012c4:	4a2e      	ldr	r2, [pc, #184]	; (8001380 <HAL_DAC_MspInit+0xe4>)
 80012c6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80012ca:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 80012ce:	4b2c      	ldr	r3, [pc, #176]	; (8001380 <HAL_DAC_MspInit+0xe4>)
 80012d0:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80012d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80012d8:	613b      	str	r3, [r7, #16]
 80012da:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012dc:	4b28      	ldr	r3, [pc, #160]	; (8001380 <HAL_DAC_MspInit+0xe4>)
 80012de:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80012e2:	4a27      	ldr	r2, [pc, #156]	; (8001380 <HAL_DAC_MspInit+0xe4>)
 80012e4:	f043 0301 	orr.w	r3, r3, #1
 80012e8:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80012ec:	4b24      	ldr	r3, [pc, #144]	; (8001380 <HAL_DAC_MspInit+0xe4>)
 80012ee:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80012f2:	f003 0301 	and.w	r3, r3, #1
 80012f6:	60fb      	str	r3, [r7, #12]
 80012f8:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80012fa:	2310      	movs	r3, #16
 80012fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012fe:	2303      	movs	r3, #3
 8001300:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001302:	2300      	movs	r3, #0
 8001304:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001306:	f107 0314 	add.w	r3, r7, #20
 800130a:	4619      	mov	r1, r3
 800130c:	481d      	ldr	r0, [pc, #116]	; (8001384 <HAL_DAC_MspInit+0xe8>)
 800130e:	f004 f9c9 	bl	80056a4 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA2_Stream0;
 8001312:	4b1d      	ldr	r3, [pc, #116]	; (8001388 <HAL_DAC_MspInit+0xec>)
 8001314:	4a1d      	ldr	r2, [pc, #116]	; (800138c <HAL_DAC_MspInit+0xf0>)
 8001316:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8001318:	4b1b      	ldr	r3, [pc, #108]	; (8001388 <HAL_DAC_MspInit+0xec>)
 800131a:	2243      	movs	r2, #67	; 0x43
 800131c:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800131e:	4b1a      	ldr	r3, [pc, #104]	; (8001388 <HAL_DAC_MspInit+0xec>)
 8001320:	2240      	movs	r2, #64	; 0x40
 8001322:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001324:	4b18      	ldr	r3, [pc, #96]	; (8001388 <HAL_DAC_MspInit+0xec>)
 8001326:	2200      	movs	r2, #0
 8001328:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800132a:	4b17      	ldr	r3, [pc, #92]	; (8001388 <HAL_DAC_MspInit+0xec>)
 800132c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001330:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001332:	4b15      	ldr	r3, [pc, #84]	; (8001388 <HAL_DAC_MspInit+0xec>)
 8001334:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001338:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800133a:	4b13      	ldr	r3, [pc, #76]	; (8001388 <HAL_DAC_MspInit+0xec>)
 800133c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001340:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8001342:	4b11      	ldr	r3, [pc, #68]	; (8001388 <HAL_DAC_MspInit+0xec>)
 8001344:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001348:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800134a:	4b0f      	ldr	r3, [pc, #60]	; (8001388 <HAL_DAC_MspInit+0xec>)
 800134c:	2200      	movs	r2, #0
 800134e:	621a      	str	r2, [r3, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001350:	4b0d      	ldr	r3, [pc, #52]	; (8001388 <HAL_DAC_MspInit+0xec>)
 8001352:	2200      	movs	r2, #0
 8001354:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8001356:	480c      	ldr	r0, [pc, #48]	; (8001388 <HAL_DAC_MspInit+0xec>)
 8001358:	f002 f828 	bl	80033ac <HAL_DMA_Init>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 8001362:	f7ff fd8f 	bl	8000e84 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	4a07      	ldr	r2, [pc, #28]	; (8001388 <HAL_DAC_MspInit+0xec>)
 800136a:	609a      	str	r2, [r3, #8]
 800136c:	4a06      	ldr	r2, [pc, #24]	; (8001388 <HAL_DAC_MspInit+0xec>)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8001372:	bf00      	nop
 8001374:	3728      	adds	r7, #40	; 0x28
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	40007400 	.word	0x40007400
 8001380:	58024400 	.word	0x58024400
 8001384:	58020000 	.word	0x58020000
 8001388:	24000158 	.word	0x24000158
 800138c:	40020410 	.word	0x40020410

08001390 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001390:	b480      	push	{r7}
 8001392:	b085      	sub	sp, #20
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a0b      	ldr	r2, [pc, #44]	; (80013cc <HAL_TIM_Base_MspInit+0x3c>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d10e      	bne.n	80013c0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80013a2:	4b0b      	ldr	r3, [pc, #44]	; (80013d0 <HAL_TIM_Base_MspInit+0x40>)
 80013a4:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80013a8:	4a09      	ldr	r2, [pc, #36]	; (80013d0 <HAL_TIM_Base_MspInit+0x40>)
 80013aa:	f043 0310 	orr.w	r3, r3, #16
 80013ae:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 80013b2:	4b07      	ldr	r3, [pc, #28]	; (80013d0 <HAL_TIM_Base_MspInit+0x40>)
 80013b4:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80013b8:	f003 0310 	and.w	r3, r3, #16
 80013bc:	60fb      	str	r3, [r7, #12]
 80013be:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80013c0:	bf00      	nop
 80013c2:	3714      	adds	r7, #20
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr
 80013cc:	40001000 	.word	0x40001000
 80013d0:	58024400 	.word	0x58024400

080013d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b08a      	sub	sp, #40	; 0x28
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013dc:	f107 0314 	add.w	r3, r7, #20
 80013e0:	2200      	movs	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
 80013e4:	605a      	str	r2, [r3, #4]
 80013e6:	609a      	str	r2, [r3, #8]
 80013e8:	60da      	str	r2, [r3, #12]
 80013ea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a1a      	ldr	r2, [pc, #104]	; (800145c <HAL_UART_MspInit+0x88>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d12e      	bne.n	8001454 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80013f6:	4b1a      	ldr	r3, [pc, #104]	; (8001460 <HAL_UART_MspInit+0x8c>)
 80013f8:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80013fc:	4a18      	ldr	r2, [pc, #96]	; (8001460 <HAL_UART_MspInit+0x8c>)
 80013fe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001402:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8001406:	4b16      	ldr	r3, [pc, #88]	; (8001460 <HAL_UART_MspInit+0x8c>)
 8001408:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800140c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001410:	613b      	str	r3, [r7, #16]
 8001412:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001414:	4b12      	ldr	r3, [pc, #72]	; (8001460 <HAL_UART_MspInit+0x8c>)
 8001416:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800141a:	4a11      	ldr	r2, [pc, #68]	; (8001460 <HAL_UART_MspInit+0x8c>)
 800141c:	f043 0308 	orr.w	r3, r3, #8
 8001420:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001424:	4b0e      	ldr	r3, [pc, #56]	; (8001460 <HAL_UART_MspInit+0x8c>)
 8001426:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800142a:	f003 0308 	and.w	r3, r3, #8
 800142e:	60fb      	str	r3, [r7, #12]
 8001430:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001432:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001436:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001438:	2302      	movs	r3, #2
 800143a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143c:	2300      	movs	r3, #0
 800143e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001440:	2300      	movs	r3, #0
 8001442:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001444:	2307      	movs	r3, #7
 8001446:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001448:	f107 0314 	add.w	r3, r7, #20
 800144c:	4619      	mov	r1, r3
 800144e:	4805      	ldr	r0, [pc, #20]	; (8001464 <HAL_UART_MspInit+0x90>)
 8001450:	f004 f928 	bl	80056a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001454:	bf00      	nop
 8001456:	3728      	adds	r7, #40	; 0x28
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	40004800 	.word	0x40004800
 8001460:	58024400 	.word	0x58024400
 8001464:	58020c00 	.word	0x58020c00

08001468 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800146c:	bf00      	nop
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr

08001476 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001476:	b480      	push	{r7}
 8001478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800147a:	e7fe      	b.n	800147a <HardFault_Handler+0x4>

0800147c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001480:	e7fe      	b.n	8001480 <MemManage_Handler+0x4>

08001482 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001482:	b480      	push	{r7}
 8001484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001486:	e7fe      	b.n	8001486 <BusFault_Handler+0x4>

08001488 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800148c:	e7fe      	b.n	800148c <UsageFault_Handler+0x4>

0800148e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800148e:	b480      	push	{r7}
 8001490:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001492:	bf00      	nop
 8001494:	46bd      	mov	sp, r7
 8001496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149a:	4770      	bx	lr

0800149c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014a0:	bf00      	nop
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr

080014aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014aa:	b480      	push	{r7}
 80014ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014ae:	bf00      	nop
 80014b0:	46bd      	mov	sp, r7
 80014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b6:	4770      	bx	lr

080014b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014bc:	f000 f9ec 	bl	8001898 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014c0:	bf00      	nop
 80014c2:	bd80      	pop	{r7, pc}

080014c4 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80014c8:	4802      	ldr	r0, [pc, #8]	; (80014d4 <DMA1_Stream0_IRQHandler+0x10>)
 80014ca:	f002 fd69 	bl	8003fa0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80014ce:	bf00      	nop
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	24000234 	.word	0x24000234

080014d8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80014dc:	4802      	ldr	r0, [pc, #8]	; (80014e8 <DMA2_Stream0_IRQHandler+0x10>)
 80014de:	f002 fd5f 	bl	8003fa0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80014e2:	bf00      	nop
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	24000158 	.word	0x24000158

080014ec <_kill>:
{
	return 1;
}

int _kill(int pid, int sig)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
 80014f4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80014f6:	f008 fbfd 	bl	8009cf4 <__errno>
 80014fa:	4602      	mov	r2, r0
 80014fc:	2316      	movs	r3, #22
 80014fe:	6013      	str	r3, [r2, #0]
	return -1;
 8001500:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001504:	4618      	mov	r0, r3
 8001506:	3708      	adds	r7, #8
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}

0800150c <_exit>:

void _exit (int status)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001514:	f04f 31ff 	mov.w	r1, #4294967295
 8001518:	6878      	ldr	r0, [r7, #4]
 800151a:	f7ff ffe7 	bl	80014ec <_kill>
	while (1) {}		/* Make sure we hang here */
 800151e:	e7fe      	b.n	800151e <_exit+0x12>

08001520 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b086      	sub	sp, #24
 8001524:	af00      	add	r7, sp, #0
 8001526:	60f8      	str	r0, [r7, #12]
 8001528:	60b9      	str	r1, [r7, #8]
 800152a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800152c:	2300      	movs	r3, #0
 800152e:	617b      	str	r3, [r7, #20]
 8001530:	e00a      	b.n	8001548 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001532:	f3af 8000 	nop.w
 8001536:	4601      	mov	r1, r0
 8001538:	68bb      	ldr	r3, [r7, #8]
 800153a:	1c5a      	adds	r2, r3, #1
 800153c:	60ba      	str	r2, [r7, #8]
 800153e:	b2ca      	uxtb	r2, r1
 8001540:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001542:	697b      	ldr	r3, [r7, #20]
 8001544:	3301      	adds	r3, #1
 8001546:	617b      	str	r3, [r7, #20]
 8001548:	697a      	ldr	r2, [r7, #20]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	429a      	cmp	r2, r3
 800154e:	dbf0      	blt.n	8001532 <_read+0x12>
	}

return len;
 8001550:	687b      	ldr	r3, [r7, #4]
}
 8001552:	4618      	mov	r0, r3
 8001554:	3718      	adds	r7, #24
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}

0800155a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800155a:	b580      	push	{r7, lr}
 800155c:	b086      	sub	sp, #24
 800155e:	af00      	add	r7, sp, #0
 8001560:	60f8      	str	r0, [r7, #12]
 8001562:	60b9      	str	r1, [r7, #8]
 8001564:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001566:	2300      	movs	r3, #0
 8001568:	617b      	str	r3, [r7, #20]
 800156a:	e009      	b.n	8001580 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	1c5a      	adds	r2, r3, #1
 8001570:	60ba      	str	r2, [r7, #8]
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	4618      	mov	r0, r3
 8001576:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	3301      	adds	r3, #1
 800157e:	617b      	str	r3, [r7, #20]
 8001580:	697a      	ldr	r2, [r7, #20]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	429a      	cmp	r2, r3
 8001586:	dbf1      	blt.n	800156c <_write+0x12>
	}
	return len;
 8001588:	687b      	ldr	r3, [r7, #4]
}
 800158a:	4618      	mov	r0, r3
 800158c:	3718      	adds	r7, #24
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}

08001592 <_close>:

int _close(int file)
{
 8001592:	b480      	push	{r7}
 8001594:	b083      	sub	sp, #12
 8001596:	af00      	add	r7, sp, #0
 8001598:	6078      	str	r0, [r7, #4]
	return -1;
 800159a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800159e:	4618      	mov	r0, r3
 80015a0:	370c      	adds	r7, #12
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr

080015aa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015aa:	b480      	push	{r7}
 80015ac:	b083      	sub	sp, #12
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	6078      	str	r0, [r7, #4]
 80015b2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015ba:	605a      	str	r2, [r3, #4]
	return 0;
 80015bc:	2300      	movs	r3, #0
}
 80015be:	4618      	mov	r0, r3
 80015c0:	370c      	adds	r7, #12
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr

080015ca <_isatty>:

int _isatty(int file)
{
 80015ca:	b480      	push	{r7}
 80015cc:	b083      	sub	sp, #12
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	6078      	str	r0, [r7, #4]
	return 1;
 80015d2:	2301      	movs	r3, #1
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	370c      	adds	r7, #12
 80015d8:	46bd      	mov	sp, r7
 80015da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015de:	4770      	bx	lr

080015e0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b085      	sub	sp, #20
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	60f8      	str	r0, [r7, #12]
 80015e8:	60b9      	str	r1, [r7, #8]
 80015ea:	607a      	str	r2, [r7, #4]
	return 0;
 80015ec:	2300      	movs	r3, #0
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	3714      	adds	r7, #20
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr
	...

080015fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b086      	sub	sp, #24
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001604:	4a14      	ldr	r2, [pc, #80]	; (8001658 <_sbrk+0x5c>)
 8001606:	4b15      	ldr	r3, [pc, #84]	; (800165c <_sbrk+0x60>)
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001610:	4b13      	ldr	r3, [pc, #76]	; (8001660 <_sbrk+0x64>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d102      	bne.n	800161e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001618:	4b11      	ldr	r3, [pc, #68]	; (8001660 <_sbrk+0x64>)
 800161a:	4a12      	ldr	r2, [pc, #72]	; (8001664 <_sbrk+0x68>)
 800161c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800161e:	4b10      	ldr	r3, [pc, #64]	; (8001660 <_sbrk+0x64>)
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	4413      	add	r3, r2
 8001626:	693a      	ldr	r2, [r7, #16]
 8001628:	429a      	cmp	r2, r3
 800162a:	d207      	bcs.n	800163c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800162c:	f008 fb62 	bl	8009cf4 <__errno>
 8001630:	4602      	mov	r2, r0
 8001632:	230c      	movs	r3, #12
 8001634:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001636:	f04f 33ff 	mov.w	r3, #4294967295
 800163a:	e009      	b.n	8001650 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800163c:	4b08      	ldr	r3, [pc, #32]	; (8001660 <_sbrk+0x64>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001642:	4b07      	ldr	r3, [pc, #28]	; (8001660 <_sbrk+0x64>)
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	4413      	add	r3, r2
 800164a:	4a05      	ldr	r2, [pc, #20]	; (8001660 <_sbrk+0x64>)
 800164c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800164e:	68fb      	ldr	r3, [r7, #12]
}
 8001650:	4618      	mov	r0, r3
 8001652:	3718      	adds	r7, #24
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	24100000 	.word	0x24100000
 800165c:	00000400 	.word	0x00000400
 8001660:	240000ac 	.word	0x240000ac
 8001664:	24000308 	.word	0x24000308

08001668 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800166c:	4b34      	ldr	r3, [pc, #208]	; (8001740 <SystemInit+0xd8>)
 800166e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001672:	4a33      	ldr	r2, [pc, #204]	; (8001740 <SystemInit+0xd8>)
 8001674:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001678:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800167c:	4b31      	ldr	r3, [pc, #196]	; (8001744 <SystemInit+0xdc>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f003 030f 	and.w	r3, r3, #15
 8001684:	2b02      	cmp	r3, #2
 8001686:	d807      	bhi.n	8001698 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001688:	4b2e      	ldr	r3, [pc, #184]	; (8001744 <SystemInit+0xdc>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f023 030f 	bic.w	r3, r3, #15
 8001690:	4a2c      	ldr	r2, [pc, #176]	; (8001744 <SystemInit+0xdc>)
 8001692:	f043 0303 	orr.w	r3, r3, #3
 8001696:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001698:	4b2b      	ldr	r3, [pc, #172]	; (8001748 <SystemInit+0xe0>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a2a      	ldr	r2, [pc, #168]	; (8001748 <SystemInit+0xe0>)
 800169e:	f043 0301 	orr.w	r3, r3, #1
 80016a2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80016a4:	4b28      	ldr	r3, [pc, #160]	; (8001748 <SystemInit+0xe0>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80016aa:	4b27      	ldr	r3, [pc, #156]	; (8001748 <SystemInit+0xe0>)
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	4926      	ldr	r1, [pc, #152]	; (8001748 <SystemInit+0xe0>)
 80016b0:	4b26      	ldr	r3, [pc, #152]	; (800174c <SystemInit+0xe4>)
 80016b2:	4013      	ands	r3, r2
 80016b4:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80016b6:	4b23      	ldr	r3, [pc, #140]	; (8001744 <SystemInit+0xdc>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f003 030f 	and.w	r3, r3, #15
 80016be:	2b03      	cmp	r3, #3
 80016c0:	d907      	bls.n	80016d2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80016c2:	4b20      	ldr	r3, [pc, #128]	; (8001744 <SystemInit+0xdc>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f023 030f 	bic.w	r3, r3, #15
 80016ca:	4a1e      	ldr	r2, [pc, #120]	; (8001744 <SystemInit+0xdc>)
 80016cc:	f043 0303 	orr.w	r3, r3, #3
 80016d0:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 80016d2:	4b1d      	ldr	r3, [pc, #116]	; (8001748 <SystemInit+0xe0>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 80016d8:	4b1b      	ldr	r3, [pc, #108]	; (8001748 <SystemInit+0xe0>)
 80016da:	2200      	movs	r2, #0
 80016dc:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 80016de:	4b1a      	ldr	r3, [pc, #104]	; (8001748 <SystemInit+0xe0>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80016e4:	4b18      	ldr	r3, [pc, #96]	; (8001748 <SystemInit+0xe0>)
 80016e6:	4a1a      	ldr	r2, [pc, #104]	; (8001750 <SystemInit+0xe8>)
 80016e8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80016ea:	4b17      	ldr	r3, [pc, #92]	; (8001748 <SystemInit+0xe0>)
 80016ec:	4a19      	ldr	r2, [pc, #100]	; (8001754 <SystemInit+0xec>)
 80016ee:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80016f0:	4b15      	ldr	r3, [pc, #84]	; (8001748 <SystemInit+0xe0>)
 80016f2:	4a19      	ldr	r2, [pc, #100]	; (8001758 <SystemInit+0xf0>)
 80016f4:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80016f6:	4b14      	ldr	r3, [pc, #80]	; (8001748 <SystemInit+0xe0>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80016fc:	4b12      	ldr	r3, [pc, #72]	; (8001748 <SystemInit+0xe0>)
 80016fe:	4a16      	ldr	r2, [pc, #88]	; (8001758 <SystemInit+0xf0>)
 8001700:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001702:	4b11      	ldr	r3, [pc, #68]	; (8001748 <SystemInit+0xe0>)
 8001704:	2200      	movs	r2, #0
 8001706:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001708:	4b0f      	ldr	r3, [pc, #60]	; (8001748 <SystemInit+0xe0>)
 800170a:	4a13      	ldr	r2, [pc, #76]	; (8001758 <SystemInit+0xf0>)
 800170c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800170e:	4b0e      	ldr	r3, [pc, #56]	; (8001748 <SystemInit+0xe0>)
 8001710:	2200      	movs	r2, #0
 8001712:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001714:	4b0c      	ldr	r3, [pc, #48]	; (8001748 <SystemInit+0xe0>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a0b      	ldr	r2, [pc, #44]	; (8001748 <SystemInit+0xe0>)
 800171a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800171e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001720:	4b09      	ldr	r3, [pc, #36]	; (8001748 <SystemInit+0xe0>)
 8001722:	2200      	movs	r2, #0
 8001724:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001726:	4b0d      	ldr	r3, [pc, #52]	; (800175c <SystemInit+0xf4>)
 8001728:	f243 02d2 	movw	r2, #12498	; 0x30d2
 800172c:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800172e:	4b04      	ldr	r3, [pc, #16]	; (8001740 <SystemInit+0xd8>)
 8001730:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001734:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8001736:	bf00      	nop
 8001738:	46bd      	mov	sp, r7
 800173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173e:	4770      	bx	lr
 8001740:	e000ed00 	.word	0xe000ed00
 8001744:	52002000 	.word	0x52002000
 8001748:	58024400 	.word	0x58024400
 800174c:	eaf6ed7f 	.word	0xeaf6ed7f
 8001750:	02020200 	.word	0x02020200
 8001754:	01ff0000 	.word	0x01ff0000
 8001758:	01010280 	.word	0x01010280
 800175c:	52004000 	.word	0x52004000

08001760 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001760:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001798 <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001764:	f7ff ff80 	bl	8001668 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8001768:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800176a:	e003      	b.n	8001774 <LoopCopyDataInit>

0800176c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800176c:	4b0b      	ldr	r3, [pc, #44]	; (800179c <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 800176e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001770:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001772:	3104      	adds	r1, #4

08001774 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001774:	480a      	ldr	r0, [pc, #40]	; (80017a0 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 8001776:	4b0b      	ldr	r3, [pc, #44]	; (80017a4 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 8001778:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800177a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800177c:	d3f6      	bcc.n	800176c <CopyDataInit>
  ldr  r2, =_sbss
 800177e:	4a0a      	ldr	r2, [pc, #40]	; (80017a8 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 8001780:	e002      	b.n	8001788 <LoopFillZerobss>

08001782 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8001782:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001784:	f842 3b04 	str.w	r3, [r2], #4

08001788 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001788:	4b08      	ldr	r3, [pc, #32]	; (80017ac <LoopFillZerobss+0x24>)
  cmp  r2, r3
 800178a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800178c:	d3f9      	bcc.n	8001782 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800178e:	f008 facb 	bl	8009d28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001792:	f7fe ff2d 	bl	80005f0 <main>
  bx  lr
 8001796:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001798:	24100000 	.word	0x24100000
  ldr  r3, =_sidata
 800179c:	0800b178 	.word	0x0800b178
  ldr  r0, =_sdata
 80017a0:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 80017a4:	24000078 	.word	0x24000078
  ldr  r2, =_sbss
 80017a8:	24000078 	.word	0x24000078
  ldr  r3, = _ebss
 80017ac:	24000304 	.word	0x24000304

080017b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017b0:	e7fe      	b.n	80017b0 <ADC_IRQHandler>
	...

080017b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017ba:	2003      	movs	r0, #3
 80017bc:	f001 faac 	bl	8002d18 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80017c0:	f004 ff4c 	bl	800665c <HAL_RCC_GetSysClockFreq>
 80017c4:	4601      	mov	r1, r0
 80017c6:	4b15      	ldr	r3, [pc, #84]	; (800181c <HAL_Init+0x68>)
 80017c8:	699b      	ldr	r3, [r3, #24]
 80017ca:	0a1b      	lsrs	r3, r3, #8
 80017cc:	f003 030f 	and.w	r3, r3, #15
 80017d0:	4a13      	ldr	r2, [pc, #76]	; (8001820 <HAL_Init+0x6c>)
 80017d2:	5cd3      	ldrb	r3, [r2, r3]
 80017d4:	f003 031f 	and.w	r3, r3, #31
 80017d8:	fa21 f303 	lsr.w	r3, r1, r3
 80017dc:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80017de:	4b0f      	ldr	r3, [pc, #60]	; (800181c <HAL_Init+0x68>)
 80017e0:	699b      	ldr	r3, [r3, #24]
 80017e2:	f003 030f 	and.w	r3, r3, #15
 80017e6:	4a0e      	ldr	r2, [pc, #56]	; (8001820 <HAL_Init+0x6c>)
 80017e8:	5cd3      	ldrb	r3, [r2, r3]
 80017ea:	f003 031f 	and.w	r3, r3, #31
 80017ee:	687a      	ldr	r2, [r7, #4]
 80017f0:	fa22 f303 	lsr.w	r3, r2, r3
 80017f4:	4a0b      	ldr	r2, [pc, #44]	; (8001824 <HAL_Init+0x70>)
 80017f6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80017f8:	4a0b      	ldr	r2, [pc, #44]	; (8001828 <HAL_Init+0x74>)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017fe:	2000      	movs	r0, #0
 8001800:	f000 f814 	bl	800182c <HAL_InitTick>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800180a:	2301      	movs	r3, #1
 800180c:	e002      	b.n	8001814 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800180e:	f7ff fcb1 	bl	8001174 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001812:	2300      	movs	r3, #0
}
 8001814:	4618      	mov	r0, r3
 8001816:	3708      	adds	r7, #8
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	58024400 	.word	0x58024400
 8001820:	0800b0d4 	.word	0x0800b0d4
 8001824:	24000008 	.word	0x24000008
 8001828:	24000004 	.word	0x24000004

0800182c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001834:	4b15      	ldr	r3, [pc, #84]	; (800188c <HAL_InitTick+0x60>)
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d101      	bne.n	8001840 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800183c:	2301      	movs	r3, #1
 800183e:	e021      	b.n	8001884 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001840:	4b13      	ldr	r3, [pc, #76]	; (8001890 <HAL_InitTick+0x64>)
 8001842:	681a      	ldr	r2, [r3, #0]
 8001844:	4b11      	ldr	r3, [pc, #68]	; (800188c <HAL_InitTick+0x60>)
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	4619      	mov	r1, r3
 800184a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800184e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001852:	fbb2 f3f3 	udiv	r3, r2, r3
 8001856:	4618      	mov	r0, r3
 8001858:	f001 fa91 	bl	8002d7e <HAL_SYSTICK_Config>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001862:	2301      	movs	r3, #1
 8001864:	e00e      	b.n	8001884 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2b0f      	cmp	r3, #15
 800186a:	d80a      	bhi.n	8001882 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800186c:	2200      	movs	r2, #0
 800186e:	6879      	ldr	r1, [r7, #4]
 8001870:	f04f 30ff 	mov.w	r0, #4294967295
 8001874:	f001 fa5b 	bl	8002d2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001878:	4a06      	ldr	r2, [pc, #24]	; (8001894 <HAL_InitTick+0x68>)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800187e:	2300      	movs	r3, #0
 8001880:	e000      	b.n	8001884 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001882:	2301      	movs	r3, #1
}
 8001884:	4618      	mov	r0, r3
 8001886:	3708      	adds	r7, #8
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	24000010 	.word	0x24000010
 8001890:	24000004 	.word	0x24000004
 8001894:	2400000c 	.word	0x2400000c

08001898 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800189c:	4b06      	ldr	r3, [pc, #24]	; (80018b8 <HAL_IncTick+0x20>)
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	461a      	mov	r2, r3
 80018a2:	4b06      	ldr	r3, [pc, #24]	; (80018bc <HAL_IncTick+0x24>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4413      	add	r3, r2
 80018a8:	4a04      	ldr	r2, [pc, #16]	; (80018bc <HAL_IncTick+0x24>)
 80018aa:	6013      	str	r3, [r2, #0]
}
 80018ac:	bf00      	nop
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	24000010 	.word	0x24000010
 80018bc:	240002fc 	.word	0x240002fc

080018c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  return uwTick;
 80018c4:	4b03      	ldr	r3, [pc, #12]	; (80018d4 <HAL_GetTick+0x14>)
 80018c6:	681b      	ldr	r3, [r3, #0]
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop
 80018d4:	240002fc 	.word	0x240002fc

080018d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b084      	sub	sp, #16
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018e0:	f7ff ffee 	bl	80018c0 <HAL_GetTick>
 80018e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018f0:	d005      	beq.n	80018fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018f2:	4b09      	ldr	r3, [pc, #36]	; (8001918 <HAL_Delay+0x40>)
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	461a      	mov	r2, r3
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	4413      	add	r3, r2
 80018fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018fe:	bf00      	nop
 8001900:	f7ff ffde 	bl	80018c0 <HAL_GetTick>
 8001904:	4602      	mov	r2, r0
 8001906:	68bb      	ldr	r3, [r7, #8]
 8001908:	1ad3      	subs	r3, r2, r3
 800190a:	68fa      	ldr	r2, [r7, #12]
 800190c:	429a      	cmp	r2, r3
 800190e:	d8f7      	bhi.n	8001900 <HAL_Delay+0x28>
  {
  }
}
 8001910:	bf00      	nop
 8001912:	3710      	adds	r7, #16
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}
 8001918:	24000010 	.word	0x24000010

0800191c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
 8001924:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	689b      	ldr	r3, [r3, #8]
 800192a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	431a      	orrs	r2, r3
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	609a      	str	r2, [r3, #8]
}
 8001936:	bf00      	nop
 8001938:	370c      	adds	r7, #12
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr

08001942 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001942:	b480      	push	{r7}
 8001944:	b083      	sub	sp, #12
 8001946:	af00      	add	r7, sp, #0
 8001948:	6078      	str	r0, [r7, #4]
 800194a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	431a      	orrs	r2, r3
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	609a      	str	r2, [r3, #8]
}
 800195c:	bf00      	nop
 800195e:	370c      	adds	r7, #12
 8001960:	46bd      	mov	sp, r7
 8001962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001966:	4770      	bx	lr

08001968 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001968:	b480      	push	{r7}
 800196a:	b083      	sub	sp, #12
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001978:	4618      	mov	r0, r3
 800197a:	370c      	adds	r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr

08001984 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001984:	b480      	push	{r7}
 8001986:	b087      	sub	sp, #28
 8001988:	af00      	add	r7, sp, #0
 800198a:	60f8      	str	r0, [r7, #12]
 800198c:	60b9      	str	r1, [r7, #8]
 800198e:	607a      	str	r2, [r7, #4]
 8001990:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	3360      	adds	r3, #96	; 0x60
 8001996:	461a      	mov	r2, r3
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	4413      	add	r3, r2
 800199e:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	430b      	orrs	r3, r1
 80019b2:	431a      	orrs	r2, r3
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80019b8:	bf00      	nop
 80019ba:	371c      	adds	r7, #28
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr

080019c4 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b085      	sub	sp, #20
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	60f8      	str	r0, [r7, #12]
 80019cc:	60b9      	str	r1, [r7, #8]
 80019ce:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	691b      	ldr	r3, [r3, #16]
 80019d4:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	f003 031f 	and.w	r3, r3, #31
 80019de:	6879      	ldr	r1, [r7, #4]
 80019e0:	fa01 f303 	lsl.w	r3, r1, r3
 80019e4:	431a      	orrs	r2, r3
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	611a      	str	r2, [r3, #16]
}
 80019ea:	bf00      	nop
 80019ec:	3714      	adds	r7, #20
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr

080019f6 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 80019f6:	b480      	push	{r7}
 80019f8:	b087      	sub	sp, #28
 80019fa:	af00      	add	r7, sp, #0
 80019fc:	60f8      	str	r0, [r7, #12]
 80019fe:	60b9      	str	r1, [r7, #8]
 8001a00:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	3360      	adds	r3, #96	; 0x60
 8001a06:	461a      	mov	r2, r3
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	009b      	lsls	r3, r3, #2
 8001a0c:	4413      	add	r3, r2
 8001a0e:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	431a      	orrs	r2, r3
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	601a      	str	r2, [r3, #0]
  }
}
 8001a20:	bf00      	nop
 8001a22:	371c      	adds	r7, #28
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	68db      	ldr	r3, [r3, #12]
 8001a38:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d101      	bne.n	8001a44 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001a40:	2301      	movs	r3, #1
 8001a42:	e000      	b.n	8001a46 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001a44:	2300      	movs	r3, #0
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	370c      	adds	r7, #12
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr

08001a52 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001a52:	b480      	push	{r7}
 8001a54:	b087      	sub	sp, #28
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	60f8      	str	r0, [r7, #12]
 8001a5a:	60b9      	str	r1, [r7, #8]
 8001a5c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	3330      	adds	r3, #48	; 0x30
 8001a62:	461a      	mov	r2, r3
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	0a1b      	lsrs	r3, r3, #8
 8001a68:	009b      	lsls	r3, r3, #2
 8001a6a:	f003 030c 	and.w	r3, r3, #12
 8001a6e:	4413      	add	r3, r2
 8001a70:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	68bb      	ldr	r3, [r7, #8]
 8001a78:	f003 031f 	and.w	r3, r3, #31
 8001a7c:	211f      	movs	r1, #31
 8001a7e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a82:	43db      	mvns	r3, r3
 8001a84:	401a      	ands	r2, r3
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	0e9b      	lsrs	r3, r3, #26
 8001a8a:	f003 011f 	and.w	r1, r3, #31
 8001a8e:	68bb      	ldr	r3, [r7, #8]
 8001a90:	f003 031f 	and.w	r3, r3, #31
 8001a94:	fa01 f303 	lsl.w	r3, r1, r3
 8001a98:	431a      	orrs	r2, r3
 8001a9a:	697b      	ldr	r3, [r7, #20]
 8001a9c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001a9e:	bf00      	nop
 8001aa0:	371c      	adds	r7, #28
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr

08001aaa <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8001aaa:	b480      	push	{r7}
 8001aac:	b083      	sub	sp, #12
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	6078      	str	r0, [r7, #4]
 8001ab2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	68db      	ldr	r3, [r3, #12]
 8001ab8:	f023 0203 	bic.w	r2, r3, #3
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	431a      	orrs	r2, r3
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	60da      	str	r2, [r3, #12]
}
 8001ac4:	bf00      	nop
 8001ac6:	370c      	adds	r7, #12
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr

08001ad0 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b087      	sub	sp, #28
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	60f8      	str	r0, [r7, #12]
 8001ad8:	60b9      	str	r1, [r7, #8]
 8001ada:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	3314      	adds	r3, #20
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	68bb      	ldr	r3, [r7, #8]
 8001ae4:	0e5b      	lsrs	r3, r3, #25
 8001ae6:	009b      	lsls	r3, r3, #2
 8001ae8:	f003 0304 	and.w	r3, r3, #4
 8001aec:	4413      	add	r3, r2
 8001aee:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	0d1b      	lsrs	r3, r3, #20
 8001af8:	f003 031f 	and.w	r3, r3, #31
 8001afc:	2107      	movs	r1, #7
 8001afe:	fa01 f303 	lsl.w	r3, r1, r3
 8001b02:	43db      	mvns	r3, r3
 8001b04:	401a      	ands	r2, r3
 8001b06:	68bb      	ldr	r3, [r7, #8]
 8001b08:	0d1b      	lsrs	r3, r3, #20
 8001b0a:	f003 031f 	and.w	r3, r3, #31
 8001b0e:	6879      	ldr	r1, [r7, #4]
 8001b10:	fa01 f303 	lsl.w	r3, r1, r3
 8001b14:	431a      	orrs	r2, r3
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001b1a:	bf00      	nop
 8001b1c:	371c      	adds	r7, #28
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr
	...

08001b28 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b085      	sub	sp, #20
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	60f8      	str	r0, [r7, #12]
 8001b30:	60b9      	str	r1, [r7, #8]
 8001b32:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001b40:	43db      	mvns	r3, r3
 8001b42:	401a      	ands	r2, r3
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	f003 0318 	and.w	r3, r3, #24
 8001b4a:	4908      	ldr	r1, [pc, #32]	; (8001b6c <LL_ADC_SetChannelSingleDiff+0x44>)
 8001b4c:	40d9      	lsrs	r1, r3
 8001b4e:	68bb      	ldr	r3, [r7, #8]
 8001b50:	400b      	ands	r3, r1
 8001b52:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001b56:	431a      	orrs	r2, r3
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 8001b5e:	bf00      	nop
 8001b60:	3714      	adds	r7, #20
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop
 8001b6c:	000fffff 	.word	0x000fffff

08001b70 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	689b      	ldr	r3, [r3, #8]
 8001b7c:	f003 031f 	and.w	r3, r3, #31
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	370c      	adds	r7, #12
 8001b84:	46bd      	mov	sp, r7
 8001b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8a:	4770      	bx	lr

08001b8c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	689a      	ldr	r2, [r3, #8]
 8001b98:	4b04      	ldr	r3, [pc, #16]	; (8001bac <LL_ADC_DisableDeepPowerDown+0x20>)
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	687a      	ldr	r2, [r7, #4]
 8001b9e:	6093      	str	r3, [r2, #8]
}
 8001ba0:	bf00      	nop
 8001ba2:	370c      	adds	r7, #12
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr
 8001bac:	5fffffc0 	.word	0x5fffffc0

08001bb0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001bc0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001bc4:	d101      	bne.n	8001bca <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e000      	b.n	8001bcc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001bca:	2300      	movs	r3, #0
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	370c      	adds	r7, #12
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr

08001bd8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	689a      	ldr	r2, [r3, #8]
 8001be4:	4b05      	ldr	r3, [pc, #20]	; (8001bfc <LL_ADC_EnableInternalRegulator+0x24>)
 8001be6:	4013      	ands	r3, r2
 8001be8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001bf0:	bf00      	nop
 8001bf2:	370c      	adds	r7, #12
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr
 8001bfc:	6fffffc0 	.word	0x6fffffc0

08001c00 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b083      	sub	sp, #12
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	689b      	ldr	r3, [r3, #8]
 8001c0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c10:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001c14:	d101      	bne.n	8001c1a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001c16:	2301      	movs	r3, #1
 8001c18:	e000      	b.n	8001c1c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001c1a:	2300      	movs	r3, #0
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	370c      	adds	r7, #12
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr

08001c28 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	689a      	ldr	r2, [r3, #8]
 8001c34:	4b05      	ldr	r3, [pc, #20]	; (8001c4c <LL_ADC_Enable+0x24>)
 8001c36:	4013      	ands	r3, r2
 8001c38:	f043 0201 	orr.w	r2, r3, #1
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001c40:	bf00      	nop
 8001c42:	370c      	adds	r7, #12
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr
 8001c4c:	7fffffc0 	.word	0x7fffffc0

08001c50 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b083      	sub	sp, #12
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	f003 0301 	and.w	r3, r3, #1
 8001c60:	2b01      	cmp	r3, #1
 8001c62:	d101      	bne.n	8001c68 <LL_ADC_IsEnabled+0x18>
 8001c64:	2301      	movs	r3, #1
 8001c66:	e000      	b.n	8001c6a <LL_ADC_IsEnabled+0x1a>
 8001c68:	2300      	movs	r3, #0
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	370c      	adds	r7, #12
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr
	...

08001c78 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b083      	sub	sp, #12
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	689a      	ldr	r2, [r3, #8]
 8001c84:	4b05      	ldr	r3, [pc, #20]	; (8001c9c <LL_ADC_REG_StartConversion+0x24>)
 8001c86:	4013      	ands	r3, r2
 8001c88:	f043 0204 	orr.w	r2, r3, #4
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001c90:	bf00      	nop
 8001c92:	370c      	adds	r7, #12
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr
 8001c9c:	7fffffc0 	.word	0x7fffffc0

08001ca0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	689b      	ldr	r3, [r3, #8]
 8001cac:	f003 0304 	and.w	r3, r3, #4
 8001cb0:	2b04      	cmp	r3, #4
 8001cb2:	d101      	bne.n	8001cb8 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	e000      	b.n	8001cba <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001cb8:	2300      	movs	r3, #0
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	370c      	adds	r7, #12
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr

08001cc6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001cc6:	b480      	push	{r7}
 8001cc8:	b083      	sub	sp, #12
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	689b      	ldr	r3, [r3, #8]
 8001cd2:	f003 0308 	and.w	r3, r3, #8
 8001cd6:	2b08      	cmp	r3, #8
 8001cd8:	d101      	bne.n	8001cde <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001cda:	2301      	movs	r3, #1
 8001cdc:	e000      	b.n	8001ce0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001cde:	2300      	movs	r3, #0
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	370c      	adds	r7, #12
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr

08001cec <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001cec:	b590      	push	{r4, r7, lr}
 8001cee:	b089      	sub	sp, #36	; 0x24
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d101      	bne.n	8001d06 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	e137      	b.n	8001f76 <HAL_ADC_Init+0x28a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	68db      	ldr	r3, [r3, #12]
 8001d0a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d109      	bne.n	8001d28 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d14:	6878      	ldr	r0, [r7, #4]
 8001d16:	f7ff fa47 	bl	80011a8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2200      	movs	r2, #0
 8001d24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f7ff ff3f 	bl	8001bb0 <LL_ADC_IsDeepPowerDownEnabled>
 8001d32:	4603      	mov	r3, r0
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d004      	beq.n	8001d42 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f7ff ff25 	bl	8001b8c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4618      	mov	r0, r3
 8001d48:	f7ff ff5a 	bl	8001c00 <LL_ADC_IsInternalRegulatorEnabled>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d113      	bne.n	8001d7a <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4618      	mov	r0, r3
 8001d58:	f7ff ff3e 	bl	8001bd8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001d5c:	4b88      	ldr	r3, [pc, #544]	; (8001f80 <HAL_ADC_Init+0x294>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	099b      	lsrs	r3, r3, #6
 8001d62:	4a88      	ldr	r2, [pc, #544]	; (8001f84 <HAL_ADC_Init+0x298>)
 8001d64:	fba2 2303 	umull	r2, r3, r2, r3
 8001d68:	099b      	lsrs	r3, r3, #6
 8001d6a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001d6c:	e002      	b.n	8001d74 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	3b01      	subs	r3, #1
 8001d72:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d1f9      	bne.n	8001d6e <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f7ff ff3e 	bl	8001c00 <LL_ADC_IsInternalRegulatorEnabled>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d10d      	bne.n	8001da6 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d8e:	f043 0210 	orr.w	r2, r3, #16
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d9a:	f043 0201 	orr.w	r2, r3, #1
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4618      	mov	r0, r3
 8001dac:	f7ff ff78 	bl	8001ca0 <LL_ADC_REG_IsConversionOngoing>
 8001db0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001db6:	f003 0310 	and.w	r3, r3, #16
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	f040 80d2 	bne.w	8001f64 <HAL_ADC_Init+0x278>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	f040 80ce 	bne.w	8001f64 <HAL_ADC_Init+0x278>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dcc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001dd0:	f043 0202 	orr.w	r2, r3, #2
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7ff ff37 	bl	8001c50 <LL_ADC_IsEnabled>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d110      	bne.n	8001e0a <HAL_ADC_Init+0x11e>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001de8:	4867      	ldr	r0, [pc, #412]	; (8001f88 <HAL_ADC_Init+0x29c>)
 8001dea:	f7ff ff31 	bl	8001c50 <LL_ADC_IsEnabled>
 8001dee:	4604      	mov	r4, r0
 8001df0:	4866      	ldr	r0, [pc, #408]	; (8001f8c <HAL_ADC_Init+0x2a0>)
 8001df2:	f7ff ff2d 	bl	8001c50 <LL_ADC_IsEnabled>
 8001df6:	4603      	mov	r3, r0
 8001df8:	4323      	orrs	r3, r4
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d105      	bne.n	8001e0a <HAL_ADC_Init+0x11e>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	4619      	mov	r1, r3
 8001e04:	4862      	ldr	r0, [pc, #392]	; (8001f90 <HAL_ADC_Init+0x2a4>)
 8001e06:	f7ff fd89 	bl	800191c <LL_ADC_SetCommonClock>
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
#if defined(ADC_VER_V5_3)

    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	7d5b      	ldrb	r3, [r3, #21]
 8001e0e:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                    |
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001e14:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                 |
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	689b      	ldr	r3, [r3, #8]
                hadc->Init.Overrun                                                    |
 8001e1a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	7f1b      	ldrb	r3, [r3, #28]
 8001e20:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001e22:	4313      	orrs	r3, r2
 8001e24:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	7f1b      	ldrb	r3, [r3, #28]
 8001e2a:	2b01      	cmp	r3, #1
 8001e2c:	d106      	bne.n	8001e3c <HAL_ADC_Init+0x150>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6a1b      	ldr	r3, [r3, #32]
 8001e32:	3b01      	subs	r3, #1
 8001e34:	045b      	lsls	r3, r3, #17
 8001e36:	69ba      	ldr	r2, [r7, #24]
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d009      	beq.n	8001e58 <HAL_ADC_Init+0x16c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e48:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e50:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e52:	69ba      	ldr	r2, [r7, #24]
 8001e54:	4313      	orrs	r3, r2
 8001e56:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	68da      	ldr	r2, [r3, #12]
 8001e5e:	4b4d      	ldr	r3, [pc, #308]	; (8001f94 <HAL_ADC_Init+0x2a8>)
 8001e60:	4013      	ands	r3, r2
 8001e62:	687a      	ldr	r2, [r7, #4]
 8001e64:	6812      	ldr	r2, [r2, #0]
 8001e66:	69b9      	ldr	r1, [r7, #24]
 8001e68:	430b      	orrs	r3, r1
 8001e6a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4618      	mov	r0, r3
 8001e72:	f7ff ff15 	bl	8001ca0 <LL_ADC_REG_IsConversionOngoing>
 8001e76:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f7ff ff22 	bl	8001cc6 <LL_ADC_INJ_IsConversionOngoing>
 8001e82:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d14a      	bne.n	8001f20 <HAL_ADC_Init+0x234>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d147      	bne.n	8001f20 <HAL_ADC_Init+0x234>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	7d1b      	ldrb	r3, [r3, #20]
 8001e94:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	68da      	ldr	r2, [r3, #12]
 8001ea4:	4b3c      	ldr	r3, [pc, #240]	; (8001f98 <HAL_ADC_Init+0x2ac>)
 8001ea6:	4013      	ands	r3, r2
 8001ea8:	687a      	ldr	r2, [r7, #4]
 8001eaa:	6812      	ldr	r2, [r2, #0]
 8001eac:	69b9      	ldr	r1, [r7, #24]
 8001eae:	430b      	orrs	r3, r1
 8001eb0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001eb8:	2b01      	cmp	r3, #1
 8001eba:	d11b      	bne.n	8001ef4 <HAL_ADC_Init+0x208>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ec0:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	691a      	ldr	r2, [r3, #16]
 8001ec8:	4b34      	ldr	r3, [pc, #208]	; (8001f9c <HAL_ADC_Init+0x2b0>)
 8001eca:	4013      	ands	r3, r2
 8001ecc:	687a      	ldr	r2, [r7, #4]
 8001ece:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001ed0:	3a01      	subs	r2, #1
 8001ed2:	0411      	lsls	r1, r2, #16
 8001ed4:	687a      	ldr	r2, [r7, #4]
 8001ed6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001ed8:	4311      	orrs	r1, r2
 8001eda:	687a      	ldr	r2, [r7, #4]
 8001edc:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001ede:	4311      	orrs	r1, r2
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001ee4:	430a      	orrs	r2, r1
 8001ee6:	431a      	orrs	r2, r3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f042 0201 	orr.w	r2, r2, #1
 8001ef0:	611a      	str	r2, [r3, #16]
 8001ef2:	e007      	b.n	8001f04 <HAL_ADC_Init+0x218>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	691a      	ldr	r2, [r3, #16]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f022 0201 	bic.w	r2, r2, #1
 8001f02:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	691b      	ldr	r3, [r3, #16]
 8001f0a:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	430a      	orrs	r2, r1
 8001f18:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f000 fcb4 	bl	8002888 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d10c      	bne.n	8001f42 <HAL_ADC_Init+0x256>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2e:	f023 010f 	bic.w	r1, r3, #15
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	699b      	ldr	r3, [r3, #24]
 8001f36:	1e5a      	subs	r2, r3, #1
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	430a      	orrs	r2, r1
 8001f3e:	631a      	str	r2, [r3, #48]	; 0x30
 8001f40:	e007      	b.n	8001f52 <HAL_ADC_Init+0x266>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f022 020f 	bic.w	r2, r2, #15
 8001f50:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f56:	f023 0303 	bic.w	r3, r3, #3
 8001f5a:	f043 0201 	orr.w	r2, r3, #1
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	655a      	str	r2, [r3, #84]	; 0x54
 8001f62:	e007      	b.n	8001f74 <HAL_ADC_Init+0x288>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f68:	f043 0210 	orr.w	r2, r3, #16
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001f70:	2301      	movs	r3, #1
 8001f72:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001f74:	7ffb      	ldrb	r3, [r7, #31]
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	3724      	adds	r7, #36	; 0x24
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd90      	pop	{r4, r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	24000004 	.word	0x24000004
 8001f84:	053e2d63 	.word	0x053e2d63
 8001f88:	40022000 	.word	0x40022000
 8001f8c:	40022100 	.word	0x40022100
 8001f90:	40022300 	.word	0x40022300
 8001f94:	fff0c003 	.word	0xfff0c003
 8001f98:	ffffbffc 	.word	0xffffbffc
 8001f9c:	fc00f81e 	.word	0xfc00f81e

08001fa0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b086      	sub	sp, #24
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	60f8      	str	r0, [r7, #12]
 8001fa8:	60b9      	str	r1, [r7, #8]
 8001faa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001fac:	484f      	ldr	r0, [pc, #316]	; (80020ec <HAL_ADC_Start_DMA+0x14c>)
 8001fae:	f7ff fddf 	bl	8001b70 <LL_ADC_GetMultimode>
 8001fb2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f7ff fe71 	bl	8001ca0 <LL_ADC_REG_IsConversionOngoing>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	f040 808c 	bne.w	80020de <HAL_ADC_Start_DMA+0x13e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001fcc:	2b01      	cmp	r3, #1
 8001fce:	d101      	bne.n	8001fd4 <HAL_ADC_Start_DMA+0x34>
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	e087      	b.n	80020e4 <HAL_ADC_Start_DMA+0x144>
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d005      	beq.n	8001fee <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	2b05      	cmp	r3, #5
 8001fe6:	d002      	beq.n	8001fee <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001fe8:	693b      	ldr	r3, [r7, #16]
 8001fea:	2b09      	cmp	r3, #9
 8001fec:	d170      	bne.n	80020d0 <HAL_ADC_Start_DMA+0x130>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001fee:	68f8      	ldr	r0, [r7, #12]
 8001ff0:	f000 fb42 	bl	8002678 <ADC_Enable>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001ff8:	7dfb      	ldrb	r3, [r7, #23]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d163      	bne.n	80020c6 <HAL_ADC_Start_DMA+0x126>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002002:	4b3b      	ldr	r3, [pc, #236]	; (80020f0 <HAL_ADC_Start_DMA+0x150>)
 8002004:	4013      	ands	r3, r2
 8002006:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a38      	ldr	r2, [pc, #224]	; (80020f4 <HAL_ADC_Start_DMA+0x154>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d002      	beq.n	800201e <HAL_ADC_Start_DMA+0x7e>
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	e000      	b.n	8002020 <HAL_ADC_Start_DMA+0x80>
 800201e:	4b36      	ldr	r3, [pc, #216]	; (80020f8 <HAL_ADC_Start_DMA+0x158>)
 8002020:	68fa      	ldr	r2, [r7, #12]
 8002022:	6812      	ldr	r2, [r2, #0]
 8002024:	4293      	cmp	r3, r2
 8002026:	d002      	beq.n	800202e <HAL_ADC_Start_DMA+0x8e>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d105      	bne.n	800203a <HAL_ADC_Start_DMA+0x9a>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002032:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800203e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002042:	2b00      	cmp	r3, #0
 8002044:	d006      	beq.n	8002054 <HAL_ADC_Start_DMA+0xb4>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800204a:	f023 0206 	bic.w	r2, r3, #6
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	659a      	str	r2, [r3, #88]	; 0x58
 8002052:	e002      	b.n	800205a <HAL_ADC_Start_DMA+0xba>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	2200      	movs	r2, #0
 8002058:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800205e:	4a27      	ldr	r2, [pc, #156]	; (80020fc <HAL_ADC_Start_DMA+0x15c>)
 8002060:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002066:	4a26      	ldr	r2, [pc, #152]	; (8002100 <HAL_ADC_Start_DMA+0x160>)
 8002068:	641a      	str	r2, [r3, #64]	; 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800206e:	4a25      	ldr	r2, [pc, #148]	; (8002104 <HAL_ADC_Start_DMA+0x164>)
 8002070:	64da      	str	r2, [r3, #76]	; 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	221c      	movs	r2, #28
 8002078:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	2200      	movs	r2, #0
 800207e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	685a      	ldr	r2, [r3, #4]
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f042 0210 	orr.w	r2, r2, #16
 8002090:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800209a:	4619      	mov	r1, r3
 800209c:	4610      	mov	r0, r2
 800209e:	f7ff fd04 	bl	8001aaa <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	3340      	adds	r3, #64	; 0x40
 80020ac:	4619      	mov	r1, r3
 80020ae:	68ba      	ldr	r2, [r7, #8]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	f001 fd0b 	bl	8003acc <HAL_DMA_Start_IT>
 80020b6:	4603      	mov	r3, r0
 80020b8:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4618      	mov	r0, r3
 80020c0:	f7ff fdda 	bl	8001c78 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80020c4:	e00d      	b.n	80020e2 <HAL_ADC_Start_DMA+0x142>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2200      	movs	r2, #0
 80020ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 80020ce:	e008      	b.n	80020e2 <HAL_ADC_Start_DMA+0x142>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	2200      	movs	r2, #0
 80020d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80020dc:	e001      	b.n	80020e2 <HAL_ADC_Start_DMA+0x142>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80020de:	2302      	movs	r3, #2
 80020e0:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80020e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	3718      	adds	r7, #24
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	40022300 	.word	0x40022300
 80020f0:	fffff0fe 	.word	0xfffff0fe
 80020f4:	40022100 	.word	0x40022100
 80020f8:	40022000 	.word	0x40022000
 80020fc:	08002761 	.word	0x08002761
 8002100:	08002839 	.word	0x08002839
 8002104:	08002855 	.word	0x08002855

08002108 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002110:	bf00      	nop
 8002112:	370c      	adds	r7, #12
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr

0800211c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800211c:	b590      	push	{r4, r7, lr}
 800211e:	b099      	sub	sp, #100	; 0x64
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
 8002124:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002126:	2300      	movs	r3, #0
 8002128:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800212c:	2300      	movs	r3, #0
 800212e:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	4aa1      	ldr	r2, [pc, #644]	; (80023bc <HAL_ADC_ConfigChannel+0x2a0>)
 8002136:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800213e:	2b01      	cmp	r3, #1
 8002140:	d101      	bne.n	8002146 <HAL_ADC_ConfigChannel+0x2a>
 8002142:	2302      	movs	r3, #2
 8002144:	e283      	b.n	800264e <HAL_ADC_ConfigChannel+0x532>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2201      	movs	r2, #1
 800214a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4618      	mov	r0, r3
 8002154:	f7ff fda4 	bl	8001ca0 <LL_ADC_REG_IsConversionOngoing>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	f040 8268 	bne.w	8002630 <HAL_ADC_ConfigChannel+0x514>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002168:	2b00      	cmp	r3, #0
 800216a:	d108      	bne.n	800217e <HAL_ADC_ConfigChannel+0x62>
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	0e9b      	lsrs	r3, r3, #26
 8002172:	f003 031f 	and.w	r3, r3, #31
 8002176:	2201      	movs	r2, #1
 8002178:	fa02 f303 	lsl.w	r3, r2, r3
 800217c:	e00f      	b.n	800219e <HAL_ADC_ConfigChannel+0x82>
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	64bb      	str	r3, [r7, #72]	; 0x48
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002184:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002186:	fa93 f3a3 	rbit	r3, r3
 800218a:	647b      	str	r3, [r7, #68]	; 0x44
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800218c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800218e:	fab3 f383 	clz	r3, r3
 8002192:	b2db      	uxtb	r3, r3
 8002194:	f003 031f 	and.w	r3, r3, #31
 8002198:	2201      	movs	r2, #1
 800219a:	fa02 f303 	lsl.w	r3, r2, r3
 800219e:	687a      	ldr	r2, [r7, #4]
 80021a0:	6812      	ldr	r2, [r2, #0]
 80021a2:	69d1      	ldr	r1, [r2, #28]
 80021a4:	687a      	ldr	r2, [r7, #4]
 80021a6:	6812      	ldr	r2, [r2, #0]
 80021a8:	430b      	orrs	r3, r1
 80021aa:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6818      	ldr	r0, [r3, #0]
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	6859      	ldr	r1, [r3, #4]
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	461a      	mov	r2, r3
 80021ba:	f7ff fc4a 	bl	8001a52 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4618      	mov	r0, r3
 80021c4:	f7ff fd6c 	bl	8001ca0 <LL_ADC_REG_IsConversionOngoing>
 80021c8:	65b8      	str	r0, [r7, #88]	; 0x58
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4618      	mov	r0, r3
 80021d0:	f7ff fd79 	bl	8001cc6 <LL_ADC_INJ_IsConversionOngoing>
 80021d4:	6578      	str	r0, [r7, #84]	; 0x54
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80021d6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80021d8:	2b00      	cmp	r3, #0
 80021da:	f040 80a0 	bne.w	800231e <HAL_ADC_ConfigChannel+0x202>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80021de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	f040 809c 	bne.w	800231e <HAL_ADC_ConfigChannel+0x202>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6818      	ldr	r0, [r3, #0]
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	6819      	ldr	r1, [r3, #0]
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	461a      	mov	r2, r3
 80021f4:	f7ff fc6c 	bl	8001ad0 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	68db      	ldr	r3, [r3, #12]
 80021fe:	f003 0310 	and.w	r3, r3, #16
 8002202:	2b00      	cmp	r3, #0
 8002204:	d10b      	bne.n	800221e <HAL_ADC_ConfigChannel+0x102>
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	695a      	ldr	r2, [r3, #20]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	68db      	ldr	r3, [r3, #12]
 8002210:	089b      	lsrs	r3, r3, #2
 8002212:	f003 0307 	and.w	r3, r3, #7
 8002216:	005b      	lsls	r3, r3, #1
 8002218:	fa02 f303 	lsl.w	r3, r2, r3
 800221c:	e00a      	b.n	8002234 <HAL_ADC_ConfigChannel+0x118>
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	695a      	ldr	r2, [r3, #20]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	68db      	ldr	r3, [r3, #12]
 8002228:	089b      	lsrs	r3, r3, #2
 800222a:	f003 0304 	and.w	r3, r3, #4
 800222e:	005b      	lsls	r3, r3, #1
 8002230:	fa02 f303 	lsl.w	r3, r2, r3
 8002234:	653b      	str	r3, [r7, #80]	; 0x50
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	691b      	ldr	r3, [r3, #16]
 800223a:	2b04      	cmp	r3, #4
 800223c:	d027      	beq.n	800228e <HAL_ADC_ConfigChannel+0x172>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6818      	ldr	r0, [r3, #0]
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	6919      	ldr	r1, [r3, #16]
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800224c:	f7ff fb9a 	bl	8001984 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6818      	ldr	r0, [r3, #0]
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	6919      	ldr	r1, [r3, #16]
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	7e5b      	ldrb	r3, [r3, #25]
 800225c:	2b01      	cmp	r3, #1
 800225e:	d102      	bne.n	8002266 <HAL_ADC_ConfigChannel+0x14a>
 8002260:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8002264:	e000      	b.n	8002268 <HAL_ADC_ConfigChannel+0x14c>
 8002266:	2300      	movs	r3, #0
 8002268:	461a      	mov	r2, r3
 800226a:	f7ff fbc4 	bl	80019f6 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6818      	ldr	r0, [r3, #0]
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	6919      	ldr	r1, [r3, #16]
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	7e1b      	ldrb	r3, [r3, #24]
 800227a:	2b01      	cmp	r3, #1
 800227c:	d102      	bne.n	8002284 <HAL_ADC_ConfigChannel+0x168>
 800227e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002282:	e000      	b.n	8002286 <HAL_ADC_ConfigChannel+0x16a>
 8002284:	2300      	movs	r3, #0
 8002286:	461a      	mov	r2, r3
 8002288:	f7ff fb9c 	bl	80019c4 <LL_ADC_SetDataRightShift>
 800228c:	e047      	b.n	800231e <HAL_ADC_ConfigChannel+0x202>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002294:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	069b      	lsls	r3, r3, #26
 800229e:	429a      	cmp	r2, r3
 80022a0:	d107      	bne.n	80022b2 <HAL_ADC_ConfigChannel+0x196>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80022b0:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80022b8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	069b      	lsls	r3, r3, #26
 80022c2:	429a      	cmp	r2, r3
 80022c4:	d107      	bne.n	80022d6 <HAL_ADC_ConfigChannel+0x1ba>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80022d4:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80022dc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	069b      	lsls	r3, r3, #26
 80022e6:	429a      	cmp	r2, r3
 80022e8:	d107      	bne.n	80022fa <HAL_ADC_ConfigChannel+0x1de>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80022f8:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002300:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	069b      	lsls	r3, r3, #26
 800230a:	429a      	cmp	r2, r3
 800230c:	d107      	bne.n	800231e <HAL_ADC_ConfigChannel+0x202>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800231c:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4618      	mov	r0, r3
 8002324:	f7ff fc94 	bl	8001c50 <LL_ADC_IsEnabled>
 8002328:	4603      	mov	r3, r0
 800232a:	2b00      	cmp	r3, #0
 800232c:	f040 8189 	bne.w	8002642 <HAL_ADC_ConfigChannel+0x526>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6818      	ldr	r0, [r3, #0]
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	6819      	ldr	r1, [r3, #0]
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	461a      	mov	r2, r3
 800233e:	f7ff fbf3 	bl	8001b28 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	68db      	ldr	r3, [r3, #12]
 8002346:	4a1d      	ldr	r2, [pc, #116]	; (80023bc <HAL_ADC_ConfigChannel+0x2a0>)
 8002348:	4293      	cmp	r3, r2
 800234a:	f040 80ff 	bne.w	800254c <HAL_ADC_ConfigChannel+0x430>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800235a:	2b00      	cmp	r3, #0
 800235c:	d10b      	bne.n	8002376 <HAL_ADC_ConfigChannel+0x25a>
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	0e9b      	lsrs	r3, r3, #26
 8002364:	3301      	adds	r3, #1
 8002366:	f003 031f 	and.w	r3, r3, #31
 800236a:	2b09      	cmp	r3, #9
 800236c:	bf94      	ite	ls
 800236e:	2301      	movls	r3, #1
 8002370:	2300      	movhi	r3, #0
 8002372:	b2db      	uxtb	r3, r3
 8002374:	e012      	b.n	800239c <HAL_ADC_ConfigChannel+0x280>
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800237c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800237e:	fa93 f3a3 	rbit	r3, r3
 8002382:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8002384:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002386:	fab3 f383 	clz	r3, r3
 800238a:	b2db      	uxtb	r3, r3
 800238c:	3301      	adds	r3, #1
 800238e:	f003 031f 	and.w	r3, r3, #31
 8002392:	2b09      	cmp	r3, #9
 8002394:	bf94      	ite	ls
 8002396:	2301      	movls	r3, #1
 8002398:	2300      	movhi	r3, #0
 800239a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800239c:	2b00      	cmp	r3, #0
 800239e:	d066      	beq.n	800246e <HAL_ADC_ConfigChannel+0x352>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d109      	bne.n	80023c0 <HAL_ADC_ConfigChannel+0x2a4>
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	0e9b      	lsrs	r3, r3, #26
 80023b2:	3301      	adds	r3, #1
 80023b4:	069b      	lsls	r3, r3, #26
 80023b6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80023ba:	e010      	b.n	80023de <HAL_ADC_ConfigChannel+0x2c2>
 80023bc:	47ff0000 	.word	0x47ff0000
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023c8:	fa93 f3a3 	rbit	r3, r3
 80023cc:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80023ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023d0:	fab3 f383 	clz	r3, r3
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	3301      	adds	r3, #1
 80023d8:	069b      	lsls	r3, r3, #26
 80023da:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d109      	bne.n	80023fe <HAL_ADC_ConfigChannel+0x2e2>
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	0e9b      	lsrs	r3, r3, #26
 80023f0:	3301      	adds	r3, #1
 80023f2:	f003 031f 	and.w	r3, r3, #31
 80023f6:	2101      	movs	r1, #1
 80023f8:	fa01 f303 	lsl.w	r3, r1, r3
 80023fc:	e010      	b.n	8002420 <HAL_ADC_ConfigChannel+0x304>
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002404:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002406:	fa93 f3a3 	rbit	r3, r3
 800240a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800240c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800240e:	fab3 f383 	clz	r3, r3
 8002412:	b2db      	uxtb	r3, r3
 8002414:	3301      	adds	r3, #1
 8002416:	f003 031f 	and.w	r3, r3, #31
 800241a:	2101      	movs	r1, #1
 800241c:	fa01 f303 	lsl.w	r3, r1, r3
 8002420:	ea42 0103 	orr.w	r1, r2, r3
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800242c:	2b00      	cmp	r3, #0
 800242e:	d10a      	bne.n	8002446 <HAL_ADC_ConfigChannel+0x32a>
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	0e9b      	lsrs	r3, r3, #26
 8002436:	3301      	adds	r3, #1
 8002438:	f003 021f 	and.w	r2, r3, #31
 800243c:	4613      	mov	r3, r2
 800243e:	005b      	lsls	r3, r3, #1
 8002440:	4413      	add	r3, r2
 8002442:	051b      	lsls	r3, r3, #20
 8002444:	e011      	b.n	800246a <HAL_ADC_ConfigChannel+0x34e>
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800244c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800244e:	fa93 f3a3 	rbit	r3, r3
 8002452:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8002454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002456:	fab3 f383 	clz	r3, r3
 800245a:	b2db      	uxtb	r3, r3
 800245c:	3301      	adds	r3, #1
 800245e:	f003 021f 	and.w	r2, r3, #31
 8002462:	4613      	mov	r3, r2
 8002464:	005b      	lsls	r3, r3, #1
 8002466:	4413      	add	r3, r2
 8002468:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800246a:	430b      	orrs	r3, r1
 800246c:	e069      	b.n	8002542 <HAL_ADC_ConfigChannel+0x426>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002476:	2b00      	cmp	r3, #0
 8002478:	d107      	bne.n	800248a <HAL_ADC_ConfigChannel+0x36e>
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	0e9b      	lsrs	r3, r3, #26
 8002480:	3301      	adds	r3, #1
 8002482:	069b      	lsls	r3, r3, #26
 8002484:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002488:	e00e      	b.n	80024a8 <HAL_ADC_ConfigChannel+0x38c>
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002490:	6a3b      	ldr	r3, [r7, #32]
 8002492:	fa93 f3a3 	rbit	r3, r3
 8002496:	61fb      	str	r3, [r7, #28]
  return result;
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	fab3 f383 	clz	r3, r3
 800249e:	b2db      	uxtb	r3, r3
 80024a0:	3301      	adds	r3, #1
 80024a2:	069b      	lsls	r3, r3, #26
 80024a4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d109      	bne.n	80024c8 <HAL_ADC_ConfigChannel+0x3ac>
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	0e9b      	lsrs	r3, r3, #26
 80024ba:	3301      	adds	r3, #1
 80024bc:	f003 031f 	and.w	r3, r3, #31
 80024c0:	2101      	movs	r1, #1
 80024c2:	fa01 f303 	lsl.w	r3, r1, r3
 80024c6:	e010      	b.n	80024ea <HAL_ADC_ConfigChannel+0x3ce>
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ce:	69bb      	ldr	r3, [r7, #24]
 80024d0:	fa93 f3a3 	rbit	r3, r3
 80024d4:	617b      	str	r3, [r7, #20]
  return result;
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	fab3 f383 	clz	r3, r3
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	3301      	adds	r3, #1
 80024e0:	f003 031f 	and.w	r3, r3, #31
 80024e4:	2101      	movs	r1, #1
 80024e6:	fa01 f303 	lsl.w	r3, r1, r3
 80024ea:	ea42 0103 	orr.w	r1, r2, r3
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d10d      	bne.n	8002516 <HAL_ADC_ConfigChannel+0x3fa>
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	0e9b      	lsrs	r3, r3, #26
 8002500:	3301      	adds	r3, #1
 8002502:	f003 021f 	and.w	r2, r3, #31
 8002506:	4613      	mov	r3, r2
 8002508:	005b      	lsls	r3, r3, #1
 800250a:	4413      	add	r3, r2
 800250c:	3b1e      	subs	r3, #30
 800250e:	051b      	lsls	r3, r3, #20
 8002510:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002514:	e014      	b.n	8002540 <HAL_ADC_ConfigChannel+0x424>
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800251c:	693b      	ldr	r3, [r7, #16]
 800251e:	fa93 f3a3 	rbit	r3, r3
 8002522:	60fb      	str	r3, [r7, #12]
  return result;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	fab3 f383 	clz	r3, r3
 800252a:	b2db      	uxtb	r3, r3
 800252c:	3301      	adds	r3, #1
 800252e:	f003 021f 	and.w	r2, r3, #31
 8002532:	4613      	mov	r3, r2
 8002534:	005b      	lsls	r3, r3, #1
 8002536:	4413      	add	r3, r2
 8002538:	3b1e      	subs	r3, #30
 800253a:	051b      	lsls	r3, r3, #20
 800253c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002540:	430b      	orrs	r3, r1
 8002542:	683a      	ldr	r2, [r7, #0]
 8002544:	6892      	ldr	r2, [r2, #8]
 8002546:	4619      	mov	r1, r3
 8002548:	f7ff fac2 	bl	8001ad0 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	2b00      	cmp	r3, #0
 8002552:	da76      	bge.n	8002642 <HAL_ADC_ConfigChannel+0x526>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002554:	4840      	ldr	r0, [pc, #256]	; (8002658 <HAL_ADC_ConfigChannel+0x53c>)
 8002556:	f7ff fa07 	bl	8001968 <LL_ADC_GetCommonPathInternalCh>
 800255a:	64f8      	str	r0, [r7, #76]	; 0x4c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800255c:	483f      	ldr	r0, [pc, #252]	; (800265c <HAL_ADC_ConfigChannel+0x540>)
 800255e:	f7ff fb77 	bl	8001c50 <LL_ADC_IsEnabled>
 8002562:	4604      	mov	r4, r0
 8002564:	483e      	ldr	r0, [pc, #248]	; (8002660 <HAL_ADC_ConfigChannel+0x544>)
 8002566:	f7ff fb73 	bl	8001c50 <LL_ADC_IsEnabled>
 800256a:	4603      	mov	r3, r0
 800256c:	4323      	orrs	r3, r4
 800256e:	2b00      	cmp	r3, #0
 8002570:	d154      	bne.n	800261c <HAL_ADC_ConfigChannel+0x500>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a3b      	ldr	r2, [pc, #236]	; (8002664 <HAL_ADC_ConfigChannel+0x548>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d121      	bne.n	80025c0 <HAL_ADC_ConfigChannel+0x4a4>
 800257c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800257e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002582:	2b00      	cmp	r3, #0
 8002584:	d11c      	bne.n	80025c0 <HAL_ADC_ConfigChannel+0x4a4>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a35      	ldr	r2, [pc, #212]	; (8002660 <HAL_ADC_ConfigChannel+0x544>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d158      	bne.n	8002642 <HAL_ADC_ConfigChannel+0x526>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002590:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002592:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002596:	4619      	mov	r1, r3
 8002598:	482f      	ldr	r0, [pc, #188]	; (8002658 <HAL_ADC_ConfigChannel+0x53c>)
 800259a:	f7ff f9d2 	bl	8001942 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800259e:	4b32      	ldr	r3, [pc, #200]	; (8002668 <HAL_ADC_ConfigChannel+0x54c>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	099b      	lsrs	r3, r3, #6
 80025a4:	4a31      	ldr	r2, [pc, #196]	; (800266c <HAL_ADC_ConfigChannel+0x550>)
 80025a6:	fba2 2303 	umull	r2, r3, r2, r3
 80025aa:	099b      	lsrs	r3, r3, #6
 80025ac:	005b      	lsls	r3, r3, #1
 80025ae:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80025b0:	e002      	b.n	80025b8 <HAL_ADC_ConfigChannel+0x49c>
              {
                wait_loop_index--;
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	3b01      	subs	r3, #1
 80025b6:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d1f9      	bne.n	80025b2 <HAL_ADC_ConfigChannel+0x496>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80025be:	e040      	b.n	8002642 <HAL_ADC_ConfigChannel+0x526>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a2a      	ldr	r2, [pc, #168]	; (8002670 <HAL_ADC_ConfigChannel+0x554>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d111      	bne.n	80025ee <HAL_ADC_ConfigChannel+0x4d2>
 80025ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80025cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d10c      	bne.n	80025ee <HAL_ADC_ConfigChannel+0x4d2>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a21      	ldr	r2, [pc, #132]	; (8002660 <HAL_ADC_ConfigChannel+0x544>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d131      	bne.n	8002642 <HAL_ADC_ConfigChannel+0x526>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80025de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80025e0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80025e4:	4619      	mov	r1, r3
 80025e6:	481c      	ldr	r0, [pc, #112]	; (8002658 <HAL_ADC_ConfigChannel+0x53c>)
 80025e8:	f7ff f9ab 	bl	8001942 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80025ec:	e029      	b.n	8002642 <HAL_ADC_ConfigChannel+0x526>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a20      	ldr	r2, [pc, #128]	; (8002674 <HAL_ADC_ConfigChannel+0x558>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d124      	bne.n	8002642 <HAL_ADC_ConfigChannel+0x526>
 80025f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80025fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d11f      	bne.n	8002642 <HAL_ADC_ConfigChannel+0x526>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a16      	ldr	r2, [pc, #88]	; (8002660 <HAL_ADC_ConfigChannel+0x544>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d11a      	bne.n	8002642 <HAL_ADC_ConfigChannel+0x526>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800260c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800260e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002612:	4619      	mov	r1, r3
 8002614:	4810      	ldr	r0, [pc, #64]	; (8002658 <HAL_ADC_ConfigChannel+0x53c>)
 8002616:	f7ff f994 	bl	8001942 <LL_ADC_SetCommonPathInternalCh>
 800261a:	e012      	b.n	8002642 <HAL_ADC_ConfigChannel+0x526>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002620:	f043 0220 	orr.w	r2, r3, #32
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800262e:	e008      	b.n	8002642 <HAL_ADC_ConfigChannel+0x526>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002634:	f043 0220 	orr.w	r2, r3, #32
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800263c:	2301      	movs	r3, #1
 800263e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2200      	movs	r2, #0
 8002646:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800264a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800264e:	4618      	mov	r0, r3
 8002650:	3764      	adds	r7, #100	; 0x64
 8002652:	46bd      	mov	sp, r7
 8002654:	bd90      	pop	{r4, r7, pc}
 8002656:	bf00      	nop
 8002658:	40022300 	.word	0x40022300
 800265c:	40022000 	.word	0x40022000
 8002660:	40022100 	.word	0x40022100
 8002664:	cb840000 	.word	0xcb840000
 8002668:	24000004 	.word	0x24000004
 800266c:	053e2d63 	.word	0x053e2d63
 8002670:	bac04000 	.word	0xbac04000
 8002674:	cfb80000 	.word	0xcfb80000

08002678 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b084      	sub	sp, #16
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4618      	mov	r0, r3
 8002686:	f7ff fae3 	bl	8001c50 <LL_ADC_IsEnabled>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	d15a      	bne.n	8002746 <ADC_Enable+0xce>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	689a      	ldr	r2, [r3, #8]
 8002696:	4b2e      	ldr	r3, [pc, #184]	; (8002750 <ADC_Enable+0xd8>)
 8002698:	4013      	ands	r3, r2
 800269a:	2b00      	cmp	r3, #0
 800269c:	d00d      	beq.n	80026ba <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026a2:	f043 0210 	orr.w	r2, r3, #16
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026ae:	f043 0201 	orr.w	r2, r3, #1
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	e046      	b.n	8002748 <ADC_Enable+0xd0>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4618      	mov	r0, r3
 80026c0:	f7ff fab2 	bl	8001c28 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80026c4:	f7ff f8fc 	bl	80018c0 <HAL_GetTick>
 80026c8:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80026ca:	4822      	ldr	r0, [pc, #136]	; (8002754 <ADC_Enable+0xdc>)
 80026cc:	f7ff fa50 	bl	8001b70 <LL_ADC_GetMultimode>
 80026d0:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a20      	ldr	r2, [pc, #128]	; (8002758 <ADC_Enable+0xe0>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d002      	beq.n	80026e2 <ADC_Enable+0x6a>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	e000      	b.n	80026e4 <ADC_Enable+0x6c>
 80026e2:	4b1e      	ldr	r3, [pc, #120]	; (800275c <ADC_Enable+0xe4>)
 80026e4:	687a      	ldr	r2, [r7, #4]
 80026e6:	6812      	ldr	r2, [r2, #0]
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d025      	beq.n	8002738 <ADC_Enable+0xc0>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d129      	bne.n	8002746 <ADC_Enable+0xce>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80026f2:	e021      	b.n	8002738 <ADC_Enable+0xc0>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4618      	mov	r0, r3
 80026fa:	f7ff faa9 	bl	8001c50 <LL_ADC_IsEnabled>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d104      	bne.n	800270e <ADC_Enable+0x96>
        {
          LL_ADC_Enable(hadc->Instance);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4618      	mov	r0, r3
 800270a:	f7ff fa8d 	bl	8001c28 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800270e:	f7ff f8d7 	bl	80018c0 <HAL_GetTick>
 8002712:	4602      	mov	r2, r0
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	1ad3      	subs	r3, r2, r3
 8002718:	2b02      	cmp	r3, #2
 800271a:	d90d      	bls.n	8002738 <ADC_Enable+0xc0>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002720:	f043 0210 	orr.w	r2, r3, #16
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800272c:	f043 0201 	orr.w	r2, r3, #1
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002734:	2301      	movs	r3, #1
 8002736:	e007      	b.n	8002748 <ADC_Enable+0xd0>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f003 0301 	and.w	r3, r3, #1
 8002742:	2b01      	cmp	r3, #1
 8002744:	d1d6      	bne.n	80026f4 <ADC_Enable+0x7c>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002746:	2300      	movs	r3, #0
}
 8002748:	4618      	mov	r0, r3
 800274a:	3710      	adds	r7, #16
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}
 8002750:	8000003f 	.word	0x8000003f
 8002754:	40022300 	.word	0x40022300
 8002758:	40022100 	.word	0x40022100
 800275c:	40022000 	.word	0x40022000

08002760 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b084      	sub	sp, #16
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800276c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002772:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002776:	2b00      	cmp	r3, #0
 8002778:	d14b      	bne.n	8002812 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800277e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f003 0308 	and.w	r3, r3, #8
 8002790:	2b00      	cmp	r3, #0
 8002792:	d021      	beq.n	80027d8 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4618      	mov	r0, r3
 800279a:	f7ff f947 	bl	8001a2c <LL_ADC_REG_IsTriggerSourceSWStart>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d032      	beq.n	800280a <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	68db      	ldr	r3, [r3, #12]
 80027aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d12b      	bne.n	800280a <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027b6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027c2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d11f      	bne.n	800280a <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027ce:	f043 0201 	orr.w	r2, r3, #1
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	655a      	str	r2, [r3, #84]	; 0x54
 80027d6:	e018      	b.n	800280a <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	68db      	ldr	r3, [r3, #12]
 80027de:	f003 0303 	and.w	r3, r3, #3
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d111      	bne.n	800280a <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027ea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027f6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d105      	bne.n	800280a <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002802:	f043 0201 	orr.w	r2, r3, #1
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800280a:	68f8      	ldr	r0, [r7, #12]
 800280c:	f7fe fc92 	bl	8001134 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002810:	e00e      	b.n	8002830 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002816:	f003 0310 	and.w	r3, r3, #16
 800281a:	2b00      	cmp	r3, #0
 800281c:	d003      	beq.n	8002826 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800281e:	68f8      	ldr	r0, [r7, #12]
 8002820:	f7ff fc72 	bl	8002108 <HAL_ADC_ErrorCallback>
}
 8002824:	e004      	b.n	8002830 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800282a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800282c:	6878      	ldr	r0, [r7, #4]
 800282e:	4798      	blx	r3
}
 8002830:	bf00      	nop
 8002832:	3710      	adds	r7, #16
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}

08002838 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b084      	sub	sp, #16
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002844:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002846:	68f8      	ldr	r0, [r7, #12]
 8002848:	f7fe fc56 	bl	80010f8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800284c:	bf00      	nop
 800284e:	3710      	adds	r7, #16
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}

08002854 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b084      	sub	sp, #16
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002860:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002866:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002872:	f043 0204 	orr.w	r2, r3, #4
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800287a:	68f8      	ldr	r0, [r7, #12]
 800287c:	f7ff fc44 	bl	8002108 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002880:	bf00      	nop
 8002882:	3710      	adds	r7, #16
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}

08002888 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b084      	sub	sp, #16
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002890:	4b56      	ldr	r3, [pc, #344]	; (80029ec <ADC_ConfigureBoostMode+0x164>)
 8002892:	689b      	ldr	r3, [r3, #8]
 8002894:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002898:	2b00      	cmp	r3, #0
 800289a:	d01a      	beq.n	80028d2 <ADC_ConfigureBoostMode+0x4a>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800289c:	f004 f850 	bl	8006940 <HAL_RCC_GetHCLKFreq>
 80028a0:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80028aa:	d006      	beq.n	80028ba <ADC_ConfigureBoostMode+0x32>
 80028ac:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80028b0:	d00b      	beq.n	80028ca <ADC_ConfigureBoostMode+0x42>
 80028b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028b6:	d000      	beq.n	80028ba <ADC_ConfigureBoostMode+0x32>
        break;
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
        break;
      default:
        break;
 80028b8:	e05d      	b.n	8002976 <ADC_ConfigureBoostMode+0xee>
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	0c1b      	lsrs	r3, r3, #16
 80028c0:	68fa      	ldr	r2, [r7, #12]
 80028c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80028c6:	60fb      	str	r3, [r7, #12]
        break;
 80028c8:	e055      	b.n	8002976 <ADC_ConfigureBoostMode+0xee>
        freq /= 4UL;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	089b      	lsrs	r3, r3, #2
 80028ce:	60fb      	str	r3, [r7, #12]
        break;
 80028d0:	e051      	b.n	8002976 <ADC_ConfigureBoostMode+0xee>
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80028d2:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80028d6:	f004 ff43 	bl	8007760 <HAL_RCCEx_GetPeriphCLKFreq>
 80028da:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80028e4:	d02a      	beq.n	800293c <ADC_ConfigureBoostMode+0xb4>
 80028e6:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80028ea:	d813      	bhi.n	8002914 <ADC_ConfigureBoostMode+0x8c>
 80028ec:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80028f0:	d024      	beq.n	800293c <ADC_ConfigureBoostMode+0xb4>
 80028f2:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80028f6:	d806      	bhi.n	8002906 <ADC_ConfigureBoostMode+0x7e>
 80028f8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80028fc:	d01e      	beq.n	800293c <ADC_ConfigureBoostMode+0xb4>
 80028fe:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002902:	d01b      	beq.n	800293c <ADC_ConfigureBoostMode+0xb4>
        break;
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
        break;
      default:
        break;
 8002904:	e037      	b.n	8002976 <ADC_ConfigureBoostMode+0xee>
    switch (hadc->Init.ClockPrescaler)
 8002906:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800290a:	d017      	beq.n	800293c <ADC_ConfigureBoostMode+0xb4>
 800290c:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8002910:	d014      	beq.n	800293c <ADC_ConfigureBoostMode+0xb4>
        break;
 8002912:	e030      	b.n	8002976 <ADC_ConfigureBoostMode+0xee>
    switch (hadc->Init.ClockPrescaler)
 8002914:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8002918:	d021      	beq.n	800295e <ADC_ConfigureBoostMode+0xd6>
 800291a:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 800291e:	d806      	bhi.n	800292e <ADC_ConfigureBoostMode+0xa6>
 8002920:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8002924:	d013      	beq.n	800294e <ADC_ConfigureBoostMode+0xc6>
 8002926:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800292a:	d014      	beq.n	8002956 <ADC_ConfigureBoostMode+0xce>
        break;
 800292c:	e023      	b.n	8002976 <ADC_ConfigureBoostMode+0xee>
    switch (hadc->Init.ClockPrescaler)
 800292e:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8002932:	d018      	beq.n	8002966 <ADC_ConfigureBoostMode+0xde>
 8002934:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8002938:	d019      	beq.n	800296e <ADC_ConfigureBoostMode+0xe6>
        break;
 800293a:	e01c      	b.n	8002976 <ADC_ConfigureBoostMode+0xee>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	0c9b      	lsrs	r3, r3, #18
 8002942:	005b      	lsls	r3, r3, #1
 8002944:	68fa      	ldr	r2, [r7, #12]
 8002946:	fbb2 f3f3 	udiv	r3, r2, r3
 800294a:	60fb      	str	r3, [r7, #12]
        break;
 800294c:	e013      	b.n	8002976 <ADC_ConfigureBoostMode+0xee>
        freq /= 16UL;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	091b      	lsrs	r3, r3, #4
 8002952:	60fb      	str	r3, [r7, #12]
        break;
 8002954:	e00f      	b.n	8002976 <ADC_ConfigureBoostMode+0xee>
        freq /= 32UL;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	095b      	lsrs	r3, r3, #5
 800295a:	60fb      	str	r3, [r7, #12]
        break;
 800295c:	e00b      	b.n	8002976 <ADC_ConfigureBoostMode+0xee>
        freq /= 64UL;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	099b      	lsrs	r3, r3, #6
 8002962:	60fb      	str	r3, [r7, #12]
        break;
 8002964:	e007      	b.n	8002976 <ADC_ConfigureBoostMode+0xee>
        freq /= 128UL;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	09db      	lsrs	r3, r3, #7
 800296a:	60fb      	str	r3, [r7, #12]
        break;
 800296c:	e003      	b.n	8002976 <ADC_ConfigureBoostMode+0xee>
        freq /= 256UL;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	0a1b      	lsrs	r3, r3, #8
 8002972:	60fb      	str	r3, [r7, #12]
        break;
 8002974:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	085b      	lsrs	r3, r3, #1
 800297a:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	4a1c      	ldr	r2, [pc, #112]	; (80029f0 <ADC_ConfigureBoostMode+0x168>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d808      	bhi.n	8002996 <ADC_ConfigureBoostMode+0x10e>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	689a      	ldr	r2, [r3, #8]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002992:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002994:	e025      	b.n	80029e2 <ADC_ConfigureBoostMode+0x15a>
  else if (freq <= 12500000UL)
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	4a16      	ldr	r2, [pc, #88]	; (80029f4 <ADC_ConfigureBoostMode+0x16c>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d80a      	bhi.n	80029b4 <ADC_ConfigureBoostMode+0x12c>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80029b0:	609a      	str	r2, [r3, #8]
}
 80029b2:	e016      	b.n	80029e2 <ADC_ConfigureBoostMode+0x15a>
  else if (freq <= 25000000UL)
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	4a10      	ldr	r2, [pc, #64]	; (80029f8 <ADC_ConfigureBoostMode+0x170>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d80a      	bhi.n	80029d2 <ADC_ConfigureBoostMode+0x14a>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029ce:	609a      	str	r2, [r3, #8]
}
 80029d0:	e007      	b.n	80029e2 <ADC_ConfigureBoostMode+0x15a>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	689a      	ldr	r2, [r3, #8]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80029e0:	609a      	str	r2, [r3, #8]
}
 80029e2:	bf00      	nop
 80029e4:	3710      	adds	r7, #16
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	40022300 	.word	0x40022300
 80029f0:	005f5e10 	.word	0x005f5e10
 80029f4:	00bebc20 	.word	0x00bebc20
 80029f8:	017d7840 	.word	0x017d7840

080029fc <LL_ADC_IsEnabled>:
{
 80029fc:	b480      	push	{r7}
 80029fe:	b083      	sub	sp, #12
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	f003 0301 	and.w	r3, r3, #1
 8002a0c:	2b01      	cmp	r3, #1
 8002a0e:	d101      	bne.n	8002a14 <LL_ADC_IsEnabled+0x18>
 8002a10:	2301      	movs	r3, #1
 8002a12:	e000      	b.n	8002a16 <LL_ADC_IsEnabled+0x1a>
 8002a14:	2300      	movs	r3, #0
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	370c      	adds	r7, #12
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr

08002a22 <LL_ADC_REG_IsConversionOngoing>:
{
 8002a22:	b480      	push	{r7}
 8002a24:	b083      	sub	sp, #12
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	f003 0304 	and.w	r3, r3, #4
 8002a32:	2b04      	cmp	r3, #4
 8002a34:	d101      	bne.n	8002a3a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002a36:	2301      	movs	r3, #1
 8002a38:	e000      	b.n	8002a3c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002a3a:	2300      	movs	r3, #0
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	370c      	adds	r7, #12
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr

08002a48 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002a48:	b590      	push	{r4, r7, lr}
 8002a4a:	b09f      	sub	sp, #124	; 0x7c
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
 8002a50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a52:	2300      	movs	r3, #0
 8002a54:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002a5e:	2b01      	cmp	r3, #1
 8002a60:	d101      	bne.n	8002a66 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002a62:	2302      	movs	r3, #2
 8002a64:	e07c      	b.n	8002b60 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2201      	movs	r2, #1
 8002a6a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a3d      	ldr	r2, [pc, #244]	; (8002b68 <HAL_ADCEx_MultiModeConfigChannel+0x120>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d102      	bne.n	8002a7e <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8002a78:	4b3c      	ldr	r3, [pc, #240]	; (8002b6c <HAL_ADCEx_MultiModeConfigChannel+0x124>)
 8002a7a:	60bb      	str	r3, [r7, #8]
 8002a7c:	e001      	b.n	8002a82 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8002a7e:	2300      	movs	r3, #0
 8002a80:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d10b      	bne.n	8002aa0 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a8c:	f043 0220 	orr.w	r2, r3, #32
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2200      	movs	r2, #0
 8002a98:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	e05f      	b.n	8002b60 <HAL_ADCEx_MultiModeConfigChannel+0x118>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f7ff ffbd 	bl	8002a22 <LL_ADC_REG_IsConversionOngoing>
 8002aa8:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f7ff ffb7 	bl	8002a22 <LL_ADC_REG_IsConversionOngoing>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d141      	bne.n	8002b3e <HAL_ADCEx_MultiModeConfigChannel+0xf6>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002aba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d13e      	bne.n	8002b3e <HAL_ADCEx_MultiModeConfigChannel+0xf6>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002ac0:	4b2b      	ldr	r3, [pc, #172]	; (8002b70 <HAL_ADCEx_MultiModeConfigChannel+0x128>)
 8002ac2:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d020      	beq.n	8002b0e <HAL_ADCEx_MultiModeConfigChannel+0xc6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8002acc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	431a      	orrs	r2, r3
 8002ada:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002adc:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002ade:	4822      	ldr	r0, [pc, #136]	; (8002b68 <HAL_ADCEx_MultiModeConfigChannel+0x120>)
 8002ae0:	f7ff ff8c 	bl	80029fc <LL_ADC_IsEnabled>
 8002ae4:	4604      	mov	r4, r0
 8002ae6:	4821      	ldr	r0, [pc, #132]	; (8002b6c <HAL_ADCEx_MultiModeConfigChannel+0x124>)
 8002ae8:	f7ff ff88 	bl	80029fc <LL_ADC_IsEnabled>
 8002aec:	4603      	mov	r3, r0
 8002aee:	4323      	orrs	r3, r4
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d12e      	bne.n	8002b52 <HAL_ADCEx_MultiModeConfigChannel+0x10a>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002af4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002af6:	689a      	ldr	r2, [r3, #8]
 8002af8:	4b1e      	ldr	r3, [pc, #120]	; (8002b74 <HAL_ADCEx_MultiModeConfigChannel+0x12c>)
 8002afa:	4013      	ands	r3, r2
 8002afc:	683a      	ldr	r2, [r7, #0]
 8002afe:	6811      	ldr	r1, [r2, #0]
 8002b00:	683a      	ldr	r2, [r7, #0]
 8002b02:	6892      	ldr	r2, [r2, #8]
 8002b04:	430a      	orrs	r2, r1
 8002b06:	431a      	orrs	r2, r3
 8002b08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b0a:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002b0c:	e021      	b.n	8002b52 <HAL_ADCEx_MultiModeConfigChannel+0x10a>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8002b0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002b16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b18:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002b1a:	4813      	ldr	r0, [pc, #76]	; (8002b68 <HAL_ADCEx_MultiModeConfigChannel+0x120>)
 8002b1c:	f7ff ff6e 	bl	80029fc <LL_ADC_IsEnabled>
 8002b20:	4604      	mov	r4, r0
 8002b22:	4812      	ldr	r0, [pc, #72]	; (8002b6c <HAL_ADCEx_MultiModeConfigChannel+0x124>)
 8002b24:	f7ff ff6a 	bl	80029fc <LL_ADC_IsEnabled>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	4323      	orrs	r3, r4
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d110      	bne.n	8002b52 <HAL_ADCEx_MultiModeConfigChannel+0x10a>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002b30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b32:	689a      	ldr	r2, [r3, #8]
 8002b34:	4b0f      	ldr	r3, [pc, #60]	; (8002b74 <HAL_ADCEx_MultiModeConfigChannel+0x12c>)
 8002b36:	4013      	ands	r3, r2
 8002b38:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002b3a:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002b3c:	e009      	b.n	8002b52 <HAL_ADCEx_MultiModeConfigChannel+0x10a>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b42:	f043 0220 	orr.w	r2, r3, #32
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8002b50:	e000      	b.n	8002b54 <HAL_ADCEx_MultiModeConfigChannel+0x10c>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002b52:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2200      	movs	r2, #0
 8002b58:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002b5c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	377c      	adds	r7, #124	; 0x7c
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd90      	pop	{r4, r7, pc}
 8002b68:	40022000 	.word	0x40022000
 8002b6c:	40022100 	.word	0x40022100
 8002b70:	40022300 	.word	0x40022300
 8002b74:	fffff0e0 	.word	0xfffff0e0

08002b78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b085      	sub	sp, #20
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f003 0307 	and.w	r3, r3, #7
 8002b86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b88:	4b0b      	ldr	r3, [pc, #44]	; (8002bb8 <__NVIC_SetPriorityGrouping+0x40>)
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b8e:	68ba      	ldr	r2, [r7, #8]
 8002b90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b94:	4013      	ands	r3, r2
 8002b96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002ba0:	4b06      	ldr	r3, [pc, #24]	; (8002bbc <__NVIC_SetPriorityGrouping+0x44>)
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ba6:	4a04      	ldr	r2, [pc, #16]	; (8002bb8 <__NVIC_SetPriorityGrouping+0x40>)
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	60d3      	str	r3, [r2, #12]
}
 8002bac:	bf00      	nop
 8002bae:	3714      	adds	r7, #20
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb6:	4770      	bx	lr
 8002bb8:	e000ed00 	.word	0xe000ed00
 8002bbc:	05fa0000 	.word	0x05fa0000

08002bc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bc4:	4b04      	ldr	r3, [pc, #16]	; (8002bd8 <__NVIC_GetPriorityGrouping+0x18>)
 8002bc6:	68db      	ldr	r3, [r3, #12]
 8002bc8:	0a1b      	lsrs	r3, r3, #8
 8002bca:	f003 0307 	and.w	r3, r3, #7
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr
 8002bd8:	e000ed00 	.word	0xe000ed00

08002bdc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b083      	sub	sp, #12
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	4603      	mov	r3, r0
 8002be4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002be6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	db0b      	blt.n	8002c06 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bee:	88fb      	ldrh	r3, [r7, #6]
 8002bf0:	f003 021f 	and.w	r2, r3, #31
 8002bf4:	4907      	ldr	r1, [pc, #28]	; (8002c14 <__NVIC_EnableIRQ+0x38>)
 8002bf6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002bfa:	095b      	lsrs	r3, r3, #5
 8002bfc:	2001      	movs	r0, #1
 8002bfe:	fa00 f202 	lsl.w	r2, r0, r2
 8002c02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c06:	bf00      	nop
 8002c08:	370c      	adds	r7, #12
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr
 8002c12:	bf00      	nop
 8002c14:	e000e100 	.word	0xe000e100

08002c18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	4603      	mov	r3, r0
 8002c20:	6039      	str	r1, [r7, #0]
 8002c22:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002c24:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	db0a      	blt.n	8002c42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	b2da      	uxtb	r2, r3
 8002c30:	490c      	ldr	r1, [pc, #48]	; (8002c64 <__NVIC_SetPriority+0x4c>)
 8002c32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c36:	0112      	lsls	r2, r2, #4
 8002c38:	b2d2      	uxtb	r2, r2
 8002c3a:	440b      	add	r3, r1
 8002c3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c40:	e00a      	b.n	8002c58 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	b2da      	uxtb	r2, r3
 8002c46:	4908      	ldr	r1, [pc, #32]	; (8002c68 <__NVIC_SetPriority+0x50>)
 8002c48:	88fb      	ldrh	r3, [r7, #6]
 8002c4a:	f003 030f 	and.w	r3, r3, #15
 8002c4e:	3b04      	subs	r3, #4
 8002c50:	0112      	lsls	r2, r2, #4
 8002c52:	b2d2      	uxtb	r2, r2
 8002c54:	440b      	add	r3, r1
 8002c56:	761a      	strb	r2, [r3, #24]
}
 8002c58:	bf00      	nop
 8002c5a:	370c      	adds	r7, #12
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c62:	4770      	bx	lr
 8002c64:	e000e100 	.word	0xe000e100
 8002c68:	e000ed00 	.word	0xe000ed00

08002c6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b089      	sub	sp, #36	; 0x24
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	60f8      	str	r0, [r7, #12]
 8002c74:	60b9      	str	r1, [r7, #8]
 8002c76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	f003 0307 	and.w	r3, r3, #7
 8002c7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c80:	69fb      	ldr	r3, [r7, #28]
 8002c82:	f1c3 0307 	rsb	r3, r3, #7
 8002c86:	2b04      	cmp	r3, #4
 8002c88:	bf28      	it	cs
 8002c8a:	2304      	movcs	r3, #4
 8002c8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c8e:	69fb      	ldr	r3, [r7, #28]
 8002c90:	3304      	adds	r3, #4
 8002c92:	2b06      	cmp	r3, #6
 8002c94:	d902      	bls.n	8002c9c <NVIC_EncodePriority+0x30>
 8002c96:	69fb      	ldr	r3, [r7, #28]
 8002c98:	3b03      	subs	r3, #3
 8002c9a:	e000      	b.n	8002c9e <NVIC_EncodePriority+0x32>
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ca0:	f04f 32ff 	mov.w	r2, #4294967295
 8002ca4:	69bb      	ldr	r3, [r7, #24]
 8002ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8002caa:	43da      	mvns	r2, r3
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	401a      	ands	r2, r3
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cb4:	f04f 31ff 	mov.w	r1, #4294967295
 8002cb8:	697b      	ldr	r3, [r7, #20]
 8002cba:	fa01 f303 	lsl.w	r3, r1, r3
 8002cbe:	43d9      	mvns	r1, r3
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cc4:	4313      	orrs	r3, r2
         );
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3724      	adds	r7, #36	; 0x24
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr
	...

08002cd4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b082      	sub	sp, #8
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	3b01      	subs	r3, #1
 8002ce0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ce4:	d301      	bcc.n	8002cea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e00f      	b.n	8002d0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cea:	4a0a      	ldr	r2, [pc, #40]	; (8002d14 <SysTick_Config+0x40>)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	3b01      	subs	r3, #1
 8002cf0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002cf2:	210f      	movs	r1, #15
 8002cf4:	f04f 30ff 	mov.w	r0, #4294967295
 8002cf8:	f7ff ff8e 	bl	8002c18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002cfc:	4b05      	ldr	r3, [pc, #20]	; (8002d14 <SysTick_Config+0x40>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d02:	4b04      	ldr	r3, [pc, #16]	; (8002d14 <SysTick_Config+0x40>)
 8002d04:	2207      	movs	r2, #7
 8002d06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d08:	2300      	movs	r3, #0
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	3708      	adds	r7, #8
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	bf00      	nop
 8002d14:	e000e010 	.word	0xe000e010

08002d18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b082      	sub	sp, #8
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d20:	6878      	ldr	r0, [r7, #4]
 8002d22:	f7ff ff29 	bl	8002b78 <__NVIC_SetPriorityGrouping>
}
 8002d26:	bf00      	nop
 8002d28:	3708      	adds	r7, #8
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}

08002d2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d2e:	b580      	push	{r7, lr}
 8002d30:	b086      	sub	sp, #24
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	4603      	mov	r3, r0
 8002d36:	60b9      	str	r1, [r7, #8]
 8002d38:	607a      	str	r2, [r7, #4]
 8002d3a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002d3c:	f7ff ff40 	bl	8002bc0 <__NVIC_GetPriorityGrouping>
 8002d40:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d42:	687a      	ldr	r2, [r7, #4]
 8002d44:	68b9      	ldr	r1, [r7, #8]
 8002d46:	6978      	ldr	r0, [r7, #20]
 8002d48:	f7ff ff90 	bl	8002c6c <NVIC_EncodePriority>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002d52:	4611      	mov	r1, r2
 8002d54:	4618      	mov	r0, r3
 8002d56:	f7ff ff5f 	bl	8002c18 <__NVIC_SetPriority>
}
 8002d5a:	bf00      	nop
 8002d5c:	3718      	adds	r7, #24
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}

08002d62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d62:	b580      	push	{r7, lr}
 8002d64:	b082      	sub	sp, #8
 8002d66:	af00      	add	r7, sp, #0
 8002d68:	4603      	mov	r3, r0
 8002d6a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d6c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002d70:	4618      	mov	r0, r3
 8002d72:	f7ff ff33 	bl	8002bdc <__NVIC_EnableIRQ>
}
 8002d76:	bf00      	nop
 8002d78:	3708      	adds	r7, #8
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}

08002d7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d7e:	b580      	push	{r7, lr}
 8002d80:	b082      	sub	sp, #8
 8002d82:	af00      	add	r7, sp, #0
 8002d84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d86:	6878      	ldr	r0, [r7, #4]
 8002d88:	f7ff ffa4 	bl	8002cd4 <SysTick_Config>
 8002d8c:	4603      	mov	r3, r0
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3708      	adds	r7, #8
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}

08002d96 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002d96:	b580      	push	{r7, lr}
 8002d98:	b082      	sub	sp, #8
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d101      	bne.n	8002da8 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002da4:	2301      	movs	r3, #1
 8002da6:	e014      	b.n	8002dd2 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	791b      	ldrb	r3, [r3, #4]
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d105      	bne.n	8002dbe <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2200      	movs	r2, #0
 8002db6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002db8:	6878      	ldr	r0, [r7, #4]
 8002dba:	f7fe fa6f 	bl	800129c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2202      	movs	r2, #2
 8002dc2:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2201      	movs	r2, #1
 8002dce:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002dd0:	2300      	movs	r3, #0
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3708      	adds	r7, #8
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}

08002dda <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002dda:	b480      	push	{r7}
 8002ddc:	b083      	sub	sp, #12
 8002dde:	af00      	add	r7, sp, #0
 8002de0:	6078      	str	r0, [r7, #4]
 8002de2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	795b      	ldrb	r3, [r3, #5]
 8002de8:	2b01      	cmp	r3, #1
 8002dea:	d101      	bne.n	8002df0 <HAL_DAC_Start+0x16>
 8002dec:	2302      	movs	r3, #2
 8002dee:	e040      	b.n	8002e72 <HAL_DAC_Start+0x98>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2201      	movs	r2, #1
 8002df4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2202      	movs	r2, #2
 8002dfa:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	6819      	ldr	r1, [r3, #0]
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	f003 0310 	and.w	r3, r3, #16
 8002e08:	2201      	movs	r2, #1
 8002e0a:	409a      	lsls	r2, r3
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	430a      	orrs	r2, r1
 8002e12:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d10f      	bne.n	8002e3a <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8002e24:	2b02      	cmp	r3, #2
 8002e26:	d11d      	bne.n	8002e64 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	685a      	ldr	r2, [r3, #4]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f042 0201 	orr.w	r2, r2, #1
 8002e36:	605a      	str	r2, [r3, #4]
 8002e38:	e014      	b.n	8002e64 <HAL_DAC_Start+0x8a>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	f003 0310 	and.w	r3, r3, #16
 8002e4a:	2102      	movs	r1, #2
 8002e4c:	fa01 f303 	lsl.w	r3, r1, r3
 8002e50:	429a      	cmp	r2, r3
 8002e52:	d107      	bne.n	8002e64 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	685a      	ldr	r2, [r3, #4]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f042 0202 	orr.w	r2, r2, #2
 8002e62:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2201      	movs	r2, #1
 8002e68:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002e70:	2300      	movs	r3, #0
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	370c      	adds	r7, #12
 8002e76:	46bd      	mov	sp, r7
 8002e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7c:	4770      	bx	lr
	...

08002e80 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b086      	sub	sp, #24
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	60f8      	str	r0, [r7, #12]
 8002e88:	60b9      	str	r1, [r7, #8]
 8002e8a:	607a      	str	r2, [r7, #4]
 8002e8c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	795b      	ldrb	r3, [r3, #5]
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d101      	bne.n	8002e9e <HAL_DAC_Start_DMA+0x1e>
 8002e9a:	2302      	movs	r3, #2
 8002e9c:	e09e      	b.n	8002fdc <HAL_DAC_Start_DMA+0x15c>
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2202      	movs	r2, #2
 8002ea8:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d12a      	bne.n	8002f06 <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	4a4b      	ldr	r2, [pc, #300]	; (8002fe4 <HAL_DAC_Start_DMA+0x164>)
 8002eb6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	4a4a      	ldr	r2, [pc, #296]	; (8002fe8 <HAL_DAC_Start_DMA+0x168>)
 8002ebe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	4a49      	ldr	r2, [pc, #292]	; (8002fec <HAL_DAC_Start_DMA+0x16c>)
 8002ec6:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002ed6:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8002ed8:	6a3b      	ldr	r3, [r7, #32]
 8002eda:	2b04      	cmp	r3, #4
 8002edc:	d009      	beq.n	8002ef2 <HAL_DAC_Start_DMA+0x72>
 8002ede:	2b08      	cmp	r3, #8
 8002ee0:	d00c      	beq.n	8002efc <HAL_DAC_Start_DMA+0x7c>
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d000      	beq.n	8002ee8 <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8002ee6:	e039      	b.n	8002f5c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	3308      	adds	r3, #8
 8002eee:	613b      	str	r3, [r7, #16]
        break;
 8002ef0:	e034      	b.n	8002f5c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	330c      	adds	r3, #12
 8002ef8:	613b      	str	r3, [r7, #16]
        break;
 8002efa:	e02f      	b.n	8002f5c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	3310      	adds	r3, #16
 8002f02:	613b      	str	r3, [r7, #16]
        break;
 8002f04:	e02a      	b.n	8002f5c <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	68db      	ldr	r3, [r3, #12]
 8002f0a:	4a39      	ldr	r2, [pc, #228]	; (8002ff0 <HAL_DAC_Start_DMA+0x170>)
 8002f0c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	68db      	ldr	r3, [r3, #12]
 8002f12:	4a38      	ldr	r2, [pc, #224]	; (8002ff4 <HAL_DAC_Start_DMA+0x174>)
 8002f14:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	68db      	ldr	r3, [r3, #12]
 8002f1a:	4a37      	ldr	r2, [pc, #220]	; (8002ff8 <HAL_DAC_Start_DMA+0x178>)
 8002f1c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002f2c:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8002f2e:	6a3b      	ldr	r3, [r7, #32]
 8002f30:	2b04      	cmp	r3, #4
 8002f32:	d009      	beq.n	8002f48 <HAL_DAC_Start_DMA+0xc8>
 8002f34:	2b08      	cmp	r3, #8
 8002f36:	d00c      	beq.n	8002f52 <HAL_DAC_Start_DMA+0xd2>
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d000      	beq.n	8002f3e <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8002f3c:	e00e      	b.n	8002f5c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	3314      	adds	r3, #20
 8002f44:	613b      	str	r3, [r7, #16]
        break;
 8002f46:	e009      	b.n	8002f5c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	3318      	adds	r3, #24
 8002f4e:	613b      	str	r3, [r7, #16]
        break;
 8002f50:	e004      	b.n	8002f5c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	331c      	adds	r3, #28
 8002f58:	613b      	str	r3, [r7, #16]
        break;
 8002f5a:	bf00      	nop
    }
  }

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d111      	bne.n	8002f86 <HAL_DAC_Start_DMA+0x106>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002f70:	601a      	str	r2, [r3, #0]

   /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	6898      	ldr	r0, [r3, #8]
 8002f76:	6879      	ldr	r1, [r7, #4]
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	693a      	ldr	r2, [r7, #16]
 8002f7c:	f000 fda6 	bl	8003acc <HAL_DMA_Start_IT>
 8002f80:	4603      	mov	r3, r0
 8002f82:	75fb      	strb	r3, [r7, #23]
 8002f84:	e010      	b.n	8002fa8 <HAL_DAC_Start_DMA+0x128>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002f94:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	68d8      	ldr	r0, [r3, #12]
 8002f9a:	6879      	ldr	r1, [r7, #4]
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	693a      	ldr	r2, [r7, #16]
 8002fa0:	f000 fd94 	bl	8003acc <HAL_DMA_Start_IT>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2200      	movs	r2, #0
 8002fac:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8002fae:	7dfb      	ldrb	r3, [r7, #23]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d10c      	bne.n	8002fce <HAL_DAC_Start_DMA+0x14e>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	6819      	ldr	r1, [r3, #0]
 8002fba:	68bb      	ldr	r3, [r7, #8]
 8002fbc:	f003 0310 	and.w	r3, r3, #16
 8002fc0:	2201      	movs	r2, #1
 8002fc2:	409a      	lsls	r2, r3
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	430a      	orrs	r2, r1
 8002fca:	601a      	str	r2, [r3, #0]
 8002fcc:	e005      	b.n	8002fda <HAL_DAC_Start_DMA+0x15a>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	691b      	ldr	r3, [r3, #16]
 8002fd2:	f043 0204 	orr.w	r2, r3, #4
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8002fda:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	3718      	adds	r7, #24
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	08003299 	.word	0x08003299
 8002fe8:	080032bb 	.word	0x080032bb
 8002fec:	080032d7 	.word	0x080032d7
 8002ff0:	08003341 	.word	0x08003341
 8002ff4:	08003363 	.word	0x08003363
 8002ff8:	0800337f 	.word	0x0800337f

08002ffc <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b083      	sub	sp, #12
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8003004:	bf00      	nop
 8003006:	370c      	adds	r7, #12
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr

08003010 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003010:	b480      	push	{r7}
 8003012:	b083      	sub	sp, #12
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8003018:	bf00      	nop
 800301a:	370c      	adds	r7, #12
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr

08003024 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800302c:	bf00      	nop
 800302e:	370c      	adds	r7, #12
 8003030:	46bd      	mov	sp, r7
 8003032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003036:	4770      	bx	lr

08003038 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b088      	sub	sp, #32
 800303c:	af00      	add	r7, sp, #0
 800303e:	60f8      	str	r0, [r7, #12]
 8003040:	60b9      	str	r1, [r7, #8]
 8003042:	607a      	str	r2, [r7, #4]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	795b      	ldrb	r3, [r3, #5]
 8003048:	2b01      	cmp	r3, #1
 800304a:	d101      	bne.n	8003050 <HAL_DAC_ConfigChannel+0x18>
 800304c:	2302      	movs	r3, #2
 800304e:	e11d      	b.n	800328c <HAL_DAC_ConfigChannel+0x254>
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2201      	movs	r2, #1
 8003054:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	2202      	movs	r2, #2
 800305a:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800305c:	68bb      	ldr	r3, [r7, #8]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	2b04      	cmp	r3, #4
 8003062:	d174      	bne.n	800314e <HAL_DAC_ConfigChannel+0x116>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8003064:	f7fe fc2c 	bl	80018c0 <HAL_GetTick>
 8003068:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d134      	bne.n	80030da <HAL_DAC_ConfigChannel+0xa2>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003070:	e011      	b.n	8003096 <HAL_DAC_ConfigChannel+0x5e>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003072:	f7fe fc25 	bl	80018c0 <HAL_GetTick>
 8003076:	4602      	mov	r2, r0
 8003078:	69bb      	ldr	r3, [r7, #24]
 800307a:	1ad3      	subs	r3, r2, r3
 800307c:	2b01      	cmp	r3, #1
 800307e:	d90a      	bls.n	8003096 <HAL_DAC_ConfigChannel+0x5e>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	691b      	ldr	r3, [r3, #16]
 8003084:	f043 0208 	orr.w	r2, r3, #8
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2203      	movs	r2, #3
 8003090:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8003092:	2303      	movs	r3, #3
 8003094:	e0fa      	b.n	800328c <HAL_DAC_ConfigChannel+0x254>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800309c:	4b7d      	ldr	r3, [pc, #500]	; (8003294 <HAL_DAC_ConfigChannel+0x25c>)
 800309e:	4013      	ands	r3, r2
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d1e6      	bne.n	8003072 <HAL_DAC_ConfigChannel+0x3a>
        }
      }
      HAL_Delay(1);
 80030a4:	2001      	movs	r0, #1
 80030a6:	f7fe fc17 	bl	80018d8 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	68ba      	ldr	r2, [r7, #8]
 80030b0:	6992      	ldr	r2, [r2, #24]
 80030b2:	641a      	str	r2, [r3, #64]	; 0x40
 80030b4:	e01e      	b.n	80030f4 <HAL_DAC_ConfigChannel+0xbc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80030b6:	f7fe fc03 	bl	80018c0 <HAL_GetTick>
 80030ba:	4602      	mov	r2, r0
 80030bc:	69bb      	ldr	r3, [r7, #24]
 80030be:	1ad3      	subs	r3, r2, r3
 80030c0:	2b01      	cmp	r3, #1
 80030c2:	d90a      	bls.n	80030da <HAL_DAC_ConfigChannel+0xa2>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	691b      	ldr	r3, [r3, #16]
 80030c8:	f043 0208 	orr.w	r2, r3, #8
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2203      	movs	r2, #3
 80030d4:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80030d6:	2303      	movs	r3, #3
 80030d8:	e0d8      	b.n	800328c <HAL_DAC_ConfigChannel+0x254>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	dbe8      	blt.n	80030b6 <HAL_DAC_ConfigChannel+0x7e>
        }
      }
      HAL_Delay(1U);
 80030e4:	2001      	movs	r0, #1
 80030e6:	f7fe fbf7 	bl	80018d8 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	68ba      	ldr	r2, [r7, #8]
 80030f0:	6992      	ldr	r2, [r2, #24]
 80030f2:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	f003 0310 	and.w	r3, r3, #16
 8003100:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8003104:	fa01 f303 	lsl.w	r3, r1, r3
 8003108:	43db      	mvns	r3, r3
 800310a:	ea02 0103 	and.w	r1, r2, r3
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	69da      	ldr	r2, [r3, #28]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	f003 0310 	and.w	r3, r3, #16
 8003118:	409a      	lsls	r2, r3
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	430a      	orrs	r2, r1
 8003120:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	f003 0310 	and.w	r3, r3, #16
 800312e:	21ff      	movs	r1, #255	; 0xff
 8003130:	fa01 f303 	lsl.w	r3, r1, r3
 8003134:	43db      	mvns	r3, r3
 8003136:	ea02 0103 	and.w	r1, r2, r3
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	6a1a      	ldr	r2, [r3, #32]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	f003 0310 	and.w	r3, r3, #16
 8003144:	409a      	lsls	r2, r3
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	430a      	orrs	r2, r1
 800314c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	691b      	ldr	r3, [r3, #16]
 8003152:	2b01      	cmp	r3, #1
 8003154:	d11d      	bne.n	8003192 <HAL_DAC_ConfigChannel+0x15a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800315c:	617b      	str	r3, [r7, #20]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	f003 0310 	and.w	r3, r3, #16
 8003164:	221f      	movs	r2, #31
 8003166:	fa02 f303 	lsl.w	r3, r2, r3
 800316a:	43db      	mvns	r3, r3
 800316c:	697a      	ldr	r2, [r7, #20]
 800316e:	4013      	ands	r3, r2
 8003170:	617b      	str	r3, [r7, #20]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	695b      	ldr	r3, [r3, #20]
 8003176:	613b      	str	r3, [r7, #16]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	f003 0310 	and.w	r3, r3, #16
 800317e:	693a      	ldr	r2, [r7, #16]
 8003180:	fa02 f303 	lsl.w	r3, r2, r3
 8003184:	697a      	ldr	r2, [r7, #20]
 8003186:	4313      	orrs	r3, r2
 8003188:	617b      	str	r3, [r7, #20]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	697a      	ldr	r2, [r7, #20]
 8003190:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003198:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f003 0310 	and.w	r3, r3, #16
 80031a0:	2207      	movs	r2, #7
 80031a2:	fa02 f303 	lsl.w	r3, r2, r3
 80031a6:	43db      	mvns	r3, r3
 80031a8:	697a      	ldr	r2, [r7, #20]
 80031aa:	4013      	ands	r3, r2
 80031ac:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	68db      	ldr	r3, [r3, #12]
 80031b2:	2b01      	cmp	r3, #1
 80031b4:	d102      	bne.n	80031bc <HAL_DAC_ConfigChannel+0x184>
  {
    connectOnChip = 0x00000000UL;
 80031b6:	2300      	movs	r3, #0
 80031b8:	61fb      	str	r3, [r7, #28]
 80031ba:	e00f      	b.n	80031dc <HAL_DAC_ConfigChannel+0x1a4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	2b02      	cmp	r3, #2
 80031c2:	d102      	bne.n	80031ca <HAL_DAC_ConfigChannel+0x192>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80031c4:	2301      	movs	r3, #1
 80031c6:	61fb      	str	r3, [r7, #28]
 80031c8:	e008      	b.n	80031dc <HAL_DAC_ConfigChannel+0x1a4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d102      	bne.n	80031d8 <HAL_DAC_ConfigChannel+0x1a0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80031d2:	2301      	movs	r3, #1
 80031d4:	61fb      	str	r3, [r7, #28]
 80031d6:	e001      	b.n	80031dc <HAL_DAC_ConfigChannel+0x1a4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80031d8:	2300      	movs	r3, #0
 80031da:	61fb      	str	r3, [r7, #28]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80031dc:	68bb      	ldr	r3, [r7, #8]
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	4313      	orrs	r3, r2
 80031e6:	69fa      	ldr	r2, [r7, #28]
 80031e8:	4313      	orrs	r3, r2
 80031ea:	613b      	str	r3, [r7, #16]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	f003 0310 	and.w	r3, r3, #16
 80031f2:	693a      	ldr	r2, [r7, #16]
 80031f4:	fa02 f303 	lsl.w	r3, r2, r3
 80031f8:	697a      	ldr	r2, [r7, #20]
 80031fa:	4313      	orrs	r3, r2
 80031fc:	617b      	str	r3, [r7, #20]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	697a      	ldr	r2, [r7, #20]
 8003204:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	6819      	ldr	r1, [r3, #0]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	f003 0310 	and.w	r3, r3, #16
 8003212:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003216:	fa02 f303 	lsl.w	r3, r2, r3
 800321a:	43da      	mvns	r2, r3
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	400a      	ands	r2, r1
 8003222:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	617b      	str	r3, [r7, #20]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	f003 0310 	and.w	r3, r3, #16
 8003232:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003236:	fa02 f303 	lsl.w	r3, r2, r3
 800323a:	43db      	mvns	r3, r3
 800323c:	697a      	ldr	r2, [r7, #20]
 800323e:	4013      	ands	r3, r2
 8003240:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	f003 0310 	and.w	r3, r3, #16
 800324e:	693a      	ldr	r2, [r7, #16]
 8003250:	fa02 f303 	lsl.w	r3, r2, r3
 8003254:	697a      	ldr	r2, [r7, #20]
 8003256:	4313      	orrs	r3, r2
 8003258:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	697a      	ldr	r2, [r7, #20]
 8003260:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	6819      	ldr	r1, [r3, #0]
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	f003 0310 	and.w	r3, r3, #16
 800326e:	22c0      	movs	r2, #192	; 0xc0
 8003270:	fa02 f303 	lsl.w	r3, r2, r3
 8003274:	43da      	mvns	r2, r3
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	400a      	ands	r2, r1
 800327c:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2201      	movs	r2, #1
 8003282:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2200      	movs	r2, #0
 8003288:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800328a:	2300      	movs	r3, #0
}
 800328c:	4618      	mov	r0, r3
 800328e:	3720      	adds	r7, #32
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}
 8003294:	20008000 	.word	0x20008000

08003298 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b084      	sub	sp, #16
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032a4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 80032a6:	68f8      	ldr	r0, [r7, #12]
 80032a8:	f7ff fea8 	bl	8002ffc <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2201      	movs	r2, #1
 80032b0:	711a      	strb	r2, [r3, #4]
}
 80032b2:	bf00      	nop
 80032b4:	3710      	adds	r7, #16
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}

080032ba <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80032ba:	b580      	push	{r7, lr}
 80032bc:	b084      	sub	sp, #16
 80032be:	af00      	add	r7, sp, #0
 80032c0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032c6:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80032c8:	68f8      	ldr	r0, [r7, #12]
 80032ca:	f7ff fea1 	bl	8003010 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80032ce:	bf00      	nop
 80032d0:	3710      	adds	r7, #16
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}

080032d6 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 80032d6:	b580      	push	{r7, lr}
 80032d8:	b084      	sub	sp, #16
 80032da:	af00      	add	r7, sp, #0
 80032dc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032e2:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	691b      	ldr	r3, [r3, #16]
 80032e8:	f043 0204 	orr.w	r2, r3, #4
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80032f0:	68f8      	ldr	r0, [r7, #12]
 80032f2:	f7ff fe97 	bl	8003024 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	2201      	movs	r2, #1
 80032fa:	711a      	strb	r2, [r3, #4]
}
 80032fc:	bf00      	nop
 80032fe:	3710      	adds	r7, #16
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}

08003304 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003304:	b480      	push	{r7}
 8003306:	b083      	sub	sp, #12
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 800330c:	bf00      	nop
 800330e:	370c      	adds	r7, #12
 8003310:	46bd      	mov	sp, r7
 8003312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003316:	4770      	bx	lr

08003318 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003318:	b480      	push	{r7}
 800331a:	b083      	sub	sp, #12
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8003320:	bf00      	nop
 8003322:	370c      	adds	r7, #12
 8003324:	46bd      	mov	sp, r7
 8003326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332a:	4770      	bx	lr

0800332c <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800332c:	b480      	push	{r7}
 800332e:	b083      	sub	sp, #12
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8003334:	bf00      	nop
 8003336:	370c      	adds	r7, #12
 8003338:	46bd      	mov	sp, r7
 800333a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333e:	4770      	bx	lr

08003340 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b084      	sub	sp, #16
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800334c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 800334e:	68f8      	ldr	r0, [r7, #12]
 8003350:	f7ff ffd8 	bl	8003304 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	2201      	movs	r2, #1
 8003358:	711a      	strb	r2, [r3, #4]
}
 800335a:	bf00      	nop
 800335c:	3710      	adds	r7, #16
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}

08003362 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003362:	b580      	push	{r7, lr}
 8003364:	b084      	sub	sp, #16
 8003366:	af00      	add	r7, sp, #0
 8003368:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800336e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8003370:	68f8      	ldr	r0, [r7, #12]
 8003372:	f7ff ffd1 	bl	8003318 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003376:	bf00      	nop
 8003378:	3710      	adds	r7, #16
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}

0800337e <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800337e:	b580      	push	{r7, lr}
 8003380:	b084      	sub	sp, #16
 8003382:	af00      	add	r7, sp, #0
 8003384:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800338a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	691b      	ldr	r3, [r3, #16]
 8003390:	f043 0204 	orr.w	r2, r3, #4
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8003398:	68f8      	ldr	r0, [r7, #12]
 800339a:	f7ff ffc7 	bl	800332c <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	2201      	movs	r2, #1
 80033a2:	711a      	strb	r2, [r3, #4]
}
 80033a4:	bf00      	nop
 80033a6:	3710      	adds	r7, #16
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}

080033ac <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b086      	sub	sp, #24
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80033b4:	f7fe fa84 	bl	80018c0 <HAL_GetTick>
 80033b8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d101      	bne.n	80033c4 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	e37f      	b.n	8003ac4 <HAL_DMA_Init+0x718>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a66      	ldr	r2, [pc, #408]	; (8003564 <HAL_DMA_Init+0x1b8>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d04a      	beq.n	8003464 <HAL_DMA_Init+0xb8>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a65      	ldr	r2, [pc, #404]	; (8003568 <HAL_DMA_Init+0x1bc>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d045      	beq.n	8003464 <HAL_DMA_Init+0xb8>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a63      	ldr	r2, [pc, #396]	; (800356c <HAL_DMA_Init+0x1c0>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d040      	beq.n	8003464 <HAL_DMA_Init+0xb8>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a62      	ldr	r2, [pc, #392]	; (8003570 <HAL_DMA_Init+0x1c4>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d03b      	beq.n	8003464 <HAL_DMA_Init+0xb8>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a60      	ldr	r2, [pc, #384]	; (8003574 <HAL_DMA_Init+0x1c8>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d036      	beq.n	8003464 <HAL_DMA_Init+0xb8>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a5f      	ldr	r2, [pc, #380]	; (8003578 <HAL_DMA_Init+0x1cc>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d031      	beq.n	8003464 <HAL_DMA_Init+0xb8>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a5d      	ldr	r2, [pc, #372]	; (800357c <HAL_DMA_Init+0x1d0>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d02c      	beq.n	8003464 <HAL_DMA_Init+0xb8>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a5c      	ldr	r2, [pc, #368]	; (8003580 <HAL_DMA_Init+0x1d4>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d027      	beq.n	8003464 <HAL_DMA_Init+0xb8>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a5a      	ldr	r2, [pc, #360]	; (8003584 <HAL_DMA_Init+0x1d8>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d022      	beq.n	8003464 <HAL_DMA_Init+0xb8>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a59      	ldr	r2, [pc, #356]	; (8003588 <HAL_DMA_Init+0x1dc>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d01d      	beq.n	8003464 <HAL_DMA_Init+0xb8>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a57      	ldr	r2, [pc, #348]	; (800358c <HAL_DMA_Init+0x1e0>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d018      	beq.n	8003464 <HAL_DMA_Init+0xb8>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a56      	ldr	r2, [pc, #344]	; (8003590 <HAL_DMA_Init+0x1e4>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d013      	beq.n	8003464 <HAL_DMA_Init+0xb8>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a54      	ldr	r2, [pc, #336]	; (8003594 <HAL_DMA_Init+0x1e8>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d00e      	beq.n	8003464 <HAL_DMA_Init+0xb8>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a53      	ldr	r2, [pc, #332]	; (8003598 <HAL_DMA_Init+0x1ec>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d009      	beq.n	8003464 <HAL_DMA_Init+0xb8>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a51      	ldr	r2, [pc, #324]	; (800359c <HAL_DMA_Init+0x1f0>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d004      	beq.n	8003464 <HAL_DMA_Init+0xb8>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a50      	ldr	r2, [pc, #320]	; (80035a0 <HAL_DMA_Init+0x1f4>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d101      	bne.n	8003468 <HAL_DMA_Init+0xbc>
 8003464:	2301      	movs	r3, #1
 8003466:	e000      	b.n	800346a <HAL_DMA_Init+0xbe>
 8003468:	2300      	movs	r3, #0
 800346a:	2b00      	cmp	r3, #0
 800346c:	f000 813c 	beq.w	80036e8 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2200      	movs	r2, #0
 8003474:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2202      	movs	r2, #2
 800347c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a37      	ldr	r2, [pc, #220]	; (8003564 <HAL_DMA_Init+0x1b8>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d04a      	beq.n	8003520 <HAL_DMA_Init+0x174>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a36      	ldr	r2, [pc, #216]	; (8003568 <HAL_DMA_Init+0x1bc>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d045      	beq.n	8003520 <HAL_DMA_Init+0x174>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a34      	ldr	r2, [pc, #208]	; (800356c <HAL_DMA_Init+0x1c0>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d040      	beq.n	8003520 <HAL_DMA_Init+0x174>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a33      	ldr	r2, [pc, #204]	; (8003570 <HAL_DMA_Init+0x1c4>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d03b      	beq.n	8003520 <HAL_DMA_Init+0x174>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a31      	ldr	r2, [pc, #196]	; (8003574 <HAL_DMA_Init+0x1c8>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d036      	beq.n	8003520 <HAL_DMA_Init+0x174>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a30      	ldr	r2, [pc, #192]	; (8003578 <HAL_DMA_Init+0x1cc>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d031      	beq.n	8003520 <HAL_DMA_Init+0x174>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a2e      	ldr	r2, [pc, #184]	; (800357c <HAL_DMA_Init+0x1d0>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d02c      	beq.n	8003520 <HAL_DMA_Init+0x174>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a2d      	ldr	r2, [pc, #180]	; (8003580 <HAL_DMA_Init+0x1d4>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d027      	beq.n	8003520 <HAL_DMA_Init+0x174>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a2b      	ldr	r2, [pc, #172]	; (8003584 <HAL_DMA_Init+0x1d8>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d022      	beq.n	8003520 <HAL_DMA_Init+0x174>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a2a      	ldr	r2, [pc, #168]	; (8003588 <HAL_DMA_Init+0x1dc>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d01d      	beq.n	8003520 <HAL_DMA_Init+0x174>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a28      	ldr	r2, [pc, #160]	; (800358c <HAL_DMA_Init+0x1e0>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d018      	beq.n	8003520 <HAL_DMA_Init+0x174>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a27      	ldr	r2, [pc, #156]	; (8003590 <HAL_DMA_Init+0x1e4>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d013      	beq.n	8003520 <HAL_DMA_Init+0x174>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a25      	ldr	r2, [pc, #148]	; (8003594 <HAL_DMA_Init+0x1e8>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d00e      	beq.n	8003520 <HAL_DMA_Init+0x174>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a24      	ldr	r2, [pc, #144]	; (8003598 <HAL_DMA_Init+0x1ec>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d009      	beq.n	8003520 <HAL_DMA_Init+0x174>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a22      	ldr	r2, [pc, #136]	; (800359c <HAL_DMA_Init+0x1f0>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d004      	beq.n	8003520 <HAL_DMA_Init+0x174>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a21      	ldr	r2, [pc, #132]	; (80035a0 <HAL_DMA_Init+0x1f4>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d108      	bne.n	8003532 <HAL_DMA_Init+0x186>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f022 0201 	bic.w	r2, r2, #1
 800352e:	601a      	str	r2, [r3, #0]
 8003530:	e007      	b.n	8003542 <HAL_DMA_Init+0x196>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	681a      	ldr	r2, [r3, #0]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f022 0201 	bic.w	r2, r2, #1
 8003540:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003542:	e02f      	b.n	80035a4 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003544:	f7fe f9bc 	bl	80018c0 <HAL_GetTick>
 8003548:	4602      	mov	r2, r0
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	1ad3      	subs	r3, r2, r3
 800354e:	2b05      	cmp	r3, #5
 8003550:	d928      	bls.n	80035a4 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2220      	movs	r2, #32
 8003556:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2203      	movs	r2, #3
 800355c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e2af      	b.n	8003ac4 <HAL_DMA_Init+0x718>
 8003564:	40020010 	.word	0x40020010
 8003568:	40020028 	.word	0x40020028
 800356c:	40020040 	.word	0x40020040
 8003570:	40020058 	.word	0x40020058
 8003574:	40020070 	.word	0x40020070
 8003578:	40020088 	.word	0x40020088
 800357c:	400200a0 	.word	0x400200a0
 8003580:	400200b8 	.word	0x400200b8
 8003584:	40020410 	.word	0x40020410
 8003588:	40020428 	.word	0x40020428
 800358c:	40020440 	.word	0x40020440
 8003590:	40020458 	.word	0x40020458
 8003594:	40020470 	.word	0x40020470
 8003598:	40020488 	.word	0x40020488
 800359c:	400204a0 	.word	0x400204a0
 80035a0:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f003 0301 	and.w	r3, r3, #1
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d1c8      	bne.n	8003544 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80035ba:	697a      	ldr	r2, [r7, #20]
 80035bc:	4b73      	ldr	r3, [pc, #460]	; (800378c <HAL_DMA_Init+0x3e0>)
 80035be:	4013      	ands	r3, r2
 80035c0:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80035ca:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	691b      	ldr	r3, [r3, #16]
 80035d0:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035d6:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	699b      	ldr	r3, [r3, #24]
 80035dc:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035e2:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6a1b      	ldr	r3, [r3, #32]
 80035e8:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80035ea:	697a      	ldr	r2, [r7, #20]
 80035ec:	4313      	orrs	r3, r2
 80035ee:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f4:	2b04      	cmp	r3, #4
 80035f6:	d107      	bne.n	8003608 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003600:	4313      	orrs	r3, r2
 8003602:	697a      	ldr	r2, [r7, #20]
 8003604:	4313      	orrs	r3, r2
 8003606:	617b      	str	r3, [r7, #20]
                                    lock when transfering data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	2b28      	cmp	r3, #40	; 0x28
 800360e:	d903      	bls.n	8003618 <HAL_DMA_Init+0x26c>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	2b2e      	cmp	r3, #46	; 0x2e
 8003616:	d91f      	bls.n	8003658 <HAL_DMA_Init+0x2ac>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	2b3e      	cmp	r3, #62	; 0x3e
 800361e:	d903      	bls.n	8003628 <HAL_DMA_Init+0x27c>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	2b42      	cmp	r3, #66	; 0x42
 8003626:	d917      	bls.n	8003658 <HAL_DMA_Init+0x2ac>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	2b46      	cmp	r3, #70	; 0x46
 800362e:	d903      	bls.n	8003638 <HAL_DMA_Init+0x28c>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	2b48      	cmp	r3, #72	; 0x48
 8003636:	d90f      	bls.n	8003658 <HAL_DMA_Init+0x2ac>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	2b4e      	cmp	r3, #78	; 0x4e
 800363e:	d903      	bls.n	8003648 <HAL_DMA_Init+0x29c>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	2b52      	cmp	r3, #82	; 0x52
 8003646:	d907      	bls.n	8003658 <HAL_DMA_Init+0x2ac>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	2b73      	cmp	r3, #115	; 0x73
 800364e:	d905      	bls.n	800365c <HAL_DMA_Init+0x2b0>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	2b77      	cmp	r3, #119	; 0x77
 8003656:	d801      	bhi.n	800365c <HAL_DMA_Init+0x2b0>
 8003658:	2301      	movs	r3, #1
 800365a:	e000      	b.n	800365e <HAL_DMA_Init+0x2b2>
 800365c:	2300      	movs	r3, #0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d003      	beq.n	800366a <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003668:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	697a      	ldr	r2, [r7, #20]
 8003670:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	695b      	ldr	r3, [r3, #20]
 8003678:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	f023 0307 	bic.w	r3, r3, #7
 8003680:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003686:	697a      	ldr	r2, [r7, #20]
 8003688:	4313      	orrs	r3, r2
 800368a:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003690:	2b04      	cmp	r3, #4
 8003692:	d117      	bne.n	80036c4 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003698:	697a      	ldr	r2, [r7, #20]
 800369a:	4313      	orrs	r3, r2
 800369c:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d00e      	beq.n	80036c4 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f001 fe72 	bl	8005390 <DMA_CheckFifoParam>
 80036ac:	4603      	mov	r3, r0
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d008      	beq.n	80036c4 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2240      	movs	r2, #64	; 0x40
 80036b6:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2201      	movs	r2, #1
 80036bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 80036c0:	2301      	movs	r3, #1
 80036c2:	e1ff      	b.n	8003ac4 <HAL_DMA_Init+0x718>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	697a      	ldr	r2, [r7, #20]
 80036ca:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80036cc:	6878      	ldr	r0, [r7, #4]
 80036ce:	f001 fdad 	bl	800522c <DMA_CalcBaseAndBitshift>
 80036d2:	4603      	mov	r3, r0
 80036d4:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036da:	f003 031f 	and.w	r3, r3, #31
 80036de:	223f      	movs	r2, #63	; 0x3f
 80036e0:	409a      	lsls	r2, r3
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	609a      	str	r2, [r3, #8]
 80036e6:	e0fe      	b.n	80038e6 <HAL_DMA_Init+0x53a>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a28      	ldr	r2, [pc, #160]	; (8003790 <HAL_DMA_Init+0x3e4>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d04a      	beq.n	8003788 <HAL_DMA_Init+0x3dc>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a27      	ldr	r2, [pc, #156]	; (8003794 <HAL_DMA_Init+0x3e8>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d045      	beq.n	8003788 <HAL_DMA_Init+0x3dc>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a25      	ldr	r2, [pc, #148]	; (8003798 <HAL_DMA_Init+0x3ec>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d040      	beq.n	8003788 <HAL_DMA_Init+0x3dc>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a24      	ldr	r2, [pc, #144]	; (800379c <HAL_DMA_Init+0x3f0>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d03b      	beq.n	8003788 <HAL_DMA_Init+0x3dc>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a22      	ldr	r2, [pc, #136]	; (80037a0 <HAL_DMA_Init+0x3f4>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d036      	beq.n	8003788 <HAL_DMA_Init+0x3dc>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a21      	ldr	r2, [pc, #132]	; (80037a4 <HAL_DMA_Init+0x3f8>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d031      	beq.n	8003788 <HAL_DMA_Init+0x3dc>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a1f      	ldr	r2, [pc, #124]	; (80037a8 <HAL_DMA_Init+0x3fc>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d02c      	beq.n	8003788 <HAL_DMA_Init+0x3dc>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a1e      	ldr	r2, [pc, #120]	; (80037ac <HAL_DMA_Init+0x400>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d027      	beq.n	8003788 <HAL_DMA_Init+0x3dc>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a1c      	ldr	r2, [pc, #112]	; (80037b0 <HAL_DMA_Init+0x404>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d022      	beq.n	8003788 <HAL_DMA_Init+0x3dc>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a1b      	ldr	r2, [pc, #108]	; (80037b4 <HAL_DMA_Init+0x408>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d01d      	beq.n	8003788 <HAL_DMA_Init+0x3dc>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a19      	ldr	r2, [pc, #100]	; (80037b8 <HAL_DMA_Init+0x40c>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d018      	beq.n	8003788 <HAL_DMA_Init+0x3dc>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a18      	ldr	r2, [pc, #96]	; (80037bc <HAL_DMA_Init+0x410>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d013      	beq.n	8003788 <HAL_DMA_Init+0x3dc>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a16      	ldr	r2, [pc, #88]	; (80037c0 <HAL_DMA_Init+0x414>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d00e      	beq.n	8003788 <HAL_DMA_Init+0x3dc>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a15      	ldr	r2, [pc, #84]	; (80037c4 <HAL_DMA_Init+0x418>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d009      	beq.n	8003788 <HAL_DMA_Init+0x3dc>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a13      	ldr	r2, [pc, #76]	; (80037c8 <HAL_DMA_Init+0x41c>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d004      	beq.n	8003788 <HAL_DMA_Init+0x3dc>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a12      	ldr	r2, [pc, #72]	; (80037cc <HAL_DMA_Init+0x420>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d123      	bne.n	80037d0 <HAL_DMA_Init+0x424>
 8003788:	2301      	movs	r3, #1
 800378a:	e022      	b.n	80037d2 <HAL_DMA_Init+0x426>
 800378c:	fe10803f 	.word	0xfe10803f
 8003790:	48022c08 	.word	0x48022c08
 8003794:	48022c1c 	.word	0x48022c1c
 8003798:	48022c30 	.word	0x48022c30
 800379c:	48022c44 	.word	0x48022c44
 80037a0:	48022c58 	.word	0x48022c58
 80037a4:	48022c6c 	.word	0x48022c6c
 80037a8:	48022c80 	.word	0x48022c80
 80037ac:	48022c94 	.word	0x48022c94
 80037b0:	58025408 	.word	0x58025408
 80037b4:	5802541c 	.word	0x5802541c
 80037b8:	58025430 	.word	0x58025430
 80037bc:	58025444 	.word	0x58025444
 80037c0:	58025458 	.word	0x58025458
 80037c4:	5802546c 	.word	0x5802546c
 80037c8:	58025480 	.word	0x58025480
 80037cc:	58025494 	.word	0x58025494
 80037d0:	2300      	movs	r3, #0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d07e      	beq.n	80038d4 <HAL_DMA_Init+0x528>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a80      	ldr	r2, [pc, #512]	; (80039dc <HAL_DMA_Init+0x630>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d021      	beq.n	8003824 <HAL_DMA_Init+0x478>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a7e      	ldr	r2, [pc, #504]	; (80039e0 <HAL_DMA_Init+0x634>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d01c      	beq.n	8003824 <HAL_DMA_Init+0x478>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a7d      	ldr	r2, [pc, #500]	; (80039e4 <HAL_DMA_Init+0x638>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d017      	beq.n	8003824 <HAL_DMA_Init+0x478>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a7b      	ldr	r2, [pc, #492]	; (80039e8 <HAL_DMA_Init+0x63c>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d012      	beq.n	8003824 <HAL_DMA_Init+0x478>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a7a      	ldr	r2, [pc, #488]	; (80039ec <HAL_DMA_Init+0x640>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d00d      	beq.n	8003824 <HAL_DMA_Init+0x478>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a78      	ldr	r2, [pc, #480]	; (80039f0 <HAL_DMA_Init+0x644>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d008      	beq.n	8003824 <HAL_DMA_Init+0x478>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a77      	ldr	r2, [pc, #476]	; (80039f4 <HAL_DMA_Init+0x648>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d003      	beq.n	8003824 <HAL_DMA_Init+0x478>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a75      	ldr	r2, [pc, #468]	; (80039f8 <HAL_DMA_Init+0x64c>)
 8003822:	4293      	cmp	r3, r2
 8003824:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2200      	movs	r2, #0
 800382a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2202      	movs	r2, #2
 8003832:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800383e:	697a      	ldr	r2, [r7, #20]
 8003840:	4b6e      	ldr	r3, [pc, #440]	; (80039fc <HAL_DMA_Init+0x650>)
 8003842:	4013      	ands	r3, r2
 8003844:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	2b40      	cmp	r3, #64	; 0x40
 800384c:	d008      	beq.n	8003860 <HAL_DMA_Init+0x4b4>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	2b80      	cmp	r3, #128	; 0x80
 8003854:	d102      	bne.n	800385c <HAL_DMA_Init+0x4b0>
 8003856:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800385a:	e002      	b.n	8003862 <HAL_DMA_Init+0x4b6>
 800385c:	2300      	movs	r3, #0
 800385e:	e000      	b.n	8003862 <HAL_DMA_Init+0x4b6>
 8003860:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003862:	687a      	ldr	r2, [r7, #4]
 8003864:	68d2      	ldr	r2, [r2, #12]
 8003866:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003868:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	691b      	ldr	r3, [r3, #16]
 800386e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003870:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	695b      	ldr	r3, [r3, #20]
 8003876:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003878:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	699b      	ldr	r3, [r3, #24]
 800387e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003880:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	69db      	ldr	r3, [r3, #28]
 8003886:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003888:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6a1b      	ldr	r3, [r3, #32]
 800388e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003890:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003892:	697a      	ldr	r2, [r7, #20]
 8003894:	4313      	orrs	r3, r2
 8003896:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	697a      	ldr	r2, [r7, #20]
 800389e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	461a      	mov	r2, r3
 80038a6:	4b56      	ldr	r3, [pc, #344]	; (8003a00 <HAL_DMA_Init+0x654>)
 80038a8:	4413      	add	r3, r2
 80038aa:	4a56      	ldr	r2, [pc, #344]	; (8003a04 <HAL_DMA_Init+0x658>)
 80038ac:	fba2 2303 	umull	r2, r3, r2, r3
 80038b0:	091b      	lsrs	r3, r3, #4
 80038b2:	009a      	lsls	r2, r3, #2
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80038b8:	6878      	ldr	r0, [r7, #4]
 80038ba:	f001 fcb7 	bl	800522c <DMA_CalcBaseAndBitshift>
 80038be:	4603      	mov	r3, r0
 80038c0:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038c6:	f003 031f 	and.w	r3, r3, #31
 80038ca:	2201      	movs	r2, #1
 80038cc:	409a      	lsls	r2, r3
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	605a      	str	r2, [r3, #4]
 80038d2:	e008      	b.n	80038e6 <HAL_DMA_Init+0x53a>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2240      	movs	r2, #64	; 0x40
 80038d8:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2203      	movs	r2, #3
 80038de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	e0ee      	b.n	8003ac4 <HAL_DMA_Init+0x718>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a47      	ldr	r2, [pc, #284]	; (8003a08 <HAL_DMA_Init+0x65c>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d072      	beq.n	80039d6 <HAL_DMA_Init+0x62a>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a45      	ldr	r2, [pc, #276]	; (8003a0c <HAL_DMA_Init+0x660>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d06d      	beq.n	80039d6 <HAL_DMA_Init+0x62a>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a44      	ldr	r2, [pc, #272]	; (8003a10 <HAL_DMA_Init+0x664>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d068      	beq.n	80039d6 <HAL_DMA_Init+0x62a>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a42      	ldr	r2, [pc, #264]	; (8003a14 <HAL_DMA_Init+0x668>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d063      	beq.n	80039d6 <HAL_DMA_Init+0x62a>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4a41      	ldr	r2, [pc, #260]	; (8003a18 <HAL_DMA_Init+0x66c>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d05e      	beq.n	80039d6 <HAL_DMA_Init+0x62a>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a3f      	ldr	r2, [pc, #252]	; (8003a1c <HAL_DMA_Init+0x670>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d059      	beq.n	80039d6 <HAL_DMA_Init+0x62a>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a3e      	ldr	r2, [pc, #248]	; (8003a20 <HAL_DMA_Init+0x674>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d054      	beq.n	80039d6 <HAL_DMA_Init+0x62a>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a3c      	ldr	r2, [pc, #240]	; (8003a24 <HAL_DMA_Init+0x678>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d04f      	beq.n	80039d6 <HAL_DMA_Init+0x62a>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a3b      	ldr	r2, [pc, #236]	; (8003a28 <HAL_DMA_Init+0x67c>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d04a      	beq.n	80039d6 <HAL_DMA_Init+0x62a>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a39      	ldr	r2, [pc, #228]	; (8003a2c <HAL_DMA_Init+0x680>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d045      	beq.n	80039d6 <HAL_DMA_Init+0x62a>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a38      	ldr	r2, [pc, #224]	; (8003a30 <HAL_DMA_Init+0x684>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d040      	beq.n	80039d6 <HAL_DMA_Init+0x62a>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a36      	ldr	r2, [pc, #216]	; (8003a34 <HAL_DMA_Init+0x688>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d03b      	beq.n	80039d6 <HAL_DMA_Init+0x62a>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a35      	ldr	r2, [pc, #212]	; (8003a38 <HAL_DMA_Init+0x68c>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d036      	beq.n	80039d6 <HAL_DMA_Init+0x62a>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a33      	ldr	r2, [pc, #204]	; (8003a3c <HAL_DMA_Init+0x690>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d031      	beq.n	80039d6 <HAL_DMA_Init+0x62a>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a32      	ldr	r2, [pc, #200]	; (8003a40 <HAL_DMA_Init+0x694>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d02c      	beq.n	80039d6 <HAL_DMA_Init+0x62a>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a30      	ldr	r2, [pc, #192]	; (8003a44 <HAL_DMA_Init+0x698>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d027      	beq.n	80039d6 <HAL_DMA_Init+0x62a>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a14      	ldr	r2, [pc, #80]	; (80039dc <HAL_DMA_Init+0x630>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d022      	beq.n	80039d6 <HAL_DMA_Init+0x62a>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a12      	ldr	r2, [pc, #72]	; (80039e0 <HAL_DMA_Init+0x634>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d01d      	beq.n	80039d6 <HAL_DMA_Init+0x62a>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4a11      	ldr	r2, [pc, #68]	; (80039e4 <HAL_DMA_Init+0x638>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d018      	beq.n	80039d6 <HAL_DMA_Init+0x62a>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a0f      	ldr	r2, [pc, #60]	; (80039e8 <HAL_DMA_Init+0x63c>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d013      	beq.n	80039d6 <HAL_DMA_Init+0x62a>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a0e      	ldr	r2, [pc, #56]	; (80039ec <HAL_DMA_Init+0x640>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d00e      	beq.n	80039d6 <HAL_DMA_Init+0x62a>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a0c      	ldr	r2, [pc, #48]	; (80039f0 <HAL_DMA_Init+0x644>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d009      	beq.n	80039d6 <HAL_DMA_Init+0x62a>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a0b      	ldr	r2, [pc, #44]	; (80039f4 <HAL_DMA_Init+0x648>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d004      	beq.n	80039d6 <HAL_DMA_Init+0x62a>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a09      	ldr	r2, [pc, #36]	; (80039f8 <HAL_DMA_Init+0x64c>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d138      	bne.n	8003a48 <HAL_DMA_Init+0x69c>
 80039d6:	2301      	movs	r3, #1
 80039d8:	e037      	b.n	8003a4a <HAL_DMA_Init+0x69e>
 80039da:	bf00      	nop
 80039dc:	58025408 	.word	0x58025408
 80039e0:	5802541c 	.word	0x5802541c
 80039e4:	58025430 	.word	0x58025430
 80039e8:	58025444 	.word	0x58025444
 80039ec:	58025458 	.word	0x58025458
 80039f0:	5802546c 	.word	0x5802546c
 80039f4:	58025480 	.word	0x58025480
 80039f8:	58025494 	.word	0x58025494
 80039fc:	fffe000f 	.word	0xfffe000f
 8003a00:	a7fdabf8 	.word	0xa7fdabf8
 8003a04:	cccccccd 	.word	0xcccccccd
 8003a08:	40020010 	.word	0x40020010
 8003a0c:	40020028 	.word	0x40020028
 8003a10:	40020040 	.word	0x40020040
 8003a14:	40020058 	.word	0x40020058
 8003a18:	40020070 	.word	0x40020070
 8003a1c:	40020088 	.word	0x40020088
 8003a20:	400200a0 	.word	0x400200a0
 8003a24:	400200b8 	.word	0x400200b8
 8003a28:	40020410 	.word	0x40020410
 8003a2c:	40020428 	.word	0x40020428
 8003a30:	40020440 	.word	0x40020440
 8003a34:	40020458 	.word	0x40020458
 8003a38:	40020470 	.word	0x40020470
 8003a3c:	40020488 	.word	0x40020488
 8003a40:	400204a0 	.word	0x400204a0
 8003a44:	400204b8 	.word	0x400204b8
 8003a48:	2300      	movs	r3, #0
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d032      	beq.n	8003ab4 <HAL_DMA_Init+0x708>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003a4e:	6878      	ldr	r0, [r7, #4]
 8003a50:	f001 fd1a 	bl	8005488 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	2b80      	cmp	r3, #128	; 0x80
 8003a5a:	d102      	bne.n	8003a62 <HAL_DMA_Init+0x6b6>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	685a      	ldr	r2, [r3, #4]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a6a:	b2d2      	uxtb	r2, r2
 8003a6c:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003a72:	687a      	ldr	r2, [r7, #4]
 8003a74:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003a76:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d010      	beq.n	8003aa2 <HAL_DMA_Init+0x6f6>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	2b08      	cmp	r3, #8
 8003a86:	d80c      	bhi.n	8003aa2 <HAL_DMA_Init+0x6f6>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003a88:	6878      	ldr	r0, [r7, #4]
 8003a8a:	f001 fd97 	bl	80055bc <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a92:	2200      	movs	r2, #0
 8003a94:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a9a:	687a      	ldr	r2, [r7, #4]
 8003a9c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003a9e:	605a      	str	r2, [r3, #4]
 8003aa0:	e008      	b.n	8003ab4 <HAL_DMA_Init+0x708>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2201      	movs	r2, #1
 8003abe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003ac2:	2300      	movs	r3, #0
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	3718      	adds	r7, #24
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}

08003acc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b086      	sub	sp, #24
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	60f8      	str	r0, [r7, #12]
 8003ad4:	60b9      	str	r1, [r7, #8]
 8003ad6:	607a      	str	r2, [r7, #4]
 8003ad8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ada:	2300      	movs	r3, #0
 8003adc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d101      	bne.n	8003ae8 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	e226      	b.n	8003f36 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	d101      	bne.n	8003af6 <HAL_DMA_Start_IT+0x2a>
 8003af2:	2302      	movs	r3, #2
 8003af4:	e21f      	b.n	8003f36 <HAL_DMA_Start_IT+0x46a>
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2201      	movs	r2, #1
 8003afa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	f040 820a 	bne.w	8003f20 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	2202      	movs	r2, #2
 8003b10:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	2200      	movs	r2, #0
 8003b18:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a68      	ldr	r2, [pc, #416]	; (8003cc0 <HAL_DMA_Start_IT+0x1f4>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d04a      	beq.n	8003bba <HAL_DMA_Start_IT+0xee>
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a66      	ldr	r2, [pc, #408]	; (8003cc4 <HAL_DMA_Start_IT+0x1f8>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d045      	beq.n	8003bba <HAL_DMA_Start_IT+0xee>
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a65      	ldr	r2, [pc, #404]	; (8003cc8 <HAL_DMA_Start_IT+0x1fc>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d040      	beq.n	8003bba <HAL_DMA_Start_IT+0xee>
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a63      	ldr	r2, [pc, #396]	; (8003ccc <HAL_DMA_Start_IT+0x200>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d03b      	beq.n	8003bba <HAL_DMA_Start_IT+0xee>
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a62      	ldr	r2, [pc, #392]	; (8003cd0 <HAL_DMA_Start_IT+0x204>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d036      	beq.n	8003bba <HAL_DMA_Start_IT+0xee>
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a60      	ldr	r2, [pc, #384]	; (8003cd4 <HAL_DMA_Start_IT+0x208>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d031      	beq.n	8003bba <HAL_DMA_Start_IT+0xee>
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a5f      	ldr	r2, [pc, #380]	; (8003cd8 <HAL_DMA_Start_IT+0x20c>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d02c      	beq.n	8003bba <HAL_DMA_Start_IT+0xee>
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a5d      	ldr	r2, [pc, #372]	; (8003cdc <HAL_DMA_Start_IT+0x210>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d027      	beq.n	8003bba <HAL_DMA_Start_IT+0xee>
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a5c      	ldr	r2, [pc, #368]	; (8003ce0 <HAL_DMA_Start_IT+0x214>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d022      	beq.n	8003bba <HAL_DMA_Start_IT+0xee>
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a5a      	ldr	r2, [pc, #360]	; (8003ce4 <HAL_DMA_Start_IT+0x218>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d01d      	beq.n	8003bba <HAL_DMA_Start_IT+0xee>
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a59      	ldr	r2, [pc, #356]	; (8003ce8 <HAL_DMA_Start_IT+0x21c>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d018      	beq.n	8003bba <HAL_DMA_Start_IT+0xee>
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a57      	ldr	r2, [pc, #348]	; (8003cec <HAL_DMA_Start_IT+0x220>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d013      	beq.n	8003bba <HAL_DMA_Start_IT+0xee>
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a56      	ldr	r2, [pc, #344]	; (8003cf0 <HAL_DMA_Start_IT+0x224>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d00e      	beq.n	8003bba <HAL_DMA_Start_IT+0xee>
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a54      	ldr	r2, [pc, #336]	; (8003cf4 <HAL_DMA_Start_IT+0x228>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d009      	beq.n	8003bba <HAL_DMA_Start_IT+0xee>
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a53      	ldr	r2, [pc, #332]	; (8003cf8 <HAL_DMA_Start_IT+0x22c>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d004      	beq.n	8003bba <HAL_DMA_Start_IT+0xee>
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a51      	ldr	r2, [pc, #324]	; (8003cfc <HAL_DMA_Start_IT+0x230>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d108      	bne.n	8003bcc <HAL_DMA_Start_IT+0x100>
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	681a      	ldr	r2, [r3, #0]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f022 0201 	bic.w	r2, r2, #1
 8003bc8:	601a      	str	r2, [r3, #0]
 8003bca:	e007      	b.n	8003bdc <HAL_DMA_Start_IT+0x110>
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	681a      	ldr	r2, [r3, #0]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f022 0201 	bic.w	r2, r2, #1
 8003bda:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	687a      	ldr	r2, [r7, #4]
 8003be0:	68b9      	ldr	r1, [r7, #8]
 8003be2:	68f8      	ldr	r0, [r7, #12]
 8003be4:	f001 f93e 	bl	8004e64 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a34      	ldr	r2, [pc, #208]	; (8003cc0 <HAL_DMA_Start_IT+0x1f4>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d04a      	beq.n	8003c88 <HAL_DMA_Start_IT+0x1bc>
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a33      	ldr	r2, [pc, #204]	; (8003cc4 <HAL_DMA_Start_IT+0x1f8>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d045      	beq.n	8003c88 <HAL_DMA_Start_IT+0x1bc>
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a31      	ldr	r2, [pc, #196]	; (8003cc8 <HAL_DMA_Start_IT+0x1fc>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d040      	beq.n	8003c88 <HAL_DMA_Start_IT+0x1bc>
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a30      	ldr	r2, [pc, #192]	; (8003ccc <HAL_DMA_Start_IT+0x200>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d03b      	beq.n	8003c88 <HAL_DMA_Start_IT+0x1bc>
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a2e      	ldr	r2, [pc, #184]	; (8003cd0 <HAL_DMA_Start_IT+0x204>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d036      	beq.n	8003c88 <HAL_DMA_Start_IT+0x1bc>
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a2d      	ldr	r2, [pc, #180]	; (8003cd4 <HAL_DMA_Start_IT+0x208>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d031      	beq.n	8003c88 <HAL_DMA_Start_IT+0x1bc>
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a2b      	ldr	r2, [pc, #172]	; (8003cd8 <HAL_DMA_Start_IT+0x20c>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d02c      	beq.n	8003c88 <HAL_DMA_Start_IT+0x1bc>
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a2a      	ldr	r2, [pc, #168]	; (8003cdc <HAL_DMA_Start_IT+0x210>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d027      	beq.n	8003c88 <HAL_DMA_Start_IT+0x1bc>
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a28      	ldr	r2, [pc, #160]	; (8003ce0 <HAL_DMA_Start_IT+0x214>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d022      	beq.n	8003c88 <HAL_DMA_Start_IT+0x1bc>
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a27      	ldr	r2, [pc, #156]	; (8003ce4 <HAL_DMA_Start_IT+0x218>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d01d      	beq.n	8003c88 <HAL_DMA_Start_IT+0x1bc>
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a25      	ldr	r2, [pc, #148]	; (8003ce8 <HAL_DMA_Start_IT+0x21c>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d018      	beq.n	8003c88 <HAL_DMA_Start_IT+0x1bc>
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a24      	ldr	r2, [pc, #144]	; (8003cec <HAL_DMA_Start_IT+0x220>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d013      	beq.n	8003c88 <HAL_DMA_Start_IT+0x1bc>
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a22      	ldr	r2, [pc, #136]	; (8003cf0 <HAL_DMA_Start_IT+0x224>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d00e      	beq.n	8003c88 <HAL_DMA_Start_IT+0x1bc>
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a21      	ldr	r2, [pc, #132]	; (8003cf4 <HAL_DMA_Start_IT+0x228>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d009      	beq.n	8003c88 <HAL_DMA_Start_IT+0x1bc>
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a1f      	ldr	r2, [pc, #124]	; (8003cf8 <HAL_DMA_Start_IT+0x22c>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d004      	beq.n	8003c88 <HAL_DMA_Start_IT+0x1bc>
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4a1e      	ldr	r2, [pc, #120]	; (8003cfc <HAL_DMA_Start_IT+0x230>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d101      	bne.n	8003c8c <HAL_DMA_Start_IT+0x1c0>
 8003c88:	2301      	movs	r3, #1
 8003c8a:	e000      	b.n	8003c8e <HAL_DMA_Start_IT+0x1c2>
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d036      	beq.n	8003d00 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f023 021e 	bic.w	r2, r3, #30
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f042 0216 	orr.w	r2, r2, #22
 8003ca4:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d03e      	beq.n	8003d2c <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	681a      	ldr	r2, [r3, #0]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f042 0208 	orr.w	r2, r2, #8
 8003cbc:	601a      	str	r2, [r3, #0]
 8003cbe:	e035      	b.n	8003d2c <HAL_DMA_Start_IT+0x260>
 8003cc0:	40020010 	.word	0x40020010
 8003cc4:	40020028 	.word	0x40020028
 8003cc8:	40020040 	.word	0x40020040
 8003ccc:	40020058 	.word	0x40020058
 8003cd0:	40020070 	.word	0x40020070
 8003cd4:	40020088 	.word	0x40020088
 8003cd8:	400200a0 	.word	0x400200a0
 8003cdc:	400200b8 	.word	0x400200b8
 8003ce0:	40020410 	.word	0x40020410
 8003ce4:	40020428 	.word	0x40020428
 8003ce8:	40020440 	.word	0x40020440
 8003cec:	40020458 	.word	0x40020458
 8003cf0:	40020470 	.word	0x40020470
 8003cf4:	40020488 	.word	0x40020488
 8003cf8:	400204a0 	.word	0x400204a0
 8003cfc:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f023 020e 	bic.w	r2, r3, #14
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f042 020a 	orr.w	r2, r2, #10
 8003d12:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d007      	beq.n	8003d2c <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f042 0204 	orr.w	r2, r2, #4
 8003d2a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a83      	ldr	r2, [pc, #524]	; (8003f40 <HAL_DMA_Start_IT+0x474>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d072      	beq.n	8003e1c <HAL_DMA_Start_IT+0x350>
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a82      	ldr	r2, [pc, #520]	; (8003f44 <HAL_DMA_Start_IT+0x478>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d06d      	beq.n	8003e1c <HAL_DMA_Start_IT+0x350>
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a80      	ldr	r2, [pc, #512]	; (8003f48 <HAL_DMA_Start_IT+0x47c>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d068      	beq.n	8003e1c <HAL_DMA_Start_IT+0x350>
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a7f      	ldr	r2, [pc, #508]	; (8003f4c <HAL_DMA_Start_IT+0x480>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d063      	beq.n	8003e1c <HAL_DMA_Start_IT+0x350>
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a7d      	ldr	r2, [pc, #500]	; (8003f50 <HAL_DMA_Start_IT+0x484>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d05e      	beq.n	8003e1c <HAL_DMA_Start_IT+0x350>
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a7c      	ldr	r2, [pc, #496]	; (8003f54 <HAL_DMA_Start_IT+0x488>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d059      	beq.n	8003e1c <HAL_DMA_Start_IT+0x350>
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a7a      	ldr	r2, [pc, #488]	; (8003f58 <HAL_DMA_Start_IT+0x48c>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d054      	beq.n	8003e1c <HAL_DMA_Start_IT+0x350>
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a79      	ldr	r2, [pc, #484]	; (8003f5c <HAL_DMA_Start_IT+0x490>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d04f      	beq.n	8003e1c <HAL_DMA_Start_IT+0x350>
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a77      	ldr	r2, [pc, #476]	; (8003f60 <HAL_DMA_Start_IT+0x494>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d04a      	beq.n	8003e1c <HAL_DMA_Start_IT+0x350>
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a76      	ldr	r2, [pc, #472]	; (8003f64 <HAL_DMA_Start_IT+0x498>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d045      	beq.n	8003e1c <HAL_DMA_Start_IT+0x350>
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a74      	ldr	r2, [pc, #464]	; (8003f68 <HAL_DMA_Start_IT+0x49c>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d040      	beq.n	8003e1c <HAL_DMA_Start_IT+0x350>
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a73      	ldr	r2, [pc, #460]	; (8003f6c <HAL_DMA_Start_IT+0x4a0>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d03b      	beq.n	8003e1c <HAL_DMA_Start_IT+0x350>
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a71      	ldr	r2, [pc, #452]	; (8003f70 <HAL_DMA_Start_IT+0x4a4>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d036      	beq.n	8003e1c <HAL_DMA_Start_IT+0x350>
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a70      	ldr	r2, [pc, #448]	; (8003f74 <HAL_DMA_Start_IT+0x4a8>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d031      	beq.n	8003e1c <HAL_DMA_Start_IT+0x350>
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a6e      	ldr	r2, [pc, #440]	; (8003f78 <HAL_DMA_Start_IT+0x4ac>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d02c      	beq.n	8003e1c <HAL_DMA_Start_IT+0x350>
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a6d      	ldr	r2, [pc, #436]	; (8003f7c <HAL_DMA_Start_IT+0x4b0>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d027      	beq.n	8003e1c <HAL_DMA_Start_IT+0x350>
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a6b      	ldr	r2, [pc, #428]	; (8003f80 <HAL_DMA_Start_IT+0x4b4>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d022      	beq.n	8003e1c <HAL_DMA_Start_IT+0x350>
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a6a      	ldr	r2, [pc, #424]	; (8003f84 <HAL_DMA_Start_IT+0x4b8>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d01d      	beq.n	8003e1c <HAL_DMA_Start_IT+0x350>
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a68      	ldr	r2, [pc, #416]	; (8003f88 <HAL_DMA_Start_IT+0x4bc>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d018      	beq.n	8003e1c <HAL_DMA_Start_IT+0x350>
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a67      	ldr	r2, [pc, #412]	; (8003f8c <HAL_DMA_Start_IT+0x4c0>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d013      	beq.n	8003e1c <HAL_DMA_Start_IT+0x350>
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a65      	ldr	r2, [pc, #404]	; (8003f90 <HAL_DMA_Start_IT+0x4c4>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d00e      	beq.n	8003e1c <HAL_DMA_Start_IT+0x350>
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a64      	ldr	r2, [pc, #400]	; (8003f94 <HAL_DMA_Start_IT+0x4c8>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d009      	beq.n	8003e1c <HAL_DMA_Start_IT+0x350>
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a62      	ldr	r2, [pc, #392]	; (8003f98 <HAL_DMA_Start_IT+0x4cc>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d004      	beq.n	8003e1c <HAL_DMA_Start_IT+0x350>
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a61      	ldr	r2, [pc, #388]	; (8003f9c <HAL_DMA_Start_IT+0x4d0>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d101      	bne.n	8003e20 <HAL_DMA_Start_IT+0x354>
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e000      	b.n	8003e22 <HAL_DMA_Start_IT+0x356>
 8003e20:	2300      	movs	r3, #0
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d01a      	beq.n	8003e5c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d007      	beq.n	8003e44 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e3e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e42:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d007      	beq.n	8003e5c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e56:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e5a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a37      	ldr	r2, [pc, #220]	; (8003f40 <HAL_DMA_Start_IT+0x474>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d04a      	beq.n	8003efc <HAL_DMA_Start_IT+0x430>
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a36      	ldr	r2, [pc, #216]	; (8003f44 <HAL_DMA_Start_IT+0x478>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d045      	beq.n	8003efc <HAL_DMA_Start_IT+0x430>
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a34      	ldr	r2, [pc, #208]	; (8003f48 <HAL_DMA_Start_IT+0x47c>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d040      	beq.n	8003efc <HAL_DMA_Start_IT+0x430>
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a33      	ldr	r2, [pc, #204]	; (8003f4c <HAL_DMA_Start_IT+0x480>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d03b      	beq.n	8003efc <HAL_DMA_Start_IT+0x430>
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a31      	ldr	r2, [pc, #196]	; (8003f50 <HAL_DMA_Start_IT+0x484>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d036      	beq.n	8003efc <HAL_DMA_Start_IT+0x430>
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a30      	ldr	r2, [pc, #192]	; (8003f54 <HAL_DMA_Start_IT+0x488>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d031      	beq.n	8003efc <HAL_DMA_Start_IT+0x430>
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a2e      	ldr	r2, [pc, #184]	; (8003f58 <HAL_DMA_Start_IT+0x48c>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d02c      	beq.n	8003efc <HAL_DMA_Start_IT+0x430>
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a2d      	ldr	r2, [pc, #180]	; (8003f5c <HAL_DMA_Start_IT+0x490>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d027      	beq.n	8003efc <HAL_DMA_Start_IT+0x430>
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a2b      	ldr	r2, [pc, #172]	; (8003f60 <HAL_DMA_Start_IT+0x494>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d022      	beq.n	8003efc <HAL_DMA_Start_IT+0x430>
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a2a      	ldr	r2, [pc, #168]	; (8003f64 <HAL_DMA_Start_IT+0x498>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d01d      	beq.n	8003efc <HAL_DMA_Start_IT+0x430>
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a28      	ldr	r2, [pc, #160]	; (8003f68 <HAL_DMA_Start_IT+0x49c>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d018      	beq.n	8003efc <HAL_DMA_Start_IT+0x430>
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4a27      	ldr	r2, [pc, #156]	; (8003f6c <HAL_DMA_Start_IT+0x4a0>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d013      	beq.n	8003efc <HAL_DMA_Start_IT+0x430>
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a25      	ldr	r2, [pc, #148]	; (8003f70 <HAL_DMA_Start_IT+0x4a4>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d00e      	beq.n	8003efc <HAL_DMA_Start_IT+0x430>
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a24      	ldr	r2, [pc, #144]	; (8003f74 <HAL_DMA_Start_IT+0x4a8>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d009      	beq.n	8003efc <HAL_DMA_Start_IT+0x430>
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a22      	ldr	r2, [pc, #136]	; (8003f78 <HAL_DMA_Start_IT+0x4ac>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d004      	beq.n	8003efc <HAL_DMA_Start_IT+0x430>
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a21      	ldr	r2, [pc, #132]	; (8003f7c <HAL_DMA_Start_IT+0x4b0>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d108      	bne.n	8003f0e <HAL_DMA_Start_IT+0x442>
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f042 0201 	orr.w	r2, r2, #1
 8003f0a:	601a      	str	r2, [r3, #0]
 8003f0c:	e012      	b.n	8003f34 <HAL_DMA_Start_IT+0x468>
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f042 0201 	orr.w	r2, r2, #1
 8003f1c:	601a      	str	r2, [r3, #0]
 8003f1e:	e009      	b.n	8003f34 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2200      	movs	r2, #0
 8003f24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003f2e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return error status */
    status = HAL_ERROR;
 8003f30:	2301      	movs	r3, #1
 8003f32:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003f34:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3718      	adds	r7, #24
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}
 8003f3e:	bf00      	nop
 8003f40:	40020010 	.word	0x40020010
 8003f44:	40020028 	.word	0x40020028
 8003f48:	40020040 	.word	0x40020040
 8003f4c:	40020058 	.word	0x40020058
 8003f50:	40020070 	.word	0x40020070
 8003f54:	40020088 	.word	0x40020088
 8003f58:	400200a0 	.word	0x400200a0
 8003f5c:	400200b8 	.word	0x400200b8
 8003f60:	40020410 	.word	0x40020410
 8003f64:	40020428 	.word	0x40020428
 8003f68:	40020440 	.word	0x40020440
 8003f6c:	40020458 	.word	0x40020458
 8003f70:	40020470 	.word	0x40020470
 8003f74:	40020488 	.word	0x40020488
 8003f78:	400204a0 	.word	0x400204a0
 8003f7c:	400204b8 	.word	0x400204b8
 8003f80:	58025408 	.word	0x58025408
 8003f84:	5802541c 	.word	0x5802541c
 8003f88:	58025430 	.word	0x58025430
 8003f8c:	58025444 	.word	0x58025444
 8003f90:	58025458 	.word	0x58025458
 8003f94:	5802546c 	.word	0x5802546c
 8003f98:	58025480 	.word	0x58025480
 8003f9c:	58025494 	.word	0x58025494

08003fa0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b08a      	sub	sp, #40	; 0x28
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003fa8:	2300      	movs	r3, #0
 8003faa:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003fac:	4b67      	ldr	r3, [pc, #412]	; (800414c <HAL_DMA_IRQHandler+0x1ac>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a67      	ldr	r2, [pc, #412]	; (8004150 <HAL_DMA_IRQHandler+0x1b0>)
 8003fb2:	fba2 2303 	umull	r2, r3, r2, r3
 8003fb6:	0a9b      	lsrs	r3, r3, #10
 8003fb8:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fbe:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fc4:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8003fc6:	6a3b      	ldr	r3, [r7, #32]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003fcc:	69fb      	ldr	r3, [r7, #28]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a5f      	ldr	r2, [pc, #380]	; (8004154 <HAL_DMA_IRQHandler+0x1b4>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d04a      	beq.n	8004072 <HAL_DMA_IRQHandler+0xd2>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a5d      	ldr	r2, [pc, #372]	; (8004158 <HAL_DMA_IRQHandler+0x1b8>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d045      	beq.n	8004072 <HAL_DMA_IRQHandler+0xd2>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a5c      	ldr	r2, [pc, #368]	; (800415c <HAL_DMA_IRQHandler+0x1bc>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d040      	beq.n	8004072 <HAL_DMA_IRQHandler+0xd2>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4a5a      	ldr	r2, [pc, #360]	; (8004160 <HAL_DMA_IRQHandler+0x1c0>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d03b      	beq.n	8004072 <HAL_DMA_IRQHandler+0xd2>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a59      	ldr	r2, [pc, #356]	; (8004164 <HAL_DMA_IRQHandler+0x1c4>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d036      	beq.n	8004072 <HAL_DMA_IRQHandler+0xd2>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a57      	ldr	r2, [pc, #348]	; (8004168 <HAL_DMA_IRQHandler+0x1c8>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d031      	beq.n	8004072 <HAL_DMA_IRQHandler+0xd2>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a56      	ldr	r2, [pc, #344]	; (800416c <HAL_DMA_IRQHandler+0x1cc>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d02c      	beq.n	8004072 <HAL_DMA_IRQHandler+0xd2>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a54      	ldr	r2, [pc, #336]	; (8004170 <HAL_DMA_IRQHandler+0x1d0>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d027      	beq.n	8004072 <HAL_DMA_IRQHandler+0xd2>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a53      	ldr	r2, [pc, #332]	; (8004174 <HAL_DMA_IRQHandler+0x1d4>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d022      	beq.n	8004072 <HAL_DMA_IRQHandler+0xd2>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a51      	ldr	r2, [pc, #324]	; (8004178 <HAL_DMA_IRQHandler+0x1d8>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d01d      	beq.n	8004072 <HAL_DMA_IRQHandler+0xd2>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a50      	ldr	r2, [pc, #320]	; (800417c <HAL_DMA_IRQHandler+0x1dc>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d018      	beq.n	8004072 <HAL_DMA_IRQHandler+0xd2>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a4e      	ldr	r2, [pc, #312]	; (8004180 <HAL_DMA_IRQHandler+0x1e0>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d013      	beq.n	8004072 <HAL_DMA_IRQHandler+0xd2>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a4d      	ldr	r2, [pc, #308]	; (8004184 <HAL_DMA_IRQHandler+0x1e4>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d00e      	beq.n	8004072 <HAL_DMA_IRQHandler+0xd2>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a4b      	ldr	r2, [pc, #300]	; (8004188 <HAL_DMA_IRQHandler+0x1e8>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d009      	beq.n	8004072 <HAL_DMA_IRQHandler+0xd2>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a4a      	ldr	r2, [pc, #296]	; (800418c <HAL_DMA_IRQHandler+0x1ec>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d004      	beq.n	8004072 <HAL_DMA_IRQHandler+0xd2>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a48      	ldr	r2, [pc, #288]	; (8004190 <HAL_DMA_IRQHandler+0x1f0>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d101      	bne.n	8004076 <HAL_DMA_IRQHandler+0xd6>
 8004072:	2301      	movs	r3, #1
 8004074:	e000      	b.n	8004078 <HAL_DMA_IRQHandler+0xd8>
 8004076:	2300      	movs	r3, #0
 8004078:	2b00      	cmp	r3, #0
 800407a:	f000 842b 	beq.w	80048d4 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004082:	f003 031f 	and.w	r3, r3, #31
 8004086:	2208      	movs	r2, #8
 8004088:	409a      	lsls	r2, r3
 800408a:	69bb      	ldr	r3, [r7, #24]
 800408c:	4013      	ands	r3, r2
 800408e:	2b00      	cmp	r3, #0
 8004090:	f000 80a2 	beq.w	80041d8 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a2e      	ldr	r2, [pc, #184]	; (8004154 <HAL_DMA_IRQHandler+0x1b4>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d04a      	beq.n	8004134 <HAL_DMA_IRQHandler+0x194>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4a2d      	ldr	r2, [pc, #180]	; (8004158 <HAL_DMA_IRQHandler+0x1b8>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d045      	beq.n	8004134 <HAL_DMA_IRQHandler+0x194>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a2b      	ldr	r2, [pc, #172]	; (800415c <HAL_DMA_IRQHandler+0x1bc>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d040      	beq.n	8004134 <HAL_DMA_IRQHandler+0x194>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4a2a      	ldr	r2, [pc, #168]	; (8004160 <HAL_DMA_IRQHandler+0x1c0>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d03b      	beq.n	8004134 <HAL_DMA_IRQHandler+0x194>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a28      	ldr	r2, [pc, #160]	; (8004164 <HAL_DMA_IRQHandler+0x1c4>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d036      	beq.n	8004134 <HAL_DMA_IRQHandler+0x194>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a27      	ldr	r2, [pc, #156]	; (8004168 <HAL_DMA_IRQHandler+0x1c8>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d031      	beq.n	8004134 <HAL_DMA_IRQHandler+0x194>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a25      	ldr	r2, [pc, #148]	; (800416c <HAL_DMA_IRQHandler+0x1cc>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d02c      	beq.n	8004134 <HAL_DMA_IRQHandler+0x194>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4a24      	ldr	r2, [pc, #144]	; (8004170 <HAL_DMA_IRQHandler+0x1d0>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d027      	beq.n	8004134 <HAL_DMA_IRQHandler+0x194>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4a22      	ldr	r2, [pc, #136]	; (8004174 <HAL_DMA_IRQHandler+0x1d4>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d022      	beq.n	8004134 <HAL_DMA_IRQHandler+0x194>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	4a21      	ldr	r2, [pc, #132]	; (8004178 <HAL_DMA_IRQHandler+0x1d8>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d01d      	beq.n	8004134 <HAL_DMA_IRQHandler+0x194>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a1f      	ldr	r2, [pc, #124]	; (800417c <HAL_DMA_IRQHandler+0x1dc>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d018      	beq.n	8004134 <HAL_DMA_IRQHandler+0x194>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a1e      	ldr	r2, [pc, #120]	; (8004180 <HAL_DMA_IRQHandler+0x1e0>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d013      	beq.n	8004134 <HAL_DMA_IRQHandler+0x194>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a1c      	ldr	r2, [pc, #112]	; (8004184 <HAL_DMA_IRQHandler+0x1e4>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d00e      	beq.n	8004134 <HAL_DMA_IRQHandler+0x194>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a1b      	ldr	r2, [pc, #108]	; (8004188 <HAL_DMA_IRQHandler+0x1e8>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d009      	beq.n	8004134 <HAL_DMA_IRQHandler+0x194>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a19      	ldr	r2, [pc, #100]	; (800418c <HAL_DMA_IRQHandler+0x1ec>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d004      	beq.n	8004134 <HAL_DMA_IRQHandler+0x194>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a18      	ldr	r2, [pc, #96]	; (8004190 <HAL_DMA_IRQHandler+0x1f0>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d12f      	bne.n	8004194 <HAL_DMA_IRQHandler+0x1f4>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f003 0304 	and.w	r3, r3, #4
 800413e:	2b00      	cmp	r3, #0
 8004140:	bf14      	ite	ne
 8004142:	2301      	movne	r3, #1
 8004144:	2300      	moveq	r3, #0
 8004146:	b2db      	uxtb	r3, r3
 8004148:	e02e      	b.n	80041a8 <HAL_DMA_IRQHandler+0x208>
 800414a:	bf00      	nop
 800414c:	24000004 	.word	0x24000004
 8004150:	1b4e81b5 	.word	0x1b4e81b5
 8004154:	40020010 	.word	0x40020010
 8004158:	40020028 	.word	0x40020028
 800415c:	40020040 	.word	0x40020040
 8004160:	40020058 	.word	0x40020058
 8004164:	40020070 	.word	0x40020070
 8004168:	40020088 	.word	0x40020088
 800416c:	400200a0 	.word	0x400200a0
 8004170:	400200b8 	.word	0x400200b8
 8004174:	40020410 	.word	0x40020410
 8004178:	40020428 	.word	0x40020428
 800417c:	40020440 	.word	0x40020440
 8004180:	40020458 	.word	0x40020458
 8004184:	40020470 	.word	0x40020470
 8004188:	40020488 	.word	0x40020488
 800418c:	400204a0 	.word	0x400204a0
 8004190:	400204b8 	.word	0x400204b8
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 0308 	and.w	r3, r3, #8
 800419e:	2b00      	cmp	r3, #0
 80041a0:	bf14      	ite	ne
 80041a2:	2301      	movne	r3, #1
 80041a4:	2300      	moveq	r3, #0
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d015      	beq.n	80041d8 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	681a      	ldr	r2, [r3, #0]
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f022 0204 	bic.w	r2, r2, #4
 80041ba:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041c0:	f003 031f 	and.w	r3, r3, #31
 80041c4:	2208      	movs	r2, #8
 80041c6:	409a      	lsls	r2, r3
 80041c8:	6a3b      	ldr	r3, [r7, #32]
 80041ca:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041d0:	f043 0201 	orr.w	r2, r3, #1
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041dc:	f003 031f 	and.w	r3, r3, #31
 80041e0:	69ba      	ldr	r2, [r7, #24]
 80041e2:	fa22 f303 	lsr.w	r3, r2, r3
 80041e6:	f003 0301 	and.w	r3, r3, #1
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d06e      	beq.n	80042cc <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4a69      	ldr	r2, [pc, #420]	; (8004398 <HAL_DMA_IRQHandler+0x3f8>)
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d04a      	beq.n	800428e <HAL_DMA_IRQHandler+0x2ee>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a67      	ldr	r2, [pc, #412]	; (800439c <HAL_DMA_IRQHandler+0x3fc>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d045      	beq.n	800428e <HAL_DMA_IRQHandler+0x2ee>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a66      	ldr	r2, [pc, #408]	; (80043a0 <HAL_DMA_IRQHandler+0x400>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d040      	beq.n	800428e <HAL_DMA_IRQHandler+0x2ee>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a64      	ldr	r2, [pc, #400]	; (80043a4 <HAL_DMA_IRQHandler+0x404>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d03b      	beq.n	800428e <HAL_DMA_IRQHandler+0x2ee>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a63      	ldr	r2, [pc, #396]	; (80043a8 <HAL_DMA_IRQHandler+0x408>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d036      	beq.n	800428e <HAL_DMA_IRQHandler+0x2ee>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a61      	ldr	r2, [pc, #388]	; (80043ac <HAL_DMA_IRQHandler+0x40c>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d031      	beq.n	800428e <HAL_DMA_IRQHandler+0x2ee>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a60      	ldr	r2, [pc, #384]	; (80043b0 <HAL_DMA_IRQHandler+0x410>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d02c      	beq.n	800428e <HAL_DMA_IRQHandler+0x2ee>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a5e      	ldr	r2, [pc, #376]	; (80043b4 <HAL_DMA_IRQHandler+0x414>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d027      	beq.n	800428e <HAL_DMA_IRQHandler+0x2ee>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a5d      	ldr	r2, [pc, #372]	; (80043b8 <HAL_DMA_IRQHandler+0x418>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d022      	beq.n	800428e <HAL_DMA_IRQHandler+0x2ee>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a5b      	ldr	r2, [pc, #364]	; (80043bc <HAL_DMA_IRQHandler+0x41c>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d01d      	beq.n	800428e <HAL_DMA_IRQHandler+0x2ee>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a5a      	ldr	r2, [pc, #360]	; (80043c0 <HAL_DMA_IRQHandler+0x420>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d018      	beq.n	800428e <HAL_DMA_IRQHandler+0x2ee>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a58      	ldr	r2, [pc, #352]	; (80043c4 <HAL_DMA_IRQHandler+0x424>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d013      	beq.n	800428e <HAL_DMA_IRQHandler+0x2ee>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a57      	ldr	r2, [pc, #348]	; (80043c8 <HAL_DMA_IRQHandler+0x428>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d00e      	beq.n	800428e <HAL_DMA_IRQHandler+0x2ee>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a55      	ldr	r2, [pc, #340]	; (80043cc <HAL_DMA_IRQHandler+0x42c>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d009      	beq.n	800428e <HAL_DMA_IRQHandler+0x2ee>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4a54      	ldr	r2, [pc, #336]	; (80043d0 <HAL_DMA_IRQHandler+0x430>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d004      	beq.n	800428e <HAL_DMA_IRQHandler+0x2ee>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4a52      	ldr	r2, [pc, #328]	; (80043d4 <HAL_DMA_IRQHandler+0x434>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d10a      	bne.n	80042a4 <HAL_DMA_IRQHandler+0x304>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	695b      	ldr	r3, [r3, #20]
 8004294:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004298:	2b00      	cmp	r3, #0
 800429a:	bf14      	ite	ne
 800429c:	2301      	movne	r3, #1
 800429e:	2300      	moveq	r3, #0
 80042a0:	b2db      	uxtb	r3, r3
 80042a2:	e003      	b.n	80042ac <HAL_DMA_IRQHandler+0x30c>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	2300      	movs	r3, #0
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d00d      	beq.n	80042cc <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042b4:	f003 031f 	and.w	r3, r3, #31
 80042b8:	2201      	movs	r2, #1
 80042ba:	409a      	lsls	r2, r3
 80042bc:	6a3b      	ldr	r3, [r7, #32]
 80042be:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042c4:	f043 0202 	orr.w	r2, r3, #2
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042d0:	f003 031f 	and.w	r3, r3, #31
 80042d4:	2204      	movs	r2, #4
 80042d6:	409a      	lsls	r2, r3
 80042d8:	69bb      	ldr	r3, [r7, #24]
 80042da:	4013      	ands	r3, r2
 80042dc:	2b00      	cmp	r3, #0
 80042de:	f000 808f 	beq.w	8004400 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a2c      	ldr	r2, [pc, #176]	; (8004398 <HAL_DMA_IRQHandler+0x3f8>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d04a      	beq.n	8004382 <HAL_DMA_IRQHandler+0x3e2>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a2a      	ldr	r2, [pc, #168]	; (800439c <HAL_DMA_IRQHandler+0x3fc>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d045      	beq.n	8004382 <HAL_DMA_IRQHandler+0x3e2>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a29      	ldr	r2, [pc, #164]	; (80043a0 <HAL_DMA_IRQHandler+0x400>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d040      	beq.n	8004382 <HAL_DMA_IRQHandler+0x3e2>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a27      	ldr	r2, [pc, #156]	; (80043a4 <HAL_DMA_IRQHandler+0x404>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d03b      	beq.n	8004382 <HAL_DMA_IRQHandler+0x3e2>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a26      	ldr	r2, [pc, #152]	; (80043a8 <HAL_DMA_IRQHandler+0x408>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d036      	beq.n	8004382 <HAL_DMA_IRQHandler+0x3e2>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a24      	ldr	r2, [pc, #144]	; (80043ac <HAL_DMA_IRQHandler+0x40c>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d031      	beq.n	8004382 <HAL_DMA_IRQHandler+0x3e2>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a23      	ldr	r2, [pc, #140]	; (80043b0 <HAL_DMA_IRQHandler+0x410>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d02c      	beq.n	8004382 <HAL_DMA_IRQHandler+0x3e2>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a21      	ldr	r2, [pc, #132]	; (80043b4 <HAL_DMA_IRQHandler+0x414>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d027      	beq.n	8004382 <HAL_DMA_IRQHandler+0x3e2>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a20      	ldr	r2, [pc, #128]	; (80043b8 <HAL_DMA_IRQHandler+0x418>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d022      	beq.n	8004382 <HAL_DMA_IRQHandler+0x3e2>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a1e      	ldr	r2, [pc, #120]	; (80043bc <HAL_DMA_IRQHandler+0x41c>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d01d      	beq.n	8004382 <HAL_DMA_IRQHandler+0x3e2>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a1d      	ldr	r2, [pc, #116]	; (80043c0 <HAL_DMA_IRQHandler+0x420>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d018      	beq.n	8004382 <HAL_DMA_IRQHandler+0x3e2>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a1b      	ldr	r2, [pc, #108]	; (80043c4 <HAL_DMA_IRQHandler+0x424>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d013      	beq.n	8004382 <HAL_DMA_IRQHandler+0x3e2>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4a1a      	ldr	r2, [pc, #104]	; (80043c8 <HAL_DMA_IRQHandler+0x428>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d00e      	beq.n	8004382 <HAL_DMA_IRQHandler+0x3e2>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4a18      	ldr	r2, [pc, #96]	; (80043cc <HAL_DMA_IRQHandler+0x42c>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d009      	beq.n	8004382 <HAL_DMA_IRQHandler+0x3e2>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a17      	ldr	r2, [pc, #92]	; (80043d0 <HAL_DMA_IRQHandler+0x430>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d004      	beq.n	8004382 <HAL_DMA_IRQHandler+0x3e2>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a15      	ldr	r2, [pc, #84]	; (80043d4 <HAL_DMA_IRQHandler+0x434>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d12a      	bne.n	80043d8 <HAL_DMA_IRQHandler+0x438>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f003 0302 	and.w	r3, r3, #2
 800438c:	2b00      	cmp	r3, #0
 800438e:	bf14      	ite	ne
 8004390:	2301      	movne	r3, #1
 8004392:	2300      	moveq	r3, #0
 8004394:	b2db      	uxtb	r3, r3
 8004396:	e023      	b.n	80043e0 <HAL_DMA_IRQHandler+0x440>
 8004398:	40020010 	.word	0x40020010
 800439c:	40020028 	.word	0x40020028
 80043a0:	40020040 	.word	0x40020040
 80043a4:	40020058 	.word	0x40020058
 80043a8:	40020070 	.word	0x40020070
 80043ac:	40020088 	.word	0x40020088
 80043b0:	400200a0 	.word	0x400200a0
 80043b4:	400200b8 	.word	0x400200b8
 80043b8:	40020410 	.word	0x40020410
 80043bc:	40020428 	.word	0x40020428
 80043c0:	40020440 	.word	0x40020440
 80043c4:	40020458 	.word	0x40020458
 80043c8:	40020470 	.word	0x40020470
 80043cc:	40020488 	.word	0x40020488
 80043d0:	400204a0 	.word	0x400204a0
 80043d4:	400204b8 	.word	0x400204b8
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	2300      	movs	r3, #0
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d00d      	beq.n	8004400 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043e8:	f003 031f 	and.w	r3, r3, #31
 80043ec:	2204      	movs	r2, #4
 80043ee:	409a      	lsls	r2, r3
 80043f0:	6a3b      	ldr	r3, [r7, #32]
 80043f2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043f8:	f043 0204 	orr.w	r2, r3, #4
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004404:	f003 031f 	and.w	r3, r3, #31
 8004408:	2210      	movs	r2, #16
 800440a:	409a      	lsls	r2, r3
 800440c:	69bb      	ldr	r3, [r7, #24]
 800440e:	4013      	ands	r3, r2
 8004410:	2b00      	cmp	r3, #0
 8004412:	f000 80a6 	beq.w	8004562 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a85      	ldr	r2, [pc, #532]	; (8004630 <HAL_DMA_IRQHandler+0x690>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d04a      	beq.n	80044b6 <HAL_DMA_IRQHandler+0x516>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a83      	ldr	r2, [pc, #524]	; (8004634 <HAL_DMA_IRQHandler+0x694>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d045      	beq.n	80044b6 <HAL_DMA_IRQHandler+0x516>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a82      	ldr	r2, [pc, #520]	; (8004638 <HAL_DMA_IRQHandler+0x698>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d040      	beq.n	80044b6 <HAL_DMA_IRQHandler+0x516>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a80      	ldr	r2, [pc, #512]	; (800463c <HAL_DMA_IRQHandler+0x69c>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d03b      	beq.n	80044b6 <HAL_DMA_IRQHandler+0x516>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a7f      	ldr	r2, [pc, #508]	; (8004640 <HAL_DMA_IRQHandler+0x6a0>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d036      	beq.n	80044b6 <HAL_DMA_IRQHandler+0x516>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a7d      	ldr	r2, [pc, #500]	; (8004644 <HAL_DMA_IRQHandler+0x6a4>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d031      	beq.n	80044b6 <HAL_DMA_IRQHandler+0x516>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a7c      	ldr	r2, [pc, #496]	; (8004648 <HAL_DMA_IRQHandler+0x6a8>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d02c      	beq.n	80044b6 <HAL_DMA_IRQHandler+0x516>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a7a      	ldr	r2, [pc, #488]	; (800464c <HAL_DMA_IRQHandler+0x6ac>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d027      	beq.n	80044b6 <HAL_DMA_IRQHandler+0x516>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a79      	ldr	r2, [pc, #484]	; (8004650 <HAL_DMA_IRQHandler+0x6b0>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d022      	beq.n	80044b6 <HAL_DMA_IRQHandler+0x516>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a77      	ldr	r2, [pc, #476]	; (8004654 <HAL_DMA_IRQHandler+0x6b4>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d01d      	beq.n	80044b6 <HAL_DMA_IRQHandler+0x516>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a76      	ldr	r2, [pc, #472]	; (8004658 <HAL_DMA_IRQHandler+0x6b8>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d018      	beq.n	80044b6 <HAL_DMA_IRQHandler+0x516>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4a74      	ldr	r2, [pc, #464]	; (800465c <HAL_DMA_IRQHandler+0x6bc>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d013      	beq.n	80044b6 <HAL_DMA_IRQHandler+0x516>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4a73      	ldr	r2, [pc, #460]	; (8004660 <HAL_DMA_IRQHandler+0x6c0>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d00e      	beq.n	80044b6 <HAL_DMA_IRQHandler+0x516>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a71      	ldr	r2, [pc, #452]	; (8004664 <HAL_DMA_IRQHandler+0x6c4>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d009      	beq.n	80044b6 <HAL_DMA_IRQHandler+0x516>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a70      	ldr	r2, [pc, #448]	; (8004668 <HAL_DMA_IRQHandler+0x6c8>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d004      	beq.n	80044b6 <HAL_DMA_IRQHandler+0x516>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a6e      	ldr	r2, [pc, #440]	; (800466c <HAL_DMA_IRQHandler+0x6cc>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d10a      	bne.n	80044cc <HAL_DMA_IRQHandler+0x52c>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f003 0308 	and.w	r3, r3, #8
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	bf14      	ite	ne
 80044c4:	2301      	movne	r3, #1
 80044c6:	2300      	moveq	r3, #0
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	e009      	b.n	80044e0 <HAL_DMA_IRQHandler+0x540>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 0304 	and.w	r3, r3, #4
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	bf14      	ite	ne
 80044da:	2301      	movne	r3, #1
 80044dc:	2300      	moveq	r3, #0
 80044de:	b2db      	uxtb	r3, r3
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d03e      	beq.n	8004562 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044e8:	f003 031f 	and.w	r3, r3, #31
 80044ec:	2210      	movs	r2, #16
 80044ee:	409a      	lsls	r2, r3
 80044f0:	6a3b      	ldr	r3, [r7, #32]
 80044f2:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d018      	beq.n	8004534 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800450c:	2b00      	cmp	r3, #0
 800450e:	d108      	bne.n	8004522 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004514:	2b00      	cmp	r3, #0
 8004516:	d024      	beq.n	8004562 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800451c:	6878      	ldr	r0, [r7, #4]
 800451e:	4798      	blx	r3
 8004520:	e01f      	b.n	8004562 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004526:	2b00      	cmp	r3, #0
 8004528:	d01b      	beq.n	8004562 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	4798      	blx	r3
 8004532:	e016      	b.n	8004562 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800453e:	2b00      	cmp	r3, #0
 8004540:	d107      	bne.n	8004552 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f022 0208 	bic.w	r2, r2, #8
 8004550:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004556:	2b00      	cmp	r3, #0
 8004558:	d003      	beq.n	8004562 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800455e:	6878      	ldr	r0, [r7, #4]
 8004560:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004566:	f003 031f 	and.w	r3, r3, #31
 800456a:	2220      	movs	r2, #32
 800456c:	409a      	lsls	r2, r3
 800456e:	69bb      	ldr	r3, [r7, #24]
 8004570:	4013      	ands	r3, r2
 8004572:	2b00      	cmp	r3, #0
 8004574:	f000 8110 	beq.w	8004798 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a2c      	ldr	r2, [pc, #176]	; (8004630 <HAL_DMA_IRQHandler+0x690>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d04a      	beq.n	8004618 <HAL_DMA_IRQHandler+0x678>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4a2b      	ldr	r2, [pc, #172]	; (8004634 <HAL_DMA_IRQHandler+0x694>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d045      	beq.n	8004618 <HAL_DMA_IRQHandler+0x678>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a29      	ldr	r2, [pc, #164]	; (8004638 <HAL_DMA_IRQHandler+0x698>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d040      	beq.n	8004618 <HAL_DMA_IRQHandler+0x678>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a28      	ldr	r2, [pc, #160]	; (800463c <HAL_DMA_IRQHandler+0x69c>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d03b      	beq.n	8004618 <HAL_DMA_IRQHandler+0x678>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a26      	ldr	r2, [pc, #152]	; (8004640 <HAL_DMA_IRQHandler+0x6a0>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d036      	beq.n	8004618 <HAL_DMA_IRQHandler+0x678>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a25      	ldr	r2, [pc, #148]	; (8004644 <HAL_DMA_IRQHandler+0x6a4>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d031      	beq.n	8004618 <HAL_DMA_IRQHandler+0x678>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a23      	ldr	r2, [pc, #140]	; (8004648 <HAL_DMA_IRQHandler+0x6a8>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d02c      	beq.n	8004618 <HAL_DMA_IRQHandler+0x678>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a22      	ldr	r2, [pc, #136]	; (800464c <HAL_DMA_IRQHandler+0x6ac>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d027      	beq.n	8004618 <HAL_DMA_IRQHandler+0x678>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a20      	ldr	r2, [pc, #128]	; (8004650 <HAL_DMA_IRQHandler+0x6b0>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d022      	beq.n	8004618 <HAL_DMA_IRQHandler+0x678>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4a1f      	ldr	r2, [pc, #124]	; (8004654 <HAL_DMA_IRQHandler+0x6b4>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d01d      	beq.n	8004618 <HAL_DMA_IRQHandler+0x678>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a1d      	ldr	r2, [pc, #116]	; (8004658 <HAL_DMA_IRQHandler+0x6b8>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d018      	beq.n	8004618 <HAL_DMA_IRQHandler+0x678>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a1c      	ldr	r2, [pc, #112]	; (800465c <HAL_DMA_IRQHandler+0x6bc>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d013      	beq.n	8004618 <HAL_DMA_IRQHandler+0x678>
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a1a      	ldr	r2, [pc, #104]	; (8004660 <HAL_DMA_IRQHandler+0x6c0>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d00e      	beq.n	8004618 <HAL_DMA_IRQHandler+0x678>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4a19      	ldr	r2, [pc, #100]	; (8004664 <HAL_DMA_IRQHandler+0x6c4>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d009      	beq.n	8004618 <HAL_DMA_IRQHandler+0x678>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a17      	ldr	r2, [pc, #92]	; (8004668 <HAL_DMA_IRQHandler+0x6c8>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d004      	beq.n	8004618 <HAL_DMA_IRQHandler+0x678>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a16      	ldr	r2, [pc, #88]	; (800466c <HAL_DMA_IRQHandler+0x6cc>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d12b      	bne.n	8004670 <HAL_DMA_IRQHandler+0x6d0>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f003 0310 	and.w	r3, r3, #16
 8004622:	2b00      	cmp	r3, #0
 8004624:	bf14      	ite	ne
 8004626:	2301      	movne	r3, #1
 8004628:	2300      	moveq	r3, #0
 800462a:	b2db      	uxtb	r3, r3
 800462c:	e02a      	b.n	8004684 <HAL_DMA_IRQHandler+0x6e4>
 800462e:	bf00      	nop
 8004630:	40020010 	.word	0x40020010
 8004634:	40020028 	.word	0x40020028
 8004638:	40020040 	.word	0x40020040
 800463c:	40020058 	.word	0x40020058
 8004640:	40020070 	.word	0x40020070
 8004644:	40020088 	.word	0x40020088
 8004648:	400200a0 	.word	0x400200a0
 800464c:	400200b8 	.word	0x400200b8
 8004650:	40020410 	.word	0x40020410
 8004654:	40020428 	.word	0x40020428
 8004658:	40020440 	.word	0x40020440
 800465c:	40020458 	.word	0x40020458
 8004660:	40020470 	.word	0x40020470
 8004664:	40020488 	.word	0x40020488
 8004668:	400204a0 	.word	0x400204a0
 800466c:	400204b8 	.word	0x400204b8
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f003 0302 	and.w	r3, r3, #2
 800467a:	2b00      	cmp	r3, #0
 800467c:	bf14      	ite	ne
 800467e:	2301      	movne	r3, #1
 8004680:	2300      	moveq	r3, #0
 8004682:	b2db      	uxtb	r3, r3
 8004684:	2b00      	cmp	r3, #0
 8004686:	f000 8087 	beq.w	8004798 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800468e:	f003 031f 	and.w	r3, r3, #31
 8004692:	2220      	movs	r2, #32
 8004694:	409a      	lsls	r2, r3
 8004696:	6a3b      	ldr	r3, [r7, #32]
 8004698:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80046a0:	b2db      	uxtb	r3, r3
 80046a2:	2b04      	cmp	r3, #4
 80046a4:	d139      	bne.n	800471a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f022 0216 	bic.w	r2, r2, #22
 80046b4:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	695a      	ldr	r2, [r3, #20]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80046c4:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d103      	bne.n	80046d6 <HAL_DMA_IRQHandler+0x736>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d007      	beq.n	80046e6 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	681a      	ldr	r2, [r3, #0]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f022 0208 	bic.w	r2, r2, #8
 80046e4:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046ea:	f003 031f 	and.w	r3, r3, #31
 80046ee:	223f      	movs	r2, #63	; 0x3f
 80046f0:	409a      	lsls	r2, r3
 80046f2:	6a3b      	ldr	r3, [r7, #32]
 80046f4:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2200      	movs	r2, #0
 80046fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2201      	movs	r2, #1
 8004702:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800470a:	2b00      	cmp	r3, #0
 800470c:	f000 8382 	beq.w	8004e14 <HAL_DMA_IRQHandler+0xe74>
          {
            hdma->XferAbortCallback(hdma);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	4798      	blx	r3
          }
          return;
 8004718:	e37c      	b.n	8004e14 <HAL_DMA_IRQHandler+0xe74>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004724:	2b00      	cmp	r3, #0
 8004726:	d018      	beq.n	800475a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004732:	2b00      	cmp	r3, #0
 8004734:	d108      	bne.n	8004748 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800473a:	2b00      	cmp	r3, #0
 800473c:	d02c      	beq.n	8004798 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004742:	6878      	ldr	r0, [r7, #4]
 8004744:	4798      	blx	r3
 8004746:	e027      	b.n	8004798 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800474c:	2b00      	cmp	r3, #0
 800474e:	d023      	beq.n	8004798 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004754:	6878      	ldr	r0, [r7, #4]
 8004756:	4798      	blx	r3
 8004758:	e01e      	b.n	8004798 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004764:	2b00      	cmp	r3, #0
 8004766:	d10f      	bne.n	8004788 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	681a      	ldr	r2, [r3, #0]
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f022 0210 	bic.w	r2, r2, #16
 8004776:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2200      	movs	r2, #0
 800477c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2201      	movs	r2, #1
 8004784:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800478c:	2b00      	cmp	r3, #0
 800478e:	d003      	beq.n	8004798 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004794:	6878      	ldr	r0, [r7, #4]
 8004796:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800479c:	2b00      	cmp	r3, #0
 800479e:	f000 833e 	beq.w	8004e1e <HAL_DMA_IRQHandler+0xe7e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047a6:	f003 0301 	and.w	r3, r3, #1
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	f000 8088 	beq.w	80048c0 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2204      	movs	r2, #4
 80047b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a8e      	ldr	r2, [pc, #568]	; (80049f8 <HAL_DMA_IRQHandler+0xa58>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d04a      	beq.n	8004858 <HAL_DMA_IRQHandler+0x8b8>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a8d      	ldr	r2, [pc, #564]	; (80049fc <HAL_DMA_IRQHandler+0xa5c>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d045      	beq.n	8004858 <HAL_DMA_IRQHandler+0x8b8>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a8b      	ldr	r2, [pc, #556]	; (8004a00 <HAL_DMA_IRQHandler+0xa60>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d040      	beq.n	8004858 <HAL_DMA_IRQHandler+0x8b8>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a8a      	ldr	r2, [pc, #552]	; (8004a04 <HAL_DMA_IRQHandler+0xa64>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d03b      	beq.n	8004858 <HAL_DMA_IRQHandler+0x8b8>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a88      	ldr	r2, [pc, #544]	; (8004a08 <HAL_DMA_IRQHandler+0xa68>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d036      	beq.n	8004858 <HAL_DMA_IRQHandler+0x8b8>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a87      	ldr	r2, [pc, #540]	; (8004a0c <HAL_DMA_IRQHandler+0xa6c>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d031      	beq.n	8004858 <HAL_DMA_IRQHandler+0x8b8>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a85      	ldr	r2, [pc, #532]	; (8004a10 <HAL_DMA_IRQHandler+0xa70>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d02c      	beq.n	8004858 <HAL_DMA_IRQHandler+0x8b8>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a84      	ldr	r2, [pc, #528]	; (8004a14 <HAL_DMA_IRQHandler+0xa74>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d027      	beq.n	8004858 <HAL_DMA_IRQHandler+0x8b8>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a82      	ldr	r2, [pc, #520]	; (8004a18 <HAL_DMA_IRQHandler+0xa78>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d022      	beq.n	8004858 <HAL_DMA_IRQHandler+0x8b8>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a81      	ldr	r2, [pc, #516]	; (8004a1c <HAL_DMA_IRQHandler+0xa7c>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d01d      	beq.n	8004858 <HAL_DMA_IRQHandler+0x8b8>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a7f      	ldr	r2, [pc, #508]	; (8004a20 <HAL_DMA_IRQHandler+0xa80>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d018      	beq.n	8004858 <HAL_DMA_IRQHandler+0x8b8>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a7e      	ldr	r2, [pc, #504]	; (8004a24 <HAL_DMA_IRQHandler+0xa84>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d013      	beq.n	8004858 <HAL_DMA_IRQHandler+0x8b8>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a7c      	ldr	r2, [pc, #496]	; (8004a28 <HAL_DMA_IRQHandler+0xa88>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d00e      	beq.n	8004858 <HAL_DMA_IRQHandler+0x8b8>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4a7b      	ldr	r2, [pc, #492]	; (8004a2c <HAL_DMA_IRQHandler+0xa8c>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d009      	beq.n	8004858 <HAL_DMA_IRQHandler+0x8b8>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a79      	ldr	r2, [pc, #484]	; (8004a30 <HAL_DMA_IRQHandler+0xa90>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d004      	beq.n	8004858 <HAL_DMA_IRQHandler+0x8b8>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a78      	ldr	r2, [pc, #480]	; (8004a34 <HAL_DMA_IRQHandler+0xa94>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d108      	bne.n	800486a <HAL_DMA_IRQHandler+0x8ca>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f022 0201 	bic.w	r2, r2, #1
 8004866:	601a      	str	r2, [r3, #0]
 8004868:	e007      	b.n	800487a <HAL_DMA_IRQHandler+0x8da>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	681a      	ldr	r2, [r3, #0]
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f022 0201 	bic.w	r2, r2, #1
 8004878:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	3301      	adds	r3, #1
 800487e:	60fb      	str	r3, [r7, #12]
 8004880:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004882:	429a      	cmp	r2, r3
 8004884:	d307      	bcc.n	8004896 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f003 0301 	and.w	r3, r3, #1
 8004890:	2b00      	cmp	r3, #0
 8004892:	d1f2      	bne.n	800487a <HAL_DMA_IRQHandler+0x8da>
 8004894:	e000      	b.n	8004898 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8004896:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2200      	movs	r2, #0
 800489c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f003 0301 	and.w	r3, r3, #1
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d004      	beq.n	80048b8 <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2203      	movs	r2, #3
 80048b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80048b6:	e003      	b.n	80048c0 <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2201      	movs	r2, #1
 80048bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	f000 82aa 	beq.w	8004e1e <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	4798      	blx	r3
 80048d2:	e2a4      	b.n	8004e1e <HAL_DMA_IRQHandler+0xe7e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a57      	ldr	r2, [pc, #348]	; (8004a38 <HAL_DMA_IRQHandler+0xa98>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d04a      	beq.n	8004974 <HAL_DMA_IRQHandler+0x9d4>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a56      	ldr	r2, [pc, #344]	; (8004a3c <HAL_DMA_IRQHandler+0xa9c>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d045      	beq.n	8004974 <HAL_DMA_IRQHandler+0x9d4>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a54      	ldr	r2, [pc, #336]	; (8004a40 <HAL_DMA_IRQHandler+0xaa0>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d040      	beq.n	8004974 <HAL_DMA_IRQHandler+0x9d4>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a53      	ldr	r2, [pc, #332]	; (8004a44 <HAL_DMA_IRQHandler+0xaa4>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d03b      	beq.n	8004974 <HAL_DMA_IRQHandler+0x9d4>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a51      	ldr	r2, [pc, #324]	; (8004a48 <HAL_DMA_IRQHandler+0xaa8>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d036      	beq.n	8004974 <HAL_DMA_IRQHandler+0x9d4>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a50      	ldr	r2, [pc, #320]	; (8004a4c <HAL_DMA_IRQHandler+0xaac>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d031      	beq.n	8004974 <HAL_DMA_IRQHandler+0x9d4>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a4e      	ldr	r2, [pc, #312]	; (8004a50 <HAL_DMA_IRQHandler+0xab0>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d02c      	beq.n	8004974 <HAL_DMA_IRQHandler+0x9d4>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4a4d      	ldr	r2, [pc, #308]	; (8004a54 <HAL_DMA_IRQHandler+0xab4>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d027      	beq.n	8004974 <HAL_DMA_IRQHandler+0x9d4>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a4b      	ldr	r2, [pc, #300]	; (8004a58 <HAL_DMA_IRQHandler+0xab8>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d022      	beq.n	8004974 <HAL_DMA_IRQHandler+0x9d4>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4a4a      	ldr	r2, [pc, #296]	; (8004a5c <HAL_DMA_IRQHandler+0xabc>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d01d      	beq.n	8004974 <HAL_DMA_IRQHandler+0x9d4>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4a48      	ldr	r2, [pc, #288]	; (8004a60 <HAL_DMA_IRQHandler+0xac0>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d018      	beq.n	8004974 <HAL_DMA_IRQHandler+0x9d4>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4a47      	ldr	r2, [pc, #284]	; (8004a64 <HAL_DMA_IRQHandler+0xac4>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d013      	beq.n	8004974 <HAL_DMA_IRQHandler+0x9d4>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4a45      	ldr	r2, [pc, #276]	; (8004a68 <HAL_DMA_IRQHandler+0xac8>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d00e      	beq.n	8004974 <HAL_DMA_IRQHandler+0x9d4>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a44      	ldr	r2, [pc, #272]	; (8004a6c <HAL_DMA_IRQHandler+0xacc>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d009      	beq.n	8004974 <HAL_DMA_IRQHandler+0x9d4>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4a42      	ldr	r2, [pc, #264]	; (8004a70 <HAL_DMA_IRQHandler+0xad0>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d004      	beq.n	8004974 <HAL_DMA_IRQHandler+0x9d4>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4a41      	ldr	r2, [pc, #260]	; (8004a74 <HAL_DMA_IRQHandler+0xad4>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d101      	bne.n	8004978 <HAL_DMA_IRQHandler+0x9d8>
 8004974:	2301      	movs	r3, #1
 8004976:	e000      	b.n	800497a <HAL_DMA_IRQHandler+0x9da>
 8004978:	2300      	movs	r3, #0
 800497a:	2b00      	cmp	r3, #0
 800497c:	f000 824f 	beq.w	8004e1e <HAL_DMA_IRQHandler+0xe7e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800498c:	f003 031f 	and.w	r3, r3, #31
 8004990:	2204      	movs	r2, #4
 8004992:	409a      	lsls	r2, r3
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	4013      	ands	r3, r2
 8004998:	2b00      	cmp	r3, #0
 800499a:	f000 80dd 	beq.w	8004b58 <HAL_DMA_IRQHandler+0xbb8>
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	f003 0304 	and.w	r3, r3, #4
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	f000 80d7 	beq.w	8004b58 <HAL_DMA_IRQHandler+0xbb8>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049ae:	f003 031f 	and.w	r3, r3, #31
 80049b2:	2204      	movs	r2, #4
 80049b4:	409a      	lsls	r2, r3
 80049b6:	69fb      	ldr	r3, [r7, #28]
 80049b8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80049ba:	693b      	ldr	r3, [r7, #16]
 80049bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d059      	beq.n	8004a78 <HAL_DMA_IRQHandler+0xad8>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d109      	bne.n	80049e2 <HAL_DMA_IRQHandler+0xa42>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	f000 8220 	beq.w	8004e18 <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049dc:	6878      	ldr	r0, [r7, #4]
 80049de:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80049e0:	e21a      	b.n	8004e18 <HAL_DMA_IRQHandler+0xe78>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	f000 8216 	beq.w	8004e18 <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80049f4:	e210      	b.n	8004e18 <HAL_DMA_IRQHandler+0xe78>
 80049f6:	bf00      	nop
 80049f8:	40020010 	.word	0x40020010
 80049fc:	40020028 	.word	0x40020028
 8004a00:	40020040 	.word	0x40020040
 8004a04:	40020058 	.word	0x40020058
 8004a08:	40020070 	.word	0x40020070
 8004a0c:	40020088 	.word	0x40020088
 8004a10:	400200a0 	.word	0x400200a0
 8004a14:	400200b8 	.word	0x400200b8
 8004a18:	40020410 	.word	0x40020410
 8004a1c:	40020428 	.word	0x40020428
 8004a20:	40020440 	.word	0x40020440
 8004a24:	40020458 	.word	0x40020458
 8004a28:	40020470 	.word	0x40020470
 8004a2c:	40020488 	.word	0x40020488
 8004a30:	400204a0 	.word	0x400204a0
 8004a34:	400204b8 	.word	0x400204b8
 8004a38:	48022c08 	.word	0x48022c08
 8004a3c:	48022c1c 	.word	0x48022c1c
 8004a40:	48022c30 	.word	0x48022c30
 8004a44:	48022c44 	.word	0x48022c44
 8004a48:	48022c58 	.word	0x48022c58
 8004a4c:	48022c6c 	.word	0x48022c6c
 8004a50:	48022c80 	.word	0x48022c80
 8004a54:	48022c94 	.word	0x48022c94
 8004a58:	58025408 	.word	0x58025408
 8004a5c:	5802541c 	.word	0x5802541c
 8004a60:	58025430 	.word	0x58025430
 8004a64:	58025444 	.word	0x58025444
 8004a68:	58025458 	.word	0x58025458
 8004a6c:	5802546c 	.word	0x5802546c
 8004a70:	58025480 	.word	0x58025480
 8004a74:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004a78:	693b      	ldr	r3, [r7, #16]
 8004a7a:	f003 0320 	and.w	r3, r3, #32
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d160      	bne.n	8004b44 <HAL_DMA_IRQHandler+0xba4>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a8c      	ldr	r2, [pc, #560]	; (8004cb8 <HAL_DMA_IRQHandler+0xd18>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d04a      	beq.n	8004b22 <HAL_DMA_IRQHandler+0xb82>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a8a      	ldr	r2, [pc, #552]	; (8004cbc <HAL_DMA_IRQHandler+0xd1c>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d045      	beq.n	8004b22 <HAL_DMA_IRQHandler+0xb82>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a89      	ldr	r2, [pc, #548]	; (8004cc0 <HAL_DMA_IRQHandler+0xd20>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d040      	beq.n	8004b22 <HAL_DMA_IRQHandler+0xb82>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a87      	ldr	r2, [pc, #540]	; (8004cc4 <HAL_DMA_IRQHandler+0xd24>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d03b      	beq.n	8004b22 <HAL_DMA_IRQHandler+0xb82>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a86      	ldr	r2, [pc, #536]	; (8004cc8 <HAL_DMA_IRQHandler+0xd28>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d036      	beq.n	8004b22 <HAL_DMA_IRQHandler+0xb82>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a84      	ldr	r2, [pc, #528]	; (8004ccc <HAL_DMA_IRQHandler+0xd2c>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d031      	beq.n	8004b22 <HAL_DMA_IRQHandler+0xb82>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a83      	ldr	r2, [pc, #524]	; (8004cd0 <HAL_DMA_IRQHandler+0xd30>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d02c      	beq.n	8004b22 <HAL_DMA_IRQHandler+0xb82>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a81      	ldr	r2, [pc, #516]	; (8004cd4 <HAL_DMA_IRQHandler+0xd34>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d027      	beq.n	8004b22 <HAL_DMA_IRQHandler+0xb82>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a80      	ldr	r2, [pc, #512]	; (8004cd8 <HAL_DMA_IRQHandler+0xd38>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d022      	beq.n	8004b22 <HAL_DMA_IRQHandler+0xb82>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a7e      	ldr	r2, [pc, #504]	; (8004cdc <HAL_DMA_IRQHandler+0xd3c>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d01d      	beq.n	8004b22 <HAL_DMA_IRQHandler+0xb82>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a7d      	ldr	r2, [pc, #500]	; (8004ce0 <HAL_DMA_IRQHandler+0xd40>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d018      	beq.n	8004b22 <HAL_DMA_IRQHandler+0xb82>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a7b      	ldr	r2, [pc, #492]	; (8004ce4 <HAL_DMA_IRQHandler+0xd44>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d013      	beq.n	8004b22 <HAL_DMA_IRQHandler+0xb82>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a7a      	ldr	r2, [pc, #488]	; (8004ce8 <HAL_DMA_IRQHandler+0xd48>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d00e      	beq.n	8004b22 <HAL_DMA_IRQHandler+0xb82>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a78      	ldr	r2, [pc, #480]	; (8004cec <HAL_DMA_IRQHandler+0xd4c>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d009      	beq.n	8004b22 <HAL_DMA_IRQHandler+0xb82>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4a77      	ldr	r2, [pc, #476]	; (8004cf0 <HAL_DMA_IRQHandler+0xd50>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d004      	beq.n	8004b22 <HAL_DMA_IRQHandler+0xb82>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a75      	ldr	r2, [pc, #468]	; (8004cf4 <HAL_DMA_IRQHandler+0xd54>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d108      	bne.n	8004b34 <HAL_DMA_IRQHandler+0xb94>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	681a      	ldr	r2, [r3, #0]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f022 0208 	bic.w	r2, r2, #8
 8004b30:	601a      	str	r2, [r3, #0]
 8004b32:	e007      	b.n	8004b44 <HAL_DMA_IRQHandler+0xba4>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	681a      	ldr	r2, [r3, #0]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f022 0204 	bic.w	r2, r2, #4
 8004b42:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	f000 8165 	beq.w	8004e18 <HAL_DMA_IRQHandler+0xe78>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b52:	6878      	ldr	r0, [r7, #4]
 8004b54:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004b56:	e15f      	b.n	8004e18 <HAL_DMA_IRQHandler+0xe78>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b5c:	f003 031f 	and.w	r3, r3, #31
 8004b60:	2202      	movs	r2, #2
 8004b62:	409a      	lsls	r2, r3
 8004b64:	697b      	ldr	r3, [r7, #20]
 8004b66:	4013      	ands	r3, r2
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	f000 80c5 	beq.w	8004cf8 <HAL_DMA_IRQHandler+0xd58>
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	f003 0302 	and.w	r3, r3, #2
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	f000 80bf 	beq.w	8004cf8 <HAL_DMA_IRQHandler+0xd58>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b7e:	f003 031f 	and.w	r3, r3, #31
 8004b82:	2202      	movs	r2, #2
 8004b84:	409a      	lsls	r2, r3
 8004b86:	69fb      	ldr	r3, [r7, #28]
 8004b88:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d018      	beq.n	8004bc6 <HAL_DMA_IRQHandler+0xc26>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d109      	bne.n	8004bb2 <HAL_DMA_IRQHandler+0xc12>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	f000 813a 	beq.w	8004e1c <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bac:	6878      	ldr	r0, [r7, #4]
 8004bae:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004bb0:	e134      	b.n	8004e1c <HAL_DMA_IRQHandler+0xe7c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	f000 8130 	beq.w	8004e1c <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bc0:	6878      	ldr	r0, [r7, #4]
 8004bc2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004bc4:	e12a      	b.n	8004e1c <HAL_DMA_IRQHandler+0xe7c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004bc6:	693b      	ldr	r3, [r7, #16]
 8004bc8:	f003 0320 	and.w	r3, r3, #32
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d168      	bne.n	8004ca2 <HAL_DMA_IRQHandler+0xd02>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4a38      	ldr	r2, [pc, #224]	; (8004cb8 <HAL_DMA_IRQHandler+0xd18>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d04a      	beq.n	8004c70 <HAL_DMA_IRQHandler+0xcd0>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a37      	ldr	r2, [pc, #220]	; (8004cbc <HAL_DMA_IRQHandler+0xd1c>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d045      	beq.n	8004c70 <HAL_DMA_IRQHandler+0xcd0>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4a35      	ldr	r2, [pc, #212]	; (8004cc0 <HAL_DMA_IRQHandler+0xd20>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d040      	beq.n	8004c70 <HAL_DMA_IRQHandler+0xcd0>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	4a34      	ldr	r2, [pc, #208]	; (8004cc4 <HAL_DMA_IRQHandler+0xd24>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d03b      	beq.n	8004c70 <HAL_DMA_IRQHandler+0xcd0>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a32      	ldr	r2, [pc, #200]	; (8004cc8 <HAL_DMA_IRQHandler+0xd28>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d036      	beq.n	8004c70 <HAL_DMA_IRQHandler+0xcd0>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4a31      	ldr	r2, [pc, #196]	; (8004ccc <HAL_DMA_IRQHandler+0xd2c>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d031      	beq.n	8004c70 <HAL_DMA_IRQHandler+0xcd0>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4a2f      	ldr	r2, [pc, #188]	; (8004cd0 <HAL_DMA_IRQHandler+0xd30>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d02c      	beq.n	8004c70 <HAL_DMA_IRQHandler+0xcd0>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a2e      	ldr	r2, [pc, #184]	; (8004cd4 <HAL_DMA_IRQHandler+0xd34>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d027      	beq.n	8004c70 <HAL_DMA_IRQHandler+0xcd0>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	4a2c      	ldr	r2, [pc, #176]	; (8004cd8 <HAL_DMA_IRQHandler+0xd38>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d022      	beq.n	8004c70 <HAL_DMA_IRQHandler+0xcd0>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a2b      	ldr	r2, [pc, #172]	; (8004cdc <HAL_DMA_IRQHandler+0xd3c>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d01d      	beq.n	8004c70 <HAL_DMA_IRQHandler+0xcd0>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4a29      	ldr	r2, [pc, #164]	; (8004ce0 <HAL_DMA_IRQHandler+0xd40>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d018      	beq.n	8004c70 <HAL_DMA_IRQHandler+0xcd0>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4a28      	ldr	r2, [pc, #160]	; (8004ce4 <HAL_DMA_IRQHandler+0xd44>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d013      	beq.n	8004c70 <HAL_DMA_IRQHandler+0xcd0>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4a26      	ldr	r2, [pc, #152]	; (8004ce8 <HAL_DMA_IRQHandler+0xd48>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d00e      	beq.n	8004c70 <HAL_DMA_IRQHandler+0xcd0>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a25      	ldr	r2, [pc, #148]	; (8004cec <HAL_DMA_IRQHandler+0xd4c>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d009      	beq.n	8004c70 <HAL_DMA_IRQHandler+0xcd0>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a23      	ldr	r2, [pc, #140]	; (8004cf0 <HAL_DMA_IRQHandler+0xd50>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d004      	beq.n	8004c70 <HAL_DMA_IRQHandler+0xcd0>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a22      	ldr	r2, [pc, #136]	; (8004cf4 <HAL_DMA_IRQHandler+0xd54>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d108      	bne.n	8004c82 <HAL_DMA_IRQHandler+0xce2>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	681a      	ldr	r2, [r3, #0]
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f022 0214 	bic.w	r2, r2, #20
 8004c7e:	601a      	str	r2, [r3, #0]
 8004c80:	e007      	b.n	8004c92 <HAL_DMA_IRQHandler+0xcf2>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f022 020a 	bic.w	r2, r2, #10
 8004c90:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2200      	movs	r2, #0
 8004c96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2201      	movs	r2, #1
 8004c9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	f000 80b8 	beq.w	8004e1c <HAL_DMA_IRQHandler+0xe7c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cb0:	6878      	ldr	r0, [r7, #4]
 8004cb2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004cb4:	e0b2      	b.n	8004e1c <HAL_DMA_IRQHandler+0xe7c>
 8004cb6:	bf00      	nop
 8004cb8:	40020010 	.word	0x40020010
 8004cbc:	40020028 	.word	0x40020028
 8004cc0:	40020040 	.word	0x40020040
 8004cc4:	40020058 	.word	0x40020058
 8004cc8:	40020070 	.word	0x40020070
 8004ccc:	40020088 	.word	0x40020088
 8004cd0:	400200a0 	.word	0x400200a0
 8004cd4:	400200b8 	.word	0x400200b8
 8004cd8:	40020410 	.word	0x40020410
 8004cdc:	40020428 	.word	0x40020428
 8004ce0:	40020440 	.word	0x40020440
 8004ce4:	40020458 	.word	0x40020458
 8004ce8:	40020470 	.word	0x40020470
 8004cec:	40020488 	.word	0x40020488
 8004cf0:	400204a0 	.word	0x400204a0
 8004cf4:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cfc:	f003 031f 	and.w	r3, r3, #31
 8004d00:	2208      	movs	r2, #8
 8004d02:	409a      	lsls	r2, r3
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	4013      	ands	r3, r2
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	f000 8088 	beq.w	8004e1e <HAL_DMA_IRQHandler+0xe7e>
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	f003 0308 	and.w	r3, r3, #8
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	f000 8082 	beq.w	8004e1e <HAL_DMA_IRQHandler+0xe7e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a41      	ldr	r2, [pc, #260]	; (8004e24 <HAL_DMA_IRQHandler+0xe84>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d04a      	beq.n	8004dba <HAL_DMA_IRQHandler+0xe1a>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a3f      	ldr	r2, [pc, #252]	; (8004e28 <HAL_DMA_IRQHandler+0xe88>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d045      	beq.n	8004dba <HAL_DMA_IRQHandler+0xe1a>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a3e      	ldr	r2, [pc, #248]	; (8004e2c <HAL_DMA_IRQHandler+0xe8c>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d040      	beq.n	8004dba <HAL_DMA_IRQHandler+0xe1a>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a3c      	ldr	r2, [pc, #240]	; (8004e30 <HAL_DMA_IRQHandler+0xe90>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d03b      	beq.n	8004dba <HAL_DMA_IRQHandler+0xe1a>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a3b      	ldr	r2, [pc, #236]	; (8004e34 <HAL_DMA_IRQHandler+0xe94>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d036      	beq.n	8004dba <HAL_DMA_IRQHandler+0xe1a>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a39      	ldr	r2, [pc, #228]	; (8004e38 <HAL_DMA_IRQHandler+0xe98>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d031      	beq.n	8004dba <HAL_DMA_IRQHandler+0xe1a>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4a38      	ldr	r2, [pc, #224]	; (8004e3c <HAL_DMA_IRQHandler+0xe9c>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d02c      	beq.n	8004dba <HAL_DMA_IRQHandler+0xe1a>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a36      	ldr	r2, [pc, #216]	; (8004e40 <HAL_DMA_IRQHandler+0xea0>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d027      	beq.n	8004dba <HAL_DMA_IRQHandler+0xe1a>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a35      	ldr	r2, [pc, #212]	; (8004e44 <HAL_DMA_IRQHandler+0xea4>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d022      	beq.n	8004dba <HAL_DMA_IRQHandler+0xe1a>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a33      	ldr	r2, [pc, #204]	; (8004e48 <HAL_DMA_IRQHandler+0xea8>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d01d      	beq.n	8004dba <HAL_DMA_IRQHandler+0xe1a>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a32      	ldr	r2, [pc, #200]	; (8004e4c <HAL_DMA_IRQHandler+0xeac>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d018      	beq.n	8004dba <HAL_DMA_IRQHandler+0xe1a>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a30      	ldr	r2, [pc, #192]	; (8004e50 <HAL_DMA_IRQHandler+0xeb0>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d013      	beq.n	8004dba <HAL_DMA_IRQHandler+0xe1a>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4a2f      	ldr	r2, [pc, #188]	; (8004e54 <HAL_DMA_IRQHandler+0xeb4>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d00e      	beq.n	8004dba <HAL_DMA_IRQHandler+0xe1a>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a2d      	ldr	r2, [pc, #180]	; (8004e58 <HAL_DMA_IRQHandler+0xeb8>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d009      	beq.n	8004dba <HAL_DMA_IRQHandler+0xe1a>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a2c      	ldr	r2, [pc, #176]	; (8004e5c <HAL_DMA_IRQHandler+0xebc>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d004      	beq.n	8004dba <HAL_DMA_IRQHandler+0xe1a>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a2a      	ldr	r2, [pc, #168]	; (8004e60 <HAL_DMA_IRQHandler+0xec0>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d108      	bne.n	8004dcc <HAL_DMA_IRQHandler+0xe2c>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f022 021c 	bic.w	r2, r2, #28
 8004dc8:	601a      	str	r2, [r3, #0]
 8004dca:	e007      	b.n	8004ddc <HAL_DMA_IRQHandler+0xe3c>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	681a      	ldr	r2, [r3, #0]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f022 020e 	bic.w	r2, r2, #14
 8004dda:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004de0:	f003 031f 	and.w	r3, r3, #31
 8004de4:	2201      	movs	r2, #1
 8004de6:	409a      	lsls	r2, r3
 8004de8:	69fb      	ldr	r3, [r7, #28]
 8004dea:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2201      	movs	r2, #1
 8004df0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2200      	movs	r2, #0
 8004df6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2201      	movs	r2, #1
 8004dfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d009      	beq.n	8004e1e <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	4798      	blx	r3
 8004e12:	e004      	b.n	8004e1e <HAL_DMA_IRQHandler+0xe7e>
          return;
 8004e14:	bf00      	nop
 8004e16:	e002      	b.n	8004e1e <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004e18:	bf00      	nop
 8004e1a:	e000      	b.n	8004e1e <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004e1c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004e1e:	3728      	adds	r7, #40	; 0x28
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}
 8004e24:	40020010 	.word	0x40020010
 8004e28:	40020028 	.word	0x40020028
 8004e2c:	40020040 	.word	0x40020040
 8004e30:	40020058 	.word	0x40020058
 8004e34:	40020070 	.word	0x40020070
 8004e38:	40020088 	.word	0x40020088
 8004e3c:	400200a0 	.word	0x400200a0
 8004e40:	400200b8 	.word	0x400200b8
 8004e44:	40020410 	.word	0x40020410
 8004e48:	40020428 	.word	0x40020428
 8004e4c:	40020440 	.word	0x40020440
 8004e50:	40020458 	.word	0x40020458
 8004e54:	40020470 	.word	0x40020470
 8004e58:	40020488 	.word	0x40020488
 8004e5c:	400204a0 	.word	0x400204a0
 8004e60:	400204b8 	.word	0x400204b8

08004e64 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b087      	sub	sp, #28
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	60f8      	str	r0, [r7, #12]
 8004e6c:	60b9      	str	r1, [r7, #8]
 8004e6e:	607a      	str	r2, [r7, #4]
 8004e70:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e76:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e7c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a84      	ldr	r2, [pc, #528]	; (8005094 <DMA_SetConfig+0x230>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d072      	beq.n	8004f6e <DMA_SetConfig+0x10a>
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a82      	ldr	r2, [pc, #520]	; (8005098 <DMA_SetConfig+0x234>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d06d      	beq.n	8004f6e <DMA_SetConfig+0x10a>
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4a81      	ldr	r2, [pc, #516]	; (800509c <DMA_SetConfig+0x238>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d068      	beq.n	8004f6e <DMA_SetConfig+0x10a>
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a7f      	ldr	r2, [pc, #508]	; (80050a0 <DMA_SetConfig+0x23c>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d063      	beq.n	8004f6e <DMA_SetConfig+0x10a>
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	4a7e      	ldr	r2, [pc, #504]	; (80050a4 <DMA_SetConfig+0x240>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d05e      	beq.n	8004f6e <DMA_SetConfig+0x10a>
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a7c      	ldr	r2, [pc, #496]	; (80050a8 <DMA_SetConfig+0x244>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d059      	beq.n	8004f6e <DMA_SetConfig+0x10a>
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a7b      	ldr	r2, [pc, #492]	; (80050ac <DMA_SetConfig+0x248>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d054      	beq.n	8004f6e <DMA_SetConfig+0x10a>
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4a79      	ldr	r2, [pc, #484]	; (80050b0 <DMA_SetConfig+0x24c>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d04f      	beq.n	8004f6e <DMA_SetConfig+0x10a>
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4a78      	ldr	r2, [pc, #480]	; (80050b4 <DMA_SetConfig+0x250>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d04a      	beq.n	8004f6e <DMA_SetConfig+0x10a>
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4a76      	ldr	r2, [pc, #472]	; (80050b8 <DMA_SetConfig+0x254>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d045      	beq.n	8004f6e <DMA_SetConfig+0x10a>
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	4a75      	ldr	r2, [pc, #468]	; (80050bc <DMA_SetConfig+0x258>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d040      	beq.n	8004f6e <DMA_SetConfig+0x10a>
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a73      	ldr	r2, [pc, #460]	; (80050c0 <DMA_SetConfig+0x25c>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d03b      	beq.n	8004f6e <DMA_SetConfig+0x10a>
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4a72      	ldr	r2, [pc, #456]	; (80050c4 <DMA_SetConfig+0x260>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d036      	beq.n	8004f6e <DMA_SetConfig+0x10a>
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4a70      	ldr	r2, [pc, #448]	; (80050c8 <DMA_SetConfig+0x264>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d031      	beq.n	8004f6e <DMA_SetConfig+0x10a>
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a6f      	ldr	r2, [pc, #444]	; (80050cc <DMA_SetConfig+0x268>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d02c      	beq.n	8004f6e <DMA_SetConfig+0x10a>
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a6d      	ldr	r2, [pc, #436]	; (80050d0 <DMA_SetConfig+0x26c>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d027      	beq.n	8004f6e <DMA_SetConfig+0x10a>
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4a6c      	ldr	r2, [pc, #432]	; (80050d4 <DMA_SetConfig+0x270>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d022      	beq.n	8004f6e <DMA_SetConfig+0x10a>
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a6a      	ldr	r2, [pc, #424]	; (80050d8 <DMA_SetConfig+0x274>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d01d      	beq.n	8004f6e <DMA_SetConfig+0x10a>
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a69      	ldr	r2, [pc, #420]	; (80050dc <DMA_SetConfig+0x278>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d018      	beq.n	8004f6e <DMA_SetConfig+0x10a>
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4a67      	ldr	r2, [pc, #412]	; (80050e0 <DMA_SetConfig+0x27c>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d013      	beq.n	8004f6e <DMA_SetConfig+0x10a>
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a66      	ldr	r2, [pc, #408]	; (80050e4 <DMA_SetConfig+0x280>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d00e      	beq.n	8004f6e <DMA_SetConfig+0x10a>
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a64      	ldr	r2, [pc, #400]	; (80050e8 <DMA_SetConfig+0x284>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d009      	beq.n	8004f6e <DMA_SetConfig+0x10a>
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a63      	ldr	r2, [pc, #396]	; (80050ec <DMA_SetConfig+0x288>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d004      	beq.n	8004f6e <DMA_SetConfig+0x10a>
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a61      	ldr	r2, [pc, #388]	; (80050f0 <DMA_SetConfig+0x28c>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d101      	bne.n	8004f72 <DMA_SetConfig+0x10e>
 8004f6e:	2301      	movs	r3, #1
 8004f70:	e000      	b.n	8004f74 <DMA_SetConfig+0x110>
 8004f72:	2300      	movs	r3, #0
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d00d      	beq.n	8004f94 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f7c:	68fa      	ldr	r2, [r7, #12]
 8004f7e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004f80:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d004      	beq.n	8004f94 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f8e:	68fa      	ldr	r2, [r7, #12]
 8004f90:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004f92:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4a3e      	ldr	r2, [pc, #248]	; (8005094 <DMA_SetConfig+0x230>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d04a      	beq.n	8005034 <DMA_SetConfig+0x1d0>
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a3d      	ldr	r2, [pc, #244]	; (8005098 <DMA_SetConfig+0x234>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d045      	beq.n	8005034 <DMA_SetConfig+0x1d0>
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a3b      	ldr	r2, [pc, #236]	; (800509c <DMA_SetConfig+0x238>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d040      	beq.n	8005034 <DMA_SetConfig+0x1d0>
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a3a      	ldr	r2, [pc, #232]	; (80050a0 <DMA_SetConfig+0x23c>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d03b      	beq.n	8005034 <DMA_SetConfig+0x1d0>
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a38      	ldr	r2, [pc, #224]	; (80050a4 <DMA_SetConfig+0x240>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d036      	beq.n	8005034 <DMA_SetConfig+0x1d0>
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a37      	ldr	r2, [pc, #220]	; (80050a8 <DMA_SetConfig+0x244>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d031      	beq.n	8005034 <DMA_SetConfig+0x1d0>
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a35      	ldr	r2, [pc, #212]	; (80050ac <DMA_SetConfig+0x248>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d02c      	beq.n	8005034 <DMA_SetConfig+0x1d0>
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4a34      	ldr	r2, [pc, #208]	; (80050b0 <DMA_SetConfig+0x24c>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d027      	beq.n	8005034 <DMA_SetConfig+0x1d0>
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4a32      	ldr	r2, [pc, #200]	; (80050b4 <DMA_SetConfig+0x250>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d022      	beq.n	8005034 <DMA_SetConfig+0x1d0>
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4a31      	ldr	r2, [pc, #196]	; (80050b8 <DMA_SetConfig+0x254>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d01d      	beq.n	8005034 <DMA_SetConfig+0x1d0>
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4a2f      	ldr	r2, [pc, #188]	; (80050bc <DMA_SetConfig+0x258>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d018      	beq.n	8005034 <DMA_SetConfig+0x1d0>
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4a2e      	ldr	r2, [pc, #184]	; (80050c0 <DMA_SetConfig+0x25c>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d013      	beq.n	8005034 <DMA_SetConfig+0x1d0>
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4a2c      	ldr	r2, [pc, #176]	; (80050c4 <DMA_SetConfig+0x260>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d00e      	beq.n	8005034 <DMA_SetConfig+0x1d0>
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4a2b      	ldr	r2, [pc, #172]	; (80050c8 <DMA_SetConfig+0x264>)
 800501c:	4293      	cmp	r3, r2
 800501e:	d009      	beq.n	8005034 <DMA_SetConfig+0x1d0>
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	4a29      	ldr	r2, [pc, #164]	; (80050cc <DMA_SetConfig+0x268>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d004      	beq.n	8005034 <DMA_SetConfig+0x1d0>
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a28      	ldr	r2, [pc, #160]	; (80050d0 <DMA_SetConfig+0x26c>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d101      	bne.n	8005038 <DMA_SetConfig+0x1d4>
 8005034:	2301      	movs	r3, #1
 8005036:	e000      	b.n	800503a <DMA_SetConfig+0x1d6>
 8005038:	2300      	movs	r3, #0
 800503a:	2b00      	cmp	r3, #0
 800503c:	d05a      	beq.n	80050f4 <DMA_SetConfig+0x290>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005042:	f003 031f 	and.w	r3, r3, #31
 8005046:	223f      	movs	r2, #63	; 0x3f
 8005048:	409a      	lsls	r2, r3
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800505c:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	683a      	ldr	r2, [r7, #0]
 8005064:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	689b      	ldr	r3, [r3, #8]
 800506a:	2b40      	cmp	r3, #64	; 0x40
 800506c:	d108      	bne.n	8005080 <DMA_SetConfig+0x21c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	687a      	ldr	r2, [r7, #4]
 8005074:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	68ba      	ldr	r2, [r7, #8]
 800507c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800507e:	e0af      	b.n	80051e0 <DMA_SetConfig+0x37c>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	68ba      	ldr	r2, [r7, #8]
 8005086:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	687a      	ldr	r2, [r7, #4]
 800508e:	60da      	str	r2, [r3, #12]
}
 8005090:	e0a6      	b.n	80051e0 <DMA_SetConfig+0x37c>
 8005092:	bf00      	nop
 8005094:	40020010 	.word	0x40020010
 8005098:	40020028 	.word	0x40020028
 800509c:	40020040 	.word	0x40020040
 80050a0:	40020058 	.word	0x40020058
 80050a4:	40020070 	.word	0x40020070
 80050a8:	40020088 	.word	0x40020088
 80050ac:	400200a0 	.word	0x400200a0
 80050b0:	400200b8 	.word	0x400200b8
 80050b4:	40020410 	.word	0x40020410
 80050b8:	40020428 	.word	0x40020428
 80050bc:	40020440 	.word	0x40020440
 80050c0:	40020458 	.word	0x40020458
 80050c4:	40020470 	.word	0x40020470
 80050c8:	40020488 	.word	0x40020488
 80050cc:	400204a0 	.word	0x400204a0
 80050d0:	400204b8 	.word	0x400204b8
 80050d4:	58025408 	.word	0x58025408
 80050d8:	5802541c 	.word	0x5802541c
 80050dc:	58025430 	.word	0x58025430
 80050e0:	58025444 	.word	0x58025444
 80050e4:	58025458 	.word	0x58025458
 80050e8:	5802546c 	.word	0x5802546c
 80050ec:	58025480 	.word	0x58025480
 80050f0:	58025494 	.word	0x58025494
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a3c      	ldr	r2, [pc, #240]	; (80051ec <DMA_SetConfig+0x388>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d04a      	beq.n	8005194 <DMA_SetConfig+0x330>
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a3b      	ldr	r2, [pc, #236]	; (80051f0 <DMA_SetConfig+0x38c>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d045      	beq.n	8005194 <DMA_SetConfig+0x330>
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a39      	ldr	r2, [pc, #228]	; (80051f4 <DMA_SetConfig+0x390>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d040      	beq.n	8005194 <DMA_SetConfig+0x330>
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a38      	ldr	r2, [pc, #224]	; (80051f8 <DMA_SetConfig+0x394>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d03b      	beq.n	8005194 <DMA_SetConfig+0x330>
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a36      	ldr	r2, [pc, #216]	; (80051fc <DMA_SetConfig+0x398>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d036      	beq.n	8005194 <DMA_SetConfig+0x330>
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a35      	ldr	r2, [pc, #212]	; (8005200 <DMA_SetConfig+0x39c>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d031      	beq.n	8005194 <DMA_SetConfig+0x330>
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a33      	ldr	r2, [pc, #204]	; (8005204 <DMA_SetConfig+0x3a0>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d02c      	beq.n	8005194 <DMA_SetConfig+0x330>
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a32      	ldr	r2, [pc, #200]	; (8005208 <DMA_SetConfig+0x3a4>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d027      	beq.n	8005194 <DMA_SetConfig+0x330>
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a30      	ldr	r2, [pc, #192]	; (800520c <DMA_SetConfig+0x3a8>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d022      	beq.n	8005194 <DMA_SetConfig+0x330>
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a2f      	ldr	r2, [pc, #188]	; (8005210 <DMA_SetConfig+0x3ac>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d01d      	beq.n	8005194 <DMA_SetConfig+0x330>
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	4a2d      	ldr	r2, [pc, #180]	; (8005214 <DMA_SetConfig+0x3b0>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d018      	beq.n	8005194 <DMA_SetConfig+0x330>
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a2c      	ldr	r2, [pc, #176]	; (8005218 <DMA_SetConfig+0x3b4>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d013      	beq.n	8005194 <DMA_SetConfig+0x330>
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a2a      	ldr	r2, [pc, #168]	; (800521c <DMA_SetConfig+0x3b8>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d00e      	beq.n	8005194 <DMA_SetConfig+0x330>
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a29      	ldr	r2, [pc, #164]	; (8005220 <DMA_SetConfig+0x3bc>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d009      	beq.n	8005194 <DMA_SetConfig+0x330>
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a27      	ldr	r2, [pc, #156]	; (8005224 <DMA_SetConfig+0x3c0>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d004      	beq.n	8005194 <DMA_SetConfig+0x330>
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a26      	ldr	r2, [pc, #152]	; (8005228 <DMA_SetConfig+0x3c4>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d101      	bne.n	8005198 <DMA_SetConfig+0x334>
 8005194:	2301      	movs	r3, #1
 8005196:	e000      	b.n	800519a <DMA_SetConfig+0x336>
 8005198:	2300      	movs	r3, #0
 800519a:	2b00      	cmp	r3, #0
 800519c:	d020      	beq.n	80051e0 <DMA_SetConfig+0x37c>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051a2:	f003 031f 	and.w	r3, r3, #31
 80051a6:	2201      	movs	r2, #1
 80051a8:	409a      	lsls	r2, r3
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	683a      	ldr	r2, [r7, #0]
 80051b4:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	2b40      	cmp	r3, #64	; 0x40
 80051bc:	d108      	bne.n	80051d0 <DMA_SetConfig+0x36c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	687a      	ldr	r2, [r7, #4]
 80051c4:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	68ba      	ldr	r2, [r7, #8]
 80051cc:	60da      	str	r2, [r3, #12]
}
 80051ce:	e007      	b.n	80051e0 <DMA_SetConfig+0x37c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	68ba      	ldr	r2, [r7, #8]
 80051d6:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	687a      	ldr	r2, [r7, #4]
 80051de:	60da      	str	r2, [r3, #12]
}
 80051e0:	bf00      	nop
 80051e2:	371c      	adds	r7, #28
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr
 80051ec:	48022c08 	.word	0x48022c08
 80051f0:	48022c1c 	.word	0x48022c1c
 80051f4:	48022c30 	.word	0x48022c30
 80051f8:	48022c44 	.word	0x48022c44
 80051fc:	48022c58 	.word	0x48022c58
 8005200:	48022c6c 	.word	0x48022c6c
 8005204:	48022c80 	.word	0x48022c80
 8005208:	48022c94 	.word	0x48022c94
 800520c:	58025408 	.word	0x58025408
 8005210:	5802541c 	.word	0x5802541c
 8005214:	58025430 	.word	0x58025430
 8005218:	58025444 	.word	0x58025444
 800521c:	58025458 	.word	0x58025458
 8005220:	5802546c 	.word	0x5802546c
 8005224:	58025480 	.word	0x58025480
 8005228:	58025494 	.word	0x58025494

0800522c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800522c:	b480      	push	{r7}
 800522e:	b085      	sub	sp, #20
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4a42      	ldr	r2, [pc, #264]	; (8005344 <DMA_CalcBaseAndBitshift+0x118>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d04a      	beq.n	80052d4 <DMA_CalcBaseAndBitshift+0xa8>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a41      	ldr	r2, [pc, #260]	; (8005348 <DMA_CalcBaseAndBitshift+0x11c>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d045      	beq.n	80052d4 <DMA_CalcBaseAndBitshift+0xa8>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a3f      	ldr	r2, [pc, #252]	; (800534c <DMA_CalcBaseAndBitshift+0x120>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d040      	beq.n	80052d4 <DMA_CalcBaseAndBitshift+0xa8>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a3e      	ldr	r2, [pc, #248]	; (8005350 <DMA_CalcBaseAndBitshift+0x124>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d03b      	beq.n	80052d4 <DMA_CalcBaseAndBitshift+0xa8>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a3c      	ldr	r2, [pc, #240]	; (8005354 <DMA_CalcBaseAndBitshift+0x128>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d036      	beq.n	80052d4 <DMA_CalcBaseAndBitshift+0xa8>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a3b      	ldr	r2, [pc, #236]	; (8005358 <DMA_CalcBaseAndBitshift+0x12c>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d031      	beq.n	80052d4 <DMA_CalcBaseAndBitshift+0xa8>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a39      	ldr	r2, [pc, #228]	; (800535c <DMA_CalcBaseAndBitshift+0x130>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d02c      	beq.n	80052d4 <DMA_CalcBaseAndBitshift+0xa8>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a38      	ldr	r2, [pc, #224]	; (8005360 <DMA_CalcBaseAndBitshift+0x134>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d027      	beq.n	80052d4 <DMA_CalcBaseAndBitshift+0xa8>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a36      	ldr	r2, [pc, #216]	; (8005364 <DMA_CalcBaseAndBitshift+0x138>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d022      	beq.n	80052d4 <DMA_CalcBaseAndBitshift+0xa8>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4a35      	ldr	r2, [pc, #212]	; (8005368 <DMA_CalcBaseAndBitshift+0x13c>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d01d      	beq.n	80052d4 <DMA_CalcBaseAndBitshift+0xa8>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4a33      	ldr	r2, [pc, #204]	; (800536c <DMA_CalcBaseAndBitshift+0x140>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d018      	beq.n	80052d4 <DMA_CalcBaseAndBitshift+0xa8>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a32      	ldr	r2, [pc, #200]	; (8005370 <DMA_CalcBaseAndBitshift+0x144>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d013      	beq.n	80052d4 <DMA_CalcBaseAndBitshift+0xa8>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a30      	ldr	r2, [pc, #192]	; (8005374 <DMA_CalcBaseAndBitshift+0x148>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d00e      	beq.n	80052d4 <DMA_CalcBaseAndBitshift+0xa8>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4a2f      	ldr	r2, [pc, #188]	; (8005378 <DMA_CalcBaseAndBitshift+0x14c>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d009      	beq.n	80052d4 <DMA_CalcBaseAndBitshift+0xa8>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a2d      	ldr	r2, [pc, #180]	; (800537c <DMA_CalcBaseAndBitshift+0x150>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d004      	beq.n	80052d4 <DMA_CalcBaseAndBitshift+0xa8>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a2c      	ldr	r2, [pc, #176]	; (8005380 <DMA_CalcBaseAndBitshift+0x154>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d101      	bne.n	80052d8 <DMA_CalcBaseAndBitshift+0xac>
 80052d4:	2301      	movs	r3, #1
 80052d6:	e000      	b.n	80052da <DMA_CalcBaseAndBitshift+0xae>
 80052d8:	2300      	movs	r3, #0
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d024      	beq.n	8005328 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	b2db      	uxtb	r3, r3
 80052e4:	3b10      	subs	r3, #16
 80052e6:	4a27      	ldr	r2, [pc, #156]	; (8005384 <DMA_CalcBaseAndBitshift+0x158>)
 80052e8:	fba2 2303 	umull	r2, r3, r2, r3
 80052ec:	091b      	lsrs	r3, r3, #4
 80052ee:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	f003 0307 	and.w	r3, r3, #7
 80052f6:	4a24      	ldr	r2, [pc, #144]	; (8005388 <DMA_CalcBaseAndBitshift+0x15c>)
 80052f8:	5cd3      	ldrb	r3, [r2, r3]
 80052fa:	461a      	mov	r2, r3
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2b03      	cmp	r3, #3
 8005304:	d908      	bls.n	8005318 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	461a      	mov	r2, r3
 800530c:	4b1f      	ldr	r3, [pc, #124]	; (800538c <DMA_CalcBaseAndBitshift+0x160>)
 800530e:	4013      	ands	r3, r2
 8005310:	1d1a      	adds	r2, r3, #4
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	659a      	str	r2, [r3, #88]	; 0x58
 8005316:	e00d      	b.n	8005334 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	461a      	mov	r2, r3
 800531e:	4b1b      	ldr	r3, [pc, #108]	; (800538c <DMA_CalcBaseAndBitshift+0x160>)
 8005320:	4013      	ands	r3, r2
 8005322:	687a      	ldr	r2, [r7, #4]
 8005324:	6593      	str	r3, [r2, #88]	; 0x58
 8005326:	e005      	b.n	8005334 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005338:	4618      	mov	r0, r3
 800533a:	3714      	adds	r7, #20
 800533c:	46bd      	mov	sp, r7
 800533e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005342:	4770      	bx	lr
 8005344:	40020010 	.word	0x40020010
 8005348:	40020028 	.word	0x40020028
 800534c:	40020040 	.word	0x40020040
 8005350:	40020058 	.word	0x40020058
 8005354:	40020070 	.word	0x40020070
 8005358:	40020088 	.word	0x40020088
 800535c:	400200a0 	.word	0x400200a0
 8005360:	400200b8 	.word	0x400200b8
 8005364:	40020410 	.word	0x40020410
 8005368:	40020428 	.word	0x40020428
 800536c:	40020440 	.word	0x40020440
 8005370:	40020458 	.word	0x40020458
 8005374:	40020470 	.word	0x40020470
 8005378:	40020488 	.word	0x40020488
 800537c:	400204a0 	.word	0x400204a0
 8005380:	400204b8 	.word	0x400204b8
 8005384:	aaaaaaab 	.word	0xaaaaaaab
 8005388:	0800b0e4 	.word	0x0800b0e4
 800538c:	fffffc00 	.word	0xfffffc00

08005390 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005390:	b480      	push	{r7}
 8005392:	b085      	sub	sp, #20
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005398:	2300      	movs	r3, #0
 800539a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	699b      	ldr	r3, [r3, #24]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d120      	bne.n	80053e6 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053a8:	2b03      	cmp	r3, #3
 80053aa:	d858      	bhi.n	800545e <DMA_CheckFifoParam+0xce>
 80053ac:	a201      	add	r2, pc, #4	; (adr r2, 80053b4 <DMA_CheckFifoParam+0x24>)
 80053ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053b2:	bf00      	nop
 80053b4:	080053c5 	.word	0x080053c5
 80053b8:	080053d7 	.word	0x080053d7
 80053bc:	080053c5 	.word	0x080053c5
 80053c0:	0800545f 	.word	0x0800545f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d048      	beq.n	8005462 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80053d0:	2301      	movs	r3, #1
 80053d2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80053d4:	e045      	b.n	8005462 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053da:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80053de:	d142      	bne.n	8005466 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80053e0:	2301      	movs	r3, #1
 80053e2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80053e4:	e03f      	b.n	8005466 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	699b      	ldr	r3, [r3, #24]
 80053ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053ee:	d123      	bne.n	8005438 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053f4:	2b03      	cmp	r3, #3
 80053f6:	d838      	bhi.n	800546a <DMA_CheckFifoParam+0xda>
 80053f8:	a201      	add	r2, pc, #4	; (adr r2, 8005400 <DMA_CheckFifoParam+0x70>)
 80053fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053fe:	bf00      	nop
 8005400:	08005411 	.word	0x08005411
 8005404:	08005417 	.word	0x08005417
 8005408:	08005411 	.word	0x08005411
 800540c:	08005429 	.word	0x08005429
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8005410:	2301      	movs	r3, #1
 8005412:	73fb      	strb	r3, [r7, #15]
        break;
 8005414:	e030      	b.n	8005478 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800541a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800541e:	2b00      	cmp	r3, #0
 8005420:	d025      	beq.n	800546e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005426:	e022      	b.n	800546e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800542c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005430:	d11f      	bne.n	8005472 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8005432:	2301      	movs	r3, #1
 8005434:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005436:	e01c      	b.n	8005472 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800543c:	2b02      	cmp	r3, #2
 800543e:	d902      	bls.n	8005446 <DMA_CheckFifoParam+0xb6>
 8005440:	2b03      	cmp	r3, #3
 8005442:	d003      	beq.n	800544c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8005444:	e018      	b.n	8005478 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8005446:	2301      	movs	r3, #1
 8005448:	73fb      	strb	r3, [r7, #15]
        break;
 800544a:	e015      	b.n	8005478 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005450:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005454:	2b00      	cmp	r3, #0
 8005456:	d00e      	beq.n	8005476 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8005458:	2301      	movs	r3, #1
 800545a:	73fb      	strb	r3, [r7, #15]
    break;
 800545c:	e00b      	b.n	8005476 <DMA_CheckFifoParam+0xe6>
        break;
 800545e:	bf00      	nop
 8005460:	e00a      	b.n	8005478 <DMA_CheckFifoParam+0xe8>
        break;
 8005462:	bf00      	nop
 8005464:	e008      	b.n	8005478 <DMA_CheckFifoParam+0xe8>
        break;
 8005466:	bf00      	nop
 8005468:	e006      	b.n	8005478 <DMA_CheckFifoParam+0xe8>
        break;
 800546a:	bf00      	nop
 800546c:	e004      	b.n	8005478 <DMA_CheckFifoParam+0xe8>
        break;
 800546e:	bf00      	nop
 8005470:	e002      	b.n	8005478 <DMA_CheckFifoParam+0xe8>
        break;
 8005472:	bf00      	nop
 8005474:	e000      	b.n	8005478 <DMA_CheckFifoParam+0xe8>
    break;
 8005476:	bf00      	nop
    }
  }

  return status;
 8005478:	7bfb      	ldrb	r3, [r7, #15]
}
 800547a:	4618      	mov	r0, r3
 800547c:	3714      	adds	r7, #20
 800547e:	46bd      	mov	sp, r7
 8005480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005484:	4770      	bx	lr
 8005486:	bf00      	nop

08005488 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005488:	b480      	push	{r7}
 800548a:	b085      	sub	sp, #20
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a38      	ldr	r2, [pc, #224]	; (800557c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d022      	beq.n	80054e6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a36      	ldr	r2, [pc, #216]	; (8005580 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d01d      	beq.n	80054e6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4a35      	ldr	r2, [pc, #212]	; (8005584 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d018      	beq.n	80054e6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4a33      	ldr	r2, [pc, #204]	; (8005588 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d013      	beq.n	80054e6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a32      	ldr	r2, [pc, #200]	; (800558c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d00e      	beq.n	80054e6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4a30      	ldr	r2, [pc, #192]	; (8005590 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d009      	beq.n	80054e6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4a2f      	ldr	r2, [pc, #188]	; (8005594 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d004      	beq.n	80054e6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a2d      	ldr	r2, [pc, #180]	; (8005598 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d101      	bne.n	80054ea <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80054e6:	2301      	movs	r3, #1
 80054e8:	e000      	b.n	80054ec <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80054ea:	2300      	movs	r3, #0
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d01a      	beq.n	8005526 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	b2db      	uxtb	r3, r3
 80054f6:	3b08      	subs	r3, #8
 80054f8:	4a28      	ldr	r2, [pc, #160]	; (800559c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80054fa:	fba2 2303 	umull	r2, r3, r2, r3
 80054fe:	091b      	lsrs	r3, r3, #4
 8005500:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005502:	68fa      	ldr	r2, [r7, #12]
 8005504:	4b26      	ldr	r3, [pc, #152]	; (80055a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8005506:	4413      	add	r3, r2
 8005508:	009b      	lsls	r3, r3, #2
 800550a:	461a      	mov	r2, r3
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	4a24      	ldr	r2, [pc, #144]	; (80055a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8005514:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	f003 031f 	and.w	r3, r3, #31
 800551c:	2201      	movs	r2, #1
 800551e:	409a      	lsls	r2, r3
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005524:	e024      	b.n	8005570 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	b2db      	uxtb	r3, r3
 800552c:	3b10      	subs	r3, #16
 800552e:	4a1e      	ldr	r2, [pc, #120]	; (80055a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8005530:	fba2 2303 	umull	r2, r3, r2, r3
 8005534:	091b      	lsrs	r3, r3, #4
 8005536:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	4a1c      	ldr	r2, [pc, #112]	; (80055ac <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d806      	bhi.n	800554e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	4a1b      	ldr	r2, [pc, #108]	; (80055b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d902      	bls.n	800554e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	3308      	adds	r3, #8
 800554c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800554e:	68fa      	ldr	r2, [r7, #12]
 8005550:	4b18      	ldr	r3, [pc, #96]	; (80055b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8005552:	4413      	add	r3, r2
 8005554:	009b      	lsls	r3, r3, #2
 8005556:	461a      	mov	r2, r3
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	4a16      	ldr	r2, [pc, #88]	; (80055b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8005560:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	f003 031f 	and.w	r3, r3, #31
 8005568:	2201      	movs	r2, #1
 800556a:	409a      	lsls	r2, r3
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005570:	bf00      	nop
 8005572:	3714      	adds	r7, #20
 8005574:	46bd      	mov	sp, r7
 8005576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557a:	4770      	bx	lr
 800557c:	58025408 	.word	0x58025408
 8005580:	5802541c 	.word	0x5802541c
 8005584:	58025430 	.word	0x58025430
 8005588:	58025444 	.word	0x58025444
 800558c:	58025458 	.word	0x58025458
 8005590:	5802546c 	.word	0x5802546c
 8005594:	58025480 	.word	0x58025480
 8005598:	58025494 	.word	0x58025494
 800559c:	cccccccd 	.word	0xcccccccd
 80055a0:	16009600 	.word	0x16009600
 80055a4:	58025880 	.word	0x58025880
 80055a8:	aaaaaaab 	.word	0xaaaaaaab
 80055ac:	400204b8 	.word	0x400204b8
 80055b0:	4002040f 	.word	0x4002040f
 80055b4:	10008200 	.word	0x10008200
 80055b8:	40020880 	.word	0x40020880

080055bc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80055bc:	b480      	push	{r7}
 80055be:	b085      	sub	sp, #20
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	685b      	ldr	r3, [r3, #4]
 80055c8:	b2db      	uxtb	r3, r3
 80055ca:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d04a      	beq.n	8005668 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2b08      	cmp	r3, #8
 80055d6:	d847      	bhi.n	8005668 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a25      	ldr	r2, [pc, #148]	; (8005674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d022      	beq.n	8005628 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4a24      	ldr	r2, [pc, #144]	; (8005678 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d01d      	beq.n	8005628 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a22      	ldr	r2, [pc, #136]	; (800567c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d018      	beq.n	8005628 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4a21      	ldr	r2, [pc, #132]	; (8005680 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d013      	beq.n	8005628 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a1f      	ldr	r2, [pc, #124]	; (8005684 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d00e      	beq.n	8005628 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a1e      	ldr	r2, [pc, #120]	; (8005688 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d009      	beq.n	8005628 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4a1c      	ldr	r2, [pc, #112]	; (800568c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d004      	beq.n	8005628 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4a1b      	ldr	r2, [pc, #108]	; (8005690 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d101      	bne.n	800562c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8005628:	2301      	movs	r3, #1
 800562a:	e000      	b.n	800562e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800562c:	2300      	movs	r3, #0
 800562e:	2b00      	cmp	r3, #0
 8005630:	d00a      	beq.n	8005648 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8005632:	68fa      	ldr	r2, [r7, #12]
 8005634:	4b17      	ldr	r3, [pc, #92]	; (8005694 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8005636:	4413      	add	r3, r2
 8005638:	009b      	lsls	r3, r3, #2
 800563a:	461a      	mov	r2, r3
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	4a15      	ldr	r2, [pc, #84]	; (8005698 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8005644:	671a      	str	r2, [r3, #112]	; 0x70
 8005646:	e009      	b.n	800565c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005648:	68fa      	ldr	r2, [r7, #12]
 800564a:	4b14      	ldr	r3, [pc, #80]	; (800569c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800564c:	4413      	add	r3, r2
 800564e:	009b      	lsls	r3, r3, #2
 8005650:	461a      	mov	r2, r3
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	4a11      	ldr	r2, [pc, #68]	; (80056a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800565a:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	3b01      	subs	r3, #1
 8005660:	2201      	movs	r2, #1
 8005662:	409a      	lsls	r2, r3
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8005668:	bf00      	nop
 800566a:	3714      	adds	r7, #20
 800566c:	46bd      	mov	sp, r7
 800566e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005672:	4770      	bx	lr
 8005674:	58025408 	.word	0x58025408
 8005678:	5802541c 	.word	0x5802541c
 800567c:	58025430 	.word	0x58025430
 8005680:	58025444 	.word	0x58025444
 8005684:	58025458 	.word	0x58025458
 8005688:	5802546c 	.word	0x5802546c
 800568c:	58025480 	.word	0x58025480
 8005690:	58025494 	.word	0x58025494
 8005694:	1600963f 	.word	0x1600963f
 8005698:	58025940 	.word	0x58025940
 800569c:	1000823f 	.word	0x1000823f
 80056a0:	40020940 	.word	0x40020940

080056a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80056a4:	b480      	push	{r7}
 80056a6:	b089      	sub	sp, #36	; 0x24
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
 80056ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80056ae:	2300      	movs	r3, #0
 80056b0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80056b2:	4b89      	ldr	r3, [pc, #548]	; (80058d8 <HAL_GPIO_Init+0x234>)
 80056b4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80056b6:	e194      	b.n	80059e2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	681a      	ldr	r2, [r3, #0]
 80056bc:	2101      	movs	r1, #1
 80056be:	69fb      	ldr	r3, [r7, #28]
 80056c0:	fa01 f303 	lsl.w	r3, r1, r3
 80056c4:	4013      	ands	r3, r2
 80056c6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80056c8:	693b      	ldr	r3, [r7, #16]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	f000 8186 	beq.w	80059dc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	685b      	ldr	r3, [r3, #4]
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	d00b      	beq.n	80056f0 <HAL_GPIO_Init+0x4c>
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	2b02      	cmp	r3, #2
 80056de:	d007      	beq.n	80056f0 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80056e4:	2b11      	cmp	r3, #17
 80056e6:	d003      	beq.n	80056f0 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	2b12      	cmp	r3, #18
 80056ee:	d130      	bne.n	8005752 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80056f6:	69fb      	ldr	r3, [r7, #28]
 80056f8:	005b      	lsls	r3, r3, #1
 80056fa:	2203      	movs	r2, #3
 80056fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005700:	43db      	mvns	r3, r3
 8005702:	69ba      	ldr	r2, [r7, #24]
 8005704:	4013      	ands	r3, r2
 8005706:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	68da      	ldr	r2, [r3, #12]
 800570c:	69fb      	ldr	r3, [r7, #28]
 800570e:	005b      	lsls	r3, r3, #1
 8005710:	fa02 f303 	lsl.w	r3, r2, r3
 8005714:	69ba      	ldr	r2, [r7, #24]
 8005716:	4313      	orrs	r3, r2
 8005718:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	69ba      	ldr	r2, [r7, #24]
 800571e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	685b      	ldr	r3, [r3, #4]
 8005724:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005726:	2201      	movs	r2, #1
 8005728:	69fb      	ldr	r3, [r7, #28]
 800572a:	fa02 f303 	lsl.w	r3, r2, r3
 800572e:	43db      	mvns	r3, r3
 8005730:	69ba      	ldr	r2, [r7, #24]
 8005732:	4013      	ands	r3, r2
 8005734:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	091b      	lsrs	r3, r3, #4
 800573c:	f003 0201 	and.w	r2, r3, #1
 8005740:	69fb      	ldr	r3, [r7, #28]
 8005742:	fa02 f303 	lsl.w	r3, r2, r3
 8005746:	69ba      	ldr	r2, [r7, #24]
 8005748:	4313      	orrs	r3, r2
 800574a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	69ba      	ldr	r2, [r7, #24]
 8005750:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	68db      	ldr	r3, [r3, #12]
 8005756:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005758:	69fb      	ldr	r3, [r7, #28]
 800575a:	005b      	lsls	r3, r3, #1
 800575c:	2203      	movs	r2, #3
 800575e:	fa02 f303 	lsl.w	r3, r2, r3
 8005762:	43db      	mvns	r3, r3
 8005764:	69ba      	ldr	r2, [r7, #24]
 8005766:	4013      	ands	r3, r2
 8005768:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	689a      	ldr	r2, [r3, #8]
 800576e:	69fb      	ldr	r3, [r7, #28]
 8005770:	005b      	lsls	r3, r3, #1
 8005772:	fa02 f303 	lsl.w	r3, r2, r3
 8005776:	69ba      	ldr	r2, [r7, #24]
 8005778:	4313      	orrs	r3, r2
 800577a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	69ba      	ldr	r2, [r7, #24]
 8005780:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	2b02      	cmp	r3, #2
 8005788:	d003      	beq.n	8005792 <HAL_GPIO_Init+0xee>
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	685b      	ldr	r3, [r3, #4]
 800578e:	2b12      	cmp	r3, #18
 8005790:	d123      	bne.n	80057da <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005792:	69fb      	ldr	r3, [r7, #28]
 8005794:	08da      	lsrs	r2, r3, #3
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	3208      	adds	r2, #8
 800579a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800579e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80057a0:	69fb      	ldr	r3, [r7, #28]
 80057a2:	f003 0307 	and.w	r3, r3, #7
 80057a6:	009b      	lsls	r3, r3, #2
 80057a8:	220f      	movs	r2, #15
 80057aa:	fa02 f303 	lsl.w	r3, r2, r3
 80057ae:	43db      	mvns	r3, r3
 80057b0:	69ba      	ldr	r2, [r7, #24]
 80057b2:	4013      	ands	r3, r2
 80057b4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	691a      	ldr	r2, [r3, #16]
 80057ba:	69fb      	ldr	r3, [r7, #28]
 80057bc:	f003 0307 	and.w	r3, r3, #7
 80057c0:	009b      	lsls	r3, r3, #2
 80057c2:	fa02 f303 	lsl.w	r3, r2, r3
 80057c6:	69ba      	ldr	r2, [r7, #24]
 80057c8:	4313      	orrs	r3, r2
 80057ca:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80057cc:	69fb      	ldr	r3, [r7, #28]
 80057ce:	08da      	lsrs	r2, r3, #3
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	3208      	adds	r2, #8
 80057d4:	69b9      	ldr	r1, [r7, #24]
 80057d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80057e0:	69fb      	ldr	r3, [r7, #28]
 80057e2:	005b      	lsls	r3, r3, #1
 80057e4:	2203      	movs	r2, #3
 80057e6:	fa02 f303 	lsl.w	r3, r2, r3
 80057ea:	43db      	mvns	r3, r3
 80057ec:	69ba      	ldr	r2, [r7, #24]
 80057ee:	4013      	ands	r3, r2
 80057f0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	f003 0203 	and.w	r2, r3, #3
 80057fa:	69fb      	ldr	r3, [r7, #28]
 80057fc:	005b      	lsls	r3, r3, #1
 80057fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005802:	69ba      	ldr	r2, [r7, #24]
 8005804:	4313      	orrs	r3, r2
 8005806:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	69ba      	ldr	r2, [r7, #24]
 800580c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	685b      	ldr	r3, [r3, #4]
 8005812:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005816:	2b00      	cmp	r3, #0
 8005818:	f000 80e0 	beq.w	80059dc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800581c:	4b2f      	ldr	r3, [pc, #188]	; (80058dc <HAL_GPIO_Init+0x238>)
 800581e:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8005822:	4a2e      	ldr	r2, [pc, #184]	; (80058dc <HAL_GPIO_Init+0x238>)
 8005824:	f043 0302 	orr.w	r3, r3, #2
 8005828:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 800582c:	4b2b      	ldr	r3, [pc, #172]	; (80058dc <HAL_GPIO_Init+0x238>)
 800582e:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8005832:	f003 0302 	and.w	r3, r3, #2
 8005836:	60fb      	str	r3, [r7, #12]
 8005838:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800583a:	4a29      	ldr	r2, [pc, #164]	; (80058e0 <HAL_GPIO_Init+0x23c>)
 800583c:	69fb      	ldr	r3, [r7, #28]
 800583e:	089b      	lsrs	r3, r3, #2
 8005840:	3302      	adds	r3, #2
 8005842:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005846:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005848:	69fb      	ldr	r3, [r7, #28]
 800584a:	f003 0303 	and.w	r3, r3, #3
 800584e:	009b      	lsls	r3, r3, #2
 8005850:	220f      	movs	r2, #15
 8005852:	fa02 f303 	lsl.w	r3, r2, r3
 8005856:	43db      	mvns	r3, r3
 8005858:	69ba      	ldr	r2, [r7, #24]
 800585a:	4013      	ands	r3, r2
 800585c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	4a20      	ldr	r2, [pc, #128]	; (80058e4 <HAL_GPIO_Init+0x240>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d052      	beq.n	800590c <HAL_GPIO_Init+0x268>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	4a1f      	ldr	r2, [pc, #124]	; (80058e8 <HAL_GPIO_Init+0x244>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d031      	beq.n	80058d2 <HAL_GPIO_Init+0x22e>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	4a1e      	ldr	r2, [pc, #120]	; (80058ec <HAL_GPIO_Init+0x248>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d02b      	beq.n	80058ce <HAL_GPIO_Init+0x22a>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	4a1d      	ldr	r2, [pc, #116]	; (80058f0 <HAL_GPIO_Init+0x24c>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d025      	beq.n	80058ca <HAL_GPIO_Init+0x226>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	4a1c      	ldr	r2, [pc, #112]	; (80058f4 <HAL_GPIO_Init+0x250>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d01f      	beq.n	80058c6 <HAL_GPIO_Init+0x222>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	4a1b      	ldr	r2, [pc, #108]	; (80058f8 <HAL_GPIO_Init+0x254>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d019      	beq.n	80058c2 <HAL_GPIO_Init+0x21e>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	4a1a      	ldr	r2, [pc, #104]	; (80058fc <HAL_GPIO_Init+0x258>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d013      	beq.n	80058be <HAL_GPIO_Init+0x21a>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	4a19      	ldr	r2, [pc, #100]	; (8005900 <HAL_GPIO_Init+0x25c>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d00d      	beq.n	80058ba <HAL_GPIO_Init+0x216>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	4a18      	ldr	r2, [pc, #96]	; (8005904 <HAL_GPIO_Init+0x260>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d007      	beq.n	80058b6 <HAL_GPIO_Init+0x212>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	4a17      	ldr	r2, [pc, #92]	; (8005908 <HAL_GPIO_Init+0x264>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d101      	bne.n	80058b2 <HAL_GPIO_Init+0x20e>
 80058ae:	2309      	movs	r3, #9
 80058b0:	e02d      	b.n	800590e <HAL_GPIO_Init+0x26a>
 80058b2:	230a      	movs	r3, #10
 80058b4:	e02b      	b.n	800590e <HAL_GPIO_Init+0x26a>
 80058b6:	2308      	movs	r3, #8
 80058b8:	e029      	b.n	800590e <HAL_GPIO_Init+0x26a>
 80058ba:	2307      	movs	r3, #7
 80058bc:	e027      	b.n	800590e <HAL_GPIO_Init+0x26a>
 80058be:	2306      	movs	r3, #6
 80058c0:	e025      	b.n	800590e <HAL_GPIO_Init+0x26a>
 80058c2:	2305      	movs	r3, #5
 80058c4:	e023      	b.n	800590e <HAL_GPIO_Init+0x26a>
 80058c6:	2304      	movs	r3, #4
 80058c8:	e021      	b.n	800590e <HAL_GPIO_Init+0x26a>
 80058ca:	2303      	movs	r3, #3
 80058cc:	e01f      	b.n	800590e <HAL_GPIO_Init+0x26a>
 80058ce:	2302      	movs	r3, #2
 80058d0:	e01d      	b.n	800590e <HAL_GPIO_Init+0x26a>
 80058d2:	2301      	movs	r3, #1
 80058d4:	e01b      	b.n	800590e <HAL_GPIO_Init+0x26a>
 80058d6:	bf00      	nop
 80058d8:	58000080 	.word	0x58000080
 80058dc:	58024400 	.word	0x58024400
 80058e0:	58000400 	.word	0x58000400
 80058e4:	58020000 	.word	0x58020000
 80058e8:	58020400 	.word	0x58020400
 80058ec:	58020800 	.word	0x58020800
 80058f0:	58020c00 	.word	0x58020c00
 80058f4:	58021000 	.word	0x58021000
 80058f8:	58021400 	.word	0x58021400
 80058fc:	58021800 	.word	0x58021800
 8005900:	58021c00 	.word	0x58021c00
 8005904:	58022000 	.word	0x58022000
 8005908:	58022400 	.word	0x58022400
 800590c:	2300      	movs	r3, #0
 800590e:	69fa      	ldr	r2, [r7, #28]
 8005910:	f002 0203 	and.w	r2, r2, #3
 8005914:	0092      	lsls	r2, r2, #2
 8005916:	4093      	lsls	r3, r2
 8005918:	69ba      	ldr	r2, [r7, #24]
 800591a:	4313      	orrs	r3, r2
 800591c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800591e:	4938      	ldr	r1, [pc, #224]	; (8005a00 <HAL_GPIO_Init+0x35c>)
 8005920:	69fb      	ldr	r3, [r7, #28]
 8005922:	089b      	lsrs	r3, r3, #2
 8005924:	3302      	adds	r3, #2
 8005926:	69ba      	ldr	r2, [r7, #24]
 8005928:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005932:	693b      	ldr	r3, [r7, #16]
 8005934:	43db      	mvns	r3, r3
 8005936:	69ba      	ldr	r2, [r7, #24]
 8005938:	4013      	ands	r3, r2
 800593a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	685b      	ldr	r3, [r3, #4]
 8005940:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005944:	2b00      	cmp	r3, #0
 8005946:	d003      	beq.n	8005950 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005948:	69ba      	ldr	r2, [r7, #24]
 800594a:	693b      	ldr	r3, [r7, #16]
 800594c:	4313      	orrs	r3, r2
 800594e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	69ba      	ldr	r2, [r7, #24]
 8005954:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	685b      	ldr	r3, [r3, #4]
 800595a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800595c:	693b      	ldr	r3, [r7, #16]
 800595e:	43db      	mvns	r3, r3
 8005960:	69ba      	ldr	r2, [r7, #24]
 8005962:	4013      	ands	r3, r2
 8005964:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800596e:	2b00      	cmp	r3, #0
 8005970:	d003      	beq.n	800597a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005972:	69ba      	ldr	r2, [r7, #24]
 8005974:	693b      	ldr	r3, [r7, #16]
 8005976:	4313      	orrs	r3, r2
 8005978:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	69ba      	ldr	r2, [r7, #24]
 800597e:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005980:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005988:	693b      	ldr	r3, [r7, #16]
 800598a:	43db      	mvns	r3, r3
 800598c:	69ba      	ldr	r2, [r7, #24]
 800598e:	4013      	ands	r3, r2
 8005990:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800599a:	2b00      	cmp	r3, #0
 800599c:	d003      	beq.n	80059a6 <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 800599e:	69ba      	ldr	r2, [r7, #24]
 80059a0:	693b      	ldr	r3, [r7, #16]
 80059a2:	4313      	orrs	r3, r2
 80059a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80059a6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80059aa:	69bb      	ldr	r3, [r7, #24]
 80059ac:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80059ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	43db      	mvns	r3, r3
 80059ba:	69ba      	ldr	r2, [r7, #24]
 80059bc:	4013      	ands	r3, r2
 80059be:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d003      	beq.n	80059d4 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 80059cc:	69ba      	ldr	r2, [r7, #24]
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	4313      	orrs	r3, r2
 80059d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80059d4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80059d8:	69bb      	ldr	r3, [r7, #24]
 80059da:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 80059dc:	69fb      	ldr	r3, [r7, #28]
 80059de:	3301      	adds	r3, #1
 80059e0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	681a      	ldr	r2, [r3, #0]
 80059e6:	69fb      	ldr	r3, [r7, #28]
 80059e8:	fa22 f303 	lsr.w	r3, r2, r3
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	f47f ae63 	bne.w	80056b8 <HAL_GPIO_Init+0x14>
  }
}
 80059f2:	bf00      	nop
 80059f4:	3724      	adds	r7, #36	; 0x24
 80059f6:	46bd      	mov	sp, r7
 80059f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fc:	4770      	bx	lr
 80059fe:	bf00      	nop
 8005a00:	58000400 	.word	0x58000400

08005a04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b083      	sub	sp, #12
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
 8005a0c:	460b      	mov	r3, r1
 8005a0e:	807b      	strh	r3, [r7, #2]
 8005a10:	4613      	mov	r3, r2
 8005a12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005a14:	787b      	ldrb	r3, [r7, #1]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d003      	beq.n	8005a22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005a1a:	887a      	ldrh	r2, [r7, #2]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005a20:	e003      	b.n	8005a2a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005a22:	887b      	ldrh	r3, [r7, #2]
 8005a24:	041a      	lsls	r2, r3, #16
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	619a      	str	r2, [r3, #24]
}
 8005a2a:	bf00      	nop
 8005a2c:	370c      	adds	r7, #12
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a34:	4770      	bx	lr

08005a36 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005a36:	b480      	push	{r7}
 8005a38:	b083      	sub	sp, #12
 8005a3a:	af00      	add	r7, sp, #0
 8005a3c:	6078      	str	r0, [r7, #4]
 8005a3e:	460b      	mov	r3, r1
 8005a40:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	695a      	ldr	r2, [r3, #20]
 8005a46:	887b      	ldrh	r3, [r7, #2]
 8005a48:	401a      	ands	r2, r3
 8005a4a:	887b      	ldrh	r3, [r7, #2]
 8005a4c:	429a      	cmp	r2, r3
 8005a4e:	d104      	bne.n	8005a5a <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005a50:	887b      	ldrh	r3, [r7, #2]
 8005a52:	041a      	lsls	r2, r3, #16
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8005a58:	e002      	b.n	8005a60 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8005a5a:	887a      	ldrh	r2, [r7, #2]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	619a      	str	r2, [r3, #24]
}
 8005a60:	bf00      	nop
 8005a62:	370c      	adds	r7, #12
 8005a64:	46bd      	mov	sp, r7
 8005a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6a:	4770      	bx	lr

08005a6c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b084      	sub	sp, #16
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8005a74:	4b29      	ldr	r3, [pc, #164]	; (8005b1c <HAL_PWREx_ConfigSupply+0xb0>)
 8005a76:	68db      	ldr	r3, [r3, #12]
 8005a78:	f003 0307 	and.w	r3, r3, #7
 8005a7c:	2b06      	cmp	r3, #6
 8005a7e:	d00a      	beq.n	8005a96 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005a80:	4b26      	ldr	r3, [pc, #152]	; (8005b1c <HAL_PWREx_ConfigSupply+0xb0>)
 8005a82:	68db      	ldr	r3, [r3, #12]
 8005a84:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005a88:	687a      	ldr	r2, [r7, #4]
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	d001      	beq.n	8005a92 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005a8e:	2301      	movs	r3, #1
 8005a90:	e040      	b.n	8005b14 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005a92:	2300      	movs	r3, #0
 8005a94:	e03e      	b.n	8005b14 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005a96:	4b21      	ldr	r3, [pc, #132]	; (8005b1c <HAL_PWREx_ConfigSupply+0xb0>)
 8005a98:	68db      	ldr	r3, [r3, #12]
 8005a9a:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8005a9e:	491f      	ldr	r1, [pc, #124]	; (8005b1c <HAL_PWREx_ConfigSupply+0xb0>)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005aa6:	f7fb ff0b 	bl	80018c0 <HAL_GetTick>
 8005aaa:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005aac:	e009      	b.n	8005ac2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005aae:	f7fb ff07 	bl	80018c0 <HAL_GetTick>
 8005ab2:	4602      	mov	r2, r0
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	1ad3      	subs	r3, r2, r3
 8005ab8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005abc:	d901      	bls.n	8005ac2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	e028      	b.n	8005b14 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005ac2:	4b16      	ldr	r3, [pc, #88]	; (8005b1c <HAL_PWREx_ConfigSupply+0xb0>)
 8005ac4:	685b      	ldr	r3, [r3, #4]
 8005ac6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005aca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ace:	d1ee      	bne.n	8005aae <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2b1e      	cmp	r3, #30
 8005ad4:	d008      	beq.n	8005ae8 <HAL_PWREx_ConfigSupply+0x7c>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2b2e      	cmp	r3, #46	; 0x2e
 8005ada:	d005      	beq.n	8005ae8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2b1d      	cmp	r3, #29
 8005ae0:	d002      	beq.n	8005ae8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2b2d      	cmp	r3, #45	; 0x2d
 8005ae6:	d114      	bne.n	8005b12 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8005ae8:	f7fb feea 	bl	80018c0 <HAL_GetTick>
 8005aec:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8005aee:	e009      	b.n	8005b04 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005af0:	f7fb fee6 	bl	80018c0 <HAL_GetTick>
 8005af4:	4602      	mov	r2, r0
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	1ad3      	subs	r3, r2, r3
 8005afa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005afe:	d901      	bls.n	8005b04 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8005b00:	2301      	movs	r3, #1
 8005b02:	e007      	b.n	8005b14 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8005b04:	4b05      	ldr	r3, [pc, #20]	; (8005b1c <HAL_PWREx_ConfigSupply+0xb0>)
 8005b06:	68db      	ldr	r3, [r3, #12]
 8005b08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b10:	d1ee      	bne.n	8005af0 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005b12:	2300      	movs	r3, #0
}
 8005b14:	4618      	mov	r0, r3
 8005b16:	3710      	adds	r7, #16
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	bd80      	pop	{r7, pc}
 8005b1c:	58024800 	.word	0x58024800

08005b20 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b08c      	sub	sp, #48	; 0x30
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d101      	bne.n	8005b32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005b2e:	2301      	movs	r3, #1
 8005b30:	e3d7      	b.n	80062e2 <HAL_RCC_OscConfig+0x7c2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f003 0301 	and.w	r3, r3, #1
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	f000 80b3 	beq.w	8005ca6 <HAL_RCC_OscConfig+0x186>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005b40:	4b90      	ldr	r3, [pc, #576]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005b42:	691b      	ldr	r3, [r3, #16]
 8005b44:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005b48:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005b4a:	4b8e      	ldr	r3, [pc, #568]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b4e:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005b50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b52:	2b10      	cmp	r3, #16
 8005b54:	d007      	beq.n	8005b66 <HAL_RCC_OscConfig+0x46>
 8005b56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b58:	2b18      	cmp	r3, #24
 8005b5a:	d112      	bne.n	8005b82 <HAL_RCC_OscConfig+0x62>
 8005b5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b5e:	f003 0303 	and.w	r3, r3, #3
 8005b62:	2b02      	cmp	r3, #2
 8005b64:	d10d      	bne.n	8005b82 <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b66:	4b87      	ldr	r3, [pc, #540]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	f000 8098 	beq.w	8005ca4 <HAL_RCC_OscConfig+0x184>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	685b      	ldr	r3, [r3, #4]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	f040 8093 	bne.w	8005ca4 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 8005b7e:	2301      	movs	r3, #1
 8005b80:	e3af      	b.n	80062e2 <HAL_RCC_OscConfig+0x7c2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b8a:	d106      	bne.n	8005b9a <HAL_RCC_OscConfig+0x7a>
 8005b8c:	4b7d      	ldr	r3, [pc, #500]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	4a7c      	ldr	r2, [pc, #496]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005b92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b96:	6013      	str	r3, [r2, #0]
 8005b98:	e058      	b.n	8005c4c <HAL_RCC_OscConfig+0x12c>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d112      	bne.n	8005bc8 <HAL_RCC_OscConfig+0xa8>
 8005ba2:	4b78      	ldr	r3, [pc, #480]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4a77      	ldr	r2, [pc, #476]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005ba8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005bac:	6013      	str	r3, [r2, #0]
 8005bae:	4b75      	ldr	r3, [pc, #468]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	4a74      	ldr	r2, [pc, #464]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005bb4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005bb8:	6013      	str	r3, [r2, #0]
 8005bba:	4b72      	ldr	r3, [pc, #456]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4a71      	ldr	r2, [pc, #452]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005bc0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005bc4:	6013      	str	r3, [r2, #0]
 8005bc6:	e041      	b.n	8005c4c <HAL_RCC_OscConfig+0x12c>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	685b      	ldr	r3, [r3, #4]
 8005bcc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005bd0:	d112      	bne.n	8005bf8 <HAL_RCC_OscConfig+0xd8>
 8005bd2:	4b6c      	ldr	r3, [pc, #432]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4a6b      	ldr	r2, [pc, #428]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005bd8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005bdc:	6013      	str	r3, [r2, #0]
 8005bde:	4b69      	ldr	r3, [pc, #420]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4a68      	ldr	r2, [pc, #416]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005be4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005be8:	6013      	str	r3, [r2, #0]
 8005bea:	4b66      	ldr	r3, [pc, #408]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	4a65      	ldr	r2, [pc, #404]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005bf0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005bf4:	6013      	str	r3, [r2, #0]
 8005bf6:	e029      	b.n	8005c4c <HAL_RCC_OscConfig+0x12c>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	685b      	ldr	r3, [r3, #4]
 8005bfc:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 8005c00:	d112      	bne.n	8005c28 <HAL_RCC_OscConfig+0x108>
 8005c02:	4b60      	ldr	r3, [pc, #384]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	4a5f      	ldr	r2, [pc, #380]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005c08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005c0c:	6013      	str	r3, [r2, #0]
 8005c0e:	4b5d      	ldr	r3, [pc, #372]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4a5c      	ldr	r2, [pc, #368]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005c14:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005c18:	6013      	str	r3, [r2, #0]
 8005c1a:	4b5a      	ldr	r3, [pc, #360]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	4a59      	ldr	r2, [pc, #356]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005c20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c24:	6013      	str	r3, [r2, #0]
 8005c26:	e011      	b.n	8005c4c <HAL_RCC_OscConfig+0x12c>
 8005c28:	4b56      	ldr	r3, [pc, #344]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4a55      	ldr	r2, [pc, #340]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005c2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c32:	6013      	str	r3, [r2, #0]
 8005c34:	4b53      	ldr	r3, [pc, #332]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a52      	ldr	r2, [pc, #328]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005c3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005c3e:	6013      	str	r3, [r2, #0]
 8005c40:	4b50      	ldr	r3, [pc, #320]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4a4f      	ldr	r2, [pc, #316]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005c46:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005c4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	685b      	ldr	r3, [r3, #4]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d013      	beq.n	8005c7c <HAL_RCC_OscConfig+0x15c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c54:	f7fb fe34 	bl	80018c0 <HAL_GetTick>
 8005c58:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005c5a:	e008      	b.n	8005c6e <HAL_RCC_OscConfig+0x14e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005c5c:	f7fb fe30 	bl	80018c0 <HAL_GetTick>
 8005c60:	4602      	mov	r2, r0
 8005c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c64:	1ad3      	subs	r3, r2, r3
 8005c66:	2b64      	cmp	r3, #100	; 0x64
 8005c68:	d901      	bls.n	8005c6e <HAL_RCC_OscConfig+0x14e>
          {
            return HAL_TIMEOUT;
 8005c6a:	2303      	movs	r3, #3
 8005c6c:	e339      	b.n	80062e2 <HAL_RCC_OscConfig+0x7c2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005c6e:	4b45      	ldr	r3, [pc, #276]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d0f0      	beq.n	8005c5c <HAL_RCC_OscConfig+0x13c>
 8005c7a:	e014      	b.n	8005ca6 <HAL_RCC_OscConfig+0x186>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c7c:	f7fb fe20 	bl	80018c0 <HAL_GetTick>
 8005c80:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005c82:	e008      	b.n	8005c96 <HAL_RCC_OscConfig+0x176>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005c84:	f7fb fe1c 	bl	80018c0 <HAL_GetTick>
 8005c88:	4602      	mov	r2, r0
 8005c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c8c:	1ad3      	subs	r3, r2, r3
 8005c8e:	2b64      	cmp	r3, #100	; 0x64
 8005c90:	d901      	bls.n	8005c96 <HAL_RCC_OscConfig+0x176>
          {
            return HAL_TIMEOUT;
 8005c92:	2303      	movs	r3, #3
 8005c94:	e325      	b.n	80062e2 <HAL_RCC_OscConfig+0x7c2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005c96:	4b3b      	ldr	r3, [pc, #236]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d1f0      	bne.n	8005c84 <HAL_RCC_OscConfig+0x164>
 8005ca2:	e000      	b.n	8005ca6 <HAL_RCC_OscConfig+0x186>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ca4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f003 0302 	and.w	r3, r3, #2
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d070      	beq.n	8005d94 <HAL_RCC_OscConfig+0x274>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005cb2:	4b34      	ldr	r3, [pc, #208]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005cb4:	691b      	ldr	r3, [r3, #16]
 8005cb6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005cba:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005cbc:	4b31      	ldr	r3, [pc, #196]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005cbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cc0:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005cc2:	6a3b      	ldr	r3, [r7, #32]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d007      	beq.n	8005cd8 <HAL_RCC_OscConfig+0x1b8>
 8005cc8:	6a3b      	ldr	r3, [r7, #32]
 8005cca:	2b18      	cmp	r3, #24
 8005ccc:	d11b      	bne.n	8005d06 <HAL_RCC_OscConfig+0x1e6>
 8005cce:	69fb      	ldr	r3, [r7, #28]
 8005cd0:	f003 0303 	and.w	r3, r3, #3
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d116      	bne.n	8005d06 <HAL_RCC_OscConfig+0x1e6>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005cd8:	4b2a      	ldr	r3, [pc, #168]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f003 0304 	and.w	r3, r3, #4
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d005      	beq.n	8005cf0 <HAL_RCC_OscConfig+0x1d0>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	68db      	ldr	r3, [r3, #12]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d101      	bne.n	8005cf0 <HAL_RCC_OscConfig+0x1d0>
      {
        return HAL_ERROR;
 8005cec:	2301      	movs	r3, #1
 8005cee:	e2f8      	b.n	80062e2 <HAL_RCC_OscConfig+0x7c2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005cf0:	4b24      	ldr	r3, [pc, #144]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005cf2:	685b      	ldr	r3, [r3, #4]
 8005cf4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	691b      	ldr	r3, [r3, #16]
 8005cfc:	061b      	lsls	r3, r3, #24
 8005cfe:	4921      	ldr	r1, [pc, #132]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005d00:	4313      	orrs	r3, r2
 8005d02:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005d04:	e046      	b.n	8005d94 <HAL_RCC_OscConfig+0x274>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	68db      	ldr	r3, [r3, #12]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d026      	beq.n	8005d5c <HAL_RCC_OscConfig+0x23c>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005d0e:	4b1d      	ldr	r3, [pc, #116]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f023 0219 	bic.w	r2, r3, #25
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	68db      	ldr	r3, [r3, #12]
 8005d1a:	491a      	ldr	r1, [pc, #104]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d20:	f7fb fdce 	bl	80018c0 <HAL_GetTick>
 8005d24:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005d26:	e008      	b.n	8005d3a <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005d28:	f7fb fdca 	bl	80018c0 <HAL_GetTick>
 8005d2c:	4602      	mov	r2, r0
 8005d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d30:	1ad3      	subs	r3, r2, r3
 8005d32:	2b02      	cmp	r3, #2
 8005d34:	d901      	bls.n	8005d3a <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8005d36:	2303      	movs	r3, #3
 8005d38:	e2d3      	b.n	80062e2 <HAL_RCC_OscConfig+0x7c2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005d3a:	4b12      	ldr	r3, [pc, #72]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f003 0304 	and.w	r3, r3, #4
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d0f0      	beq.n	8005d28 <HAL_RCC_OscConfig+0x208>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d46:	4b0f      	ldr	r3, [pc, #60]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	691b      	ldr	r3, [r3, #16]
 8005d52:	061b      	lsls	r3, r3, #24
 8005d54:	490b      	ldr	r1, [pc, #44]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005d56:	4313      	orrs	r3, r2
 8005d58:	604b      	str	r3, [r1, #4]
 8005d5a:	e01b      	b.n	8005d94 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005d5c:	4b09      	ldr	r3, [pc, #36]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a08      	ldr	r2, [pc, #32]	; (8005d84 <HAL_RCC_OscConfig+0x264>)
 8005d62:	f023 0301 	bic.w	r3, r3, #1
 8005d66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d68:	f7fb fdaa 	bl	80018c0 <HAL_GetTick>
 8005d6c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005d6e:	e00b      	b.n	8005d88 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005d70:	f7fb fda6 	bl	80018c0 <HAL_GetTick>
 8005d74:	4602      	mov	r2, r0
 8005d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d78:	1ad3      	subs	r3, r2, r3
 8005d7a:	2b02      	cmp	r3, #2
 8005d7c:	d904      	bls.n	8005d88 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8005d7e:	2303      	movs	r3, #3
 8005d80:	e2af      	b.n	80062e2 <HAL_RCC_OscConfig+0x7c2>
 8005d82:	bf00      	nop
 8005d84:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005d88:	4b99      	ldr	r3, [pc, #612]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f003 0304 	and.w	r3, r3, #4
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d1ed      	bne.n	8005d70 <HAL_RCC_OscConfig+0x250>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f003 0310 	and.w	r3, r3, #16
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d06a      	beq.n	8005e76 <HAL_RCC_OscConfig+0x356>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005da0:	4b93      	ldr	r3, [pc, #588]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005da2:	691b      	ldr	r3, [r3, #16]
 8005da4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005da8:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005daa:	4b91      	ldr	r3, [pc, #580]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005dac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dae:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005db0:	69bb      	ldr	r3, [r7, #24]
 8005db2:	2b08      	cmp	r3, #8
 8005db4:	d007      	beq.n	8005dc6 <HAL_RCC_OscConfig+0x2a6>
 8005db6:	69bb      	ldr	r3, [r7, #24]
 8005db8:	2b18      	cmp	r3, #24
 8005dba:	d11b      	bne.n	8005df4 <HAL_RCC_OscConfig+0x2d4>
 8005dbc:	697b      	ldr	r3, [r7, #20]
 8005dbe:	f003 0303 	and.w	r3, r3, #3
 8005dc2:	2b01      	cmp	r3, #1
 8005dc4:	d116      	bne.n	8005df4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005dc6:	4b8a      	ldr	r3, [pc, #552]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d005      	beq.n	8005dde <HAL_RCC_OscConfig+0x2be>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	69db      	ldr	r3, [r3, #28]
 8005dd6:	2b80      	cmp	r3, #128	; 0x80
 8005dd8:	d001      	beq.n	8005dde <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 8005dda:	2301      	movs	r3, #1
 8005ddc:	e281      	b.n	80062e2 <HAL_RCC_OscConfig+0x7c2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005dde:	4b84      	ldr	r3, [pc, #528]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005de0:	68db      	ldr	r3, [r3, #12]
 8005de2:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6a1b      	ldr	r3, [r3, #32]
 8005dea:	061b      	lsls	r3, r3, #24
 8005dec:	4980      	ldr	r1, [pc, #512]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005dee:	4313      	orrs	r3, r2
 8005df0:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005df2:	e040      	b.n	8005e76 <HAL_RCC_OscConfig+0x356>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	69db      	ldr	r3, [r3, #28]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d023      	beq.n	8005e44 <HAL_RCC_OscConfig+0x324>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005dfc:	4b7c      	ldr	r3, [pc, #496]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a7b      	ldr	r2, [pc, #492]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005e02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e08:	f7fb fd5a 	bl	80018c0 <HAL_GetTick>
 8005e0c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005e0e:	e008      	b.n	8005e22 <HAL_RCC_OscConfig+0x302>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8005e10:	f7fb fd56 	bl	80018c0 <HAL_GetTick>
 8005e14:	4602      	mov	r2, r0
 8005e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e18:	1ad3      	subs	r3, r2, r3
 8005e1a:	2b02      	cmp	r3, #2
 8005e1c:	d901      	bls.n	8005e22 <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 8005e1e:	2303      	movs	r3, #3
 8005e20:	e25f      	b.n	80062e2 <HAL_RCC_OscConfig+0x7c2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005e22:	4b73      	ldr	r3, [pc, #460]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d0f0      	beq.n	8005e10 <HAL_RCC_OscConfig+0x2f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005e2e:	4b70      	ldr	r3, [pc, #448]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005e30:	68db      	ldr	r3, [r3, #12]
 8005e32:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6a1b      	ldr	r3, [r3, #32]
 8005e3a:	061b      	lsls	r3, r3, #24
 8005e3c:	496c      	ldr	r1, [pc, #432]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	60cb      	str	r3, [r1, #12]
 8005e42:	e018      	b.n	8005e76 <HAL_RCC_OscConfig+0x356>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005e44:	4b6a      	ldr	r3, [pc, #424]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4a69      	ldr	r2, [pc, #420]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005e4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e50:	f7fb fd36 	bl	80018c0 <HAL_GetTick>
 8005e54:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005e56:	e008      	b.n	8005e6a <HAL_RCC_OscConfig+0x34a>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8005e58:	f7fb fd32 	bl	80018c0 <HAL_GetTick>
 8005e5c:	4602      	mov	r2, r0
 8005e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e60:	1ad3      	subs	r3, r2, r3
 8005e62:	2b02      	cmp	r3, #2
 8005e64:	d901      	bls.n	8005e6a <HAL_RCC_OscConfig+0x34a>
          {
            return HAL_TIMEOUT;
 8005e66:	2303      	movs	r3, #3
 8005e68:	e23b      	b.n	80062e2 <HAL_RCC_OscConfig+0x7c2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005e6a:	4b61      	ldr	r3, [pc, #388]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d1f0      	bne.n	8005e58 <HAL_RCC_OscConfig+0x338>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f003 0308 	and.w	r3, r3, #8
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d036      	beq.n	8005ef0 <HAL_RCC_OscConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	695b      	ldr	r3, [r3, #20]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d019      	beq.n	8005ebe <HAL_RCC_OscConfig+0x39e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e8a:	4b59      	ldr	r3, [pc, #356]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005e8c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005e8e:	4a58      	ldr	r2, [pc, #352]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005e90:	f043 0301 	orr.w	r3, r3, #1
 8005e94:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e96:	f7fb fd13 	bl	80018c0 <HAL_GetTick>
 8005e9a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005e9c:	e008      	b.n	8005eb0 <HAL_RCC_OscConfig+0x390>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e9e:	f7fb fd0f 	bl	80018c0 <HAL_GetTick>
 8005ea2:	4602      	mov	r2, r0
 8005ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ea6:	1ad3      	subs	r3, r2, r3
 8005ea8:	2b02      	cmp	r3, #2
 8005eaa:	d901      	bls.n	8005eb0 <HAL_RCC_OscConfig+0x390>
        {
          return HAL_TIMEOUT;
 8005eac:	2303      	movs	r3, #3
 8005eae:	e218      	b.n	80062e2 <HAL_RCC_OscConfig+0x7c2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005eb0:	4b4f      	ldr	r3, [pc, #316]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005eb2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005eb4:	f003 0302 	and.w	r3, r3, #2
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d0f0      	beq.n	8005e9e <HAL_RCC_OscConfig+0x37e>
 8005ebc:	e018      	b.n	8005ef0 <HAL_RCC_OscConfig+0x3d0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ebe:	4b4c      	ldr	r3, [pc, #304]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005ec0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ec2:	4a4b      	ldr	r2, [pc, #300]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005ec4:	f023 0301 	bic.w	r3, r3, #1
 8005ec8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005eca:	f7fb fcf9 	bl	80018c0 <HAL_GetTick>
 8005ece:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005ed0:	e008      	b.n	8005ee4 <HAL_RCC_OscConfig+0x3c4>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005ed2:	f7fb fcf5 	bl	80018c0 <HAL_GetTick>
 8005ed6:	4602      	mov	r2, r0
 8005ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eda:	1ad3      	subs	r3, r2, r3
 8005edc:	2b02      	cmp	r3, #2
 8005ede:	d901      	bls.n	8005ee4 <HAL_RCC_OscConfig+0x3c4>
        {
          return HAL_TIMEOUT;
 8005ee0:	2303      	movs	r3, #3
 8005ee2:	e1fe      	b.n	80062e2 <HAL_RCC_OscConfig+0x7c2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005ee4:	4b42      	ldr	r3, [pc, #264]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005ee6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ee8:	f003 0302 	and.w	r3, r3, #2
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d1f0      	bne.n	8005ed2 <HAL_RCC_OscConfig+0x3b2>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f003 0320 	and.w	r3, r3, #32
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d036      	beq.n	8005f6a <HAL_RCC_OscConfig+0x44a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	699b      	ldr	r3, [r3, #24]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d019      	beq.n	8005f38 <HAL_RCC_OscConfig+0x418>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005f04:	4b3a      	ldr	r3, [pc, #232]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4a39      	ldr	r2, [pc, #228]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005f0a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005f0e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005f10:	f7fb fcd6 	bl	80018c0 <HAL_GetTick>
 8005f14:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005f16:	e008      	b.n	8005f2a <HAL_RCC_OscConfig+0x40a>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8005f18:	f7fb fcd2 	bl	80018c0 <HAL_GetTick>
 8005f1c:	4602      	mov	r2, r0
 8005f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f20:	1ad3      	subs	r3, r2, r3
 8005f22:	2b02      	cmp	r3, #2
 8005f24:	d901      	bls.n	8005f2a <HAL_RCC_OscConfig+0x40a>
        {
          return HAL_TIMEOUT;
 8005f26:	2303      	movs	r3, #3
 8005f28:	e1db      	b.n	80062e2 <HAL_RCC_OscConfig+0x7c2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005f2a:	4b31      	ldr	r3, [pc, #196]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d0f0      	beq.n	8005f18 <HAL_RCC_OscConfig+0x3f8>
 8005f36:	e018      	b.n	8005f6a <HAL_RCC_OscConfig+0x44a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005f38:	4b2d      	ldr	r3, [pc, #180]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a2c      	ldr	r2, [pc, #176]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005f3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005f42:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005f44:	f7fb fcbc 	bl	80018c0 <HAL_GetTick>
 8005f48:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005f4a:	e008      	b.n	8005f5e <HAL_RCC_OscConfig+0x43e>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8005f4c:	f7fb fcb8 	bl	80018c0 <HAL_GetTick>
 8005f50:	4602      	mov	r2, r0
 8005f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f54:	1ad3      	subs	r3, r2, r3
 8005f56:	2b02      	cmp	r3, #2
 8005f58:	d901      	bls.n	8005f5e <HAL_RCC_OscConfig+0x43e>
        {
          return HAL_TIMEOUT;
 8005f5a:	2303      	movs	r3, #3
 8005f5c:	e1c1      	b.n	80062e2 <HAL_RCC_OscConfig+0x7c2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005f5e:	4b24      	ldr	r3, [pc, #144]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d1f0      	bne.n	8005f4c <HAL_RCC_OscConfig+0x42c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f003 0304 	and.w	r3, r3, #4
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	f000 80af 	beq.w	80060d6 <HAL_RCC_OscConfig+0x5b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005f78:	4b1e      	ldr	r3, [pc, #120]	; (8005ff4 <HAL_RCC_OscConfig+0x4d4>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a1d      	ldr	r2, [pc, #116]	; (8005ff4 <HAL_RCC_OscConfig+0x4d4>)
 8005f7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f82:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005f84:	f7fb fc9c 	bl	80018c0 <HAL_GetTick>
 8005f88:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005f8a:	e008      	b.n	8005f9e <HAL_RCC_OscConfig+0x47e>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005f8c:	f7fb fc98 	bl	80018c0 <HAL_GetTick>
 8005f90:	4602      	mov	r2, r0
 8005f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f94:	1ad3      	subs	r3, r2, r3
 8005f96:	2b64      	cmp	r3, #100	; 0x64
 8005f98:	d901      	bls.n	8005f9e <HAL_RCC_OscConfig+0x47e>
      {
        return HAL_TIMEOUT;
 8005f9a:	2303      	movs	r3, #3
 8005f9c:	e1a1      	b.n	80062e2 <HAL_RCC_OscConfig+0x7c2>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005f9e:	4b15      	ldr	r3, [pc, #84]	; (8005ff4 <HAL_RCC_OscConfig+0x4d4>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d0f0      	beq.n	8005f8c <HAL_RCC_OscConfig+0x46c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	2b01      	cmp	r3, #1
 8005fb0:	d106      	bne.n	8005fc0 <HAL_RCC_OscConfig+0x4a0>
 8005fb2:	4b0f      	ldr	r3, [pc, #60]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005fb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fb6:	4a0e      	ldr	r2, [pc, #56]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005fb8:	f043 0301 	orr.w	r3, r3, #1
 8005fbc:	6713      	str	r3, [r2, #112]	; 0x70
 8005fbe:	e05b      	b.n	8006078 <HAL_RCC_OscConfig+0x558>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	689b      	ldr	r3, [r3, #8]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d117      	bne.n	8005ff8 <HAL_RCC_OscConfig+0x4d8>
 8005fc8:	4b09      	ldr	r3, [pc, #36]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005fca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fcc:	4a08      	ldr	r2, [pc, #32]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005fce:	f023 0301 	bic.w	r3, r3, #1
 8005fd2:	6713      	str	r3, [r2, #112]	; 0x70
 8005fd4:	4b06      	ldr	r3, [pc, #24]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005fd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fd8:	4a05      	ldr	r2, [pc, #20]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005fda:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005fde:	6713      	str	r3, [r2, #112]	; 0x70
 8005fe0:	4b03      	ldr	r3, [pc, #12]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005fe2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fe4:	4a02      	ldr	r2, [pc, #8]	; (8005ff0 <HAL_RCC_OscConfig+0x4d0>)
 8005fe6:	f023 0304 	bic.w	r3, r3, #4
 8005fea:	6713      	str	r3, [r2, #112]	; 0x70
 8005fec:	e044      	b.n	8006078 <HAL_RCC_OscConfig+0x558>
 8005fee:	bf00      	nop
 8005ff0:	58024400 	.word	0x58024400
 8005ff4:	58024800 	.word	0x58024800
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	689b      	ldr	r3, [r3, #8]
 8005ffc:	2b05      	cmp	r3, #5
 8005ffe:	d112      	bne.n	8006026 <HAL_RCC_OscConfig+0x506>
 8006000:	4b95      	ldr	r3, [pc, #596]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 8006002:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006004:	4a94      	ldr	r2, [pc, #592]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 8006006:	f043 0304 	orr.w	r3, r3, #4
 800600a:	6713      	str	r3, [r2, #112]	; 0x70
 800600c:	4b92      	ldr	r3, [pc, #584]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 800600e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006010:	4a91      	ldr	r2, [pc, #580]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 8006012:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006016:	6713      	str	r3, [r2, #112]	; 0x70
 8006018:	4b8f      	ldr	r3, [pc, #572]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 800601a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800601c:	4a8e      	ldr	r2, [pc, #568]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 800601e:	f043 0301 	orr.w	r3, r3, #1
 8006022:	6713      	str	r3, [r2, #112]	; 0x70
 8006024:	e028      	b.n	8006078 <HAL_RCC_OscConfig+0x558>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	689b      	ldr	r3, [r3, #8]
 800602a:	2b85      	cmp	r3, #133	; 0x85
 800602c:	d112      	bne.n	8006054 <HAL_RCC_OscConfig+0x534>
 800602e:	4b8a      	ldr	r3, [pc, #552]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 8006030:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006032:	4a89      	ldr	r2, [pc, #548]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 8006034:	f043 0304 	orr.w	r3, r3, #4
 8006038:	6713      	str	r3, [r2, #112]	; 0x70
 800603a:	4b87      	ldr	r3, [pc, #540]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 800603c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800603e:	4a86      	ldr	r2, [pc, #536]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 8006040:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006044:	6713      	str	r3, [r2, #112]	; 0x70
 8006046:	4b84      	ldr	r3, [pc, #528]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 8006048:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800604a:	4a83      	ldr	r2, [pc, #524]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 800604c:	f043 0301 	orr.w	r3, r3, #1
 8006050:	6713      	str	r3, [r2, #112]	; 0x70
 8006052:	e011      	b.n	8006078 <HAL_RCC_OscConfig+0x558>
 8006054:	4b80      	ldr	r3, [pc, #512]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 8006056:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006058:	4a7f      	ldr	r2, [pc, #508]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 800605a:	f023 0301 	bic.w	r3, r3, #1
 800605e:	6713      	str	r3, [r2, #112]	; 0x70
 8006060:	4b7d      	ldr	r3, [pc, #500]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 8006062:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006064:	4a7c      	ldr	r2, [pc, #496]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 8006066:	f023 0304 	bic.w	r3, r3, #4
 800606a:	6713      	str	r3, [r2, #112]	; 0x70
 800606c:	4b7a      	ldr	r3, [pc, #488]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 800606e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006070:	4a79      	ldr	r2, [pc, #484]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 8006072:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006076:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	689b      	ldr	r3, [r3, #8]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d015      	beq.n	80060ac <HAL_RCC_OscConfig+0x58c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006080:	f7fb fc1e 	bl	80018c0 <HAL_GetTick>
 8006084:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006086:	e00a      	b.n	800609e <HAL_RCC_OscConfig+0x57e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006088:	f7fb fc1a 	bl	80018c0 <HAL_GetTick>
 800608c:	4602      	mov	r2, r0
 800608e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006090:	1ad3      	subs	r3, r2, r3
 8006092:	f241 3288 	movw	r2, #5000	; 0x1388
 8006096:	4293      	cmp	r3, r2
 8006098:	d901      	bls.n	800609e <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 800609a:	2303      	movs	r3, #3
 800609c:	e121      	b.n	80062e2 <HAL_RCC_OscConfig+0x7c2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800609e:	4b6e      	ldr	r3, [pc, #440]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 80060a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060a2:	f003 0302 	and.w	r3, r3, #2
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d0ee      	beq.n	8006088 <HAL_RCC_OscConfig+0x568>
 80060aa:	e014      	b.n	80060d6 <HAL_RCC_OscConfig+0x5b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060ac:	f7fb fc08 	bl	80018c0 <HAL_GetTick>
 80060b0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80060b2:	e00a      	b.n	80060ca <HAL_RCC_OscConfig+0x5aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060b4:	f7fb fc04 	bl	80018c0 <HAL_GetTick>
 80060b8:	4602      	mov	r2, r0
 80060ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060bc:	1ad3      	subs	r3, r2, r3
 80060be:	f241 3288 	movw	r2, #5000	; 0x1388
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d901      	bls.n	80060ca <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 80060c6:	2303      	movs	r3, #3
 80060c8:	e10b      	b.n	80062e2 <HAL_RCC_OscConfig+0x7c2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80060ca:	4b63      	ldr	r3, [pc, #396]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 80060cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060ce:	f003 0302 	and.w	r3, r3, #2
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d1ee      	bne.n	80060b4 <HAL_RCC_OscConfig+0x594>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060da:	2b00      	cmp	r3, #0
 80060dc:	f000 8100 	beq.w	80062e0 <HAL_RCC_OscConfig+0x7c0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80060e0:	4b5d      	ldr	r3, [pc, #372]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 80060e2:	691b      	ldr	r3, [r3, #16]
 80060e4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80060e8:	2b18      	cmp	r3, #24
 80060ea:	f000 80bb 	beq.w	8006264 <HAL_RCC_OscConfig+0x744>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060f2:	2b02      	cmp	r3, #2
 80060f4:	f040 8095 	bne.w	8006222 <HAL_RCC_OscConfig+0x702>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060f8:	4b57      	ldr	r3, [pc, #348]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4a56      	ldr	r2, [pc, #344]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 80060fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006102:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006104:	f7fb fbdc 	bl	80018c0 <HAL_GetTick>
 8006108:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800610a:	e008      	b.n	800611e <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800610c:	f7fb fbd8 	bl	80018c0 <HAL_GetTick>
 8006110:	4602      	mov	r2, r0
 8006112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006114:	1ad3      	subs	r3, r2, r3
 8006116:	2b02      	cmp	r3, #2
 8006118:	d901      	bls.n	800611e <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 800611a:	2303      	movs	r3, #3
 800611c:	e0e1      	b.n	80062e2 <HAL_RCC_OscConfig+0x7c2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800611e:	4b4e      	ldr	r3, [pc, #312]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006126:	2b00      	cmp	r3, #0
 8006128:	d1f0      	bne.n	800610c <HAL_RCC_OscConfig+0x5ec>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800612a:	4b4b      	ldr	r3, [pc, #300]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 800612c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800612e:	4b4b      	ldr	r3, [pc, #300]	; (800625c <HAL_RCC_OscConfig+0x73c>)
 8006130:	4013      	ands	r3, r2
 8006132:	687a      	ldr	r2, [r7, #4]
 8006134:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8006136:	687a      	ldr	r2, [r7, #4]
 8006138:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800613a:	0112      	lsls	r2, r2, #4
 800613c:	430a      	orrs	r2, r1
 800613e:	4946      	ldr	r1, [pc, #280]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 8006140:	4313      	orrs	r3, r2
 8006142:	628b      	str	r3, [r1, #40]	; 0x28
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006148:	3b01      	subs	r3, #1
 800614a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006152:	3b01      	subs	r3, #1
 8006154:	025b      	lsls	r3, r3, #9
 8006156:	b29b      	uxth	r3, r3
 8006158:	431a      	orrs	r2, r3
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800615e:	3b01      	subs	r3, #1
 8006160:	041b      	lsls	r3, r3, #16
 8006162:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8006166:	431a      	orrs	r2, r3
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800616c:	3b01      	subs	r3, #1
 800616e:	061b      	lsls	r3, r3, #24
 8006170:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8006174:	4938      	ldr	r1, [pc, #224]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 8006176:	4313      	orrs	r3, r2
 8006178:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 800617a:	4b37      	ldr	r3, [pc, #220]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 800617c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800617e:	4a36      	ldr	r2, [pc, #216]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 8006180:	f023 0301 	bic.w	r3, r3, #1
 8006184:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006186:	4b34      	ldr	r3, [pc, #208]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 8006188:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800618a:	4b35      	ldr	r3, [pc, #212]	; (8006260 <HAL_RCC_OscConfig+0x740>)
 800618c:	4013      	ands	r3, r2
 800618e:	687a      	ldr	r2, [r7, #4]
 8006190:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8006192:	00d2      	lsls	r2, r2, #3
 8006194:	4930      	ldr	r1, [pc, #192]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 8006196:	4313      	orrs	r3, r2
 8006198:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800619a:	4b2f      	ldr	r3, [pc, #188]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 800619c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800619e:	f023 020c 	bic.w	r2, r3, #12
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061a6:	492c      	ldr	r1, [pc, #176]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 80061a8:	4313      	orrs	r3, r2
 80061aa:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80061ac:	4b2a      	ldr	r3, [pc, #168]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 80061ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061b0:	f023 0202 	bic.w	r2, r3, #2
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061b8:	4927      	ldr	r1, [pc, #156]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 80061ba:	4313      	orrs	r3, r2
 80061bc:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80061be:	4b26      	ldr	r3, [pc, #152]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 80061c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061c2:	4a25      	ldr	r2, [pc, #148]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 80061c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80061c8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80061ca:	4b23      	ldr	r3, [pc, #140]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 80061cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061ce:	4a22      	ldr	r2, [pc, #136]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 80061d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80061d4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80061d6:	4b20      	ldr	r3, [pc, #128]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 80061d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061da:	4a1f      	ldr	r2, [pc, #124]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 80061dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80061e0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80061e2:	4b1d      	ldr	r3, [pc, #116]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 80061e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061e6:	4a1c      	ldr	r2, [pc, #112]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 80061e8:	f043 0301 	orr.w	r3, r3, #1
 80061ec:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80061ee:	4b1a      	ldr	r3, [pc, #104]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a19      	ldr	r2, [pc, #100]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 80061f4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80061f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061fa:	f7fb fb61 	bl	80018c0 <HAL_GetTick>
 80061fe:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006200:	e008      	b.n	8006214 <HAL_RCC_OscConfig+0x6f4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006202:	f7fb fb5d 	bl	80018c0 <HAL_GetTick>
 8006206:	4602      	mov	r2, r0
 8006208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800620a:	1ad3      	subs	r3, r2, r3
 800620c:	2b02      	cmp	r3, #2
 800620e:	d901      	bls.n	8006214 <HAL_RCC_OscConfig+0x6f4>
          {
            return HAL_TIMEOUT;
 8006210:	2303      	movs	r3, #3
 8006212:	e066      	b.n	80062e2 <HAL_RCC_OscConfig+0x7c2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006214:	4b10      	ldr	r3, [pc, #64]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800621c:	2b00      	cmp	r3, #0
 800621e:	d0f0      	beq.n	8006202 <HAL_RCC_OscConfig+0x6e2>
 8006220:	e05e      	b.n	80062e0 <HAL_RCC_OscConfig+0x7c0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006222:	4b0d      	ldr	r3, [pc, #52]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	4a0c      	ldr	r2, [pc, #48]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 8006228:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800622c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800622e:	f7fb fb47 	bl	80018c0 <HAL_GetTick>
 8006232:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006234:	e008      	b.n	8006248 <HAL_RCC_OscConfig+0x728>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006236:	f7fb fb43 	bl	80018c0 <HAL_GetTick>
 800623a:	4602      	mov	r2, r0
 800623c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800623e:	1ad3      	subs	r3, r2, r3
 8006240:	2b02      	cmp	r3, #2
 8006242:	d901      	bls.n	8006248 <HAL_RCC_OscConfig+0x728>
          {
            return HAL_TIMEOUT;
 8006244:	2303      	movs	r3, #3
 8006246:	e04c      	b.n	80062e2 <HAL_RCC_OscConfig+0x7c2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006248:	4b03      	ldr	r3, [pc, #12]	; (8006258 <HAL_RCC_OscConfig+0x738>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006250:	2b00      	cmp	r3, #0
 8006252:	d1f0      	bne.n	8006236 <HAL_RCC_OscConfig+0x716>
 8006254:	e044      	b.n	80062e0 <HAL_RCC_OscConfig+0x7c0>
 8006256:	bf00      	nop
 8006258:	58024400 	.word	0x58024400
 800625c:	fffffc0c 	.word	0xfffffc0c
 8006260:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006264:	4b21      	ldr	r3, [pc, #132]	; (80062ec <HAL_RCC_OscConfig+0x7cc>)
 8006266:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006268:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800626a:	4b20      	ldr	r3, [pc, #128]	; (80062ec <HAL_RCC_OscConfig+0x7cc>)
 800626c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800626e:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006274:	2b01      	cmp	r3, #1
 8006276:	d031      	beq.n	80062dc <HAL_RCC_OscConfig+0x7bc>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	f003 0203 	and.w	r2, r3, #3
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006282:	429a      	cmp	r2, r3
 8006284:	d12a      	bne.n	80062dc <HAL_RCC_OscConfig+0x7bc>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006286:	693b      	ldr	r3, [r7, #16]
 8006288:	091b      	lsrs	r3, r3, #4
 800628a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006292:	429a      	cmp	r2, r3
 8006294:	d122      	bne.n	80062dc <HAL_RCC_OscConfig+0x7bc>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062a0:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80062a2:	429a      	cmp	r2, r3
 80062a4:	d11a      	bne.n	80062dc <HAL_RCC_OscConfig+0x7bc>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	0a5b      	lsrs	r3, r3, #9
 80062aa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062b2:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80062b4:	429a      	cmp	r2, r3
 80062b6:	d111      	bne.n	80062dc <HAL_RCC_OscConfig+0x7bc>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	0c1b      	lsrs	r3, r3, #16
 80062bc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062c4:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80062c6:	429a      	cmp	r2, r3
 80062c8:	d108      	bne.n	80062dc <HAL_RCC_OscConfig+0x7bc>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	0e1b      	lsrs	r3, r3, #24
 80062ce:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062d6:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80062d8:	429a      	cmp	r2, r3
 80062da:	d001      	beq.n	80062e0 <HAL_RCC_OscConfig+0x7c0>
      {
        return HAL_ERROR;
 80062dc:	2301      	movs	r3, #1
 80062de:	e000      	b.n	80062e2 <HAL_RCC_OscConfig+0x7c2>
      }
    }
  }
  return HAL_OK;
 80062e0:	2300      	movs	r3, #0
}
 80062e2:	4618      	mov	r0, r3
 80062e4:	3730      	adds	r7, #48	; 0x30
 80062e6:	46bd      	mov	sp, r7
 80062e8:	bd80      	pop	{r7, pc}
 80062ea:	bf00      	nop
 80062ec:	58024400 	.word	0x58024400

080062f0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b086      	sub	sp, #24
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
 80062f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d101      	bne.n	8006304 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006300:	2301      	movs	r3, #1
 8006302:	e19c      	b.n	800663e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006304:	4b8a      	ldr	r3, [pc, #552]	; (8006530 <HAL_RCC_ClockConfig+0x240>)
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f003 030f 	and.w	r3, r3, #15
 800630c:	683a      	ldr	r2, [r7, #0]
 800630e:	429a      	cmp	r2, r3
 8006310:	d910      	bls.n	8006334 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006312:	4b87      	ldr	r3, [pc, #540]	; (8006530 <HAL_RCC_ClockConfig+0x240>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f023 020f 	bic.w	r2, r3, #15
 800631a:	4985      	ldr	r1, [pc, #532]	; (8006530 <HAL_RCC_ClockConfig+0x240>)
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	4313      	orrs	r3, r2
 8006320:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006322:	4b83      	ldr	r3, [pc, #524]	; (8006530 <HAL_RCC_ClockConfig+0x240>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f003 030f 	and.w	r3, r3, #15
 800632a:	683a      	ldr	r2, [r7, #0]
 800632c:	429a      	cmp	r2, r3
 800632e:	d001      	beq.n	8006334 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006330:	2301      	movs	r3, #1
 8006332:	e184      	b.n	800663e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f003 0304 	and.w	r3, r3, #4
 800633c:	2b00      	cmp	r3, #0
 800633e:	d010      	beq.n	8006362 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	691a      	ldr	r2, [r3, #16]
 8006344:	4b7b      	ldr	r3, [pc, #492]	; (8006534 <HAL_RCC_ClockConfig+0x244>)
 8006346:	699b      	ldr	r3, [r3, #24]
 8006348:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800634c:	429a      	cmp	r2, r3
 800634e:	d908      	bls.n	8006362 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006350:	4b78      	ldr	r3, [pc, #480]	; (8006534 <HAL_RCC_ClockConfig+0x244>)
 8006352:	699b      	ldr	r3, [r3, #24]
 8006354:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	691b      	ldr	r3, [r3, #16]
 800635c:	4975      	ldr	r1, [pc, #468]	; (8006534 <HAL_RCC_ClockConfig+0x244>)
 800635e:	4313      	orrs	r3, r2
 8006360:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f003 0308 	and.w	r3, r3, #8
 800636a:	2b00      	cmp	r3, #0
 800636c:	d010      	beq.n	8006390 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	695a      	ldr	r2, [r3, #20]
 8006372:	4b70      	ldr	r3, [pc, #448]	; (8006534 <HAL_RCC_ClockConfig+0x244>)
 8006374:	69db      	ldr	r3, [r3, #28]
 8006376:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800637a:	429a      	cmp	r2, r3
 800637c:	d908      	bls.n	8006390 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800637e:	4b6d      	ldr	r3, [pc, #436]	; (8006534 <HAL_RCC_ClockConfig+0x244>)
 8006380:	69db      	ldr	r3, [r3, #28]
 8006382:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	695b      	ldr	r3, [r3, #20]
 800638a:	496a      	ldr	r1, [pc, #424]	; (8006534 <HAL_RCC_ClockConfig+0x244>)
 800638c:	4313      	orrs	r3, r2
 800638e:	61cb      	str	r3, [r1, #28]
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f003 0310 	and.w	r3, r3, #16
 8006398:	2b00      	cmp	r3, #0
 800639a:	d010      	beq.n	80063be <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
     if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	699a      	ldr	r2, [r3, #24]
 80063a0:	4b64      	ldr	r3, [pc, #400]	; (8006534 <HAL_RCC_ClockConfig+0x244>)
 80063a2:	69db      	ldr	r3, [r3, #28]
 80063a4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80063a8:	429a      	cmp	r2, r3
 80063aa:	d908      	bls.n	80063be <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80063ac:	4b61      	ldr	r3, [pc, #388]	; (8006534 <HAL_RCC_ClockConfig+0x244>)
 80063ae:	69db      	ldr	r3, [r3, #28]
 80063b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	699b      	ldr	r3, [r3, #24]
 80063b8:	495e      	ldr	r1, [pc, #376]	; (8006534 <HAL_RCC_ClockConfig+0x244>)
 80063ba:	4313      	orrs	r3, r2
 80063bc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f003 0320 	and.w	r3, r3, #32
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d010      	beq.n	80063ec <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
    }
#else
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	69da      	ldr	r2, [r3, #28]
 80063ce:	4b59      	ldr	r3, [pc, #356]	; (8006534 <HAL_RCC_ClockConfig+0x244>)
 80063d0:	6a1b      	ldr	r3, [r3, #32]
 80063d2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80063d6:	429a      	cmp	r2, r3
 80063d8:	d908      	bls.n	80063ec <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80063da:	4b56      	ldr	r3, [pc, #344]	; (8006534 <HAL_RCC_ClockConfig+0x244>)
 80063dc:	6a1b      	ldr	r3, [r3, #32]
 80063de:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	69db      	ldr	r3, [r3, #28]
 80063e6:	4953      	ldr	r1, [pc, #332]	; (8006534 <HAL_RCC_ClockConfig+0x244>)
 80063e8:	4313      	orrs	r3, r2
 80063ea:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f003 0302 	and.w	r3, r3, #2
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d010      	beq.n	800641a <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
        if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	68da      	ldr	r2, [r3, #12]
 80063fc:	4b4d      	ldr	r3, [pc, #308]	; (8006534 <HAL_RCC_ClockConfig+0x244>)
 80063fe:	699b      	ldr	r3, [r3, #24]
 8006400:	f003 030f 	and.w	r3, r3, #15
 8006404:	429a      	cmp	r2, r3
 8006406:	d908      	bls.n	800641a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006408:	4b4a      	ldr	r3, [pc, #296]	; (8006534 <HAL_RCC_ClockConfig+0x244>)
 800640a:	699b      	ldr	r3, [r3, #24]
 800640c:	f023 020f 	bic.w	r2, r3, #15
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	68db      	ldr	r3, [r3, #12]
 8006414:	4947      	ldr	r1, [pc, #284]	; (8006534 <HAL_RCC_ClockConfig+0x244>)
 8006416:	4313      	orrs	r3, r2
 8006418:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f003 0301 	and.w	r3, r3, #1
 8006422:	2b00      	cmp	r3, #0
 8006424:	d055      	beq.n	80064d2 <HAL_RCC_ClockConfig+0x1e2>
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006426:	4b43      	ldr	r3, [pc, #268]	; (8006534 <HAL_RCC_ClockConfig+0x244>)
 8006428:	699b      	ldr	r3, [r3, #24]
 800642a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	689b      	ldr	r3, [r3, #8]
 8006432:	4940      	ldr	r1, [pc, #256]	; (8006534 <HAL_RCC_ClockConfig+0x244>)
 8006434:	4313      	orrs	r3, r2
 8006436:	618b      	str	r3, [r1, #24]
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	2b02      	cmp	r3, #2
 800643e:	d107      	bne.n	8006450 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006440:	4b3c      	ldr	r3, [pc, #240]	; (8006534 <HAL_RCC_ClockConfig+0x244>)
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006448:	2b00      	cmp	r3, #0
 800644a:	d121      	bne.n	8006490 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800644c:	2301      	movs	r3, #1
 800644e:	e0f6      	b.n	800663e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	685b      	ldr	r3, [r3, #4]
 8006454:	2b03      	cmp	r3, #3
 8006456:	d107      	bne.n	8006468 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006458:	4b36      	ldr	r3, [pc, #216]	; (8006534 <HAL_RCC_ClockConfig+0x244>)
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006460:	2b00      	cmp	r3, #0
 8006462:	d115      	bne.n	8006490 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006464:	2301      	movs	r3, #1
 8006466:	e0ea      	b.n	800663e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	685b      	ldr	r3, [r3, #4]
 800646c:	2b01      	cmp	r3, #1
 800646e:	d107      	bne.n	8006480 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006470:	4b30      	ldr	r3, [pc, #192]	; (8006534 <HAL_RCC_ClockConfig+0x244>)
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006478:	2b00      	cmp	r3, #0
 800647a:	d109      	bne.n	8006490 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800647c:	2301      	movs	r3, #1
 800647e:	e0de      	b.n	800663e <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006480:	4b2c      	ldr	r3, [pc, #176]	; (8006534 <HAL_RCC_ClockConfig+0x244>)
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f003 0304 	and.w	r3, r3, #4
 8006488:	2b00      	cmp	r3, #0
 800648a:	d101      	bne.n	8006490 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800648c:	2301      	movs	r3, #1
 800648e:	e0d6      	b.n	800663e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006490:	4b28      	ldr	r3, [pc, #160]	; (8006534 <HAL_RCC_ClockConfig+0x244>)
 8006492:	691b      	ldr	r3, [r3, #16]
 8006494:	f023 0207 	bic.w	r2, r3, #7
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	685b      	ldr	r3, [r3, #4]
 800649c:	4925      	ldr	r1, [pc, #148]	; (8006534 <HAL_RCC_ClockConfig+0x244>)
 800649e:	4313      	orrs	r3, r2
 80064a0:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064a2:	f7fb fa0d 	bl	80018c0 <HAL_GetTick>
 80064a6:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064a8:	e00a      	b.n	80064c0 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80064aa:	f7fb fa09 	bl	80018c0 <HAL_GetTick>
 80064ae:	4602      	mov	r2, r0
 80064b0:	697b      	ldr	r3, [r7, #20]
 80064b2:	1ad3      	subs	r3, r2, r3
 80064b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80064b8:	4293      	cmp	r3, r2
 80064ba:	d901      	bls.n	80064c0 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80064bc:	2303      	movs	r3, #3
 80064be:	e0be      	b.n	800663e <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064c0:	4b1c      	ldr	r3, [pc, #112]	; (8006534 <HAL_RCC_ClockConfig+0x244>)
 80064c2:	691b      	ldr	r3, [r3, #16]
 80064c4:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	685b      	ldr	r3, [r3, #4]
 80064cc:	00db      	lsls	r3, r3, #3
 80064ce:	429a      	cmp	r2, r3
 80064d0:	d1eb      	bne.n	80064aa <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f003 0302 	and.w	r3, r3, #2
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d010      	beq.n	8006500 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	68da      	ldr	r2, [r3, #12]
 80064e2:	4b14      	ldr	r3, [pc, #80]	; (8006534 <HAL_RCC_ClockConfig+0x244>)
 80064e4:	699b      	ldr	r3, [r3, #24]
 80064e6:	f003 030f 	and.w	r3, r3, #15
 80064ea:	429a      	cmp	r2, r3
 80064ec:	d208      	bcs.n	8006500 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80064ee:	4b11      	ldr	r3, [pc, #68]	; (8006534 <HAL_RCC_ClockConfig+0x244>)
 80064f0:	699b      	ldr	r3, [r3, #24]
 80064f2:	f023 020f 	bic.w	r2, r3, #15
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	68db      	ldr	r3, [r3, #12]
 80064fa:	490e      	ldr	r1, [pc, #56]	; (8006534 <HAL_RCC_ClockConfig+0x244>)
 80064fc:	4313      	orrs	r3, r2
 80064fe:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006500:	4b0b      	ldr	r3, [pc, #44]	; (8006530 <HAL_RCC_ClockConfig+0x240>)
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f003 030f 	and.w	r3, r3, #15
 8006508:	683a      	ldr	r2, [r7, #0]
 800650a:	429a      	cmp	r2, r3
 800650c:	d214      	bcs.n	8006538 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800650e:	4b08      	ldr	r3, [pc, #32]	; (8006530 <HAL_RCC_ClockConfig+0x240>)
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f023 020f 	bic.w	r2, r3, #15
 8006516:	4906      	ldr	r1, [pc, #24]	; (8006530 <HAL_RCC_ClockConfig+0x240>)
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	4313      	orrs	r3, r2
 800651c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800651e:	4b04      	ldr	r3, [pc, #16]	; (8006530 <HAL_RCC_ClockConfig+0x240>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f003 030f 	and.w	r3, r3, #15
 8006526:	683a      	ldr	r2, [r7, #0]
 8006528:	429a      	cmp	r2, r3
 800652a:	d005      	beq.n	8006538 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800652c:	2301      	movs	r3, #1
 800652e:	e086      	b.n	800663e <HAL_RCC_ClockConfig+0x34e>
 8006530:	52002000 	.word	0x52002000
 8006534:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f003 0304 	and.w	r3, r3, #4
 8006540:	2b00      	cmp	r3, #0
 8006542:	d010      	beq.n	8006566 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
   }
#else
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	691a      	ldr	r2, [r3, #16]
 8006548:	4b3f      	ldr	r3, [pc, #252]	; (8006648 <HAL_RCC_ClockConfig+0x358>)
 800654a:	699b      	ldr	r3, [r3, #24]
 800654c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006550:	429a      	cmp	r2, r3
 8006552:	d208      	bcs.n	8006566 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006554:	4b3c      	ldr	r3, [pc, #240]	; (8006648 <HAL_RCC_ClockConfig+0x358>)
 8006556:	699b      	ldr	r3, [r3, #24]
 8006558:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	691b      	ldr	r3, [r3, #16]
 8006560:	4939      	ldr	r1, [pc, #228]	; (8006648 <HAL_RCC_ClockConfig+0x358>)
 8006562:	4313      	orrs	r3, r2
 8006564:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f003 0308 	and.w	r3, r3, #8
 800656e:	2b00      	cmp	r3, #0
 8006570:	d010      	beq.n	8006594 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	695a      	ldr	r2, [r3, #20]
 8006576:	4b34      	ldr	r3, [pc, #208]	; (8006648 <HAL_RCC_ClockConfig+0x358>)
 8006578:	69db      	ldr	r3, [r3, #28]
 800657a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800657e:	429a      	cmp	r2, r3
 8006580:	d208      	bcs.n	8006594 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006582:	4b31      	ldr	r3, [pc, #196]	; (8006648 <HAL_RCC_ClockConfig+0x358>)
 8006584:	69db      	ldr	r3, [r3, #28]
 8006586:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	695b      	ldr	r3, [r3, #20]
 800658e:	492e      	ldr	r1, [pc, #184]	; (8006648 <HAL_RCC_ClockConfig+0x358>)
 8006590:	4313      	orrs	r3, r2
 8006592:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f003 0310 	and.w	r3, r3, #16
 800659c:	2b00      	cmp	r3, #0
 800659e:	d010      	beq.n	80065c2 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	699a      	ldr	r2, [r3, #24]
 80065a4:	4b28      	ldr	r3, [pc, #160]	; (8006648 <HAL_RCC_ClockConfig+0x358>)
 80065a6:	69db      	ldr	r3, [r3, #28]
 80065a8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80065ac:	429a      	cmp	r2, r3
 80065ae:	d208      	bcs.n	80065c2 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80065b0:	4b25      	ldr	r3, [pc, #148]	; (8006648 <HAL_RCC_ClockConfig+0x358>)
 80065b2:	69db      	ldr	r3, [r3, #28]
 80065b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	699b      	ldr	r3, [r3, #24]
 80065bc:	4922      	ldr	r1, [pc, #136]	; (8006648 <HAL_RCC_ClockConfig+0x358>)
 80065be:	4313      	orrs	r3, r2
 80065c0:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f003 0320 	and.w	r3, r3, #32
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d010      	beq.n	80065f0 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
   }
#else
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	69da      	ldr	r2, [r3, #28]
 80065d2:	4b1d      	ldr	r3, [pc, #116]	; (8006648 <HAL_RCC_ClockConfig+0x358>)
 80065d4:	6a1b      	ldr	r3, [r3, #32]
 80065d6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80065da:	429a      	cmp	r2, r3
 80065dc:	d208      	bcs.n	80065f0 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80065de:	4b1a      	ldr	r3, [pc, #104]	; (8006648 <HAL_RCC_ClockConfig+0x358>)
 80065e0:	6a1b      	ldr	r3, [r3, #32]
 80065e2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	69db      	ldr	r3, [r3, #28]
 80065ea:	4917      	ldr	r1, [pc, #92]	; (8006648 <HAL_RCC_ClockConfig+0x358>)
 80065ec:	4313      	orrs	r3, r2
 80065ee:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80065f0:	f000 f834 	bl	800665c <HAL_RCC_GetSysClockFreq>
 80065f4:	4601      	mov	r1, r0
 80065f6:	4b14      	ldr	r3, [pc, #80]	; (8006648 <HAL_RCC_ClockConfig+0x358>)
 80065f8:	699b      	ldr	r3, [r3, #24]
 80065fa:	0a1b      	lsrs	r3, r3, #8
 80065fc:	f003 030f 	and.w	r3, r3, #15
 8006600:	4a12      	ldr	r2, [pc, #72]	; (800664c <HAL_RCC_ClockConfig+0x35c>)
 8006602:	5cd3      	ldrb	r3, [r2, r3]
 8006604:	f003 031f 	and.w	r3, r3, #31
 8006608:	fa21 f303 	lsr.w	r3, r1, r3
 800660c:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800660e:	4b0e      	ldr	r3, [pc, #56]	; (8006648 <HAL_RCC_ClockConfig+0x358>)
 8006610:	699b      	ldr	r3, [r3, #24]
 8006612:	f003 030f 	and.w	r3, r3, #15
 8006616:	4a0d      	ldr	r2, [pc, #52]	; (800664c <HAL_RCC_ClockConfig+0x35c>)
 8006618:	5cd3      	ldrb	r3, [r2, r3]
 800661a:	f003 031f 	and.w	r3, r3, #31
 800661e:	693a      	ldr	r2, [r7, #16]
 8006620:	fa22 f303 	lsr.w	r3, r2, r3
 8006624:	4a0a      	ldr	r2, [pc, #40]	; (8006650 <HAL_RCC_ClockConfig+0x360>)
 8006626:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006628:	4a0a      	ldr	r2, [pc, #40]	; (8006654 <HAL_RCC_ClockConfig+0x364>)
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800662e:	4b0a      	ldr	r3, [pc, #40]	; (8006658 <HAL_RCC_ClockConfig+0x368>)
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	4618      	mov	r0, r3
 8006634:	f7fb f8fa 	bl	800182c <HAL_InitTick>
 8006638:	4603      	mov	r3, r0
 800663a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800663c:	7bfb      	ldrb	r3, [r7, #15]
}
 800663e:	4618      	mov	r0, r3
 8006640:	3718      	adds	r7, #24
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}
 8006646:	bf00      	nop
 8006648:	58024400 	.word	0x58024400
 800664c:	0800b0d4 	.word	0x0800b0d4
 8006650:	24000008 	.word	0x24000008
 8006654:	24000004 	.word	0x24000004
 8006658:	2400000c 	.word	0x2400000c

0800665c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800665c:	b480      	push	{r7}
 800665e:	b089      	sub	sp, #36	; 0x24
 8006660:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006662:	4baf      	ldr	r3, [pc, #700]	; (8006920 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006664:	691b      	ldr	r3, [r3, #16]
 8006666:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800666a:	2b18      	cmp	r3, #24
 800666c:	f200 814e 	bhi.w	800690c <HAL_RCC_GetSysClockFreq+0x2b0>
 8006670:	a201      	add	r2, pc, #4	; (adr r2, 8006678 <HAL_RCC_GetSysClockFreq+0x1c>)
 8006672:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006676:	bf00      	nop
 8006678:	080066dd 	.word	0x080066dd
 800667c:	0800690d 	.word	0x0800690d
 8006680:	0800690d 	.word	0x0800690d
 8006684:	0800690d 	.word	0x0800690d
 8006688:	0800690d 	.word	0x0800690d
 800668c:	0800690d 	.word	0x0800690d
 8006690:	0800690d 	.word	0x0800690d
 8006694:	0800690d 	.word	0x0800690d
 8006698:	08006703 	.word	0x08006703
 800669c:	0800690d 	.word	0x0800690d
 80066a0:	0800690d 	.word	0x0800690d
 80066a4:	0800690d 	.word	0x0800690d
 80066a8:	0800690d 	.word	0x0800690d
 80066ac:	0800690d 	.word	0x0800690d
 80066b0:	0800690d 	.word	0x0800690d
 80066b4:	0800690d 	.word	0x0800690d
 80066b8:	08006709 	.word	0x08006709
 80066bc:	0800690d 	.word	0x0800690d
 80066c0:	0800690d 	.word	0x0800690d
 80066c4:	0800690d 	.word	0x0800690d
 80066c8:	0800690d 	.word	0x0800690d
 80066cc:	0800690d 	.word	0x0800690d
 80066d0:	0800690d 	.word	0x0800690d
 80066d4:	0800690d 	.word	0x0800690d
 80066d8:	0800670f 	.word	0x0800670f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80066dc:	4b90      	ldr	r3, [pc, #576]	; (8006920 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f003 0320 	and.w	r3, r3, #32
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d009      	beq.n	80066fc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80066e8:	4b8d      	ldr	r3, [pc, #564]	; (8006920 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	08db      	lsrs	r3, r3, #3
 80066ee:	f003 0303 	and.w	r3, r3, #3
 80066f2:	4a8c      	ldr	r2, [pc, #560]	; (8006924 <HAL_RCC_GetSysClockFreq+0x2c8>)
 80066f4:	fa22 f303 	lsr.w	r3, r2, r3
 80066f8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 80066fa:	e10a      	b.n	8006912 <HAL_RCC_GetSysClockFreq+0x2b6>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80066fc:	4b89      	ldr	r3, [pc, #548]	; (8006924 <HAL_RCC_GetSysClockFreq+0x2c8>)
 80066fe:	61bb      	str	r3, [r7, #24]
    break;
 8006700:	e107      	b.n	8006912 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8006702:	4b89      	ldr	r3, [pc, #548]	; (8006928 <HAL_RCC_GetSysClockFreq+0x2cc>)
 8006704:	61bb      	str	r3, [r7, #24]
    break;
 8006706:	e104      	b.n	8006912 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8006708:	4b88      	ldr	r3, [pc, #544]	; (800692c <HAL_RCC_GetSysClockFreq+0x2d0>)
 800670a:	61bb      	str	r3, [r7, #24]
    break;
 800670c:	e101      	b.n	8006912 <HAL_RCC_GetSysClockFreq+0x2b6>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800670e:	4b84      	ldr	r3, [pc, #528]	; (8006920 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006710:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006712:	f003 0303 	and.w	r3, r3, #3
 8006716:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8006718:	4b81      	ldr	r3, [pc, #516]	; (8006920 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800671a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800671c:	091b      	lsrs	r3, r3, #4
 800671e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006722:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006724:	4b7e      	ldr	r3, [pc, #504]	; (8006920 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006728:	f003 0301 	and.w	r3, r3, #1
 800672c:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800672e:	4b7c      	ldr	r3, [pc, #496]	; (8006920 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006730:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006732:	08db      	lsrs	r3, r3, #3
 8006734:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006738:	68fa      	ldr	r2, [r7, #12]
 800673a:	fb02 f303 	mul.w	r3, r2, r3
 800673e:	ee07 3a90 	vmov	s15, r3
 8006742:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006746:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	2b00      	cmp	r3, #0
 800674e:	f000 80da 	beq.w	8006906 <HAL_RCC_GetSysClockFreq+0x2aa>
    {
      switch (pllsource)
 8006752:	697b      	ldr	r3, [r7, #20]
 8006754:	2b01      	cmp	r3, #1
 8006756:	d05a      	beq.n	800680e <HAL_RCC_GetSysClockFreq+0x1b2>
 8006758:	2b01      	cmp	r3, #1
 800675a:	d302      	bcc.n	8006762 <HAL_RCC_GetSysClockFreq+0x106>
 800675c:	2b02      	cmp	r3, #2
 800675e:	d078      	beq.n	8006852 <HAL_RCC_GetSysClockFreq+0x1f6>
 8006760:	e099      	b.n	8006896 <HAL_RCC_GetSysClockFreq+0x23a>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006762:	4b6f      	ldr	r3, [pc, #444]	; (8006920 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f003 0320 	and.w	r3, r3, #32
 800676a:	2b00      	cmp	r3, #0
 800676c:	d02d      	beq.n	80067ca <HAL_RCC_GetSysClockFreq+0x16e>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800676e:	4b6c      	ldr	r3, [pc, #432]	; (8006920 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	08db      	lsrs	r3, r3, #3
 8006774:	f003 0303 	and.w	r3, r3, #3
 8006778:	4a6a      	ldr	r2, [pc, #424]	; (8006924 <HAL_RCC_GetSysClockFreq+0x2c8>)
 800677a:	fa22 f303 	lsr.w	r3, r2, r3
 800677e:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	ee07 3a90 	vmov	s15, r3
 8006786:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800678a:	693b      	ldr	r3, [r7, #16]
 800678c:	ee07 3a90 	vmov	s15, r3
 8006790:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006794:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006798:	4b61      	ldr	r3, [pc, #388]	; (8006920 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800679a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800679c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067a0:	ee07 3a90 	vmov	s15, r3
 80067a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067a8:	ed97 6a02 	vldr	s12, [r7, #8]
 80067ac:	eddf 5a60 	vldr	s11, [pc, #384]	; 8006930 <HAL_RCC_GetSysClockFreq+0x2d4>
 80067b0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067b8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80067bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067c4:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80067c8:	e087      	b.n	80068da <HAL_RCC_GetSysClockFreq+0x27e>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80067ca:	693b      	ldr	r3, [r7, #16]
 80067cc:	ee07 3a90 	vmov	s15, r3
 80067d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067d4:	eddf 6a57 	vldr	s13, [pc, #348]	; 8006934 <HAL_RCC_GetSysClockFreq+0x2d8>
 80067d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067dc:	4b50      	ldr	r3, [pc, #320]	; (8006920 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80067de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067e4:	ee07 3a90 	vmov	s15, r3
 80067e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067ec:	ed97 6a02 	vldr	s12, [r7, #8]
 80067f0:	eddf 5a4f 	vldr	s11, [pc, #316]	; 8006930 <HAL_RCC_GetSysClockFreq+0x2d4>
 80067f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067fc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006800:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006804:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006808:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800680c:	e065      	b.n	80068da <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800680e:	693b      	ldr	r3, [r7, #16]
 8006810:	ee07 3a90 	vmov	s15, r3
 8006814:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006818:	eddf 6a47 	vldr	s13, [pc, #284]	; 8006938 <HAL_RCC_GetSysClockFreq+0x2dc>
 800681c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006820:	4b3f      	ldr	r3, [pc, #252]	; (8006920 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006824:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006828:	ee07 3a90 	vmov	s15, r3
 800682c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006830:	ed97 6a02 	vldr	s12, [r7, #8]
 8006834:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8006930 <HAL_RCC_GetSysClockFreq+0x2d4>
 8006838:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800683c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006840:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006844:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006848:	ee67 7a27 	vmul.f32	s15, s14, s15
 800684c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006850:	e043      	b.n	80068da <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006852:	693b      	ldr	r3, [r7, #16]
 8006854:	ee07 3a90 	vmov	s15, r3
 8006858:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800685c:	eddf 6a37 	vldr	s13, [pc, #220]	; 800693c <HAL_RCC_GetSysClockFreq+0x2e0>
 8006860:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006864:	4b2e      	ldr	r3, [pc, #184]	; (8006920 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006868:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800686c:	ee07 3a90 	vmov	s15, r3
 8006870:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006874:	ed97 6a02 	vldr	s12, [r7, #8]
 8006878:	eddf 5a2d 	vldr	s11, [pc, #180]	; 8006930 <HAL_RCC_GetSysClockFreq+0x2d4>
 800687c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006880:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006884:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006888:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800688c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006890:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006894:	e021      	b.n	80068da <HAL_RCC_GetSysClockFreq+0x27e>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006896:	693b      	ldr	r3, [r7, #16]
 8006898:	ee07 3a90 	vmov	s15, r3
 800689c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068a0:	eddf 6a25 	vldr	s13, [pc, #148]	; 8006938 <HAL_RCC_GetSysClockFreq+0x2dc>
 80068a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068a8:	4b1d      	ldr	r3, [pc, #116]	; (8006920 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80068aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068b0:	ee07 3a90 	vmov	s15, r3
 80068b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068b8:	ed97 6a02 	vldr	s12, [r7, #8]
 80068bc:	eddf 5a1c 	vldr	s11, [pc, #112]	; 8006930 <HAL_RCC_GetSysClockFreq+0x2d4>
 80068c0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068c8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80068cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80068d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068d4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80068d8:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80068da:	4b11      	ldr	r3, [pc, #68]	; (8006920 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80068dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068de:	0a5b      	lsrs	r3, r3, #9
 80068e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80068e4:	3301      	adds	r3, #1
 80068e6:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	ee07 3a90 	vmov	s15, r3
 80068ee:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80068f2:	edd7 6a07 	vldr	s13, [r7, #28]
 80068f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80068fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80068fe:	ee17 3a90 	vmov	r3, s15
 8006902:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8006904:	e005      	b.n	8006912 <HAL_RCC_GetSysClockFreq+0x2b6>
      sysclockfreq = 0U;
 8006906:	2300      	movs	r3, #0
 8006908:	61bb      	str	r3, [r7, #24]
    break;
 800690a:	e002      	b.n	8006912 <HAL_RCC_GetSysClockFreq+0x2b6>

  default:
    sysclockfreq = CSI_VALUE;
 800690c:	4b06      	ldr	r3, [pc, #24]	; (8006928 <HAL_RCC_GetSysClockFreq+0x2cc>)
 800690e:	61bb      	str	r3, [r7, #24]
    break;
 8006910:	bf00      	nop
  }

  return sysclockfreq;
 8006912:	69bb      	ldr	r3, [r7, #24]
}
 8006914:	4618      	mov	r0, r3
 8006916:	3724      	adds	r7, #36	; 0x24
 8006918:	46bd      	mov	sp, r7
 800691a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691e:	4770      	bx	lr
 8006920:	58024400 	.word	0x58024400
 8006924:	03d09000 	.word	0x03d09000
 8006928:	003d0900 	.word	0x003d0900
 800692c:	007a1200 	.word	0x007a1200
 8006930:	46000000 	.word	0x46000000
 8006934:	4c742400 	.word	0x4c742400
 8006938:	4a742400 	.word	0x4a742400
 800693c:	4af42400 	.word	0x4af42400

08006940 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b082      	sub	sp, #8
 8006944:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8006946:	f7ff fe89 	bl	800665c <HAL_RCC_GetSysClockFreq>
 800694a:	4601      	mov	r1, r0
 800694c:	4b10      	ldr	r3, [pc, #64]	; (8006990 <HAL_RCC_GetHCLKFreq+0x50>)
 800694e:	699b      	ldr	r3, [r3, #24]
 8006950:	0a1b      	lsrs	r3, r3, #8
 8006952:	f003 030f 	and.w	r3, r3, #15
 8006956:	4a0f      	ldr	r2, [pc, #60]	; (8006994 <HAL_RCC_GetHCLKFreq+0x54>)
 8006958:	5cd3      	ldrb	r3, [r2, r3]
 800695a:	f003 031f 	and.w	r3, r3, #31
 800695e:	fa21 f303 	lsr.w	r3, r1, r3
 8006962:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8006964:	4b0a      	ldr	r3, [pc, #40]	; (8006990 <HAL_RCC_GetHCLKFreq+0x50>)
 8006966:	699b      	ldr	r3, [r3, #24]
 8006968:	f003 030f 	and.w	r3, r3, #15
 800696c:	4a09      	ldr	r2, [pc, #36]	; (8006994 <HAL_RCC_GetHCLKFreq+0x54>)
 800696e:	5cd3      	ldrb	r3, [r2, r3]
 8006970:	f003 031f 	and.w	r3, r3, #31
 8006974:	687a      	ldr	r2, [r7, #4]
 8006976:	fa22 f303 	lsr.w	r3, r2, r3
 800697a:	4a07      	ldr	r2, [pc, #28]	; (8006998 <HAL_RCC_GetHCLKFreq+0x58>)
 800697c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800697e:	4a07      	ldr	r2, [pc, #28]	; (800699c <HAL_RCC_GetHCLKFreq+0x5c>)
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006984:	4b04      	ldr	r3, [pc, #16]	; (8006998 <HAL_RCC_GetHCLKFreq+0x58>)
 8006986:	681b      	ldr	r3, [r3, #0]
}
 8006988:	4618      	mov	r0, r3
 800698a:	3708      	adds	r7, #8
 800698c:	46bd      	mov	sp, r7
 800698e:	bd80      	pop	{r7, pc}
 8006990:	58024400 	.word	0x58024400
 8006994:	0800b0d4 	.word	0x0800b0d4
 8006998:	24000008 	.word	0x24000008
 800699c:	24000004 	.word	0x24000004

080069a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 80069a4:	f7ff ffcc 	bl	8006940 <HAL_RCC_GetHCLKFreq>
 80069a8:	4601      	mov	r1, r0
 80069aa:	4b06      	ldr	r3, [pc, #24]	; (80069c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80069ac:	69db      	ldr	r3, [r3, #28]
 80069ae:	091b      	lsrs	r3, r3, #4
 80069b0:	f003 0307 	and.w	r3, r3, #7
 80069b4:	4a04      	ldr	r2, [pc, #16]	; (80069c8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80069b6:	5cd3      	ldrb	r3, [r2, r3]
 80069b8:	f003 031f 	and.w	r3, r3, #31
 80069bc:	fa21 f303 	lsr.w	r3, r1, r3
#endif
}
 80069c0:	4618      	mov	r0, r3
 80069c2:	bd80      	pop	{r7, pc}
 80069c4:	58024400 	.word	0x58024400
 80069c8:	0800b0d4 	.word	0x0800b0d4

080069cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 80069d0:	f7ff ffb6 	bl	8006940 <HAL_RCC_GetHCLKFreq>
 80069d4:	4601      	mov	r1, r0
 80069d6:	4b06      	ldr	r3, [pc, #24]	; (80069f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80069d8:	69db      	ldr	r3, [r3, #28]
 80069da:	0a1b      	lsrs	r3, r3, #8
 80069dc:	f003 0307 	and.w	r3, r3, #7
 80069e0:	4a04      	ldr	r2, [pc, #16]	; (80069f4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80069e2:	5cd3      	ldrb	r3, [r2, r3]
 80069e4:	f003 031f 	and.w	r3, r3, #31
 80069e8:	fa21 f303 	lsr.w	r3, r1, r3
#endif
}
 80069ec:	4618      	mov	r0, r3
 80069ee:	bd80      	pop	{r7, pc}
 80069f0:	58024400 	.word	0x58024400
 80069f4:	0800b0d4 	.word	0x0800b0d4

080069f8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b086      	sub	sp, #24
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006a00:	2300      	movs	r3, #0
 8006a02:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006a04:	2300      	movs	r3, #0
 8006a06:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d03d      	beq.n	8006a90 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a18:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006a1c:	d013      	beq.n	8006a46 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8006a1e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006a22:	d802      	bhi.n	8006a2a <HAL_RCCEx_PeriphCLKConfig+0x32>
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d007      	beq.n	8006a38 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8006a28:	e01f      	b.n	8006a6a <HAL_RCCEx_PeriphCLKConfig+0x72>
 8006a2a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006a2e:	d013      	beq.n	8006a58 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8006a30:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006a34:	d01c      	beq.n	8006a70 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8006a36:	e018      	b.n	8006a6a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a38:	4bad      	ldr	r3, [pc, #692]	; (8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a3c:	4aac      	ldr	r2, [pc, #688]	; (8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006a3e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006a42:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006a44:	e015      	b.n	8006a72 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	3304      	adds	r3, #4
 8006a4a:	2102      	movs	r1, #2
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	f001 fca7 	bl	80083a0 <RCCEx_PLL2_Config>
 8006a52:	4603      	mov	r3, r0
 8006a54:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006a56:	e00c      	b.n	8006a72 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	3324      	adds	r3, #36	; 0x24
 8006a5c:	2102      	movs	r1, #2
 8006a5e:	4618      	mov	r0, r3
 8006a60:	f001 fd50 	bl	8008504 <RCCEx_PLL3_Config>
 8006a64:	4603      	mov	r3, r0
 8006a66:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006a68:	e003      	b.n	8006a72 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	75fb      	strb	r3, [r7, #23]
      break;
 8006a6e:	e000      	b.n	8006a72 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8006a70:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006a72:	7dfb      	ldrb	r3, [r7, #23]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d109      	bne.n	8006a8c <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006a78:	4b9d      	ldr	r3, [pc, #628]	; (8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006a7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a7c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a84:	499a      	ldr	r1, [pc, #616]	; (8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006a86:	4313      	orrs	r3, r2
 8006a88:	650b      	str	r3, [r1, #80]	; 0x50
 8006a8a:	e001      	b.n	8006a90 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a8c:	7dfb      	ldrb	r3, [r7, #23]
 8006a8e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d03d      	beq.n	8006b18 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006aa0:	2b04      	cmp	r3, #4
 8006aa2:	d826      	bhi.n	8006af2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
 8006aa4:	a201      	add	r2, pc, #4	; (adr r2, 8006aac <HAL_RCCEx_PeriphCLKConfig+0xb4>)
 8006aa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006aaa:	bf00      	nop
 8006aac:	08006ac1 	.word	0x08006ac1
 8006ab0:	08006acf 	.word	0x08006acf
 8006ab4:	08006ae1 	.word	0x08006ae1
 8006ab8:	08006af9 	.word	0x08006af9
 8006abc:	08006af9 	.word	0x08006af9
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ac0:	4b8b      	ldr	r3, [pc, #556]	; (8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006ac2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ac4:	4a8a      	ldr	r2, [pc, #552]	; (8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006ac6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006aca:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006acc:	e015      	b.n	8006afa <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	3304      	adds	r3, #4
 8006ad2:	2100      	movs	r1, #0
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	f001 fc63 	bl	80083a0 <RCCEx_PLL2_Config>
 8006ada:	4603      	mov	r3, r0
 8006adc:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006ade:	e00c      	b.n	8006afa <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	3324      	adds	r3, #36	; 0x24
 8006ae4:	2100      	movs	r1, #0
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	f001 fd0c 	bl	8008504 <RCCEx_PLL3_Config>
 8006aec:	4603      	mov	r3, r0
 8006aee:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006af0:	e003      	b.n	8006afa <HAL_RCCEx_PeriphCLKConfig+0x102>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006af2:	2301      	movs	r3, #1
 8006af4:	75fb      	strb	r3, [r7, #23]
      break;
 8006af6:	e000      	b.n	8006afa <HAL_RCCEx_PeriphCLKConfig+0x102>
      break;
 8006af8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006afa:	7dfb      	ldrb	r3, [r7, #23]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d109      	bne.n	8006b14 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006b00:	4b7b      	ldr	r3, [pc, #492]	; (8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006b02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b04:	f023 0207 	bic.w	r2, r3, #7
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b0c:	4978      	ldr	r1, [pc, #480]	; (8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	650b      	str	r3, [r1, #80]	; 0x50
 8006b12:	e001      	b.n	8006b18 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b14:	7dfb      	ldrb	r3, [r7, #23]
 8006b16:	75bb      	strb	r3, [r7, #22]

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d043      	beq.n	8006bac <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    switch(PeriphClkInit->Sai2AClockSelection)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b28:	2b80      	cmp	r3, #128	; 0x80
 8006b2a:	d01f      	beq.n	8006b6c <HAL_RCCEx_PeriphCLKConfig+0x174>
 8006b2c:	2b80      	cmp	r3, #128	; 0x80
 8006b2e:	d804      	bhi.n	8006b3a <HAL_RCCEx_PeriphCLKConfig+0x142>
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d00b      	beq.n	8006b4c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8006b34:	2b40      	cmp	r3, #64	; 0x40
 8006b36:	d010      	beq.n	8006b5a <HAL_RCCEx_PeriphCLKConfig+0x162>
 8006b38:	e021      	b.n	8006b7e <HAL_RCCEx_PeriphCLKConfig+0x186>
 8006b3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b3e:	d021      	beq.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8006b40:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8006b44:	d020      	beq.n	8006b88 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8006b46:	2bc0      	cmp	r3, #192	; 0xc0
 8006b48:	d020      	beq.n	8006b8c <HAL_RCCEx_PeriphCLKConfig+0x194>
 8006b4a:	e018      	b.n	8006b7e <HAL_RCCEx_PeriphCLKConfig+0x186>
    {
    case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
      /* Enable SAI2A Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b4c:	4b68      	ldr	r3, [pc, #416]	; (8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b50:	4a67      	ldr	r2, [pc, #412]	; (8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006b52:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006b56:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 8006b58:	e019      	b.n	8006b8e <HAL_RCCEx_PeriphCLKConfig+0x196>

    case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	3304      	adds	r3, #4
 8006b5e:	2100      	movs	r1, #0
 8006b60:	4618      	mov	r0, r3
 8006b62:	f001 fc1d 	bl	80083a0 <RCCEx_PLL2_Config>
 8006b66:	4603      	mov	r3, r0
 8006b68:	75fb      	strb	r3, [r7, #23]

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 8006b6a:	e010      	b.n	8006b8e <HAL_RCCEx_PeriphCLKConfig+0x196>

    case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	3324      	adds	r3, #36	; 0x24
 8006b70:	2100      	movs	r1, #0
 8006b72:	4618      	mov	r0, r3
 8006b74:	f001 fcc6 	bl	8008504 <RCCEx_PLL3_Config>
 8006b78:	4603      	mov	r3, r0
 8006b7a:	75fb      	strb	r3, [r7, #23]

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 8006b7c:	e007      	b.n	8006b8e <HAL_RCCEx_PeriphCLKConfig+0x196>
      /* SPDIF clock is used as source of SAI2A clock */
      /* SAI2A clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006b7e:	2301      	movs	r3, #1
 8006b80:	75fb      	strb	r3, [r7, #23]
      break;
 8006b82:	e004      	b.n	8006b8e <HAL_RCCEx_PeriphCLKConfig+0x196>
      break;
 8006b84:	bf00      	nop
 8006b86:	e002      	b.n	8006b8e <HAL_RCCEx_PeriphCLKConfig+0x196>
      break;
 8006b88:	bf00      	nop
 8006b8a:	e000      	b.n	8006b8e <HAL_RCCEx_PeriphCLKConfig+0x196>
      break;
 8006b8c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006b8e:	7dfb      	ldrb	r3, [r7, #23]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d109      	bne.n	8006ba8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 8006b94:	4b56      	ldr	r3, [pc, #344]	; (8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006b96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b98:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ba0:	4953      	ldr	r1, [pc, #332]	; (8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006ba2:	4313      	orrs	r3, r2
 8006ba4:	650b      	str	r3, [r1, #80]	; 0x50
 8006ba6:	e001      	b.n	8006bac <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ba8:	7dfb      	ldrb	r3, [r7, #23]
 8006baa:	75bb      	strb	r3, [r7, #22]
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d047      	beq.n	8006c48 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    switch(PeriphClkInit->Sai2BClockSelection)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006bbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006bc0:	d022      	beq.n	8006c08 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8006bc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006bc6:	d805      	bhi.n	8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d00d      	beq.n	8006be8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
 8006bcc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006bd0:	d011      	beq.n	8006bf6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 8006bd2:	e022      	b.n	8006c1a <HAL_RCCEx_PeriphCLKConfig+0x222>
 8006bd4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006bd8:	d022      	beq.n	8006c20 <HAL_RCCEx_PeriphCLKConfig+0x228>
 8006bda:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8006bde:	d021      	beq.n	8006c24 <HAL_RCCEx_PeriphCLKConfig+0x22c>
 8006be0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006be4:	d020      	beq.n	8006c28 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8006be6:	e018      	b.n	8006c1a <HAL_RCCEx_PeriphCLKConfig+0x222>
    {
    case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006be8:	4b41      	ldr	r3, [pc, #260]	; (8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bec:	4a40      	ldr	r2, [pc, #256]	; (8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006bee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006bf2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 8006bf4:	e019      	b.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x232>

    case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	3304      	adds	r3, #4
 8006bfa:	2100      	movs	r1, #0
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	f001 fbcf 	bl	80083a0 <RCCEx_PLL2_Config>
 8006c02:	4603      	mov	r3, r0
 8006c04:	75fb      	strb	r3, [r7, #23]

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 8006c06:	e010      	b.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x232>

    case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	3324      	adds	r3, #36	; 0x24
 8006c0c:	2100      	movs	r1, #0
 8006c0e:	4618      	mov	r0, r3
 8006c10:	f001 fc78 	bl	8008504 <RCCEx_PLL3_Config>
 8006c14:	4603      	mov	r3, r0
 8006c16:	75fb      	strb	r3, [r7, #23]

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 8006c18:	e007      	b.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x232>
      /* SPDIF clock is used as source of SAI2B clock */
      /* SAI2B clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006c1a:	2301      	movs	r3, #1
 8006c1c:	75fb      	strb	r3, [r7, #23]
      break;
 8006c1e:	e004      	b.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x232>
      break;
 8006c20:	bf00      	nop
 8006c22:	e002      	b.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x232>
      break;
 8006c24:	bf00      	nop
 8006c26:	e000      	b.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x232>
      break;
 8006c28:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006c2a:	7dfb      	ldrb	r3, [r7, #23]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d109      	bne.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0x24c>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 8006c30:	4b2f      	ldr	r3, [pc, #188]	; (8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006c32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c34:	f423 6260 	bic.w	r2, r3, #3584	; 0xe00
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c3c:	492c      	ldr	r1, [pc, #176]	; (8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	650b      	str	r3, [r1, #80]	; 0x50
 8006c42:	e001      	b.n	8006c48 <HAL_RCCEx_PeriphCLKConfig+0x250>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c44:	7dfb      	ldrb	r3, [r7, #23]
 8006c46:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d032      	beq.n	8006cba <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    switch(PeriphClkInit->OspiClockSelection)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006c58:	2b10      	cmp	r3, #16
 8006c5a:	d009      	beq.n	8006c70 <HAL_RCCEx_PeriphCLKConfig+0x278>
 8006c5c:	2b10      	cmp	r3, #16
 8006c5e:	d802      	bhi.n	8006c66 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d018      	beq.n	8006c96 <HAL_RCCEx_PeriphCLKConfig+0x29e>
 8006c64:	e014      	b.n	8006c90 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8006c66:	2b20      	cmp	r3, #32
 8006c68:	d009      	beq.n	8006c7e <HAL_RCCEx_PeriphCLKConfig+0x286>
 8006c6a:	2b30      	cmp	r3, #48	; 0x30
 8006c6c:	d015      	beq.n	8006c9a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
 8006c6e:	e00f      	b.n	8006c90 <HAL_RCCEx_PeriphCLKConfig+0x298>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006c70:	4b1f      	ldr	r3, [pc, #124]	; (8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006c72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c74:	4a1e      	ldr	r2, [pc, #120]	; (8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006c76:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006c7a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8006c7c:	e00e      	b.n	8006c9c <HAL_RCCEx_PeriphCLKConfig+0x2a4>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	3304      	adds	r3, #4
 8006c82:	2102      	movs	r1, #2
 8006c84:	4618      	mov	r0, r3
 8006c86:	f001 fb8b 	bl	80083a0 <RCCEx_PLL2_Config>
 8006c8a:	4603      	mov	r3, r0
 8006c8c:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8006c8e:	e005      	b.n	8006c9c <HAL_RCCEx_PeriphCLKConfig+0x2a4>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8006c90:	2301      	movs	r3, #1
 8006c92:	75fb      	strb	r3, [r7, #23]
      break;
 8006c94:	e002      	b.n	8006c9c <HAL_RCCEx_PeriphCLKConfig+0x2a4>
      break;
 8006c96:	bf00      	nop
 8006c98:	e000      	b.n	8006c9c <HAL_RCCEx_PeriphCLKConfig+0x2a4>
      break;
 8006c9a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006c9c:	7dfb      	ldrb	r3, [r7, #23]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d109      	bne.n	8006cb6 <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006ca2:	4b13      	ldr	r3, [pc, #76]	; (8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006ca4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ca6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006cae:	4910      	ldr	r1, [pc, #64]	; (8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006cb4:	e001      	b.n	8006cba <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cb6:	7dfb      	ldrb	r3, [r7, #23]
 8006cb8:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d044      	beq.n	8006d50 <HAL_RCCEx_PeriphCLKConfig+0x358>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006cca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006cce:	d021      	beq.n	8006d14 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8006cd0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006cd4:	d805      	bhi.n	8006ce2 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d00c      	beq.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8006cda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006cde:	d010      	beq.n	8006d02 <HAL_RCCEx_PeriphCLKConfig+0x30a>
 8006ce0:	e021      	b.n	8006d26 <HAL_RCCEx_PeriphCLKConfig+0x32e>
 8006ce2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006ce6:	d021      	beq.n	8006d2c <HAL_RCCEx_PeriphCLKConfig+0x334>
 8006ce8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006cec:	d020      	beq.n	8006d30 <HAL_RCCEx_PeriphCLKConfig+0x338>
 8006cee:	e01a      	b.n	8006d26 <HAL_RCCEx_PeriphCLKConfig+0x32e>
 8006cf0:	58024400 	.word	0x58024400
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006cf4:	4ba6      	ldr	r3, [pc, #664]	; (8006f90 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cf8:	4aa5      	ldr	r2, [pc, #660]	; (8006f90 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006cfa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006cfe:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006d00:	e017      	b.n	8006d32 <HAL_RCCEx_PeriphCLKConfig+0x33a>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	3304      	adds	r3, #4
 8006d06:	2100      	movs	r1, #0
 8006d08:	4618      	mov	r0, r3
 8006d0a:	f001 fb49 	bl	80083a0 <RCCEx_PLL2_Config>
 8006d0e:	4603      	mov	r3, r0
 8006d10:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006d12:	e00e      	b.n	8006d32 <HAL_RCCEx_PeriphCLKConfig+0x33a>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	3324      	adds	r3, #36	; 0x24
 8006d18:	2100      	movs	r1, #0
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	f001 fbf2 	bl	8008504 <RCCEx_PLL3_Config>
 8006d20:	4603      	mov	r3, r0
 8006d22:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006d24:	e005      	b.n	8006d32 <HAL_RCCEx_PeriphCLKConfig+0x33a>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006d26:	2301      	movs	r3, #1
 8006d28:	75fb      	strb	r3, [r7, #23]
      break;
 8006d2a:	e002      	b.n	8006d32 <HAL_RCCEx_PeriphCLKConfig+0x33a>
      break;
 8006d2c:	bf00      	nop
 8006d2e:	e000      	b.n	8006d32 <HAL_RCCEx_PeriphCLKConfig+0x33a>
      break;
 8006d30:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006d32:	7dfb      	ldrb	r3, [r7, #23]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d109      	bne.n	8006d4c <HAL_RCCEx_PeriphCLKConfig+0x354>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006d38:	4b95      	ldr	r3, [pc, #596]	; (8006f90 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006d3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d3c:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d44:	4992      	ldr	r1, [pc, #584]	; (8006f90 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006d46:	4313      	orrs	r3, r2
 8006d48:	650b      	str	r3, [r1, #80]	; 0x50
 8006d4a:	e001      	b.n	8006d50 <HAL_RCCEx_PeriphCLKConfig+0x358>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d4c:	7dfb      	ldrb	r3, [r7, #23]
 8006d4e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d042      	beq.n	8006de2 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006d60:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006d64:	d01b      	beq.n	8006d9e <HAL_RCCEx_PeriphCLKConfig+0x3a6>
 8006d66:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006d6a:	d805      	bhi.n	8006d78 <HAL_RCCEx_PeriphCLKConfig+0x380>
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d022      	beq.n	8006db6 <HAL_RCCEx_PeriphCLKConfig+0x3be>
 8006d70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d74:	d00a      	beq.n	8006d8c <HAL_RCCEx_PeriphCLKConfig+0x394>
 8006d76:	e01b      	b.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
 8006d78:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006d7c:	d01d      	beq.n	8006dba <HAL_RCCEx_PeriphCLKConfig+0x3c2>
 8006d7e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006d82:	d01c      	beq.n	8006dbe <HAL_RCCEx_PeriphCLKConfig+0x3c6>
 8006d84:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006d88:	d01b      	beq.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
 8006d8a:	e011      	b.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	3304      	adds	r3, #4
 8006d90:	2101      	movs	r1, #1
 8006d92:	4618      	mov	r0, r3
 8006d94:	f001 fb04 	bl	80083a0 <RCCEx_PLL2_Config>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8006d9c:	e012      	b.n	8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	3324      	adds	r3, #36	; 0x24
 8006da2:	2101      	movs	r1, #1
 8006da4:	4618      	mov	r0, r3
 8006da6:	f001 fbad 	bl	8008504 <RCCEx_PLL3_Config>
 8006daa:	4603      	mov	r3, r0
 8006dac:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8006dae:	e009      	b.n	8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006db0:	2301      	movs	r3, #1
 8006db2:	75fb      	strb	r3, [r7, #23]
      break;
 8006db4:	e006      	b.n	8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
      break;
 8006db6:	bf00      	nop
 8006db8:	e004      	b.n	8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
      break;
 8006dba:	bf00      	nop
 8006dbc:	e002      	b.n	8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
      break;
 8006dbe:	bf00      	nop
 8006dc0:	e000      	b.n	8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
      break;
 8006dc2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006dc4:	7dfb      	ldrb	r3, [r7, #23]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d109      	bne.n	8006dde <HAL_RCCEx_PeriphCLKConfig+0x3e6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006dca:	4b71      	ldr	r3, [pc, #452]	; (8006f90 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006dcc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006dce:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006dd6:	496e      	ldr	r1, [pc, #440]	; (8006f90 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	650b      	str	r3, [r1, #80]	; 0x50
 8006ddc:	e001      	b.n	8006de2 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dde:	7dfb      	ldrb	r3, [r7, #23]
 8006de0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d049      	beq.n	8006e82 <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006df4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006df8:	d02a      	beq.n	8006e50 <HAL_RCCEx_PeriphCLKConfig+0x458>
 8006dfa:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006dfe:	d808      	bhi.n	8006e12 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8006e00:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006e04:	d00f      	beq.n	8006e26 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8006e06:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006e0a:	d015      	beq.n	8006e38 <HAL_RCCEx_PeriphCLKConfig+0x440>
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d021      	beq.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x45c>
 8006e10:	e01b      	b.n	8006e4a <HAL_RCCEx_PeriphCLKConfig+0x452>
 8006e12:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006e16:	d01f      	beq.n	8006e58 <HAL_RCCEx_PeriphCLKConfig+0x460>
 8006e18:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8006e1c:	d01e      	beq.n	8006e5c <HAL_RCCEx_PeriphCLKConfig+0x464>
 8006e1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e22:	d01d      	beq.n	8006e60 <HAL_RCCEx_PeriphCLKConfig+0x468>
 8006e24:	e011      	b.n	8006e4a <HAL_RCCEx_PeriphCLKConfig+0x452>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	3304      	adds	r3, #4
 8006e2a:	2101      	movs	r1, #1
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	f001 fab7 	bl	80083a0 <RCCEx_PLL2_Config>
 8006e32:	4603      	mov	r3, r0
 8006e34:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8006e36:	e014      	b.n	8006e62 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	3324      	adds	r3, #36	; 0x24
 8006e3c:	2101      	movs	r1, #1
 8006e3e:	4618      	mov	r0, r3
 8006e40:	f001 fb60 	bl	8008504 <RCCEx_PLL3_Config>
 8006e44:	4603      	mov	r3, r0
 8006e46:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8006e48:	e00b      	b.n	8006e62 <HAL_RCCEx_PeriphCLKConfig+0x46a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	75fb      	strb	r3, [r7, #23]
      break;
 8006e4e:	e008      	b.n	8006e62 <HAL_RCCEx_PeriphCLKConfig+0x46a>
      break;
 8006e50:	bf00      	nop
 8006e52:	e006      	b.n	8006e62 <HAL_RCCEx_PeriphCLKConfig+0x46a>
      break;
 8006e54:	bf00      	nop
 8006e56:	e004      	b.n	8006e62 <HAL_RCCEx_PeriphCLKConfig+0x46a>
      break;
 8006e58:	bf00      	nop
 8006e5a:	e002      	b.n	8006e62 <HAL_RCCEx_PeriphCLKConfig+0x46a>
      break;
 8006e5c:	bf00      	nop
 8006e5e:	e000      	b.n	8006e62 <HAL_RCCEx_PeriphCLKConfig+0x46a>
      break;
 8006e60:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006e62:	7dfb      	ldrb	r3, [r7, #23]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d10a      	bne.n	8006e7e <HAL_RCCEx_PeriphCLKConfig+0x486>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006e68:	4b49      	ldr	r3, [pc, #292]	; (8006f90 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006e6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e6c:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006e76:	4946      	ldr	r1, [pc, #280]	; (8006f90 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006e78:	4313      	orrs	r3, r2
 8006e7a:	658b      	str	r3, [r1, #88]	; 0x58
 8006e7c:	e001      	b.n	8006e82 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e7e:	7dfb      	ldrb	r3, [r7, #23]
 8006e80:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d02d      	beq.n	8006eea <HAL_RCCEx_PeriphCLKConfig+0x4f2>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e92:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006e96:	d005      	beq.n	8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 8006e98:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006e9c:	d009      	beq.n	8006eb2 <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d013      	beq.n	8006eca <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006ea2:	e00f      	b.n	8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ea4:	4b3a      	ldr	r3, [pc, #232]	; (8006f90 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ea8:	4a39      	ldr	r2, [pc, #228]	; (8006f90 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006eaa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006eae:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8006eb0:	e00c      	b.n	8006ecc <HAL_RCCEx_PeriphCLKConfig+0x4d4>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	3304      	adds	r3, #4
 8006eb6:	2101      	movs	r1, #1
 8006eb8:	4618      	mov	r0, r3
 8006eba:	f001 fa71 	bl	80083a0 <RCCEx_PLL2_Config>
 8006ebe:	4603      	mov	r3, r0
 8006ec0:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8006ec2:	e003      	b.n	8006ecc <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006ec4:	2301      	movs	r3, #1
 8006ec6:	75fb      	strb	r3, [r7, #23]
      break;
 8006ec8:	e000      	b.n	8006ecc <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      break;
 8006eca:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006ecc:	7dfb      	ldrb	r3, [r7, #23]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d109      	bne.n	8006ee6 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006ed2:	4b2f      	ldr	r3, [pc, #188]	; (8006f90 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006ed4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ed6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ede:	492c      	ldr	r1, [pc, #176]	; (8006f90 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006ee0:	4313      	orrs	r3, r2
 8006ee2:	650b      	str	r3, [r1, #80]	; 0x50
 8006ee4:	e001      	b.n	8006eea <HAL_RCCEx_PeriphCLKConfig+0x4f2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ee6:	7dfb      	ldrb	r3, [r7, #23]
 8006ee8:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d031      	beq.n	8006f5a <HAL_RCCEx_PeriphCLKConfig+0x562>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006efa:	2b03      	cmp	r3, #3
 8006efc:	d81a      	bhi.n	8006f34 <HAL_RCCEx_PeriphCLKConfig+0x53c>
 8006efe:	a201      	add	r2, pc, #4	; (adr r2, 8006f04 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006f00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f04:	08006f3b 	.word	0x08006f3b
 8006f08:	08006f15 	.word	0x08006f15
 8006f0c:	08006f23 	.word	0x08006f23
 8006f10:	08006f3b 	.word	0x08006f3b
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f14:	4b1e      	ldr	r3, [pc, #120]	; (8006f90 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f18:	4a1d      	ldr	r2, [pc, #116]	; (8006f90 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006f1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006f1e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8006f20:	e00c      	b.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0x544>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	3304      	adds	r3, #4
 8006f26:	2102      	movs	r1, #2
 8006f28:	4618      	mov	r0, r3
 8006f2a:	f001 fa39 	bl	80083a0 <RCCEx_PLL2_Config>
 8006f2e:	4603      	mov	r3, r0
 8006f30:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8006f32:	e003      	b.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0x544>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8006f34:	2301      	movs	r3, #1
 8006f36:	75fb      	strb	r3, [r7, #23]
      break;
 8006f38:	e000      	b.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0x544>
      break;
 8006f3a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006f3c:	7dfb      	ldrb	r3, [r7, #23]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d109      	bne.n	8006f56 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006f42:	4b13      	ldr	r3, [pc, #76]	; (8006f90 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006f44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f46:	f023 0203 	bic.w	r2, r3, #3
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f4e:	4910      	ldr	r1, [pc, #64]	; (8006f90 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8006f50:	4313      	orrs	r3, r2
 8006f52:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006f54:	e001      	b.n	8006f5a <HAL_RCCEx_PeriphCLKConfig+0x562>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f56:	7dfb      	ldrb	r3, [r7, #23]
 8006f58:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	f000 808a 	beq.w	800707c <HAL_RCCEx_PeriphCLKConfig+0x684>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006f68:	4b0a      	ldr	r3, [pc, #40]	; (8006f94 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	4a09      	ldr	r2, [pc, #36]	; (8006f94 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8006f6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f72:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006f74:	f7fa fca4 	bl	80018c0 <HAL_GetTick>
 8006f78:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006f7a:	e00d      	b.n	8006f98 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f7c:	f7fa fca0 	bl	80018c0 <HAL_GetTick>
 8006f80:	4602      	mov	r2, r0
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	1ad3      	subs	r3, r2, r3
 8006f86:	2b64      	cmp	r3, #100	; 0x64
 8006f88:	d906      	bls.n	8006f98 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        ret = HAL_TIMEOUT;
 8006f8a:	2303      	movs	r3, #3
 8006f8c:	75fb      	strb	r3, [r7, #23]
        break;
 8006f8e:	e009      	b.n	8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8006f90:	58024400 	.word	0x58024400
 8006f94:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006f98:	4bba      	ldr	r3, [pc, #744]	; (8007284 <HAL_RCCEx_PeriphCLKConfig+0x88c>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d0eb      	beq.n	8006f7c <HAL_RCCEx_PeriphCLKConfig+0x584>
      }
    }

    if(ret == HAL_OK)
 8006fa4:	7dfb      	ldrb	r3, [r7, #23]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d166      	bne.n	8007078 <HAL_RCCEx_PeriphCLKConfig+0x680>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006faa:	4bb7      	ldr	r3, [pc, #732]	; (8007288 <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8006fac:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006fb4:	4053      	eors	r3, r2
 8006fb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d013      	beq.n	8006fe6 <HAL_RCCEx_PeriphCLKConfig+0x5ee>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006fbe:	4bb2      	ldr	r3, [pc, #712]	; (8007288 <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8006fc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fc6:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006fc8:	4baf      	ldr	r3, [pc, #700]	; (8007288 <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8006fca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fcc:	4aae      	ldr	r2, [pc, #696]	; (8007288 <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8006fce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006fd2:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006fd4:	4bac      	ldr	r3, [pc, #688]	; (8007288 <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8006fd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fd8:	4aab      	ldr	r2, [pc, #684]	; (8007288 <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8006fda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006fde:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006fe0:	4aa9      	ldr	r2, [pc, #676]	; (8007288 <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006fec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ff0:	d115      	bne.n	800701e <HAL_RCCEx_PeriphCLKConfig+0x626>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ff2:	f7fa fc65 	bl	80018c0 <HAL_GetTick>
 8006ff6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006ff8:	e00b      	b.n	8007012 <HAL_RCCEx_PeriphCLKConfig+0x61a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ffa:	f7fa fc61 	bl	80018c0 <HAL_GetTick>
 8006ffe:	4602      	mov	r2, r0
 8007000:	693b      	ldr	r3, [r7, #16]
 8007002:	1ad3      	subs	r3, r2, r3
 8007004:	f241 3288 	movw	r2, #5000	; 0x1388
 8007008:	4293      	cmp	r3, r2
 800700a:	d902      	bls.n	8007012 <HAL_RCCEx_PeriphCLKConfig+0x61a>
          {
            ret = HAL_TIMEOUT;
 800700c:	2303      	movs	r3, #3
 800700e:	75fb      	strb	r3, [r7, #23]
            break;
 8007010:	e005      	b.n	800701e <HAL_RCCEx_PeriphCLKConfig+0x626>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007012:	4b9d      	ldr	r3, [pc, #628]	; (8007288 <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8007014:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007016:	f003 0302 	and.w	r3, r3, #2
 800701a:	2b00      	cmp	r3, #0
 800701c:	d0ed      	beq.n	8006ffa <HAL_RCCEx_PeriphCLKConfig+0x602>
          }
        }
      }

      if(ret == HAL_OK)
 800701e:	7dfb      	ldrb	r3, [r7, #23]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d126      	bne.n	8007072 <HAL_RCCEx_PeriphCLKConfig+0x67a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800702a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800702e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007032:	d10d      	bne.n	8007050 <HAL_RCCEx_PeriphCLKConfig+0x658>
 8007034:	4b94      	ldr	r3, [pc, #592]	; (8007288 <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8007036:	691b      	ldr	r3, [r3, #16]
 8007038:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007042:	0919      	lsrs	r1, r3, #4
 8007044:	4b91      	ldr	r3, [pc, #580]	; (800728c <HAL_RCCEx_PeriphCLKConfig+0x894>)
 8007046:	400b      	ands	r3, r1
 8007048:	498f      	ldr	r1, [pc, #572]	; (8007288 <HAL_RCCEx_PeriphCLKConfig+0x890>)
 800704a:	4313      	orrs	r3, r2
 800704c:	610b      	str	r3, [r1, #16]
 800704e:	e005      	b.n	800705c <HAL_RCCEx_PeriphCLKConfig+0x664>
 8007050:	4b8d      	ldr	r3, [pc, #564]	; (8007288 <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8007052:	691b      	ldr	r3, [r3, #16]
 8007054:	4a8c      	ldr	r2, [pc, #560]	; (8007288 <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8007056:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800705a:	6113      	str	r3, [r2, #16]
 800705c:	4b8a      	ldr	r3, [pc, #552]	; (8007288 <HAL_RCCEx_PeriphCLKConfig+0x890>)
 800705e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007066:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800706a:	4987      	ldr	r1, [pc, #540]	; (8007288 <HAL_RCCEx_PeriphCLKConfig+0x890>)
 800706c:	4313      	orrs	r3, r2
 800706e:	670b      	str	r3, [r1, #112]	; 0x70
 8007070:	e004      	b.n	800707c <HAL_RCCEx_PeriphCLKConfig+0x684>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007072:	7dfb      	ldrb	r3, [r7, #23]
 8007074:	75bb      	strb	r3, [r7, #22]
 8007076:	e001      	b.n	800707c <HAL_RCCEx_PeriphCLKConfig+0x684>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007078:	7dfb      	ldrb	r3, [r7, #23]
 800707a:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f003 0301 	and.w	r3, r3, #1
 8007084:	2b00      	cmp	r3, #0
 8007086:	d07f      	beq.n	8007188 <HAL_RCCEx_PeriphCLKConfig+0x790>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800708e:	2b28      	cmp	r3, #40	; 0x28
 8007090:	d866      	bhi.n	8007160 <HAL_RCCEx_PeriphCLKConfig+0x768>
 8007092:	a201      	add	r2, pc, #4	; (adr r2, 8007098 <HAL_RCCEx_PeriphCLKConfig+0x6a0>)
 8007094:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007098:	08007167 	.word	0x08007167
 800709c:	08007161 	.word	0x08007161
 80070a0:	08007161 	.word	0x08007161
 80070a4:	08007161 	.word	0x08007161
 80070a8:	08007161 	.word	0x08007161
 80070ac:	08007161 	.word	0x08007161
 80070b0:	08007161 	.word	0x08007161
 80070b4:	08007161 	.word	0x08007161
 80070b8:	0800713d 	.word	0x0800713d
 80070bc:	08007161 	.word	0x08007161
 80070c0:	08007161 	.word	0x08007161
 80070c4:	08007161 	.word	0x08007161
 80070c8:	08007161 	.word	0x08007161
 80070cc:	08007161 	.word	0x08007161
 80070d0:	08007161 	.word	0x08007161
 80070d4:	08007161 	.word	0x08007161
 80070d8:	0800714f 	.word	0x0800714f
 80070dc:	08007161 	.word	0x08007161
 80070e0:	08007161 	.word	0x08007161
 80070e4:	08007161 	.word	0x08007161
 80070e8:	08007161 	.word	0x08007161
 80070ec:	08007161 	.word	0x08007161
 80070f0:	08007161 	.word	0x08007161
 80070f4:	08007161 	.word	0x08007161
 80070f8:	08007167 	.word	0x08007167
 80070fc:	08007161 	.word	0x08007161
 8007100:	08007161 	.word	0x08007161
 8007104:	08007161 	.word	0x08007161
 8007108:	08007161 	.word	0x08007161
 800710c:	08007161 	.word	0x08007161
 8007110:	08007161 	.word	0x08007161
 8007114:	08007161 	.word	0x08007161
 8007118:	08007167 	.word	0x08007167
 800711c:	08007161 	.word	0x08007161
 8007120:	08007161 	.word	0x08007161
 8007124:	08007161 	.word	0x08007161
 8007128:	08007161 	.word	0x08007161
 800712c:	08007161 	.word	0x08007161
 8007130:	08007161 	.word	0x08007161
 8007134:	08007161 	.word	0x08007161
 8007138:	08007167 	.word	0x08007167
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	3304      	adds	r3, #4
 8007140:	2101      	movs	r1, #1
 8007142:	4618      	mov	r0, r3
 8007144:	f001 f92c 	bl	80083a0 <RCCEx_PLL2_Config>
 8007148:	4603      	mov	r3, r0
 800714a:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800714c:	e00c      	b.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0x770>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	3324      	adds	r3, #36	; 0x24
 8007152:	2101      	movs	r1, #1
 8007154:	4618      	mov	r0, r3
 8007156:	f001 f9d5 	bl	8008504 <RCCEx_PLL3_Config>
 800715a:	4603      	mov	r3, r0
 800715c:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800715e:	e003      	b.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0x770>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007160:	2301      	movs	r3, #1
 8007162:	75fb      	strb	r3, [r7, #23]
      break;
 8007164:	e000      	b.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0x770>
      break;
 8007166:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007168:	7dfb      	ldrb	r3, [r7, #23]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d10a      	bne.n	8007184 <HAL_RCCEx_PeriphCLKConfig+0x78c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800716e:	4b46      	ldr	r3, [pc, #280]	; (8007288 <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8007170:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007172:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800717c:	4942      	ldr	r1, [pc, #264]	; (8007288 <HAL_RCCEx_PeriphCLKConfig+0x890>)
 800717e:	4313      	orrs	r3, r2
 8007180:	654b      	str	r3, [r1, #84]	; 0x54
 8007182:	e001      	b.n	8007188 <HAL_RCCEx_PeriphCLKConfig+0x790>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007184:	7dfb      	ldrb	r3, [r7, #23]
 8007186:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f003 0302 	and.w	r3, r3, #2
 8007190:	2b00      	cmp	r3, #0
 8007192:	d038      	beq.n	8007206 <HAL_RCCEx_PeriphCLKConfig+0x80e>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007198:	2b05      	cmp	r3, #5
 800719a:	d821      	bhi.n	80071e0 <HAL_RCCEx_PeriphCLKConfig+0x7e8>
 800719c:	a201      	add	r2, pc, #4	; (adr r2, 80071a4 <HAL_RCCEx_PeriphCLKConfig+0x7ac>)
 800719e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071a2:	bf00      	nop
 80071a4:	080071e7 	.word	0x080071e7
 80071a8:	080071bd 	.word	0x080071bd
 80071ac:	080071cf 	.word	0x080071cf
 80071b0:	080071e7 	.word	0x080071e7
 80071b4:	080071e7 	.word	0x080071e7
 80071b8:	080071e7 	.word	0x080071e7
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	3304      	adds	r3, #4
 80071c0:	2101      	movs	r1, #1
 80071c2:	4618      	mov	r0, r3
 80071c4:	f001 f8ec 	bl	80083a0 <RCCEx_PLL2_Config>
 80071c8:	4603      	mov	r3, r0
 80071ca:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80071cc:	e00c      	b.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0x7f0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	3324      	adds	r3, #36	; 0x24
 80071d2:	2101      	movs	r1, #1
 80071d4:	4618      	mov	r0, r3
 80071d6:	f001 f995 	bl	8008504 <RCCEx_PLL3_Config>
 80071da:	4603      	mov	r3, r0
 80071dc:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80071de:	e003      	b.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80071e0:	2301      	movs	r3, #1
 80071e2:	75fb      	strb	r3, [r7, #23]
      break;
 80071e4:	e000      	b.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
      break;
 80071e6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80071e8:	7dfb      	ldrb	r3, [r7, #23]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d109      	bne.n	8007202 <HAL_RCCEx_PeriphCLKConfig+0x80a>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80071ee:	4b26      	ldr	r3, [pc, #152]	; (8007288 <HAL_RCCEx_PeriphCLKConfig+0x890>)
 80071f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071f2:	f023 0207 	bic.w	r2, r3, #7
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80071fa:	4923      	ldr	r1, [pc, #140]	; (8007288 <HAL_RCCEx_PeriphCLKConfig+0x890>)
 80071fc:	4313      	orrs	r3, r2
 80071fe:	654b      	str	r3, [r1, #84]	; 0x54
 8007200:	e001      	b.n	8007206 <HAL_RCCEx_PeriphCLKConfig+0x80e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007202:	7dfb      	ldrb	r3, [r7, #23]
 8007204:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f003 0304 	and.w	r3, r3, #4
 800720e:	2b00      	cmp	r3, #0
 8007210:	d040      	beq.n	8007294 <HAL_RCCEx_PeriphCLKConfig+0x89c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007218:	2b05      	cmp	r3, #5
 800721a:	d821      	bhi.n	8007260 <HAL_RCCEx_PeriphCLKConfig+0x868>
 800721c:	a201      	add	r2, pc, #4	; (adr r2, 8007224 <HAL_RCCEx_PeriphCLKConfig+0x82c>)
 800721e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007222:	bf00      	nop
 8007224:	08007267 	.word	0x08007267
 8007228:	0800723d 	.word	0x0800723d
 800722c:	0800724f 	.word	0x0800724f
 8007230:	08007267 	.word	0x08007267
 8007234:	08007267 	.word	0x08007267
 8007238:	08007267 	.word	0x08007267
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	3304      	adds	r3, #4
 8007240:	2101      	movs	r1, #1
 8007242:	4618      	mov	r0, r3
 8007244:	f001 f8ac 	bl	80083a0 <RCCEx_PLL2_Config>
 8007248:	4603      	mov	r3, r0
 800724a:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800724c:	e00c      	b.n	8007268 <HAL_RCCEx_PeriphCLKConfig+0x870>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	3324      	adds	r3, #36	; 0x24
 8007252:	2101      	movs	r1, #1
 8007254:	4618      	mov	r0, r3
 8007256:	f001 f955 	bl	8008504 <RCCEx_PLL3_Config>
 800725a:	4603      	mov	r3, r0
 800725c:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800725e:	e003      	b.n	8007268 <HAL_RCCEx_PeriphCLKConfig+0x870>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007260:	2301      	movs	r3, #1
 8007262:	75fb      	strb	r3, [r7, #23]
      break;
 8007264:	e000      	b.n	8007268 <HAL_RCCEx_PeriphCLKConfig+0x870>
      break;
 8007266:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007268:	7dfb      	ldrb	r3, [r7, #23]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d110      	bne.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x898>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800726e:	4b06      	ldr	r3, [pc, #24]	; (8007288 <HAL_RCCEx_PeriphCLKConfig+0x890>)
 8007270:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007272:	f023 0207 	bic.w	r2, r3, #7
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800727c:	4902      	ldr	r1, [pc, #8]	; (8007288 <HAL_RCCEx_PeriphCLKConfig+0x890>)
 800727e:	4313      	orrs	r3, r2
 8007280:	658b      	str	r3, [r1, #88]	; 0x58
 8007282:	e007      	b.n	8007294 <HAL_RCCEx_PeriphCLKConfig+0x89c>
 8007284:	58024800 	.word	0x58024800
 8007288:	58024400 	.word	0x58024400
 800728c:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007290:	7dfb      	ldrb	r3, [r7, #23]
 8007292:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f003 0320 	and.w	r3, r3, #32
 800729c:	2b00      	cmp	r3, #0
 800729e:	d044      	beq.n	800732a <HAL_RCCEx_PeriphCLKConfig+0x932>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80072a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80072aa:	d01b      	beq.n	80072e4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
 80072ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80072b0:	d805      	bhi.n	80072be <HAL_RCCEx_PeriphCLKConfig+0x8c6>
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d022      	beq.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0x904>
 80072b6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80072ba:	d00a      	beq.n	80072d2 <HAL_RCCEx_PeriphCLKConfig+0x8da>
 80072bc:	e01b      	b.n	80072f6 <HAL_RCCEx_PeriphCLKConfig+0x8fe>
 80072be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072c2:	d01d      	beq.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0x908>
 80072c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80072c8:	d01c      	beq.n	8007304 <HAL_RCCEx_PeriphCLKConfig+0x90c>
 80072ca:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80072ce:	d01b      	beq.n	8007308 <HAL_RCCEx_PeriphCLKConfig+0x910>
 80072d0:	e011      	b.n	80072f6 <HAL_RCCEx_PeriphCLKConfig+0x8fe>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	3304      	adds	r3, #4
 80072d6:	2100      	movs	r1, #0
 80072d8:	4618      	mov	r0, r3
 80072da:	f001 f861 	bl	80083a0 <RCCEx_PLL2_Config>
 80072de:	4603      	mov	r3, r0
 80072e0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80072e2:	e012      	b.n	800730a <HAL_RCCEx_PeriphCLKConfig+0x912>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	3324      	adds	r3, #36	; 0x24
 80072e8:	2102      	movs	r1, #2
 80072ea:	4618      	mov	r0, r3
 80072ec:	f001 f90a 	bl	8008504 <RCCEx_PLL3_Config>
 80072f0:	4603      	mov	r3, r0
 80072f2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80072f4:	e009      	b.n	800730a <HAL_RCCEx_PeriphCLKConfig+0x912>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80072f6:	2301      	movs	r3, #1
 80072f8:	75fb      	strb	r3, [r7, #23]
      break;
 80072fa:	e006      	b.n	800730a <HAL_RCCEx_PeriphCLKConfig+0x912>
      break;
 80072fc:	bf00      	nop
 80072fe:	e004      	b.n	800730a <HAL_RCCEx_PeriphCLKConfig+0x912>
      break;
 8007300:	bf00      	nop
 8007302:	e002      	b.n	800730a <HAL_RCCEx_PeriphCLKConfig+0x912>
      break;
 8007304:	bf00      	nop
 8007306:	e000      	b.n	800730a <HAL_RCCEx_PeriphCLKConfig+0x912>
      break;
 8007308:	bf00      	nop
    }

    if(ret == HAL_OK)
 800730a:	7dfb      	ldrb	r3, [r7, #23]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d10a      	bne.n	8007326 <HAL_RCCEx_PeriphCLKConfig+0x92e>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007310:	4bb3      	ldr	r3, [pc, #716]	; (80075e0 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 8007312:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007314:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800731e:	49b0      	ldr	r1, [pc, #704]	; (80075e0 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 8007320:	4313      	orrs	r3, r2
 8007322:	654b      	str	r3, [r1, #84]	; 0x54
 8007324:	e001      	b.n	800732a <HAL_RCCEx_PeriphCLKConfig+0x932>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007326:	7dfb      	ldrb	r3, [r7, #23]
 8007328:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007332:	2b00      	cmp	r3, #0
 8007334:	d044      	beq.n	80073c0 <HAL_RCCEx_PeriphCLKConfig+0x9c8>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800733c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007340:	d01b      	beq.n	800737a <HAL_RCCEx_PeriphCLKConfig+0x982>
 8007342:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007346:	d805      	bhi.n	8007354 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 8007348:	2b00      	cmp	r3, #0
 800734a:	d022      	beq.n	8007392 <HAL_RCCEx_PeriphCLKConfig+0x99a>
 800734c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007350:	d00a      	beq.n	8007368 <HAL_RCCEx_PeriphCLKConfig+0x970>
 8007352:	e01b      	b.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x994>
 8007354:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007358:	d01d      	beq.n	8007396 <HAL_RCCEx_PeriphCLKConfig+0x99e>
 800735a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800735e:	d01c      	beq.n	800739a <HAL_RCCEx_PeriphCLKConfig+0x9a2>
 8007360:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007364:	d01b      	beq.n	800739e <HAL_RCCEx_PeriphCLKConfig+0x9a6>
 8007366:	e011      	b.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x994>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	3304      	adds	r3, #4
 800736c:	2100      	movs	r1, #0
 800736e:	4618      	mov	r0, r3
 8007370:	f001 f816 	bl	80083a0 <RCCEx_PLL2_Config>
 8007374:	4603      	mov	r3, r0
 8007376:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8007378:	e012      	b.n	80073a0 <HAL_RCCEx_PeriphCLKConfig+0x9a8>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	3324      	adds	r3, #36	; 0x24
 800737e:	2102      	movs	r1, #2
 8007380:	4618      	mov	r0, r3
 8007382:	f001 f8bf 	bl	8008504 <RCCEx_PLL3_Config>
 8007386:	4603      	mov	r3, r0
 8007388:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800738a:	e009      	b.n	80073a0 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800738c:	2301      	movs	r3, #1
 800738e:	75fb      	strb	r3, [r7, #23]
      break;
 8007390:	e006      	b.n	80073a0 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
      break;
 8007392:	bf00      	nop
 8007394:	e004      	b.n	80073a0 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
      break;
 8007396:	bf00      	nop
 8007398:	e002      	b.n	80073a0 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
      break;
 800739a:	bf00      	nop
 800739c:	e000      	b.n	80073a0 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
      break;
 800739e:	bf00      	nop
    }

    if(ret == HAL_OK)
 80073a0:	7dfb      	ldrb	r3, [r7, #23]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d10a      	bne.n	80073bc <HAL_RCCEx_PeriphCLKConfig+0x9c4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80073a6:	4b8e      	ldr	r3, [pc, #568]	; (80075e0 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 80073a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073aa:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80073b4:	498a      	ldr	r1, [pc, #552]	; (80075e0 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 80073b6:	4313      	orrs	r3, r2
 80073b8:	658b      	str	r3, [r1, #88]	; 0x58
 80073ba:	e001      	b.n	80073c0 <HAL_RCCEx_PeriphCLKConfig+0x9c8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073bc:	7dfb      	ldrb	r3, [r7, #23]
 80073be:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d044      	beq.n	8007456 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80073d2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80073d6:	d01b      	beq.n	8007410 <HAL_RCCEx_PeriphCLKConfig+0xa18>
 80073d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80073dc:	d805      	bhi.n	80073ea <HAL_RCCEx_PeriphCLKConfig+0x9f2>
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d022      	beq.n	8007428 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80073e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80073e6:	d00a      	beq.n	80073fe <HAL_RCCEx_PeriphCLKConfig+0xa06>
 80073e8:	e01b      	b.n	8007422 <HAL_RCCEx_PeriphCLKConfig+0xa2a>
 80073ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80073ee:	d01d      	beq.n	800742c <HAL_RCCEx_PeriphCLKConfig+0xa34>
 80073f0:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80073f4:	d01c      	beq.n	8007430 <HAL_RCCEx_PeriphCLKConfig+0xa38>
 80073f6:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80073fa:	d01b      	beq.n	8007434 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
 80073fc:	e011      	b.n	8007422 <HAL_RCCEx_PeriphCLKConfig+0xa2a>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	3304      	adds	r3, #4
 8007402:	2100      	movs	r1, #0
 8007404:	4618      	mov	r0, r3
 8007406:	f000 ffcb 	bl	80083a0 <RCCEx_PLL2_Config>
 800740a:	4603      	mov	r3, r0
 800740c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800740e:	e012      	b.n	8007436 <HAL_RCCEx_PeriphCLKConfig+0xa3e>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	3324      	adds	r3, #36	; 0x24
 8007414:	2102      	movs	r1, #2
 8007416:	4618      	mov	r0, r3
 8007418:	f001 f874 	bl	8008504 <RCCEx_PLL3_Config>
 800741c:	4603      	mov	r3, r0
 800741e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8007420:	e009      	b.n	8007436 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007422:	2301      	movs	r3, #1
 8007424:	75fb      	strb	r3, [r7, #23]
      break;
 8007426:	e006      	b.n	8007436 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
      break;
 8007428:	bf00      	nop
 800742a:	e004      	b.n	8007436 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
      break;
 800742c:	bf00      	nop
 800742e:	e002      	b.n	8007436 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
      break;
 8007430:	bf00      	nop
 8007432:	e000      	b.n	8007436 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
      break;
 8007434:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007436:	7dfb      	ldrb	r3, [r7, #23]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d10a      	bne.n	8007452 <HAL_RCCEx_PeriphCLKConfig+0xa5a>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800743c:	4b68      	ldr	r3, [pc, #416]	; (80075e0 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 800743e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007440:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800744a:	4965      	ldr	r1, [pc, #404]	; (80075e0 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 800744c:	4313      	orrs	r3, r2
 800744e:	658b      	str	r3, [r1, #88]	; 0x58
 8007450:	e001      	b.n	8007456 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007452:	7dfb      	ldrb	r3, [r7, #23]
 8007454:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f003 0308 	and.w	r3, r3, #8
 800745e:	2b00      	cmp	r3, #0
 8007460:	d01a      	beq.n	8007498 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007468:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800746c:	d10a      	bne.n	8007484 <HAL_RCCEx_PeriphCLKConfig+0xa8c>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	3324      	adds	r3, #36	; 0x24
 8007472:	2102      	movs	r1, #2
 8007474:	4618      	mov	r0, r3
 8007476:	f001 f845 	bl	8008504 <RCCEx_PLL3_Config>
 800747a:	4603      	mov	r3, r0
 800747c:	2b00      	cmp	r3, #0
 800747e:	d001      	beq.n	8007484 <HAL_RCCEx_PeriphCLKConfig+0xa8c>
        {
          status = HAL_ERROR;
 8007480:	2301      	movs	r3, #1
 8007482:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007484:	4b56      	ldr	r3, [pc, #344]	; (80075e0 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 8007486:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007488:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007492:	4953      	ldr	r1, [pc, #332]	; (80075e0 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 8007494:	4313      	orrs	r3, r2
 8007496:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f003 0310 	and.w	r3, r3, #16
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d01a      	beq.n	80074da <HAL_RCCEx_PeriphCLKConfig+0xae2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80074aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80074ae:	d10a      	bne.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0xace>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	3324      	adds	r3, #36	; 0x24
 80074b4:	2102      	movs	r1, #2
 80074b6:	4618      	mov	r0, r3
 80074b8:	f001 f824 	bl	8008504 <RCCEx_PLL3_Config>
 80074bc:	4603      	mov	r3, r0
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d001      	beq.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0xace>
      {
        status = HAL_ERROR;
 80074c2:	2301      	movs	r3, #1
 80074c4:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80074c6:	4b46      	ldr	r3, [pc, #280]	; (80075e0 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 80074c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074ca:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80074d4:	4942      	ldr	r1, [pc, #264]	; (80075e0 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 80074d6:	4313      	orrs	r3, r2
 80074d8:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d030      	beq.n	8007548 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->AdcClockSelection)
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80074ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80074f0:	d00d      	beq.n	800750e <HAL_RCCEx_PeriphCLKConfig+0xb16>
 80074f2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80074f6:	d016      	beq.n	8007526 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d111      	bne.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0xb28>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	3304      	adds	r3, #4
 8007500:	2100      	movs	r1, #0
 8007502:	4618      	mov	r0, r3
 8007504:	f000 ff4c 	bl	80083a0 <RCCEx_PLL2_Config>
 8007508:	4603      	mov	r3, r0
 800750a:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800750c:	e00c      	b.n	8007528 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	3324      	adds	r3, #36	; 0x24
 8007512:	2102      	movs	r1, #2
 8007514:	4618      	mov	r0, r3
 8007516:	f000 fff5 	bl	8008504 <RCCEx_PLL3_Config>
 800751a:	4603      	mov	r3, r0
 800751c:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800751e:	e003      	b.n	8007528 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007520:	2301      	movs	r3, #1
 8007522:	75fb      	strb	r3, [r7, #23]
      break;
 8007524:	e000      	b.n	8007528 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8007526:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007528:	7dfb      	ldrb	r3, [r7, #23]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d10a      	bne.n	8007544 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800752e:	4b2c      	ldr	r3, [pc, #176]	; (80075e0 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 8007530:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007532:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800753c:	4928      	ldr	r1, [pc, #160]	; (80075e0 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 800753e:	4313      	orrs	r3, r2
 8007540:	658b      	str	r3, [r1, #88]	; 0x58
 8007542:	e001      	b.n	8007548 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007544:	7dfb      	ldrb	r3, [r7, #23]
 8007546:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007550:	2b00      	cmp	r3, #0
 8007552:	d02f      	beq.n	80075b4 <HAL_RCCEx_PeriphCLKConfig+0xbbc>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800755a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800755e:	d00c      	beq.n	800757a <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8007560:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007564:	d015      	beq.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0xb9a>
 8007566:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800756a:	d10f      	bne.n	800758c <HAL_RCCEx_PeriphCLKConfig+0xb94>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800756c:	4b1c      	ldr	r3, [pc, #112]	; (80075e0 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 800756e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007570:	4a1b      	ldr	r2, [pc, #108]	; (80075e0 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 8007572:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007576:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8007578:	e00c      	b.n	8007594 <HAL_RCCEx_PeriphCLKConfig+0xb9c>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	3324      	adds	r3, #36	; 0x24
 800757e:	2101      	movs	r1, #1
 8007580:	4618      	mov	r0, r3
 8007582:	f000 ffbf 	bl	8008504 <RCCEx_PLL3_Config>
 8007586:	4603      	mov	r3, r0
 8007588:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 800758a:	e003      	b.n	8007594 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800758c:	2301      	movs	r3, #1
 800758e:	75fb      	strb	r3, [r7, #23]
      break;
 8007590:	e000      	b.n	8007594 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
      break;
 8007592:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007594:	7dfb      	ldrb	r3, [r7, #23]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d10a      	bne.n	80075b0 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800759a:	4b11      	ldr	r3, [pc, #68]	; (80075e0 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 800759c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800759e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80075a8:	490d      	ldr	r1, [pc, #52]	; (80075e0 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 80075aa:	4313      	orrs	r3, r2
 80075ac:	654b      	str	r3, [r1, #84]	; 0x54
 80075ae:	e001      	b.n	80075b4 <HAL_RCCEx_PeriphCLKConfig+0xbbc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075b0:	7dfb      	ldrb	r3, [r7, #23]
 80075b2:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d02c      	beq.n	800761a <HAL_RCCEx_PeriphCLKConfig+0xc22>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d003      	beq.n	80075d0 <HAL_RCCEx_PeriphCLKConfig+0xbd8>
 80075c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80075cc:	d00a      	beq.n	80075e4 <HAL_RCCEx_PeriphCLKConfig+0xbec>
 80075ce:	e012      	b.n	80075f6 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80075d0:	4b03      	ldr	r3, [pc, #12]	; (80075e0 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 80075d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075d4:	4a02      	ldr	r2, [pc, #8]	; (80075e0 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 80075d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80075da:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80075dc:	e00e      	b.n	80075fc <HAL_RCCEx_PeriphCLKConfig+0xc04>
 80075de:	bf00      	nop
 80075e0:	58024400 	.word	0x58024400

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	3304      	adds	r3, #4
 80075e8:	2102      	movs	r1, #2
 80075ea:	4618      	mov	r0, r3
 80075ec:	f000 fed8 	bl	80083a0 <RCCEx_PLL2_Config>
 80075f0:	4603      	mov	r3, r0
 80075f2:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80075f4:	e002      	b.n	80075fc <HAL_RCCEx_PeriphCLKConfig+0xc04>

    default:
      ret = HAL_ERROR;
 80075f6:	2301      	movs	r3, #1
 80075f8:	75fb      	strb	r3, [r7, #23]
      break;
 80075fa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80075fc:	7dfb      	ldrb	r3, [r7, #23]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d109      	bne.n	8007616 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007602:	4b56      	ldr	r3, [pc, #344]	; (800775c <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 8007604:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007606:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800760e:	4953      	ldr	r1, [pc, #332]	; (800775c <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 8007610:	4313      	orrs	r3, r2
 8007612:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007614:	e001      	b.n	800761a <HAL_RCCEx_PeriphCLKConfig+0xc22>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007616:	7dfb      	ldrb	r3, [r7, #23]
 8007618:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007622:	2b00      	cmp	r3, #0
 8007624:	d00a      	beq.n	800763c <HAL_RCCEx_PeriphCLKConfig+0xc44>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	3324      	adds	r3, #36	; 0x24
 800762a:	2102      	movs	r1, #2
 800762c:	4618      	mov	r0, r3
 800762e:	f000 ff69 	bl	8008504 <RCCEx_PLL3_Config>
 8007632:	4603      	mov	r3, r0
 8007634:	2b00      	cmp	r3, #0
 8007636:	d001      	beq.n	800763c <HAL_RCCEx_PeriphCLKConfig+0xc44>
    {
      status=HAL_ERROR;
 8007638:	2301      	movs	r3, #1
 800763a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007644:	2b00      	cmp	r3, #0
 8007646:	d031      	beq.n	80076ac <HAL_RCCEx_PeriphCLKConfig+0xcb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800764e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007652:	d00c      	beq.n	800766e <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8007654:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007658:	d802      	bhi.n	8007660 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800765a:	2b00      	cmp	r3, #0
 800765c:	d011      	beq.n	8007682 <HAL_RCCEx_PeriphCLKConfig+0xc8a>
 800765e:	e00d      	b.n	800767c <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8007660:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007664:	d00f      	beq.n	8007686 <HAL_RCCEx_PeriphCLKConfig+0xc8e>
 8007666:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800766a:	d00e      	beq.n	800768a <HAL_RCCEx_PeriphCLKConfig+0xc92>
 800766c:	e006      	b.n	800767c <HAL_RCCEx_PeriphCLKConfig+0xc84>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800766e:	4b3b      	ldr	r3, [pc, #236]	; (800775c <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 8007670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007672:	4a3a      	ldr	r2, [pc, #232]	; (800775c <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 8007674:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007678:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800767a:	e007      	b.n	800768c <HAL_RCCEx_PeriphCLKConfig+0xc94>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800767c:	2301      	movs	r3, #1
 800767e:	75fb      	strb	r3, [r7, #23]
      break;
 8007680:	e004      	b.n	800768c <HAL_RCCEx_PeriphCLKConfig+0xc94>
      break;
 8007682:	bf00      	nop
 8007684:	e002      	b.n	800768c <HAL_RCCEx_PeriphCLKConfig+0xc94>
      break;
 8007686:	bf00      	nop
 8007688:	e000      	b.n	800768c <HAL_RCCEx_PeriphCLKConfig+0xc94>
      break;
 800768a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800768c:	7dfb      	ldrb	r3, [r7, #23]
 800768e:	2b00      	cmp	r3, #0
 8007690:	d10a      	bne.n	80076a8 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007692:	4b32      	ldr	r3, [pc, #200]	; (800775c <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 8007694:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007696:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80076a0:	492e      	ldr	r1, [pc, #184]	; (800775c <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 80076a2:	4313      	orrs	r3, r2
 80076a4:	654b      	str	r3, [r1, #84]	; 0x54
 80076a6:	e001      	b.n	80076ac <HAL_RCCEx_PeriphCLKConfig+0xcb4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076a8:	7dfb      	ldrb	r3, [r7, #23]
 80076aa:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d008      	beq.n	80076ca <HAL_RCCEx_PeriphCLKConfig+0xcd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80076b8:	4b28      	ldr	r3, [pc, #160]	; (800775c <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 80076ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076bc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80076c4:	4925      	ldr	r1, [pc, #148]	; (800775c <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 80076c6:	4313      	orrs	r3, r2
 80076c8:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d008      	beq.n	80076e8 <HAL_RCCEx_PeriphCLKConfig+0xcf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80076d6:	4b21      	ldr	r3, [pc, #132]	; (800775c <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 80076d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076da:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80076e2:	491e      	ldr	r1, [pc, #120]	; (800775c <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 80076e4:	4313      	orrs	r3, r2
 80076e6:	650b      	str	r3, [r1, #80]	; 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d008      	beq.n	8007706 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 80076f4:	4b19      	ldr	r3, [pc, #100]	; (800775c <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 80076f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076f8:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007700:	4916      	ldr	r1, [pc, #88]	; (800775c <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 8007702:	4313      	orrs	r3, r2
 8007704:	658b      	str	r3, [r1, #88]	; 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800770e:	2b00      	cmp	r3, #0
 8007710:	d00d      	beq.n	800772e <HAL_RCCEx_PeriphCLKConfig+0xd36>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007712:	4b12      	ldr	r3, [pc, #72]	; (800775c <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 8007714:	691b      	ldr	r3, [r3, #16]
 8007716:	4a11      	ldr	r2, [pc, #68]	; (800775c <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 8007718:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800771c:	6113      	str	r3, [r2, #16]
 800771e:	4b0f      	ldr	r3, [pc, #60]	; (800775c <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 8007720:	691a      	ldr	r2, [r3, #16]
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8007728:	490c      	ldr	r1, [pc, #48]	; (800775c <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 800772a:	4313      	orrs	r3, r2
 800772c:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	2b00      	cmp	r3, #0
 8007734:	da08      	bge.n	8007748 <HAL_RCCEx_PeriphCLKConfig+0xd50>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007736:	4b09      	ldr	r3, [pc, #36]	; (800775c <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 8007738:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800773a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007742:	4906      	ldr	r1, [pc, #24]	; (800775c <HAL_RCCEx_PeriphCLKConfig+0xd64>)
 8007744:	4313      	orrs	r3, r2
 8007746:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  if (status == HAL_OK)
 8007748:	7dbb      	ldrb	r3, [r7, #22]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d101      	bne.n	8007752 <HAL_RCCEx_PeriphCLKConfig+0xd5a>
  {
    return HAL_OK;
 800774e:	2300      	movs	r3, #0
 8007750:	e000      	b.n	8007754 <HAL_RCCEx_PeriphCLKConfig+0xd5c>
  }
  return HAL_ERROR;
 8007752:	2301      	movs	r3, #1
}
 8007754:	4618      	mov	r0, r3
 8007756:	3718      	adds	r7, #24
 8007758:	46bd      	mov	sp, r7
 800775a:	bd80      	pop	{r7, pc}
 800775c:	58024400 	.word	0x58024400

08007760 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b090      	sub	sp, #64	; 0x40
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800776e:	d150      	bne.n	8007812 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8007770:	4ba1      	ldr	r3, [pc, #644]	; (80079f8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007772:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007774:	f003 0307 	and.w	r3, r3, #7
 8007778:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800777a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800777c:	2b04      	cmp	r3, #4
 800777e:	d844      	bhi.n	800780a <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
 8007780:	a201      	add	r2, pc, #4	; (adr r2, 8007788 <HAL_RCCEx_GetPeriphCLKFreq+0x28>)
 8007782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007786:	bf00      	nop
 8007788:	0800779d 	.word	0x0800779d
 800778c:	080077ad 	.word	0x080077ad
 8007790:	080077bd 	.word	0x080077bd
 8007794:	08007805 	.word	0x08007805
 8007798:	080077cd 	.word	0x080077cd
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800779c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80077a0:	4618      	mov	r0, r3
 80077a2:	f000 fcb1 	bl	8008108 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80077a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077a8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80077aa:	e1ef      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80077ac:	f107 0318 	add.w	r3, r7, #24
 80077b0:	4618      	mov	r0, r3
 80077b2:	f000 fa11 	bl	8007bd8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80077b6:	69bb      	ldr	r3, [r7, #24]
 80077b8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80077ba:	e1e7      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80077bc:	f107 030c 	add.w	r3, r7, #12
 80077c0:	4618      	mov	r0, r3
 80077c2:	f000 fb55 	bl	8007e70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80077ca:	e1df      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80077cc:	4b8a      	ldr	r3, [pc, #552]	; (80079f8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80077ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80077d0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80077d4:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 80077d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d102      	bne.n	80077e2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 80077dc:	4b87      	ldr	r3, [pc, #540]	; (80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80077de:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 80077e0:	e1d4      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 80077e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077e4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80077e8:	d102      	bne.n	80077f0 <HAL_RCCEx_GetPeriphCLKFreq+0x90>
            frequency = CSI_VALUE;
 80077ea:	4b85      	ldr	r3, [pc, #532]	; (8007a00 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80077ec:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80077ee:	e1cd      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 80077f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077f2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80077f6:	d102      	bne.n	80077fe <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
            frequency = HSE_VALUE;
 80077f8:	4b82      	ldr	r3, [pc, #520]	; (8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80077fa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80077fc:	e1c6      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
            frequency = 0;
 80077fe:	2300      	movs	r3, #0
 8007800:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007802:	e1c3      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8007804:	4b80      	ldr	r3, [pc, #512]	; (8007a08 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8007806:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007808:	e1c0      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      default :
        {
          frequency = 0;
 800780a:	2300      	movs	r3, #0
 800780c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800780e:	bf00      	nop
 8007810:	e1bc      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
    }
#endif /* SAI3 */

#if  defined(RCC_CDCCIP1R_SAI2ASEL)

    else if (PeriphClk == RCC_PERIPHCLK_SAI2A)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007818:	d14f      	bne.n	80078ba <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
    {
      saiclocksource= __HAL_RCC_GET_SAI2A_SOURCE();
 800781a:	4b77      	ldr	r3, [pc, #476]	; (80079f8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800781c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800781e:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8007822:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8007824:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007826:	2b80      	cmp	r3, #128	; 0x80
 8007828:	d01c      	beq.n	8007864 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 800782a:	2b80      	cmp	r3, #128	; 0x80
 800782c:	d804      	bhi.n	8007838 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 800782e:	2b00      	cmp	r3, #0
 8007830:	d008      	beq.n	8007844 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
 8007832:	2b40      	cmp	r3, #64	; 0x40
 8007834:	d00e      	beq.n	8007854 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8007836:	e03c      	b.n	80078b2 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
 8007838:	2bc0      	cmp	r3, #192	; 0xc0
 800783a:	d037      	beq.n	80078ac <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
 800783c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007840:	d018      	beq.n	8007874 <HAL_RCCEx_GetPeriphCLKFreq+0x114>
 8007842:	e036      	b.n	80078b2 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
      {
      case 0: /* PLL1 is the clock source for SAI2A */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007844:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007848:	4618      	mov	r0, r3
 800784a:	f000 fc5d 	bl	8008108 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800784e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007850:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007852:	e19b      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      case RCC_SAI2ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2A */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007854:	f107 0318 	add.w	r3, r7, #24
 8007858:	4618      	mov	r0, r3
 800785a:	f000 f9bd 	bl	8007bd8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800785e:	69bb      	ldr	r3, [r7, #24]
 8007860:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007862:	e193      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      case RCC_SAI2ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2A  */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007864:	f107 030c 	add.w	r3, r7, #12
 8007868:	4618      	mov	r0, r3
 800786a:	f000 fb01 	bl	8007e70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007872:	e18b      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      case RCC_SAI2ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI2A  */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8007874:	4b60      	ldr	r3, [pc, #384]	; (80079f8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007876:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007878:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800787c:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 800787e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007880:	2b00      	cmp	r3, #0
 8007882:	d102      	bne.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 8007884:	4b5d      	ldr	r3, [pc, #372]	; (80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8007886:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 8007888:	e180      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 800788a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800788c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007890:	d102      	bne.n	8007898 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
            frequency = CSI_VALUE;
 8007892:	4b5b      	ldr	r3, [pc, #364]	; (8007a00 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8007894:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007896:	e179      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 8007898:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800789a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800789e:	d102      	bne.n	80078a6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
            frequency = HSE_VALUE;
 80078a0:	4b58      	ldr	r3, [pc, #352]	; (8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80078a2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80078a4:	e172      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
            frequency = 0;
 80078a6:	2300      	movs	r3, #0
 80078a8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80078aa:	e16f      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      case (RCC_SAI2ACLKSOURCE_PIN): /* External clock is the clock source for SAI2A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80078ac:	4b56      	ldr	r3, [pc, #344]	; (8007a08 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 80078ae:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80078b0:	e16c      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      default :
        {
          frequency = 0;
 80078b2:	2300      	movs	r3, #0
 80078b4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80078b6:	bf00      	nop
 80078b8:	e168      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>

    }
#endif

#if  defined(RCC_CDCCIP1R_SAI2BSEL_0)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2B)
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078c0:	d153      	bne.n	800796a <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
    {

      saiclocksource= __HAL_RCC_GET_SAI2B_SOURCE();
 80078c2:	4b4d      	ldr	r3, [pc, #308]	; (80079f8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80078c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078c6:	f403 6360 	and.w	r3, r3, #3584	; 0xe00
 80078ca:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 80078cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078d2:	d01f      	beq.n	8007914 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>
 80078d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078d8:	d805      	bhi.n	80078e6 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d00a      	beq.n	80078f4 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
 80078de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80078e2:	d00f      	beq.n	8007904 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 80078e4:	e03d      	b.n	8007962 <HAL_RCCEx_GetPeriphCLKFreq+0x202>
 80078e6:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80078ea:	d037      	beq.n	800795c <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
 80078ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80078f0:	d018      	beq.n	8007924 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>
 80078f2:	e036      	b.n	8007962 <HAL_RCCEx_GetPeriphCLKFreq+0x202>
      {
      case 0: /* PLL1 is the clock source for SAI2B */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80078f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80078f8:	4618      	mov	r0, r3
 80078fa:	f000 fc05 	bl	8008108 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80078fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007900:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007902:	e143      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      case RCC_SAI2BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2B */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007904:	f107 0318 	add.w	r3, r7, #24
 8007908:	4618      	mov	r0, r3
 800790a:	f000 f965 	bl	8007bd8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800790e:	69bb      	ldr	r3, [r7, #24]
 8007910:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007912:	e13b      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      case RCC_SAI2BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2B */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007914:	f107 030c 	add.w	r3, r7, #12
 8007918:	4618      	mov	r0, r3
 800791a:	f000 faa9 	bl	8007e70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007922:	e133      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      case RCC_SAI2BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI2B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8007924:	4b34      	ldr	r3, [pc, #208]	; (80079f8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007926:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007928:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800792c:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 800792e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007930:	2b00      	cmp	r3, #0
 8007932:	d102      	bne.n	800793a <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 8007934:	4b31      	ldr	r3, [pc, #196]	; (80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8007936:	63fb      	str	r3, [r7, #60]	; 0x3c
          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }
          break;
 8007938:	e128      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 800793a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800793c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007940:	d102      	bne.n	8007948 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
            frequency = CSI_VALUE;
 8007942:	4b2f      	ldr	r3, [pc, #188]	; (8007a00 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8007944:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007946:	e121      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 8007948:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800794a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800794e:	d102      	bne.n	8007956 <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
            frequency = HSE_VALUE;
 8007950:	4b2c      	ldr	r3, [pc, #176]	; (8007a04 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8007952:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007954:	e11a      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
            frequency = 0;
 8007956:	2300      	movs	r3, #0
 8007958:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800795a:	e117      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      case (RCC_SAI2BCLKSOURCE_PIN): /* External clock is the clock source for SAI2B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800795c:	4b2a      	ldr	r3, [pc, #168]	; (8007a08 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 800795e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007960:	e114      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      default :
        {
          frequency = 0;
 8007962:	2300      	movs	r3, #0
 8007964:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007966:	bf00      	nop
 8007968:	e110      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
          break;
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007970:	d15d      	bne.n	8007a2e <HAL_RCCEx_GetPeriphCLKFreq+0x2ce>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8007972:	4b21      	ldr	r3, [pc, #132]	; (80079f8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007974:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007976:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800797a:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800797c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800797e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007982:	d01f      	beq.n	80079c4 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 8007984:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007988:	d805      	bhi.n	8007996 <HAL_RCCEx_GetPeriphCLKFreq+0x236>
 800798a:	2b00      	cmp	r3, #0
 800798c:	d00a      	beq.n	80079a4 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 800798e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007992:	d00f      	beq.n	80079b4 <HAL_RCCEx_GetPeriphCLKFreq+0x254>
 8007994:	e047      	b.n	8007a26 <HAL_RCCEx_GetPeriphCLKFreq+0x2c6>
 8007996:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800799a:	d041      	beq.n	8007a20 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>
 800799c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80079a0:	d018      	beq.n	80079d4 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
 80079a2:	e040      	b.n	8007a26 <HAL_RCCEx_GetPeriphCLKFreq+0x2c6>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for I2S */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80079a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80079a8:	4618      	mov	r0, r3
 80079aa:	f000 fbad 	bl	8008108 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80079ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079b0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80079b2:	e0eb      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for I2S */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80079b4:	f107 0318 	add.w	r3, r7, #24
 80079b8:	4618      	mov	r0, r3
 80079ba:	f000 f90d 	bl	8007bd8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80079be:	69bb      	ldr	r3, [r7, #24]
 80079c0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80079c2:	e0e3      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for I2S */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80079c4:	f107 030c 	add.w	r3, r7, #12
 80079c8:	4618      	mov	r0, r3
 80079ca:	f000 fa51 	bl	8007e70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80079d2:	e0db      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for I2S */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80079d4:	4b08      	ldr	r3, [pc, #32]	; (80079f8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80079d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079d8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80079dc:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 80079de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d102      	bne.n	80079ea <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 80079e4:	4b05      	ldr	r3, [pc, #20]	; (80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80079e6:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 80079e8:	e0d0      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 80079ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079ec:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80079f0:	d10c      	bne.n	8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x2ac>
            frequency = CSI_VALUE;
 80079f2:	4b03      	ldr	r3, [pc, #12]	; (8007a00 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80079f4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80079f6:	e0c9      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
 80079f8:	58024400 	.word	0x58024400
 80079fc:	03d09000 	.word	0x03d09000
 8007a00:	003d0900 	.word	0x003d0900
 8007a04:	007a1200 	.word	0x007a1200
 8007a08:	00bb8000 	.word	0x00bb8000
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 8007a0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a0e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007a12:	d102      	bne.n	8007a1a <HAL_RCCEx_GetPeriphCLKFreq+0x2ba>
            frequency = HSE_VALUE;
 8007a14:	4b60      	ldr	r3, [pc, #384]	; (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8007a16:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007a18:	e0b8      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
            frequency = 0;
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007a1e:	e0b5      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8007a20:	4b5e      	ldr	r3, [pc, #376]	; (8007b9c <HAL_RCCEx_GetPeriphCLKFreq+0x43c>)
 8007a22:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007a24:	e0b2      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      default :
        {
          frequency = 0;
 8007a26:	2300      	movs	r3, #0
 8007a28:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007a2a:	bf00      	nop
 8007a2c:	e0ae      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007a34:	d13d      	bne.n	8007ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x352>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8007a36:	4b5a      	ldr	r3, [pc, #360]	; (8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x440>)
 8007a38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a3a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007a3e:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8007a40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a46:	d00c      	beq.n	8007a62 <HAL_RCCEx_GetPeriphCLKFreq+0x302>
 8007a48:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007a4c:	d011      	beq.n	8007a72 <HAL_RCCEx_GetPeriphCLKFreq+0x312>
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d12b      	bne.n	8007aaa <HAL_RCCEx_GetPeriphCLKFreq+0x34a>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007a52:	f107 0318 	add.w	r3, r7, #24
 8007a56:	4618      	mov	r0, r3
 8007a58:	f000 f8be 	bl	8007bd8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007a5c:	69bb      	ldr	r3, [r7, #24]
 8007a5e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007a60:	e094      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007a62:	f107 030c 	add.w	r3, r7, #12
 8007a66:	4618      	mov	r0, r3
 8007a68:	f000 fa02 	bl	8007e70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007a6c:	697b      	ldr	r3, [r7, #20]
 8007a6e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007a70:	e08c      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8007a72:	4b4b      	ldr	r3, [pc, #300]	; (8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x440>)
 8007a74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a76:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007a7a:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 8007a7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d102      	bne.n	8007a88 <HAL_RCCEx_GetPeriphCLKFreq+0x328>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 8007a82:	4b48      	ldr	r3, [pc, #288]	; (8007ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x444>)
 8007a84:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 8007a86:	e081      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 8007a88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a8a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007a8e:	d102      	bne.n	8007a96 <HAL_RCCEx_GetPeriphCLKFreq+0x336>
            frequency = CSI_VALUE;
 8007a90:	4b45      	ldr	r3, [pc, #276]	; (8007ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x448>)
 8007a92:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007a94:	e07a      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 8007a96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a98:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007a9c:	d102      	bne.n	8007aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
            frequency = HSE_VALUE;
 8007a9e:	4b3e      	ldr	r3, [pc, #248]	; (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8007aa0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007aa2:	e073      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
            frequency = 0;
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007aa8:	e070      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      default :
        {
          frequency = 0;
 8007aaa:	2300      	movs	r3, #0
 8007aac:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007aae:	bf00      	nop
 8007ab0:	e06c      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ab8:	d11f      	bne.n	8007afa <HAL_RCCEx_GetPeriphCLKFreq+0x39a>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 8007aba:	4b39      	ldr	r3, [pc, #228]	; (8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x440>)
 8007abc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007abe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007ac2:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8007ac4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d003      	beq.n	8007ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8007aca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ace:	d008      	beq.n	8007ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x382>
 8007ad0:	e00f      	b.n	8007af2 <HAL_RCCEx_GetPeriphCLKFreq+0x392>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007ad2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	f000 fb16 	bl	8008108 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007adc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ade:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007ae0:	e054      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007ae2:	f107 0318 	add.w	r3, r7, #24
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	f000 f876 	bl	8007bd8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007aec:	6a3b      	ldr	r3, [r7, #32]
 8007aee:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007af0:	e04c      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }

      default :
        {
          frequency = 0;
 8007af2:	2300      	movs	r3, #0
 8007af4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007af6:	bf00      	nop
 8007af8:	e048      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007b00:	d142      	bne.n	8007b88 <HAL_RCCEx_GetPeriphCLKFreq+0x428>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8007b02:	4b27      	ldr	r3, [pc, #156]	; (8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x440>)
 8007b04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b06:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8007b0a:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8007b0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b0e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007b12:	d029      	beq.n	8007b68 <HAL_RCCEx_GetPeriphCLKFreq+0x408>
 8007b14:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007b18:	d808      	bhi.n	8007b2c <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
 8007b1a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007b1e:	d013      	beq.n	8007b48 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8007b20:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007b24:	d018      	beq.n	8007b58 <HAL_RCCEx_GetPeriphCLKFreq+0x3f8>
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d00a      	beq.n	8007b40 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
 8007b2a:	e029      	b.n	8007b80 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
 8007b2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007b30:	d020      	beq.n	8007b74 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
 8007b32:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8007b36:	d020      	beq.n	8007b7a <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
 8007b38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b3c:	d017      	beq.n	8007b6e <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
 8007b3e:	e01f      	b.n	8007b80 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8007b40:	f000 f834 	bl	8007bac <HAL_RCCEx_GetD3PCLK1Freq>
 8007b44:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 8007b46:	e021      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b48:	f107 0318 	add.w	r3, r7, #24
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	f000 f843 	bl	8007bd8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007b52:	69fb      	ldr	r3, [r7, #28]
 8007b54:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007b56:	e019      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007b58:	f107 030c 	add.w	r3, r7, #12
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	f000 f987 	bl	8007e70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007b62:	693b      	ldr	r3, [r7, #16]
 8007b64:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007b66:	e011      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
          frequency = HSI_VALUE;
 8007b68:	4b0e      	ldr	r3, [pc, #56]	; (8007ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x444>)
 8007b6a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007b6c:	e00e      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
          frequency = CSI_VALUE;
 8007b6e:	4b0e      	ldr	r3, [pc, #56]	; (8007ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x448>)
 8007b70:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007b72:	e00b      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
          frequency = HSE_VALUE;
 8007b74:	4b08      	ldr	r3, [pc, #32]	; (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8007b76:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007b78:	e008      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
#if defined(RCC_SPI6CLKSOURCE_PIN)
      case RCC_SPI6CLKSOURCE_PIN: /* External clock is the clock source for SPI6 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8007b7a:	4b08      	ldr	r3, [pc, #32]	; (8007b9c <HAL_RCCEx_GetPeriphCLKFreq+0x43c>)
 8007b7c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007b7e:	e005      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 8007b80:	2300      	movs	r3, #0
 8007b82:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007b84:	bf00      	nop
 8007b86:	e001      	b.n	8007b8c <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        }
      }
    }
  else
    {
      frequency = 0;
 8007b88:	2300      	movs	r3, #0
 8007b8a:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 8007b8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8007b8e:	4618      	mov	r0, r3
 8007b90:	3740      	adds	r7, #64	; 0x40
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bd80      	pop	{r7, pc}
 8007b96:	bf00      	nop
 8007b98:	007a1200 	.word	0x007a1200
 8007b9c:	00bb8000 	.word	0x00bb8000
 8007ba0:	58024400 	.word	0x58024400
 8007ba4:	03d09000 	.word	0x03d09000
 8007ba8:	003d0900 	.word	0x003d0900

08007bac <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 8007bb0:	f7fe fec6 	bl	8006940 <HAL_RCC_GetHCLKFreq>
 8007bb4:	4601      	mov	r1, r0
 8007bb6:	4b06      	ldr	r3, [pc, #24]	; (8007bd0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007bb8:	6a1b      	ldr	r3, [r3, #32]
 8007bba:	091b      	lsrs	r3, r3, #4
 8007bbc:	f003 0307 	and.w	r3, r3, #7
 8007bc0:	4a04      	ldr	r2, [pc, #16]	; (8007bd4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007bc2:	5cd3      	ldrb	r3, [r2, r3]
 8007bc4:	f003 031f 	and.w	r3, r3, #31
 8007bc8:	fa21 f303 	lsr.w	r3, r1, r3
#endif
}
 8007bcc:	4618      	mov	r0, r3
 8007bce:	bd80      	pop	{r7, pc}
 8007bd0:	58024400 	.word	0x58024400
 8007bd4:	0800b0d4 	.word	0x0800b0d4

08007bd8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8007bd8:	b480      	push	{r7}
 8007bda:	b089      	sub	sp, #36	; 0x24
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007be0:	4b9d      	ldr	r3, [pc, #628]	; (8007e58 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007be2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007be4:	f003 0303 	and.w	r3, r3, #3
 8007be8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8007bea:	4b9b      	ldr	r3, [pc, #620]	; (8007e58 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007bec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bee:	0b1b      	lsrs	r3, r3, #12
 8007bf0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007bf4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007bf6:	4b98      	ldr	r3, [pc, #608]	; (8007e58 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007bf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bfa:	091b      	lsrs	r3, r3, #4
 8007bfc:	f003 0301 	and.w	r3, r3, #1
 8007c00:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8007c02:	4b95      	ldr	r3, [pc, #596]	; (8007e58 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007c04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c06:	08db      	lsrs	r3, r3, #3
 8007c08:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007c0c:	693a      	ldr	r2, [r7, #16]
 8007c0e:	fb02 f303 	mul.w	r3, r2, r3
 8007c12:	ee07 3a90 	vmov	s15, r3
 8007c16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c1a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007c1e:	697b      	ldr	r3, [r7, #20]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	f000 810a 	beq.w	8007e3a <HAL_RCCEx_GetPLL2ClockFreq+0x262>
  {
    switch (pllsource)
 8007c26:	69bb      	ldr	r3, [r7, #24]
 8007c28:	2b01      	cmp	r3, #1
 8007c2a:	d05a      	beq.n	8007ce2 <HAL_RCCEx_GetPLL2ClockFreq+0x10a>
 8007c2c:	2b01      	cmp	r3, #1
 8007c2e:	d302      	bcc.n	8007c36 <HAL_RCCEx_GetPLL2ClockFreq+0x5e>
 8007c30:	2b02      	cmp	r3, #2
 8007c32:	d078      	beq.n	8007d26 <HAL_RCCEx_GetPLL2ClockFreq+0x14e>
 8007c34:	e099      	b.n	8007d6a <HAL_RCCEx_GetPLL2ClockFreq+0x192>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007c36:	4b88      	ldr	r3, [pc, #544]	; (8007e58 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f003 0320 	and.w	r3, r3, #32
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d02d      	beq.n	8007c9e <HAL_RCCEx_GetPLL2ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007c42:	4b85      	ldr	r3, [pc, #532]	; (8007e58 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	08db      	lsrs	r3, r3, #3
 8007c48:	f003 0303 	and.w	r3, r3, #3
 8007c4c:	4a83      	ldr	r2, [pc, #524]	; (8007e5c <HAL_RCCEx_GetPLL2ClockFreq+0x284>)
 8007c4e:	fa22 f303 	lsr.w	r3, r2, r3
 8007c52:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	ee07 3a90 	vmov	s15, r3
 8007c5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	ee07 3a90 	vmov	s15, r3
 8007c64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c68:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c6c:	4b7a      	ldr	r3, [pc, #488]	; (8007e58 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007c6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c74:	ee07 3a90 	vmov	s15, r3
 8007c78:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c7c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c80:	eddf 5a77 	vldr	s11, [pc, #476]	; 8007e60 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8007c84:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c88:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c8c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007c90:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c98:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007c9c:	e087      	b.n	8007dae <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007c9e:	697b      	ldr	r3, [r7, #20]
 8007ca0:	ee07 3a90 	vmov	s15, r3
 8007ca4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ca8:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8007e64 <HAL_RCCEx_GetPLL2ClockFreq+0x28c>
 8007cac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007cb0:	4b69      	ldr	r3, [pc, #420]	; (8007e58 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007cb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cb8:	ee07 3a90 	vmov	s15, r3
 8007cbc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cc0:	ed97 6a03 	vldr	s12, [r7, #12]
 8007cc4:	eddf 5a66 	vldr	s11, [pc, #408]	; 8007e60 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8007cc8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ccc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007cd0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007cd4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007cd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007cdc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007ce0:	e065      	b.n	8007dae <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007ce2:	697b      	ldr	r3, [r7, #20]
 8007ce4:	ee07 3a90 	vmov	s15, r3
 8007ce8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cec:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8007e68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8007cf0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007cf4:	4b58      	ldr	r3, [pc, #352]	; (8007e58 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007cf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cf8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cfc:	ee07 3a90 	vmov	s15, r3
 8007d00:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d04:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d08:	eddf 5a55 	vldr	s11, [pc, #340]	; 8007e60 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8007d0c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d10:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d14:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007d18:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d20:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007d24:	e043      	b.n	8007dae <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007d26:	697b      	ldr	r3, [r7, #20]
 8007d28:	ee07 3a90 	vmov	s15, r3
 8007d2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d30:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8007e6c <HAL_RCCEx_GetPLL2ClockFreq+0x294>
 8007d34:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d38:	4b47      	ldr	r3, [pc, #284]	; (8007e58 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007d3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d40:	ee07 3a90 	vmov	s15, r3
 8007d44:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d48:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d4c:	eddf 5a44 	vldr	s11, [pc, #272]	; 8007e60 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8007d50:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d54:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d58:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007d5c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d64:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007d68:	e021      	b.n	8007dae <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007d6a:	697b      	ldr	r3, [r7, #20]
 8007d6c:	ee07 3a90 	vmov	s15, r3
 8007d70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d74:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8007e68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8007d78:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d7c:	4b36      	ldr	r3, [pc, #216]	; (8007e58 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007d7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d84:	ee07 3a90 	vmov	s15, r3
 8007d88:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d8c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d90:	eddf 5a33 	vldr	s11, [pc, #204]	; 8007e60 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8007d94:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d98:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d9c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007da0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007da4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007da8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007dac:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8007dae:	4b2a      	ldr	r3, [pc, #168]	; (8007e58 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007db0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007db2:	0a5b      	lsrs	r3, r3, #9
 8007db4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007db8:	ee07 3a90 	vmov	s15, r3
 8007dbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dc0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007dc4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007dc8:	edd7 6a07 	vldr	s13, [r7, #28]
 8007dcc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007dd0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007dd4:	ee17 2a90 	vmov	r2, s15
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8007ddc:	4b1e      	ldr	r3, [pc, #120]	; (8007e58 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007dde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007de0:	0c1b      	lsrs	r3, r3, #16
 8007de2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007de6:	ee07 3a90 	vmov	s15, r3
 8007dea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dee:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007df2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007df6:	edd7 6a07 	vldr	s13, [r7, #28]
 8007dfa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007dfe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007e02:	ee17 2a90 	vmov	r2, s15
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8007e0a:	4b13      	ldr	r3, [pc, #76]	; (8007e58 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007e0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e0e:	0e1b      	lsrs	r3, r3, #24
 8007e10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e14:	ee07 3a90 	vmov	s15, r3
 8007e18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e1c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007e20:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007e24:	edd7 6a07 	vldr	s13, [r7, #28]
 8007e28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007e30:	ee17 2a90 	vmov	r2, s15
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007e38:	e008      	b.n	8007e4c <HAL_RCCEx_GetPLL2ClockFreq+0x274>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2200      	movs	r2, #0
 8007e44:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	2200      	movs	r2, #0
 8007e4a:	609a      	str	r2, [r3, #8]
}
 8007e4c:	bf00      	nop
 8007e4e:	3724      	adds	r7, #36	; 0x24
 8007e50:	46bd      	mov	sp, r7
 8007e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e56:	4770      	bx	lr
 8007e58:	58024400 	.word	0x58024400
 8007e5c:	03d09000 	.word	0x03d09000
 8007e60:	46000000 	.word	0x46000000
 8007e64:	4c742400 	.word	0x4c742400
 8007e68:	4a742400 	.word	0x4a742400
 8007e6c:	4af42400 	.word	0x4af42400

08007e70 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8007e70:	b480      	push	{r7}
 8007e72:	b089      	sub	sp, #36	; 0x24
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007e78:	4b9d      	ldr	r3, [pc, #628]	; (80080f0 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007e7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e7c:	f003 0303 	and.w	r3, r3, #3
 8007e80:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8007e82:	4b9b      	ldr	r3, [pc, #620]	; (80080f0 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007e84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e86:	0d1b      	lsrs	r3, r3, #20
 8007e88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007e8c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007e8e:	4b98      	ldr	r3, [pc, #608]	; (80080f0 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007e90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e92:	0a1b      	lsrs	r3, r3, #8
 8007e94:	f003 0301 	and.w	r3, r3, #1
 8007e98:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8007e9a:	4b95      	ldr	r3, [pc, #596]	; (80080f0 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007e9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e9e:	08db      	lsrs	r3, r3, #3
 8007ea0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007ea4:	693a      	ldr	r2, [r7, #16]
 8007ea6:	fb02 f303 	mul.w	r3, r2, r3
 8007eaa:	ee07 3a90 	vmov	s15, r3
 8007eae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007eb2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007eb6:	697b      	ldr	r3, [r7, #20]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	f000 810a 	beq.w	80080d2 <HAL_RCCEx_GetPLL3ClockFreq+0x262>
  {
    switch (pllsource)
 8007ebe:	69bb      	ldr	r3, [r7, #24]
 8007ec0:	2b01      	cmp	r3, #1
 8007ec2:	d05a      	beq.n	8007f7a <HAL_RCCEx_GetPLL3ClockFreq+0x10a>
 8007ec4:	2b01      	cmp	r3, #1
 8007ec6:	d302      	bcc.n	8007ece <HAL_RCCEx_GetPLL3ClockFreq+0x5e>
 8007ec8:	2b02      	cmp	r3, #2
 8007eca:	d078      	beq.n	8007fbe <HAL_RCCEx_GetPLL3ClockFreq+0x14e>
 8007ecc:	e099      	b.n	8008002 <HAL_RCCEx_GetPLL3ClockFreq+0x192>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007ece:	4b88      	ldr	r3, [pc, #544]	; (80080f0 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f003 0320 	and.w	r3, r3, #32
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d02d      	beq.n	8007f36 <HAL_RCCEx_GetPLL3ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007eda:	4b85      	ldr	r3, [pc, #532]	; (80080f0 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	08db      	lsrs	r3, r3, #3
 8007ee0:	f003 0303 	and.w	r3, r3, #3
 8007ee4:	4a83      	ldr	r2, [pc, #524]	; (80080f4 <HAL_RCCEx_GetPLL3ClockFreq+0x284>)
 8007ee6:	fa22 f303 	lsr.w	r3, r2, r3
 8007eea:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	ee07 3a90 	vmov	s15, r3
 8007ef2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ef6:	697b      	ldr	r3, [r7, #20]
 8007ef8:	ee07 3a90 	vmov	s15, r3
 8007efc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f00:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f04:	4b7a      	ldr	r3, [pc, #488]	; (80080f0 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f0c:	ee07 3a90 	vmov	s15, r3
 8007f10:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f14:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f18:	eddf 5a77 	vldr	s11, [pc, #476]	; 80080f8 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8007f1c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f20:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f24:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007f28:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f30:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007f34:	e087      	b.n	8008046 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007f36:	697b      	ldr	r3, [r7, #20]
 8007f38:	ee07 3a90 	vmov	s15, r3
 8007f3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f40:	eddf 6a6e 	vldr	s13, [pc, #440]	; 80080fc <HAL_RCCEx_GetPLL3ClockFreq+0x28c>
 8007f44:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f48:	4b69      	ldr	r3, [pc, #420]	; (80080f0 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f50:	ee07 3a90 	vmov	s15, r3
 8007f54:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f58:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f5c:	eddf 5a66 	vldr	s11, [pc, #408]	; 80080f8 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8007f60:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f64:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f68:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007f6c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f74:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007f78:	e065      	b.n	8008046 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007f7a:	697b      	ldr	r3, [r7, #20]
 8007f7c:	ee07 3a90 	vmov	s15, r3
 8007f80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f84:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8008100 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8007f88:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f8c:	4b58      	ldr	r3, [pc, #352]	; (80080f0 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f94:	ee07 3a90 	vmov	s15, r3
 8007f98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f9c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007fa0:	eddf 5a55 	vldr	s11, [pc, #340]	; 80080f8 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8007fa4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007fa8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007fac:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007fb0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007fb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007fb8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007fbc:	e043      	b.n	8008046 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007fbe:	697b      	ldr	r3, [r7, #20]
 8007fc0:	ee07 3a90 	vmov	s15, r3
 8007fc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fc8:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8008104 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
 8007fcc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007fd0:	4b47      	ldr	r3, [pc, #284]	; (80080f0 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fd8:	ee07 3a90 	vmov	s15, r3
 8007fdc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007fe0:	ed97 6a03 	vldr	s12, [r7, #12]
 8007fe4:	eddf 5a44 	vldr	s11, [pc, #272]	; 80080f8 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8007fe8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007fec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ff0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007ff4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ff8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ffc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008000:	e021      	b.n	8008046 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008002:	697b      	ldr	r3, [r7, #20]
 8008004:	ee07 3a90 	vmov	s15, r3
 8008008:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800800c:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8008100 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8008010:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008014:	4b36      	ldr	r3, [pc, #216]	; (80080f0 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8008016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008018:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800801c:	ee07 3a90 	vmov	s15, r3
 8008020:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008024:	ed97 6a03 	vldr	s12, [r7, #12]
 8008028:	eddf 5a33 	vldr	s11, [pc, #204]	; 80080f8 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 800802c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008030:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008034:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008038:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800803c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008040:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008044:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8008046:	4b2a      	ldr	r3, [pc, #168]	; (80080f0 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8008048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800804a:	0a5b      	lsrs	r3, r3, #9
 800804c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008050:	ee07 3a90 	vmov	s15, r3
 8008054:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008058:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800805c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008060:	edd7 6a07 	vldr	s13, [r7, #28]
 8008064:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008068:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800806c:	ee17 2a90 	vmov	r2, s15
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8008074:	4b1e      	ldr	r3, [pc, #120]	; (80080f0 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8008076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008078:	0c1b      	lsrs	r3, r3, #16
 800807a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800807e:	ee07 3a90 	vmov	s15, r3
 8008082:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008086:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800808a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800808e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008092:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008096:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800809a:	ee17 2a90 	vmov	r2, s15
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80080a2:	4b13      	ldr	r3, [pc, #76]	; (80080f0 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80080a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080a6:	0e1b      	lsrs	r3, r3, #24
 80080a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80080ac:	ee07 3a90 	vmov	s15, r3
 80080b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080b4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80080b8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80080bc:	edd7 6a07 	vldr	s13, [r7, #28]
 80080c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80080c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80080c8:	ee17 2a90 	vmov	r2, s15
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80080d0:	e008      	b.n	80080e4 <HAL_RCCEx_GetPLL3ClockFreq+0x274>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2200      	movs	r2, #0
 80080d6:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2200      	movs	r2, #0
 80080dc:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2200      	movs	r2, #0
 80080e2:	609a      	str	r2, [r3, #8]
}
 80080e4:	bf00      	nop
 80080e6:	3724      	adds	r7, #36	; 0x24
 80080e8:	46bd      	mov	sp, r7
 80080ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ee:	4770      	bx	lr
 80080f0:	58024400 	.word	0x58024400
 80080f4:	03d09000 	.word	0x03d09000
 80080f8:	46000000 	.word	0x46000000
 80080fc:	4c742400 	.word	0x4c742400
 8008100:	4a742400 	.word	0x4a742400
 8008104:	4af42400 	.word	0x4af42400

08008108 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 8008108:	b480      	push	{r7}
 800810a:	b089      	sub	sp, #36	; 0x24
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008110:	4b9d      	ldr	r3, [pc, #628]	; (8008388 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8008112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008114:	f003 0303 	and.w	r3, r3, #3
 8008118:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 800811a:	4b9b      	ldr	r3, [pc, #620]	; (8008388 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 800811c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800811e:	091b      	lsrs	r3, r3, #4
 8008120:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008124:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8008126:	4b98      	ldr	r3, [pc, #608]	; (8008388 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8008128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800812a:	f003 0301 	and.w	r3, r3, #1
 800812e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8008130:	4b95      	ldr	r3, [pc, #596]	; (8008388 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8008132:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008134:	08db      	lsrs	r3, r3, #3
 8008136:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800813a:	693a      	ldr	r2, [r7, #16]
 800813c:	fb02 f303 	mul.w	r3, r2, r3
 8008140:	ee07 3a90 	vmov	s15, r3
 8008144:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008148:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800814c:	697b      	ldr	r3, [r7, #20]
 800814e:	2b00      	cmp	r3, #0
 8008150:	f000 810a 	beq.w	8008368 <HAL_RCCEx_GetPLL1ClockFreq+0x260>
  {
    switch (pllsource)
 8008154:	69bb      	ldr	r3, [r7, #24]
 8008156:	2b01      	cmp	r3, #1
 8008158:	d05a      	beq.n	8008210 <HAL_RCCEx_GetPLL1ClockFreq+0x108>
 800815a:	2b01      	cmp	r3, #1
 800815c:	d302      	bcc.n	8008164 <HAL_RCCEx_GetPLL1ClockFreq+0x5c>
 800815e:	2b02      	cmp	r3, #2
 8008160:	d078      	beq.n	8008254 <HAL_RCCEx_GetPLL1ClockFreq+0x14c>
 8008162:	e099      	b.n	8008298 <HAL_RCCEx_GetPLL1ClockFreq+0x190>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008164:	4b88      	ldr	r3, [pc, #544]	; (8008388 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	f003 0320 	and.w	r3, r3, #32
 800816c:	2b00      	cmp	r3, #0
 800816e:	d02d      	beq.n	80081cc <HAL_RCCEx_GetPLL1ClockFreq+0xc4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008170:	4b85      	ldr	r3, [pc, #532]	; (8008388 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	08db      	lsrs	r3, r3, #3
 8008176:	f003 0303 	and.w	r3, r3, #3
 800817a:	4a84      	ldr	r2, [pc, #528]	; (800838c <HAL_RCCEx_GetPLL1ClockFreq+0x284>)
 800817c:	fa22 f303 	lsr.w	r3, r2, r3
 8008180:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	ee07 3a90 	vmov	s15, r3
 8008188:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800818c:	697b      	ldr	r3, [r7, #20]
 800818e:	ee07 3a90 	vmov	s15, r3
 8008192:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008196:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800819a:	4b7b      	ldr	r3, [pc, #492]	; (8008388 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 800819c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800819e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081a2:	ee07 3a90 	vmov	s15, r3
 80081a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80081aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80081ae:	eddf 5a78 	vldr	s11, [pc, #480]	; 8008390 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 80081b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80081b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80081ba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80081be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80081c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80081c6:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80081ca:	e087      	b.n	80082dc <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80081cc:	697b      	ldr	r3, [r7, #20]
 80081ce:	ee07 3a90 	vmov	s15, r3
 80081d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081d6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8008394 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>
 80081da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80081de:	4b6a      	ldr	r3, [pc, #424]	; (8008388 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 80081e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081e6:	ee07 3a90 	vmov	s15, r3
 80081ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80081ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80081f2:	eddf 5a67 	vldr	s11, [pc, #412]	; 8008390 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 80081f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80081fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80081fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008202:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008206:	ee67 7a27 	vmul.f32	s15, s14, s15
 800820a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800820e:	e065      	b.n	80082dc <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008210:	697b      	ldr	r3, [r7, #20]
 8008212:	ee07 3a90 	vmov	s15, r3
 8008216:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800821a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8008398 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
 800821e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008222:	4b59      	ldr	r3, [pc, #356]	; (8008388 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8008224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008226:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800822a:	ee07 3a90 	vmov	s15, r3
 800822e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008232:	ed97 6a03 	vldr	s12, [r7, #12]
 8008236:	eddf 5a56 	vldr	s11, [pc, #344]	; 8008390 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 800823a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800823e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008242:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008246:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800824a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800824e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008252:	e043      	b.n	80082dc <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008254:	697b      	ldr	r3, [r7, #20]
 8008256:	ee07 3a90 	vmov	s15, r3
 800825a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800825e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800839c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008262:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008266:	4b48      	ldr	r3, [pc, #288]	; (8008388 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8008268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800826a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800826e:	ee07 3a90 	vmov	s15, r3
 8008272:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008276:	ed97 6a03 	vldr	s12, [r7, #12]
 800827a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8008390 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 800827e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008282:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008286:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800828a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800828e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008292:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008296:	e021      	b.n	80082dc <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>

    default:
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008298:	697b      	ldr	r3, [r7, #20]
 800829a:	ee07 3a90 	vmov	s15, r3
 800829e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082a2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8008398 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
 80082a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80082aa:	4b37      	ldr	r3, [pc, #220]	; (8008388 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 80082ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082b2:	ee07 3a90 	vmov	s15, r3
 80082b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80082ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80082be:	eddf 5a34 	vldr	s11, [pc, #208]	; 8008390 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 80082c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80082c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80082ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80082ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80082d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80082d6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80082da:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 80082dc:	4b2a      	ldr	r3, [pc, #168]	; (8008388 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 80082de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082e0:	0a5b      	lsrs	r3, r3, #9
 80082e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80082e6:	ee07 3a90 	vmov	s15, r3
 80082ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082ee:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80082f2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80082f6:	edd7 6a07 	vldr	s13, [r7, #28]
 80082fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80082fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008302:	ee17 2a90 	vmov	r2, s15
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 800830a:	4b1f      	ldr	r3, [pc, #124]	; (8008388 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 800830c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800830e:	0c1b      	lsrs	r3, r3, #16
 8008310:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008314:	ee07 3a90 	vmov	s15, r3
 8008318:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800831c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008320:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008324:	edd7 6a07 	vldr	s13, [r7, #28]
 8008328:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800832c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008330:	ee17 2a90 	vmov	r2, s15
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8008338:	4b13      	ldr	r3, [pc, #76]	; (8008388 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 800833a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800833c:	0e1b      	lsrs	r3, r3, #24
 800833e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008342:	ee07 3a90 	vmov	s15, r3
 8008346:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800834a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800834e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008352:	edd7 6a07 	vldr	s13, [r7, #28]
 8008356:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800835a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800835e:	ee17 2a90 	vmov	r2, s15
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8008366:	e008      	b.n	800837a <HAL_RCCEx_GetPLL1ClockFreq+0x272>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	2200      	movs	r2, #0
 800836c:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2200      	movs	r2, #0
 8008372:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2200      	movs	r2, #0
 8008378:	609a      	str	r2, [r3, #8]
}
 800837a:	bf00      	nop
 800837c:	3724      	adds	r7, #36	; 0x24
 800837e:	46bd      	mov	sp, r7
 8008380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008384:	4770      	bx	lr
 8008386:	bf00      	nop
 8008388:	58024400 	.word	0x58024400
 800838c:	03d09000 	.word	0x03d09000
 8008390:	46000000 	.word	0x46000000
 8008394:	4c742400 	.word	0x4c742400
 8008398:	4a742400 	.word	0x4a742400
 800839c:	4af42400 	.word	0x4af42400

080083a0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b084      	sub	sp, #16
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
 80083a8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80083aa:	2300      	movs	r3, #0
 80083ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80083ae:	4b53      	ldr	r3, [pc, #332]	; (80084fc <RCCEx_PLL2_Config+0x15c>)
 80083b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083b2:	f003 0303 	and.w	r3, r3, #3
 80083b6:	2b03      	cmp	r3, #3
 80083b8:	d101      	bne.n	80083be <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80083ba:	2301      	movs	r3, #1
 80083bc:	e099      	b.n	80084f2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80083be:	4b4f      	ldr	r3, [pc, #316]	; (80084fc <RCCEx_PLL2_Config+0x15c>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	4a4e      	ldr	r2, [pc, #312]	; (80084fc <RCCEx_PLL2_Config+0x15c>)
 80083c4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80083c8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80083ca:	f7f9 fa79 	bl	80018c0 <HAL_GetTick>
 80083ce:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80083d0:	e008      	b.n	80083e4 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80083d2:	f7f9 fa75 	bl	80018c0 <HAL_GetTick>
 80083d6:	4602      	mov	r2, r0
 80083d8:	68bb      	ldr	r3, [r7, #8]
 80083da:	1ad3      	subs	r3, r2, r3
 80083dc:	2b02      	cmp	r3, #2
 80083de:	d901      	bls.n	80083e4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80083e0:	2303      	movs	r3, #3
 80083e2:	e086      	b.n	80084f2 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80083e4:	4b45      	ldr	r3, [pc, #276]	; (80084fc <RCCEx_PLL2_Config+0x15c>)
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d1f0      	bne.n	80083d2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80083f0:	4b42      	ldr	r3, [pc, #264]	; (80084fc <RCCEx_PLL2_Config+0x15c>)
 80083f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083f4:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	031b      	lsls	r3, r3, #12
 80083fe:	493f      	ldr	r1, [pc, #252]	; (80084fc <RCCEx_PLL2_Config+0x15c>)
 8008400:	4313      	orrs	r3, r2
 8008402:	628b      	str	r3, [r1, #40]	; 0x28
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	685b      	ldr	r3, [r3, #4]
 8008408:	3b01      	subs	r3, #1
 800840a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	689b      	ldr	r3, [r3, #8]
 8008412:	3b01      	subs	r3, #1
 8008414:	025b      	lsls	r3, r3, #9
 8008416:	b29b      	uxth	r3, r3
 8008418:	431a      	orrs	r2, r3
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	68db      	ldr	r3, [r3, #12]
 800841e:	3b01      	subs	r3, #1
 8008420:	041b      	lsls	r3, r3, #16
 8008422:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8008426:	431a      	orrs	r2, r3
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	691b      	ldr	r3, [r3, #16]
 800842c:	3b01      	subs	r3, #1
 800842e:	061b      	lsls	r3, r3, #24
 8008430:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008434:	4931      	ldr	r1, [pc, #196]	; (80084fc <RCCEx_PLL2_Config+0x15c>)
 8008436:	4313      	orrs	r3, r2
 8008438:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800843a:	4b30      	ldr	r3, [pc, #192]	; (80084fc <RCCEx_PLL2_Config+0x15c>)
 800843c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800843e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	695b      	ldr	r3, [r3, #20]
 8008446:	492d      	ldr	r1, [pc, #180]	; (80084fc <RCCEx_PLL2_Config+0x15c>)
 8008448:	4313      	orrs	r3, r2
 800844a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800844c:	4b2b      	ldr	r3, [pc, #172]	; (80084fc <RCCEx_PLL2_Config+0x15c>)
 800844e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008450:	f023 0220 	bic.w	r2, r3, #32
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	699b      	ldr	r3, [r3, #24]
 8008458:	4928      	ldr	r1, [pc, #160]	; (80084fc <RCCEx_PLL2_Config+0x15c>)
 800845a:	4313      	orrs	r3, r2
 800845c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800845e:	4b27      	ldr	r3, [pc, #156]	; (80084fc <RCCEx_PLL2_Config+0x15c>)
 8008460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008462:	4a26      	ldr	r2, [pc, #152]	; (80084fc <RCCEx_PLL2_Config+0x15c>)
 8008464:	f023 0310 	bic.w	r3, r3, #16
 8008468:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800846a:	4b24      	ldr	r3, [pc, #144]	; (80084fc <RCCEx_PLL2_Config+0x15c>)
 800846c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800846e:	4b24      	ldr	r3, [pc, #144]	; (8008500 <RCCEx_PLL2_Config+0x160>)
 8008470:	4013      	ands	r3, r2
 8008472:	687a      	ldr	r2, [r7, #4]
 8008474:	69d2      	ldr	r2, [r2, #28]
 8008476:	00d2      	lsls	r2, r2, #3
 8008478:	4920      	ldr	r1, [pc, #128]	; (80084fc <RCCEx_PLL2_Config+0x15c>)
 800847a:	4313      	orrs	r3, r2
 800847c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800847e:	4b1f      	ldr	r3, [pc, #124]	; (80084fc <RCCEx_PLL2_Config+0x15c>)
 8008480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008482:	4a1e      	ldr	r2, [pc, #120]	; (80084fc <RCCEx_PLL2_Config+0x15c>)
 8008484:	f043 0310 	orr.w	r3, r3, #16
 8008488:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	2b00      	cmp	r3, #0
 800848e:	d106      	bne.n	800849e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008490:	4b1a      	ldr	r3, [pc, #104]	; (80084fc <RCCEx_PLL2_Config+0x15c>)
 8008492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008494:	4a19      	ldr	r2, [pc, #100]	; (80084fc <RCCEx_PLL2_Config+0x15c>)
 8008496:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800849a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800849c:	e00f      	b.n	80084be <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	2b01      	cmp	r3, #1
 80084a2:	d106      	bne.n	80084b2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80084a4:	4b15      	ldr	r3, [pc, #84]	; (80084fc <RCCEx_PLL2_Config+0x15c>)
 80084a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084a8:	4a14      	ldr	r2, [pc, #80]	; (80084fc <RCCEx_PLL2_Config+0x15c>)
 80084aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084ae:	62d3      	str	r3, [r2, #44]	; 0x2c
 80084b0:	e005      	b.n	80084be <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80084b2:	4b12      	ldr	r3, [pc, #72]	; (80084fc <RCCEx_PLL2_Config+0x15c>)
 80084b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084b6:	4a11      	ldr	r2, [pc, #68]	; (80084fc <RCCEx_PLL2_Config+0x15c>)
 80084b8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80084bc:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80084be:	4b0f      	ldr	r3, [pc, #60]	; (80084fc <RCCEx_PLL2_Config+0x15c>)
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	4a0e      	ldr	r2, [pc, #56]	; (80084fc <RCCEx_PLL2_Config+0x15c>)
 80084c4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80084c8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80084ca:	f7f9 f9f9 	bl	80018c0 <HAL_GetTick>
 80084ce:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80084d0:	e008      	b.n	80084e4 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80084d2:	f7f9 f9f5 	bl	80018c0 <HAL_GetTick>
 80084d6:	4602      	mov	r2, r0
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	1ad3      	subs	r3, r2, r3
 80084dc:	2b02      	cmp	r3, #2
 80084de:	d901      	bls.n	80084e4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80084e0:	2303      	movs	r3, #3
 80084e2:	e006      	b.n	80084f2 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80084e4:	4b05      	ldr	r3, [pc, #20]	; (80084fc <RCCEx_PLL2_Config+0x15c>)
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d0f0      	beq.n	80084d2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80084f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80084f2:	4618      	mov	r0, r3
 80084f4:	3710      	adds	r7, #16
 80084f6:	46bd      	mov	sp, r7
 80084f8:	bd80      	pop	{r7, pc}
 80084fa:	bf00      	nop
 80084fc:	58024400 	.word	0x58024400
 8008500:	ffff0007 	.word	0xffff0007

08008504 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008504:	b580      	push	{r7, lr}
 8008506:	b084      	sub	sp, #16
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
 800850c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800850e:	2300      	movs	r3, #0
 8008510:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008512:	4b53      	ldr	r3, [pc, #332]	; (8008660 <RCCEx_PLL3_Config+0x15c>)
 8008514:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008516:	f003 0303 	and.w	r3, r3, #3
 800851a:	2b03      	cmp	r3, #3
 800851c:	d101      	bne.n	8008522 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800851e:	2301      	movs	r3, #1
 8008520:	e099      	b.n	8008656 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008522:	4b4f      	ldr	r3, [pc, #316]	; (8008660 <RCCEx_PLL3_Config+0x15c>)
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	4a4e      	ldr	r2, [pc, #312]	; (8008660 <RCCEx_PLL3_Config+0x15c>)
 8008528:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800852c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800852e:	f7f9 f9c7 	bl	80018c0 <HAL_GetTick>
 8008532:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008534:	e008      	b.n	8008548 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008536:	f7f9 f9c3 	bl	80018c0 <HAL_GetTick>
 800853a:	4602      	mov	r2, r0
 800853c:	68bb      	ldr	r3, [r7, #8]
 800853e:	1ad3      	subs	r3, r2, r3
 8008540:	2b02      	cmp	r3, #2
 8008542:	d901      	bls.n	8008548 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008544:	2303      	movs	r3, #3
 8008546:	e086      	b.n	8008656 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008548:	4b45      	ldr	r3, [pc, #276]	; (8008660 <RCCEx_PLL3_Config+0x15c>)
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008550:	2b00      	cmp	r3, #0
 8008552:	d1f0      	bne.n	8008536 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008554:	4b42      	ldr	r3, [pc, #264]	; (8008660 <RCCEx_PLL3_Config+0x15c>)
 8008556:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008558:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	051b      	lsls	r3, r3, #20
 8008562:	493f      	ldr	r1, [pc, #252]	; (8008660 <RCCEx_PLL3_Config+0x15c>)
 8008564:	4313      	orrs	r3, r2
 8008566:	628b      	str	r3, [r1, #40]	; 0x28
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	685b      	ldr	r3, [r3, #4]
 800856c:	3b01      	subs	r3, #1
 800856e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	689b      	ldr	r3, [r3, #8]
 8008576:	3b01      	subs	r3, #1
 8008578:	025b      	lsls	r3, r3, #9
 800857a:	b29b      	uxth	r3, r3
 800857c:	431a      	orrs	r2, r3
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	68db      	ldr	r3, [r3, #12]
 8008582:	3b01      	subs	r3, #1
 8008584:	041b      	lsls	r3, r3, #16
 8008586:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800858a:	431a      	orrs	r2, r3
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	691b      	ldr	r3, [r3, #16]
 8008590:	3b01      	subs	r3, #1
 8008592:	061b      	lsls	r3, r3, #24
 8008594:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008598:	4931      	ldr	r1, [pc, #196]	; (8008660 <RCCEx_PLL3_Config+0x15c>)
 800859a:	4313      	orrs	r3, r2
 800859c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800859e:	4b30      	ldr	r3, [pc, #192]	; (8008660 <RCCEx_PLL3_Config+0x15c>)
 80085a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085a2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	695b      	ldr	r3, [r3, #20]
 80085aa:	492d      	ldr	r1, [pc, #180]	; (8008660 <RCCEx_PLL3_Config+0x15c>)
 80085ac:	4313      	orrs	r3, r2
 80085ae:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80085b0:	4b2b      	ldr	r3, [pc, #172]	; (8008660 <RCCEx_PLL3_Config+0x15c>)
 80085b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085b4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	699b      	ldr	r3, [r3, #24]
 80085bc:	4928      	ldr	r1, [pc, #160]	; (8008660 <RCCEx_PLL3_Config+0x15c>)
 80085be:	4313      	orrs	r3, r2
 80085c0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80085c2:	4b27      	ldr	r3, [pc, #156]	; (8008660 <RCCEx_PLL3_Config+0x15c>)
 80085c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085c6:	4a26      	ldr	r2, [pc, #152]	; (8008660 <RCCEx_PLL3_Config+0x15c>)
 80085c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80085cc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80085ce:	4b24      	ldr	r3, [pc, #144]	; (8008660 <RCCEx_PLL3_Config+0x15c>)
 80085d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80085d2:	4b24      	ldr	r3, [pc, #144]	; (8008664 <RCCEx_PLL3_Config+0x160>)
 80085d4:	4013      	ands	r3, r2
 80085d6:	687a      	ldr	r2, [r7, #4]
 80085d8:	69d2      	ldr	r2, [r2, #28]
 80085da:	00d2      	lsls	r2, r2, #3
 80085dc:	4920      	ldr	r1, [pc, #128]	; (8008660 <RCCEx_PLL3_Config+0x15c>)
 80085de:	4313      	orrs	r3, r2
 80085e0:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80085e2:	4b1f      	ldr	r3, [pc, #124]	; (8008660 <RCCEx_PLL3_Config+0x15c>)
 80085e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085e6:	4a1e      	ldr	r2, [pc, #120]	; (8008660 <RCCEx_PLL3_Config+0x15c>)
 80085e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80085ec:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80085ee:	683b      	ldr	r3, [r7, #0]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d106      	bne.n	8008602 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80085f4:	4b1a      	ldr	r3, [pc, #104]	; (8008660 <RCCEx_PLL3_Config+0x15c>)
 80085f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085f8:	4a19      	ldr	r2, [pc, #100]	; (8008660 <RCCEx_PLL3_Config+0x15c>)
 80085fa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80085fe:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008600:	e00f      	b.n	8008622 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008602:	683b      	ldr	r3, [r7, #0]
 8008604:	2b01      	cmp	r3, #1
 8008606:	d106      	bne.n	8008616 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008608:	4b15      	ldr	r3, [pc, #84]	; (8008660 <RCCEx_PLL3_Config+0x15c>)
 800860a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800860c:	4a14      	ldr	r2, [pc, #80]	; (8008660 <RCCEx_PLL3_Config+0x15c>)
 800860e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008612:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008614:	e005      	b.n	8008622 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008616:	4b12      	ldr	r3, [pc, #72]	; (8008660 <RCCEx_PLL3_Config+0x15c>)
 8008618:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800861a:	4a11      	ldr	r2, [pc, #68]	; (8008660 <RCCEx_PLL3_Config+0x15c>)
 800861c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008620:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008622:	4b0f      	ldr	r3, [pc, #60]	; (8008660 <RCCEx_PLL3_Config+0x15c>)
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	4a0e      	ldr	r2, [pc, #56]	; (8008660 <RCCEx_PLL3_Config+0x15c>)
 8008628:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800862c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800862e:	f7f9 f947 	bl	80018c0 <HAL_GetTick>
 8008632:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008634:	e008      	b.n	8008648 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008636:	f7f9 f943 	bl	80018c0 <HAL_GetTick>
 800863a:	4602      	mov	r2, r0
 800863c:	68bb      	ldr	r3, [r7, #8]
 800863e:	1ad3      	subs	r3, r2, r3
 8008640:	2b02      	cmp	r3, #2
 8008642:	d901      	bls.n	8008648 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008644:	2303      	movs	r3, #3
 8008646:	e006      	b.n	8008656 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008648:	4b05      	ldr	r3, [pc, #20]	; (8008660 <RCCEx_PLL3_Config+0x15c>)
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008650:	2b00      	cmp	r3, #0
 8008652:	d0f0      	beq.n	8008636 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008654:	7bfb      	ldrb	r3, [r7, #15]
}
 8008656:	4618      	mov	r0, r3
 8008658:	3710      	adds	r7, #16
 800865a:	46bd      	mov	sp, r7
 800865c:	bd80      	pop	{r7, pc}
 800865e:	bf00      	nop
 8008660:	58024400 	.word	0x58024400
 8008664:	ffff0007 	.word	0xffff0007

08008668 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008668:	b580      	push	{r7, lr}
 800866a:	b082      	sub	sp, #8
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d101      	bne.n	800867a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008676:	2301      	movs	r3, #1
 8008678:	e049      	b.n	800870e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008680:	b2db      	uxtb	r3, r3
 8008682:	2b00      	cmp	r3, #0
 8008684:	d106      	bne.n	8008694 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	2200      	movs	r2, #0
 800868a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f7f8 fe7e 	bl	8001390 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	2202      	movs	r2, #2
 8008698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681a      	ldr	r2, [r3, #0]
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	3304      	adds	r3, #4
 80086a4:	4619      	mov	r1, r3
 80086a6:	4610      	mov	r0, r2
 80086a8:	f000 f864 	bl	8008774 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2201      	movs	r2, #1
 80086b0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2201      	movs	r2, #1
 80086b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2201      	movs	r2, #1
 80086c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	2201      	movs	r2, #1
 80086c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	2201      	movs	r2, #1
 80086d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2201      	movs	r2, #1
 80086d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2201      	movs	r2, #1
 80086e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2201      	movs	r2, #1
 80086e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2201      	movs	r2, #1
 80086f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	2201      	movs	r2, #1
 80086f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2201      	movs	r2, #1
 8008700:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2201      	movs	r2, #1
 8008708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800870c:	2300      	movs	r3, #0
}
 800870e:	4618      	mov	r0, r3
 8008710:	3708      	adds	r7, #8
 8008712:	46bd      	mov	sp, r7
 8008714:	bd80      	pop	{r7, pc}
	...

08008718 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008718:	b480      	push	{r7}
 800871a:	b085      	sub	sp, #20
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008726:	b2db      	uxtb	r3, r3
 8008728:	2b01      	cmp	r3, #1
 800872a:	d001      	beq.n	8008730 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800872c:	2301      	movs	r3, #1
 800872e:	e019      	b.n	8008764 <HAL_TIM_Base_Start+0x4c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2202      	movs	r2, #2
 8008734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	689a      	ldr	r2, [r3, #8]
 800873e:	4b0c      	ldr	r3, [pc, #48]	; (8008770 <HAL_TIM_Base_Start+0x58>)
 8008740:	4013      	ands	r3, r2
 8008742:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	2b06      	cmp	r3, #6
 8008748:	d00b      	beq.n	8008762 <HAL_TIM_Base_Start+0x4a>
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008750:	d007      	beq.n	8008762 <HAL_TIM_Base_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	681a      	ldr	r2, [r3, #0]
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	f042 0201 	orr.w	r2, r2, #1
 8008760:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008762:	2300      	movs	r3, #0
}
 8008764:	4618      	mov	r0, r3
 8008766:	3714      	adds	r7, #20
 8008768:	46bd      	mov	sp, r7
 800876a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876e:	4770      	bx	lr
 8008770:	00010007 	.word	0x00010007

08008774 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008774:	b480      	push	{r7}
 8008776:	b085      	sub	sp, #20
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
 800877c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	4a40      	ldr	r2, [pc, #256]	; (8008888 <TIM_Base_SetConfig+0x114>)
 8008788:	4293      	cmp	r3, r2
 800878a:	d013      	beq.n	80087b4 <TIM_Base_SetConfig+0x40>
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008792:	d00f      	beq.n	80087b4 <TIM_Base_SetConfig+0x40>
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	4a3d      	ldr	r2, [pc, #244]	; (800888c <TIM_Base_SetConfig+0x118>)
 8008798:	4293      	cmp	r3, r2
 800879a:	d00b      	beq.n	80087b4 <TIM_Base_SetConfig+0x40>
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	4a3c      	ldr	r2, [pc, #240]	; (8008890 <TIM_Base_SetConfig+0x11c>)
 80087a0:	4293      	cmp	r3, r2
 80087a2:	d007      	beq.n	80087b4 <TIM_Base_SetConfig+0x40>
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	4a3b      	ldr	r2, [pc, #236]	; (8008894 <TIM_Base_SetConfig+0x120>)
 80087a8:	4293      	cmp	r3, r2
 80087aa:	d003      	beq.n	80087b4 <TIM_Base_SetConfig+0x40>
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	4a3a      	ldr	r2, [pc, #232]	; (8008898 <TIM_Base_SetConfig+0x124>)
 80087b0:	4293      	cmp	r3, r2
 80087b2:	d108      	bne.n	80087c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80087ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	685b      	ldr	r3, [r3, #4]
 80087c0:	68fa      	ldr	r2, [r7, #12]
 80087c2:	4313      	orrs	r3, r2
 80087c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	4a2f      	ldr	r2, [pc, #188]	; (8008888 <TIM_Base_SetConfig+0x114>)
 80087ca:	4293      	cmp	r3, r2
 80087cc:	d01f      	beq.n	800880e <TIM_Base_SetConfig+0x9a>
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80087d4:	d01b      	beq.n	800880e <TIM_Base_SetConfig+0x9a>
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	4a2c      	ldr	r2, [pc, #176]	; (800888c <TIM_Base_SetConfig+0x118>)
 80087da:	4293      	cmp	r3, r2
 80087dc:	d017      	beq.n	800880e <TIM_Base_SetConfig+0x9a>
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	4a2b      	ldr	r2, [pc, #172]	; (8008890 <TIM_Base_SetConfig+0x11c>)
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d013      	beq.n	800880e <TIM_Base_SetConfig+0x9a>
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	4a2a      	ldr	r2, [pc, #168]	; (8008894 <TIM_Base_SetConfig+0x120>)
 80087ea:	4293      	cmp	r3, r2
 80087ec:	d00f      	beq.n	800880e <TIM_Base_SetConfig+0x9a>
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	4a29      	ldr	r2, [pc, #164]	; (8008898 <TIM_Base_SetConfig+0x124>)
 80087f2:	4293      	cmp	r3, r2
 80087f4:	d00b      	beq.n	800880e <TIM_Base_SetConfig+0x9a>
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	4a28      	ldr	r2, [pc, #160]	; (800889c <TIM_Base_SetConfig+0x128>)
 80087fa:	4293      	cmp	r3, r2
 80087fc:	d007      	beq.n	800880e <TIM_Base_SetConfig+0x9a>
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	4a27      	ldr	r2, [pc, #156]	; (80088a0 <TIM_Base_SetConfig+0x12c>)
 8008802:	4293      	cmp	r3, r2
 8008804:	d003      	beq.n	800880e <TIM_Base_SetConfig+0x9a>
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	4a26      	ldr	r2, [pc, #152]	; (80088a4 <TIM_Base_SetConfig+0x130>)
 800880a:	4293      	cmp	r3, r2
 800880c:	d108      	bne.n	8008820 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008814:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	68db      	ldr	r3, [r3, #12]
 800881a:	68fa      	ldr	r2, [r7, #12]
 800881c:	4313      	orrs	r3, r2
 800881e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	695b      	ldr	r3, [r3, #20]
 800882a:	4313      	orrs	r3, r2
 800882c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	68fa      	ldr	r2, [r7, #12]
 8008832:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	689a      	ldr	r2, [r3, #8]
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	681a      	ldr	r2, [r3, #0]
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	4a10      	ldr	r2, [pc, #64]	; (8008888 <TIM_Base_SetConfig+0x114>)
 8008848:	4293      	cmp	r3, r2
 800884a:	d00f      	beq.n	800886c <TIM_Base_SetConfig+0xf8>
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	4a12      	ldr	r2, [pc, #72]	; (8008898 <TIM_Base_SetConfig+0x124>)
 8008850:	4293      	cmp	r3, r2
 8008852:	d00b      	beq.n	800886c <TIM_Base_SetConfig+0xf8>
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	4a11      	ldr	r2, [pc, #68]	; (800889c <TIM_Base_SetConfig+0x128>)
 8008858:	4293      	cmp	r3, r2
 800885a:	d007      	beq.n	800886c <TIM_Base_SetConfig+0xf8>
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	4a10      	ldr	r2, [pc, #64]	; (80088a0 <TIM_Base_SetConfig+0x12c>)
 8008860:	4293      	cmp	r3, r2
 8008862:	d003      	beq.n	800886c <TIM_Base_SetConfig+0xf8>
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	4a0f      	ldr	r2, [pc, #60]	; (80088a4 <TIM_Base_SetConfig+0x130>)
 8008868:	4293      	cmp	r3, r2
 800886a:	d103      	bne.n	8008874 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800886c:	683b      	ldr	r3, [r7, #0]
 800886e:	691a      	ldr	r2, [r3, #16]
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2201      	movs	r2, #1
 8008878:	615a      	str	r2, [r3, #20]
}
 800887a:	bf00      	nop
 800887c:	3714      	adds	r7, #20
 800887e:	46bd      	mov	sp, r7
 8008880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008884:	4770      	bx	lr
 8008886:	bf00      	nop
 8008888:	40010000 	.word	0x40010000
 800888c:	40000400 	.word	0x40000400
 8008890:	40000800 	.word	0x40000800
 8008894:	40000c00 	.word	0x40000c00
 8008898:	40010400 	.word	0x40010400
 800889c:	40014000 	.word	0x40014000
 80088a0:	40014400 	.word	0x40014400
 80088a4:	40014800 	.word	0x40014800

080088a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80088a8:	b480      	push	{r7}
 80088aa:	b085      	sub	sp, #20
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
 80088b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80088b8:	2b01      	cmp	r3, #1
 80088ba:	d101      	bne.n	80088c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80088bc:	2302      	movs	r3, #2
 80088be:	e068      	b.n	8008992 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	2201      	movs	r2, #1
 80088c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2202      	movs	r2, #2
 80088cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	685b      	ldr	r3, [r3, #4]
 80088d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	689b      	ldr	r3, [r3, #8]
 80088de:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	4a2e      	ldr	r2, [pc, #184]	; (80089a0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80088e6:	4293      	cmp	r3, r2
 80088e8:	d004      	beq.n	80088f4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	4a2d      	ldr	r2, [pc, #180]	; (80089a4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80088f0:	4293      	cmp	r3, r2
 80088f2:	d108      	bne.n	8008906 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80088fa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80088fc:	683b      	ldr	r3, [r7, #0]
 80088fe:	685b      	ldr	r3, [r3, #4]
 8008900:	68fa      	ldr	r2, [r7, #12]
 8008902:	4313      	orrs	r3, r2
 8008904:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800890c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	68fa      	ldr	r2, [r7, #12]
 8008914:	4313      	orrs	r3, r2
 8008916:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	68fa      	ldr	r2, [r7, #12]
 800891e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	4a1e      	ldr	r2, [pc, #120]	; (80089a0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008926:	4293      	cmp	r3, r2
 8008928:	d01d      	beq.n	8008966 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008932:	d018      	beq.n	8008966 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	4a1b      	ldr	r2, [pc, #108]	; (80089a8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800893a:	4293      	cmp	r3, r2
 800893c:	d013      	beq.n	8008966 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	4a1a      	ldr	r2, [pc, #104]	; (80089ac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008944:	4293      	cmp	r3, r2
 8008946:	d00e      	beq.n	8008966 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	4a18      	ldr	r2, [pc, #96]	; (80089b0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800894e:	4293      	cmp	r3, r2
 8008950:	d009      	beq.n	8008966 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	4a13      	ldr	r2, [pc, #76]	; (80089a4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008958:	4293      	cmp	r3, r2
 800895a:	d004      	beq.n	8008966 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	4a14      	ldr	r2, [pc, #80]	; (80089b4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008962:	4293      	cmp	r3, r2
 8008964:	d10c      	bne.n	8008980 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008966:	68bb      	ldr	r3, [r7, #8]
 8008968:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800896c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	689b      	ldr	r3, [r3, #8]
 8008972:	68ba      	ldr	r2, [r7, #8]
 8008974:	4313      	orrs	r3, r2
 8008976:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	68ba      	ldr	r2, [r7, #8]
 800897e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	2201      	movs	r2, #1
 8008984:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	2200      	movs	r2, #0
 800898c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008990:	2300      	movs	r3, #0
}
 8008992:	4618      	mov	r0, r3
 8008994:	3714      	adds	r7, #20
 8008996:	46bd      	mov	sp, r7
 8008998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899c:	4770      	bx	lr
 800899e:	bf00      	nop
 80089a0:	40010000 	.word	0x40010000
 80089a4:	40010400 	.word	0x40010400
 80089a8:	40000400 	.word	0x40000400
 80089ac:	40000800 	.word	0x40000800
 80089b0:	40000c00 	.word	0x40000c00
 80089b4:	40001800 	.word	0x40001800

080089b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b082      	sub	sp, #8
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d101      	bne.n	80089ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80089c6:	2301      	movs	r3, #1
 80089c8:	e042      	b.n	8008a50 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d106      	bne.n	80089e2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	2200      	movs	r2, #0
 80089d8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80089dc:	6878      	ldr	r0, [r7, #4]
 80089de:	f7f8 fcf9 	bl	80013d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	2224      	movs	r2, #36	; 0x24
 80089e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	681a      	ldr	r2, [r3, #0]
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	f022 0201 	bic.w	r2, r2, #1
 80089f8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80089fa:	6878      	ldr	r0, [r7, #4]
 80089fc:	f000 f82c 	bl	8008a58 <UART_SetConfig>
 8008a00:	4603      	mov	r3, r0
 8008a02:	2b01      	cmp	r3, #1
 8008a04:	d101      	bne.n	8008a0a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8008a06:	2301      	movs	r3, #1
 8008a08:	e022      	b.n	8008a50 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d002      	beq.n	8008a18 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8008a12:	6878      	ldr	r0, [r7, #4]
 8008a14:	f000 fecc 	bl	80097b0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	685a      	ldr	r2, [r3, #4]
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008a26:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	689a      	ldr	r2, [r3, #8]
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008a36:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	681a      	ldr	r2, [r3, #0]
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	f042 0201 	orr.w	r2, r2, #1
 8008a46:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008a48:	6878      	ldr	r0, [r7, #4]
 8008a4a:	f000 ff53 	bl	80098f4 <UART_CheckIdleState>
 8008a4e:	4603      	mov	r3, r0
}
 8008a50:	4618      	mov	r0, r3
 8008a52:	3708      	adds	r7, #8
 8008a54:	46bd      	mov	sp, r7
 8008a56:	bd80      	pop	{r7, pc}

08008a58 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008a58:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8008a5c:	b08e      	sub	sp, #56	; 0x38
 8008a5e:	af00      	add	r7, sp, #0
 8008a60:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008a62:	2300      	movs	r3, #0
 8008a64:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	689a      	ldr	r2, [r3, #8]
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	691b      	ldr	r3, [r3, #16]
 8008a70:	431a      	orrs	r2, r3
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	695b      	ldr	r3, [r3, #20]
 8008a76:	431a      	orrs	r2, r3
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	69db      	ldr	r3, [r3, #28]
 8008a7c:	4313      	orrs	r3, r2
 8008a7e:	637b      	str	r3, [r7, #52]	; 0x34
  tmpreg |= (uint32_t)huart->FifoMode;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008a84:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008a86:	4313      	orrs	r3, r2
 8008a88:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	681a      	ldr	r2, [r3, #0]
 8008a90:	4bc1      	ldr	r3, [pc, #772]	; (8008d98 <UART_SetConfig+0x340>)
 8008a92:	4013      	ands	r3, r2
 8008a94:	687a      	ldr	r2, [r7, #4]
 8008a96:	6812      	ldr	r2, [r2, #0]
 8008a98:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008a9a:	430b      	orrs	r3, r1
 8008a9c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	685b      	ldr	r3, [r3, #4]
 8008aa4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	68da      	ldr	r2, [r3, #12]
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	430a      	orrs	r2, r1
 8008ab2:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	699b      	ldr	r3, [r3, #24]
 8008ab8:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	4ab7      	ldr	r2, [pc, #732]	; (8008d9c <UART_SetConfig+0x344>)
 8008ac0:	4293      	cmp	r3, r2
 8008ac2:	d004      	beq.n	8008ace <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	6a1b      	ldr	r3, [r3, #32]
 8008ac8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008aca:	4313      	orrs	r3, r2
 8008acc:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	689a      	ldr	r2, [r3, #8]
 8008ad4:	4bb2      	ldr	r3, [pc, #712]	; (8008da0 <UART_SetConfig+0x348>)
 8008ad6:	4013      	ands	r3, r2
 8008ad8:	687a      	ldr	r2, [r7, #4]
 8008ada:	6812      	ldr	r2, [r2, #0]
 8008adc:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008ade:	430b      	orrs	r3, r1
 8008ae0:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ae8:	f023 010f 	bic.w	r1, r3, #15
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	430a      	orrs	r2, r1
 8008af6:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	4aa9      	ldr	r2, [pc, #676]	; (8008da4 <UART_SetConfig+0x34c>)
 8008afe:	4293      	cmp	r3, r2
 8008b00:	d177      	bne.n	8008bf2 <UART_SetConfig+0x19a>
 8008b02:	4ba9      	ldr	r3, [pc, #676]	; (8008da8 <UART_SetConfig+0x350>)
 8008b04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b06:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008b0a:	2b28      	cmp	r3, #40	; 0x28
 8008b0c:	d86c      	bhi.n	8008be8 <UART_SetConfig+0x190>
 8008b0e:	a201      	add	r2, pc, #4	; (adr r2, 8008b14 <UART_SetConfig+0xbc>)
 8008b10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b14:	08008bb9 	.word	0x08008bb9
 8008b18:	08008be9 	.word	0x08008be9
 8008b1c:	08008be9 	.word	0x08008be9
 8008b20:	08008be9 	.word	0x08008be9
 8008b24:	08008be9 	.word	0x08008be9
 8008b28:	08008be9 	.word	0x08008be9
 8008b2c:	08008be9 	.word	0x08008be9
 8008b30:	08008be9 	.word	0x08008be9
 8008b34:	08008bc1 	.word	0x08008bc1
 8008b38:	08008be9 	.word	0x08008be9
 8008b3c:	08008be9 	.word	0x08008be9
 8008b40:	08008be9 	.word	0x08008be9
 8008b44:	08008be9 	.word	0x08008be9
 8008b48:	08008be9 	.word	0x08008be9
 8008b4c:	08008be9 	.word	0x08008be9
 8008b50:	08008be9 	.word	0x08008be9
 8008b54:	08008bc9 	.word	0x08008bc9
 8008b58:	08008be9 	.word	0x08008be9
 8008b5c:	08008be9 	.word	0x08008be9
 8008b60:	08008be9 	.word	0x08008be9
 8008b64:	08008be9 	.word	0x08008be9
 8008b68:	08008be9 	.word	0x08008be9
 8008b6c:	08008be9 	.word	0x08008be9
 8008b70:	08008be9 	.word	0x08008be9
 8008b74:	08008bd1 	.word	0x08008bd1
 8008b78:	08008be9 	.word	0x08008be9
 8008b7c:	08008be9 	.word	0x08008be9
 8008b80:	08008be9 	.word	0x08008be9
 8008b84:	08008be9 	.word	0x08008be9
 8008b88:	08008be9 	.word	0x08008be9
 8008b8c:	08008be9 	.word	0x08008be9
 8008b90:	08008be9 	.word	0x08008be9
 8008b94:	08008bd9 	.word	0x08008bd9
 8008b98:	08008be9 	.word	0x08008be9
 8008b9c:	08008be9 	.word	0x08008be9
 8008ba0:	08008be9 	.word	0x08008be9
 8008ba4:	08008be9 	.word	0x08008be9
 8008ba8:	08008be9 	.word	0x08008be9
 8008bac:	08008be9 	.word	0x08008be9
 8008bb0:	08008be9 	.word	0x08008be9
 8008bb4:	08008be1 	.word	0x08008be1
 8008bb8:	2301      	movs	r3, #1
 8008bba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008bbe:	e339      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008bc0:	2304      	movs	r3, #4
 8008bc2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008bc6:	e335      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008bc8:	2308      	movs	r3, #8
 8008bca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008bce:	e331      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008bd0:	2310      	movs	r3, #16
 8008bd2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008bd6:	e32d      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008bd8:	2320      	movs	r3, #32
 8008bda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008bde:	e329      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008be0:	2340      	movs	r3, #64	; 0x40
 8008be2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008be6:	e325      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008be8:	2380      	movs	r3, #128	; 0x80
 8008bea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008bee:	bf00      	nop
 8008bf0:	e320      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	4a6d      	ldr	r2, [pc, #436]	; (8008dac <UART_SetConfig+0x354>)
 8008bf8:	4293      	cmp	r3, r2
 8008bfa:	d132      	bne.n	8008c62 <UART_SetConfig+0x20a>
 8008bfc:	4b6a      	ldr	r3, [pc, #424]	; (8008da8 <UART_SetConfig+0x350>)
 8008bfe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c00:	f003 0307 	and.w	r3, r3, #7
 8008c04:	2b05      	cmp	r3, #5
 8008c06:	d827      	bhi.n	8008c58 <UART_SetConfig+0x200>
 8008c08:	a201      	add	r2, pc, #4	; (adr r2, 8008c10 <UART_SetConfig+0x1b8>)
 8008c0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c0e:	bf00      	nop
 8008c10:	08008c29 	.word	0x08008c29
 8008c14:	08008c31 	.word	0x08008c31
 8008c18:	08008c39 	.word	0x08008c39
 8008c1c:	08008c41 	.word	0x08008c41
 8008c20:	08008c49 	.word	0x08008c49
 8008c24:	08008c51 	.word	0x08008c51
 8008c28:	2300      	movs	r3, #0
 8008c2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c2e:	e301      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008c30:	2304      	movs	r3, #4
 8008c32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c36:	e2fd      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008c38:	2308      	movs	r3, #8
 8008c3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c3e:	e2f9      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008c40:	2310      	movs	r3, #16
 8008c42:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c46:	e2f5      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008c48:	2320      	movs	r3, #32
 8008c4a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c4e:	e2f1      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008c50:	2340      	movs	r3, #64	; 0x40
 8008c52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c56:	e2ed      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008c58:	2380      	movs	r3, #128	; 0x80
 8008c5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c5e:	bf00      	nop
 8008c60:	e2e8      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	4a52      	ldr	r2, [pc, #328]	; (8008db0 <UART_SetConfig+0x358>)
 8008c68:	4293      	cmp	r3, r2
 8008c6a:	d132      	bne.n	8008cd2 <UART_SetConfig+0x27a>
 8008c6c:	4b4e      	ldr	r3, [pc, #312]	; (8008da8 <UART_SetConfig+0x350>)
 8008c6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c70:	f003 0307 	and.w	r3, r3, #7
 8008c74:	2b05      	cmp	r3, #5
 8008c76:	d827      	bhi.n	8008cc8 <UART_SetConfig+0x270>
 8008c78:	a201      	add	r2, pc, #4	; (adr r2, 8008c80 <UART_SetConfig+0x228>)
 8008c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c7e:	bf00      	nop
 8008c80:	08008c99 	.word	0x08008c99
 8008c84:	08008ca1 	.word	0x08008ca1
 8008c88:	08008ca9 	.word	0x08008ca9
 8008c8c:	08008cb1 	.word	0x08008cb1
 8008c90:	08008cb9 	.word	0x08008cb9
 8008c94:	08008cc1 	.word	0x08008cc1
 8008c98:	2300      	movs	r3, #0
 8008c9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c9e:	e2c9      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008ca0:	2304      	movs	r3, #4
 8008ca2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008ca6:	e2c5      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008ca8:	2308      	movs	r3, #8
 8008caa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008cae:	e2c1      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008cb0:	2310      	movs	r3, #16
 8008cb2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008cb6:	e2bd      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008cb8:	2320      	movs	r3, #32
 8008cba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008cbe:	e2b9      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008cc0:	2340      	movs	r3, #64	; 0x40
 8008cc2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008cc6:	e2b5      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008cc8:	2380      	movs	r3, #128	; 0x80
 8008cca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008cce:	bf00      	nop
 8008cd0:	e2b0      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	4a37      	ldr	r2, [pc, #220]	; (8008db4 <UART_SetConfig+0x35c>)
 8008cd8:	4293      	cmp	r3, r2
 8008cda:	d132      	bne.n	8008d42 <UART_SetConfig+0x2ea>
 8008cdc:	4b32      	ldr	r3, [pc, #200]	; (8008da8 <UART_SetConfig+0x350>)
 8008cde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ce0:	f003 0307 	and.w	r3, r3, #7
 8008ce4:	2b05      	cmp	r3, #5
 8008ce6:	d827      	bhi.n	8008d38 <UART_SetConfig+0x2e0>
 8008ce8:	a201      	add	r2, pc, #4	; (adr r2, 8008cf0 <UART_SetConfig+0x298>)
 8008cea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cee:	bf00      	nop
 8008cf0:	08008d09 	.word	0x08008d09
 8008cf4:	08008d11 	.word	0x08008d11
 8008cf8:	08008d19 	.word	0x08008d19
 8008cfc:	08008d21 	.word	0x08008d21
 8008d00:	08008d29 	.word	0x08008d29
 8008d04:	08008d31 	.word	0x08008d31
 8008d08:	2300      	movs	r3, #0
 8008d0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d0e:	e291      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008d10:	2304      	movs	r3, #4
 8008d12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d16:	e28d      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008d18:	2308      	movs	r3, #8
 8008d1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d1e:	e289      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008d20:	2310      	movs	r3, #16
 8008d22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d26:	e285      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008d28:	2320      	movs	r3, #32
 8008d2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d2e:	e281      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008d30:	2340      	movs	r3, #64	; 0x40
 8008d32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d36:	e27d      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008d38:	2380      	movs	r3, #128	; 0x80
 8008d3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d3e:	bf00      	nop
 8008d40:	e278      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	4a1c      	ldr	r2, [pc, #112]	; (8008db8 <UART_SetConfig+0x360>)
 8008d48:	4293      	cmp	r3, r2
 8008d4a:	d144      	bne.n	8008dd6 <UART_SetConfig+0x37e>
 8008d4c:	4b16      	ldr	r3, [pc, #88]	; (8008da8 <UART_SetConfig+0x350>)
 8008d4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d50:	f003 0307 	and.w	r3, r3, #7
 8008d54:	2b05      	cmp	r3, #5
 8008d56:	d839      	bhi.n	8008dcc <UART_SetConfig+0x374>
 8008d58:	a201      	add	r2, pc, #4	; (adr r2, 8008d60 <UART_SetConfig+0x308>)
 8008d5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d5e:	bf00      	nop
 8008d60:	08008d79 	.word	0x08008d79
 8008d64:	08008d81 	.word	0x08008d81
 8008d68:	08008d89 	.word	0x08008d89
 8008d6c:	08008d91 	.word	0x08008d91
 8008d70:	08008dbd 	.word	0x08008dbd
 8008d74:	08008dc5 	.word	0x08008dc5
 8008d78:	2300      	movs	r3, #0
 8008d7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d7e:	e259      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008d80:	2304      	movs	r3, #4
 8008d82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d86:	e255      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008d88:	2308      	movs	r3, #8
 8008d8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d8e:	e251      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008d90:	2310      	movs	r3, #16
 8008d92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d96:	e24d      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008d98:	cfff69f3 	.word	0xcfff69f3
 8008d9c:	58000c00 	.word	0x58000c00
 8008da0:	11fff4ff 	.word	0x11fff4ff
 8008da4:	40011000 	.word	0x40011000
 8008da8:	58024400 	.word	0x58024400
 8008dac:	40004400 	.word	0x40004400
 8008db0:	40004800 	.word	0x40004800
 8008db4:	40004c00 	.word	0x40004c00
 8008db8:	40005000 	.word	0x40005000
 8008dbc:	2320      	movs	r3, #32
 8008dbe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008dc2:	e237      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008dc4:	2340      	movs	r3, #64	; 0x40
 8008dc6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008dca:	e233      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008dcc:	2380      	movs	r3, #128	; 0x80
 8008dce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008dd2:	bf00      	nop
 8008dd4:	e22e      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	4ab5      	ldr	r2, [pc, #724]	; (80090b0 <UART_SetConfig+0x658>)
 8008ddc:	4293      	cmp	r3, r2
 8008dde:	d178      	bne.n	8008ed2 <UART_SetConfig+0x47a>
 8008de0:	4bb4      	ldr	r3, [pc, #720]	; (80090b4 <UART_SetConfig+0x65c>)
 8008de2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008de4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008de8:	2b28      	cmp	r3, #40	; 0x28
 8008dea:	d86d      	bhi.n	8008ec8 <UART_SetConfig+0x470>
 8008dec:	a201      	add	r2, pc, #4	; (adr r2, 8008df4 <UART_SetConfig+0x39c>)
 8008dee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008df2:	bf00      	nop
 8008df4:	08008e99 	.word	0x08008e99
 8008df8:	08008ec9 	.word	0x08008ec9
 8008dfc:	08008ec9 	.word	0x08008ec9
 8008e00:	08008ec9 	.word	0x08008ec9
 8008e04:	08008ec9 	.word	0x08008ec9
 8008e08:	08008ec9 	.word	0x08008ec9
 8008e0c:	08008ec9 	.word	0x08008ec9
 8008e10:	08008ec9 	.word	0x08008ec9
 8008e14:	08008ea1 	.word	0x08008ea1
 8008e18:	08008ec9 	.word	0x08008ec9
 8008e1c:	08008ec9 	.word	0x08008ec9
 8008e20:	08008ec9 	.word	0x08008ec9
 8008e24:	08008ec9 	.word	0x08008ec9
 8008e28:	08008ec9 	.word	0x08008ec9
 8008e2c:	08008ec9 	.word	0x08008ec9
 8008e30:	08008ec9 	.word	0x08008ec9
 8008e34:	08008ea9 	.word	0x08008ea9
 8008e38:	08008ec9 	.word	0x08008ec9
 8008e3c:	08008ec9 	.word	0x08008ec9
 8008e40:	08008ec9 	.word	0x08008ec9
 8008e44:	08008ec9 	.word	0x08008ec9
 8008e48:	08008ec9 	.word	0x08008ec9
 8008e4c:	08008ec9 	.word	0x08008ec9
 8008e50:	08008ec9 	.word	0x08008ec9
 8008e54:	08008eb1 	.word	0x08008eb1
 8008e58:	08008ec9 	.word	0x08008ec9
 8008e5c:	08008ec9 	.word	0x08008ec9
 8008e60:	08008ec9 	.word	0x08008ec9
 8008e64:	08008ec9 	.word	0x08008ec9
 8008e68:	08008ec9 	.word	0x08008ec9
 8008e6c:	08008ec9 	.word	0x08008ec9
 8008e70:	08008ec9 	.word	0x08008ec9
 8008e74:	08008eb9 	.word	0x08008eb9
 8008e78:	08008ec9 	.word	0x08008ec9
 8008e7c:	08008ec9 	.word	0x08008ec9
 8008e80:	08008ec9 	.word	0x08008ec9
 8008e84:	08008ec9 	.word	0x08008ec9
 8008e88:	08008ec9 	.word	0x08008ec9
 8008e8c:	08008ec9 	.word	0x08008ec9
 8008e90:	08008ec9 	.word	0x08008ec9
 8008e94:	08008ec1 	.word	0x08008ec1
 8008e98:	2301      	movs	r3, #1
 8008e9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008e9e:	e1c9      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008ea0:	2304      	movs	r3, #4
 8008ea2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008ea6:	e1c5      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008ea8:	2308      	movs	r3, #8
 8008eaa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008eae:	e1c1      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008eb0:	2310      	movs	r3, #16
 8008eb2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008eb6:	e1bd      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008eb8:	2320      	movs	r3, #32
 8008eba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008ebe:	e1b9      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008ec0:	2340      	movs	r3, #64	; 0x40
 8008ec2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008ec6:	e1b5      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008ec8:	2380      	movs	r3, #128	; 0x80
 8008eca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008ece:	bf00      	nop
 8008ed0:	e1b0      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	4a78      	ldr	r2, [pc, #480]	; (80090b8 <UART_SetConfig+0x660>)
 8008ed8:	4293      	cmp	r3, r2
 8008eda:	d132      	bne.n	8008f42 <UART_SetConfig+0x4ea>
 8008edc:	4b75      	ldr	r3, [pc, #468]	; (80090b4 <UART_SetConfig+0x65c>)
 8008ede:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ee0:	f003 0307 	and.w	r3, r3, #7
 8008ee4:	2b05      	cmp	r3, #5
 8008ee6:	d827      	bhi.n	8008f38 <UART_SetConfig+0x4e0>
 8008ee8:	a201      	add	r2, pc, #4	; (adr r2, 8008ef0 <UART_SetConfig+0x498>)
 8008eea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008eee:	bf00      	nop
 8008ef0:	08008f09 	.word	0x08008f09
 8008ef4:	08008f11 	.word	0x08008f11
 8008ef8:	08008f19 	.word	0x08008f19
 8008efc:	08008f21 	.word	0x08008f21
 8008f00:	08008f29 	.word	0x08008f29
 8008f04:	08008f31 	.word	0x08008f31
 8008f08:	2300      	movs	r3, #0
 8008f0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f0e:	e191      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008f10:	2304      	movs	r3, #4
 8008f12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f16:	e18d      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008f18:	2308      	movs	r3, #8
 8008f1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f1e:	e189      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008f20:	2310      	movs	r3, #16
 8008f22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f26:	e185      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008f28:	2320      	movs	r3, #32
 8008f2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f2e:	e181      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008f30:	2340      	movs	r3, #64	; 0x40
 8008f32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f36:	e17d      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008f38:	2380      	movs	r3, #128	; 0x80
 8008f3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f3e:	bf00      	nop
 8008f40:	e178      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	4a5d      	ldr	r2, [pc, #372]	; (80090bc <UART_SetConfig+0x664>)
 8008f48:	4293      	cmp	r3, r2
 8008f4a:	d132      	bne.n	8008fb2 <UART_SetConfig+0x55a>
 8008f4c:	4b59      	ldr	r3, [pc, #356]	; (80090b4 <UART_SetConfig+0x65c>)
 8008f4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f50:	f003 0307 	and.w	r3, r3, #7
 8008f54:	2b05      	cmp	r3, #5
 8008f56:	d827      	bhi.n	8008fa8 <UART_SetConfig+0x550>
 8008f58:	a201      	add	r2, pc, #4	; (adr r2, 8008f60 <UART_SetConfig+0x508>)
 8008f5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f5e:	bf00      	nop
 8008f60:	08008f79 	.word	0x08008f79
 8008f64:	08008f81 	.word	0x08008f81
 8008f68:	08008f89 	.word	0x08008f89
 8008f6c:	08008f91 	.word	0x08008f91
 8008f70:	08008f99 	.word	0x08008f99
 8008f74:	08008fa1 	.word	0x08008fa1
 8008f78:	2300      	movs	r3, #0
 8008f7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f7e:	e159      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008f80:	2304      	movs	r3, #4
 8008f82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f86:	e155      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008f88:	2308      	movs	r3, #8
 8008f8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f8e:	e151      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008f90:	2310      	movs	r3, #16
 8008f92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f96:	e14d      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008f98:	2320      	movs	r3, #32
 8008f9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f9e:	e149      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008fa0:	2340      	movs	r3, #64	; 0x40
 8008fa2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008fa6:	e145      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008fa8:	2380      	movs	r3, #128	; 0x80
 8008faa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008fae:	bf00      	nop
 8008fb0:	e140      	b.n	8009234 <UART_SetConfig+0x7dc>
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	4a42      	ldr	r2, [pc, #264]	; (80090c0 <UART_SetConfig+0x668>)
 8008fb8:	4293      	cmp	r3, r2
 8008fba:	f040 8083 	bne.w	80090c4 <UART_SetConfig+0x66c>
 8008fbe:	4b3d      	ldr	r3, [pc, #244]	; (80090b4 <UART_SetConfig+0x65c>)
 8008fc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008fc2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008fc6:	2b28      	cmp	r3, #40	; 0x28
 8008fc8:	d86c      	bhi.n	80090a4 <UART_SetConfig+0x64c>
 8008fca:	a201      	add	r2, pc, #4	; (adr r2, 8008fd0 <UART_SetConfig+0x578>)
 8008fcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fd0:	08009075 	.word	0x08009075
 8008fd4:	080090a5 	.word	0x080090a5
 8008fd8:	080090a5 	.word	0x080090a5
 8008fdc:	080090a5 	.word	0x080090a5
 8008fe0:	080090a5 	.word	0x080090a5
 8008fe4:	080090a5 	.word	0x080090a5
 8008fe8:	080090a5 	.word	0x080090a5
 8008fec:	080090a5 	.word	0x080090a5
 8008ff0:	0800907d 	.word	0x0800907d
 8008ff4:	080090a5 	.word	0x080090a5
 8008ff8:	080090a5 	.word	0x080090a5
 8008ffc:	080090a5 	.word	0x080090a5
 8009000:	080090a5 	.word	0x080090a5
 8009004:	080090a5 	.word	0x080090a5
 8009008:	080090a5 	.word	0x080090a5
 800900c:	080090a5 	.word	0x080090a5
 8009010:	08009085 	.word	0x08009085
 8009014:	080090a5 	.word	0x080090a5
 8009018:	080090a5 	.word	0x080090a5
 800901c:	080090a5 	.word	0x080090a5
 8009020:	080090a5 	.word	0x080090a5
 8009024:	080090a5 	.word	0x080090a5
 8009028:	080090a5 	.word	0x080090a5
 800902c:	080090a5 	.word	0x080090a5
 8009030:	0800908d 	.word	0x0800908d
 8009034:	080090a5 	.word	0x080090a5
 8009038:	080090a5 	.word	0x080090a5
 800903c:	080090a5 	.word	0x080090a5
 8009040:	080090a5 	.word	0x080090a5
 8009044:	080090a5 	.word	0x080090a5
 8009048:	080090a5 	.word	0x080090a5
 800904c:	080090a5 	.word	0x080090a5
 8009050:	08009095 	.word	0x08009095
 8009054:	080090a5 	.word	0x080090a5
 8009058:	080090a5 	.word	0x080090a5
 800905c:	080090a5 	.word	0x080090a5
 8009060:	080090a5 	.word	0x080090a5
 8009064:	080090a5 	.word	0x080090a5
 8009068:	080090a5 	.word	0x080090a5
 800906c:	080090a5 	.word	0x080090a5
 8009070:	0800909d 	.word	0x0800909d
 8009074:	2301      	movs	r3, #1
 8009076:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800907a:	e0db      	b.n	8009234 <UART_SetConfig+0x7dc>
 800907c:	2304      	movs	r3, #4
 800907e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009082:	e0d7      	b.n	8009234 <UART_SetConfig+0x7dc>
 8009084:	2308      	movs	r3, #8
 8009086:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800908a:	e0d3      	b.n	8009234 <UART_SetConfig+0x7dc>
 800908c:	2310      	movs	r3, #16
 800908e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009092:	e0cf      	b.n	8009234 <UART_SetConfig+0x7dc>
 8009094:	2320      	movs	r3, #32
 8009096:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800909a:	e0cb      	b.n	8009234 <UART_SetConfig+0x7dc>
 800909c:	2340      	movs	r3, #64	; 0x40
 800909e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090a2:	e0c7      	b.n	8009234 <UART_SetConfig+0x7dc>
 80090a4:	2380      	movs	r3, #128	; 0x80
 80090a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090aa:	bf00      	nop
 80090ac:	e0c2      	b.n	8009234 <UART_SetConfig+0x7dc>
 80090ae:	bf00      	nop
 80090b0:	40011400 	.word	0x40011400
 80090b4:	58024400 	.word	0x58024400
 80090b8:	40007800 	.word	0x40007800
 80090bc:	40007c00 	.word	0x40007c00
 80090c0:	40011800 	.word	0x40011800
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	4ab2      	ldr	r2, [pc, #712]	; (8009394 <UART_SetConfig+0x93c>)
 80090ca:	4293      	cmp	r3, r2
 80090cc:	d177      	bne.n	80091be <UART_SetConfig+0x766>
 80090ce:	4bb2      	ldr	r3, [pc, #712]	; (8009398 <UART_SetConfig+0x940>)
 80090d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80090d2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80090d6:	2b28      	cmp	r3, #40	; 0x28
 80090d8:	d86c      	bhi.n	80091b4 <UART_SetConfig+0x75c>
 80090da:	a201      	add	r2, pc, #4	; (adr r2, 80090e0 <UART_SetConfig+0x688>)
 80090dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090e0:	08009185 	.word	0x08009185
 80090e4:	080091b5 	.word	0x080091b5
 80090e8:	080091b5 	.word	0x080091b5
 80090ec:	080091b5 	.word	0x080091b5
 80090f0:	080091b5 	.word	0x080091b5
 80090f4:	080091b5 	.word	0x080091b5
 80090f8:	080091b5 	.word	0x080091b5
 80090fc:	080091b5 	.word	0x080091b5
 8009100:	0800918d 	.word	0x0800918d
 8009104:	080091b5 	.word	0x080091b5
 8009108:	080091b5 	.word	0x080091b5
 800910c:	080091b5 	.word	0x080091b5
 8009110:	080091b5 	.word	0x080091b5
 8009114:	080091b5 	.word	0x080091b5
 8009118:	080091b5 	.word	0x080091b5
 800911c:	080091b5 	.word	0x080091b5
 8009120:	08009195 	.word	0x08009195
 8009124:	080091b5 	.word	0x080091b5
 8009128:	080091b5 	.word	0x080091b5
 800912c:	080091b5 	.word	0x080091b5
 8009130:	080091b5 	.word	0x080091b5
 8009134:	080091b5 	.word	0x080091b5
 8009138:	080091b5 	.word	0x080091b5
 800913c:	080091b5 	.word	0x080091b5
 8009140:	0800919d 	.word	0x0800919d
 8009144:	080091b5 	.word	0x080091b5
 8009148:	080091b5 	.word	0x080091b5
 800914c:	080091b5 	.word	0x080091b5
 8009150:	080091b5 	.word	0x080091b5
 8009154:	080091b5 	.word	0x080091b5
 8009158:	080091b5 	.word	0x080091b5
 800915c:	080091b5 	.word	0x080091b5
 8009160:	080091a5 	.word	0x080091a5
 8009164:	080091b5 	.word	0x080091b5
 8009168:	080091b5 	.word	0x080091b5
 800916c:	080091b5 	.word	0x080091b5
 8009170:	080091b5 	.word	0x080091b5
 8009174:	080091b5 	.word	0x080091b5
 8009178:	080091b5 	.word	0x080091b5
 800917c:	080091b5 	.word	0x080091b5
 8009180:	080091ad 	.word	0x080091ad
 8009184:	2301      	movs	r3, #1
 8009186:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800918a:	e053      	b.n	8009234 <UART_SetConfig+0x7dc>
 800918c:	2304      	movs	r3, #4
 800918e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009192:	e04f      	b.n	8009234 <UART_SetConfig+0x7dc>
 8009194:	2308      	movs	r3, #8
 8009196:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800919a:	e04b      	b.n	8009234 <UART_SetConfig+0x7dc>
 800919c:	2310      	movs	r3, #16
 800919e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091a2:	e047      	b.n	8009234 <UART_SetConfig+0x7dc>
 80091a4:	2320      	movs	r3, #32
 80091a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091aa:	e043      	b.n	8009234 <UART_SetConfig+0x7dc>
 80091ac:	2340      	movs	r3, #64	; 0x40
 80091ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091b2:	e03f      	b.n	8009234 <UART_SetConfig+0x7dc>
 80091b4:	2380      	movs	r3, #128	; 0x80
 80091b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091ba:	bf00      	nop
 80091bc:	e03a      	b.n	8009234 <UART_SetConfig+0x7dc>
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	4a76      	ldr	r2, [pc, #472]	; (800939c <UART_SetConfig+0x944>)
 80091c4:	4293      	cmp	r3, r2
 80091c6:	d132      	bne.n	800922e <UART_SetConfig+0x7d6>
 80091c8:	4b73      	ldr	r3, [pc, #460]	; (8009398 <UART_SetConfig+0x940>)
 80091ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80091cc:	f003 0307 	and.w	r3, r3, #7
 80091d0:	2b05      	cmp	r3, #5
 80091d2:	d827      	bhi.n	8009224 <UART_SetConfig+0x7cc>
 80091d4:	a201      	add	r2, pc, #4	; (adr r2, 80091dc <UART_SetConfig+0x784>)
 80091d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091da:	bf00      	nop
 80091dc:	080091f5 	.word	0x080091f5
 80091e0:	080091fd 	.word	0x080091fd
 80091e4:	08009205 	.word	0x08009205
 80091e8:	0800920d 	.word	0x0800920d
 80091ec:	08009215 	.word	0x08009215
 80091f0:	0800921d 	.word	0x0800921d
 80091f4:	2302      	movs	r3, #2
 80091f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80091fa:	e01b      	b.n	8009234 <UART_SetConfig+0x7dc>
 80091fc:	2304      	movs	r3, #4
 80091fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009202:	e017      	b.n	8009234 <UART_SetConfig+0x7dc>
 8009204:	2308      	movs	r3, #8
 8009206:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800920a:	e013      	b.n	8009234 <UART_SetConfig+0x7dc>
 800920c:	2310      	movs	r3, #16
 800920e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009212:	e00f      	b.n	8009234 <UART_SetConfig+0x7dc>
 8009214:	2320      	movs	r3, #32
 8009216:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800921a:	e00b      	b.n	8009234 <UART_SetConfig+0x7dc>
 800921c:	2340      	movs	r3, #64	; 0x40
 800921e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009222:	e007      	b.n	8009234 <UART_SetConfig+0x7dc>
 8009224:	2380      	movs	r3, #128	; 0x80
 8009226:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800922a:	bf00      	nop
 800922c:	e002      	b.n	8009234 <UART_SetConfig+0x7dc>
 800922e:	2380      	movs	r3, #128	; 0x80
 8009230:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	4a58      	ldr	r2, [pc, #352]	; (800939c <UART_SetConfig+0x944>)
 800923a:	4293      	cmp	r3, r2
 800923c:	f040 80b6 	bne.w	80093ac <UART_SetConfig+0x954>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009240:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009244:	2b08      	cmp	r3, #8
 8009246:	d019      	beq.n	800927c <UART_SetConfig+0x824>
 8009248:	2b08      	cmp	r3, #8
 800924a:	dc04      	bgt.n	8009256 <UART_SetConfig+0x7fe>
 800924c:	2b02      	cmp	r3, #2
 800924e:	d009      	beq.n	8009264 <UART_SetConfig+0x80c>
 8009250:	2b04      	cmp	r3, #4
 8009252:	d00b      	beq.n	800926c <UART_SetConfig+0x814>
 8009254:	e034      	b.n	80092c0 <UART_SetConfig+0x868>
 8009256:	2b20      	cmp	r3, #32
 8009258:	d02b      	beq.n	80092b2 <UART_SetConfig+0x85a>
 800925a:	2b40      	cmp	r3, #64	; 0x40
 800925c:	d02c      	beq.n	80092b8 <UART_SetConfig+0x860>
 800925e:	2b10      	cmp	r3, #16
 8009260:	d014      	beq.n	800928c <UART_SetConfig+0x834>
 8009262:	e02d      	b.n	80092c0 <UART_SetConfig+0x868>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009264:	f7fe fca2 	bl	8007bac <HAL_RCCEx_GetD3PCLK1Freq>
 8009268:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800926a:	e02f      	b.n	80092cc <UART_SetConfig+0x874>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800926c:	f107 0314 	add.w	r3, r7, #20
 8009270:	4618      	mov	r0, r3
 8009272:	f7fe fcb1 	bl	8007bd8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009276:	69bb      	ldr	r3, [r7, #24]
 8009278:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800927a:	e027      	b.n	80092cc <UART_SetConfig+0x874>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800927c:	f107 0308 	add.w	r3, r7, #8
 8009280:	4618      	mov	r0, r3
 8009282:	f7fe fdf5 	bl	8007e70 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800928a:	e01f      	b.n	80092cc <UART_SetConfig+0x874>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800928c:	4b42      	ldr	r3, [pc, #264]	; (8009398 <UART_SetConfig+0x940>)
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	f003 0320 	and.w	r3, r3, #32
 8009294:	2b00      	cmp	r3, #0
 8009296:	d009      	beq.n	80092ac <UART_SetConfig+0x854>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009298:	4b3f      	ldr	r3, [pc, #252]	; (8009398 <UART_SetConfig+0x940>)
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	08db      	lsrs	r3, r3, #3
 800929e:	f003 0303 	and.w	r3, r3, #3
 80092a2:	4a3f      	ldr	r2, [pc, #252]	; (80093a0 <UART_SetConfig+0x948>)
 80092a4:	fa22 f303 	lsr.w	r3, r2, r3
 80092a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80092aa:	e00f      	b.n	80092cc <UART_SetConfig+0x874>
          pclk = (uint32_t) HSI_VALUE;
 80092ac:	4b3c      	ldr	r3, [pc, #240]	; (80093a0 <UART_SetConfig+0x948>)
 80092ae:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80092b0:	e00c      	b.n	80092cc <UART_SetConfig+0x874>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80092b2:	4b3c      	ldr	r3, [pc, #240]	; (80093a4 <UART_SetConfig+0x94c>)
 80092b4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80092b6:	e009      	b.n	80092cc <UART_SetConfig+0x874>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80092b8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80092bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80092be:	e005      	b.n	80092cc <UART_SetConfig+0x874>
      default:
        pclk = 0U;
 80092c0:	2300      	movs	r3, #0
 80092c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80092c4:	2301      	movs	r3, #1
 80092c6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 80092ca:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80092cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	f000 8251 	beq.w	8009776 <UART_SetConfig+0xd1e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092d8:	4a33      	ldr	r2, [pc, #204]	; (80093a8 <UART_SetConfig+0x950>)
 80092da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80092de:	461a      	mov	r2, r3
 80092e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092e2:	fbb3 f3f2 	udiv	r3, r3, r2
 80092e6:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	685a      	ldr	r2, [r3, #4]
 80092ec:	4613      	mov	r3, r2
 80092ee:	005b      	lsls	r3, r3, #1
 80092f0:	4413      	add	r3, r2
 80092f2:	6a3a      	ldr	r2, [r7, #32]
 80092f4:	429a      	cmp	r2, r3
 80092f6:	d305      	bcc.n	8009304 <UART_SetConfig+0x8ac>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	685b      	ldr	r3, [r3, #4]
 80092fc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80092fe:	6a3a      	ldr	r2, [r7, #32]
 8009300:	429a      	cmp	r2, r3
 8009302:	d903      	bls.n	800930c <UART_SetConfig+0x8b4>
      {
        ret = HAL_ERROR;
 8009304:	2301      	movs	r3, #1
 8009306:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800930a:	e234      	b.n	8009776 <UART_SetConfig+0xd1e>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800930c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800930e:	4618      	mov	r0, r3
 8009310:	f04f 0100 	mov.w	r1, #0
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009318:	4a23      	ldr	r2, [pc, #140]	; (80093a8 <UART_SetConfig+0x950>)
 800931a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800931e:	b29b      	uxth	r3, r3
 8009320:	f04f 0400 	mov.w	r4, #0
 8009324:	461a      	mov	r2, r3
 8009326:	4623      	mov	r3, r4
 8009328:	f7f6 ffe2 	bl	80002f0 <__aeabi_uldivmod>
 800932c:	4603      	mov	r3, r0
 800932e:	460c      	mov	r4, r1
 8009330:	4619      	mov	r1, r3
 8009332:	4622      	mov	r2, r4
 8009334:	f04f 0300 	mov.w	r3, #0
 8009338:	f04f 0400 	mov.w	r4, #0
 800933c:	0214      	lsls	r4, r2, #8
 800933e:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8009342:	020b      	lsls	r3, r1, #8
 8009344:	687a      	ldr	r2, [r7, #4]
 8009346:	6852      	ldr	r2, [r2, #4]
 8009348:	0852      	lsrs	r2, r2, #1
 800934a:	4611      	mov	r1, r2
 800934c:	f04f 0200 	mov.w	r2, #0
 8009350:	eb13 0b01 	adds.w	fp, r3, r1
 8009354:	eb44 0c02 	adc.w	ip, r4, r2
 8009358:	4658      	mov	r0, fp
 800935a:	4661      	mov	r1, ip
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	685b      	ldr	r3, [r3, #4]
 8009360:	f04f 0400 	mov.w	r4, #0
 8009364:	461a      	mov	r2, r3
 8009366:	4623      	mov	r3, r4
 8009368:	f7f6 ffc2 	bl	80002f0 <__aeabi_uldivmod>
 800936c:	4603      	mov	r3, r0
 800936e:	460c      	mov	r4, r1
 8009370:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009372:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009374:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009378:	d308      	bcc.n	800938c <UART_SetConfig+0x934>
 800937a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800937c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009380:	d204      	bcs.n	800938c <UART_SetConfig+0x934>
        {
          huart->Instance->BRR = usartdiv;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009388:	60da      	str	r2, [r3, #12]
 800938a:	e1f4      	b.n	8009776 <UART_SetConfig+0xd1e>
        }
        else
        {
          ret = HAL_ERROR;
 800938c:	2301      	movs	r3, #1
 800938e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8009392:	e1f0      	b.n	8009776 <UART_SetConfig+0xd1e>
 8009394:	40011c00 	.word	0x40011c00
 8009398:	58024400 	.word	0x58024400
 800939c:	58000c00 	.word	0x58000c00
 80093a0:	03d09000 	.word	0x03d09000
 80093a4:	003d0900 	.word	0x003d0900
 80093a8:	0800b0ec 	.word	0x0800b0ec
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	69db      	ldr	r3, [r3, #28]
 80093b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80093b4:	f040 80f8 	bne.w	80095a8 <UART_SetConfig+0xb50>
  {
    switch (clocksource)
 80093b8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80093bc:	2b40      	cmp	r3, #64	; 0x40
 80093be:	f200 80b7 	bhi.w	8009530 <UART_SetConfig+0xad8>
 80093c2:	a201      	add	r2, pc, #4	; (adr r2, 80093c8 <UART_SetConfig+0x970>)
 80093c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093c8:	080094cd 	.word	0x080094cd
 80093cc:	080094d5 	.word	0x080094d5
 80093d0:	08009531 	.word	0x08009531
 80093d4:	08009531 	.word	0x08009531
 80093d8:	080094dd 	.word	0x080094dd
 80093dc:	08009531 	.word	0x08009531
 80093e0:	08009531 	.word	0x08009531
 80093e4:	08009531 	.word	0x08009531
 80093e8:	080094ed 	.word	0x080094ed
 80093ec:	08009531 	.word	0x08009531
 80093f0:	08009531 	.word	0x08009531
 80093f4:	08009531 	.word	0x08009531
 80093f8:	08009531 	.word	0x08009531
 80093fc:	08009531 	.word	0x08009531
 8009400:	08009531 	.word	0x08009531
 8009404:	08009531 	.word	0x08009531
 8009408:	080094fd 	.word	0x080094fd
 800940c:	08009531 	.word	0x08009531
 8009410:	08009531 	.word	0x08009531
 8009414:	08009531 	.word	0x08009531
 8009418:	08009531 	.word	0x08009531
 800941c:	08009531 	.word	0x08009531
 8009420:	08009531 	.word	0x08009531
 8009424:	08009531 	.word	0x08009531
 8009428:	08009531 	.word	0x08009531
 800942c:	08009531 	.word	0x08009531
 8009430:	08009531 	.word	0x08009531
 8009434:	08009531 	.word	0x08009531
 8009438:	08009531 	.word	0x08009531
 800943c:	08009531 	.word	0x08009531
 8009440:	08009531 	.word	0x08009531
 8009444:	08009531 	.word	0x08009531
 8009448:	08009523 	.word	0x08009523
 800944c:	08009531 	.word	0x08009531
 8009450:	08009531 	.word	0x08009531
 8009454:	08009531 	.word	0x08009531
 8009458:	08009531 	.word	0x08009531
 800945c:	08009531 	.word	0x08009531
 8009460:	08009531 	.word	0x08009531
 8009464:	08009531 	.word	0x08009531
 8009468:	08009531 	.word	0x08009531
 800946c:	08009531 	.word	0x08009531
 8009470:	08009531 	.word	0x08009531
 8009474:	08009531 	.word	0x08009531
 8009478:	08009531 	.word	0x08009531
 800947c:	08009531 	.word	0x08009531
 8009480:	08009531 	.word	0x08009531
 8009484:	08009531 	.word	0x08009531
 8009488:	08009531 	.word	0x08009531
 800948c:	08009531 	.word	0x08009531
 8009490:	08009531 	.word	0x08009531
 8009494:	08009531 	.word	0x08009531
 8009498:	08009531 	.word	0x08009531
 800949c:	08009531 	.word	0x08009531
 80094a0:	08009531 	.word	0x08009531
 80094a4:	08009531 	.word	0x08009531
 80094a8:	08009531 	.word	0x08009531
 80094ac:	08009531 	.word	0x08009531
 80094b0:	08009531 	.word	0x08009531
 80094b4:	08009531 	.word	0x08009531
 80094b8:	08009531 	.word	0x08009531
 80094bc:	08009531 	.word	0x08009531
 80094c0:	08009531 	.word	0x08009531
 80094c4:	08009531 	.word	0x08009531
 80094c8:	08009529 	.word	0x08009529
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80094cc:	f7fd fa68 	bl	80069a0 <HAL_RCC_GetPCLK1Freq>
 80094d0:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80094d2:	e033      	b.n	800953c <UART_SetConfig+0xae4>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80094d4:	f7fd fa7a 	bl	80069cc <HAL_RCC_GetPCLK2Freq>
 80094d8:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80094da:	e02f      	b.n	800953c <UART_SetConfig+0xae4>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80094dc:	f107 0314 	add.w	r3, r7, #20
 80094e0:	4618      	mov	r0, r3
 80094e2:	f7fe fb79 	bl	8007bd8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80094e6:	69bb      	ldr	r3, [r7, #24]
 80094e8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80094ea:	e027      	b.n	800953c <UART_SetConfig+0xae4>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80094ec:	f107 0308 	add.w	r3, r7, #8
 80094f0:	4618      	mov	r0, r3
 80094f2:	f7fe fcbd 	bl	8007e70 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80094fa:	e01f      	b.n	800953c <UART_SetConfig+0xae4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80094fc:	4ba8      	ldr	r3, [pc, #672]	; (80097a0 <UART_SetConfig+0xd48>)
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	f003 0320 	and.w	r3, r3, #32
 8009504:	2b00      	cmp	r3, #0
 8009506:	d009      	beq.n	800951c <UART_SetConfig+0xac4>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009508:	4ba5      	ldr	r3, [pc, #660]	; (80097a0 <UART_SetConfig+0xd48>)
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	08db      	lsrs	r3, r3, #3
 800950e:	f003 0303 	and.w	r3, r3, #3
 8009512:	4aa4      	ldr	r2, [pc, #656]	; (80097a4 <UART_SetConfig+0xd4c>)
 8009514:	fa22 f303 	lsr.w	r3, r2, r3
 8009518:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800951a:	e00f      	b.n	800953c <UART_SetConfig+0xae4>
          pclk = (uint32_t) HSI_VALUE;
 800951c:	4ba1      	ldr	r3, [pc, #644]	; (80097a4 <UART_SetConfig+0xd4c>)
 800951e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009520:	e00c      	b.n	800953c <UART_SetConfig+0xae4>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009522:	4ba1      	ldr	r3, [pc, #644]	; (80097a8 <UART_SetConfig+0xd50>)
 8009524:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009526:	e009      	b.n	800953c <UART_SetConfig+0xae4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009528:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800952c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800952e:	e005      	b.n	800953c <UART_SetConfig+0xae4>
      default:
        pclk = 0U;
 8009530:	2300      	movs	r3, #0
 8009532:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8009534:	2301      	movs	r3, #1
 8009536:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800953a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800953c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800953e:	2b00      	cmp	r3, #0
 8009540:	f000 8119 	beq.w	8009776 <UART_SetConfig+0xd1e>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009548:	4a98      	ldr	r2, [pc, #608]	; (80097ac <UART_SetConfig+0xd54>)
 800954a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800954e:	461a      	mov	r2, r3
 8009550:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009552:	fbb3 f3f2 	udiv	r3, r3, r2
 8009556:	005a      	lsls	r2, r3, #1
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	685b      	ldr	r3, [r3, #4]
 800955c:	085b      	lsrs	r3, r3, #1
 800955e:	441a      	add	r2, r3
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	685b      	ldr	r3, [r3, #4]
 8009564:	fbb2 f3f3 	udiv	r3, r2, r3
 8009568:	b29b      	uxth	r3, r3
 800956a:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800956c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800956e:	2b0f      	cmp	r3, #15
 8009570:	d916      	bls.n	80095a0 <UART_SetConfig+0xb48>
 8009572:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009574:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009578:	d212      	bcs.n	80095a0 <UART_SetConfig+0xb48>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800957a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800957c:	b29b      	uxth	r3, r3
 800957e:	f023 030f 	bic.w	r3, r3, #15
 8009582:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009586:	085b      	lsrs	r3, r3, #1
 8009588:	b29b      	uxth	r3, r3
 800958a:	f003 0307 	and.w	r3, r3, #7
 800958e:	b29a      	uxth	r2, r3
 8009590:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009592:	4313      	orrs	r3, r2
 8009594:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800959c:	60da      	str	r2, [r3, #12]
 800959e:	e0ea      	b.n	8009776 <UART_SetConfig+0xd1e>
      }
      else
      {
        ret = HAL_ERROR;
 80095a0:	2301      	movs	r3, #1
 80095a2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 80095a6:	e0e6      	b.n	8009776 <UART_SetConfig+0xd1e>
      }
    }
  }
  else
  {
    switch (clocksource)
 80095a8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80095ac:	2b40      	cmp	r3, #64	; 0x40
 80095ae:	f200 80b7 	bhi.w	8009720 <UART_SetConfig+0xcc8>
 80095b2:	a201      	add	r2, pc, #4	; (adr r2, 80095b8 <UART_SetConfig+0xb60>)
 80095b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095b8:	080096bd 	.word	0x080096bd
 80095bc:	080096c5 	.word	0x080096c5
 80095c0:	08009721 	.word	0x08009721
 80095c4:	08009721 	.word	0x08009721
 80095c8:	080096cd 	.word	0x080096cd
 80095cc:	08009721 	.word	0x08009721
 80095d0:	08009721 	.word	0x08009721
 80095d4:	08009721 	.word	0x08009721
 80095d8:	080096dd 	.word	0x080096dd
 80095dc:	08009721 	.word	0x08009721
 80095e0:	08009721 	.word	0x08009721
 80095e4:	08009721 	.word	0x08009721
 80095e8:	08009721 	.word	0x08009721
 80095ec:	08009721 	.word	0x08009721
 80095f0:	08009721 	.word	0x08009721
 80095f4:	08009721 	.word	0x08009721
 80095f8:	080096ed 	.word	0x080096ed
 80095fc:	08009721 	.word	0x08009721
 8009600:	08009721 	.word	0x08009721
 8009604:	08009721 	.word	0x08009721
 8009608:	08009721 	.word	0x08009721
 800960c:	08009721 	.word	0x08009721
 8009610:	08009721 	.word	0x08009721
 8009614:	08009721 	.word	0x08009721
 8009618:	08009721 	.word	0x08009721
 800961c:	08009721 	.word	0x08009721
 8009620:	08009721 	.word	0x08009721
 8009624:	08009721 	.word	0x08009721
 8009628:	08009721 	.word	0x08009721
 800962c:	08009721 	.word	0x08009721
 8009630:	08009721 	.word	0x08009721
 8009634:	08009721 	.word	0x08009721
 8009638:	08009713 	.word	0x08009713
 800963c:	08009721 	.word	0x08009721
 8009640:	08009721 	.word	0x08009721
 8009644:	08009721 	.word	0x08009721
 8009648:	08009721 	.word	0x08009721
 800964c:	08009721 	.word	0x08009721
 8009650:	08009721 	.word	0x08009721
 8009654:	08009721 	.word	0x08009721
 8009658:	08009721 	.word	0x08009721
 800965c:	08009721 	.word	0x08009721
 8009660:	08009721 	.word	0x08009721
 8009664:	08009721 	.word	0x08009721
 8009668:	08009721 	.word	0x08009721
 800966c:	08009721 	.word	0x08009721
 8009670:	08009721 	.word	0x08009721
 8009674:	08009721 	.word	0x08009721
 8009678:	08009721 	.word	0x08009721
 800967c:	08009721 	.word	0x08009721
 8009680:	08009721 	.word	0x08009721
 8009684:	08009721 	.word	0x08009721
 8009688:	08009721 	.word	0x08009721
 800968c:	08009721 	.word	0x08009721
 8009690:	08009721 	.word	0x08009721
 8009694:	08009721 	.word	0x08009721
 8009698:	08009721 	.word	0x08009721
 800969c:	08009721 	.word	0x08009721
 80096a0:	08009721 	.word	0x08009721
 80096a4:	08009721 	.word	0x08009721
 80096a8:	08009721 	.word	0x08009721
 80096ac:	08009721 	.word	0x08009721
 80096b0:	08009721 	.word	0x08009721
 80096b4:	08009721 	.word	0x08009721
 80096b8:	08009719 	.word	0x08009719
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80096bc:	f7fd f970 	bl	80069a0 <HAL_RCC_GetPCLK1Freq>
 80096c0:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80096c2:	e033      	b.n	800972c <UART_SetConfig+0xcd4>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80096c4:	f7fd f982 	bl	80069cc <HAL_RCC_GetPCLK2Freq>
 80096c8:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80096ca:	e02f      	b.n	800972c <UART_SetConfig+0xcd4>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80096cc:	f107 0314 	add.w	r3, r7, #20
 80096d0:	4618      	mov	r0, r3
 80096d2:	f7fe fa81 	bl	8007bd8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80096d6:	69bb      	ldr	r3, [r7, #24]
 80096d8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80096da:	e027      	b.n	800972c <UART_SetConfig+0xcd4>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80096dc:	f107 0308 	add.w	r3, r7, #8
 80096e0:	4618      	mov	r0, r3
 80096e2:	f7fe fbc5 	bl	8007e70 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80096ea:	e01f      	b.n	800972c <UART_SetConfig+0xcd4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80096ec:	4b2c      	ldr	r3, [pc, #176]	; (80097a0 <UART_SetConfig+0xd48>)
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	f003 0320 	and.w	r3, r3, #32
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d009      	beq.n	800970c <UART_SetConfig+0xcb4>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80096f8:	4b29      	ldr	r3, [pc, #164]	; (80097a0 <UART_SetConfig+0xd48>)
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	08db      	lsrs	r3, r3, #3
 80096fe:	f003 0303 	and.w	r3, r3, #3
 8009702:	4a28      	ldr	r2, [pc, #160]	; (80097a4 <UART_SetConfig+0xd4c>)
 8009704:	fa22 f303 	lsr.w	r3, r2, r3
 8009708:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800970a:	e00f      	b.n	800972c <UART_SetConfig+0xcd4>
          pclk = (uint32_t) HSI_VALUE;
 800970c:	4b25      	ldr	r3, [pc, #148]	; (80097a4 <UART_SetConfig+0xd4c>)
 800970e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009710:	e00c      	b.n	800972c <UART_SetConfig+0xcd4>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009712:	4b25      	ldr	r3, [pc, #148]	; (80097a8 <UART_SetConfig+0xd50>)
 8009714:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009716:	e009      	b.n	800972c <UART_SetConfig+0xcd4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009718:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800971c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800971e:	e005      	b.n	800972c <UART_SetConfig+0xcd4>
      default:
        pclk = 0U;
 8009720:	2300      	movs	r3, #0
 8009722:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8009724:	2301      	movs	r3, #1
 8009726:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800972a:	bf00      	nop
    }

    if (pclk != 0U)
 800972c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800972e:	2b00      	cmp	r3, #0
 8009730:	d021      	beq.n	8009776 <UART_SetConfig+0xd1e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009736:	4a1d      	ldr	r2, [pc, #116]	; (80097ac <UART_SetConfig+0xd54>)
 8009738:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800973c:	461a      	mov	r2, r3
 800973e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009740:	fbb3 f2f2 	udiv	r2, r3, r2
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	685b      	ldr	r3, [r3, #4]
 8009748:	085b      	lsrs	r3, r3, #1
 800974a:	441a      	add	r2, r3
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	685b      	ldr	r3, [r3, #4]
 8009750:	fbb2 f3f3 	udiv	r3, r2, r3
 8009754:	b29b      	uxth	r3, r3
 8009756:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009758:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800975a:	2b0f      	cmp	r3, #15
 800975c:	d908      	bls.n	8009770 <UART_SetConfig+0xd18>
 800975e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009760:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009764:	d204      	bcs.n	8009770 <UART_SetConfig+0xd18>
      {
        huart->Instance->BRR = usartdiv;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800976c:	60da      	str	r2, [r3, #12]
 800976e:	e002      	b.n	8009776 <UART_SetConfig+0xd1e>
      }
      else
      {
        ret = HAL_ERROR;
 8009770:	2301      	movs	r3, #1
 8009772:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	2201      	movs	r2, #1
 800977a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	2201      	movs	r2, #1
 8009782:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	2200      	movs	r2, #0
 800978a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	2200      	movs	r2, #0
 8009790:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 8009792:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 8009796:	4618      	mov	r0, r3
 8009798:	3738      	adds	r7, #56	; 0x38
 800979a:	46bd      	mov	sp, r7
 800979c:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 80097a0:	58024400 	.word	0x58024400
 80097a4:	03d09000 	.word	0x03d09000
 80097a8:	003d0900 	.word	0x003d0900
 80097ac:	0800b0ec 	.word	0x0800b0ec

080097b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80097b0:	b480      	push	{r7}
 80097b2:	b083      	sub	sp, #12
 80097b4:	af00      	add	r7, sp, #0
 80097b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097bc:	f003 0301 	and.w	r3, r3, #1
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d00a      	beq.n	80097da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	685b      	ldr	r3, [r3, #4]
 80097ca:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	430a      	orrs	r2, r1
 80097d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097de:	f003 0302 	and.w	r3, r3, #2
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d00a      	beq.n	80097fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	685b      	ldr	r3, [r3, #4]
 80097ec:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	430a      	orrs	r2, r1
 80097fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009800:	f003 0304 	and.w	r3, r3, #4
 8009804:	2b00      	cmp	r3, #0
 8009806:	d00a      	beq.n	800981e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	685b      	ldr	r3, [r3, #4]
 800980e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	430a      	orrs	r2, r1
 800981c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009822:	f003 0308 	and.w	r3, r3, #8
 8009826:	2b00      	cmp	r3, #0
 8009828:	d00a      	beq.n	8009840 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	685b      	ldr	r3, [r3, #4]
 8009830:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	430a      	orrs	r2, r1
 800983e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009844:	f003 0310 	and.w	r3, r3, #16
 8009848:	2b00      	cmp	r3, #0
 800984a:	d00a      	beq.n	8009862 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	689b      	ldr	r3, [r3, #8]
 8009852:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	430a      	orrs	r2, r1
 8009860:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009866:	f003 0320 	and.w	r3, r3, #32
 800986a:	2b00      	cmp	r3, #0
 800986c:	d00a      	beq.n	8009884 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	689b      	ldr	r3, [r3, #8]
 8009874:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	430a      	orrs	r2, r1
 8009882:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009888:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800988c:	2b00      	cmp	r3, #0
 800988e:	d01a      	beq.n	80098c6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	685b      	ldr	r3, [r3, #4]
 8009896:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	430a      	orrs	r2, r1
 80098a4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80098aa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80098ae:	d10a      	bne.n	80098c6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	685b      	ldr	r3, [r3, #4]
 80098b6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	430a      	orrs	r2, r1
 80098c4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d00a      	beq.n	80098e8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	685b      	ldr	r3, [r3, #4]
 80098d8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	430a      	orrs	r2, r1
 80098e6:	605a      	str	r2, [r3, #4]
  }
}
 80098e8:	bf00      	nop
 80098ea:	370c      	adds	r7, #12
 80098ec:	46bd      	mov	sp, r7
 80098ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f2:	4770      	bx	lr

080098f4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b086      	sub	sp, #24
 80098f8:	af02      	add	r7, sp, #8
 80098fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	2200      	movs	r2, #0
 8009900:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8009904:	f7f7 ffdc 	bl	80018c0 <HAL_GetTick>
 8009908:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	f003 0308 	and.w	r3, r3, #8
 8009914:	2b08      	cmp	r3, #8
 8009916:	d10e      	bne.n	8009936 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009918:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800991c:	9300      	str	r3, [sp, #0]
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	2200      	movs	r2, #0
 8009922:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009926:	6878      	ldr	r0, [r7, #4]
 8009928:	f000 f82c 	bl	8009984 <UART_WaitOnFlagUntilTimeout>
 800992c:	4603      	mov	r3, r0
 800992e:	2b00      	cmp	r3, #0
 8009930:	d001      	beq.n	8009936 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009932:	2303      	movs	r3, #3
 8009934:	e022      	b.n	800997c <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	f003 0304 	and.w	r3, r3, #4
 8009940:	2b04      	cmp	r3, #4
 8009942:	d10e      	bne.n	8009962 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009944:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009948:	9300      	str	r3, [sp, #0]
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	2200      	movs	r2, #0
 800994e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009952:	6878      	ldr	r0, [r7, #4]
 8009954:	f000 f816 	bl	8009984 <UART_WaitOnFlagUntilTimeout>
 8009958:	4603      	mov	r3, r0
 800995a:	2b00      	cmp	r3, #0
 800995c:	d001      	beq.n	8009962 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800995e:	2303      	movs	r3, #3
 8009960:	e00c      	b.n	800997c <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	2220      	movs	r2, #32
 8009966:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	2220      	movs	r2, #32
 800996e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	2200      	movs	r2, #0
 8009976:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800997a:	2300      	movs	r3, #0
}
 800997c:	4618      	mov	r0, r3
 800997e:	3710      	adds	r7, #16
 8009980:	46bd      	mov	sp, r7
 8009982:	bd80      	pop	{r7, pc}

08009984 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009984:	b580      	push	{r7, lr}
 8009986:	b084      	sub	sp, #16
 8009988:	af00      	add	r7, sp, #0
 800998a:	60f8      	str	r0, [r7, #12]
 800998c:	60b9      	str	r1, [r7, #8]
 800998e:	603b      	str	r3, [r7, #0]
 8009990:	4613      	mov	r3, r2
 8009992:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009994:	e062      	b.n	8009a5c <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009996:	69bb      	ldr	r3, [r7, #24]
 8009998:	f1b3 3fff 	cmp.w	r3, #4294967295
 800999c:	d05e      	beq.n	8009a5c <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800999e:	f7f7 ff8f 	bl	80018c0 <HAL_GetTick>
 80099a2:	4602      	mov	r2, r0
 80099a4:	683b      	ldr	r3, [r7, #0]
 80099a6:	1ad3      	subs	r3, r2, r3
 80099a8:	69ba      	ldr	r2, [r7, #24]
 80099aa:	429a      	cmp	r2, r3
 80099ac:	d302      	bcc.n	80099b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80099ae:	69bb      	ldr	r3, [r7, #24]
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d11d      	bne.n	80099f0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	681a      	ldr	r2, [r3, #0]
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80099c2:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	689a      	ldr	r2, [r3, #8]
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	f022 0201 	bic.w	r2, r2, #1
 80099d2:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	2220      	movs	r2, #32
 80099d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	2220      	movs	r2, #32
 80099e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	2200      	movs	r2, #0
 80099e8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80099ec:	2303      	movs	r3, #3
 80099ee:	e045      	b.n	8009a7c <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	f003 0304 	and.w	r3, r3, #4
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d02e      	beq.n	8009a5c <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	69db      	ldr	r3, [r3, #28]
 8009a04:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009a08:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009a0c:	d126      	bne.n	8009a5c <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009a16:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	681a      	ldr	r2, [r3, #0]
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009a26:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	689a      	ldr	r2, [r3, #8]
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	f022 0201 	bic.w	r2, r2, #1
 8009a36:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	2220      	movs	r2, #32
 8009a3c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	2220      	movs	r2, #32
 8009a44:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	2220      	movs	r2, #32
 8009a4c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	2200      	movs	r2, #0
 8009a54:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8009a58:	2303      	movs	r3, #3
 8009a5a:	e00f      	b.n	8009a7c <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	69da      	ldr	r2, [r3, #28]
 8009a62:	68bb      	ldr	r3, [r7, #8]
 8009a64:	4013      	ands	r3, r2
 8009a66:	68ba      	ldr	r2, [r7, #8]
 8009a68:	429a      	cmp	r2, r3
 8009a6a:	bf0c      	ite	eq
 8009a6c:	2301      	moveq	r3, #1
 8009a6e:	2300      	movne	r3, #0
 8009a70:	b2db      	uxtb	r3, r3
 8009a72:	461a      	mov	r2, r3
 8009a74:	79fb      	ldrb	r3, [r7, #7]
 8009a76:	429a      	cmp	r2, r3
 8009a78:	d08d      	beq.n	8009996 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009a7a:	2300      	movs	r3, #0
}
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	3710      	adds	r7, #16
 8009a80:	46bd      	mov	sp, r7
 8009a82:	bd80      	pop	{r7, pc}

08009a84 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009a84:	b480      	push	{r7}
 8009a86:	b085      	sub	sp, #20
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009a92:	2b01      	cmp	r3, #1
 8009a94:	d101      	bne.n	8009a9a <HAL_UARTEx_DisableFifoMode+0x16>
 8009a96:	2302      	movs	r3, #2
 8009a98:	e027      	b.n	8009aea <HAL_UARTEx_DisableFifoMode+0x66>
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	2201      	movs	r2, #1
 8009a9e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	2224      	movs	r2, #36	; 0x24
 8009aa6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	681a      	ldr	r2, [r3, #0]
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	f022 0201 	bic.w	r2, r2, #1
 8009ac0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009ac8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	2200      	movs	r2, #0
 8009ace:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	68fa      	ldr	r2, [r7, #12]
 8009ad6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	2220      	movs	r2, #32
 8009adc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009ae8:	2300      	movs	r3, #0
}
 8009aea:	4618      	mov	r0, r3
 8009aec:	3714      	adds	r7, #20
 8009aee:	46bd      	mov	sp, r7
 8009af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af4:	4770      	bx	lr

08009af6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009af6:	b580      	push	{r7, lr}
 8009af8:	b084      	sub	sp, #16
 8009afa:	af00      	add	r7, sp, #0
 8009afc:	6078      	str	r0, [r7, #4]
 8009afe:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009b06:	2b01      	cmp	r3, #1
 8009b08:	d101      	bne.n	8009b0e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009b0a:	2302      	movs	r3, #2
 8009b0c:	e02d      	b.n	8009b6a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	2201      	movs	r2, #1
 8009b12:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	2224      	movs	r2, #36	; 0x24
 8009b1a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	681a      	ldr	r2, [r3, #0]
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	f022 0201 	bic.w	r2, r2, #1
 8009b34:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	689b      	ldr	r3, [r3, #8]
 8009b3c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	683a      	ldr	r2, [r7, #0]
 8009b46:	430a      	orrs	r2, r1
 8009b48:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009b4a:	6878      	ldr	r0, [r7, #4]
 8009b4c:	f000 f850 	bl	8009bf0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	68fa      	ldr	r2, [r7, #12]
 8009b56:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	2220      	movs	r2, #32
 8009b5c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	2200      	movs	r2, #0
 8009b64:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009b68:	2300      	movs	r3, #0
}
 8009b6a:	4618      	mov	r0, r3
 8009b6c:	3710      	adds	r7, #16
 8009b6e:	46bd      	mov	sp, r7
 8009b70:	bd80      	pop	{r7, pc}

08009b72 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009b72:	b580      	push	{r7, lr}
 8009b74:	b084      	sub	sp, #16
 8009b76:	af00      	add	r7, sp, #0
 8009b78:	6078      	str	r0, [r7, #4]
 8009b7a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009b82:	2b01      	cmp	r3, #1
 8009b84:	d101      	bne.n	8009b8a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009b86:	2302      	movs	r3, #2
 8009b88:	e02d      	b.n	8009be6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	2201      	movs	r2, #1
 8009b8e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	2224      	movs	r2, #36	; 0x24
 8009b96:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	681a      	ldr	r2, [r3, #0]
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	f022 0201 	bic.w	r2, r2, #1
 8009bb0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	689b      	ldr	r3, [r3, #8]
 8009bb8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	683a      	ldr	r2, [r7, #0]
 8009bc2:	430a      	orrs	r2, r1
 8009bc4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009bc6:	6878      	ldr	r0, [r7, #4]
 8009bc8:	f000 f812 	bl	8009bf0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	68fa      	ldr	r2, [r7, #12]
 8009bd2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	2220      	movs	r2, #32
 8009bd8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	2200      	movs	r2, #0
 8009be0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009be4:	2300      	movs	r3, #0
}
 8009be6:	4618      	mov	r0, r3
 8009be8:	3710      	adds	r7, #16
 8009bea:	46bd      	mov	sp, r7
 8009bec:	bd80      	pop	{r7, pc}
	...

08009bf0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009bf0:	b480      	push	{r7}
 8009bf2:	b089      	sub	sp, #36	; 0x24
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8009bf8:	4a2f      	ldr	r2, [pc, #188]	; (8009cb8 <UARTEx_SetNbDataToProcess+0xc8>)
 8009bfa:	f107 0314 	add.w	r3, r7, #20
 8009bfe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009c02:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8009c06:	4a2d      	ldr	r2, [pc, #180]	; (8009cbc <UARTEx_SetNbDataToProcess+0xcc>)
 8009c08:	f107 030c 	add.w	r3, r7, #12
 8009c0c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009c10:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d108      	bne.n	8009c2e <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	2201      	movs	r2, #1
 8009c20:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	2201      	movs	r2, #1
 8009c28:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009c2c:	e03d      	b.n	8009caa <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009c2e:	2310      	movs	r3, #16
 8009c30:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009c32:	2310      	movs	r3, #16
 8009c34:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	689b      	ldr	r3, [r3, #8]
 8009c3c:	0e5b      	lsrs	r3, r3, #25
 8009c3e:	b2db      	uxtb	r3, r3
 8009c40:	f003 0307 	and.w	r3, r3, #7
 8009c44:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	689b      	ldr	r3, [r3, #8]
 8009c4c:	0f5b      	lsrs	r3, r3, #29
 8009c4e:	b2db      	uxtb	r3, r3
 8009c50:	f003 0307 	and.w	r3, r3, #7
 8009c54:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8009c56:	7fbb      	ldrb	r3, [r7, #30]
 8009c58:	7f3a      	ldrb	r2, [r7, #28]
 8009c5a:	f107 0120 	add.w	r1, r7, #32
 8009c5e:	440a      	add	r2, r1
 8009c60:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8009c64:	fb02 f303 	mul.w	r3, r2, r3
 8009c68:	7f3a      	ldrb	r2, [r7, #28]
 8009c6a:	f107 0120 	add.w	r1, r7, #32
 8009c6e:	440a      	add	r2, r1
 8009c70:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8009c74:	fb93 f3f2 	sdiv	r3, r3, r2
 8009c78:	b29a      	uxth	r2, r3
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8009c80:	7ffb      	ldrb	r3, [r7, #31]
 8009c82:	7f7a      	ldrb	r2, [r7, #29]
 8009c84:	f107 0120 	add.w	r1, r7, #32
 8009c88:	440a      	add	r2, r1
 8009c8a:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8009c8e:	fb02 f303 	mul.w	r3, r2, r3
 8009c92:	7f7a      	ldrb	r2, [r7, #29]
 8009c94:	f107 0120 	add.w	r1, r7, #32
 8009c98:	440a      	add	r2, r1
 8009c9a:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8009c9e:	fb93 f3f2 	sdiv	r3, r3, r2
 8009ca2:	b29a      	uxth	r2, r3
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8009caa:	bf00      	nop
 8009cac:	3724      	adds	r7, #36	; 0x24
 8009cae:	46bd      	mov	sp, r7
 8009cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb4:	4770      	bx	lr
 8009cb6:	bf00      	nop
 8009cb8:	0800a6dc 	.word	0x0800a6dc
 8009cbc:	0800a6e4 	.word	0x0800a6e4

08009cc0 <arm_fir_init_f32>:
 8009cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cc2:	9e06      	ldr	r6, [sp, #24]
 8009cc4:	f06f 4440 	mvn.w	r4, #3221225472	; 0xc0000000
 8009cc8:	460f      	mov	r7, r1
 8009cca:	6082      	str	r2, [r0, #8]
 8009ccc:	4434      	add	r4, r6
 8009cce:	4605      	mov	r5, r0
 8009cd0:	461e      	mov	r6, r3
 8009cd2:	8007      	strh	r7, [r0, #0]
 8009cd4:	19e2      	adds	r2, r4, r7
 8009cd6:	2100      	movs	r1, #0
 8009cd8:	4618      	mov	r0, r3
 8009cda:	0092      	lsls	r2, r2, #2
 8009cdc:	f000 f850 	bl	8009d80 <memset>
 8009ce0:	606e      	str	r6, [r5, #4]
 8009ce2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009ce4 <calloc>:
 8009ce4:	4b02      	ldr	r3, [pc, #8]	; (8009cf0 <calloc+0xc>)
 8009ce6:	460a      	mov	r2, r1
 8009ce8:	4601      	mov	r1, r0
 8009cea:	6818      	ldr	r0, [r3, #0]
 8009cec:	f000 b850 	b.w	8009d90 <_calloc_r>
 8009cf0:	24000014 	.word	0x24000014

08009cf4 <__errno>:
 8009cf4:	4b01      	ldr	r3, [pc, #4]	; (8009cfc <__errno+0x8>)
 8009cf6:	6818      	ldr	r0, [r3, #0]
 8009cf8:	4770      	bx	lr
 8009cfa:	bf00      	nop
 8009cfc:	24000014 	.word	0x24000014

08009d00 <exit>:
 8009d00:	b508      	push	{r3, lr}
 8009d02:	4b07      	ldr	r3, [pc, #28]	; (8009d20 <exit+0x20>)
 8009d04:	4604      	mov	r4, r0
 8009d06:	b113      	cbz	r3, 8009d0e <exit+0xe>
 8009d08:	2100      	movs	r1, #0
 8009d0a:	f3af 8000 	nop.w
 8009d0e:	4b05      	ldr	r3, [pc, #20]	; (8009d24 <exit+0x24>)
 8009d10:	6818      	ldr	r0, [r3, #0]
 8009d12:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8009d14:	b103      	cbz	r3, 8009d18 <exit+0x18>
 8009d16:	4798      	blx	r3
 8009d18:	4620      	mov	r0, r4
 8009d1a:	f7f7 fbf7 	bl	800150c <_exit>
 8009d1e:	bf00      	nop
 8009d20:	00000000 	.word	0x00000000
 8009d24:	0800b104 	.word	0x0800b104

08009d28 <__libc_init_array>:
 8009d28:	b570      	push	{r4, r5, r6, lr}
 8009d2a:	4e0d      	ldr	r6, [pc, #52]	; (8009d60 <__libc_init_array+0x38>)
 8009d2c:	4c0d      	ldr	r4, [pc, #52]	; (8009d64 <__libc_init_array+0x3c>)
 8009d2e:	1ba4      	subs	r4, r4, r6
 8009d30:	10a4      	asrs	r4, r4, #2
 8009d32:	2500      	movs	r5, #0
 8009d34:	42a5      	cmp	r5, r4
 8009d36:	d109      	bne.n	8009d4c <__libc_init_array+0x24>
 8009d38:	4e0b      	ldr	r6, [pc, #44]	; (8009d68 <__libc_init_array+0x40>)
 8009d3a:	4c0c      	ldr	r4, [pc, #48]	; (8009d6c <__libc_init_array+0x44>)
 8009d3c:	f000 fc9e 	bl	800a67c <_init>
 8009d40:	1ba4      	subs	r4, r4, r6
 8009d42:	10a4      	asrs	r4, r4, #2
 8009d44:	2500      	movs	r5, #0
 8009d46:	42a5      	cmp	r5, r4
 8009d48:	d105      	bne.n	8009d56 <__libc_init_array+0x2e>
 8009d4a:	bd70      	pop	{r4, r5, r6, pc}
 8009d4c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009d50:	4798      	blx	r3
 8009d52:	3501      	adds	r5, #1
 8009d54:	e7ee      	b.n	8009d34 <__libc_init_array+0xc>
 8009d56:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009d5a:	4798      	blx	r3
 8009d5c:	3501      	adds	r5, #1
 8009d5e:	e7f2      	b.n	8009d46 <__libc_init_array+0x1e>
 8009d60:	0800b170 	.word	0x0800b170
 8009d64:	0800b170 	.word	0x0800b170
 8009d68:	0800b170 	.word	0x0800b170
 8009d6c:	0800b174 	.word	0x0800b174

08009d70 <malloc>:
 8009d70:	4b02      	ldr	r3, [pc, #8]	; (8009d7c <malloc+0xc>)
 8009d72:	4601      	mov	r1, r0
 8009d74:	6818      	ldr	r0, [r3, #0]
 8009d76:	f000 b867 	b.w	8009e48 <_malloc_r>
 8009d7a:	bf00      	nop
 8009d7c:	24000014 	.word	0x24000014

08009d80 <memset>:
 8009d80:	4402      	add	r2, r0
 8009d82:	4603      	mov	r3, r0
 8009d84:	4293      	cmp	r3, r2
 8009d86:	d100      	bne.n	8009d8a <memset+0xa>
 8009d88:	4770      	bx	lr
 8009d8a:	f803 1b01 	strb.w	r1, [r3], #1
 8009d8e:	e7f9      	b.n	8009d84 <memset+0x4>

08009d90 <_calloc_r>:
 8009d90:	b538      	push	{r3, r4, r5, lr}
 8009d92:	fb02 f401 	mul.w	r4, r2, r1
 8009d96:	4621      	mov	r1, r4
 8009d98:	f000 f856 	bl	8009e48 <_malloc_r>
 8009d9c:	4605      	mov	r5, r0
 8009d9e:	b118      	cbz	r0, 8009da8 <_calloc_r+0x18>
 8009da0:	4622      	mov	r2, r4
 8009da2:	2100      	movs	r1, #0
 8009da4:	f7ff ffec 	bl	8009d80 <memset>
 8009da8:	4628      	mov	r0, r5
 8009daa:	bd38      	pop	{r3, r4, r5, pc}

08009dac <_free_r>:
 8009dac:	b538      	push	{r3, r4, r5, lr}
 8009dae:	4605      	mov	r5, r0
 8009db0:	2900      	cmp	r1, #0
 8009db2:	d045      	beq.n	8009e40 <_free_r+0x94>
 8009db4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009db8:	1f0c      	subs	r4, r1, #4
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	bfb8      	it	lt
 8009dbe:	18e4      	addlt	r4, r4, r3
 8009dc0:	f000 fbae 	bl	800a520 <__malloc_lock>
 8009dc4:	4a1f      	ldr	r2, [pc, #124]	; (8009e44 <_free_r+0x98>)
 8009dc6:	6813      	ldr	r3, [r2, #0]
 8009dc8:	4610      	mov	r0, r2
 8009dca:	b933      	cbnz	r3, 8009dda <_free_r+0x2e>
 8009dcc:	6063      	str	r3, [r4, #4]
 8009dce:	6014      	str	r4, [r2, #0]
 8009dd0:	4628      	mov	r0, r5
 8009dd2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009dd6:	f000 bba4 	b.w	800a522 <__malloc_unlock>
 8009dda:	42a3      	cmp	r3, r4
 8009ddc:	d90c      	bls.n	8009df8 <_free_r+0x4c>
 8009dde:	6821      	ldr	r1, [r4, #0]
 8009de0:	1862      	adds	r2, r4, r1
 8009de2:	4293      	cmp	r3, r2
 8009de4:	bf04      	itt	eq
 8009de6:	681a      	ldreq	r2, [r3, #0]
 8009de8:	685b      	ldreq	r3, [r3, #4]
 8009dea:	6063      	str	r3, [r4, #4]
 8009dec:	bf04      	itt	eq
 8009dee:	1852      	addeq	r2, r2, r1
 8009df0:	6022      	streq	r2, [r4, #0]
 8009df2:	6004      	str	r4, [r0, #0]
 8009df4:	e7ec      	b.n	8009dd0 <_free_r+0x24>
 8009df6:	4613      	mov	r3, r2
 8009df8:	685a      	ldr	r2, [r3, #4]
 8009dfa:	b10a      	cbz	r2, 8009e00 <_free_r+0x54>
 8009dfc:	42a2      	cmp	r2, r4
 8009dfe:	d9fa      	bls.n	8009df6 <_free_r+0x4a>
 8009e00:	6819      	ldr	r1, [r3, #0]
 8009e02:	1858      	adds	r0, r3, r1
 8009e04:	42a0      	cmp	r0, r4
 8009e06:	d10b      	bne.n	8009e20 <_free_r+0x74>
 8009e08:	6820      	ldr	r0, [r4, #0]
 8009e0a:	4401      	add	r1, r0
 8009e0c:	1858      	adds	r0, r3, r1
 8009e0e:	4282      	cmp	r2, r0
 8009e10:	6019      	str	r1, [r3, #0]
 8009e12:	d1dd      	bne.n	8009dd0 <_free_r+0x24>
 8009e14:	6810      	ldr	r0, [r2, #0]
 8009e16:	6852      	ldr	r2, [r2, #4]
 8009e18:	605a      	str	r2, [r3, #4]
 8009e1a:	4401      	add	r1, r0
 8009e1c:	6019      	str	r1, [r3, #0]
 8009e1e:	e7d7      	b.n	8009dd0 <_free_r+0x24>
 8009e20:	d902      	bls.n	8009e28 <_free_r+0x7c>
 8009e22:	230c      	movs	r3, #12
 8009e24:	602b      	str	r3, [r5, #0]
 8009e26:	e7d3      	b.n	8009dd0 <_free_r+0x24>
 8009e28:	6820      	ldr	r0, [r4, #0]
 8009e2a:	1821      	adds	r1, r4, r0
 8009e2c:	428a      	cmp	r2, r1
 8009e2e:	bf04      	itt	eq
 8009e30:	6811      	ldreq	r1, [r2, #0]
 8009e32:	6852      	ldreq	r2, [r2, #4]
 8009e34:	6062      	str	r2, [r4, #4]
 8009e36:	bf04      	itt	eq
 8009e38:	1809      	addeq	r1, r1, r0
 8009e3a:	6021      	streq	r1, [r4, #0]
 8009e3c:	605c      	str	r4, [r3, #4]
 8009e3e:	e7c7      	b.n	8009dd0 <_free_r+0x24>
 8009e40:	bd38      	pop	{r3, r4, r5, pc}
 8009e42:	bf00      	nop
 8009e44:	240000b0 	.word	0x240000b0

08009e48 <_malloc_r>:
 8009e48:	b570      	push	{r4, r5, r6, lr}
 8009e4a:	1ccd      	adds	r5, r1, #3
 8009e4c:	f025 0503 	bic.w	r5, r5, #3
 8009e50:	3508      	adds	r5, #8
 8009e52:	2d0c      	cmp	r5, #12
 8009e54:	bf38      	it	cc
 8009e56:	250c      	movcc	r5, #12
 8009e58:	2d00      	cmp	r5, #0
 8009e5a:	4606      	mov	r6, r0
 8009e5c:	db01      	blt.n	8009e62 <_malloc_r+0x1a>
 8009e5e:	42a9      	cmp	r1, r5
 8009e60:	d903      	bls.n	8009e6a <_malloc_r+0x22>
 8009e62:	230c      	movs	r3, #12
 8009e64:	6033      	str	r3, [r6, #0]
 8009e66:	2000      	movs	r0, #0
 8009e68:	bd70      	pop	{r4, r5, r6, pc}
 8009e6a:	f000 fb59 	bl	800a520 <__malloc_lock>
 8009e6e:	4a21      	ldr	r2, [pc, #132]	; (8009ef4 <_malloc_r+0xac>)
 8009e70:	6814      	ldr	r4, [r2, #0]
 8009e72:	4621      	mov	r1, r4
 8009e74:	b991      	cbnz	r1, 8009e9c <_malloc_r+0x54>
 8009e76:	4c20      	ldr	r4, [pc, #128]	; (8009ef8 <_malloc_r+0xb0>)
 8009e78:	6823      	ldr	r3, [r4, #0]
 8009e7a:	b91b      	cbnz	r3, 8009e84 <_malloc_r+0x3c>
 8009e7c:	4630      	mov	r0, r6
 8009e7e:	f000 f8a1 	bl	8009fc4 <_sbrk_r>
 8009e82:	6020      	str	r0, [r4, #0]
 8009e84:	4629      	mov	r1, r5
 8009e86:	4630      	mov	r0, r6
 8009e88:	f000 f89c 	bl	8009fc4 <_sbrk_r>
 8009e8c:	1c43      	adds	r3, r0, #1
 8009e8e:	d124      	bne.n	8009eda <_malloc_r+0x92>
 8009e90:	230c      	movs	r3, #12
 8009e92:	6033      	str	r3, [r6, #0]
 8009e94:	4630      	mov	r0, r6
 8009e96:	f000 fb44 	bl	800a522 <__malloc_unlock>
 8009e9a:	e7e4      	b.n	8009e66 <_malloc_r+0x1e>
 8009e9c:	680b      	ldr	r3, [r1, #0]
 8009e9e:	1b5b      	subs	r3, r3, r5
 8009ea0:	d418      	bmi.n	8009ed4 <_malloc_r+0x8c>
 8009ea2:	2b0b      	cmp	r3, #11
 8009ea4:	d90f      	bls.n	8009ec6 <_malloc_r+0x7e>
 8009ea6:	600b      	str	r3, [r1, #0]
 8009ea8:	50cd      	str	r5, [r1, r3]
 8009eaa:	18cc      	adds	r4, r1, r3
 8009eac:	4630      	mov	r0, r6
 8009eae:	f000 fb38 	bl	800a522 <__malloc_unlock>
 8009eb2:	f104 000b 	add.w	r0, r4, #11
 8009eb6:	1d23      	adds	r3, r4, #4
 8009eb8:	f020 0007 	bic.w	r0, r0, #7
 8009ebc:	1ac3      	subs	r3, r0, r3
 8009ebe:	d0d3      	beq.n	8009e68 <_malloc_r+0x20>
 8009ec0:	425a      	negs	r2, r3
 8009ec2:	50e2      	str	r2, [r4, r3]
 8009ec4:	e7d0      	b.n	8009e68 <_malloc_r+0x20>
 8009ec6:	428c      	cmp	r4, r1
 8009ec8:	684b      	ldr	r3, [r1, #4]
 8009eca:	bf16      	itet	ne
 8009ecc:	6063      	strne	r3, [r4, #4]
 8009ece:	6013      	streq	r3, [r2, #0]
 8009ed0:	460c      	movne	r4, r1
 8009ed2:	e7eb      	b.n	8009eac <_malloc_r+0x64>
 8009ed4:	460c      	mov	r4, r1
 8009ed6:	6849      	ldr	r1, [r1, #4]
 8009ed8:	e7cc      	b.n	8009e74 <_malloc_r+0x2c>
 8009eda:	1cc4      	adds	r4, r0, #3
 8009edc:	f024 0403 	bic.w	r4, r4, #3
 8009ee0:	42a0      	cmp	r0, r4
 8009ee2:	d005      	beq.n	8009ef0 <_malloc_r+0xa8>
 8009ee4:	1a21      	subs	r1, r4, r0
 8009ee6:	4630      	mov	r0, r6
 8009ee8:	f000 f86c 	bl	8009fc4 <_sbrk_r>
 8009eec:	3001      	adds	r0, #1
 8009eee:	d0cf      	beq.n	8009e90 <_malloc_r+0x48>
 8009ef0:	6025      	str	r5, [r4, #0]
 8009ef2:	e7db      	b.n	8009eac <_malloc_r+0x64>
 8009ef4:	240000b0 	.word	0x240000b0
 8009ef8:	240000b4 	.word	0x240000b4

08009efc <_puts_r>:
 8009efc:	b570      	push	{r4, r5, r6, lr}
 8009efe:	460e      	mov	r6, r1
 8009f00:	4605      	mov	r5, r0
 8009f02:	b118      	cbz	r0, 8009f0c <_puts_r+0x10>
 8009f04:	6983      	ldr	r3, [r0, #24]
 8009f06:	b90b      	cbnz	r3, 8009f0c <_puts_r+0x10>
 8009f08:	f000 fa1c 	bl	800a344 <__sinit>
 8009f0c:	69ab      	ldr	r3, [r5, #24]
 8009f0e:	68ac      	ldr	r4, [r5, #8]
 8009f10:	b913      	cbnz	r3, 8009f18 <_puts_r+0x1c>
 8009f12:	4628      	mov	r0, r5
 8009f14:	f000 fa16 	bl	800a344 <__sinit>
 8009f18:	4b23      	ldr	r3, [pc, #140]	; (8009fa8 <_puts_r+0xac>)
 8009f1a:	429c      	cmp	r4, r3
 8009f1c:	d117      	bne.n	8009f4e <_puts_r+0x52>
 8009f1e:	686c      	ldr	r4, [r5, #4]
 8009f20:	89a3      	ldrh	r3, [r4, #12]
 8009f22:	071b      	lsls	r3, r3, #28
 8009f24:	d51d      	bpl.n	8009f62 <_puts_r+0x66>
 8009f26:	6923      	ldr	r3, [r4, #16]
 8009f28:	b1db      	cbz	r3, 8009f62 <_puts_r+0x66>
 8009f2a:	3e01      	subs	r6, #1
 8009f2c:	68a3      	ldr	r3, [r4, #8]
 8009f2e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009f32:	3b01      	subs	r3, #1
 8009f34:	60a3      	str	r3, [r4, #8]
 8009f36:	b9e9      	cbnz	r1, 8009f74 <_puts_r+0x78>
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	da2e      	bge.n	8009f9a <_puts_r+0x9e>
 8009f3c:	4622      	mov	r2, r4
 8009f3e:	210a      	movs	r1, #10
 8009f40:	4628      	mov	r0, r5
 8009f42:	f000 f84f 	bl	8009fe4 <__swbuf_r>
 8009f46:	3001      	adds	r0, #1
 8009f48:	d011      	beq.n	8009f6e <_puts_r+0x72>
 8009f4a:	200a      	movs	r0, #10
 8009f4c:	e011      	b.n	8009f72 <_puts_r+0x76>
 8009f4e:	4b17      	ldr	r3, [pc, #92]	; (8009fac <_puts_r+0xb0>)
 8009f50:	429c      	cmp	r4, r3
 8009f52:	d101      	bne.n	8009f58 <_puts_r+0x5c>
 8009f54:	68ac      	ldr	r4, [r5, #8]
 8009f56:	e7e3      	b.n	8009f20 <_puts_r+0x24>
 8009f58:	4b15      	ldr	r3, [pc, #84]	; (8009fb0 <_puts_r+0xb4>)
 8009f5a:	429c      	cmp	r4, r3
 8009f5c:	bf08      	it	eq
 8009f5e:	68ec      	ldreq	r4, [r5, #12]
 8009f60:	e7de      	b.n	8009f20 <_puts_r+0x24>
 8009f62:	4621      	mov	r1, r4
 8009f64:	4628      	mov	r0, r5
 8009f66:	f000 f88f 	bl	800a088 <__swsetup_r>
 8009f6a:	2800      	cmp	r0, #0
 8009f6c:	d0dd      	beq.n	8009f2a <_puts_r+0x2e>
 8009f6e:	f04f 30ff 	mov.w	r0, #4294967295
 8009f72:	bd70      	pop	{r4, r5, r6, pc}
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	da04      	bge.n	8009f82 <_puts_r+0x86>
 8009f78:	69a2      	ldr	r2, [r4, #24]
 8009f7a:	429a      	cmp	r2, r3
 8009f7c:	dc06      	bgt.n	8009f8c <_puts_r+0x90>
 8009f7e:	290a      	cmp	r1, #10
 8009f80:	d004      	beq.n	8009f8c <_puts_r+0x90>
 8009f82:	6823      	ldr	r3, [r4, #0]
 8009f84:	1c5a      	adds	r2, r3, #1
 8009f86:	6022      	str	r2, [r4, #0]
 8009f88:	7019      	strb	r1, [r3, #0]
 8009f8a:	e7cf      	b.n	8009f2c <_puts_r+0x30>
 8009f8c:	4622      	mov	r2, r4
 8009f8e:	4628      	mov	r0, r5
 8009f90:	f000 f828 	bl	8009fe4 <__swbuf_r>
 8009f94:	3001      	adds	r0, #1
 8009f96:	d1c9      	bne.n	8009f2c <_puts_r+0x30>
 8009f98:	e7e9      	b.n	8009f6e <_puts_r+0x72>
 8009f9a:	6823      	ldr	r3, [r4, #0]
 8009f9c:	200a      	movs	r0, #10
 8009f9e:	1c5a      	adds	r2, r3, #1
 8009fa0:	6022      	str	r2, [r4, #0]
 8009fa2:	7018      	strb	r0, [r3, #0]
 8009fa4:	e7e5      	b.n	8009f72 <_puts_r+0x76>
 8009fa6:	bf00      	nop
 8009fa8:	0800b128 	.word	0x0800b128
 8009fac:	0800b148 	.word	0x0800b148
 8009fb0:	0800b108 	.word	0x0800b108

08009fb4 <puts>:
 8009fb4:	4b02      	ldr	r3, [pc, #8]	; (8009fc0 <puts+0xc>)
 8009fb6:	4601      	mov	r1, r0
 8009fb8:	6818      	ldr	r0, [r3, #0]
 8009fba:	f7ff bf9f 	b.w	8009efc <_puts_r>
 8009fbe:	bf00      	nop
 8009fc0:	24000014 	.word	0x24000014

08009fc4 <_sbrk_r>:
 8009fc4:	b538      	push	{r3, r4, r5, lr}
 8009fc6:	4c06      	ldr	r4, [pc, #24]	; (8009fe0 <_sbrk_r+0x1c>)
 8009fc8:	2300      	movs	r3, #0
 8009fca:	4605      	mov	r5, r0
 8009fcc:	4608      	mov	r0, r1
 8009fce:	6023      	str	r3, [r4, #0]
 8009fd0:	f7f7 fb14 	bl	80015fc <_sbrk>
 8009fd4:	1c43      	adds	r3, r0, #1
 8009fd6:	d102      	bne.n	8009fde <_sbrk_r+0x1a>
 8009fd8:	6823      	ldr	r3, [r4, #0]
 8009fda:	b103      	cbz	r3, 8009fde <_sbrk_r+0x1a>
 8009fdc:	602b      	str	r3, [r5, #0]
 8009fde:	bd38      	pop	{r3, r4, r5, pc}
 8009fe0:	24000300 	.word	0x24000300

08009fe4 <__swbuf_r>:
 8009fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fe6:	460e      	mov	r6, r1
 8009fe8:	4614      	mov	r4, r2
 8009fea:	4605      	mov	r5, r0
 8009fec:	b118      	cbz	r0, 8009ff6 <__swbuf_r+0x12>
 8009fee:	6983      	ldr	r3, [r0, #24]
 8009ff0:	b90b      	cbnz	r3, 8009ff6 <__swbuf_r+0x12>
 8009ff2:	f000 f9a7 	bl	800a344 <__sinit>
 8009ff6:	4b21      	ldr	r3, [pc, #132]	; (800a07c <__swbuf_r+0x98>)
 8009ff8:	429c      	cmp	r4, r3
 8009ffa:	d12a      	bne.n	800a052 <__swbuf_r+0x6e>
 8009ffc:	686c      	ldr	r4, [r5, #4]
 8009ffe:	69a3      	ldr	r3, [r4, #24]
 800a000:	60a3      	str	r3, [r4, #8]
 800a002:	89a3      	ldrh	r3, [r4, #12]
 800a004:	071a      	lsls	r2, r3, #28
 800a006:	d52e      	bpl.n	800a066 <__swbuf_r+0x82>
 800a008:	6923      	ldr	r3, [r4, #16]
 800a00a:	b363      	cbz	r3, 800a066 <__swbuf_r+0x82>
 800a00c:	6923      	ldr	r3, [r4, #16]
 800a00e:	6820      	ldr	r0, [r4, #0]
 800a010:	1ac0      	subs	r0, r0, r3
 800a012:	6963      	ldr	r3, [r4, #20]
 800a014:	b2f6      	uxtb	r6, r6
 800a016:	4283      	cmp	r3, r0
 800a018:	4637      	mov	r7, r6
 800a01a:	dc04      	bgt.n	800a026 <__swbuf_r+0x42>
 800a01c:	4621      	mov	r1, r4
 800a01e:	4628      	mov	r0, r5
 800a020:	f000 f926 	bl	800a270 <_fflush_r>
 800a024:	bb28      	cbnz	r0, 800a072 <__swbuf_r+0x8e>
 800a026:	68a3      	ldr	r3, [r4, #8]
 800a028:	3b01      	subs	r3, #1
 800a02a:	60a3      	str	r3, [r4, #8]
 800a02c:	6823      	ldr	r3, [r4, #0]
 800a02e:	1c5a      	adds	r2, r3, #1
 800a030:	6022      	str	r2, [r4, #0]
 800a032:	701e      	strb	r6, [r3, #0]
 800a034:	6963      	ldr	r3, [r4, #20]
 800a036:	3001      	adds	r0, #1
 800a038:	4283      	cmp	r3, r0
 800a03a:	d004      	beq.n	800a046 <__swbuf_r+0x62>
 800a03c:	89a3      	ldrh	r3, [r4, #12]
 800a03e:	07db      	lsls	r3, r3, #31
 800a040:	d519      	bpl.n	800a076 <__swbuf_r+0x92>
 800a042:	2e0a      	cmp	r6, #10
 800a044:	d117      	bne.n	800a076 <__swbuf_r+0x92>
 800a046:	4621      	mov	r1, r4
 800a048:	4628      	mov	r0, r5
 800a04a:	f000 f911 	bl	800a270 <_fflush_r>
 800a04e:	b190      	cbz	r0, 800a076 <__swbuf_r+0x92>
 800a050:	e00f      	b.n	800a072 <__swbuf_r+0x8e>
 800a052:	4b0b      	ldr	r3, [pc, #44]	; (800a080 <__swbuf_r+0x9c>)
 800a054:	429c      	cmp	r4, r3
 800a056:	d101      	bne.n	800a05c <__swbuf_r+0x78>
 800a058:	68ac      	ldr	r4, [r5, #8]
 800a05a:	e7d0      	b.n	8009ffe <__swbuf_r+0x1a>
 800a05c:	4b09      	ldr	r3, [pc, #36]	; (800a084 <__swbuf_r+0xa0>)
 800a05e:	429c      	cmp	r4, r3
 800a060:	bf08      	it	eq
 800a062:	68ec      	ldreq	r4, [r5, #12]
 800a064:	e7cb      	b.n	8009ffe <__swbuf_r+0x1a>
 800a066:	4621      	mov	r1, r4
 800a068:	4628      	mov	r0, r5
 800a06a:	f000 f80d 	bl	800a088 <__swsetup_r>
 800a06e:	2800      	cmp	r0, #0
 800a070:	d0cc      	beq.n	800a00c <__swbuf_r+0x28>
 800a072:	f04f 37ff 	mov.w	r7, #4294967295
 800a076:	4638      	mov	r0, r7
 800a078:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a07a:	bf00      	nop
 800a07c:	0800b128 	.word	0x0800b128
 800a080:	0800b148 	.word	0x0800b148
 800a084:	0800b108 	.word	0x0800b108

0800a088 <__swsetup_r>:
 800a088:	4b32      	ldr	r3, [pc, #200]	; (800a154 <__swsetup_r+0xcc>)
 800a08a:	b570      	push	{r4, r5, r6, lr}
 800a08c:	681d      	ldr	r5, [r3, #0]
 800a08e:	4606      	mov	r6, r0
 800a090:	460c      	mov	r4, r1
 800a092:	b125      	cbz	r5, 800a09e <__swsetup_r+0x16>
 800a094:	69ab      	ldr	r3, [r5, #24]
 800a096:	b913      	cbnz	r3, 800a09e <__swsetup_r+0x16>
 800a098:	4628      	mov	r0, r5
 800a09a:	f000 f953 	bl	800a344 <__sinit>
 800a09e:	4b2e      	ldr	r3, [pc, #184]	; (800a158 <__swsetup_r+0xd0>)
 800a0a0:	429c      	cmp	r4, r3
 800a0a2:	d10f      	bne.n	800a0c4 <__swsetup_r+0x3c>
 800a0a4:	686c      	ldr	r4, [r5, #4]
 800a0a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0aa:	b29a      	uxth	r2, r3
 800a0ac:	0715      	lsls	r5, r2, #28
 800a0ae:	d42c      	bmi.n	800a10a <__swsetup_r+0x82>
 800a0b0:	06d0      	lsls	r0, r2, #27
 800a0b2:	d411      	bmi.n	800a0d8 <__swsetup_r+0x50>
 800a0b4:	2209      	movs	r2, #9
 800a0b6:	6032      	str	r2, [r6, #0]
 800a0b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a0bc:	81a3      	strh	r3, [r4, #12]
 800a0be:	f04f 30ff 	mov.w	r0, #4294967295
 800a0c2:	e03e      	b.n	800a142 <__swsetup_r+0xba>
 800a0c4:	4b25      	ldr	r3, [pc, #148]	; (800a15c <__swsetup_r+0xd4>)
 800a0c6:	429c      	cmp	r4, r3
 800a0c8:	d101      	bne.n	800a0ce <__swsetup_r+0x46>
 800a0ca:	68ac      	ldr	r4, [r5, #8]
 800a0cc:	e7eb      	b.n	800a0a6 <__swsetup_r+0x1e>
 800a0ce:	4b24      	ldr	r3, [pc, #144]	; (800a160 <__swsetup_r+0xd8>)
 800a0d0:	429c      	cmp	r4, r3
 800a0d2:	bf08      	it	eq
 800a0d4:	68ec      	ldreq	r4, [r5, #12]
 800a0d6:	e7e6      	b.n	800a0a6 <__swsetup_r+0x1e>
 800a0d8:	0751      	lsls	r1, r2, #29
 800a0da:	d512      	bpl.n	800a102 <__swsetup_r+0x7a>
 800a0dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a0de:	b141      	cbz	r1, 800a0f2 <__swsetup_r+0x6a>
 800a0e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a0e4:	4299      	cmp	r1, r3
 800a0e6:	d002      	beq.n	800a0ee <__swsetup_r+0x66>
 800a0e8:	4630      	mov	r0, r6
 800a0ea:	f7ff fe5f 	bl	8009dac <_free_r>
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	6363      	str	r3, [r4, #52]	; 0x34
 800a0f2:	89a3      	ldrh	r3, [r4, #12]
 800a0f4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a0f8:	81a3      	strh	r3, [r4, #12]
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	6063      	str	r3, [r4, #4]
 800a0fe:	6923      	ldr	r3, [r4, #16]
 800a100:	6023      	str	r3, [r4, #0]
 800a102:	89a3      	ldrh	r3, [r4, #12]
 800a104:	f043 0308 	orr.w	r3, r3, #8
 800a108:	81a3      	strh	r3, [r4, #12]
 800a10a:	6923      	ldr	r3, [r4, #16]
 800a10c:	b94b      	cbnz	r3, 800a122 <__swsetup_r+0x9a>
 800a10e:	89a3      	ldrh	r3, [r4, #12]
 800a110:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a114:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a118:	d003      	beq.n	800a122 <__swsetup_r+0x9a>
 800a11a:	4621      	mov	r1, r4
 800a11c:	4630      	mov	r0, r6
 800a11e:	f000 f9bf 	bl	800a4a0 <__smakebuf_r>
 800a122:	89a2      	ldrh	r2, [r4, #12]
 800a124:	f012 0301 	ands.w	r3, r2, #1
 800a128:	d00c      	beq.n	800a144 <__swsetup_r+0xbc>
 800a12a:	2300      	movs	r3, #0
 800a12c:	60a3      	str	r3, [r4, #8]
 800a12e:	6963      	ldr	r3, [r4, #20]
 800a130:	425b      	negs	r3, r3
 800a132:	61a3      	str	r3, [r4, #24]
 800a134:	6923      	ldr	r3, [r4, #16]
 800a136:	b953      	cbnz	r3, 800a14e <__swsetup_r+0xc6>
 800a138:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a13c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800a140:	d1ba      	bne.n	800a0b8 <__swsetup_r+0x30>
 800a142:	bd70      	pop	{r4, r5, r6, pc}
 800a144:	0792      	lsls	r2, r2, #30
 800a146:	bf58      	it	pl
 800a148:	6963      	ldrpl	r3, [r4, #20]
 800a14a:	60a3      	str	r3, [r4, #8]
 800a14c:	e7f2      	b.n	800a134 <__swsetup_r+0xac>
 800a14e:	2000      	movs	r0, #0
 800a150:	e7f7      	b.n	800a142 <__swsetup_r+0xba>
 800a152:	bf00      	nop
 800a154:	24000014 	.word	0x24000014
 800a158:	0800b128 	.word	0x0800b128
 800a15c:	0800b148 	.word	0x0800b148
 800a160:	0800b108 	.word	0x0800b108

0800a164 <__sflush_r>:
 800a164:	898a      	ldrh	r2, [r1, #12]
 800a166:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a16a:	4605      	mov	r5, r0
 800a16c:	0710      	lsls	r0, r2, #28
 800a16e:	460c      	mov	r4, r1
 800a170:	d458      	bmi.n	800a224 <__sflush_r+0xc0>
 800a172:	684b      	ldr	r3, [r1, #4]
 800a174:	2b00      	cmp	r3, #0
 800a176:	dc05      	bgt.n	800a184 <__sflush_r+0x20>
 800a178:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	dc02      	bgt.n	800a184 <__sflush_r+0x20>
 800a17e:	2000      	movs	r0, #0
 800a180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a184:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a186:	2e00      	cmp	r6, #0
 800a188:	d0f9      	beq.n	800a17e <__sflush_r+0x1a>
 800a18a:	2300      	movs	r3, #0
 800a18c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a190:	682f      	ldr	r7, [r5, #0]
 800a192:	6a21      	ldr	r1, [r4, #32]
 800a194:	602b      	str	r3, [r5, #0]
 800a196:	d032      	beq.n	800a1fe <__sflush_r+0x9a>
 800a198:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a19a:	89a3      	ldrh	r3, [r4, #12]
 800a19c:	075a      	lsls	r2, r3, #29
 800a19e:	d505      	bpl.n	800a1ac <__sflush_r+0x48>
 800a1a0:	6863      	ldr	r3, [r4, #4]
 800a1a2:	1ac0      	subs	r0, r0, r3
 800a1a4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a1a6:	b10b      	cbz	r3, 800a1ac <__sflush_r+0x48>
 800a1a8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a1aa:	1ac0      	subs	r0, r0, r3
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	4602      	mov	r2, r0
 800a1b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a1b2:	6a21      	ldr	r1, [r4, #32]
 800a1b4:	4628      	mov	r0, r5
 800a1b6:	47b0      	blx	r6
 800a1b8:	1c43      	adds	r3, r0, #1
 800a1ba:	89a3      	ldrh	r3, [r4, #12]
 800a1bc:	d106      	bne.n	800a1cc <__sflush_r+0x68>
 800a1be:	6829      	ldr	r1, [r5, #0]
 800a1c0:	291d      	cmp	r1, #29
 800a1c2:	d848      	bhi.n	800a256 <__sflush_r+0xf2>
 800a1c4:	4a29      	ldr	r2, [pc, #164]	; (800a26c <__sflush_r+0x108>)
 800a1c6:	40ca      	lsrs	r2, r1
 800a1c8:	07d6      	lsls	r6, r2, #31
 800a1ca:	d544      	bpl.n	800a256 <__sflush_r+0xf2>
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	6062      	str	r2, [r4, #4]
 800a1d0:	04d9      	lsls	r1, r3, #19
 800a1d2:	6922      	ldr	r2, [r4, #16]
 800a1d4:	6022      	str	r2, [r4, #0]
 800a1d6:	d504      	bpl.n	800a1e2 <__sflush_r+0x7e>
 800a1d8:	1c42      	adds	r2, r0, #1
 800a1da:	d101      	bne.n	800a1e0 <__sflush_r+0x7c>
 800a1dc:	682b      	ldr	r3, [r5, #0]
 800a1de:	b903      	cbnz	r3, 800a1e2 <__sflush_r+0x7e>
 800a1e0:	6560      	str	r0, [r4, #84]	; 0x54
 800a1e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a1e4:	602f      	str	r7, [r5, #0]
 800a1e6:	2900      	cmp	r1, #0
 800a1e8:	d0c9      	beq.n	800a17e <__sflush_r+0x1a>
 800a1ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a1ee:	4299      	cmp	r1, r3
 800a1f0:	d002      	beq.n	800a1f8 <__sflush_r+0x94>
 800a1f2:	4628      	mov	r0, r5
 800a1f4:	f7ff fdda 	bl	8009dac <_free_r>
 800a1f8:	2000      	movs	r0, #0
 800a1fa:	6360      	str	r0, [r4, #52]	; 0x34
 800a1fc:	e7c0      	b.n	800a180 <__sflush_r+0x1c>
 800a1fe:	2301      	movs	r3, #1
 800a200:	4628      	mov	r0, r5
 800a202:	47b0      	blx	r6
 800a204:	1c41      	adds	r1, r0, #1
 800a206:	d1c8      	bne.n	800a19a <__sflush_r+0x36>
 800a208:	682b      	ldr	r3, [r5, #0]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d0c5      	beq.n	800a19a <__sflush_r+0x36>
 800a20e:	2b1d      	cmp	r3, #29
 800a210:	d001      	beq.n	800a216 <__sflush_r+0xb2>
 800a212:	2b16      	cmp	r3, #22
 800a214:	d101      	bne.n	800a21a <__sflush_r+0xb6>
 800a216:	602f      	str	r7, [r5, #0]
 800a218:	e7b1      	b.n	800a17e <__sflush_r+0x1a>
 800a21a:	89a3      	ldrh	r3, [r4, #12]
 800a21c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a220:	81a3      	strh	r3, [r4, #12]
 800a222:	e7ad      	b.n	800a180 <__sflush_r+0x1c>
 800a224:	690f      	ldr	r7, [r1, #16]
 800a226:	2f00      	cmp	r7, #0
 800a228:	d0a9      	beq.n	800a17e <__sflush_r+0x1a>
 800a22a:	0793      	lsls	r3, r2, #30
 800a22c:	680e      	ldr	r6, [r1, #0]
 800a22e:	bf08      	it	eq
 800a230:	694b      	ldreq	r3, [r1, #20]
 800a232:	600f      	str	r7, [r1, #0]
 800a234:	bf18      	it	ne
 800a236:	2300      	movne	r3, #0
 800a238:	eba6 0807 	sub.w	r8, r6, r7
 800a23c:	608b      	str	r3, [r1, #8]
 800a23e:	f1b8 0f00 	cmp.w	r8, #0
 800a242:	dd9c      	ble.n	800a17e <__sflush_r+0x1a>
 800a244:	4643      	mov	r3, r8
 800a246:	463a      	mov	r2, r7
 800a248:	6a21      	ldr	r1, [r4, #32]
 800a24a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a24c:	4628      	mov	r0, r5
 800a24e:	47b0      	blx	r6
 800a250:	2800      	cmp	r0, #0
 800a252:	dc06      	bgt.n	800a262 <__sflush_r+0xfe>
 800a254:	89a3      	ldrh	r3, [r4, #12]
 800a256:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a25a:	81a3      	strh	r3, [r4, #12]
 800a25c:	f04f 30ff 	mov.w	r0, #4294967295
 800a260:	e78e      	b.n	800a180 <__sflush_r+0x1c>
 800a262:	4407      	add	r7, r0
 800a264:	eba8 0800 	sub.w	r8, r8, r0
 800a268:	e7e9      	b.n	800a23e <__sflush_r+0xda>
 800a26a:	bf00      	nop
 800a26c:	20400001 	.word	0x20400001

0800a270 <_fflush_r>:
 800a270:	b538      	push	{r3, r4, r5, lr}
 800a272:	690b      	ldr	r3, [r1, #16]
 800a274:	4605      	mov	r5, r0
 800a276:	460c      	mov	r4, r1
 800a278:	b1db      	cbz	r3, 800a2b2 <_fflush_r+0x42>
 800a27a:	b118      	cbz	r0, 800a284 <_fflush_r+0x14>
 800a27c:	6983      	ldr	r3, [r0, #24]
 800a27e:	b90b      	cbnz	r3, 800a284 <_fflush_r+0x14>
 800a280:	f000 f860 	bl	800a344 <__sinit>
 800a284:	4b0c      	ldr	r3, [pc, #48]	; (800a2b8 <_fflush_r+0x48>)
 800a286:	429c      	cmp	r4, r3
 800a288:	d109      	bne.n	800a29e <_fflush_r+0x2e>
 800a28a:	686c      	ldr	r4, [r5, #4]
 800a28c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a290:	b17b      	cbz	r3, 800a2b2 <_fflush_r+0x42>
 800a292:	4621      	mov	r1, r4
 800a294:	4628      	mov	r0, r5
 800a296:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a29a:	f7ff bf63 	b.w	800a164 <__sflush_r>
 800a29e:	4b07      	ldr	r3, [pc, #28]	; (800a2bc <_fflush_r+0x4c>)
 800a2a0:	429c      	cmp	r4, r3
 800a2a2:	d101      	bne.n	800a2a8 <_fflush_r+0x38>
 800a2a4:	68ac      	ldr	r4, [r5, #8]
 800a2a6:	e7f1      	b.n	800a28c <_fflush_r+0x1c>
 800a2a8:	4b05      	ldr	r3, [pc, #20]	; (800a2c0 <_fflush_r+0x50>)
 800a2aa:	429c      	cmp	r4, r3
 800a2ac:	bf08      	it	eq
 800a2ae:	68ec      	ldreq	r4, [r5, #12]
 800a2b0:	e7ec      	b.n	800a28c <_fflush_r+0x1c>
 800a2b2:	2000      	movs	r0, #0
 800a2b4:	bd38      	pop	{r3, r4, r5, pc}
 800a2b6:	bf00      	nop
 800a2b8:	0800b128 	.word	0x0800b128
 800a2bc:	0800b148 	.word	0x0800b148
 800a2c0:	0800b108 	.word	0x0800b108

0800a2c4 <std>:
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	b510      	push	{r4, lr}
 800a2c8:	4604      	mov	r4, r0
 800a2ca:	e9c0 3300 	strd	r3, r3, [r0]
 800a2ce:	6083      	str	r3, [r0, #8]
 800a2d0:	8181      	strh	r1, [r0, #12]
 800a2d2:	6643      	str	r3, [r0, #100]	; 0x64
 800a2d4:	81c2      	strh	r2, [r0, #14]
 800a2d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a2da:	6183      	str	r3, [r0, #24]
 800a2dc:	4619      	mov	r1, r3
 800a2de:	2208      	movs	r2, #8
 800a2e0:	305c      	adds	r0, #92	; 0x5c
 800a2e2:	f7ff fd4d 	bl	8009d80 <memset>
 800a2e6:	4b05      	ldr	r3, [pc, #20]	; (800a2fc <std+0x38>)
 800a2e8:	6263      	str	r3, [r4, #36]	; 0x24
 800a2ea:	4b05      	ldr	r3, [pc, #20]	; (800a300 <std+0x3c>)
 800a2ec:	62a3      	str	r3, [r4, #40]	; 0x28
 800a2ee:	4b05      	ldr	r3, [pc, #20]	; (800a304 <std+0x40>)
 800a2f0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a2f2:	4b05      	ldr	r3, [pc, #20]	; (800a308 <std+0x44>)
 800a2f4:	6224      	str	r4, [r4, #32]
 800a2f6:	6323      	str	r3, [r4, #48]	; 0x30
 800a2f8:	bd10      	pop	{r4, pc}
 800a2fa:	bf00      	nop
 800a2fc:	0800a525 	.word	0x0800a525
 800a300:	0800a547 	.word	0x0800a547
 800a304:	0800a57f 	.word	0x0800a57f
 800a308:	0800a5a3 	.word	0x0800a5a3

0800a30c <_cleanup_r>:
 800a30c:	4901      	ldr	r1, [pc, #4]	; (800a314 <_cleanup_r+0x8>)
 800a30e:	f000 b885 	b.w	800a41c <_fwalk_reent>
 800a312:	bf00      	nop
 800a314:	0800a271 	.word	0x0800a271

0800a318 <__sfmoreglue>:
 800a318:	b570      	push	{r4, r5, r6, lr}
 800a31a:	1e4a      	subs	r2, r1, #1
 800a31c:	2568      	movs	r5, #104	; 0x68
 800a31e:	4355      	muls	r5, r2
 800a320:	460e      	mov	r6, r1
 800a322:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a326:	f7ff fd8f 	bl	8009e48 <_malloc_r>
 800a32a:	4604      	mov	r4, r0
 800a32c:	b140      	cbz	r0, 800a340 <__sfmoreglue+0x28>
 800a32e:	2100      	movs	r1, #0
 800a330:	e9c0 1600 	strd	r1, r6, [r0]
 800a334:	300c      	adds	r0, #12
 800a336:	60a0      	str	r0, [r4, #8]
 800a338:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a33c:	f7ff fd20 	bl	8009d80 <memset>
 800a340:	4620      	mov	r0, r4
 800a342:	bd70      	pop	{r4, r5, r6, pc}

0800a344 <__sinit>:
 800a344:	6983      	ldr	r3, [r0, #24]
 800a346:	b510      	push	{r4, lr}
 800a348:	4604      	mov	r4, r0
 800a34a:	bb33      	cbnz	r3, 800a39a <__sinit+0x56>
 800a34c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800a350:	6503      	str	r3, [r0, #80]	; 0x50
 800a352:	4b12      	ldr	r3, [pc, #72]	; (800a39c <__sinit+0x58>)
 800a354:	4a12      	ldr	r2, [pc, #72]	; (800a3a0 <__sinit+0x5c>)
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	6282      	str	r2, [r0, #40]	; 0x28
 800a35a:	4298      	cmp	r0, r3
 800a35c:	bf04      	itt	eq
 800a35e:	2301      	moveq	r3, #1
 800a360:	6183      	streq	r3, [r0, #24]
 800a362:	f000 f81f 	bl	800a3a4 <__sfp>
 800a366:	6060      	str	r0, [r4, #4]
 800a368:	4620      	mov	r0, r4
 800a36a:	f000 f81b 	bl	800a3a4 <__sfp>
 800a36e:	60a0      	str	r0, [r4, #8]
 800a370:	4620      	mov	r0, r4
 800a372:	f000 f817 	bl	800a3a4 <__sfp>
 800a376:	2200      	movs	r2, #0
 800a378:	60e0      	str	r0, [r4, #12]
 800a37a:	2104      	movs	r1, #4
 800a37c:	6860      	ldr	r0, [r4, #4]
 800a37e:	f7ff ffa1 	bl	800a2c4 <std>
 800a382:	2201      	movs	r2, #1
 800a384:	2109      	movs	r1, #9
 800a386:	68a0      	ldr	r0, [r4, #8]
 800a388:	f7ff ff9c 	bl	800a2c4 <std>
 800a38c:	2202      	movs	r2, #2
 800a38e:	2112      	movs	r1, #18
 800a390:	68e0      	ldr	r0, [r4, #12]
 800a392:	f7ff ff97 	bl	800a2c4 <std>
 800a396:	2301      	movs	r3, #1
 800a398:	61a3      	str	r3, [r4, #24]
 800a39a:	bd10      	pop	{r4, pc}
 800a39c:	0800b104 	.word	0x0800b104
 800a3a0:	0800a30d 	.word	0x0800a30d

0800a3a4 <__sfp>:
 800a3a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3a6:	4b1b      	ldr	r3, [pc, #108]	; (800a414 <__sfp+0x70>)
 800a3a8:	681e      	ldr	r6, [r3, #0]
 800a3aa:	69b3      	ldr	r3, [r6, #24]
 800a3ac:	4607      	mov	r7, r0
 800a3ae:	b913      	cbnz	r3, 800a3b6 <__sfp+0x12>
 800a3b0:	4630      	mov	r0, r6
 800a3b2:	f7ff ffc7 	bl	800a344 <__sinit>
 800a3b6:	3648      	adds	r6, #72	; 0x48
 800a3b8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a3bc:	3b01      	subs	r3, #1
 800a3be:	d503      	bpl.n	800a3c8 <__sfp+0x24>
 800a3c0:	6833      	ldr	r3, [r6, #0]
 800a3c2:	b133      	cbz	r3, 800a3d2 <__sfp+0x2e>
 800a3c4:	6836      	ldr	r6, [r6, #0]
 800a3c6:	e7f7      	b.n	800a3b8 <__sfp+0x14>
 800a3c8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a3cc:	b16d      	cbz	r5, 800a3ea <__sfp+0x46>
 800a3ce:	3468      	adds	r4, #104	; 0x68
 800a3d0:	e7f4      	b.n	800a3bc <__sfp+0x18>
 800a3d2:	2104      	movs	r1, #4
 800a3d4:	4638      	mov	r0, r7
 800a3d6:	f7ff ff9f 	bl	800a318 <__sfmoreglue>
 800a3da:	6030      	str	r0, [r6, #0]
 800a3dc:	2800      	cmp	r0, #0
 800a3de:	d1f1      	bne.n	800a3c4 <__sfp+0x20>
 800a3e0:	230c      	movs	r3, #12
 800a3e2:	603b      	str	r3, [r7, #0]
 800a3e4:	4604      	mov	r4, r0
 800a3e6:	4620      	mov	r0, r4
 800a3e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a3ea:	4b0b      	ldr	r3, [pc, #44]	; (800a418 <__sfp+0x74>)
 800a3ec:	6665      	str	r5, [r4, #100]	; 0x64
 800a3ee:	e9c4 5500 	strd	r5, r5, [r4]
 800a3f2:	60a5      	str	r5, [r4, #8]
 800a3f4:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800a3f8:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800a3fc:	2208      	movs	r2, #8
 800a3fe:	4629      	mov	r1, r5
 800a400:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a404:	f7ff fcbc 	bl	8009d80 <memset>
 800a408:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a40c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a410:	e7e9      	b.n	800a3e6 <__sfp+0x42>
 800a412:	bf00      	nop
 800a414:	0800b104 	.word	0x0800b104
 800a418:	ffff0001 	.word	0xffff0001

0800a41c <_fwalk_reent>:
 800a41c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a420:	4680      	mov	r8, r0
 800a422:	4689      	mov	r9, r1
 800a424:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a428:	2600      	movs	r6, #0
 800a42a:	b914      	cbnz	r4, 800a432 <_fwalk_reent+0x16>
 800a42c:	4630      	mov	r0, r6
 800a42e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a432:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800a436:	3f01      	subs	r7, #1
 800a438:	d501      	bpl.n	800a43e <_fwalk_reent+0x22>
 800a43a:	6824      	ldr	r4, [r4, #0]
 800a43c:	e7f5      	b.n	800a42a <_fwalk_reent+0xe>
 800a43e:	89ab      	ldrh	r3, [r5, #12]
 800a440:	2b01      	cmp	r3, #1
 800a442:	d907      	bls.n	800a454 <_fwalk_reent+0x38>
 800a444:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a448:	3301      	adds	r3, #1
 800a44a:	d003      	beq.n	800a454 <_fwalk_reent+0x38>
 800a44c:	4629      	mov	r1, r5
 800a44e:	4640      	mov	r0, r8
 800a450:	47c8      	blx	r9
 800a452:	4306      	orrs	r6, r0
 800a454:	3568      	adds	r5, #104	; 0x68
 800a456:	e7ee      	b.n	800a436 <_fwalk_reent+0x1a>

0800a458 <__swhatbuf_r>:
 800a458:	b570      	push	{r4, r5, r6, lr}
 800a45a:	460e      	mov	r6, r1
 800a45c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a460:	2900      	cmp	r1, #0
 800a462:	b096      	sub	sp, #88	; 0x58
 800a464:	4614      	mov	r4, r2
 800a466:	461d      	mov	r5, r3
 800a468:	da07      	bge.n	800a47a <__swhatbuf_r+0x22>
 800a46a:	2300      	movs	r3, #0
 800a46c:	602b      	str	r3, [r5, #0]
 800a46e:	89b3      	ldrh	r3, [r6, #12]
 800a470:	061a      	lsls	r2, r3, #24
 800a472:	d410      	bmi.n	800a496 <__swhatbuf_r+0x3e>
 800a474:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a478:	e00e      	b.n	800a498 <__swhatbuf_r+0x40>
 800a47a:	466a      	mov	r2, sp
 800a47c:	f000 f8b8 	bl	800a5f0 <_fstat_r>
 800a480:	2800      	cmp	r0, #0
 800a482:	dbf2      	blt.n	800a46a <__swhatbuf_r+0x12>
 800a484:	9a01      	ldr	r2, [sp, #4]
 800a486:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a48a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a48e:	425a      	negs	r2, r3
 800a490:	415a      	adcs	r2, r3
 800a492:	602a      	str	r2, [r5, #0]
 800a494:	e7ee      	b.n	800a474 <__swhatbuf_r+0x1c>
 800a496:	2340      	movs	r3, #64	; 0x40
 800a498:	2000      	movs	r0, #0
 800a49a:	6023      	str	r3, [r4, #0]
 800a49c:	b016      	add	sp, #88	; 0x58
 800a49e:	bd70      	pop	{r4, r5, r6, pc}

0800a4a0 <__smakebuf_r>:
 800a4a0:	898b      	ldrh	r3, [r1, #12]
 800a4a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a4a4:	079d      	lsls	r5, r3, #30
 800a4a6:	4606      	mov	r6, r0
 800a4a8:	460c      	mov	r4, r1
 800a4aa:	d507      	bpl.n	800a4bc <__smakebuf_r+0x1c>
 800a4ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a4b0:	6023      	str	r3, [r4, #0]
 800a4b2:	6123      	str	r3, [r4, #16]
 800a4b4:	2301      	movs	r3, #1
 800a4b6:	6163      	str	r3, [r4, #20]
 800a4b8:	b002      	add	sp, #8
 800a4ba:	bd70      	pop	{r4, r5, r6, pc}
 800a4bc:	ab01      	add	r3, sp, #4
 800a4be:	466a      	mov	r2, sp
 800a4c0:	f7ff ffca 	bl	800a458 <__swhatbuf_r>
 800a4c4:	9900      	ldr	r1, [sp, #0]
 800a4c6:	4605      	mov	r5, r0
 800a4c8:	4630      	mov	r0, r6
 800a4ca:	f7ff fcbd 	bl	8009e48 <_malloc_r>
 800a4ce:	b948      	cbnz	r0, 800a4e4 <__smakebuf_r+0x44>
 800a4d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4d4:	059a      	lsls	r2, r3, #22
 800a4d6:	d4ef      	bmi.n	800a4b8 <__smakebuf_r+0x18>
 800a4d8:	f023 0303 	bic.w	r3, r3, #3
 800a4dc:	f043 0302 	orr.w	r3, r3, #2
 800a4e0:	81a3      	strh	r3, [r4, #12]
 800a4e2:	e7e3      	b.n	800a4ac <__smakebuf_r+0xc>
 800a4e4:	4b0d      	ldr	r3, [pc, #52]	; (800a51c <__smakebuf_r+0x7c>)
 800a4e6:	62b3      	str	r3, [r6, #40]	; 0x28
 800a4e8:	89a3      	ldrh	r3, [r4, #12]
 800a4ea:	6020      	str	r0, [r4, #0]
 800a4ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a4f0:	81a3      	strh	r3, [r4, #12]
 800a4f2:	9b00      	ldr	r3, [sp, #0]
 800a4f4:	6163      	str	r3, [r4, #20]
 800a4f6:	9b01      	ldr	r3, [sp, #4]
 800a4f8:	6120      	str	r0, [r4, #16]
 800a4fa:	b15b      	cbz	r3, 800a514 <__smakebuf_r+0x74>
 800a4fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a500:	4630      	mov	r0, r6
 800a502:	f000 f887 	bl	800a614 <_isatty_r>
 800a506:	b128      	cbz	r0, 800a514 <__smakebuf_r+0x74>
 800a508:	89a3      	ldrh	r3, [r4, #12]
 800a50a:	f023 0303 	bic.w	r3, r3, #3
 800a50e:	f043 0301 	orr.w	r3, r3, #1
 800a512:	81a3      	strh	r3, [r4, #12]
 800a514:	89a3      	ldrh	r3, [r4, #12]
 800a516:	431d      	orrs	r5, r3
 800a518:	81a5      	strh	r5, [r4, #12]
 800a51a:	e7cd      	b.n	800a4b8 <__smakebuf_r+0x18>
 800a51c:	0800a30d 	.word	0x0800a30d

0800a520 <__malloc_lock>:
 800a520:	4770      	bx	lr

0800a522 <__malloc_unlock>:
 800a522:	4770      	bx	lr

0800a524 <__sread>:
 800a524:	b510      	push	{r4, lr}
 800a526:	460c      	mov	r4, r1
 800a528:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a52c:	f000 f894 	bl	800a658 <_read_r>
 800a530:	2800      	cmp	r0, #0
 800a532:	bfab      	itete	ge
 800a534:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a536:	89a3      	ldrhlt	r3, [r4, #12]
 800a538:	181b      	addge	r3, r3, r0
 800a53a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a53e:	bfac      	ite	ge
 800a540:	6563      	strge	r3, [r4, #84]	; 0x54
 800a542:	81a3      	strhlt	r3, [r4, #12]
 800a544:	bd10      	pop	{r4, pc}

0800a546 <__swrite>:
 800a546:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a54a:	461f      	mov	r7, r3
 800a54c:	898b      	ldrh	r3, [r1, #12]
 800a54e:	05db      	lsls	r3, r3, #23
 800a550:	4605      	mov	r5, r0
 800a552:	460c      	mov	r4, r1
 800a554:	4616      	mov	r6, r2
 800a556:	d505      	bpl.n	800a564 <__swrite+0x1e>
 800a558:	2302      	movs	r3, #2
 800a55a:	2200      	movs	r2, #0
 800a55c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a560:	f000 f868 	bl	800a634 <_lseek_r>
 800a564:	89a3      	ldrh	r3, [r4, #12]
 800a566:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a56a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a56e:	81a3      	strh	r3, [r4, #12]
 800a570:	4632      	mov	r2, r6
 800a572:	463b      	mov	r3, r7
 800a574:	4628      	mov	r0, r5
 800a576:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a57a:	f000 b817 	b.w	800a5ac <_write_r>

0800a57e <__sseek>:
 800a57e:	b510      	push	{r4, lr}
 800a580:	460c      	mov	r4, r1
 800a582:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a586:	f000 f855 	bl	800a634 <_lseek_r>
 800a58a:	1c43      	adds	r3, r0, #1
 800a58c:	89a3      	ldrh	r3, [r4, #12]
 800a58e:	bf15      	itete	ne
 800a590:	6560      	strne	r0, [r4, #84]	; 0x54
 800a592:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a596:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a59a:	81a3      	strheq	r3, [r4, #12]
 800a59c:	bf18      	it	ne
 800a59e:	81a3      	strhne	r3, [r4, #12]
 800a5a0:	bd10      	pop	{r4, pc}

0800a5a2 <__sclose>:
 800a5a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5a6:	f000 b813 	b.w	800a5d0 <_close_r>
	...

0800a5ac <_write_r>:
 800a5ac:	b538      	push	{r3, r4, r5, lr}
 800a5ae:	4c07      	ldr	r4, [pc, #28]	; (800a5cc <_write_r+0x20>)
 800a5b0:	4605      	mov	r5, r0
 800a5b2:	4608      	mov	r0, r1
 800a5b4:	4611      	mov	r1, r2
 800a5b6:	2200      	movs	r2, #0
 800a5b8:	6022      	str	r2, [r4, #0]
 800a5ba:	461a      	mov	r2, r3
 800a5bc:	f7f6 ffcd 	bl	800155a <_write>
 800a5c0:	1c43      	adds	r3, r0, #1
 800a5c2:	d102      	bne.n	800a5ca <_write_r+0x1e>
 800a5c4:	6823      	ldr	r3, [r4, #0]
 800a5c6:	b103      	cbz	r3, 800a5ca <_write_r+0x1e>
 800a5c8:	602b      	str	r3, [r5, #0]
 800a5ca:	bd38      	pop	{r3, r4, r5, pc}
 800a5cc:	24000300 	.word	0x24000300

0800a5d0 <_close_r>:
 800a5d0:	b538      	push	{r3, r4, r5, lr}
 800a5d2:	4c06      	ldr	r4, [pc, #24]	; (800a5ec <_close_r+0x1c>)
 800a5d4:	2300      	movs	r3, #0
 800a5d6:	4605      	mov	r5, r0
 800a5d8:	4608      	mov	r0, r1
 800a5da:	6023      	str	r3, [r4, #0]
 800a5dc:	f7f6 ffd9 	bl	8001592 <_close>
 800a5e0:	1c43      	adds	r3, r0, #1
 800a5e2:	d102      	bne.n	800a5ea <_close_r+0x1a>
 800a5e4:	6823      	ldr	r3, [r4, #0]
 800a5e6:	b103      	cbz	r3, 800a5ea <_close_r+0x1a>
 800a5e8:	602b      	str	r3, [r5, #0]
 800a5ea:	bd38      	pop	{r3, r4, r5, pc}
 800a5ec:	24000300 	.word	0x24000300

0800a5f0 <_fstat_r>:
 800a5f0:	b538      	push	{r3, r4, r5, lr}
 800a5f2:	4c07      	ldr	r4, [pc, #28]	; (800a610 <_fstat_r+0x20>)
 800a5f4:	2300      	movs	r3, #0
 800a5f6:	4605      	mov	r5, r0
 800a5f8:	4608      	mov	r0, r1
 800a5fa:	4611      	mov	r1, r2
 800a5fc:	6023      	str	r3, [r4, #0]
 800a5fe:	f7f6 ffd4 	bl	80015aa <_fstat>
 800a602:	1c43      	adds	r3, r0, #1
 800a604:	d102      	bne.n	800a60c <_fstat_r+0x1c>
 800a606:	6823      	ldr	r3, [r4, #0]
 800a608:	b103      	cbz	r3, 800a60c <_fstat_r+0x1c>
 800a60a:	602b      	str	r3, [r5, #0]
 800a60c:	bd38      	pop	{r3, r4, r5, pc}
 800a60e:	bf00      	nop
 800a610:	24000300 	.word	0x24000300

0800a614 <_isatty_r>:
 800a614:	b538      	push	{r3, r4, r5, lr}
 800a616:	4c06      	ldr	r4, [pc, #24]	; (800a630 <_isatty_r+0x1c>)
 800a618:	2300      	movs	r3, #0
 800a61a:	4605      	mov	r5, r0
 800a61c:	4608      	mov	r0, r1
 800a61e:	6023      	str	r3, [r4, #0]
 800a620:	f7f6 ffd3 	bl	80015ca <_isatty>
 800a624:	1c43      	adds	r3, r0, #1
 800a626:	d102      	bne.n	800a62e <_isatty_r+0x1a>
 800a628:	6823      	ldr	r3, [r4, #0]
 800a62a:	b103      	cbz	r3, 800a62e <_isatty_r+0x1a>
 800a62c:	602b      	str	r3, [r5, #0]
 800a62e:	bd38      	pop	{r3, r4, r5, pc}
 800a630:	24000300 	.word	0x24000300

0800a634 <_lseek_r>:
 800a634:	b538      	push	{r3, r4, r5, lr}
 800a636:	4c07      	ldr	r4, [pc, #28]	; (800a654 <_lseek_r+0x20>)
 800a638:	4605      	mov	r5, r0
 800a63a:	4608      	mov	r0, r1
 800a63c:	4611      	mov	r1, r2
 800a63e:	2200      	movs	r2, #0
 800a640:	6022      	str	r2, [r4, #0]
 800a642:	461a      	mov	r2, r3
 800a644:	f7f6 ffcc 	bl	80015e0 <_lseek>
 800a648:	1c43      	adds	r3, r0, #1
 800a64a:	d102      	bne.n	800a652 <_lseek_r+0x1e>
 800a64c:	6823      	ldr	r3, [r4, #0]
 800a64e:	b103      	cbz	r3, 800a652 <_lseek_r+0x1e>
 800a650:	602b      	str	r3, [r5, #0]
 800a652:	bd38      	pop	{r3, r4, r5, pc}
 800a654:	24000300 	.word	0x24000300

0800a658 <_read_r>:
 800a658:	b538      	push	{r3, r4, r5, lr}
 800a65a:	4c07      	ldr	r4, [pc, #28]	; (800a678 <_read_r+0x20>)
 800a65c:	4605      	mov	r5, r0
 800a65e:	4608      	mov	r0, r1
 800a660:	4611      	mov	r1, r2
 800a662:	2200      	movs	r2, #0
 800a664:	6022      	str	r2, [r4, #0]
 800a666:	461a      	mov	r2, r3
 800a668:	f7f6 ff5a 	bl	8001520 <_read>
 800a66c:	1c43      	adds	r3, r0, #1
 800a66e:	d102      	bne.n	800a676 <_read_r+0x1e>
 800a670:	6823      	ldr	r3, [r4, #0]
 800a672:	b103      	cbz	r3, 800a676 <_read_r+0x1e>
 800a674:	602b      	str	r3, [r5, #0]
 800a676:	bd38      	pop	{r3, r4, r5, pc}
 800a678:	24000300 	.word	0x24000300

0800a67c <_init>:
 800a67c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a67e:	bf00      	nop
 800a680:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a682:	bc08      	pop	{r3}
 800a684:	469e      	mov	lr, r3
 800a686:	4770      	bx	lr

0800a688 <_fini>:
 800a688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a68a:	bf00      	nop
 800a68c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a68e:	bc08      	pop	{r3}
 800a690:	469e      	mov	lr, r3
 800a692:	4770      	bx	lr
