{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 16:33:13 2016 " "Info: Processing started: Fri Oct 28 16:33:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SSP -c SSP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SSP -c SSP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 8 -1 0 } } { "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "prevent_shake:U3\|b_ok_out_p " "Info: Detected ripple clock \"prevent_shake:U3\|b_ok_out_p\" as buffer" {  } { { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/prevent_shake.vhd" 12 -1 0 } } { "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prevent_shake:U3\|b_ok_out_p" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "prevent_shake:U3\|show_out_p " "Info: Detected ripple clock \"prevent_shake:U3\|show_out_p\" as buffer" {  } { { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/prevent_shake.vhd" 12 -1 0 } } { "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prevent_shake:U3\|show_out_p" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "frequency_division:U1\|clk_out_f " "Info: Detected ripple clock \"frequency_division:U1\|clk_out_f\" as buffer" {  } { { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/frequency_division.vhd" 11 -1 0 } } { "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "frequency_division:U1\|clk_out_f" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register translate:U2\|show_out_t register prevent_shake:U3\|show_in_p_tmp 60.92 MHz 16.414 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 60.92 MHz between source register \"translate:U2\|show_out_t\" and destination register \"prevent_shake:U3\|show_in_p_tmp\" (period= 16.414 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.038 ns + Longest register register " "Info: + Longest register to register delay is 10.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns translate:U2\|show_out_t 1 REG LC_X12_Y9_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y9_N5; Fanout = 3; REG Node = 'translate:U2\|show_out_t'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { translate:U2|show_out_t } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/translate.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.133 ns) + CELL(0.200 ns) 2.333 ns prevent_shake:U3\|process_0~11 2 COMB LC_X13_Y8_N4 1 " "Info: 2: + IC(2.133 ns) + CELL(0.200 ns) = 2.333 ns; Loc. = LC_X13_Y8_N4; Fanout = 1; COMB Node = 'prevent_shake:U3\|process_0~11'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.333 ns" { translate:U2|show_out_t prevent_shake:U3|process_0~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.740 ns) 4.207 ns prevent_shake:U3\|process_0~15 3 COMB LC_X13_Y8_N7 2 " "Info: 3: + IC(1.134 ns) + CELL(0.740 ns) = 4.207 ns; Loc. = LC_X13_Y8_N7; Fanout = 2; COMB Node = 'prevent_shake:U3\|process_0~15'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "1.874 ns" { prevent_shake:U3|process_0~11 prevent_shake:U3|process_0~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.740 ns) 5.700 ns prevent_shake:U3\|a_select_in_p_tmp\[0\]~2 4 COMB LC_X13_Y8_N0 9 " "Info: 4: + IC(0.753 ns) + CELL(0.740 ns) = 5.700 ns; Loc. = LC_X13_Y8_N0; Fanout = 9; COMB Node = 'prevent_shake:U3\|a_select_in_p_tmp\[0\]~2'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "1.493 ns" { prevent_shake:U3|process_0~15 prevent_shake:U3|a_select_in_p_tmp[0]~2 } "NODE_NAME" } } { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/prevent_shake.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.095 ns) + CELL(1.243 ns) 10.038 ns prevent_shake:U3\|show_in_p_tmp 5 REG LC_X7_Y6_N7 2 " "Info: 5: + IC(3.095 ns) + CELL(1.243 ns) = 10.038 ns; Loc. = LC_X7_Y6_N7; Fanout = 2; REG Node = 'prevent_shake:U3\|show_in_p_tmp'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "4.338 ns" { prevent_shake:U3|a_select_in_p_tmp[0]~2 prevent_shake:U3|show_in_p_tmp } "NODE_NAME" } } { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/prevent_shake.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.923 ns ( 29.12 % ) " "Info: Total cell delay = 2.923 ns ( 29.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.115 ns ( 70.88 % ) " "Info: Total interconnect delay = 7.115 ns ( 70.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "10.038 ns" { translate:U2|show_out_t prevent_shake:U3|process_0~11 prevent_shake:U3|process_0~15 prevent_shake:U3|a_select_in_p_tmp[0]~2 prevent_shake:U3|show_in_p_tmp } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "10.038 ns" { translate:U2|show_out_t {} prevent_shake:U3|process_0~11 {} prevent_shake:U3|process_0~15 {} prevent_shake:U3|a_select_in_p_tmp[0]~2 {} prevent_shake:U3|show_in_p_tmp {} } { 0.000ns 2.133ns 1.134ns 0.753ns 3.095ns } { 0.000ns 0.200ns 0.740ns 0.740ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.667 ns - Smallest " "Info: - Smallest clock skew is -5.667 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 33 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 33; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns prevent_shake:U3\|show_in_p_tmp 2 REG LC_X7_Y6_N7 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X7_Y6_N7; Fanout = 2; REG Node = 'prevent_shake:U3\|show_in_p_tmp'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in prevent_shake:U3|show_in_p_tmp } "NODE_NAME" } } { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/prevent_shake.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in prevent_shake:U3|show_in_p_tmp } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} prevent_shake:U3|show_in_p_tmp {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 9.486 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 9.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 33 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 33; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division:U1\|clk_out_f 2 REG LC_X8_Y4_N0 14 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X8_Y4_N0; Fanout = 14; REG Node = 'frequency_division:U1\|clk_out_f'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division:U1|clk_out_f } "NODE_NAME" } } { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/frequency_division.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.373 ns) + CELL(0.918 ns) 9.486 ns translate:U2\|show_out_t 3 REG LC_X12_Y9_N5 3 " "Info: 3: + IC(4.373 ns) + CELL(0.918 ns) = 9.486 ns; Loc. = LC_X12_Y9_N5; Fanout = 3; REG Node = 'translate:U2\|show_out_t'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.291 ns" { frequency_division:U1|clk_out_f translate:U2|show_out_t } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/translate.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.58 % ) " "Info: Total cell delay = 3.375 ns ( 35.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.111 ns ( 64.42 % ) " "Info: Total interconnect delay = 6.111 ns ( 64.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.486 ns" { clk_in frequency_division:U1|clk_out_f translate:U2|show_out_t } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.486 ns" { clk_in {} clk_in~combout {} frequency_division:U1|clk_out_f {} translate:U2|show_out_t {} } { 0.000ns 0.000ns 1.738ns 4.373ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in prevent_shake:U3|show_in_p_tmp } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} prevent_shake:U3|show_in_p_tmp {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.486 ns" { clk_in frequency_division:U1|clk_out_f translate:U2|show_out_t } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.486 ns" { clk_in {} clk_in~combout {} frequency_division:U1|clk_out_f {} translate:U2|show_out_t {} } { 0.000ns 0.000ns 1.738ns 4.373ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/translate.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/prevent_shake.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "10.038 ns" { translate:U2|show_out_t prevent_shake:U3|process_0~11 prevent_shake:U3|process_0~15 prevent_shake:U3|a_select_in_p_tmp[0]~2 prevent_shake:U3|show_in_p_tmp } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "10.038 ns" { translate:U2|show_out_t {} prevent_shake:U3|process_0~11 {} prevent_shake:U3|process_0~15 {} prevent_shake:U3|a_select_in_p_tmp[0]~2 {} prevent_shake:U3|show_in_p_tmp {} } { 0.000ns 2.133ns 1.134ns 0.753ns 3.095ns } { 0.000ns 0.200ns 0.740ns 0.740ns 1.243ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in prevent_shake:U3|show_in_p_tmp } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} prevent_shake:U3|show_in_p_tmp {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.486 ns" { clk_in frequency_division:U1|clk_out_f translate:U2|show_out_t } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.486 ns" { clk_in {} clk_in~combout {} frequency_division:U1|clk_out_f {} translate:U2|show_out_t {} } { 0.000ns 0.000ns 1.738ns 4.373ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_in 18 " "Warning: Circuit may not operate. Detected 18 non-operational path(s) clocked by clock \"clk_in\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "prevent_shake:U3\|start_out_p judge:U6\|b_score_tmp\[1\] clk_in 3.042 ns " "Info: Found hold time violation between source  pin or register \"prevent_shake:U3\|start_out_p\" and destination pin or register \"judge:U6\|b_score_tmp\[1\]\" for clock \"clk_in\" (Hold time is 3.042 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.453 ns + Largest " "Info: + Largest clock skew is 6.453 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 10.272 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 10.272 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 33 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 33; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns prevent_shake:U3\|b_ok_out_p 2 REG LC_X7_Y6_N4 6 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X7_Y6_N4; Fanout = 6; REG Node = 'prevent_shake:U3\|b_ok_out_p'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in prevent_shake:U3|b_ok_out_p } "NODE_NAME" } } { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/prevent_shake.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.159 ns) + CELL(0.918 ns) 10.272 ns judge:U6\|b_score_tmp\[1\] 3 REG LC_X16_Y9_N6 7 " "Info: 3: + IC(5.159 ns) + CELL(0.918 ns) = 10.272 ns; Loc. = LC_X16_Y9_N6; Fanout = 7; REG Node = 'judge:U6\|b_score_tmp\[1\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "6.077 ns" { prevent_shake:U3|b_ok_out_p judge:U6|b_score_tmp[1] } "NODE_NAME" } } { "judge.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/judge.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 32.86 % ) " "Info: Total cell delay = 3.375 ns ( 32.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.897 ns ( 67.14 % ) " "Info: Total interconnect delay = 6.897 ns ( 67.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "10.272 ns" { clk_in prevent_shake:U3|b_ok_out_p judge:U6|b_score_tmp[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "10.272 ns" { clk_in {} clk_in~combout {} prevent_shake:U3|b_ok_out_p {} judge:U6|b_score_tmp[1] {} } { 0.000ns 0.000ns 1.738ns 5.159ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 33 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 33; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns prevent_shake:U3\|start_out_p 2 REG LC_X13_Y6_N1 8 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X13_Y6_N1; Fanout = 8; REG Node = 'prevent_shake:U3\|start_out_p'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in prevent_shake:U3|start_out_p } "NODE_NAME" } } { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/prevent_shake.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in prevent_shake:U3|start_out_p } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} prevent_shake:U3|start_out_p {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "10.272 ns" { clk_in prevent_shake:U3|b_ok_out_p judge:U6|b_score_tmp[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "10.272 ns" { clk_in {} clk_in~combout {} prevent_shake:U3|b_ok_out_p {} judge:U6|b_score_tmp[1] {} } { 0.000ns 0.000ns 1.738ns 5.159ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in prevent_shake:U3|start_out_p } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} prevent_shake:U3|start_out_p {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/prevent_shake.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.256 ns - Shortest register register " "Info: - Shortest register to register delay is 3.256 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns prevent_shake:U3\|start_out_p 1 REG LC_X13_Y6_N1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y6_N1; Fanout = 8; REG Node = 'prevent_shake:U3\|start_out_p'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { prevent_shake:U3|start_out_p } "NODE_NAME" } } { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/prevent_shake.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.665 ns) + CELL(0.591 ns) 3.256 ns judge:U6\|b_score_tmp\[1\] 2 REG LC_X16_Y9_N6 7 " "Info: 2: + IC(2.665 ns) + CELL(0.591 ns) = 3.256 ns; Loc. = LC_X16_Y9_N6; Fanout = 7; REG Node = 'judge:U6\|b_score_tmp\[1\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.256 ns" { prevent_shake:U3|start_out_p judge:U6|b_score_tmp[1] } "NODE_NAME" } } { "judge.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/judge.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 18.15 % ) " "Info: Total cell delay = 0.591 ns ( 18.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.665 ns ( 81.85 % ) " "Info: Total interconnect delay = 2.665 ns ( 81.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.256 ns" { prevent_shake:U3|start_out_p judge:U6|b_score_tmp[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.256 ns" { prevent_shake:U3|start_out_p {} judge:U6|b_score_tmp[1] {} } { 0.000ns 2.665ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "judge.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/judge.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "10.272 ns" { clk_in prevent_shake:U3|b_ok_out_p judge:U6|b_score_tmp[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "10.272 ns" { clk_in {} clk_in~combout {} prevent_shake:U3|b_ok_out_p {} judge:U6|b_score_tmp[1] {} } { 0.000ns 0.000ns 1.738ns 5.159ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in prevent_shake:U3|start_out_p } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} prevent_shake:U3|start_out_p {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.256 ns" { prevent_shake:U3|start_out_p judge:U6|b_score_tmp[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.256 ns" { prevent_shake:U3|start_out_p {} judge:U6|b_score_tmp[1] {} } { 0.000ns 2.665ns } { 0.000ns 0.591ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "translate:U2\|a_ok_out_t col_in\[2\] clk_in 2.511 ns register " "Info: tsu for register \"translate:U2\|a_ok_out_t\" (data pin = \"col_in\[2\]\", clock pin = \"clk_in\") is 2.511 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.664 ns + Longest pin register " "Info: + Longest pin to register delay is 11.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns col_in\[2\] 1 PIN PIN_119 18 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_119; Fanout = 18; PIN Node = 'col_in\[2\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { col_in[2] } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.323 ns) + CELL(0.511 ns) 6.966 ns translate:U2\|Mux10~0 2 COMB LC_X13_Y9_N5 1 " "Info: 2: + IC(5.323 ns) + CELL(0.511 ns) = 6.966 ns; Loc. = LC_X13_Y9_N5; Fanout = 1; COMB Node = 'translate:U2\|Mux10~0'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.834 ns" { col_in[2] translate:U2|Mux10~0 } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/translate.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.200 ns) 8.315 ns translate:U2\|Mux23~1 3 COMB LC_X12_Y9_N3 1 " "Info: 3: + IC(1.149 ns) + CELL(0.200 ns) = 8.315 ns; Loc. = LC_X12_Y9_N3; Fanout = 1; COMB Node = 'translate:U2\|Mux23~1'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "1.349 ns" { translate:U2|Mux10~0 translate:U2|Mux23~1 } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/translate.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.200 ns) 9.227 ns translate:U2\|Mux23~2 4 COMB LC_X12_Y9_N8 1 " "Info: 4: + IC(0.712 ns) + CELL(0.200 ns) = 9.227 ns; Loc. = LC_X12_Y9_N8; Fanout = 1; COMB Node = 'translate:U2\|Mux23~2'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "0.912 ns" { translate:U2|Mux23~1 translate:U2|Mux23~2 } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/translate.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.157 ns) + CELL(0.280 ns) 11.664 ns translate:U2\|a_ok_out_t 5 REG LC_X12_Y8_N9 4 " "Info: 5: + IC(2.157 ns) + CELL(0.280 ns) = 11.664 ns; Loc. = LC_X12_Y8_N9; Fanout = 4; REG Node = 'translate:U2\|a_ok_out_t'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.437 ns" { translate:U2|Mux23~2 translate:U2|a_ok_out_t } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/translate.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 19.92 % ) " "Info: Total cell delay = 2.323 ns ( 19.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.341 ns ( 80.08 % ) " "Info: Total interconnect delay = 9.341 ns ( 80.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "11.664 ns" { col_in[2] translate:U2|Mux10~0 translate:U2|Mux23~1 translate:U2|Mux23~2 translate:U2|a_ok_out_t } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "11.664 ns" { col_in[2] {} col_in[2]~combout {} translate:U2|Mux10~0 {} translate:U2|Mux23~1 {} translate:U2|Mux23~2 {} translate:U2|a_ok_out_t {} } { 0.000ns 0.000ns 5.323ns 1.149ns 0.712ns 2.157ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.200ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/translate.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 9.486 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 9.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 33 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 33; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division:U1\|clk_out_f 2 REG LC_X8_Y4_N0 14 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X8_Y4_N0; Fanout = 14; REG Node = 'frequency_division:U1\|clk_out_f'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division:U1|clk_out_f } "NODE_NAME" } } { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/frequency_division.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.373 ns) + CELL(0.918 ns) 9.486 ns translate:U2\|a_ok_out_t 3 REG LC_X12_Y8_N9 4 " "Info: 3: + IC(4.373 ns) + CELL(0.918 ns) = 9.486 ns; Loc. = LC_X12_Y8_N9; Fanout = 4; REG Node = 'translate:U2\|a_ok_out_t'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.291 ns" { frequency_division:U1|clk_out_f translate:U2|a_ok_out_t } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/translate.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.58 % ) " "Info: Total cell delay = 3.375 ns ( 35.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.111 ns ( 64.42 % ) " "Info: Total interconnect delay = 6.111 ns ( 64.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.486 ns" { clk_in frequency_division:U1|clk_out_f translate:U2|a_ok_out_t } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.486 ns" { clk_in {} clk_in~combout {} frequency_division:U1|clk_out_f {} translate:U2|a_ok_out_t {} } { 0.000ns 0.000ns 1.738ns 4.373ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "11.664 ns" { col_in[2] translate:U2|Mux10~0 translate:U2|Mux23~1 translate:U2|Mux23~2 translate:U2|a_ok_out_t } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "11.664 ns" { col_in[2] {} col_in[2]~combout {} translate:U2|Mux10~0 {} translate:U2|Mux23~1 {} translate:U2|Mux23~2 {} translate:U2|a_ok_out_t {} } { 0.000ns 0.000ns 5.323ns 1.149ns 0.712ns 2.157ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.200ns 0.280ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.486 ns" { clk_in frequency_division:U1|clk_out_f translate:U2|a_ok_out_t } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.486 ns" { clk_in {} clk_in~combout {} frequency_division:U1|clk_out_f {} translate:U2|a_ok_out_t {} } { 0.000ns 0.000ns 1.738ns 4.373ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in b_score\[0\] judge:U6\|b_score_j\[0\] 15.526 ns register " "Info: tco from clock \"clk_in\" to destination pin \"b_score\[0\]\" through register \"judge:U6\|b_score_j\[0\]\" is 15.526 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 9.501 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 9.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 33 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 33; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns prevent_shake:U3\|show_out_p 2 REG LC_X7_Y6_N6 6 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X7_Y6_N6; Fanout = 6; REG Node = 'prevent_shake:U3\|show_out_p'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in prevent_shake:U3|show_out_p } "NODE_NAME" } } { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/prevent_shake.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.388 ns) + CELL(0.918 ns) 9.501 ns judge:U6\|b_score_j\[0\] 3 REG LC_X13_Y5_N0 1 " "Info: 3: + IC(4.388 ns) + CELL(0.918 ns) = 9.501 ns; Loc. = LC_X13_Y5_N0; Fanout = 1; REG Node = 'judge:U6\|b_score_j\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.306 ns" { prevent_shake:U3|show_out_p judge:U6|b_score_j[0] } "NODE_NAME" } } { "judge.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/judge.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.52 % ) " "Info: Total cell delay = 3.375 ns ( 35.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.126 ns ( 64.48 % ) " "Info: Total interconnect delay = 6.126 ns ( 64.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.501 ns" { clk_in prevent_shake:U3|show_out_p judge:U6|b_score_j[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.501 ns" { clk_in {} clk_in~combout {} prevent_shake:U3|show_out_p {} judge:U6|b_score_j[0] {} } { 0.000ns 0.000ns 1.738ns 4.388ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "judge.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/judge.vhd" 115 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.649 ns + Longest register pin " "Info: + Longest register to pin delay is 5.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns judge:U6\|b_score_j\[0\] 1 REG LC_X13_Y5_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y5_N0; Fanout = 1; REG Node = 'judge:U6\|b_score_j\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { judge:U6|b_score_j[0] } "NODE_NAME" } } { "judge.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/judge.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.327 ns) + CELL(2.322 ns) 5.649 ns b_score\[0\] 2 PIN PIN_122 0 " "Info: 2: + IC(3.327 ns) + CELL(2.322 ns) = 5.649 ns; Loc. = PIN_122; Fanout = 0; PIN Node = 'b_score\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.649 ns" { judge:U6|b_score_j[0] b_score[0] } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 41.10 % ) " "Info: Total cell delay = 2.322 ns ( 41.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.327 ns ( 58.90 % ) " "Info: Total interconnect delay = 3.327 ns ( 58.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.649 ns" { judge:U6|b_score_j[0] b_score[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "5.649 ns" { judge:U6|b_score_j[0] {} b_score[0] {} } { 0.000ns 3.327ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.501 ns" { clk_in prevent_shake:U3|show_out_p judge:U6|b_score_j[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.501 ns" { clk_in {} clk_in~combout {} prevent_shake:U3|show_out_p {} judge:U6|b_score_j[0] {} } { 0.000ns 0.000ns 1.738ns 4.388ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.649 ns" { judge:U6|b_score_j[0] b_score[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "5.649 ns" { judge:U6|b_score_j[0] {} b_score[0] {} } { 0.000ns 3.327ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "translate:U2\|start_out_t col_in\[1\] clk_in 2.943 ns register " "Info: th for register \"translate:U2\|start_out_t\" (data pin = \"col_in\[1\]\", clock pin = \"clk_in\") is 2.943 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 9.486 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 9.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 33 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 33; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division:U1\|clk_out_f 2 REG LC_X8_Y4_N0 14 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X8_Y4_N0; Fanout = 14; REG Node = 'frequency_division:U1\|clk_out_f'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division:U1|clk_out_f } "NODE_NAME" } } { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/frequency_division.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.373 ns) + CELL(0.918 ns) 9.486 ns translate:U2\|start_out_t 3 REG LC_X13_Y8_N3 3 " "Info: 3: + IC(4.373 ns) + CELL(0.918 ns) = 9.486 ns; Loc. = LC_X13_Y8_N3; Fanout = 3; REG Node = 'translate:U2\|start_out_t'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.291 ns" { frequency_division:U1|clk_out_f translate:U2|start_out_t } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/translate.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.58 % ) " "Info: Total cell delay = 3.375 ns ( 35.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.111 ns ( 64.42 % ) " "Info: Total interconnect delay = 6.111 ns ( 64.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.486 ns" { clk_in frequency_division:U1|clk_out_f translate:U2|start_out_t } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.486 ns" { clk_in {} clk_in~combout {} frequency_division:U1|clk_out_f {} translate:U2|start_out_t {} } { 0.000ns 0.000ns 1.738ns 4.373ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/translate.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.764 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns col_in\[1\] 1 PIN PIN_118 15 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_118; Fanout = 15; PIN Node = 'col_in\[1\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { col_in[1] } "NODE_NAME" } } { "SSP.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/SSP.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.828 ns) + CELL(0.804 ns) 6.764 ns translate:U2\|start_out_t 2 REG LC_X13_Y8_N3 3 " "Info: 2: + IC(4.828 ns) + CELL(0.804 ns) = 6.764 ns; Loc. = LC_X13_Y8_N3; Fanout = 3; REG Node = 'translate:U2\|start_out_t'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.632 ns" { col_in[1] translate:U2|start_out_t } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/game/translate.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 28.62 % ) " "Info: Total cell delay = 1.936 ns ( 28.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.828 ns ( 71.38 % ) " "Info: Total interconnect delay = 4.828 ns ( 71.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "6.764 ns" { col_in[1] translate:U2|start_out_t } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "6.764 ns" { col_in[1] {} col_in[1]~combout {} translate:U2|start_out_t {} } { 0.000ns 0.000ns 4.828ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.486 ns" { clk_in frequency_division:U1|clk_out_f translate:U2|start_out_t } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.486 ns" { clk_in {} clk_in~combout {} frequency_division:U1|clk_out_f {} translate:U2|start_out_t {} } { 0.000ns 0.000ns 1.738ns 4.373ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "6.764 ns" { col_in[1] translate:U2|start_out_t } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "6.764 ns" { col_in[1] {} col_in[1]~combout {} translate:U2|start_out_t {} } { 0.000ns 0.000ns 4.828ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 16:33:13 2016 " "Info: Processing ended: Fri Oct 28 16:33:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
