============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:28:27 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (7047 ps) Late External Delay Assertion at pin out_wait
          Group: reg2out
     Startpoint: (R) waddr_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) out_wait
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-      50                  
     Required Time:=    7950                  
      Launch Clock:-       0                  
         Data Path:-     903                  
             Slack:=    7047                  

Exceptions/Constraints:
  output_delay             2000            proj.sdc_line_17_26_1 

#-----------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------
  waddr_reg[4]/clk -       -       R     (arrival)          520     0     0       0 
  waddr_reg[4]/q   (u)     clk->q  R     unmapped_d_flop     26     0   471     471 
  g9/z             (u)     in_0->z F     unmapped_nand3       1     0    78     549 
  g10/z            (u)     in_0->z R     unmapped_nor2        1     0    52     601 
  mux_53_30/g1/z   (u)     sel0->z R     unmapped_bmux3      10     0   175     776 
  g2/z             (u)     in_0->z R     unmapped_and2       11     0   127     903 
  out_wait         -       -       R     (port)               -     -     0     903 
#-----------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

