Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov  4 15:43:56 2023
| Host         : DESKTOP-J2M8M7A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m/SLOW_CLOCK_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line109/nolabel_line39/SLOW_CLOCK_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line79/left_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/xpos_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/xpos_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/xpos_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/xpos_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/xpos_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/xpos_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/xpos_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/xpos_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/xpos_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/xpos_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/xpos_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/xpos_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/ypos_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/ypos_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/ypos_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/ypos_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/ypos_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/ypos_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/ypos_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/ypos_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/ypos_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/ypos_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/ypos_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/ypos_reg[9]/Q (HIGH)

 There are 219 register/latch pins with no clock driven by root clock pin: nolabel_line91/ccd_inst_2/clk_s_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line91/ccd_inst_27/clk_s_reg/Q (HIGH)

 There are 1083 register/latch pins with no clock driven by root clock pin: nolabel_line91/clock_mouse/clk_fdiv_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: nolabel_line91/unit_6p25m/clk_output_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line97/nolabel_line102/SLOW_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line97/nolabel_line25/SLOW_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line97/nolabel_line27/sclk_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: nolabel_line97/nolabel_line83/SLOW_CLOCK_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: nolabel_line97/nolabel_line95/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3631 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.022        0.000                      0                 1678        0.162        0.000                      0                 1678        4.500        0.000                       0                   885  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.022        0.000                      0                 1628        0.162        0.000                      0                 1628        4.500        0.000                       0                   885  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.049        0.000                      0                   50        1.135        0.000                      0                   50  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.391ns  (logic 6.520ns (69.425%)  route 2.871ns (30.575%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.557     5.078    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X57Y90         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDCE (Prop_fdce_C_Q)         0.419     5.497 f  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.640     6.137    nolabel_line91/nn_inst/ct_inst/A[4]
    SLICE_X56Y91         LUT3 (Prop_lut3_I0_O)        0.299     6.436 f  nolabel_line91/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.183     6.619    nolabel_line91/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X56Y91         LUT5 (Prop_lut5_I2_O)        0.124     6.743 r  nolabel_line91/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.575     7.318    nolabel_line91/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    11.354 r  nolabel_line91/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.356    nolabel_line91/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    12.874 r  nolabel_line91/nn_inst/ct_inst/addr0/P[8]
                         net (fo=1, routed)           0.742    13.616    nolabel_line91/nn_inst/ct_inst/addr0_n_97
    SLICE_X57Y95         LUT4 (Prop_lut4_I0_O)        0.124    13.740 r  nolabel_line91/nn_inst/ct_inst/blk_mem_gen_0_inst_i_5/O
                         net (fo=1, routed)           0.730    14.469    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB18_X2Y38         RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.480    14.821    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y38         RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.271    15.092    
                         clock uncertainty           -0.035    15.057    
    RAMB18_X2Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.491    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -14.469    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.352ns  (logic 6.520ns (69.717%)  route 2.832ns (30.283%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.557     5.078    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X57Y90         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDCE (Prop_fdce_C_Q)         0.419     5.497 f  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.640     6.137    nolabel_line91/nn_inst/ct_inst/A[4]
    SLICE_X56Y91         LUT3 (Prop_lut3_I0_O)        0.299     6.436 f  nolabel_line91/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.183     6.619    nolabel_line91/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X56Y91         LUT5 (Prop_lut5_I2_O)        0.124     6.743 r  nolabel_line91/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.575     7.318    nolabel_line91/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    11.354 r  nolabel_line91/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.356    nolabel_line91/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.874 r  nolabel_line91/nn_inst/ct_inst/addr0/P[2]
                         net (fo=1, routed)           0.677    13.551    nolabel_line91/nn_inst/ct_inst/addr0_n_103
    SLICE_X57Y95         LUT4 (Prop_lut4_I0_O)        0.124    13.675 r  nolabel_line91/nn_inst/ct_inst/blk_mem_gen_0_inst_i_11/O
                         net (fo=1, routed)           0.755    14.430    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X2Y38         RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.480    14.821    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y38         RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.271    15.092    
                         clock uncertainty           -0.035    15.057    
    RAMB18_X2Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.491    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -14.430    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.287ns  (logic 6.520ns (70.207%)  route 2.767ns (29.793%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.557     5.078    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X57Y90         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDCE (Prop_fdce_C_Q)         0.419     5.497 f  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.640     6.137    nolabel_line91/nn_inst/ct_inst/A[4]
    SLICE_X56Y91         LUT3 (Prop_lut3_I0_O)        0.299     6.436 f  nolabel_line91/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.183     6.619    nolabel_line91/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X56Y91         LUT5 (Prop_lut5_I2_O)        0.124     6.743 r  nolabel_line91/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.575     7.318    nolabel_line91/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    11.354 r  nolabel_line91/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.356    nolabel_line91/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    12.874 r  nolabel_line91/nn_inst/ct_inst/addr0/P[10]
                         net (fo=1, routed)           0.916    13.790    nolabel_line91/nn_inst/ct_inst/addr0_n_95
    SLICE_X56Y95         LUT4 (Prop_lut4_I0_O)        0.124    13.914 r  nolabel_line91/nn_inst/ct_inst/blk_mem_gen_0_inst_i_3/O
                         net (fo=1, routed)           0.450    14.365    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB18_X2Y38         RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.480    14.821    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y38         RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.271    15.092    
                         clock uncertainty           -0.035    15.057    
    RAMB18_X2Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.491    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -14.365    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.286ns  (logic 6.520ns (70.214%)  route 2.766ns (29.786%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.557     5.078    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X57Y90         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDCE (Prop_fdce_C_Q)         0.419     5.497 f  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.640     6.137    nolabel_line91/nn_inst/ct_inst/A[4]
    SLICE_X56Y91         LUT3 (Prop_lut3_I0_O)        0.299     6.436 f  nolabel_line91/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.183     6.619    nolabel_line91/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X56Y91         LUT5 (Prop_lut5_I2_O)        0.124     6.743 r  nolabel_line91/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.575     7.318    nolabel_line91/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    11.354 r  nolabel_line91/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.356    nolabel_line91/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    12.874 r  nolabel_line91/nn_inst/ct_inst/addr0/P[6]
                         net (fo=1, routed)           0.788    13.662    nolabel_line91/nn_inst/ct_inst/addr0_n_99
    SLICE_X56Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.786 r  nolabel_line91/nn_inst/ct_inst/blk_mem_gen_0_inst_i_7/O
                         net (fo=1, routed)           0.578    14.364    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X2Y38         RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.480    14.821    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y38         RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.271    15.092    
                         clock uncertainty           -0.035    15.057    
    RAMB18_X2Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.491    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -14.364    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.284ns  (logic 6.520ns (70.229%)  route 2.764ns (29.771%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.557     5.078    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X57Y90         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDCE (Prop_fdce_C_Q)         0.419     5.497 f  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.640     6.137    nolabel_line91/nn_inst/ct_inst/A[4]
    SLICE_X56Y91         LUT3 (Prop_lut3_I0_O)        0.299     6.436 f  nolabel_line91/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.183     6.619    nolabel_line91/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X56Y91         LUT5 (Prop_lut5_I2_O)        0.124     6.743 r  nolabel_line91/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.575     7.318    nolabel_line91/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    11.354 r  nolabel_line91/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.356    nolabel_line91/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.874 r  nolabel_line91/nn_inst/ct_inst/addr0/P[0]
                         net (fo=1, routed)           0.776    13.650    nolabel_line91/nn_inst/ct_inst/addr0_n_105
    SLICE_X56Y95         LUT4 (Prop_lut4_I0_O)        0.124    13.774 r  nolabel_line91/nn_inst/ct_inst/blk_mem_gen_0_inst_i_13/O
                         net (fo=1, routed)           0.587    14.362    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X2Y38         RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.480    14.821    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y38         RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.271    15.092    
                         clock uncertainty           -0.035    15.057    
    RAMB18_X2Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.491    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -14.362    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.282ns  (logic 6.520ns (70.242%)  route 2.762ns (29.758%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.557     5.078    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X57Y90         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDCE (Prop_fdce_C_Q)         0.419     5.497 f  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.640     6.137    nolabel_line91/nn_inst/ct_inst/A[4]
    SLICE_X56Y91         LUT3 (Prop_lut3_I0_O)        0.299     6.436 f  nolabel_line91/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.183     6.619    nolabel_line91/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X56Y91         LUT5 (Prop_lut5_I2_O)        0.124     6.743 r  nolabel_line91/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.575     7.318    nolabel_line91/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    11.354 r  nolabel_line91/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.356    nolabel_line91/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.874 r  nolabel_line91/nn_inst/ct_inst/addr0/P[1]
                         net (fo=1, routed)           0.777    13.651    nolabel_line91/nn_inst/ct_inst/addr0_n_104
    SLICE_X57Y95         LUT4 (Prop_lut4_I0_O)        0.124    13.775 r  nolabel_line91/nn_inst/ct_inst/blk_mem_gen_0_inst_i_12/O
                         net (fo=1, routed)           0.586    14.360    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X2Y38         RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.480    14.821    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y38         RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.271    15.092    
                         clock uncertainty           -0.035    15.057    
    RAMB18_X2Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.491    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -14.360    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.248ns  (logic 6.520ns (70.503%)  route 2.728ns (29.497%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.557     5.078    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X57Y90         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDCE (Prop_fdce_C_Q)         0.419     5.497 f  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.640     6.137    nolabel_line91/nn_inst/ct_inst/A[4]
    SLICE_X56Y91         LUT3 (Prop_lut3_I0_O)        0.299     6.436 f  nolabel_line91/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.183     6.619    nolabel_line91/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X56Y91         LUT5 (Prop_lut5_I2_O)        0.124     6.743 r  nolabel_line91/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.575     7.318    nolabel_line91/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    11.354 r  nolabel_line91/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.356    nolabel_line91/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.874 r  nolabel_line91/nn_inst/ct_inst/addr0/P[3]
                         net (fo=1, routed)           0.609    13.483    nolabel_line91/nn_inst/ct_inst/addr0_n_102
    SLICE_X57Y95         LUT4 (Prop_lut4_I0_O)        0.124    13.607 r  nolabel_line91/nn_inst/ct_inst/blk_mem_gen_0_inst_i_10/O
                         net (fo=1, routed)           0.719    14.326    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X2Y38         RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.480    14.821    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y38         RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.271    15.092    
                         clock uncertainty           -0.035    15.057    
    RAMB18_X2Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.491    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -14.326    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.185ns  (logic 6.520ns (70.983%)  route 2.665ns (29.017%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.557     5.078    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X57Y90         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDCE (Prop_fdce_C_Q)         0.419     5.497 f  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.640     6.137    nolabel_line91/nn_inst/ct_inst/A[4]
    SLICE_X56Y91         LUT3 (Prop_lut3_I0_O)        0.299     6.436 f  nolabel_line91/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.183     6.619    nolabel_line91/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X56Y91         LUT5 (Prop_lut5_I2_O)        0.124     6.743 r  nolabel_line91/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.575     7.318    nolabel_line91/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    11.354 r  nolabel_line91/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.356    nolabel_line91/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    12.874 r  nolabel_line91/nn_inst/ct_inst/addr0/P[5]
                         net (fo=1, routed)           0.815    13.689    nolabel_line91/nn_inst/ct_inst/addr0_n_100
    SLICE_X56Y95         LUT4 (Prop_lut4_I0_O)        0.124    13.813 r  nolabel_line91/nn_inst/ct_inst/blk_mem_gen_0_inst_i_8/O
                         net (fo=1, routed)           0.450    14.263    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X2Y38         RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.480    14.821    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y38         RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.271    15.092    
                         clock uncertainty           -0.035    15.057    
    RAMB18_X2Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.491    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -14.263    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.155ns  (logic 6.520ns (71.217%)  route 2.635ns (28.783%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.557     5.078    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X57Y90         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDCE (Prop_fdce_C_Q)         0.419     5.497 f  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.640     6.137    nolabel_line91/nn_inst/ct_inst/A[4]
    SLICE_X56Y91         LUT3 (Prop_lut3_I0_O)        0.299     6.436 f  nolabel_line91/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.183     6.619    nolabel_line91/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X56Y91         LUT5 (Prop_lut5_I2_O)        0.124     6.743 r  nolabel_line91/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.575     7.318    nolabel_line91/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    11.354 r  nolabel_line91/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.356    nolabel_line91/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    12.874 r  nolabel_line91/nn_inst/ct_inst/addr0/P[11]
                         net (fo=1, routed)           0.645    13.519    nolabel_line91/nn_inst/ct_inst/addr0_n_94
    SLICE_X57Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.643 r  nolabel_line91/nn_inst/ct_inst/blk_mem_gen_0_inst_i_2/O
                         net (fo=1, routed)           0.590    14.233    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]
    RAMB18_X2Y38         RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.480    14.821    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y38         RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.271    15.092    
                         clock uncertainty           -0.035    15.057    
    RAMB18_X2Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.491    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -14.233    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 6.520ns (71.564%)  route 2.591ns (28.436%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.557     5.078    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X57Y90         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDCE (Prop_fdce_C_Q)         0.419     5.497 f  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.640     6.137    nolabel_line91/nn_inst/ct_inst/A[4]
    SLICE_X56Y91         LUT3 (Prop_lut3_I0_O)        0.299     6.436 f  nolabel_line91/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.183     6.619    nolabel_line91/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X56Y91         LUT5 (Prop_lut5_I2_O)        0.124     6.743 r  nolabel_line91/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.575     7.318    nolabel_line91/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    11.354 r  nolabel_line91/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.356    nolabel_line91/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    12.874 r  nolabel_line91/nn_inst/ct_inst/addr0/P[4]
                         net (fo=1, routed)           0.602    13.476    nolabel_line91/nn_inst/ct_inst/addr0_n_101
    SLICE_X57Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.600 r  nolabel_line91/nn_inst/ct_inst/blk_mem_gen_0_inst_i_9/O
                         net (fo=1, routed)           0.589    14.189    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X2Y38         RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.480    14.821    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y38         RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.271    15.092    
                         clock uncertainty           -0.035    15.057    
    RAMB18_X2Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.491    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -14.189    
  -------------------------------------------------------------------
                         slack                                  0.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 nolabel_line79/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line79/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.552%)  route 0.081ns (30.448%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.665     1.549    nolabel_line79/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X5Y120         FDPE                                         r  nolabel_line79/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDPE (Prop_fdpe_C_Q)         0.141     1.690 r  nolabel_line79/Inst_Ps2Interface/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.081     1.771    nolabel_line79/Inst_Ps2Interface/reset_bit_count
    SLICE_X4Y120         LUT5 (Prop_lut5_I3_O)        0.045     1.816 r  nolabel_line79/Inst_Ps2Interface/FSM_onehot_state[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.816    nolabel_line79/Inst_Ps2Interface/FSM_onehot_state[6]_i_1__0_n_0
    SLICE_X4Y120         FDCE                                         r  nolabel_line79/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.937     2.065    nolabel_line79/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X4Y120         FDCE                                         r  nolabel_line79/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.503     1.562    
    SLICE_X4Y120         FDCE (Hold_fdce_C_D)         0.092     1.654    nolabel_line79/Inst_Ps2Interface/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 nolabel_line97/oled_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.209ns (39.618%)  route 0.319ns (60.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.559     1.442    nolabel_line97/clock_IBUF_BUFG
    SLICE_X30Y89         FDRE                                         r  nolabel_line97/oled_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  nolabel_line97/oled_data_reg[3]/Q
                         net (fo=1, routed)           0.319     1.925    nolabel_line66/oled_data_reg[3]_14
    SLICE_X39Y92         LUT5 (Prop_lut5_I2_O)        0.045     1.970 r  nolabel_line66/oled_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.970    p_6_out[3]
    SLICE_X39Y92         FDRE                                         r  oled_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.828     1.956    clock_IBUF_BUFG
    SLICE_X39Y92         FDRE                                         r  oled_data_reg[3]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X39Y92         FDRE (Hold_fdre_C_D)         0.092     1.799    oled_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 nolabel_line97/oled_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.197%)  route 0.374ns (66.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.559     1.442    nolabel_line97/clock_IBUF_BUFG
    SLICE_X29Y88         FDRE                                         r  nolabel_line97/oled_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  nolabel_line97/oled_data_reg[0]/Q
                         net (fo=1, routed)           0.374     1.958    nolabel_line66/oled_data_reg[0]_8
    SLICE_X42Y92         LUT6 (Prop_lut6_I3_O)        0.045     2.003 r  nolabel_line66/oled_data[0]_i_1/O
                         net (fo=1, routed)           0.000     2.003    p_6_out[0]
    SLICE_X42Y92         FDRE                                         r  oled_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.830     1.957    clock_IBUF_BUFG
    SLICE_X42Y92         FDRE                                         r  oled_data_reg[0]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.120     1.828    oled_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 nolabel_line97/nolabel_line29/value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line97/nolabel_line29/peak_vol_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.554     1.437    nolabel_line97/nolabel_line29/clock_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  nolabel_line97/nolabel_line29/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line97/nolabel_line29/value_reg[10]/Q
                         net (fo=3, routed)           0.121     1.699    nolabel_line97/nolabel_line29/value[10]
    SLICE_X9Y72          FDRE                                         r  nolabel_line97/nolabel_line29/peak_vol_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.820     1.948    nolabel_line97/nolabel_line29/clock_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  nolabel_line97/nolabel_line29/peak_vol_reg[10]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X9Y72          FDRE (Hold_fdre_C_D)         0.070     1.520    nolabel_line97/nolabel_line29/peak_vol_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 nolabel_line79/Inst_Ps2Interface/delay_20us_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line79/Inst_Ps2Interface/delay_20us_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.163%)  route 0.099ns (34.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.671     1.555    nolabel_line79/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  nolabel_line79/Inst_Ps2Interface/delay_20us_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  nolabel_line79/Inst_Ps2Interface/delay_20us_count_reg[0]/Q
                         net (fo=8, routed)           0.099     1.795    nolabel_line79/Inst_Ps2Interface/delay_20us_count_reg__0[0]
    SLICE_X1Y115         LUT6 (Prop_lut6_I2_O)        0.045     1.840 r  nolabel_line79/Inst_Ps2Interface/delay_20us_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.840    nolabel_line79/Inst_Ps2Interface/plusOp__0[5]
    SLICE_X1Y115         FDRE                                         r  nolabel_line79/Inst_Ps2Interface/delay_20us_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.944     2.072    nolabel_line79/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  nolabel_line79/Inst_Ps2Interface/delay_20us_count_reg[5]/C
                         clock pessimism             -0.504     1.568    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.092     1.660    nolabel_line79/Inst_Ps2Interface/delay_20us_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 nolabel_line79/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line79/haswheel_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.189ns (57.679%)  route 0.139ns (42.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.669     1.553    nolabel_line79/clock_IBUF_BUFG
    SLICE_X7Y116         FDPE                                         r  nolabel_line79/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDPE (Prop_fdpe_C_Q)         0.141     1.694 r  nolabel_line79/FSM_onehot_state_reg[0]/Q
                         net (fo=14, routed)          0.139     1.832    nolabel_line79/Inst_Ps2Interface/out[0]
    SLICE_X6Y116         LUT5 (Prop_lut5_I1_O)        0.048     1.880 r  nolabel_line79/Inst_Ps2Interface/haswheel_i_1/O
                         net (fo=1, routed)           0.000     1.880    nolabel_line79/Inst_Ps2Interface_n_67
    SLICE_X6Y116         FDCE                                         r  nolabel_line79/haswheel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.941     2.069    nolabel_line79/clock_IBUF_BUFG
    SLICE_X6Y116         FDCE                                         r  nolabel_line79/haswheel_reg/C
                         clock pessimism             -0.503     1.566    
    SLICE_X6Y116         FDCE (Hold_fdce_C_D)         0.131     1.697    nolabel_line79/haswheel_reg
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 nolabel_line79/Inst_Ps2Interface/delay_63clk_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line79/Inst_Ps2Interface/delay_63clk_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.665     1.549    nolabel_line79/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  nolabel_line79/Inst_Ps2Interface/delay_63clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  nolabel_line79/Inst_Ps2Interface/delay_63clk_count_reg[6]/Q
                         net (fo=3, routed)           0.108     1.798    nolabel_line79/Inst_Ps2Interface/delay_63clk_count_reg__0[6]
    SLICE_X1Y122         LUT5 (Prop_lut5_I3_O)        0.045     1.843 r  nolabel_line79/Inst_Ps2Interface/delay_63clk_done_i_1/O
                         net (fo=1, routed)           0.000     1.843    nolabel_line79/Inst_Ps2Interface/delay_63clk_done_i_1_n_0
    SLICE_X1Y122         FDRE                                         r  nolabel_line79/Inst_Ps2Interface/delay_63clk_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.937     2.065    nolabel_line79/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  nolabel_line79/Inst_Ps2Interface/delay_63clk_done_reg/C
                         clock pessimism             -0.503     1.562    
    SLICE_X1Y122         FDRE (Hold_fdre_C_D)         0.091     1.653    nolabel_line79/Inst_Ps2Interface/delay_63clk_done_reg
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 nolabel_line79/y_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line79/ypos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.754%)  route 0.154ns (52.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.671     1.555    nolabel_line79/clock_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  nolabel_line79/y_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  nolabel_line79/y_pos_reg[10]/Q
                         net (fo=4, routed)           0.154     1.850    nolabel_line79/y_pos[10]
    SLICE_X4Y112         FDRE                                         r  nolabel_line79/ypos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.944     2.072    nolabel_line79/clock_IBUF_BUFG
    SLICE_X4Y112         FDRE                                         r  nolabel_line79/ypos_reg[10]/C
                         clock pessimism             -0.482     1.590    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.070     1.660    nolabel_line79/ypos_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 nolabel_line79/Inst_Ps2Interface/delay_20us_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line79/Inst_Ps2Interface/delay_20us_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.148%)  route 0.120ns (38.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.671     1.555    nolabel_line79/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  nolabel_line79/Inst_Ps2Interface/delay_20us_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  nolabel_line79/Inst_Ps2Interface/delay_20us_count_reg[1]/Q
                         net (fo=7, routed)           0.120     1.816    nolabel_line79/Inst_Ps2Interface/delay_20us_count_reg__0[1]
    SLICE_X1Y115         LUT3 (Prop_lut3_I2_O)        0.048     1.864 r  nolabel_line79/Inst_Ps2Interface/delay_20us_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.864    nolabel_line79/Inst_Ps2Interface/plusOp__0[2]
    SLICE_X1Y115         FDRE                                         r  nolabel_line79/Inst_Ps2Interface/delay_20us_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.944     2.072    nolabel_line79/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  nolabel_line79/Inst_Ps2Interface/delay_20us_count_reg[2]/C
                         clock pessimism             -0.504     1.568    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.105     1.673    nolabel_line79/Inst_Ps2Interface/delay_20us_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 nolabel_line79/x_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line79/xpos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.451%)  route 0.138ns (49.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.644     1.528    nolabel_line79/clock_IBUF_BUFG
    SLICE_X9Y111         FDRE                                         r  nolabel_line79/x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  nolabel_line79/x_pos_reg[0]/Q
                         net (fo=6, routed)           0.138     1.807    nolabel_line79/x_pos[0]
    SLICE_X9Y109         FDRE                                         r  nolabel_line79/xpos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.920     2.048    nolabel_line79/clock_IBUF_BUFG
    SLICE_X9Y109         FDRE                                         r  nolabel_line79/xpos_reg[0]/C
                         clock pessimism             -0.503     1.545    
    SLICE_X9Y109         FDRE (Hold_fdre_C_D)         0.070     1.615    nolabel_line79/xpos_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0      nolabel_line97/nolabel_line33/XLXI_7/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y38   nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y38   nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y36   nolabel_line91/nn_inst/blk_mem_gen_img_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y39    nolabel_line91/nn_inst/pixel_addr_reg/CLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y60   an_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y59   an_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y59   an_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y59   an_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y110   nolabel_line79/ypos_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y67   debounce_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y67   debounce_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y67   debounce_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y67   debounce_reg[32]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y102  nolabel_line91/unit_6p25m/clk_output_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y101  nolabel_line91/unit_6p25m/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y103  nolabel_line91/unit_6p25m/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y103  nolabel_line91/unit_6p25m/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y104  nolabel_line91/unit_6p25m/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y60   an_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y59   an_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y59   an_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y59   an_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y54   clk6p25m/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y56   clk6p25m/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y56   clk6p25m/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y54   clk6p25m/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y54   clk6p25m/COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y54   clk6p25m/COUNT_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.049ns  (required time - arrival time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/turtleY_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 0.456ns (10.870%)  route 3.739ns (89.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.808     5.329    nolabel_line91/clock_IBUF_BUFG
    SLICE_X7Y105         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.456     5.785 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          3.739     9.524    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X56Y91         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/turtleY_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.442    14.783    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X56Y91         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/turtleY_reg[3]/C
                         clock pessimism              0.187    14.970    
                         clock uncertainty           -0.035    14.934    
    SLICE_X56Y91         FDCE (Recov_fdce_C_CLR)     -0.361    14.573    nolabel_line91/nn_inst/ct_inst/turtleY_reg[3]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  5.049    

Slack (MET) :             5.049ns  (required time - arrival time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/turtleY_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 0.456ns (10.870%)  route 3.739ns (89.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.808     5.329    nolabel_line91/clock_IBUF_BUFG
    SLICE_X7Y105         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.456     5.785 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          3.739     9.524    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X56Y91         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/turtleY_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.442    14.783    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X56Y91         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/turtleY_reg[7]/C
                         clock pessimism              0.187    14.970    
                         clock uncertainty           -0.035    14.934    
    SLICE_X56Y91         FDCE (Recov_fdce_C_CLR)     -0.361    14.573    nolabel_line91/nn_inst/ct_inst/turtleY_reg[7]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  5.049    

Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/goalY_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 0.456ns (10.870%)  route 3.739ns (89.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.808     5.329    nolabel_line91/clock_IBUF_BUFG
    SLICE_X7Y105         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.456     5.785 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          3.739     9.524    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X56Y91         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/goalY_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.442    14.783    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X56Y91         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/goalY_reg[3]/C
                         clock pessimism              0.187    14.970    
                         clock uncertainty           -0.035    14.934    
    SLICE_X56Y91         FDCE (Recov_fdce_C_CLR)     -0.319    14.615    nolabel_line91/nn_inst/ct_inst/goalY_reg[3]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/goalY_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 0.456ns (10.870%)  route 3.739ns (89.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.808     5.329    nolabel_line91/clock_IBUF_BUFG
    SLICE_X7Y105         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.456     5.785 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          3.739     9.524    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X56Y91         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/goalY_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.442    14.783    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X56Y91         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/goalY_reg[7]/C
                         clock pessimism              0.187    14.970    
                         clock uncertainty           -0.035    14.934    
    SLICE_X56Y91         FDCE (Recov_fdce_C_CLR)     -0.319    14.615    nolabel_line91/nn_inst/ct_inst/goalY_reg[7]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/goalY_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 0.456ns (11.241%)  route 3.601ns (88.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.808     5.329    nolabel_line91/clock_IBUF_BUFG
    SLICE_X7Y105         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.456     5.785 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          3.601     9.386    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X57Y90         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/goalY_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.441    14.782    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X57Y90         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/goalY_reg[4]/C
                         clock pessimism              0.187    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X57Y90         FDCE (Recov_fdce_C_CLR)     -0.405    14.528    nolabel_line91/nn_inst/ct_inst/goalY_reg[4]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/goalY_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 0.456ns (11.241%)  route 3.601ns (88.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.808     5.329    nolabel_line91/clock_IBUF_BUFG
    SLICE_X7Y105         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.456     5.785 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          3.601     9.386    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X57Y90         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/goalY_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.441    14.782    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X57Y90         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/goalY_reg[5]/C
                         clock pessimism              0.187    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X57Y90         FDCE (Recov_fdce_C_CLR)     -0.405    14.528    nolabel_line91/nn_inst/ct_inst/goalY_reg[5]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 0.456ns (11.241%)  route 3.601ns (88.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.808     5.329    nolabel_line91/clock_IBUF_BUFG
    SLICE_X7Y105         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.456     5.785 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          3.601     9.386    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X57Y90         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.441    14.782    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X57Y90         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
                         clock pessimism              0.187    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X57Y90         FDCE (Recov_fdce_C_CLR)     -0.405    14.528    nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/turtleY_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 0.456ns (11.241%)  route 3.601ns (88.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.808     5.329    nolabel_line91/clock_IBUF_BUFG
    SLICE_X7Y105         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.456     5.785 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          3.601     9.386    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X57Y90         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/turtleY_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.441    14.782    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X57Y90         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/turtleY_reg[5]/C
                         clock pessimism              0.187    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X57Y90         FDCE (Recov_fdce_C_CLR)     -0.405    14.528    nolabel_line91/nn_inst/ct_inst/turtleY_reg[5]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/brushFill_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.456ns (11.983%)  route 3.349ns (88.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.808     5.329    nolabel_line91/clock_IBUF_BUFG
    SLICE_X7Y105         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.456     5.785 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          3.349     9.135    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X61Y92         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/brushFill_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.507    14.848    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X61Y92         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/brushFill_reg[1]/C
                         clock pessimism              0.187    15.035    
                         clock uncertainty           -0.035    14.999    
    SLICE_X61Y92         FDCE (Recov_fdce_C_CLR)     -0.405    14.594    nolabel_line91/nn_inst/ct_inst/brushFill_reg[1]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  5.459    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/brushFill_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.456ns (11.983%)  route 3.349ns (88.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.808     5.329    nolabel_line91/clock_IBUF_BUFG
    SLICE_X7Y105         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.456     5.785 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          3.349     9.135    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X61Y92         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/brushFill_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.507    14.848    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X61Y92         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/brushFill_reg[2]/C
                         clock pessimism              0.187    15.035    
                         clock uncertainty           -0.035    14.999    
    SLICE_X61Y92         FDCE (Recov_fdce_C_CLR)     -0.405    14.594    nolabel_line91/nn_inst/ct_inst/brushFill_reg[2]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  5.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/clearCount_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.141ns (11.516%)  route 1.083ns (88.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.674     1.558    nolabel_line91/clock_IBUF_BUFG
    SLICE_X7Y105         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.141     1.699 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          1.083     2.782    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X56Y97         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/clearCount_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.835     1.963    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X56Y97         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/clearCount_reg[3]/C
                         clock pessimism             -0.249     1.714    
    SLICE_X56Y97         FDCE (Remov_fdce_C_CLR)     -0.067     1.647    nolabel_line91/nn_inst/ct_inst/clearCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/clearCount_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.141ns (10.822%)  route 1.162ns (89.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.674     1.558    nolabel_line91/clock_IBUF_BUFG
    SLICE_X7Y105         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.141     1.699 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          1.162     2.861    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X56Y95         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/clearCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.834     1.962    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X56Y95         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/clearCount_reg[0]/C
                         clock pessimism             -0.249     1.713    
    SLICE_X56Y95         FDCE (Remov_fdce_C_CLR)     -0.067     1.646    nolabel_line91/nn_inst/ct_inst/clearCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/clearCount_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.141ns (10.822%)  route 1.162ns (89.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.674     1.558    nolabel_line91/clock_IBUF_BUFG
    SLICE_X7Y105         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.141     1.699 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          1.162     2.861    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X56Y95         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/clearCount_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.834     1.962    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X56Y95         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/clearCount_reg[5]/C
                         clock pessimism             -0.249     1.713    
    SLICE_X56Y95         FDCE (Remov_fdce_C_CLR)     -0.067     1.646    nolabel_line91/nn_inst/ct_inst/clearCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/clearCount_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.141ns (10.822%)  route 1.162ns (89.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.674     1.558    nolabel_line91/clock_IBUF_BUFG
    SLICE_X7Y105         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.141     1.699 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          1.162     2.861    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X56Y95         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/clearCount_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.834     1.962    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X56Y95         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/clearCount_reg[7]/C
                         clock pessimism             -0.249     1.713    
    SLICE_X56Y95         FDCE (Remov_fdce_C_CLR)     -0.067     1.646    nolabel_line91/nn_inst/ct_inst/clearCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/clearCount_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.141ns (10.822%)  route 1.162ns (89.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.674     1.558    nolabel_line91/clock_IBUF_BUFG
    SLICE_X7Y105         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.141     1.699 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          1.162     2.861    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X56Y95         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/clearCount_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.834     1.962    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X56Y95         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/clearCount_reg[8]/C
                         clock pessimism             -0.249     1.713    
    SLICE_X56Y95         FDCE (Remov_fdce_C_CLR)     -0.067     1.646    nolabel_line91/nn_inst/ct_inst/clearCount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.228ns  (arrival time - required time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.141ns (10.712%)  route 1.175ns (89.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.674     1.558    nolabel_line91/clock_IBUF_BUFG
    SLICE_X7Y105         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.141     1.699 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          1.175     2.874    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X56Y96         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.834     1.962    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X56Y96         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/state_reg[0]/C
                         clock pessimism             -0.249     1.713    
    SLICE_X56Y96         FDCE (Remov_fdce_C_CLR)     -0.067     1.646    nolabel_line91/nn_inst/ct_inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.253ns  (arrival time - required time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/clearCount_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.141ns (10.712%)  route 1.175ns (89.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.674     1.558    nolabel_line91/clock_IBUF_BUFG
    SLICE_X7Y105         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.141     1.699 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          1.175     2.874    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X57Y96         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/clearCount_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.834     1.962    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X57Y96         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/clearCount_reg[10]/C
                         clock pessimism             -0.249     1.713    
    SLICE_X57Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.621    nolabel_line91/nn_inst/ct_inst/clearCount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.253ns  (arrival time - required time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/clearCount_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.141ns (10.712%)  route 1.175ns (89.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.674     1.558    nolabel_line91/clock_IBUF_BUFG
    SLICE_X7Y105         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.141     1.699 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          1.175     2.874    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X57Y96         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/clearCount_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.834     1.962    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X57Y96         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/clearCount_reg[11]/C
                         clock pessimism             -0.249     1.713    
    SLICE_X57Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.621    nolabel_line91/nn_inst/ct_inst/clearCount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.253ns  (arrival time - required time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/clearCount_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.141ns (10.712%)  route 1.175ns (89.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.674     1.558    nolabel_line91/clock_IBUF_BUFG
    SLICE_X7Y105         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.141     1.699 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          1.175     2.874    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X57Y96         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/clearCount_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.834     1.962    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X57Y96         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/clearCount_reg[9]/C
                         clock pessimism             -0.249     1.713    
    SLICE_X57Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.621    nolabel_line91/nn_inst/ct_inst/clearCount_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.276ns  (arrival time - required time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/goalX_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.141ns (10.336%)  route 1.223ns (89.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.674     1.558    nolabel_line91/clock_IBUF_BUFG
    SLICE_X7Y105         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.141     1.699 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          1.223     2.922    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X54Y96         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/goalX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.834     1.962    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X54Y96         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/goalX_reg[4]/C
                         clock pessimism             -0.249     1.713    
    SLICE_X54Y96         FDCE (Remov_fdce_C_CLR)     -0.067     1.646    nolabel_line91/nn_inst/ct_inst/goalX_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.922    
  -------------------------------------------------------------------
                         slack                                  1.276    





