
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

          Version J-2014.09-SP4 for RHEL64 -- Mar 04, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
Initializing gui preferences from file  /users/ugrad/2017/summer/yukih1/.synopsys_dv_prefs.tcl
#==============================================================================
#                      D E S I G N    P A R A M E T E R S
#==============================================================================
#
#
#
set PROJECT_NAME                "112L-RISCV"
112L-RISCV
set TOP                         "riscv"
riscv
#set TOP                         "alu"
#set TOP                         "Datapath"
#set TOP                         "Controller"
set FILES                       "files_riscv"
files_riscv
set clock_period                10
10
#==============================================================================
#                  D I R E C T O R Y   S T R U C T U R E
#==============================================================================
#
set synopsys_path                       [getenv "SYNOPSYS"]
/ecelib/linware/synopsys15/dc
set DESIGN                              $env(design)
/users/ugrad/2017/summer/yukih1/112L/project/newLab4/syn/design
set design                              $env(design)
/users/ugrad/2017/summer/yukih1/112L/project/newLab4/syn/design
set SOURCE                              "${DESIGN}"
/users/ugrad/2017/summer/yukih1/112L/project/newLab4/syn/design
set SCRIPTS                             "${PROJECT_NAME}/scripts"
112L-RISCV/scripts
set DBDIR                               "${PROJECT_NAME}/db"
112L-RISCV/db
set NETLIST                             "${PROJECT_NAME}/netlist"
112L-RISCV/netlist
set LOG                                 "${PROJECT_NAME}/log"
112L-RISCV/log
set REPORTS                             "${PROJECT_NAME}/reports"
112L-RISCV/reports
if { ![file exists $NETLIST] || ![file isdirectory $NETLIST] } {
        file mkdir $NETLIST;
}
if { ![file exists $REPORTS] || ![file isdirectory $REPORTS] } {
        file mkdir $REPORTS;
}
if { ![file exists $LOG] || ![file isdirectory $LOG] } {
        file mkdir $LOG;
}
if { ![file exists $DBDIR] || ![file isdirectory $DBDIR] } {
        file mkdir $DBDIR;
}
#==============================================================================
#                       S E T U P    L I B R A R I E S
#==============================================================================
#
set LVT_TSMCHOME "/users/ugrad2/2012/spring/pooriam/libraries/"
/users/ugrad2/2012/spring/pooriam/libraries/
set TECH_LIB_PATH_LVT_1P05_N40  "$LVT_TSMCHOME/saed32lvt_tt1p05vn40c.db"
/users/ugrad2/2012/spring/pooriam/libraries//saed32lvt_tt1p05vn40c.db
set TECH_LIB_PATH  $TECH_LIB_PATH_LVT_1P05_N40;  
/users/ugrad2/2012/spring/pooriam/libraries//saed32lvt_tt1p05vn40c.db
set MEM_LIB_LVT_1P05_N40    "saed32sram_tt1p05vn40c"
saed32sram_tt1p05vn40c
set TECH_LIB $TECH_LIB_PATH_LVT_1P05_N40;  
/users/ugrad2/2012/spring/pooriam/libraries//saed32lvt_tt1p05vn40c.db
set MEM_LIB $MEM_LIB_LVT_1P05_N40;  
saed32sram_tt1p05vn40c
set DRIVE_CELL BUFFD12BWP12TLVT; 
BUFFD12BWP12TLVT
set WC_OP_CONDS WCZ0D81COM;
WCZ0D81COM
set search_path [list . [format "%s%s"  $synopsys_path "/libraries/syn"]                         [format "%s%s"  $synopsys_path "/packages"]                         [format "%s%s"  $synopsys_path "/packages/IEEE"]                                                         ${LVT_TSMCHOME}                                                                 ${DESIGN}         /ecelib/linware/synopsys15/dc/packages/IEEE/src/                                                 ]
. /ecelib/linware/synopsys15/dc/libraries/syn /ecelib/linware/synopsys15/dc/packages /ecelib/linware/synopsys15/dc/packages/IEEE /users/ugrad2/2012/spring/pooriam/libraries/ /users/ugrad/2017/summer/yukih1/112L/project/newLab4/syn/design /ecelib/linware/synopsys15/dc/packages/IEEE/src/
set search_path "$search_path ${SOURCE} ${DBDIR} ./"
. /ecelib/linware/synopsys15/dc/libraries/syn /ecelib/linware/synopsys15/dc/packages /ecelib/linware/synopsys15/dc/packages/IEEE /users/ugrad2/2012/spring/pooriam/libraries/ /users/ugrad/2017/summer/yukih1/112L/project/newLab4/syn/design /ecelib/linware/synopsys15/dc/packages/IEEE/src/ /users/ugrad/2017/summer/yukih1/112L/project/newLab4/syn/design 112L-RISCV/db ./
set link_library   "* $TECH_LIB_PATH $MEM_LIB_LVT_1P05_N40"
* /users/ugrad2/2012/spring/pooriam/libraries//saed32lvt_tt1p05vn40c.db saed32sram_tt1p05vn40c
set target_library   "$TECH_LIB_PATH "
/users/ugrad2/2012/spring/pooriam/libraries//saed32lvt_tt1p05vn40c.db 
set symbol_library   "generic.sdb "
generic.sdb 
set WIRELOAD_MODEL "tcForQA"
tcForQA
set_app_var synthetic_library dw_foundation.sldb
dw_foundation.sldb
set_app_var link_library "* $link_library $target_library $synthetic_library"
* * /users/ugrad2/2012/spring/pooriam/libraries//saed32lvt_tt1p05vn40c.db saed32sram_tt1p05vn40c /users/ugrad2/2012/spring/pooriam/libraries//saed32lvt_tt1p05vn40c.db  dw_foundation.sldb
#==============================================================================
#                        R E A D I N G   D E S I G N
#==============================================================================
define_design_lib WORK -path ./WORK
1
#
source scripts/${FILES}.tcl -v -e  > ${LOG}/files_${TOP}.log
#==============================================================================
#     E L B O R A T I N G    A N D    O P T I M I Z I N G     D E S I G N S
#==============================================================================
elaborate ${TOP}  > ${REPORTS}/${TOP}.elab.rpt
current_design ${TOP}
Current design is 'riscv'.
{riscv}
#==============================================================================
#                      S Y N T H E S I S    C O N S T R A I N T S
#==============================================================================
set CORE_CLK_PERIOD            ${clock_period}
10
set CLK_NAME                       clk
clk
set INPUT_DELAY                    2.0
2.0
set OUTPUT_DELAY                   0.5
0.5
set MAX_AREA                       0; # Optimize the design for the smallest possible size
0
set CLK_SKEW                       0.14
0.14
set MAX_OUTPUT_LOAD                0
0
#==============================================================================
#                       D E F I N E    C L O C K    P E R I O D S
#==============================================================================
create_clock -name $CLK_NAME    -period $CORE_CLK_PERIOD  -waveform  "0 [expr $CORE_CLK_PERIOD/2]"  [get_ports clk]
Warning: Design 'riscv' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
#set_clock_uncertainty $CLK_SKEW [get_clocks $CLK_NAME]
#set_input_delay  $INPUT_DELAY  -max -clock $CLK_NAME [remove_from_collection [all_inputs] $CLK_PORT]
#set_output_delay $OUTPUT_DELAY -max -clock $CLK_NAME [all_outputs]
#set_max_area $MAX_AREA
#set_driving_cell -lib_cell $DRIVE_CELL -pin $DRIVE_PIN [remove_from_collection [all_inputs] $CLK_PORT]
#set_load  $MAX_OUTPUT_LOAD [all_outputs]
#set_clock_uncertainty $CLK_SKEW [get_clocks $CLK_NAME]
#set_clock_latency     0.2  [all_clocks]
set_clock_transition 0 $CLK_NAME
Warning: Design 'riscv' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_dont_touch dp/instr_mem
Warning: Design 'riscv' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
puts "Linking"
Linking
redirect -tee -file ${REPORTS}/${TOP}.link.rpt  {link}

  Linking design 'riscv'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (12 designs)              /users/ugrad/2017/summer/yukih1/112L/project/newLab4/syn/riscv.db, etc
  saed32lvt_tt1p05vn40c (library) /users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db
  saed32sram_tt1p05vn40c (library) /users/ugrad2/2012/spring/pooriam/libraries/saed32sram_tt1p05vn40c.db
  dw_foundation.sldb (library) /ecelib/linware/synopsys15/dc/libraries/syn/dw_foundation.sldb

Error: Width mismatch on port 'ra' of reference to 'instructionmemory' in 'Datapath'. (LINK-3)
Error: Width mismatch on port 'rd' of reference to 'instructionmemory' in 'Datapath'. (LINK-3)
Warning: Unable to resolve reference 'instructionmemory' in 'Datapath'. (LINK-5)
Information: Building the design 'branch_flag'. (HDL-193)
Warning: Cannot find the design 'branch_flag' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'branch_flag' in 'Datapath'. (LINK-5)
0
#puts "Uniquifying"
#redirect -tee -file ${REPORTS}/${TOP}.uniquify.rpt { uniquify };
redirect -tee -file ${REPORTS}/${TOP}.compile.rpt     { compile_ultra };
Warning: Design 'riscv' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.4 |     *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.4 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 210 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Error: Width mismatch on port 'ra' of reference to 'instructionmemory' in 'Datapath'. (LINK-3)
Error: Width mismatch on port 'rd' of reference to 'instructionmemory' in 'Datapath'. (LINK-3)
Warning: Unable to resolve reference 'instructionmemory' in 'Datapath'. (LINK-5)
Information: Building the design 'branch_flag'. (HDL-193)
Warning: Cannot find the design 'branch_flag' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'branch_flag' in 'Datapath'. (LINK-5)
Loaded alib file './alib-52/saed32lvt_tt1p05vn40c.db.alib'
Information: Ungrouping hierarchy c before Pass 1 (OPT-776)
Information: Ungrouping hierarchy ac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dp/resmux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dp/rmux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dp/jumpmux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy dp/pcmux before Pass 1 (OPT-776)
Information: Ungrouping 6 of 20 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'RegFile'
 Implement Synthetic for 'RegFile'.
  Processing 'Datapath'
 Implement Synthetic for 'Datapath'.
  Processing 'alu'
 Implement Synthetic for 'alu'.
Information: Added key list 'DesignWare' to design 'alu'. (DDB-72)
  Processing 'imm_Gen'
  Processing 'riscv'
  Processing 'flopr_WIDTH32'
  Processing 'mux2_WIDTH32_0'
  Processing 'adder_WIDTH32_0'
 Implement Synthetic for 'adder_WIDTH32_0'.
  Processing 'datamemory'
Error: Width mismatch on port 'ra' of reference to 'instructionmemory' in 'Datapath'. (LINK-3)
Error: Width mismatch on port 'rd' of reference to 'instructionmemory' in 'Datapath'. (LINK-3)
Warning: Unable to resolve reference 'instructionmemory' in 'Datapath'. (LINK-5)
Information: Building the design 'branch_flag'. (HDL-193)
Warning: Cannot find the design 'branch_flag' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'branch_flag' in 'Datapath'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_LVT' in the library 'saed32lvt_tt1p05vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_LVT' in the library 'saed32lvt_tt1p05vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_LVT' in the library 'saed32lvt_tt1p05vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_LVT' in the library 'saed32lvt_tt1p05vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_LVT' in the library 'saed32lvt_tt1p05vn40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_LVT' in the library 'saed32lvt_tt1p05vn40c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Removing unused design 'adder_WIDTH32_3'. (OPT-1055)

Threshold voltage group cell usage:
>> saed32cell_lvt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'adder_WIDTH32_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'adder_WIDTH32_2'. (DDB-72)
  Mapping Optimization (Phase 1)
Information: Added key list 'DesignWare' to design 'adder_WIDTH32_0'. (DDB-72)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:49   75453.6      0.00       0.0      42.7                           18267291648.0000
    0:00:49   75453.6      0.00       0.0      42.7                           18267291648.0000
    0:00:49   75453.6      0.00       0.0      42.7                           18267291648.0000
    0:00:50   75453.6      0.00       0.0      42.7                           18267291648.0000
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:56   74622.1      0.00       0.0      46.4                           15695804416.0000
    0:00:59   74707.5      0.00       0.0      45.1                           15163684864.0000
    0:00:59   74707.5      0.00       0.0      45.1                           15163684864.0000
    0:00:59   74707.5      0.00       0.0      45.1                           15163684864.0000
    0:00:59   74707.5      0.00       0.0      45.1                           15163684864.0000
    0:00:59   74707.5      0.00       0.0      45.1                           15163684864.0000
    0:00:59   74707.5      0.00       0.0      45.1                           15163684864.0000
    0:00:59   74707.5      0.00       0.0      45.1                           15163684864.0000
    0:00:59   74707.5      0.00       0.0      45.1                           15163684864.0000
    0:00:59   74707.5      0.00       0.0      45.1                           15163684864.0000
    0:00:59   74707.5      0.00       0.0      45.1                           15163684864.0000

Threshold voltage group cell usage:
>> saed32cell_lvt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:00:59   74707.5      0.00       0.0      45.1                           15163684864.0000
    0:00:59   74707.5      0.00       0.0      45.1                           15163684864.0000
    0:00:59   74707.5      0.00       0.0      45.1                           15163684864.0000
    0:00:59   74707.5      0.00       0.0      45.1                           15163684864.0000
    0:00:59   74707.5      0.00       0.0      45.1                           15163684864.0000
    0:00:59   74707.5      0.00       0.0      45.1                           15163684864.0000
    0:00:59   74707.5      0.00       0.0      45.1                           15163684864.0000
    0:00:59   74707.5      0.00       0.0      45.1                           15163684864.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:59   74707.5      0.00       0.0      45.1                           15163684864.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:01:01   74726.0      0.00       0.0       0.0                           15207921664.0000
    0:01:01   74726.0      0.00       0.0       0.0                           15207921664.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:01   74726.0      0.00       0.0       0.0                           15207921664.0000
    0:01:02   74726.0      0.00       0.0       0.0                           15207921664.0000

Threshold voltage group cell usage:
>> saed32cell_lvt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:04   74726.0      0.00       0.0       0.0                           15207921664.0000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:01:06   74728.0      0.00       0.0       0.0                           15160215552.0000
    0:01:06   74728.0      0.00       0.0       0.0                           15160215552.0000
    0:01:07   74726.4      0.00       0.0       0.0                           15155698688.0000
    0:01:07   74726.4      0.00       0.0       0.0                           15155698688.0000
    0:01:07   74726.4      0.00       0.0       0.0                           15155698688.0000
    0:01:07   74726.4      0.00       0.0       0.0                           15155698688.0000
    0:01:07   74726.4      0.00       0.0       0.0                           15155698688.0000
    0:01:07   74726.4      0.00       0.0       0.0                           15155698688.0000
    0:01:07   74726.4      0.00       0.0       0.0                           15155698688.0000
    0:01:07   74726.4      0.00       0.0       0.0                           15155698688.0000
    0:01:07   74726.4      0.00       0.0       0.0                           15155698688.0000
    0:01:07   74726.4      0.00       0.0       0.0                           15155698688.0000
    0:01:07   74726.4      0.00       0.0       0.0                           15155698688.0000
    0:01:07   74726.4      0.00       0.0       0.0                           15155698688.0000
    0:01:07   74726.4      0.00       0.0       0.0                           15155698688.0000
    0:01:07   74726.4      0.00       0.0       0.0                           15155698688.0000
    0:01:07   74726.4      0.00       0.0       0.0                           15155698688.0000
    0:01:07   74726.4      0.00       0.0       0.0                           15155698688.0000
    0:01:08   74726.4      0.00       0.0       0.0                           15155698688.0000
    0:01:08   74726.4      0.00       0.0       0.0                           15155698688.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:08   74726.4      0.00       0.0       0.0                           15155698688.0000
    0:01:09   74634.3      0.00       0.0       0.0                           15672781824.0000
    0:01:10   74634.3      0.00       0.0       0.0                           15672781824.0000
    0:01:13   74720.0      0.00       0.0       0.0                           15167048704.0000
    0:01:13   74720.0      0.00       0.0       0.0                           15167048704.0000
    0:01:20   74818.5      0.00       0.0      20.2                           15197313024.0000
Loading db file '/users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db'
Loading db file '/users/ugrad2/2012/spring/pooriam/libraries/saed32sram_tt1p05vn40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'riscv' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'dp/rf/clk': 1056 load(s), 1 driver(s)
Error: Width mismatch on port 'ra' of reference to 'instructionmemory' in 'Datapath'. (LINK-3)
Error: Width mismatch on port 'rd' of reference to 'instructionmemory' in 'Datapath'. (LINK-3)
Warning: Unable to resolve reference 'instructionmemory' in 'Datapath'. (LINK-5)
Information: Building the design 'branch_flag'. (HDL-193)
Warning: Cannot find the design 'branch_flag' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'branch_flag' in 'Datapath'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
1
#==============================================================================
#                 W R I T E   O U T   D E S I G N
#==============================================================================
#
write   -format verilog -hierarchy -output  ${NETLIST}/${TOP}.vg
Error: Width mismatch on port 'ra' of reference to 'instructionmemory' in 'Datapath'. (LINK-3)
Error: Width mismatch on port 'rd' of reference to 'instructionmemory' in 'Datapath'. (LINK-3)
Warning: Unable to resolve reference 'instructionmemory' in 'Datapath'. (LINK-5)
Information: Building the design 'branch_flag'. (HDL-193)
Warning: Cannot find the design 'branch_flag' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'branch_flag' in 'Datapath'. (LINK-5)
Writing verilog file '/users/ugrad/2017/summer/yukih1/112L/project/newLab4/syn/112L-RISCV/netlist/riscv.vg'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
#==============================================================================
#                 G E N E R A T E    F I N A L    R E P O R T S
#==============================================================================
#
#
redirect -tee -file ${REPORTS}/${TOP}.qor.rpt           { report_qor }
Warning: Design 'riscv' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
Warning: Design 'riscv' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : riscv
Version: J-2014.09-SP4
Date   : Fri Mar 15 23:55:37 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              20.00
  Critical Path Length:          9.58
  Critical Path Slack:           0.41
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         12
  Hierarchical Port Count:       1067
  Leaf Cell Count:               5168
  Buf/Inv Cell Count:             403
  Buf Cell Count:                 164
  Inv Cell Count:                 239
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      4111
  Sequential Cell Count:         1057
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    10349.506126
  Noncombinational Area:  6994.043106
  Buf/Inv Area:            724.310403
  Total Buffer Area:           410.19
  Total Inverter Area:         314.12
  Macro/Black Box Area:  50667.683594
  Net Area:               6807.302180
  -----------------------------------
  Cell Area:             68011.232826
  Design Area:           74818.535006


  Design Rules
  -----------------------------------
  Total Number of Nets:          5363
  Nets With Violations:             7
  Max Trans Violations:             0
  Max Cap Violations:               7
  -----------------------------------


  Hostname: zuma.eecs.uci.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    3.37
  Logic Optimization:                  3.78
  Mapping Optimization:               12.89
  -----------------------------------------
  Overall Compile Time:               54.54
  Overall Compile Wall Clock Time:    84.45

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
redirect -file ${REPORTS}/${TOP}.units.rpt { report_units  }
redirect -file ${REPORTS}/${TOP}.design.rpt { report_design -nosplit }
redirect -file ${REPORTS}/${TOP}.area.rpt { report_area -nosplit -designware -hierarchy -physical -nosplit }
redirect -file ${REPORTS}/${TOP}.power_hier.rpt {         report_power -analysis_effort medium -verbose -nosplit -hierarchy }
redirect -file ${REPORTS}/${TOP}.power_flat.rpt {         report_power -net -cell -analysis_effort medium -verbose -nosplit -flat }
# clean up
#exec rm -rf *.syn *.mr *.pvl
#exit
dc_shell> qqiqdc_shell> qqi[K[K[Keixt
Error: unknown command 'eixt' (CMD-005)
dc_shell> l[Kei[Kxit

Thank you...
