*design* DebussyLib (btIdent Verdi_S-2021.09-SP2-9)
Command arguments:
    +define+verilog
    -f run.f
        ../src/rtl/register_32bit.v
        ../testbench/testbench.v

Highest level modules:
testbench

Total	0 error(s),   0 warning(s)
