git clone --depth 1 --no-tags https://github.com/jix/gh-create-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532311225
git clone --depth 1 --no-tags https://github.com/sherif-omar111/Single-cycle-MIPS-processor-based-on-Harvard-architecture-using-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532316072
git clone --depth 1 --no-tags https://github.com/anishasharma99/Sequence-Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531956534
git clone --depth 1 --no-tags https://github.com/prajwal0718/Functional-Coverage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532872769
git clone --depth 1 --no-tags https://github.com/snorbson/cip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537583981
git clone --depth 1 --no-tags https://github.com/binoy01/ANN_design_submission.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536416302
git clone --depth 1 --no-tags https://github.com/trevortaulien/FPGA_Programming_by_Verilog_Examples_by_Pong_Chu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537630373
git clone --depth 1 --no-tags https://github.com/drvasanthi/sta.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537810715
git clone --depth 1 --no-tags https://github.com/Scienfreak/verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537821867
git clone --depth 1 --no-tags https://github.com/sfmth/seperate-submit-debug.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535105096
git clone --depth 1 --no-tags https://github.com/zhengxuan-luan/verify_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535027186
git clone --depth 1 --no-tags https://github.com/PaulDetterer/bc_aercounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534946219
git clone --depth 1 --no-tags https://github.com/KKMOfficial/computer_architecture_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535166846
git clone --depth 1 --no-tags https://github.com/jerry0129/GCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534874246
git clone --depth 1 --no-tags https://github.com/YukunXue/Genesys2_E203.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535042670
git clone --depth 1 --no-tags https://github.com/chiencheng890909/little-dinosaur.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536042308
git clone --depth 1 --no-tags https://github.com/yennergonzalez/Respaldo_Array_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536650559
git clone --depth 1 --no-tags https://github.com/Sukki11/linux_commands.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536530713
git clone --depth 1 --no-tags https://github.com/nebhrajani-a/hamming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536193087
git clone --depth 1 --no-tags https://github.com/YuanJennySui/ISML_SineStimDriver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531684834
git clone --depth 1 --no-tags https://github.com/EmbeddedCamerata/genesys2_e203_hbirdv2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535224606
git clone --depth 1 --no-tags https://github.com/grussdorian/verilog-playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535435690
git clone --depth 1 --no-tags https://github.com/brookliu888/SystemVerilogPractice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535285925
git clone --depth 1 --no-tags https://github.com/Kyorge/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536177757
git clone --depth 1 --no-tags https://github.com/jainpranav1/kid_icarus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532454054
git clone --depth 1 --no-tags https://github.com/coolhou/github_first_day.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532907959
git clone --depth 1 --no-tags https://github.com/prajwal0718/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531919826
git clone --depth 1 --no-tags https://github.com/IvanXiang/FPGA_SDRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536478419
git clone --depth 1 --no-tags https://github.com/rephos35/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536758731
git clone --depth 1 --no-tags https://github.com/JeanDaBleaque/cse4117_fpga_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536797526
git clone --depth 1 --no-tags https://github.com/CRTejaswi/neural-nets.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535510938
git clone --depth 1 --no-tags https://github.com/cmfbook/PRGA-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535170597
git clone --depth 1 --no-tags https://github.com/yuchengwang1121/VLSI-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536439986
git clone --depth 1 --no-tags https://github.com/m4ury4p/caravel_iiitb_tlc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537167529
git clone --depth 1 --no-tags https://github.com/burakelhaman/FPGA-Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537213159
git clone --depth 1 --no-tags https://github.com/DrowningFishHappyStill/FPGA_IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531782208
git clone --depth 1 --no-tags https://github.com/Shalu-cod/Booth_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531476359
git clone --depth 1 --no-tags https://github.com/OmarMiniesy/FPGA-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534651146
git clone --depth 1 --no-tags https://github.com/benturakash/doorSecuritySystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534881136
git clone --depth 1 --no-tags https://github.com/mo2men3la2/Pipelined-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537571421
git clone --depth 1 --no-tags https://github.com/christianeaton/wokwi-verilog-gds-test..git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537576891
git clone --depth 1 --no-tags https://github.com/kenryu621/SP-22-CECS-341-Lab-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537734530
git clone --depth 1 --no-tags https://github.com/Perumaltuty/Pratice-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537727933
git clone --depth 1 --no-tags https://github.com/kenryu621/SP-22-CECS-341-Lab-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537732745
git clone --depth 1 --no-tags https://github.com/MahmoudH2000/Low_Power_Communacation_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537779864
git clone --depth 1 --no-tags https://github.com/marwan-ramzi/MIPS_pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533784667
git clone --depth 1 --no-tags https://github.com/ceceliabeyers/EE4292-ICLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533040288
git clone --depth 1 --no-tags https://github.com/educhielle/MessageExtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537909762
git clone --depth 1 --no-tags https://github.com/felixcamer/AI-based-FPGA-on-vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537500437
git clone --depth 1 --no-tags https://github.com/tillitis/tillitis-key1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538359993
git clone --depth 1 --no-tags https://github.com/opengateware/openFPGA-Genesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539269902
git clone --depth 1 --no-tags https://github.com/SamsungLabs/Butterfly_Acc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541480134
git clone --depth 1 --no-tags https://github.com/NTU-LaDS-II/FAN_ATPG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544515359
git clone --depth 1 --no-tags https://github.com/mbaykenar/digital-logic-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544780287
git clone --depth 1 --no-tags https://github.com/prajwalgekkouga/AHB-to-APB-Bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545412126
git clone --depth 1 --no-tags https://github.com/nand2mario/ddr3-tang-primer-20k.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544108025
git clone --depth 1 --no-tags https://github.com/opengateware/arcade-digdug.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538826007
git clone --depth 1 --no-tags https://github.com/semiDESIgner/50daysRTLcode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539827912
git clone --depth 1 --no-tags https://github.com/spark2k06/PCXT_Xilinx_Spartan_6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542018824
git clone --depth 1 --no-tags https://github.com/MrVegetab1e/ethernet_switch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543464494
git clone --depth 1 --no-tags https://github.com/open-fpga/core-example-basicchip32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543931639
git clone --depth 1 --no-tags https://github.com/silicon-vlsi/VLSI-2024.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539854293
git clone --depth 1 --no-tags https://github.com/sujan2599/LMS-Adaptive-FIR-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541524593
git clone --depth 1 --no-tags https://github.com/WitchElaina/COCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541872896
git clone --depth 1 --no-tags https://github.com/EricJin2002/UCAS-CA-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544230617
git clone --depth 1 --no-tags https://github.com/Kaigard/Anfield.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541977167
git clone --depth 1 --no-tags https://github.com/gju06051/Verilog_study_public.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540696730
git clone --depth 1 --no-tags https://github.com/w32agobot/SKY130_standardcelldesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541273689
git clone --depth 1 --no-tags https://github.com/sfmth/iscas-snn-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538922564
git clone --depth 1 --no-tags https://github.com/suisuisi/teroshdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540793691
git clone --depth 1 --no-tags https://github.com/emeb/ice-dongle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539254426
git clone --depth 1 --no-tags https://github.com/mohamedshehabeldean/BBqm-hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543364842
git clone --depth 1 --no-tags https://github.com/YukunXue/E203_SOC_G2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540686519
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-BankPanic_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545568863
git clone --depth 1 --no-tags https://github.com/Lowdata/Mixed-Signal-8bit-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542319081
git clone --depth 1 --no-tags https://github.com/Richard-dick/CA_GROUPWORK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543536232
git clone --depth 1 --no-tags https://github.com/AnthonyAS15/Decodificador-de-Gray.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537967647
git clone --depth 1 --no-tags https://github.com/NouraMedhat28/Washing-Machine-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543797319
git clone --depth 1 --no-tags https://github.com/MuhammadMajiid/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540937442
git clone --depth 1 --no-tags https://github.com/CraigDroke/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539206544
git clone --depth 1 --no-tags https://github.com/GeYuYao-hub/nscscc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543563822
git clone --depth 1 --no-tags https://github.com/iic-jku/kvic_336007_ws22.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541540405
git clone --depth 1 --no-tags https://github.com/ZHAODONG-LYU/test_efpga0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544759583
git clone --depth 1 --no-tags https://github.com/emreissever/APB-PWM-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538604686
git clone --depth 1 --no-tags https://github.com/echostreams/nand-bch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542855751
git clone --depth 1 --no-tags https://github.com/norhanreda/solutions-of-computer-archtecture-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545676247
git clone --depth 1 --no-tags https://github.com/NouraMedhat28/Single-Cycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540047414
git clone --depth 1 --no-tags https://github.com/MiRaCLeXeoN/Handwritten-Number-Recognition-Based-On-Artix7-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540244180
git clone --depth 1 --no-tags https://github.com/irving11119/EE2026-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543502453
