
---------- Begin Simulation Statistics ----------
final_tick                               359103512472500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  47550                       # Simulator instruction rate (inst/s)
host_mem_usage                                 806620                       # Number of bytes of host memory used
host_op_rate                                    80246                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   210.31                       # Real time elapsed on the host
host_tick_rate                               42816581                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      16876344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009005                       # Number of seconds simulated
sim_ticks                                  9004632500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                    5                       # number of times the CC registers were read
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     13                       # Number of float alu accesses
system.cpu.num_fp_insts                            13                       # number of float instructions
system.cpu.num_fp_register_reads                   20                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  13                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  13                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         5     31.25%     31.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       2     12.50%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAlu                        2     12.50%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   3     18.75%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  1      6.25%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     18.75%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       153712                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        316080                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1368484                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           26                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        77495                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1401813                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1022990                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1368484                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       345494                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1499963                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           48143                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        20139                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6486670                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4455833                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        77557                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1049066                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1447947                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3039426                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16876328                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     17524711                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.963002                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.351215                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     14100233     80.46%     80.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       882952      5.04%     85.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       138585      0.79%     86.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       221976      1.27%     87.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       387704      2.21%     89.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       210973      1.20%     90.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        79366      0.45%     91.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        54975      0.31%     91.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1447947      8.26%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     17524711                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            8713194                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        26226                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10019631                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2743170                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        27517      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7410720     43.91%     44.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          119      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           56      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       891416      5.28%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1379320      8.17%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            4      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        34436      0.20%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1310530      7.77%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        15450      0.09%     65.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1398264      8.29%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1344926      7.97%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       937733      5.56%     87.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       275299      1.63%     89.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1805437     10.70%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        45101      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16876328                       # Class of committed instruction
system.switch_cpus.commit.refs                3063570                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16876328                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.800924                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.800924                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      13698415                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20842167                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1192679                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2168073                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          77809                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        815599                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3211728                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 15666                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              368588                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1253                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1499963                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1744866                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              16063952                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         17223                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           76                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               13068120                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           50                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3422                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          155618                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.083288                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1807270                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1071133                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.725634                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17952579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.233313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.630981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         14197932     79.09%     79.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           277610      1.55%     80.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           211361      1.18%     81.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           225070      1.25%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           325709      1.81%     84.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           387062      2.16%     87.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           493046      2.75%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           109132      0.61%     90.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1725657      9.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17952579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          14832488                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8824414                       # number of floating regfile writes
system.switch_cpus.idleCycles                   56666                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        87513                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1165908                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.050643                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3664546                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             368520                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7519795                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3304161                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           24                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         7002                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       429595                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19912838                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3296026                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       140941                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18921284                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          78856                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        581479                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          77809                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        707617                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        28941                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        50498                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          353                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          307                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          249                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       560972                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       109195                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          307                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        30045                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        57468                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24061113                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              18608276                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596708                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14357456                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.033262                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               18641859                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         17174958                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8220696                       # number of integer regfile writes
system.switch_cpus.ipc                       0.555270                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.555270                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        39188      0.21%      0.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8761009     45.96%     46.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          214      0.00%     46.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            87      0.00%     46.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       966954      5.07%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1448967      7.60%     58.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            8      0.00%     58.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        35274      0.19%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1317112      6.91%     65.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        15453      0.08%     66.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1408871      7.39%     73.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1352112      7.09%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1363629      7.15%     87.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       329988      1.73%     89.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1977432     10.37%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        45929      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       19062227                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9280088                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     18355923                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      8912860                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      9720083                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              355903                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018671                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          106542     29.94%     29.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     29.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     29.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     29.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     29.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     29.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     29.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     29.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     29.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     29.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          61671     17.33%     47.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        84295     23.68%     70.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     70.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     70.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        23395      6.57%     77.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         3252      0.91%     78.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     78.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     78.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     78.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     78.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     78.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     78.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     78.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     78.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     78.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     78.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     78.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     78.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          34309      9.64%     88.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          7102      2.00%     90.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        35258      9.91%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           79      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       10098854                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     38124819                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      9695416                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     13229436                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19912766                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          19062227                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           72                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3036399                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        47808                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           72                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4248702                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17952579                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.061810                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.928943                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     12164283     67.76%     67.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1467186      8.17%     75.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1058528      5.90%     81.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       905141      5.04%     86.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       785261      4.37%     91.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       565908      3.15%     94.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       475473      2.65%     97.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       307252      1.71%     98.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       223547      1.25%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17952579                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.058469                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1745221                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   391                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        55533                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        20941                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3304161                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       429595                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6129796                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 18009245                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        11139748                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19414366                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1401693                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1536132                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         491016                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        139493                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      49428165                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20477450                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23737692                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2584455                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         456383                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          77809                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2614431                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          4323194                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     15640862                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     19382197                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4275689                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             35992518                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40260342                       # The number of ROB writes
system.switch_cpus.timesIdled                     600                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       205840                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          962                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       413166                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            962                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 359103512472500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             153935                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        14877                       # Transaction distribution
system.membus.trans_dist::CleanEvict           138835                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8432                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8432                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        153936                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       478447                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       478447                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478447                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11343616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11343616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11343616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            162368                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  162368    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              162368                       # Request fanout histogram
system.membus.reqLayer2.occupancy           408658500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          868558750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   9004632500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359103512472500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 359103512472500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 359103512472500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            197255                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        51278                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          464                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          308722                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10069                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10069                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           924                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       196333                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       618178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                620490                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        88832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     15539264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               15628096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          154624                       # Total snoops (count)
system.tol2bus.snoopTraffic                    952128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           361950                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002658                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.051486                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 360988     99.73%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    962      0.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             361950                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          243445500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         309595500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1384996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 359103512472500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          103                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        44854                       # number of demand (read+write) hits
system.l2.demand_hits::total                    44957                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          103                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        44854                       # number of overall hits
system.l2.overall_hits::total                   44957                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          819                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       161545                       # number of demand (read+write) misses
system.l2.demand_misses::total                 162369                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          819                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       161545                       # number of overall misses
system.l2.overall_misses::total                162369                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     70172500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  13335384500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13405557000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     70172500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  13335384500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13405557000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          922                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       206399                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               207326                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          922                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       206399                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              207326                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.888286                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.782683                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.783158                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.888286                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.782683                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.783158                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85680.708181                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82549.038967                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82562.293295                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85680.708181                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82549.038967                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82562.293295                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               14877                       # number of writebacks
system.l2.writebacks::total                     14877                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          819                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       161545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            162364                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          819                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       161545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           162364                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     61982500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  11719954500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11781937000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     61982500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  11719954500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11781937000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.888286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.782683                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.783134                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.888286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.782683                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.783134                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75680.708181                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72549.162772                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72564.958981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75680.708181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72549.162772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72564.958981                       # average overall mshr miss latency
system.l2.replacements                         154624                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36401                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36401                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36401                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36401                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          464                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              464                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          464                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          464                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           50                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            50                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1637                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1637                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         8432                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8432                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    689915000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     689915000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        10069                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10069                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.837422                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.837422                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81821.038899                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81821.038899                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         8432                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8432                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    605595000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    605595000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.837422                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.837422                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71821.038899                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71821.038899                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          103                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                103                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          819                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              821                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     70172500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     70172500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          922                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            924                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.888286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.888528                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85680.708181                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85471.985384                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          819                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          819                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     61982500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     61982500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.888286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.886364                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75680.708181                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75680.708181                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        43217                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             43217                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       153113                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          153116                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  12645469500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  12645469500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       196330                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        196333                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.779876                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.779879                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82589.130250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82587.512082                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       153113                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       153113                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  11114359500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11114359500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.779876                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.779864                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72589.260873                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72589.260873                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 359103512472500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7999.690675                       # Cycle average of tags in use
system.l2.tags.total_refs                      397747                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    154624                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.572350                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              359094507840500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.154827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.068478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.102446                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    35.763619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7940.601306                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002827                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.004366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.969312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976525                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          199                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1794                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6199                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3468144                       # Number of tag accesses
system.l2.tags.data_accesses                  3468144                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 359103512472500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        52416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     10338752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10391488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        52416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       952128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          952128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       161543                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              162367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        14877                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              14877                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             21322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      5821004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1148159239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1154015780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5821004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5835219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      105737575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            105737575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      105737575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            21322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5821004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1148159239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1259753355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     14877.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    161334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000688074250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          921                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          921                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              331449                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              13963                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      162363                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      14877                       # Number of write requests accepted
system.mem_ctrls.readBursts                    162363                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    14877                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    210                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              663                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2042000500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  810765000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5082369250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12593.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31343.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   124325                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   10516                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                162363                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                14877                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   52836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        42165                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    268.637590                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   162.240624                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.220636                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        17953     42.58%     42.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9106     21.60%     64.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4312     10.23%     74.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3017      7.16%     81.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1840      4.36%     85.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1266      3.00%     88.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1052      2.49%     91.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          636      1.51%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2983      7.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        42165                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     175.676439                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     58.161891                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    531.294958                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           819     88.93%     88.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           69      7.49%     96.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           17      1.85%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           10      1.09%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            2      0.22%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            3      0.33%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           921                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.132465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.124068                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.545574                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              862     93.59%     93.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      1.52%     95.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               29      3.15%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      1.63%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           921                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10377792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  950912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10391232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               952128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1152.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       105.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1153.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    105.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9004546000                       # Total gap between requests
system.mem_ctrls.avgGap                      50804.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        52416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     10325376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       950912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5821003.799988506362                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1146673781.523010492325                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 105602532.918472796679                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          819                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       161544                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        14877                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     28241250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5054128000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 210235075000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34482.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31286.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14131550.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            139965420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             74385795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           551993400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           35783100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     710523840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3961630530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        121635360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5595917445                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        621.448732                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    281591250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    300560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8422471250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            161128380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             85630380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           605779020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           41775660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     710523840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3979300530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        106761120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5690898930                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        631.996801                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    240132750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    300560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8463929750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9004622500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359103512472500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1743695                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1743705                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1743695                       # number of overall hits
system.cpu.icache.overall_hits::total         1743705                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1171                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1173                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1171                       # number of overall misses
system.cpu.icache.overall_misses::total          1173                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     87533000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     87533000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     87533000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     87533000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1744866                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1744878                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1744866                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1744878                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000671                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000672                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000671                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000672                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74750.640478                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74623.188406                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74750.640478                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74623.188406                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          675                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          135                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          464                       # number of writebacks
system.cpu.icache.writebacks::total               464                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          249                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          249                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          249                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          249                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          922                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          922                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          922                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          922                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     72662500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     72662500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     72662500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     72662500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000528                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000528                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000528                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000528                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 78809.652928                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78809.652928                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 78809.652928                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78809.652928                       # average overall mshr miss latency
system.cpu.icache.replacements                    464                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1743695                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1743705                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1171                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1173                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     87533000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     87533000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1744866                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1744878                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000671                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000672                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74750.640478                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74623.188406                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          249                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          249                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          922                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          922                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     72662500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     72662500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000528                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000528                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 78809.652928                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78809.652928                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359103512472500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.007979                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              840810                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               464                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1812.090517                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000050                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.007928                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          460                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3490680                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3490680                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359103512472500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359103512472500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359103512472500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359103512472500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359103512472500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359103512472500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359103512472500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2662643                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2662644                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2662643                       # number of overall hits
system.cpu.dcache.overall_hits::total         2662644                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       804286                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         804289                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       804286                       # number of overall misses
system.cpu.dcache.overall_misses::total        804289                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  51058519185                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  51058519185                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  51058519185                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  51058519185                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3466929                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3466933                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3466929                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3466933                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.231988                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.231989                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.231988                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.231989                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63483.038602                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63482.801810                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63483.038602                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63482.801810                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       987944                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             30540                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.349181                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        36401                       # number of writebacks
system.cpu.dcache.writebacks::total             36401                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       597887                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       597887                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       597887                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       597887                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       206399                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       206399                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       206399                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       206399                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  14146504685                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14146504685                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  14146504685                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14146504685                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059534                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059534                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059534                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059534                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 68539.598956                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68539.598956                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 68539.598956                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68539.598956                       # average overall mshr miss latency
system.cpu.dcache.replacements                 205376                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2352316                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2352317                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       794161                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        794164                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  50323352000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  50323352000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3146477                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3146481                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.252397                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.252398                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 63366.687611                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63366.448240                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       597830                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       597830                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       196331                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       196331                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  13423697500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13423697500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062397                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062397                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 68372.786264                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68372.786264                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       310327                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         310327                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10125                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10125                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    735167185                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    735167185                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.031596                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031596                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 72609.104691                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72609.104691                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           57                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           57                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10068                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10068                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    722807185                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    722807185                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.031418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 71792.529301                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71792.529301                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359103512472500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.025597                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2783223                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            205376                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.551842                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.025595                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000025                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000025                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          199                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          822                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7140266                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7140266                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               359130702685000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65722                       # Simulator instruction rate (inst/s)
host_mem_usage                                 807276                       # Number of bytes of host memory used
host_op_rate                                   111018                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   608.63                       # Real time elapsed on the host
host_tick_rate                               44674782                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000013                       # Number of instructions simulated
sim_ops                                      67568416                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027190                       # Number of seconds simulated
sim_ticks                                 27190212500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       484660                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        969327                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4213784                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       238906                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4295362                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3092270                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4213784                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1121514                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4611278                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          148927                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        65997                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          19937528                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         13581630                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       238906                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3218880                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4340400                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      9091745                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50692072                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     52986053                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.956706                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.343349                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     42672406     80.54%     80.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2656698      5.01%     85.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       439479      0.83%     86.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       693784      1.31%     87.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1148804      2.17%     89.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       622741      1.18%     91.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       239244      0.45%     91.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       172497      0.33%     91.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4340400      8.19%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     52986053                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           25149035                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        86258                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          30902189                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8271950                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        81595      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     22895569     45.17%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          524      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          175      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2562298      5.05%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      3980132      7.85%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           12      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        99428      0.20%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      3781532      7.46%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        44884      0.09%     65.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4034553      7.96%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3880834      7.66%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3065174      6.05%     87.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       920984      1.82%     89.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5206776     10.27%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       137602      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50692072                       # Class of committed instruction
system.switch_cpus.commit.refs                9330536                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50692072                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.812681                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.812681                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      41460881                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       62662263                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3582214                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6566352                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         239711                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2421144                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9628143                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 51164                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1207388                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4543                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4611278                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           5231980                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              48616461                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         52283                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           79                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               39356298                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           90                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          479422                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.084797                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      5413956                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3241197                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.723722                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     54270302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.229423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.628884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         42949713     79.14%     79.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           828172      1.53%     80.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           654372      1.21%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           707973      1.30%     83.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1007285      1.86%     85.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1117622      2.06%     87.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1430480      2.64%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           337282      0.62%     90.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5237403      9.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     54270302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          42743978                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         25399750                       # number of floating regfile writes
system.switch_cpus.idleCycles                  110123                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       269251                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3556390                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.042845                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11105857                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1207058                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        23122045                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9936907                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           39                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        21978                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1413416                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     59774070                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9898799                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       439719                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      56710365                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         240893                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1795331                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         239711                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2180181                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        87868                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       176447                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          941                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          962                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1074                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1664958                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       354830                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          962                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        93000                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       176251                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          72075123                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55764522                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596785                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          43013376                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.025452                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55869302                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         52885973                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        25523113                       # number of integer regfile writes
system.switch_cpus.ipc                       0.551669                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.551669                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       114146      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      26939257     47.14%     47.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          891      0.00%     47.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           254      0.00%     47.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2765331      4.84%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4164036      7.29%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           32      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       101433      0.18%     59.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      3795395      6.64%     66.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        44893      0.08%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4057836      7.10%     73.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3896385      6.82%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4343373      7.60%     87.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1092549      1.91%     89.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      5694103      9.96%     99.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       140176      0.25%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57150090                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        26735618                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     52869251                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     25660212                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     27834425                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1089532                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019064                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          345197     31.68%     31.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     31.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         179244     16.45%     48.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       247971     22.76%     70.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            4      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        68783      6.31%     77.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         9768      0.90%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         112496     10.33%     88.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         20932      1.92%     90.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       104822      9.62%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          315      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       31389858                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    116942891                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     30104310                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     41022550                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           59773951                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57150090                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          119                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      9082004                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       152134                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          119                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     13130453                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     54270302                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.053064                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.923587                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     36931623     68.05%     68.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4382295      8.07%     76.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3181113      5.86%     81.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2696610      4.97%     86.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2349976      4.33%     91.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1702819      3.14%     94.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1434538      2.64%     97.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       936112      1.72%     98.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       655216      1.21%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     54270302                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.050931                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             5231992                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    13                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       189841                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        87707                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9936907                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1413416                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        18625969                       # number of misc regfile reads
system.switch_cpus.numCycles                 54380425                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        33950291                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      58383140                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4163287                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4605086                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1351800                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        394846                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     149167474                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61536711                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71414733                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7794313                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1374473                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         239711                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7680901                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         13031585                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     45015832                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     59924493                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12739724                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            108429470                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           120854485                       # The number of ROB writes
system.switch_cpus.timesIdled                    1311                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       629035                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2321                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1258072                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2321                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  27190212500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             459020                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        48271                       # Transaction distribution
system.membus.trans_dist::CleanEvict           436389                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25648                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25648                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        459019                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1453995                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1453995                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1453995                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     34108096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     34108096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34108096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            484667                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  484667    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              484667                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1261854500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2592583250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  27190212500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27190212500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  27190212500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  27190212500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            598065                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       166394                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2194                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          947240                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30974                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30974                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2198                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       595865                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1880521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1887111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       281088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     47677696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               47958784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          486793                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3089344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1115830                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002080                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.045560                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1113509     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2321      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1115830                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          749353000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         940261999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3297998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  27190212500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          615                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       143756                       # number of demand (read+write) hits
system.l2.demand_hits::total                   144371                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          615                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       143756                       # number of overall hits
system.l2.overall_hits::total                  144371                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1583                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       483083                       # number of demand (read+write) misses
system.l2.demand_misses::total                 484666                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1583                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       483083                       # number of overall misses
system.l2.overall_misses::total                484666                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    139301500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  39978040000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40117341500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    139301500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  39978040000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40117341500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2198                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       626839                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               629037                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2198                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       626839                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              629037                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.720200                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.770665                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.770489                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.720200                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.770665                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.770489                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 87998.420720                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82756.048133                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82773.170596                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 87998.420720                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82756.048133                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82773.170596                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               48271                       # number of writebacks
system.l2.writebacks::total                     48271                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1583                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       483083                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            484666                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1583                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       483083                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           484666                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    123471500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  35147190000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  35270661500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    123471500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  35147190000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  35270661500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.720200                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.770665                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.770489                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.720200                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.770665                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.770489                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 77998.420720                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72756.006732                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72773.129330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 77998.420720                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72756.006732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72773.129330                       # average overall mshr miss latency
system.l2.replacements                         486793                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       118123                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           118123                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       118123                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       118123                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2194                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2194                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2194                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2194                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          188                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           188                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         5326                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5326                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        25648                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               25648                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2107727500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2107727500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        30974                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30974                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.828049                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.828049                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82179.019807                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82179.019807                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        25648                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25648                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1851247500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1851247500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.828049                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.828049                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72179.019807                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72179.019807                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          615                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                615                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1583                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1583                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    139301500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    139301500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2198                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2198                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.720200                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.720200                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 87998.420720                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87998.420720                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1583                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1583                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    123471500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    123471500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.720200                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.720200                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 77998.420720                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77998.420720                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       138430                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            138430                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       457435                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          457435                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  37870312500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  37870312500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       595865                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        595865                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.767682                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.767682                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82788.401631                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82788.401631                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       457435                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       457435                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  33295942500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  33295942500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.767682                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.767682                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72788.357909                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72788.357909                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  27190212500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     1273253                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    494985                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.572306                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.879678                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    22.074413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8135.045909                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002695                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.993048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1682                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10551369                       # Number of tag accesses
system.l2.tags.data_accesses                 10551369                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27190212500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       101312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     30917440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           31018752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       101312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        101312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3089344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3089344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       483085                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              484668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        48271                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              48271                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3726047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1137079749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1140805795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3726047                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3726047                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      113619708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            113619708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      113619708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3726047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1137079749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1254425503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     48271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1583.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    482373.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000843634750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2987                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2987                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              992004                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              45348                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      484667                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48271                       # Number of write requests accepted
system.mem_ctrls.readBursts                    484667                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    48271                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    711                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             30298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             32019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             31921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             32448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             32524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             30978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             30938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             30310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             31259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             30448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            30135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            27464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2278                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.47                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6195605000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2419780000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15269780000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12802.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31552.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   369200                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34230                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                484667                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                48271                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  279359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  156594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   37514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       128782                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    264.487646                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.843885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.546726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        54003     41.93%     41.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        28736     22.31%     64.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        13853     10.76%     75.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9211      7.15%     82.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5578      4.33%     86.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4055      3.15%     89.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3120      2.42%     92.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1891      1.47%     93.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8335      6.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       128782                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2987                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     161.982926                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     56.770600                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    370.771896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2594     86.84%     86.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           77      2.58%     89.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          146      4.89%     94.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           58      1.94%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           30      1.00%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           27      0.90%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            5      0.17%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           36      1.21%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            3      0.10%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            3      0.10%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.03%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.03%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            2      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2987                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.157683                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.147073                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.615368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2773     92.84%     92.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               44      1.47%     94.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              104      3.48%     97.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               47      1.57%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.57%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2987                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30973184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   45504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3088832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                31018688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3089344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1139.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       113.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1140.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    113.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   27190145500                       # Total gap between requests
system.mem_ctrls.avgGap                      51019.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       101312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     30871872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3088832                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3726046.642702773679                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1135403851.661696195602                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 113600877.521644964814                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1583                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       483084                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        48271                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     58231000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15211549000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 661012006500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     36785.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31488.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13693770.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            434497560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            230925750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1660192800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          116233740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2146322880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11935331460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        390236160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16913740350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        622.052525                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    909314000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    907920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25372978500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            485055900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            257801940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1795253040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          135699120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2146322880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11999470140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        336224640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        17155827660                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        630.955998                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    761830000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    907920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  25520462500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    36194835000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359130702685000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6972921                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6972931                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6972921                       # number of overall hits
system.cpu.icache.overall_hits::total         6972931                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         3925                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3927                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         3925                       # number of overall misses
system.cpu.icache.overall_misses::total          3927                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    268071000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    268071000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    268071000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    268071000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6976846                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6976858                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6976846                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6976858                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000563                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000563                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000563                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000563                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 68298.343949                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68263.559969                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 68298.343949                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68263.559969                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1809                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   120.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2658                       # number of writebacks
system.cpu.icache.writebacks::total              2658                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          805                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          805                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          805                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          805                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3120                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3120                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3120                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3120                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    221794000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    221794000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    221794000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    221794000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000447                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000447                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000447                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000447                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 71087.820513                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71087.820513                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 71087.820513                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71087.820513                       # average overall mshr miss latency
system.cpu.icache.replacements                   2658                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6972921                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6972931                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         3925                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3927                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    268071000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    268071000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6976846                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6976858                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000563                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000563                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 68298.343949                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68263.559969                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          805                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          805                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3120                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3120                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    221794000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    221794000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000447                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000447                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 71087.820513                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71087.820513                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359130702685000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.043006                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6976053                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3122                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2234.482063                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000202                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.042804                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000084                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000084                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          189                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          242                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13956838                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13956838                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359130702685000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359130702685000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359130702685000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359130702685000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359130702685000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359130702685000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359130702685000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10741724                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10741725                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10741724                       # number of overall hits
system.cpu.dcache.overall_hits::total        10741725                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3191155                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3191158                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3191155                       # number of overall misses
system.cpu.dcache.overall_misses::total       3191158                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 202483612071                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 202483612071                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 202483612071                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 202483612071                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13932879                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13932883                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13932879                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13932883                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.229038                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.229038                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.229038                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.229038                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63451.512719                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63451.453068                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63451.512719                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63451.453068                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3966329                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            123910                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.009757                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       154524                       # number of writebacks
system.cpu.dcache.writebacks::total            154524                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2357917                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2357917                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2357917                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2357917                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       833238                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       833238                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       833238                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       833238                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  56670045571                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  56670045571                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  56670045571                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  56670045571                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059804                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059804                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059804                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059804                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 68011.835239                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68011.835239                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 68011.835239                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68011.835239                       # average overall mshr miss latency
system.cpu.dcache.replacements                 832217                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9403794                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9403795                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3149812                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3149815                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 199494132000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 199494132000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12553606                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12553610                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.250909                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.250909                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 63335.250485                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63335.190162                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2357609                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2357609                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       792203                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       792203                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  53735035000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  53735035000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.063106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.063106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 67829.880725                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67829.880725                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1337930                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1337930                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        41343                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41343                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2989480071                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2989480071                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.029974                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029974                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 72309.219723                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72309.219723                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          308                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          308                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        41035                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41035                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2935010571                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2935010571                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029751                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029751                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 71524.566126                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71524.566126                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359130702685000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.103123                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11574966                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            833241                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.891498                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.103122                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000101                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000101                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          243                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          712                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28699007                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28699007                       # Number of data accesses

---------- End Simulation Statistics   ----------
