###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        37581   # Number of WRITE/WRITEP commands
num_reads_done                 =       587104   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       471015   # Number of read row buffer hits
num_read_cmds                  =       587108   # Number of READ/READP commands
num_writes_done                =        37590   # Number of read requests issued
num_write_row_hits             =        21851   # Number of write row buffer hits
num_act_cmds                   =       132289   # Number of ACT commands
num_pre_cmds                   =       132265   # Number of PRE commands
num_ondemand_pres              =       110141   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9245902   # Cyles of rank active rank.0
rank_active_cycles.1           =      8894353   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       754098   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1105647   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       579445   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8927   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3525   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5080   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3682   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          865   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          854   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1206   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2153   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1554   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17440   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           10   # Write cmd latency (cycles)
write_latency[40-59]           =           17   # Write cmd latency (cycles)
write_latency[60-79]           =           44   # Write cmd latency (cycles)
write_latency[80-99]           =          123   # Write cmd latency (cycles)
write_latency[100-119]         =          177   # Write cmd latency (cycles)
write_latency[120-139]         =          297   # Write cmd latency (cycles)
write_latency[140-159]         =          418   # Write cmd latency (cycles)
write_latency[160-179]         =          586   # Write cmd latency (cycles)
write_latency[180-199]         =          803   # Write cmd latency (cycles)
write_latency[200-]            =        35106   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       241071   # Read request latency (cycles)
read_latency[40-59]            =        80196   # Read request latency (cycles)
read_latency[60-79]            =        74993   # Read request latency (cycles)
read_latency[80-99]            =        34382   # Read request latency (cycles)
read_latency[100-119]          =        25828   # Read request latency (cycles)
read_latency[120-139]          =        22156   # Read request latency (cycles)
read_latency[140-159]          =        14810   # Read request latency (cycles)
read_latency[160-179]          =        11330   # Read request latency (cycles)
read_latency[180-199]          =         8914   # Read request latency (cycles)
read_latency[200-]             =        73423   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.87604e+08   # Write energy
read_energy                    =  2.36722e+09   # Read energy
act_energy                     =  3.61943e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.61967e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.30711e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.76944e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.55008e+09   # Active standby energy rank.1
average_read_latency           =      107.979   # Average read request latency (cycles)
average_interarrival           =      16.0069   # Average request interarrival latency (cycles)
total_energy                   =  1.58336e+10   # Total energy (pJ)
average_power                  =      1583.36   # Average power (mW)
average_bandwidth              =      5.33072   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        44925   # Number of WRITE/WRITEP commands
num_reads_done                 =       678202   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       543771   # Number of read row buffer hits
num_read_cmds                  =       678207   # Number of READ/READP commands
num_writes_done                =        44943   # Number of read requests issued
num_write_row_hits             =        25130   # Number of write row buffer hits
num_act_cmds                   =       154799   # Number of ACT commands
num_pre_cmds                   =       154767   # Number of PRE commands
num_ondemand_pres              =       131325   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9053989   # Cyles of rank active rank.0
rank_active_cycles.1           =      9022496   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       946011   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       977504   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       680084   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6816   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3660   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5169   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3448   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          800   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          882   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1291   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2195   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1534   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17294   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            3   # Write cmd latency (cycles)
write_latency[40-59]           =            9   # Write cmd latency (cycles)
write_latency[60-79]           =           46   # Write cmd latency (cycles)
write_latency[80-99]           =          104   # Write cmd latency (cycles)
write_latency[100-119]         =          158   # Write cmd latency (cycles)
write_latency[120-139]         =          310   # Write cmd latency (cycles)
write_latency[140-159]         =          397   # Write cmd latency (cycles)
write_latency[160-179]         =          571   # Write cmd latency (cycles)
write_latency[180-199]         =          728   # Write cmd latency (cycles)
write_latency[200-]            =        42599   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       245268   # Read request latency (cycles)
read_latency[40-59]            =        91248   # Read request latency (cycles)
read_latency[60-79]            =        86789   # Read request latency (cycles)
read_latency[80-99]            =        43736   # Read request latency (cycles)
read_latency[100-119]          =        33263   # Read request latency (cycles)
read_latency[120-139]          =        28466   # Read request latency (cycles)
read_latency[140-159]          =        20215   # Read request latency (cycles)
read_latency[160-179]          =        15830   # Read request latency (cycles)
read_latency[180-199]          =        13111   # Read request latency (cycles)
read_latency[200-]             =       100275   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.24266e+08   # Write energy
read_energy                    =  2.73453e+09   # Read energy
act_energy                     =   4.2353e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.54085e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.69202e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.64969e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.63004e+09   # Active standby energy rank.1
average_read_latency           =      118.298   # Average read request latency (cycles)
average_interarrival           =      13.8279   # Average request interarrival latency (cycles)
total_energy                   =    1.629e+10   # Total energy (pJ)
average_power                  =         1629   # Average power (mW)
average_bandwidth              =      6.17084   # Average bandwidth
