# //  ModelSim DE 2024.2 May 20 2024 Linux 4.18.0-553.40.1.el8_10.x86_64
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim DE vmap 2024.2 Lib Mapping Utility 2024.05 May 20 2024
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim DE vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 02:15:51 on Feb 18,2025
# vlog -reportprogress 300 "+acc" -incr ../../rtl/SPI/APB_interface.v 
# -- Skipping module APB_interface_2
# 
# Top level modules:
# 	APB_interface_2
# End time: 02:15:51 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 02:15:51 on Feb 18,2025
# vlog -reportprogress 300 "+acc" -incr ../../rtl/SPI/SPI_master.v 
# -- Skipping module spi_master5
# 
# Top level modules:
# 	spi_master5
# End time: 02:15:51 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 02:15:51 on Feb 18,2025
# vlog -reportprogress 300 "+acc" -incr ../../rtl/SPI/SPI_slave.v 
# -- Skipping module SPI_SLAVE
# 
# Top level modules:
# 	SPI_SLAVE
# End time: 02:15:51 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 02:15:51 on Feb 18,2025
# vlog -reportprogress 300 "+acc" -incr ../../rtl/SPI/SPI_testmodul2.v 
# -- Skipping module SPI_testmodul2
# 
# Top level modules:
# 	SPI_testmodul2
# End time: 02:15:51 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 02:15:51 on Feb 18,2025
# vlog -reportprogress 300 "+acc" -incr APB_interface_testbench.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:15:51 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vsim-8690) Ignoring plusarg '+acc' with -novopt in effect.
# vsim "+acc" -t ps -lib work testbench 
# Start time: 02:15:51 on Feb 18,2025
# Loading work.testbench
# Loading work.APB_interface_2
# Loading work.SPI_testmodul2
# Loading work.spi_master5
# Loading work.SPI_SLAVE
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'SPI_MASTER_2'.  Expected 20, found 19.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uut/SPI_modul2/SPI_MASTER_2 File: ../../rtl/SPI/SPI_testmodul2.v Line: 30
# ** Warning: (vsim-3722) ../../rtl/SPI/SPI_testmodul2.v(30): [TFMPC] - Missing connection for port 'i_SPI_CLK'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'spi_slave0_00_2'.  Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uut/SPI_modul2/spi_slave0_00_2 File: ../../rtl/SPI/SPI_testmodul2.v Line: 57
# ** Warning: (vsim-3722) ../../rtl/SPI/SPI_testmodul2.v(57): [TFMPC] - Missing connection for port 'PRESETn'.
# ** Warning: (vsim-3722) ../../rtl/SPI/SPI_testmodul2.v(57): [TFMPC] - Missing connection for port 'OUT'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'spi_slave1_01_2'.  Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uut/SPI_modul2/spi_slave1_01_2 File: ../../rtl/SPI/SPI_testmodul2.v Line: 67
# ** Warning: (vsim-3722) ../../rtl/SPI/SPI_testmodul2.v(67): [TFMPC] - Missing connection for port 'PRESETn'.
# ** Warning: (vsim-3722) ../../rtl/SPI/SPI_testmodul2.v(67): [TFMPC] - Missing connection for port 'OUT'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'spi_slave2_10_2'.  Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uut/SPI_modul2/spi_slave2_10_2 File: ../../rtl/SPI/SPI_testmodul2.v Line: 77
# ** Warning: (vsim-3722) ../../rtl/SPI/SPI_testmodul2.v(77): [TFMPC] - Missing connection for port 'PRESETn'.
# ** Warning: (vsim-3722) ../../rtl/SPI/SPI_testmodul2.v(77): [TFMPC] - Missing connection for port 'OUT'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'spi_slave3_11_2'.  Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uut/SPI_modul2/spi_slave3_11_2 File: ../../rtl/SPI/SPI_testmodul2.v Line: 87
# ** Warning: (vsim-3722) ../../rtl/SPI/SPI_testmodul2.v(87): [TFMPC] - Missing connection for port 'PRESETn'.
# ** Warning: (vsim-3722) ../../rtl/SPI/SPI_testmodul2.v(87): [TFMPC] - Missing connection for port 'OUT'.
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/testbench/PSLVERR'.
# Executing ONERROR command at macro ./waveformat.do line 16
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/testbench/spi_clk'.
# Executing ONERROR command at macro ./waveformat.do line 19
# ** Note: $stop    : APB_interface_testbench.v(158)
#    Time: 17468750 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at APB_interface_testbench.v line 158
add wave -position insertpoint  \
sim:/testbench/SCK8
add wave -r /*
add wave -position insertpoint  \
sim:/testbench/SCK8
# End time: 02:18:32 on Feb 18,2025, Elapsed time: 0:02:41
# Errors: 0, Warnings: 15
