{
  "module_name": "mt8192-clk.h",
  "hash_id": "369248e24811cbac786e3949762a248501f75ae57ee850f04a09089b6835d4cb",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/mt8192-clk.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_MT8192_H\n#define _DT_BINDINGS_CLK_MT8192_H\n\n \n\n#define CLK_TOP_AXI_SEL\t\t\t0\n#define CLK_TOP_SPM_SEL\t\t\t1\n#define CLK_TOP_SCP_SEL\t\t\t2\n#define CLK_TOP_BUS_AXIMEM_SEL\t\t3\n#define CLK_TOP_DISP_SEL\t\t4\n#define CLK_TOP_MDP_SEL\t\t\t5\n#define CLK_TOP_IMG1_SEL\t\t6\n#define CLK_TOP_IMG2_SEL\t\t7\n#define CLK_TOP_IPE_SEL\t\t\t8\n#define CLK_TOP_DPE_SEL\t\t\t9\n#define CLK_TOP_CAM_SEL\t\t\t10\n#define CLK_TOP_CCU_SEL\t\t\t11\n#define CLK_TOP_DSP7_SEL\t\t12\n#define CLK_TOP_MFG_REF_SEL\t\t13\n#define CLK_TOP_MFG_PLL_SEL\t\t14\n#define CLK_TOP_CAMTG_SEL\t\t15\n#define CLK_TOP_CAMTG2_SEL\t\t16\n#define CLK_TOP_CAMTG3_SEL\t\t17\n#define CLK_TOP_CAMTG4_SEL\t\t18\n#define CLK_TOP_CAMTG5_SEL\t\t19\n#define CLK_TOP_CAMTG6_SEL\t\t20\n#define CLK_TOP_UART_SEL\t\t21\n#define CLK_TOP_SPI_SEL\t\t\t22\n#define CLK_TOP_MSDC50_0_H_SEL\t\t23\n#define CLK_TOP_MSDC50_0_SEL\t\t24\n#define CLK_TOP_MSDC30_1_SEL\t\t25\n#define CLK_TOP_MSDC30_2_SEL\t\t26\n#define CLK_TOP_AUDIO_SEL\t\t27\n#define CLK_TOP_AUD_INTBUS_SEL\t\t28\n#define CLK_TOP_PWRAP_ULPOSC_SEL\t29\n#define CLK_TOP_ATB_SEL\t\t\t30\n#define CLK_TOP_DPI_SEL\t\t\t31\n#define CLK_TOP_SCAM_SEL\t\t32\n#define CLK_TOP_DISP_PWM_SEL\t\t33\n#define CLK_TOP_USB_TOP_SEL\t\t34\n#define CLK_TOP_SSUSB_XHCI_SEL\t\t35\n#define CLK_TOP_I2C_SEL\t\t\t36\n#define CLK_TOP_SENINF_SEL\t\t37\n#define CLK_TOP_SENINF1_SEL\t\t38\n#define CLK_TOP_SENINF2_SEL\t\t39\n#define CLK_TOP_SENINF3_SEL\t\t40\n#define CLK_TOP_TL_SEL\t\t\t41\n#define CLK_TOP_DXCC_SEL\t\t42\n#define CLK_TOP_AUD_ENGEN1_SEL\t\t43\n#define CLK_TOP_AUD_ENGEN2_SEL\t\t44\n#define CLK_TOP_AES_UFSFDE_SEL\t\t45\n#define CLK_TOP_UFS_SEL\t\t\t46\n#define CLK_TOP_AUD_1_SEL\t\t47\n#define CLK_TOP_AUD_2_SEL\t\t48\n#define CLK_TOP_ADSP_SEL\t\t49\n#define CLK_TOP_DPMAIF_MAIN_SEL\t\t50\n#define CLK_TOP_VENC_SEL\t\t51\n#define CLK_TOP_VDEC_SEL\t\t52\n#define CLK_TOP_CAMTM_SEL\t\t53\n#define CLK_TOP_PWM_SEL\t\t\t54\n#define CLK_TOP_AUDIO_H_SEL\t\t55\n#define CLK_TOP_SPMI_MST_SEL\t\t56\n#define CLK_TOP_AES_MSDCFDE_SEL\t\t57\n#define CLK_TOP_SFLASH_SEL\t\t58\n#define CLK_TOP_APLL_I2S0_M_SEL\t\t59\n#define CLK_TOP_APLL_I2S1_M_SEL\t\t60\n#define CLK_TOP_APLL_I2S2_M_SEL\t\t61\n#define CLK_TOP_APLL_I2S3_M_SEL\t\t62\n#define CLK_TOP_APLL_I2S4_M_SEL\t\t63\n#define CLK_TOP_APLL_I2S5_M_SEL\t\t64\n#define CLK_TOP_APLL_I2S6_M_SEL\t\t65\n#define CLK_TOP_APLL_I2S7_M_SEL\t\t66\n#define CLK_TOP_APLL_I2S8_M_SEL\t\t67\n#define CLK_TOP_APLL_I2S9_M_SEL\t\t68\n#define CLK_TOP_MAINPLL_D3\t\t69\n#define CLK_TOP_MAINPLL_D4\t\t70\n#define CLK_TOP_MAINPLL_D4_D2\t\t71\n#define CLK_TOP_MAINPLL_D4_D4\t\t72\n#define CLK_TOP_MAINPLL_D4_D8\t\t73\n#define CLK_TOP_MAINPLL_D4_D16\t\t74\n#define CLK_TOP_MAINPLL_D5\t\t75\n#define CLK_TOP_MAINPLL_D5_D2\t\t76\n#define CLK_TOP_MAINPLL_D5_D4\t\t77\n#define CLK_TOP_MAINPLL_D5_D8\t\t78\n#define CLK_TOP_MAINPLL_D6\t\t79\n#define CLK_TOP_MAINPLL_D6_D2\t\t80\n#define CLK_TOP_MAINPLL_D6_D4\t\t81\n#define CLK_TOP_MAINPLL_D7\t\t82\n#define CLK_TOP_MAINPLL_D7_D2\t\t83\n#define CLK_TOP_MAINPLL_D7_D4\t\t84\n#define CLK_TOP_MAINPLL_D7_D8\t\t85\n#define CLK_TOP_UNIVPLL_D3\t\t86\n#define CLK_TOP_UNIVPLL_D4\t\t87\n#define CLK_TOP_UNIVPLL_D4_D2\t\t88\n#define CLK_TOP_UNIVPLL_D4_D4\t\t89\n#define CLK_TOP_UNIVPLL_D4_D8\t\t90\n#define CLK_TOP_UNIVPLL_D5\t\t91\n#define CLK_TOP_UNIVPLL_D5_D2\t\t92\n#define CLK_TOP_UNIVPLL_D5_D4\t\t93\n#define CLK_TOP_UNIVPLL_D5_D8\t\t94\n#define CLK_TOP_UNIVPLL_D6\t\t95\n#define CLK_TOP_UNIVPLL_D6_D2\t\t96\n#define CLK_TOP_UNIVPLL_D6_D4\t\t97\n#define CLK_TOP_UNIVPLL_D6_D8\t\t98\n#define CLK_TOP_UNIVPLL_D6_D16\t\t99\n#define CLK_TOP_UNIVPLL_D7\t\t100\n#define CLK_TOP_APLL1\t\t\t101\n#define CLK_TOP_APLL1_D2\t\t102\n#define CLK_TOP_APLL1_D4\t\t103\n#define CLK_TOP_APLL1_D8\t\t104\n#define CLK_TOP_APLL2\t\t\t105\n#define CLK_TOP_APLL2_D2\t\t106\n#define CLK_TOP_APLL2_D4\t\t107\n#define CLK_TOP_APLL2_D8\t\t108\n#define CLK_TOP_MMPLL_D4\t\t109\n#define CLK_TOP_MMPLL_D4_D2\t\t110\n#define CLK_TOP_MMPLL_D5\t\t111\n#define CLK_TOP_MMPLL_D5_D2\t\t112\n#define CLK_TOP_MMPLL_D6\t\t113\n#define CLK_TOP_MMPLL_D6_D2\t\t114\n#define CLK_TOP_MMPLL_D7\t\t115\n#define CLK_TOP_MMPLL_D9\t\t116\n#define CLK_TOP_APUPLL\t\t\t117\n#define CLK_TOP_NPUPLL\t\t\t118\n#define CLK_TOP_TVDPLL\t\t\t119\n#define CLK_TOP_TVDPLL_D2\t\t120\n#define CLK_TOP_TVDPLL_D4\t\t121\n#define CLK_TOP_TVDPLL_D8\t\t122\n#define CLK_TOP_TVDPLL_D16\t\t123\n#define CLK_TOP_MSDCPLL\t\t\t124\n#define CLK_TOP_MSDCPLL_D2\t\t125\n#define CLK_TOP_MSDCPLL_D4\t\t126\n#define CLK_TOP_ULPOSC\t\t\t127\n#define CLK_TOP_OSC_D2\t\t\t128\n#define CLK_TOP_OSC_D4\t\t\t129\n#define CLK_TOP_OSC_D8\t\t\t130\n#define CLK_TOP_OSC_D10\t\t\t131\n#define CLK_TOP_OSC_D16\t\t\t132\n#define CLK_TOP_OSC_D20\t\t\t133\n#define CLK_TOP_CSW_F26M_D2\t\t134\n#define CLK_TOP_ADSPPLL\t\t\t135\n#define CLK_TOP_UNIVPLL_192M\t\t136\n#define CLK_TOP_UNIVPLL_192M_D2\t\t137\n#define CLK_TOP_UNIVPLL_192M_D4\t\t138\n#define CLK_TOP_UNIVPLL_192M_D8\t\t139\n#define CLK_TOP_UNIVPLL_192M_D16\t140\n#define CLK_TOP_UNIVPLL_192M_D32\t141\n#define CLK_TOP_APLL12_DIV0\t\t142\n#define CLK_TOP_APLL12_DIV1\t\t143\n#define CLK_TOP_APLL12_DIV2\t\t144\n#define CLK_TOP_APLL12_DIV3\t\t145\n#define CLK_TOP_APLL12_DIV4\t\t146\n#define CLK_TOP_APLL12_DIVB\t\t147\n#define CLK_TOP_APLL12_DIV5\t\t148\n#define CLK_TOP_APLL12_DIV6\t\t149\n#define CLK_TOP_APLL12_DIV7\t\t150\n#define CLK_TOP_APLL12_DIV8\t\t151\n#define CLK_TOP_APLL12_DIV9\t\t152\n#define CLK_TOP_SSUSB_TOP_REF\t\t153\n#define CLK_TOP_SSUSB_PHY_REF\t\t154\n#define CLK_TOP_NR_CLK\t\t\t155\n\n \n\n#define CLK_INFRA_PMIC_TMR\t\t0\n#define CLK_INFRA_PMIC_AP\t\t1\n#define CLK_INFRA_PMIC_MD\t\t2\n#define CLK_INFRA_PMIC_CONN\t\t3\n#define CLK_INFRA_SCPSYS\t\t4\n#define CLK_INFRA_SEJ\t\t\t5\n#define CLK_INFRA_APXGPT\t\t6\n#define CLK_INFRA_GCE\t\t\t7\n#define CLK_INFRA_GCE2\t\t\t8\n#define CLK_INFRA_THERM\t\t\t9\n#define CLK_INFRA_I2C0\t\t\t10\n#define CLK_INFRA_AP_DMA_PSEUDO\t\t11\n#define CLK_INFRA_I2C2\t\t\t12\n#define CLK_INFRA_I2C3\t\t\t13\n#define CLK_INFRA_PWM_H\t\t\t14\n#define CLK_INFRA_PWM1\t\t\t15\n#define CLK_INFRA_PWM2\t\t\t16\n#define CLK_INFRA_PWM3\t\t\t17\n#define CLK_INFRA_PWM4\t\t\t18\n#define CLK_INFRA_PWM\t\t\t19\n#define CLK_INFRA_UART0\t\t\t20\n#define CLK_INFRA_UART1\t\t\t21\n#define CLK_INFRA_UART2\t\t\t22\n#define CLK_INFRA_UART3\t\t\t23\n#define CLK_INFRA_GCE_26M\t\t24\n#define CLK_INFRA_CQ_DMA_FPC\t\t25\n#define CLK_INFRA_BTIF\t\t\t26\n#define CLK_INFRA_SPI0\t\t\t27\n#define CLK_INFRA_MSDC0\t\t\t28\n#define CLK_INFRA_MSDC1\t\t\t29\n#define CLK_INFRA_MSDC2\t\t\t30\n#define CLK_INFRA_MSDC0_SRC\t\t31\n#define CLK_INFRA_GCPU\t\t\t32\n#define CLK_INFRA_TRNG\t\t\t33\n#define CLK_INFRA_AUXADC\t\t34\n#define CLK_INFRA_CPUM\t\t\t35\n#define CLK_INFRA_CCIF1_AP\t\t36\n#define CLK_INFRA_CCIF1_MD\t\t37\n#define CLK_INFRA_AUXADC_MD\t\t38\n#define CLK_INFRA_PCIE_TL_26M\t\t39\n#define CLK_INFRA_MSDC1_SRC\t\t40\n#define CLK_INFRA_MSDC2_SRC\t\t41\n#define CLK_INFRA_PCIE_TL_96M\t\t42\n#define CLK_INFRA_PCIE_PL_P_250M\t43\n#define CLK_INFRA_DEVICE_APC\t\t44\n#define CLK_INFRA_CCIF_AP\t\t45\n#define CLK_INFRA_DEBUGSYS\t\t46\n#define CLK_INFRA_AUDIO\t\t\t47\n#define CLK_INFRA_CCIF_MD\t\t48\n#define CLK_INFRA_DXCC_SEC_CORE\t\t49\n#define CLK_INFRA_DXCC_AO\t\t50\n#define CLK_INFRA_DBG_TRACE\t\t51\n#define CLK_INFRA_DEVMPU_B\t\t52\n#define CLK_INFRA_DRAMC_F26M\t\t53\n#define CLK_INFRA_IRTX\t\t\t54\n#define CLK_INFRA_SSUSB\t\t\t55\n#define CLK_INFRA_DISP_PWM\t\t56\n#define CLK_INFRA_CLDMA_B\t\t57\n#define CLK_INFRA_AUDIO_26M_B\t\t58\n#define CLK_INFRA_MODEM_TEMP_SHARE\t59\n#define CLK_INFRA_SPI1\t\t\t60\n#define CLK_INFRA_I2C4\t\t\t61\n#define CLK_INFRA_SPI2\t\t\t62\n#define CLK_INFRA_SPI3\t\t\t63\n#define CLK_INFRA_UNIPRO_SYS\t\t64\n#define CLK_INFRA_UNIPRO_TICK\t\t65\n#define CLK_INFRA_UFS_MP_SAP_B\t\t66\n#define CLK_INFRA_MD32_B\t\t67\n#define CLK_INFRA_UNIPRO_MBIST\t\t68\n#define CLK_INFRA_I2C5\t\t\t69\n#define CLK_INFRA_I2C5_ARBITER\t\t70\n#define CLK_INFRA_I2C5_IMM\t\t71\n#define CLK_INFRA_I2C1_ARBITER\t\t72\n#define CLK_INFRA_I2C1_IMM\t\t73\n#define CLK_INFRA_I2C2_ARBITER\t\t74\n#define CLK_INFRA_I2C2_IMM\t\t75\n#define CLK_INFRA_SPI4\t\t\t76\n#define CLK_INFRA_SPI5\t\t\t77\n#define CLK_INFRA_CQ_DMA\t\t78\n#define CLK_INFRA_UFS\t\t\t79\n#define CLK_INFRA_AES_UFSFDE\t\t80\n#define CLK_INFRA_UFS_TICK\t\t81\n#define CLK_INFRA_SSUSB_XHCI\t\t82\n#define CLK_INFRA_MSDC0_SELF\t\t83\n#define CLK_INFRA_MSDC1_SELF\t\t84\n#define CLK_INFRA_MSDC2_SELF\t\t85\n#define CLK_INFRA_UFS_AXI\t\t86\n#define CLK_INFRA_I2C6\t\t\t87\n#define CLK_INFRA_AP_MSDC0\t\t88\n#define CLK_INFRA_MD_MSDC0\t\t89\n#define CLK_INFRA_CCIF5_AP\t\t90\n#define CLK_INFRA_CCIF5_MD\t\t91\n#define CLK_INFRA_PCIE_TOP_H_133M\t92\n#define CLK_INFRA_FLASHIF_TOP_H_133M\t93\n#define CLK_INFRA_PCIE_PERI_26M\t\t94\n#define CLK_INFRA_CCIF2_AP\t\t95\n#define CLK_INFRA_CCIF2_MD\t\t96\n#define CLK_INFRA_CCIF3_AP\t\t97\n#define CLK_INFRA_CCIF3_MD\t\t98\n#define CLK_INFRA_SEJ_F13M\t\t99\n#define CLK_INFRA_AES\t\t\t100\n#define CLK_INFRA_I2C7\t\t\t101\n#define CLK_INFRA_I2C8\t\t\t102\n#define CLK_INFRA_FBIST2FPC\t\t103\n#define CLK_INFRA_DEVICE_APC_SYNC\t104\n#define CLK_INFRA_DPMAIF_MAIN\t\t105\n#define CLK_INFRA_PCIE_TL_32K\t\t106\n#define CLK_INFRA_CCIF4_AP\t\t107\n#define CLK_INFRA_CCIF4_MD\t\t108\n#define CLK_INFRA_SPI6\t\t\t109\n#define CLK_INFRA_SPI7\t\t\t110\n#define CLK_INFRA_133M\t\t\t111\n#define CLK_INFRA_66M\t\t\t112\n#define CLK_INFRA_66M_PERI_BUS\t\t113\n#define CLK_INFRA_FREE_DCM_133M\t\t114\n#define CLK_INFRA_FREE_DCM_66M\t\t115\n#define CLK_INFRA_PERI_BUS_DCM_133M\t116\n#define CLK_INFRA_PERI_BUS_DCM_66M\t117\n#define CLK_INFRA_FLASHIF_PERI_26M\t118\n#define CLK_INFRA_FLASHIF_SFLASH\t119\n#define CLK_INFRA_AP_DMA\t\t120\n#define CLK_INFRA_NR_CLK\t\t121\n\n \n\n#define CLK_PERI_PERIAXI\t\t0\n#define CLK_PERI_NR_CLK\t\t\t1\n\n \n\n#define CLK_APMIXED_MAINPLL\t\t0\n#define CLK_APMIXED_UNIVPLL\t\t1\n#define CLK_APMIXED_USBPLL\t\t2\n#define CLK_APMIXED_MSDCPLL\t\t3\n#define CLK_APMIXED_MMPLL\t\t4\n#define CLK_APMIXED_ADSPPLL\t\t5\n#define CLK_APMIXED_MFGPLL\t\t6\n#define CLK_APMIXED_TVDPLL\t\t7\n#define CLK_APMIXED_APLL1\t\t8\n#define CLK_APMIXED_APLL2\t\t9\n#define CLK_APMIXED_MIPID26M\t\t10\n#define CLK_APMIXED_NR_CLK\t\t11\n\n \n\n#define CLK_SCP_ADSP_AUDIODSP\t\t0\n#define CLK_SCP_ADSP_NR_CLK\t\t1\n\n \n\n#define CLK_IMP_IIC_WRAP_C_I2C10\t0\n#define CLK_IMP_IIC_WRAP_C_I2C11\t1\n#define CLK_IMP_IIC_WRAP_C_I2C12\t2\n#define CLK_IMP_IIC_WRAP_C_I2C13\t3\n#define CLK_IMP_IIC_WRAP_C_NR_CLK\t4\n\n \n\n#define CLK_AUD_AFE\t\t\t0\n#define CLK_AUD_22M\t\t\t1\n#define CLK_AUD_24M\t\t\t2\n#define CLK_AUD_APLL2_TUNER\t\t3\n#define CLK_AUD_APLL_TUNER\t\t4\n#define CLK_AUD_TDM\t\t\t5\n#define CLK_AUD_ADC\t\t\t6\n#define CLK_AUD_DAC\t\t\t7\n#define CLK_AUD_DAC_PREDIS\t\t8\n#define CLK_AUD_TML\t\t\t9\n#define CLK_AUD_NLE\t\t\t10\n#define CLK_AUD_I2S1_B\t\t\t11\n#define CLK_AUD_I2S2_B\t\t\t12\n#define CLK_AUD_I2S3_B\t\t\t13\n#define CLK_AUD_I2S4_B\t\t\t14\n#define CLK_AUD_CONNSYS_I2S_ASRC\t15\n#define CLK_AUD_GENERAL1_ASRC\t\t16\n#define CLK_AUD_GENERAL2_ASRC\t\t17\n#define CLK_AUD_DAC_HIRES\t\t18\n#define CLK_AUD_ADC_HIRES\t\t19\n#define CLK_AUD_ADC_HIRES_TML\t\t20\n#define CLK_AUD_ADDA6_ADC\t\t21\n#define CLK_AUD_ADDA6_ADC_HIRES\t\t22\n#define CLK_AUD_3RD_DAC\t\t\t23\n#define CLK_AUD_3RD_DAC_PREDIS\t\t24\n#define CLK_AUD_3RD_DAC_TML\t\t25\n#define CLK_AUD_3RD_DAC_HIRES\t\t26\n#define CLK_AUD_I2S5_B\t\t\t27\n#define CLK_AUD_I2S6_B\t\t\t28\n#define CLK_AUD_I2S7_B\t\t\t29\n#define CLK_AUD_I2S8_B\t\t\t30\n#define CLK_AUD_I2S9_B\t\t\t31\n#define CLK_AUD_NR_CLK\t\t\t32\n\n \n\n#define CLK_IMP_IIC_WRAP_E_I2C3\t\t0\n#define CLK_IMP_IIC_WRAP_E_NR_CLK\t1\n\n \n\n#define CLK_IMP_IIC_WRAP_S_I2C7\t\t0\n#define CLK_IMP_IIC_WRAP_S_I2C8\t\t1\n#define CLK_IMP_IIC_WRAP_S_I2C9\t\t2\n#define CLK_IMP_IIC_WRAP_S_NR_CLK\t3\n\n \n\n#define CLK_IMP_IIC_WRAP_WS_I2C1\t0\n#define CLK_IMP_IIC_WRAP_WS_I2C2\t1\n#define CLK_IMP_IIC_WRAP_WS_I2C4\t2\n#define CLK_IMP_IIC_WRAP_WS_NR_CLK\t3\n\n \n\n#define CLK_IMP_IIC_WRAP_W_I2C5\t\t0\n#define CLK_IMP_IIC_WRAP_W_NR_CLK\t1\n\n \n\n#define CLK_IMP_IIC_WRAP_N_I2C0\t\t0\n#define CLK_IMP_IIC_WRAP_N_I2C6\t\t1\n#define CLK_IMP_IIC_WRAP_N_NR_CLK\t2\n\n \n\n#define CLK_MSDC_TOP_AES_0P\t\t0\n#define CLK_MSDC_TOP_SRC_0P\t\t1\n#define CLK_MSDC_TOP_SRC_1P\t\t2\n#define CLK_MSDC_TOP_SRC_2P\t\t3\n#define CLK_MSDC_TOP_P_MSDC0\t\t4\n#define CLK_MSDC_TOP_P_MSDC1\t\t5\n#define CLK_MSDC_TOP_P_MSDC2\t\t6\n#define CLK_MSDC_TOP_P_CFG\t\t7\n#define CLK_MSDC_TOP_AXI\t\t8\n#define CLK_MSDC_TOP_H_MST_0P\t\t9\n#define CLK_MSDC_TOP_H_MST_1P\t\t10\n#define CLK_MSDC_TOP_H_MST_2P\t\t11\n#define CLK_MSDC_TOP_MEM_OFF_DLY_26M\t12\n#define CLK_MSDC_TOP_32K\t\t13\n#define CLK_MSDC_TOP_AHB2AXI_BRG_AXI\t14\n#define CLK_MSDC_TOP_NR_CLK\t\t15\n\n \n\n#define CLK_MSDC_AXI_WRAP\t\t0\n#define CLK_MSDC_NR_CLK\t\t\t1\n\n \n\n#define CLK_MFG_BG3D\t\t\t0\n#define CLK_MFG_NR_CLK\t\t\t1\n\n \n\n#define CLK_MM_DISP_MUTEX0\t\t0\n#define CLK_MM_DISP_CONFIG\t\t1\n#define CLK_MM_DISP_OVL0\t\t2\n#define CLK_MM_DISP_RDMA0\t\t3\n#define CLK_MM_DISP_OVL0_2L\t\t4\n#define CLK_MM_DISP_WDMA0\t\t5\n#define CLK_MM_DISP_UFBC_WDMA0\t\t6\n#define CLK_MM_DISP_RSZ0\t\t7\n#define CLK_MM_DISP_AAL0\t\t8\n#define CLK_MM_DISP_CCORR0\t\t9\n#define CLK_MM_DISP_DITHER0\t\t10\n#define CLK_MM_SMI_INFRA\t\t11\n#define CLK_MM_DISP_GAMMA0\t\t12\n#define CLK_MM_DISP_POSTMASK0\t\t13\n#define CLK_MM_DISP_DSC_WRAP0\t\t14\n#define CLK_MM_DSI0\t\t\t15\n#define CLK_MM_DISP_COLOR0\t\t16\n#define CLK_MM_SMI_COMMON\t\t17\n#define CLK_MM_DISP_FAKE_ENG0\t\t18\n#define CLK_MM_DISP_FAKE_ENG1\t\t19\n#define CLK_MM_MDP_TDSHP4\t\t20\n#define CLK_MM_MDP_RSZ4\t\t\t21\n#define CLK_MM_MDP_AAL4\t\t\t22\n#define CLK_MM_MDP_HDR4\t\t\t23\n#define CLK_MM_MDP_RDMA4\t\t24\n#define CLK_MM_MDP_COLOR4\t\t25\n#define CLK_MM_DISP_Y2R0\t\t26\n#define CLK_MM_SMI_GALS\t\t\t27\n#define CLK_MM_DISP_OVL2_2L\t\t28\n#define CLK_MM_DISP_RDMA4\t\t29\n#define CLK_MM_DISP_DPI0\t\t30\n#define CLK_MM_SMI_IOMMU\t\t31\n#define CLK_MM_DSI_DSI0\t\t\t32\n#define CLK_MM_DPI_DPI0\t\t\t33\n#define CLK_MM_26MHZ\t\t\t34\n#define CLK_MM_32KHZ\t\t\t35\n#define CLK_MM_NR_CLK\t\t\t36\n\n \n\n#define CLK_IMG_LARB9\t\t\t0\n#define CLK_IMG_LARB10\t\t\t1\n#define CLK_IMG_DIP\t\t\t2\n#define CLK_IMG_GALS\t\t\t3\n#define CLK_IMG_NR_CLK\t\t\t4\n\n \n\n#define CLK_IMG2_LARB11\t\t\t0\n#define CLK_IMG2_LARB12\t\t\t1\n#define CLK_IMG2_MFB\t\t\t2\n#define CLK_IMG2_WPE\t\t\t3\n#define CLK_IMG2_MSS\t\t\t4\n#define CLK_IMG2_GALS\t\t\t5\n#define CLK_IMG2_NR_CLK\t\t\t6\n\n \n\n#define CLK_VDEC_SOC_LARB1\t\t0\n#define CLK_VDEC_SOC_LAT\t\t1\n#define CLK_VDEC_SOC_LAT_ACTIVE\t\t2\n#define CLK_VDEC_SOC_VDEC\t\t3\n#define CLK_VDEC_SOC_VDEC_ACTIVE\t4\n#define CLK_VDEC_SOC_NR_CLK\t\t5\n\n \n\n#define CLK_VDEC_LARB1\t\t\t0\n#define CLK_VDEC_LAT\t\t\t1\n#define CLK_VDEC_LAT_ACTIVE\t\t2\n#define CLK_VDEC_VDEC\t\t\t3\n#define CLK_VDEC_ACTIVE\t\t\t4\n#define CLK_VDEC_NR_CLK\t\t\t5\n\n \n\n#define CLK_VENC_SET0_LARB\t\t0\n#define CLK_VENC_SET1_VENC\t\t1\n#define CLK_VENC_SET2_JPGENC\t\t2\n#define CLK_VENC_SET5_GALS\t\t3\n#define CLK_VENC_NR_CLK\t\t\t4\n\n \n\n#define CLK_CAM_LARB13\t\t\t0\n#define CLK_CAM_DFP_VAD\t\t\t1\n#define CLK_CAM_LARB14\t\t\t2\n#define CLK_CAM_CAM\t\t\t3\n#define CLK_CAM_CAMTG\t\t\t4\n#define CLK_CAM_SENINF\t\t\t5\n#define CLK_CAM_CAMSV0\t\t\t6\n#define CLK_CAM_CAMSV1\t\t\t7\n#define CLK_CAM_CAMSV2\t\t\t8\n#define CLK_CAM_CAMSV3\t\t\t9\n#define CLK_CAM_CCU0\t\t\t10\n#define CLK_CAM_CCU1\t\t\t11\n#define CLK_CAM_MRAW0\t\t\t12\n#define CLK_CAM_FAKE_ENG\t\t13\n#define CLK_CAM_CCU_GALS\t\t14\n#define CLK_CAM_CAM2MM_GALS\t\t15\n#define CLK_CAM_NR_CLK\t\t\t16\n\n \n\n#define CLK_CAM_RAWA_LARBX\t\t0\n#define CLK_CAM_RAWA_CAM\t\t1\n#define CLK_CAM_RAWA_CAMTG\t\t2\n#define CLK_CAM_RAWA_NR_CLK\t\t3\n\n \n\n#define CLK_CAM_RAWB_LARBX\t\t0\n#define CLK_CAM_RAWB_CAM\t\t1\n#define CLK_CAM_RAWB_CAMTG\t\t2\n#define CLK_CAM_RAWB_NR_CLK\t\t3\n\n \n\n#define CLK_CAM_RAWC_LARBX\t\t0\n#define CLK_CAM_RAWC_CAM\t\t1\n#define CLK_CAM_RAWC_CAMTG\t\t2\n#define CLK_CAM_RAWC_NR_CLK\t\t3\n\n \n\n#define CLK_IPE_LARB19\t\t\t0\n#define CLK_IPE_LARB20\t\t\t1\n#define CLK_IPE_SMI_SUBCOM\t\t2\n#define CLK_IPE_FD\t\t\t3\n#define CLK_IPE_FE\t\t\t4\n#define CLK_IPE_RSC\t\t\t5\n#define CLK_IPE_DPE\t\t\t6\n#define CLK_IPE_GALS\t\t\t7\n#define CLK_IPE_NR_CLK\t\t\t8\n\n \n\n#define CLK_MDP_RDMA0\t\t\t0\n#define CLK_MDP_TDSHP0\t\t\t1\n#define CLK_MDP_IMG_DL_ASYNC0\t\t2\n#define CLK_MDP_IMG_DL_ASYNC1\t\t3\n#define CLK_MDP_RDMA1\t\t\t4\n#define CLK_MDP_TDSHP1\t\t\t5\n#define CLK_MDP_SMI0\t\t\t6\n#define CLK_MDP_APB_BUS\t\t\t7\n#define CLK_MDP_WROT0\t\t\t8\n#define CLK_MDP_RSZ0\t\t\t9\n#define CLK_MDP_HDR0\t\t\t10\n#define CLK_MDP_MUTEX0\t\t\t11\n#define CLK_MDP_WROT1\t\t\t12\n#define CLK_MDP_RSZ1\t\t\t13\n#define CLK_MDP_HDR1\t\t\t14\n#define CLK_MDP_FAKE_ENG0\t\t15\n#define CLK_MDP_AAL0\t\t\t16\n#define CLK_MDP_AAL1\t\t\t17\n#define CLK_MDP_COLOR0\t\t\t18\n#define CLK_MDP_COLOR1\t\t\t19\n#define CLK_MDP_IMG_DL_RELAY0_ASYNC0\t20\n#define CLK_MDP_IMG_DL_RELAY1_ASYNC1\t21\n#define CLK_MDP_NR_CLK\t\t\t22\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}