I 000063 55 1339          1591677424921 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 12))
	(_version ve4)
	(_time 1591677424922 2020.06.09 01:37:04)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 1c1c1d1b4a4b1c0a48180e46441a1d194a1b1c1b1e)
	(_ent
		(_time 1591677424854)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 16(_arch(_uni((i 2))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__34(_arch 1 0 34(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 1339          1591710736736 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 12))
	(_version ve4)
	(_time 1591710736737 2020.06.09 10:52:16)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 50530653550750460454420a085651550657505752)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 16(_arch(_uni((i 2))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(4))(_sens(1)(3))(_mon)(_read(5)(0)(4)))))
			(line__34(_arch 1 0 34(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 1339          1591710740237 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 12))
	(_version ve4)
	(_time 1591710740238 2020.06.09 10:52:20)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code fcfffeacaaabfceaa8f8eea6a4fafdf9aafbfcfbfe)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 16(_arch(_uni((i 2))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(4))(_sens(1)(3))(_mon)(_read(5)(0)(4)))))
			(line__34(_arch 1 0 34(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 1335          1591710842488 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 12))
	(_version ve4)
	(_time 1591710842489 2020.06.09 10:54:02)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 66356466653166703262743c3e6067633061666164)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 1((_dto i 3 i 0)))))
		(_sig(_int data_mem 2 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 16(_arch(_uni((i 2))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(4))(_sens(1)(3))(_mon)(_read(5)(0)(4)))))
			(line__34(_arch 1 0 34(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 1339          1591711663798 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 12))
	(_version ve4)
	(_time 1591711663799 2020.06.09 11:07:43)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code a7a6f4f0a5f0a7b1f3a3b5fdffa1a6a2f1a0a7a0a5)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 16(_arch(_uni((i 2))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__34(_arch 1 0 34(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 1339          1591711668900 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 12))
	(_version ve4)
	(_time 1591711668901 2020.06.09 11:07:48)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 8d838b83dcda8d9bd9899fd7d58b8c88db8a8d8a8f)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 16(_arch(_uni((i 2))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(4))(_sens(1)(3))(_mon)(_read(5)(0)(4)))))
			(line__34(_arch 1 0 34(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 1339          1591711724083 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591711724084 2020.06.09 11:08:44)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 30306735356730266434226a683631356637303732)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(6)(4))(_sens(1)(3))(_mon)(_read(5)(0)(4)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000050 55 1837          1591711957392 structure
(_unit VHDL(rotcomp 0 7(structure 0 12))
	(_version ve4)
	(_time 1591711957393 2020.06.09 11:12:37)
	(_source(\../src/rotcomp.vhd\))
	(_parameters tan)
	(_code 81d0818fd6d7d19783d1c7db848681868387d78685)
	(_ent
		(_time 1591711957380)
	)
	(_comp
		(compare
			(_object
				(_port(_int A 1 0 15(_ent (_in))))
				(_port(_int B 1 0 15(_ent (_in))))
				(_port(_int EQ -1 0 16(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int Clk -1 0 20(_ent (_in))))
				(_port(_int Rst -1 0 20(_ent (_in))))
				(_port(_int Load -1 0 20(_ent (_in))))
				(_port(_int Data 2 0 21(_ent (_in))))
				(_port(_int Q 2 0 22(_ent (_out))))
			)
		)
	)
	(_inst COMP1 0 29(_comp compare)
		(_port
			((A)(Q))
			((B)(Test))
			((EQ)(Limit))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((EQ)(EQ))
			)
		)
	)
	(_inst ROT1 0 30(_comp rotate)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Load)(Load))
			((Data)(Init))
			((Q)(Q))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((Rst)(Rst))
				((Load)(Load))
				((Data)(Data))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 7(_ent(_in))))
		(_port(_int Rst -1 0 7(_ent(_in))))
		(_port(_int Load -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 8(_array -1((_to i 0 i 7)))))
		(_port(_int Init 0 0 8(_ent(_in))))
		(_port(_int Test 0 0 8(_ent(_in))))
		(_port(_int Limit -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 15(_array -1((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~132 0 21(_array -1((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~134 0 25(_array -1((_to i 0 i 7)))))
		(_sig(_int Q 3 0 25(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1339          1591711957434 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591711957435 2020.06.09 11:12:37)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code affff9f8fcf8afb9fbabbdf5f7a9aeaaf9a8afa8ad)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000049 55 695           1591711957529 compare1
(_unit VHDL(compare 0 7(compare1 0 12))
	(_version ve4)
	(_time 1591711957530 2020.06.09 11:12:37)
	(_source(\../src/FemtoMIPS/InstructionFetch/compare.vhd\))
	(_parameters tan)
	(_code 0d5d0d0b0f5a0d1a0c0b1c565e0b080b0e0b5b0b59)
	(_ent
		(_time 1591711957520)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 8(_array -1((_to i 0 i 7)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int EQ -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . compare1 1 -1)
)
I 000048 55 1060          1591711957720 rotate1
(_unit VHDL(rotate 0 7(rotate1 0 13))
	(_version ve4)
	(_time 1591711957721 2020.06.09 11:12:37)
	(_source(\../src/FemtoMIPS/InstructionFetch/rotate.vhd\))
	(_parameters tan)
	(_code c998c89c969f99dfcacedd939dcecbcf9fcecdcfc8)
	(_ent
		(_time 1591711957663)
	)
	(_object
		(_port(_int Clk -1 0 8(_ent(_in)(_event))))
		(_port(_int Rst -1 0 8(_ent(_in)(_event))))
		(_port(_int Load -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 9(_array -1((_to i 0 i 7)))))
		(_port(_int Data 0 0 9(_ent(_in))))
		(_port(_int Q 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 15(_array -1((_to i 0 i 7)))))
		(_sig(_int Qreg 1 0 15(_arch(_uni))))
		(_prcs
			(reg(_arch 0 0 18(_prcs(_trgt(5))(_sens(0)(1)(2)(3)(5(0))(5(t_1_7)))(_dssslsensitivity 2))))
			(line__31(_arch 1 0 31(_assignment(_alias((Q)(Qreg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
	)
	(_model . rotate1 2 -1)
)
I 000049 55 695           1591711975204 compare1
(_unit VHDL(compare 0 7(compare1 0 12))
	(_version ve4)
	(_time 1591711975205 2020.06.09 11:12:55)
	(_source(\../src/FemtoMIPS/InstructionFetch/compare.vhd\))
	(_parameters tan)
	(_code 15101e12464215021413044e461310131613431341)
	(_ent
		(_time 1591711957519)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 8(_array -1((_to i 0 i 7)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int EQ -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . compare1 1 -1)
)
I 000048 55 1060          1591711979029 rotate1
(_unit VHDL(rotate 0 7(rotate1 0 13))
	(_version ve4)
	(_time 1591711979030 2020.06.09 11:12:59)
	(_source(\../src/FemtoMIPS/InstructionFetch/rotate.vhd\))
	(_parameters tan)
	(_code 090a0c0f565f591f0a0e1d535d0e0b0f5f0e0d0f08)
	(_ent
		(_time 1591711957662)
	)
	(_object
		(_port(_int Clk -1 0 8(_ent(_in)(_event))))
		(_port(_int Rst -1 0 8(_ent(_in)(_event))))
		(_port(_int Load -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 9(_array -1((_to i 0 i 7)))))
		(_port(_int Data 0 0 9(_ent(_in))))
		(_port(_int Q 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 15(_array -1((_to i 0 i 7)))))
		(_sig(_int Qreg 1 0 15(_arch(_uni))))
		(_prcs
			(reg(_arch 0 0 18(_prcs(_trgt(5))(_sens(0)(1)(2)(3)(5(0))(5(t_1_7)))(_dssslsensitivity 2))))
			(line__31(_arch 1 0 31(_assignment(_alias((Q)(Qreg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
	)
	(_model . rotate1 2 -1)
)
I 000050 55 1678          1591711985076 structure
(_unit VHDL(rotcomp 0 7(structure 0 12))
	(_version ve4)
	(_time 1591711985077 2020.06.09 11:13:05)
	(_source(\../src/rotcomp.vhd\))
	(_parameters tan)
	(_code a8aafffff6fef8beaaf8eef2adafa8afaaaefeafac)
	(_ent
		(_time 1591711957379)
	)
	(_comp
		(compare
			(_object
				(_port(_int A 1 0 15(_ent (_in))))
				(_port(_int B 1 0 15(_ent (_in))))
				(_port(_int EQ -1 0 16(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int Clk -1 0 20(_ent (_in))))
				(_port(_int Rst -1 0 20(_ent (_in))))
				(_port(_int Load -1 0 20(_ent (_in))))
				(_port(_int Data 2 0 21(_ent (_in))))
				(_port(_int Q 2 0 22(_ent (_out))))
			)
		)
	)
	(_inst COMP1 0 29(_comp compare)
		(_port
			((A)(Q))
			((B)(Test))
			((EQ)(Limit))
		)
		(_use(_ent . compare)
		)
	)
	(_inst ROT1 0 30(_comp rotate)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Load)(Load))
			((Data)(Init))
			((Q)(Q))
		)
		(_use(_ent . rotate)
		)
	)
	(_object
		(_port(_int Clk -1 0 7(_ent(_in))))
		(_port(_int Rst -1 0 7(_ent(_in))))
		(_port(_int Load -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 8(_array -1((_to i 0 i 7)))))
		(_port(_int Init 0 0 8(_ent(_in))))
		(_port(_int Test 0 0 8(_ent(_in))))
		(_port(_int Limit -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 15(_array -1((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~132 0 21(_array -1((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~134 0 25(_array -1((_to i 0 i 7)))))
		(_sig(_int Q 3 0 25(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1736          1591712106629 structure
(_unit VHDL(rotcomp 0 7(structure 0 12))
	(_version ve4)
	(_time 1591712106630 2020.06.09 11:15:06)
	(_source(\../src/rotcomp.vhd\))
	(_parameters tan)
	(_code 8387888dd6d5d39581d3c5d9868483848185d58487)
	(_ent
		(_time 1591711957379)
	)
	(_comp
		(compare1
			(_object
				(_port(_int A 1 0 15(_ent (_in))))
				(_port(_int B 1 0 15(_ent (_in))))
				(_port(_int EQ -1 0 16(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int Clk -1 0 20(_ent (_in))))
				(_port(_int Rst -1 0 20(_ent (_in))))
				(_port(_int Load -1 0 20(_ent (_in))))
				(_port(_int Data 2 0 21(_ent (_in))))
				(_port(_int Q 2 0 22(_ent (_out))))
			)
		)
	)
	(_inst COMP1 0 29(_comp compare1)
		(_port
			((A)(Q))
			((B)(Test))
			((EQ)(Limit))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((EQ)(EQ))
			)
		)
	)
	(_inst ROT1 0 30(_comp rotate)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Load)(Load))
			((Data)(Init))
			((Q)(Q))
		)
		(_use(_ent . rotate)
		)
	)
	(_object
		(_port(_int Clk -1 0 7(_ent(_in))))
		(_port(_int Rst -1 0 7(_ent(_in))))
		(_port(_int Load -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 8(_array -1((_to i 0 i 7)))))
		(_port(_int Init 0 0 8(_ent(_in))))
		(_port(_int Test 0 0 8(_ent(_in))))
		(_port(_int Limit -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 15(_array -1((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~132 0 21(_array -1((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~134 0 25(_array -1((_to i 0 i 7)))))
		(_sig(_int Q 3 0 25(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1736          1591712151633 structure
(_unit VHDL(rotcomp 0 7(structure 0 12))
	(_version ve4)
	(_time 1591712151634 2020.06.09 11:15:51)
	(_source(\../src/rotcomp.vhd\))
	(_parameters tan)
	(_code 4b1940494f1d1b5d491b0d114e4c4b4c494d1d4c4f)
	(_ent
		(_time 1591711957379)
	)
	(_comp
		(compare1
			(_object
				(_port(_int A 1 0 15(_ent (_in))))
				(_port(_int B 1 0 15(_ent (_in))))
				(_port(_int EQ -1 0 16(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int Clk -1 0 20(_ent (_in))))
				(_port(_int Rst -1 0 20(_ent (_in))))
				(_port(_int Load -1 0 20(_ent (_in))))
				(_port(_int Data 2 0 21(_ent (_in))))
				(_port(_int Q 2 0 22(_ent (_out))))
			)
		)
	)
	(_inst COMP1 0 29(_comp compare1)
		(_port
			((A)(Q))
			((B)(Test))
			((EQ)(Limit))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((EQ)(EQ))
			)
		)
	)
	(_inst ROT1 0 30(_comp rotate)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Load)(Load))
			((Data)(Init))
			((Q)(Q))
		)
		(_use(_ent . rotate)
		)
	)
	(_object
		(_port(_int Clk -1 0 7(_ent(_in))))
		(_port(_int Rst -1 0 7(_ent(_in))))
		(_port(_int Load -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 8(_array -1((_to i 0 i 7)))))
		(_port(_int Init 0 0 8(_ent(_in))))
		(_port(_int Test 0 0 8(_ent(_in))))
		(_port(_int Limit -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 15(_array -1((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~132 0 21(_array -1((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~134 0 25(_array -1((_to i 0 i 7)))))
		(_sig(_int Q 3 0 25(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1678          1591712160630 structure
(_unit VHDL(rotcomp 0 7(structure 0 12))
	(_version ve4)
	(_time 1591712160631 2020.06.09 11:16:00)
	(_source(\../src/rotcomp.vhd\))
	(_parameters tan)
	(_code 737422722625236571233529767473747175257477)
	(_ent
		(_time 1591711957379)
	)
	(_comp
		(compare
			(_object
				(_port(_int A 1 0 15(_ent (_in))))
				(_port(_int B 1 0 15(_ent (_in))))
				(_port(_int EQ -1 0 16(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int Clk -1 0 20(_ent (_in))))
				(_port(_int Rst -1 0 20(_ent (_in))))
				(_port(_int Load -1 0 20(_ent (_in))))
				(_port(_int Data 2 0 21(_ent (_in))))
				(_port(_int Q 2 0 22(_ent (_out))))
			)
		)
	)
	(_inst COMP1 0 29(_comp compare)
		(_port
			((A)(Q))
			((B)(Test))
			((EQ)(Limit))
		)
		(_use(_ent . compare)
		)
	)
	(_inst ROT1 0 30(_comp rotate)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Load)(Load))
			((Data)(Init))
			((Q)(Q))
		)
		(_use(_ent . rotate)
		)
	)
	(_object
		(_port(_int Clk -1 0 7(_ent(_in))))
		(_port(_int Rst -1 0 7(_ent(_in))))
		(_port(_int Load -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 8(_array -1((_to i 0 i 7)))))
		(_port(_int Init 0 0 8(_ent(_in))))
		(_port(_int Test 0 0 8(_ent(_in))))
		(_port(_int Limit -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 15(_array -1((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~132 0 21(_array -1((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~134 0 25(_array -1((_to i 0 i 7)))))
		(_sig(_int Q 3 0 25(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1736          1591712169660 structure
(_unit VHDL(rotcomp 0 7(structure 0 12))
	(_version ve4)
	(_time 1591712169661 2020.06.09 11:16:09)
	(_source(\../src/rotcomp.vhd\))
	(_parameters tan)
	(_code babfeeeebdeceaacb8eafce0bfbdbabdb8bcecbdbe)
	(_ent
		(_time 1591711957379)
	)
	(_comp
		(compare1
			(_object
				(_port(_int A 1 0 15(_ent (_in))))
				(_port(_int B 1 0 15(_ent (_in))))
				(_port(_int EQ -1 0 16(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int Clk -1 0 20(_ent (_in))))
				(_port(_int Rst -1 0 20(_ent (_in))))
				(_port(_int Load -1 0 20(_ent (_in))))
				(_port(_int Data 2 0 21(_ent (_in))))
				(_port(_int Q 2 0 22(_ent (_out))))
			)
		)
	)
	(_inst COMP1 0 29(_comp compare1)
		(_port
			((A)(Q))
			((B)(Test))
			((EQ)(Limit))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((EQ)(EQ))
			)
		)
	)
	(_inst ROT1 0 30(_comp rotate)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Load)(Load))
			((Data)(Init))
			((Q)(Q))
		)
		(_use(_ent . rotate)
		)
	)
	(_object
		(_port(_int Clk -1 0 7(_ent(_in))))
		(_port(_int Rst -1 0 7(_ent(_in))))
		(_port(_int Load -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 8(_array -1((_to i 0 i 7)))))
		(_port(_int Init 0 0 8(_ent(_in))))
		(_port(_int Test 0 0 8(_ent(_in))))
		(_port(_int Limit -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 15(_array -1((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~132 0 21(_array -1((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~134 0 25(_array -1((_to i 0 i 7)))))
		(_sig(_int Q 3 0 25(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1678          1591712174641 structure
(_unit VHDL(rotcomp 0 7(structure 0 12))
	(_version ve4)
	(_time 1591712174642 2020.06.09 11:16:14)
	(_source(\../src/rotcomp.vhd\))
	(_parameters tan)
	(_code 232022277675733521736579262423242125752427)
	(_ent
		(_time 1591711957379)
	)
	(_comp
		(compare
			(_object
				(_port(_int A 1 0 15(_ent (_in))))
				(_port(_int B 1 0 15(_ent (_in))))
				(_port(_int EQ -1 0 16(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int Clk -1 0 20(_ent (_in))))
				(_port(_int Rst -1 0 20(_ent (_in))))
				(_port(_int Load -1 0 20(_ent (_in))))
				(_port(_int Data 2 0 21(_ent (_in))))
				(_port(_int Q 2 0 22(_ent (_out))))
			)
		)
	)
	(_inst COMP1 0 29(_comp compare)
		(_port
			((A)(Q))
			((B)(Test))
			((EQ)(Limit))
		)
		(_use(_ent . compare)
		)
	)
	(_inst ROT1 0 30(_comp rotate)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Load)(Load))
			((Data)(Init))
			((Q)(Q))
		)
		(_use(_ent . rotate)
		)
	)
	(_object
		(_port(_int Clk -1 0 7(_ent(_in))))
		(_port(_int Rst -1 0 7(_ent(_in))))
		(_port(_int Load -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 8(_array -1((_to i 0 i 7)))))
		(_port(_int Init 0 0 8(_ent(_in))))
		(_port(_int Test 0 0 8(_ent(_in))))
		(_port(_int Limit -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 15(_array -1((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~132 0 21(_array -1((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~134 0 25(_array -1((_to i 0 i 7)))))
		(_sig(_int Q 3 0 25(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000049 55 717           1591712190991 compare1
(_unit VHDL(compare 0 7(compare1 1 12))
	(_version ve4)
	(_time 1591712190992 2020.06.09 11:16:30)
	(_source(\../src/FemtoMIPS/InstructionFetch/compare.vhd\(\../src/compare.vhd\)))
	(_parameters tan)
	(_code 0a040a0c0d5d0a1d0b0c1b51590c0f0c090c5c0c5e)
	(_ent
		(_time 1591711957519)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 8(_array -1((_to i 0 i 7)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 8(_ent(_in))))
		(_port(_int EQ -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . compare1 1 -1)
)
V 000048 55 1081          1591712194275 rotate1
(_unit VHDL(rotate 0 7(rotate1 1 13))
	(_version ve4)
	(_time 1591712194276 2020.06.09 11:16:34)
	(_source(\../src/FemtoMIPS/InstructionFetch/rotate.vhd\(\../src/rotate.vhd\)))
	(_parameters tan)
	(_code dbd48f89df8d8bcdd8dccf818fdcd9dd8ddcdfddda)
	(_ent
		(_time 1591711957662)
	)
	(_object
		(_port(_int Clk -1 0 8(_ent(_in)(_event))))
		(_port(_int Rst -1 0 8(_ent(_in)(_event))))
		(_port(_int Load -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 9(_array -1((_to i 0 i 7)))))
		(_port(_int Data 0 0 9(_ent(_in))))
		(_port(_int Q 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 1 15(_array -1((_to i 0 i 7)))))
		(_sig(_int Qreg 1 1 15(_arch(_uni))))
		(_prcs
			(reg(_arch 0 1 18(_prcs(_trgt(5))(_sens(0)(1)(2)(3)(5(0))(5(t_1_7)))(_dssslsensitivity 2))))
			(line__31(_arch 1 1 31(_assignment(_alias((Q)(Qreg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
	)
	(_model . rotate1 2 -1)
)
I 000050 55 1727          1591712198078 structure
(_unit VHDL(rotcomp 0 7(structure 1 12))
	(_version ve4)
	(_time 1591712198079 2020.06.09 11:16:38)
	(_source(\../src/rotcomp.vhd\(\../src/FemtoMIPS/InstructionFetch/rotcomp.vhd\)))
	(_parameters tan)
	(_code b0bee7e4e6e6e0a6b2e0f6eab5b7b0b7b2b6e6b7b4)
	(_ent
		(_time 1591711957379)
	)
	(_comp
		(compare
			(_object
				(_port(_int A 1 1 15(_ent (_in))))
				(_port(_int B 1 1 15(_ent (_in))))
				(_port(_int EQ -1 1 16(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int Clk -1 1 20(_ent (_in))))
				(_port(_int Rst -1 1 20(_ent (_in))))
				(_port(_int Load -1 1 20(_ent (_in))))
				(_port(_int Data 2 1 21(_ent (_in))))
				(_port(_int Q 2 1 22(_ent (_out))))
			)
		)
	)
	(_inst COMP1 1 29(_comp compare)
		(_port
			((A)(Q))
			((B)(Test))
			((EQ)(Limit))
		)
		(_use(_ent . compare)
		)
	)
	(_inst ROT1 1 30(_comp rotate)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Load)(Load))
			((Data)(Init))
			((Q)(Q))
		)
		(_use(_ent . rotate)
		)
	)
	(_object
		(_port(_int Clk -1 0 7(_ent(_in))))
		(_port(_int Rst -1 0 7(_ent(_in))))
		(_port(_int Load -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 8(_array -1((_to i 0 i 7)))))
		(_port(_int Init 0 0 8(_ent(_in))))
		(_port(_int Test 0 0 8(_ent(_in))))
		(_port(_int Limit -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 1 15(_array -1((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~132 1 21(_array -1((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~134 1 25(_array -1((_to i 0 i 7)))))
		(_sig(_int Q 3 1 25(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1785          1591712240861 structure
(_unit VHDL(rotcomp 0 7(structure 1 12))
	(_version ve4)
	(_time 1591712240862 2020.06.09 11:17:20)
	(_source(\../src/rotcomp.vhd\(\../src/FemtoMIPS/InstructionFetch/rotcomp.vhd\)))
	(_parameters tan)
	(_code cdceca98cf9b9ddbcf9d8b97c8cacdcacfcb9bcac9)
	(_ent
		(_time 1591711957379)
	)
	(_comp
		(compare1
			(_object
				(_port(_int A 1 1 15(_ent (_in))))
				(_port(_int B 1 1 15(_ent (_in))))
				(_port(_int EQ -1 1 16(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int Clk -1 1 20(_ent (_in))))
				(_port(_int Rst -1 1 20(_ent (_in))))
				(_port(_int Load -1 1 20(_ent (_in))))
				(_port(_int Data 2 1 21(_ent (_in))))
				(_port(_int Q 2 1 22(_ent (_out))))
			)
		)
	)
	(_inst COMP1 1 29(_comp compare1)
		(_port
			((A)(Q))
			((B)(Test))
			((EQ)(Limit))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((EQ)(EQ))
			)
		)
	)
	(_inst ROT1 1 30(_comp rotate)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Load)(Load))
			((Data)(Init))
			((Q)(Q))
		)
		(_use(_ent . rotate)
		)
	)
	(_object
		(_port(_int Clk -1 0 7(_ent(_in))))
		(_port(_int Rst -1 0 7(_ent(_in))))
		(_port(_int Load -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 8(_array -1((_to i 0 i 7)))))
		(_port(_int Init 0 0 8(_ent(_in))))
		(_port(_int Test 0 0 8(_ent(_in))))
		(_port(_int Limit -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 1 15(_array -1((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~132 1 21(_array -1((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~134 1 25(_array -1((_to i 0 i 7)))))
		(_sig(_int Q 3 1 25(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000050 55 1727          1591712248397 structure
(_unit VHDL(rotcomp 0 7(structure 1 12))
	(_version ve4)
	(_time 1591712248398 2020.06.09 11:17:28)
	(_source(\../src/rotcomp.vhd\(\../src/FemtoMIPS/InstructionFetch/rotcomp.vhd\)))
	(_parameters tan)
	(_code 4849494a161e185e4a180e124d4f484f4a4e1e4f4c)
	(_ent
		(_time 1591711957379)
	)
	(_comp
		(compare
			(_object
				(_port(_int A 1 1 15(_ent (_in))))
				(_port(_int B 1 1 15(_ent (_in))))
				(_port(_int EQ -1 1 16(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int Clk -1 1 20(_ent (_in))))
				(_port(_int Rst -1 1 20(_ent (_in))))
				(_port(_int Load -1 1 20(_ent (_in))))
				(_port(_int Data 2 1 21(_ent (_in))))
				(_port(_int Q 2 1 22(_ent (_out))))
			)
		)
	)
	(_inst COMP1 1 29(_comp compare)
		(_port
			((A)(Q))
			((B)(Test))
			((EQ)(Limit))
		)
		(_use(_ent . compare)
		)
	)
	(_inst ROT1 1 30(_comp rotate)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Load)(Load))
			((Data)(Init))
			((Q)(Q))
		)
		(_use(_ent . rotate)
		)
	)
	(_object
		(_port(_int Clk -1 0 7(_ent(_in))))
		(_port(_int Rst -1 0 7(_ent(_in))))
		(_port(_int Load -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 8(_array -1((_to i 0 i 7)))))
		(_port(_int Init 0 0 8(_ent(_in))))
		(_port(_int Test 0 0 8(_ent(_in))))
		(_port(_int Limit -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 1 15(_array -1((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~132 1 21(_array -1((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~134 1 25(_array -1((_to i 0 i 7)))))
		(_sig(_int Q 3 1 25(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1339          1591712356693 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591712356694 2020.06.09 11:19:16)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 51575452550651470555430b095750540756515653)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000053 55 1021          1591713452931 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591713452932 2020.06.09 11:37:32)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code 7b2e2b7b2c2d276e2c78692022787a7d2f7c7e7c73)
	(_ent
		(_time 1591713452928)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000053 55 1021          1591713454804 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591713454805 2020.06.09 11:37:34)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code ce9bc89a9e9892db99cddc9597cdcfc89ac9cbc9c6)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000053 55 1021          1591713491933 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591713491934 2020.06.09 11:38:11)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code d3d0d480d5858fc684d1c1888ad0d2d587d4d6d4db)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000053 55 1021          1591713623419 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591713623420 2020.06.09 11:40:23)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code 7073717075262c652772622b297371762477757778)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000048 55 740           1591714293929 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591714293930 2020.06.09 11:51:33)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code a3adaaf4a3f5f7b5a1a6b3f9f1a4a3a5a0a4a3a5a0)
	(_ent
		(_time 1591714293919)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000048 55 740           1591714311901 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591714311902 2020.06.09 11:51:51)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code d4878286d38280c2d6d1c48e86d3d4d2d7d3d4d2d7)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000048 55 792           1591714414877 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591714414878 2020.06.09 11:53:34)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 0d0d0f0b5a5b591b0f081d575f0a0d0b0e0a0d0b0e)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000048 55 792           1591714421818 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591714421819 2020.06.09 11:53:41)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 36396233336062203433266c643136303531363035)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000048 55 792           1591714423219 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591714423220 2020.06.09 11:53:43)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code a5aba7f2a3f3f1b3a7a0b5fff7a2a5a3a6a2a5a3a6)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 1047          1591715034617 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591715034618 2020.06.09 12:03:54)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code f3a1f6a3a6a4f3e5f2a0b5aca6f4f0f5a5f5a7f5f2)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_sig(_int ans -2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(2))(_sens(0))(_mon))))
			(line__14(_arch 1 0 14(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 2 -1)
)
I 000052 55 938           1591715065440 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591715065441 2020.06.09 12:04:25)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 4f4d1a4d4f184f594e1f09101a484c4919491b494e)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000052 55 938           1591715083235 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591715083236 2020.06.09 12:04:43)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code d482d3868683d4c2d585928b81d3d7d282d280d2d5)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591715844461 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591715844462 2020.06.09 12:17:24)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 67656c67663365716f63733d3f61616231616e6163)
	(_ent
		(_time 1591715844450)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000051 55 930           1591715851952 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591715851953 2020.06.09 12:17:31)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code a3a0fcf4a6f7a1b5aba7b7f9fba5a5a6f5a5aaa5a7)
	(_ent
		(_time 1591715851948)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{62~downto~0}~12 0 8(_array -1((_dto i 62 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000051 55 930           1591715860947 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591715860948 2020.06.09 12:17:40)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code cbc5c09e9f9fc9ddc3cfdf9193cdcdce9dcdc2cdcf)
	(_ent
		(_time 1591715860944)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000051 55 930           1591715862918 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591715862919 2020.06.09 12:17:42)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 7c72247d29287e6a74786826247a7a792a7a757a78)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000063 55 3792          1591717386606 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591717386607 2020.06.09 12:43:06)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 63363b6335353474646071383765606467656a6535)
	(_ent
		(_time 1591717221911)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 48(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 49(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 50(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 51(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_EXout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_EXout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000063 55 3792          1591717414820 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591717414821 2020.06.09 12:43:34)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 9e9b9f919ec8c989999a8cc5ca989d999a989798c8)
	(_ent
		(_time 1591717221911)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 31)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 31)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_EXout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_EXout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000063 55 3792          1591717417752 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591717417753 2020.06.09 12:43:37)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 080a050e555e5f1f0f0c1a535c0e0b0f0c0e010e5e)
	(_ent
		(_time 1591717221911)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 31)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 31)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_EXout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_EXout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000063 55 3792          1591717425124 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591717425125 2020.06.09 12:43:45)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code d7d7de85858180c0d0d3c58c83d1d4d0d3d1ded181)
	(_ent
		(_time 1591717221911)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 31)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 31)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_EXout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_EXout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000063 55 3790          1591717430772 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591717430773 2020.06.09 12:43:50)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code efeee0bcecb9b8f8e8ebfdb4bbe9ece8ebe9e6e9b9)
	(_ent
		(_time 1591717221911)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 4)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 4)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_EXout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_EXout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000063 55 3792          1591717437464 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591717437465 2020.06.09 12:43:57)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 0f0007090c595818080b1d545b090c080b09060959)
	(_ent
		(_time 1591717221911)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_EXout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_EXout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000063 55 3792          1591717440693 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591717440694 2020.06.09 12:44:00)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code b1beece5e5e7e6a6b6b5a3eae5b7b2b6b5b7b8b7e7)
	(_ent
		(_time 1591717221911)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_EXout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_EXout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000053 55 1021          1591717450320 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591717450321 2020.06.09 12:44:10)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code 4a1f1d491e1c165f1d48581113494b4c1e4d4f4d42)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591717450375 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591717450376 2020.06.09 12:44:10)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 792c2e78752e796f2d7d6b23217f787c2f7e797e7b)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591717450463 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591717450464 2020.06.09 12:44:10)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code d782dd85858180c0d0d3c58c83d1d4d0d3d1ded181)
	(_ent
		(_time 1591717221911)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_EXout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_EXout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591717450557 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591717450558 2020.06.09 12:44:10)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 34603031336260223631246e663334323733343237)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591717450639 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591717450640 2020.06.09 12:44:10)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 83d7848dd6d4839582d2c5dcd6848085d585d78582)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591717450717 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591717450718 2020.06.09 12:44:10)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code d184dc83d685d3c7d9d5c58b89d7d7d487d7d8d7d5)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000053 55 1021          1591723837242 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591723837256 2020.06.09 14:30:37)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code 44411847451218511346561f1d474542104341434c)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591723837342 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591723837343 2020.06.09 14:30:37)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 9297ce9d95c59284c69680c8ca949397c495929590)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591723837379 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591723837380 2020.06.09 14:30:37)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code b1b4b0e5e5e7e6a6b6b5a3eae5b7b2b6b5b7b8b7e7)
	(_ent
		(_time 1591717221911)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_EXout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_EXout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591723837409 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591723837410 2020.06.09 14:30:37)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code d0d4d882d38684c6d2d5c08a82d7d0d6d3d7d0d6d3)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591723837458 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591723837459 2020.06.09 14:30:37)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 0f0b05090f580f190e5e49505a080c0959095b090e)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591723837498 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591723837499 2020.06.09 14:30:37)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 2e2b2e2a7d7a2c38262a3a747628282b782827282a)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000058 55 1514          1591725206785 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591725206786 2020.06.09 14:53:26)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code fff8ffafaca8ffeaa8f1eda5abf9f8f9f6f8fcf8fb)
	(_ent
		(_time 1591725206774)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000053 55 1021          1591725210563 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591725210564 2020.06.09 14:53:30)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code b4b0b3e1b5e2e8a1e3b6a6efedb7b5b2e0b3b1b3bc)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591725210611 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591725210612 2020.06.09 14:53:30)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code e3e7e4b0e5b4e3f5b7e7f1b9bbe5e2e6b5e4e3e4e1)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591725210643 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591725210644 2020.06.09 14:53:30)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 03075e0555555414040711585705000407050a0555)
	(_ent
		(_time 1591717221911)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_EXout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_EXout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591725210670 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591725210671 2020.06.09 14:53:30)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 222776262374763420273278702522242125222421)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591725210698 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591725210699 2020.06.09 14:53:30)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 41441643161641574010071e144642471747154740)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591725210835 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591725210836 2020.06.09 14:53:30)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code ceca939b9d9accd8c6cada9496c8c8cb98c8c7c8ca)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000058 55 1514          1591725210878 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591725210879 2020.06.09 14:53:30)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code ede9edbebcbaedf8bae3ffb7b9ebeaebe4eaeeeae9)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591725654705 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591725654706 2020.06.09 15:00:54)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code a1f0a1f6a9f6f2b7f4f0e7fbf5a6a9a6a5a7a4a7f4)
	(_ent
		(_time 1591725654695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000057 55 793           1591725676144 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591725676145 2020.06.09 15:01:16)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 6e6d6a6e32393d783b3f28343a6966696a686b683b)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000057 55 793           1591725803213 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591725803214 2020.06.09 15:03:23)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code c5c1c190c99296d39094839f91c2cdc2c1c3c0c390)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000053 55 1021          1591729303492 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591729303493 2020.06.09 16:01:43)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code bee9eaebeee8e2abe9bcace5e7bdbfb8eab9bbb9b6)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591729303533 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591729303534 2020.06.09 16:01:43)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code dd8a898f8c8addcb89d9cf8785dbdcd88bdadddadf)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591729303567 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591729303568 2020.06.09 16:01:43)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code fcabf5acfaaaabebfbf8eea7a8fafffbf8faf5faaa)
	(_ent
		(_time 1591717221911)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_EXout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_EXout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591729303772 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591729303773 2020.06.09 16:01:43)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code c89ec99dc39e9cdecacdd8929acfc8cecbcfc8cecb)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591729303800 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591729303801 2020.06.09 16:01:43)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code e7b1e5b4b6b0e7f1e6b6a1b8b2e0e4e1b1e1b3e1e6)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591729303852 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591729303853 2020.06.09 16:01:43)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 25722e21267127332d21317f7d23232073232c2321)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000058 55 1514          1591729303890 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591729303891 2020.06.09 16:01:43)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code 4512134745124550124b571f114342434c42464241)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591729303942 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591729303943 2020.06.09 16:01:43)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 73257272792420652622352927747b747775767526)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000057 55 793           1591729410662 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591729410663 2020.06.09 16:03:30)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 52515251590501440703140806555a555654575407)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000053 55 1021          1591730971104 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591730971105 2020.06.09 16:29:31)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code d7d08184d5818bc280d5c58c8ed4d6d183d0d2d0df)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591730971157 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591730971158 2020.06.09 16:29:31)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 06015100055106105202145c5e0007035001060104)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591730971198 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591730971199 2020.06.09 16:29:31)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 35323f30656362223231276e6133363231333c3363)
	(_ent
		(_time 1591717221911)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_EXout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_EXout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591730971250 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591730971251 2020.06.09 16:29:31)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 64626764633230726661743e366364626763646267)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591730971277 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591730971278 2020.06.09 16:29:31)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 8385838dd6d4839582d2c5dcd6848085d585d78582)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591730971333 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591730971334 2020.06.09 16:29:31)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code c2c5c897c696c0d4cac6d6989ac4c4c794c4cbc4c6)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000058 55 1514          1591730971390 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591730971391 2020.06.09 16:29:31)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code f1f6a6a1f5a6f1e4a6ffe3aba5f7f6f7f8f6f2f6f5)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591730971443 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591730971444 2020.06.09 16:29:31)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 2f29282b70787c397a7e69757b2827282b292a297a)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000053 55 1021          1591743320555 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591743320556 2020.06.09 19:55:20)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code d5db8386d58389c082d7c78e8cd6d4d381d2d0d2dd)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591743320612 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591743320613 2020.06.09 19:55:20)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 131d441415441305471701494b1512164514131411)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591743320688 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591743320689 2020.06.09 19:55:20)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 616f6b61353736766665733a356762666567686737)
	(_ent
		(_time 1591717221911)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_EXout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_EXout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591743320818 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591743320819 2020.06.09 19:55:20)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code ded1dd8c88888ac8dcdbce848cd9ded8ddd9ded8dd)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591743320921 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591743320922 2020.06.09 19:55:20)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 4c434b4e491b4c5a4d1d0a13194b4f4a1a4a184a4d)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591743320971 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591743320972 2020.06.09 19:55:20)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 7b75767a2f2f796d737f6f21237d7d7e2d7d727d7f)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000058 55 1514          1591743321018 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591743321019 2020.06.09 19:55:21)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code aaa4fafdfefdaabffda4b8f0feacadaca3ada9adae)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591743321066 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591743321067 2020.06.09 19:55:21)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code d8d7df8ad98f8bce8d899e828cdfd0dfdcdeddde8d)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000053 55 1021          1591748865644 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591748865645 2020.06.09 21:27:45)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code efe9eebdbcb9b3fab8edfdb4b6eceee9bbe8eae8e7)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591748865690 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591748865691 2020.06.09 21:27:45)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 1e181c194e491e084a1a0c4446181f1b48191e191c)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591748865742 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591748865743 2020.06.09 21:27:45)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 4d4b124f4c1b1a5a4a495f16194b4e4a494b444b1b)
	(_ent
		(_time 1591717221911)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_EXout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_EXout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591748865837 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591748865838 2020.06.09 21:27:45)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code abacfdfcfafdffbda9aebbf1f9acabada8acabada8)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591748865870 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591748865871 2020.06.09 21:27:45)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code dadd8f88dd8ddaccdb8b9c858fddd9dc8cdc8edcdb)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591748865916 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591748865917 2020.06.09 21:27:45)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code f9ffa6a9f6adfbeff1fdeda3a1fffffcaffff0fffd)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000058 55 1514          1591748865951 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591748865952 2020.06.09 21:27:45)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code 282f7c2c257f283d7f263a727c2e2f2e212f2b2f2c)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591748866017 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591748866018 2020.06.09 21:27:46)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 66606566693135703337203c32616e616260636033)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000053 55 1021          1591748929799 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591748929800 2020.06.09 21:28:49)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code 8c8ad183dadad099db8e9ed7d58f8d8ad88b898b84)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591748929845 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591748929846 2020.06.09 21:28:49)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code bbbde6efececbbadefbfa9e1e3bdbabeedbcbbbcb9)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591748929891 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591748929892 2020.06.09 21:28:49)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code e9efe9bab5bfbefeeeedfbb2bdefeaeeedefe0efbf)
	(_ent
		(_time 1591717221911)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_EXout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_EXout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591748929946 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591748929947 2020.06.09 21:28:49)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 181f491f134e4c0e1a1d08424a1f181e1b1f181e1b)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591748929975 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591748929976 2020.06.09 21:28:49)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 383f6a3d666f382e39697e676d3f3b3e6e3e6c3e39)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591748930024 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591748930025 2020.06.09 21:28:50)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 66603e66663264706e62723c3e60606330606f6062)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000058 55 1514          1591748930091 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591748930092 2020.06.09 21:28:50)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code b5b3b0e1b5e2b5a0e2bba7efe1b3b2b3bcb2b6b2b1)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591748930131 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591748930132 2020.06.09 21:28:50)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code d4d38686d98387c28185928e80d3dcd3d0d2d1d281)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000053 55 1021          1591748974276 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591748974277 2020.06.09 21:29:34)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code 5004035255060c450752420b095351560457555758)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591748974310 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591748974311 2020.06.09 21:29:34)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 6f3b3c6f3c386f793b6b7d3537696e6a39686f686d)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591748974343 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591748974344 2020.06.09 21:29:34)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 8fdb81818cd9d898888b9dd4db898c888b898689d9)
	(_ent
		(_time 1591717221911)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_EXout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_EXout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591748974387 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591748974388 2020.06.09 21:29:34)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code bde8bae9eaebe9abbfb8ade7efbabdbbbebabdbbbe)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591748974454 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591748974455 2020.06.09 21:29:34)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code fca9f8acf9abfceafdadbaa3a9fbfffaaafaa8fafd)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591748974500 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591748974501 2020.06.09 21:29:34)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 2b7f2a2f7f7f293d232f3f71732d2d2e7d2d222d2f)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000058 55 1514          1591748974537 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591748974538 2020.06.09 21:29:34)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code 4a1e16481e1d4a5f1d4458101e4c4d4c434d494d4e)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591748974578 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591748974579 2020.06.09 21:29:34)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 792c7278792e2a6f2c283f232d7e717e7d7f7c7f2c)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000053 55 1021          1591749028874 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591749028875 2020.06.09 21:30:28)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code 929c959c95c4ce87c59080c9cb919394c69597959a)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591749028911 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591749028912 2020.06.09 21:30:28)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code b1bfb6e5b5e6b1a7e5b5a3ebe9b7b0b4e7b6b1b6b3)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591749028943 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591749028944 2020.06.09 21:30:28)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code d0de8a82858687c7d7d4c28b84d6d3d7d4d6d9d686)
	(_ent
		(_time 1591717221911)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_EXout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_EXout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591749028985 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591749028986 2020.06.09 21:30:28)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code fff0acafaaa9abe9fdfaefa5adf8fff9fcf8fff9fc)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591749029016 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591749029017 2020.06.09 21:30:29)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 1e1149191d491e081f4f58414b191d1848184a181f)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591749029060 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591749029061 2020.06.09 21:30:29)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 4d43104f1f194f5b45495917154b4b481b4b444b49)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000058 55 1514          1591749029131 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591749029132 2020.06.09 21:30:29)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code 8c828c82dadb8c99db829ed6d88a8b8a858b8f8b88)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591749029172 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591749029173 2020.06.09 21:30:29)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code bbb4ecefe0ece8adeeeafde1efbcb3bcbfbdbebdee)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000063 55 3792          1591749642950 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591749642951 2020.06.09 21:40:42)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 50030b53050607475754420b045653575456595606)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000064 55 5529          1591751150439 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591751150440 2020.06.09 22:05:50)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code ecbfb7bfeababbfbece9feb7b8eaefebe8eae5eaba)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_56)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000064 55 5529          1591751265896 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591751265897 2020.06.09 22:07:45)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code e9beb5bab5bfbefee9ecfbb2bdefeaeeedefe0efbf)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000053 55 1021          1591751298944 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591751298945 2020.06.09 22:08:18)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code 0005540705565c155702125b590301065407050708)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591751298981 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591751298982 2020.06.09 22:08:18)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 20257424257720367424327a782621257627202722)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591751299057 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591751299058 2020.06.09 22:08:19)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 6e6b676e6e383979696a7c353a686d696a68676838)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591751299103 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591751299104 2020.06.09 22:08:19)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 9d999d92cacbc98b9f988dc7cf9a9d9b9e9a9d9b9e)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591751299130 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591751299131 2020.06.09 22:08:19)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code bcb8bfe8b9ebbcaabdedfae3e9bbbfbaeabae8babd)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591751299182 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591751299183 2020.06.09 22:08:19)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code ebeee2b8bfbfe9fde3efffb1b3ededeebdede2edef)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591751299262 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591751299263 2020.06.09 22:08:19)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code 393c313c656f6e2e393c2b626d3f3a3e3d3f303f6f)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591751299295 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591751299296 2020.06.09 22:08:19)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code 585d0d5b550f584d0f564a020c5e5f5e515f5b5f5c)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591751299353 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591751299354 2020.06.09 22:08:19)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 9793959899c0c481c2c6d1cdc3909f9093919291c2)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000053 55 1021          1591751363261 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591751363262 2020.06.09 22:09:23)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code 393d3f3d356f652c6e3b2b62603a383f6d3e3c3e31)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591751363294 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591751363295 2020.06.09 22:09:23)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 585c5e5b550f584e0c5c4a02005e595d0e5f585f5a)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591751363324 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591751363325 2020.06.09 22:09:23)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 77732c76252120607073652c2371747073717e7121)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591751363360 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591751363361 2020.06.09 22:09:23)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 9792c59893c1c381959287cdc59097919490979194)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591751363388 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591751363389 2020.06.09 22:09:23)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code c5c094909692c5d3c494839a90c2c6c393c391c3c4)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591751363427 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591751363428 2020.06.09 22:09:23)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code e5e1beb6e6b1e7f3ede1f1bfbde3e3e0b3e3ece3e1)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591751363463 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591751363464 2020.06.09 22:09:23)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code 04005e02555253130401165f5002070300020d0252)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591751363473 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591751363474 2020.06.09 22:09:23)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code 1410131315431401431a064e401213121d13171310)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591751363552 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591751363553 2020.06.09 22:09:23)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 62673262693531743733243836656a656664676437)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000053 55 1021          1591751413516 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591751413517 2020.06.09 22:10:13)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code 92c1909c95c4ce87c59080c9cb919394c69597959a)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591751413549 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591751413550 2020.06.09 22:10:13)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code b2e1b0e6b5e5b2a4e6b6a0e8eab4b3b7e4b5b2b5b0)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591751413580 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591751413581 2020.06.09 22:10:13)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code d1828e83858786c6d6d5c38a85d7d2d6d5d7d8d787)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591751413614 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591751413615 2020.06.09 22:10:13)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code f0a2a6a0f3a6a4e6f2f5e0aaa2f7f0f6f3f7f0f6f3)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591751413645 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591751413646 2020.06.09 22:10:13)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 0f5e0c090f580f190e5e49505a080c0959095b090e)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591751413687 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591751413688 2020.06.09 22:10:13)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 3e6e373b6d6a3c28363a2a646638383b683837383a)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591751413715 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591751413716 2020.06.09 22:10:13)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code 4e1e474c4e1819594e4b5c151a484d494a48474818)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591751413725 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591751413726 2020.06.09 22:10:13)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code 5e0e0a5d0e095e4b09504c040a58595857595d595a)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591751413768 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591751413769 2020.06.09 22:10:13)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 8cdd8f82d6dbdf9ad9ddcad6d88b848b888a898ad9)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000058 55 749           1591751692643 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591751692644 2020.06.09 22:14:52)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code e7e3e5b4e8b0baf1e1b4f3bee0e1b4e1e2e1e1e0e3)
	(_ent
		(_time 1591751692635)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_31_2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000058 55 752           1591751698728 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591751698729 2020.06.09 22:14:58)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code a6a5acf1a8f1fbb0a0f5b2ffa1a0f5a0a3a0a0a1a2)
	(_ent
		(_time 1591751692634)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_31_2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000058 55 749           1591751705688 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591751705689 2020.06.09 22:15:05)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code dedfd98c838983c8d88dca87d9d88dd8dbd8d8d9da)
	(_ent
		(_time 1591751692634)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_31_2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000058 55 749           1591751706782 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591751706783 2020.06.09 22:15:06)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 24252e20287379322277307d232277222122222320)
	(_ent
		(_time 1591751692634)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_31_2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591752018682 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591752018683 2020.06.09 22:20:18)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code 77722676262077617624642d707123717670747121)
	(_ent
		(_time 1591752018672)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000050 55 975           1591752020536 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591752020537 2020.06.09 22:20:20)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code babebbeebdedbaacbbe9a9e0bdbceebcbbbdb9bcec)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591752517917 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591752517918 2020.06.09 22:28:37)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code 99cd9596c3cecc8e9e96dac3c99e9c9fca9f989e9c)
	(_ent
		(_time 1591752517904)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(5)(0)(1)(2)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000053 55 1021          1591752529277 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591752529278 2020.06.09 22:28:49)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code f8a8a9a9f5aea4edaffaeaa3a1fbf9feacfffdfff0)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591752529314 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591752529315 2020.06.09 22:28:49)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 18484a1f154f180e4c1c0a42401e191d4e1f181f1a)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591752529349 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591752529350 2020.06.09 22:28:49)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 47174845151110504043551c1341444043414e4111)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591752529385 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591752529386 2020.06.09 22:28:49)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 66376066633032706463763c346166606561666065)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591752529421 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591752529422 2020.06.09 22:28:49)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 95c4909ac6c2958394c4d3cac0929693c393c19394)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591752529480 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591752529481 2020.06.09 22:28:49)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code c494cb91c690c6d2ccc0d09e9cc2c2c192c2cdc2c0)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591752529509 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591752529510 2020.06.09 22:28:49)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code e3b3ecb0b5b5b4f4e3e6f1b8b7e5e0e4e7e5eae5b5)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591752529526 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591752529527 2020.06.09 22:28:49)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code f2a2a0a2f5a5f2e7a5fce0a8a6f4f5f4fbf5f1f5f6)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591752529561 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591752529562 2020.06.09 22:28:49)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 12431615194541044743544846151a151614171447)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000058 55 749           1591752529634 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591752529635 2020.06.09 22:28:49)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 6031646068373d7666337439676633666566666764)
	(_ent
		(_time 1591751692634)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_31_2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591752529731 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591752529732 2020.06.09 22:28:49)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code cd9cc998cf9acddbcc9ede97cacb99cbcccacecb9b)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591752529811 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591752529812 2020.06.09 22:28:49)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code 1b4a161c1a4c4e0c1c1458414b1c1e1d481d1a1c1e)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000053 55 1021          1591752650604 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591752650605 2020.06.09 22:30:50)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code f8adfaa9f5aea4edaffaeaa3a1fbf9feacfffdfff0)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591752650641 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591752650642 2020.06.09 22:30:50)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 17454310154017014313054d4f1116124110171015)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591752650676 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591752650677 2020.06.09 22:30:50)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 37653e32656160203033256c6331343033313e3161)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591752650711 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591752650712 2020.06.09 22:30:50)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 56055655530002405453460c045156505551565055)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591752650738 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591752650739 2020.06.09 22:30:50)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 75267674262275637424332a207276732373217374)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591752650786 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591752650787 2020.06.09 22:30:50)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code a4f6adf3a6f0a6b2aca0b0fefca2a2a1f2a2ada2a0)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591752650815 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591752650816 2020.06.09 22:30:50)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code c391ca96959594d4c3c6d19897c5c0c4c7c5cac595)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591752650825 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591752650826 2020.06.09 22:30:50)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code c3919796c594c3d694cdd19997c5c4c5cac4c0c4c7)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591752650863 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591752650864 2020.06.09 22:30:50)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code f2a1f1a2f9a5a1e4a7a3b4a8a6f5faf5f6f4f7f4a7)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000058 55 749           1591752650909 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591752650910 2020.06.09 22:30:50)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 2172232528767c3727723578262772272427272625)
	(_ent
		(_time 1591751692634)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_31_2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591752650936 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591752650937 2020.06.09 22:30:50)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code 40134242161740564113531a474614464147434616)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591752650995 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591752650996 2020.06.09 22:30:50)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code 6f3c6b6f6a383a7868602c353f686a693c696e686a)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000053 55 1021          1591754556499 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591754556500 2020.06.09 23:02:36)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code db888b888c8d87ce8cd9c98082d8dadd8fdcdedcd3)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591754556541 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591754556542 2020.06.09 23:02:36)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 0a595b0c5e5d0a1c5e0e1850520c0b0f5c0d0a0d08)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591754556576 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591754556577 2020.06.09 23:02:36)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 297a252d757f7e3e2e2d3b727d2f2a2e2d2f202f7f)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591754556616 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591754556617 2020.06.09 23:02:36)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 481a4d4a431e1c5e4a4d58121a4f484e4b4f484e4b)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591754556643 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591754556644 2020.06.09 23:02:36)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 673561673630677166362138326064613161336166)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591754556685 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591754556686 2020.06.09 23:02:36)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 96c59a9996c294809e9282ccce909093c0909f9092)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591754556724 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591754556725 2020.06.09 23:02:36)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code b6e5bae2e5e0e1a1b6b3a4ede2b0b5b1b2b0bfb0e0)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591754556734 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591754556735 2020.06.09 23:02:36)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code c5969490c592c5d092cbd79f91c3c2c3ccc2c6c2c1)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591754556772 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591754556773 2020.06.09 23:02:36)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code e4b6e2b7e9b3b7f2b1b5a2beb0e3ece3e0e2e1e2b1)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000058 55 749           1591754556823 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591754556824 2020.06.09 23:02:36)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 2371262728747e352570377a242570252625252427)
	(_ent
		(_time 1591751692634)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_31_2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591754556857 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591754556858 2020.06.09 23:02:36)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code 421047401615425443115118454416444345414414)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591754556895 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591754556896 2020.06.09 23:02:36)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code 6133626133363476666e223b316664673267606664)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000053 55 1021          1591755340392 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591755340393 2020.06.09 23:15:40)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code edbfe8bfbcbbb1f8baefffb6b4eeecebb9eae8eae5)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591755340429 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591755340430 2020.06.09 23:15:40)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 0d5f0b0b5c5a0d1b59091f57550b0c085b0a0d0a0f)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591755340465 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591755340466 2020.06.09 23:15:40)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 3c6e67393a6a6b2b3b382e67683a3f3b383a353a6a)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591755340513 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591755340514 2020.06.09 23:15:40)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 6a39386a383c3e7c686f7a30386d6a6c696d6a6c69)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591755340544 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591755340545 2020.06.09 23:15:40)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 8ad9db848ddd8a9c8bdbccd5df8d898cdc8cde8c8b)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591755340583 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591755340584 2020.06.09 23:15:40)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code a9fbf2fea6fdabbfa1adbdf3f1afafacffafa0afad)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591755340618 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591755340619 2020.06.09 23:15:40)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code c89a939d959e9fdfc8cdda939ccecbcfcccec1ce9e)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591755340627 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591755340628 2020.06.09 23:15:40)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code d88ade8ad58fd8cd8fd6ca828cdedfded1dfdbdfdc)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591755340661 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591755340662 2020.06.09 23:15:40)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code f7a4a6a7f9a0a4e1a2a6b1ada3f0fff0f3f1f2f1a2)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000058 55 749           1591755340710 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591755340711 2020.06.09 23:15:40)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 2675762228717b302075327f212075202320202122)
	(_ent
		(_time 1591751692634)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_31_2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591755340773 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591755340774 2020.06.09 23:15:40)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code 64373464363364726537773e636230626563676232)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591755340802 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591755340803 2020.06.09 23:15:40)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code 84d7d28ad3d3d193838bc7ded4838182d782858381)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000053 55 1021          1591755349266 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591755349267 2020.06.09 23:15:49)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code 98c8989695cec48dcf9a8ac3c19b999ecc9f9d9f90)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591755349302 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591755349303 2020.06.09 23:15:49)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code b8e8b8ecb5efb8aeecbcaae2e0beb9bdeebfb8bfba)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591755349340 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591755349341 2020.06.09 23:15:49)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code e7b7bab4b5b1b0f0e0e3f5bcb3e1e4e0e3e1eee1b1)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591755349396 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591755349397 2020.06.09 23:15:49)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 15444012134341031710054f471215131612151316)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591755349446 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591755349447 2020.06.09 23:15:49)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 44151246161344524515021b114347421242104245)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591755349501 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591755349502 2020.06.09 23:15:49)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 83d3df8d86d781958b8797d9db858586d5858a8587)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591755349532 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591755349533 2020.06.09 23:15:49)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code a2f2fef5f5f4f5b5a2a7b0f9f6a4a1a5a6a4aba4f4)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591755349543 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591755349544 2020.06.09 23:15:49)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code b2e2b3e6b5e5b2a7e5bca0e8e6b4b5b4bbb5b1b5b6)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591755349578 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591755349579 2020.06.09 23:15:49)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code d1808783d98682c78480978b85d6d9d6d5d7d4d784)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000058 55 749           1591755349632 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591755349633 2020.06.09 23:15:49)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 0051550608575d1606531459070653060506060704)
	(_ent
		(_time 1591751692634)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_31_2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591755349657 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591755349658 2020.06.09 23:15:49)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code 1f4e4a181f481f091e4c0c4518194b191e181c1949)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591755349683 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591755349684 2020.06.09 23:15:49)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code 3e6f6d3b38696b2939317d646e393b386d383f393b)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000053 55 1021          1591755351902 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591755351903 2020.06.09 23:15:51)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code e9efbabbe5bfb5fcbeebfbb2b0eae8efbdeeeceee1)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591755351938 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591755351939 2020.06.09 23:15:51)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 080e540e055f081e5c0c1a52500e090d5e0f080f0a)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591755351973 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591755351974 2020.06.09 23:15:51)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 282e292c757e7f3f2f2c3a737c2e2b2f2c2e212e7e)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591755352034 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591755352035 2020.06.09 23:15:52)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 66616e66633032706463763c346166606561666065)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591755352061 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591755352062 2020.06.09 23:15:52)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 85828e8bd6d2859384d4c3dad0828683d383d18384)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591755352122 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591755352123 2020.06.09 23:15:52)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code c4c2c591c690c6d2ccc0d09e9cc2c2c192c2cdc2c0)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591755352150 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591755352151 2020.06.09 23:15:52)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code d3d5d281858584c4d3d6c18887d5d0d4d7d5dad585)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591755352160 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591755352161 2020.06.09 23:15:52)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code e3e5bfb0e5b4e3f6b4edf1b9b7e5e4e5eae4e0e4e7)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591755352194 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591755352195 2020.06.09 23:15:52)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 02050804095551145753445856050a050604070457)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000058 55 749           1591755352250 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591755352251 2020.06.09 23:15:52)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 41464b4348161c5747125518464712474447474645)
	(_ent
		(_time 1591751692634)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_31_2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591755352276 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591755352277 2020.06.09 23:15:52)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code 60676a60363760766133733a676634666167636636)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591755352305 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591755352306 2020.06.09 23:15:52)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code 70777c7123272567777f332a207775762376717775)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000058 55 787           1591755952424 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591755952425 2020.06.09 23:25:52)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code ada9affaf1faf0bbabfeb9f4aaabfeaba8ababaaa9)
	(_ent
		(_time 1591755952417)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0(d_31_2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000058 55 749           1591755961362 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591755961363 2020.06.09 23:26:01)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 9694919998c1cb8090c582cf9190c5909390909192)
	(_ent
		(_time 1591755961359)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_31_2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000058 55 749           1591755963045 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591755963046 2020.06.09 23:26:03)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 2e2c7f2a73797338287d3a7729287d282b2828292a)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_31_2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000058 55 749           1591755964128 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591755964129 2020.06.09 23:26:04)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 64663164683339726237703d636237626162626360)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_31_2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000067 55 6457          1591757938672 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591757938673 2020.06.09 23:58:58)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code 77797e76252120607670652c2371747073717e7121)
	(_ent
		(_time 1591757847029)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ula0 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ula0)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~12 0 16(_array -1((_dto i 101 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~13 0 63(_array -1((_dto i 101 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000067 55 6457          1591757944789 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591757944790 2020.06.09 23:59:04)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code 545b5557050203435553460f0052575350525d5202)
	(_ent
		(_time 1591757847029)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ula0 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ula0)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~12 0 16(_array -1((_dto i 101 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~13 0 63(_array -1((_dto i 101 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000053 55 1021          1591757966731 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591757966732 2020.06.09 23:59:26)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code 15461413154349004217074e4c161413411210121d)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591757966786 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591757966787 2020.06.09 23:59:26)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 44174546451344521040561e1c4245411243444346)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591757966832 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591757966833 2020.06.09 23:59:26)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 73202f7225252464747761282775707477757a7525)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591757966869 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591757966870 2020.06.09 23:59:26)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 92c0c79d93c4c684909782c8c09592949195929491)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591757966911 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591757966912 2020.06.09 23:59:26)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code c19397949696c1d7c090879e94c6c2c797c795c7c0)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591757966958 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591757966959 2020.06.09 23:59:26)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code f0a3aca0f6a4f2e6f8f4e4aaa8f6f6f5a6f6f9f6f4)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591757966986 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591757966987 2020.06.09 23:59:26)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code 0f5c50090c5958180f0a1d545b090c080b09060959)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591757966998 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591757966999 2020.06.09 23:59:26)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code 1f4c1d184c481f0a48110d454b19181916181c181b)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591757967033 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591757967034 2020.06.09 23:59:27)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 3e6c6b3b62696d286b6f78646a3936393a383b386b)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000067 55 6457          1591757967107 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591757967108 2020.06.09 23:59:27)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code 8cdfd3828adadb9b8d8b9ed7d88a8f8b888a858ada)
	(_ent
		(_time 1591757847029)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ula0 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ula0)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~12 0 16(_array -1((_dto i 101 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~13 0 63(_array -1((_dto i 101 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591757967231 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591757967232 2020.06.09 23:59:27)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 09580a0f085e541f0f5a1d500e0f5a0f0c0f0f0e0d)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_31_2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591757967279 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591757967280 2020.06.09 23:59:27)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code 38693b3d666f382e396b2b623f3e6c3e393f3b3e6e)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591757967339 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591757967340 2020.06.09 23:59:27)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code 77267276232022607078342d277072712471767072)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000053 55 1021          1591758227018 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591758227019 2020.06.10 00:03:47)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code ce9d9c9a9e9892db99ccdc9597cdcfc89ac9cbc9c6)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591758227052 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591758227053 2020.06.10 00:03:47)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code eebdbcbdbeb9eef8baeafcb4b6e8efebb8e9eee9ec)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(6)(4))(_sens(1)(3))(_mon)(_read(5)(0)(4)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591758227093 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591758227094 2020.06.10 00:03:47)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 1d4e131a1c4b4a0a1a190f46491b1e1a191b141b4b)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591758227165 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591758227166 2020.06.10 00:03:47)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 5b095c580a0d0f4d595e4b01095c5b5d585c5b5d58)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591758227199 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591758227200 2020.06.10 00:03:47)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 8ad88e848ddd8a9c8bdbccd5df8d898cdc8cde8c8b)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591758227248 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591758227249 2020.06.10 00:03:47)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code b9eab7edb6edbbafb1bdade3e1bfbfbcefbfb0bfbd)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591758227279 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591758227280 2020.06.10 00:03:47)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code d88bd68a858e8fcfd8ddca838cdedbdfdcded1de8e)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591758227289 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591758227290 2020.06.10 00:03:47)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code d88b8b8ad58fd8cd8fd6ca828cdedfded1dfdbdfdc)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(7)(0))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591758227325 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591758227326 2020.06.10 00:03:47)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 07550c01095054115256415d53000f000301020152)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000067 55 6457          1591758227381 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591758227382 2020.06.10 00:03:47)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code 36653733656061213731246d6230353132303f3060)
	(_ent
		(_time 1591757847029)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ula0 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ula0)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~12 0 16(_array -1((_dto i 101 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~13 0 63(_array -1((_dto i 101 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591758227423 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591758227424 2020.06.10 00:03:47)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 65376e65683238736336713c626336636063636261)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_31_2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591758227452 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591758227453 2020.06.10 00:03:47)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code 84d68f8ad6d3849285d797de8382d08285838782d2)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591758227479 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591758227480 2020.06.10 00:03:47)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code a3f1aef4f3f4f6b4a4ace0f9f3a4a6a5f0a5a2a4a6)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000050 55 637           1591758227560 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591758227561 2020.06.10 00:03:47)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code f1a2f8a1a5a6a1e2f3a3e0abf5f7f5f2f3f7f0f7a4)
	(_ent
		(_time 1591758227551)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
I 000053 55 1021          1591758231408 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591758231409 2020.06.10 00:03:51)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code f5a5a6a4f5a3a9e0a2f7e7aeacf6f4f3a1f2f0f2fd)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591758231485 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591758231486 2020.06.10 00:03:51)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 43131f4145144355174751191b4542461544434441)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591758231520 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591758231521 2020.06.10 00:03:51)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 6232636235343575656670393664616566646b6434)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591758231555 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591758231556 2020.06.10 00:03:51)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 82d38a8c83d4d694808792d8d08582848185828481)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591758231597 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591758231598 2020.06.10 00:03:51)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code b1e0bae5e6e6b1a7b0e0f7eee4b6b2b7e7b7e5b7b0)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591758231666 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591758231667 2020.06.10 00:03:51)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code ffaffeafafabfde9f7fbeba5a7f9f9faa9f9f6f9fb)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591758231694 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591758231695 2020.06.10 00:03:51)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code 0e5e0e080e5859190e0b1c555a080d090a08070858)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591758231704 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591758231705 2020.06.10 00:03:51)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code 1e4e43194e491e0b49100c444a18191817191d191a)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591758231739 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591758231740 2020.06.10 00:03:51)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 3d6c3738606a6e2b686c7b67693a353a393b383b68)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000067 55 6457          1591758231791 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591758231792 2020.06.10 00:03:51)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code 6c3c6c6c6a3a3b7b6d6b7e37386a6f6b686a656a3a)
	(_ent
		(_time 1591757847029)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ula0 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ula0)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~12 0 16(_array -1((_dto i 101 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~13 0 63(_array -1((_dto i 101 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591758231834 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591758231835 2020.06.10 00:03:51)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 9bca9194c1ccc68d9dc88fc29c9dc89d9e9d9d9c9f)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_31_2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591758231861 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591758231862 2020.06.10 00:03:51)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code baebb0eebdedbaacbbe9a9e0bdbceebcbbbdb9bcec)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591758231895 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591758231896 2020.06.10 00:03:51)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code d988d58b838e8cceded69a8389dedcdf8adfd8dedc)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000050 55 637           1591758231952 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591758231953 2020.06.10 00:03:51)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code 1848481f454f480b1a4a09421c1e1c1b1a1e191e4d)
	(_ent
		(_time 1591758227550)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
I 000053 55 1021          1591758606075 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591758606076 2020.06.10 00:10:06)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code 85d2878a85d3d990d28797dedc868483d18280828d)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591758606112 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591758606113 2020.06.10 00:10:06)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code a4f3a6f3a5f3a4b2f0a0b6fefca2a5a1f2a3a4a3a6)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591758606147 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591758606148 2020.06.10 00:10:06)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code c3949c96959594d4c4c7d19897c5c0c4c7c5cac595)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591758606196 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591758606197 2020.06.10 00:10:06)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code f2a4a4a2f3a4a6e4f0f7e2a8a0f5f2f4f1f5f2f4f1)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591758606241 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591758606242 2020.06.10 00:10:06)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 21742225767621372070677e742622277727752720)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591758606299 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591758606300 2020.06.10 00:10:06)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 60346960663462766864743a386666653666696664)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591758606330 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591758606331 2020.06.10 00:10:06)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code 7f2b767e7c2928687f7a6d242b797c787b79767929)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591758606340 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591758606341 2020.06.10 00:10:06)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code 8fdbdb81dcd88f9ad8819dd5db89888986888c888b)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591758606380 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591758606381 2020.06.10 00:10:06)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code aefbadf9f2f9fdb8fbffe8f4faa9a6a9aaa8aba8fb)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000067 55 6457          1591758606430 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591758606431 2020.06.10 00:10:06)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code dd89d48fdc8b8acadcdacf8689dbdedad9dbd4db8b)
	(_ent
		(_time 1591757847029)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ula0 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ula0)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~12 0 16(_array -1((_dto i 101 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~13 0 63(_array -1((_dto i 101 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591758606476 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591758606477 2020.06.10 00:10:06)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 0c590e0a575b511a0a5f18550b0a5f0a090a0a0b08)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_31_2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591758606502 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591758606503 2020.06.10 00:10:06)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code 2b7e292f2f7c2b3d2a7838712c2d7f2d2a2c282d7d)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591758606531 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591758606532 2020.06.10 00:10:06)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code 4a1f4e48481d1f5d4d4509101a4d4f4c194c4b4d4f)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000050 55 637           1591758606605 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591758606606 2020.06.10 00:10:06)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code 98cc9897c5cfc88b9aca89c29c9e9c9b9a9e999ecd)
	(_ent
		(_time 1591758227550)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
I 000053 55 1021          1591759388122 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591759388123 2020.06.10 00:23:08)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code 646b6565653238713366763f3d676562306361636c)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591759388160 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591759388161 2020.06.10 00:23:08)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 838c828d85d48395d78791d9db858286d584838481)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591759388195 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591759388196 2020.06.10 00:23:08)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code a2adfef5f5f4f5b5a5a6b0f9f6a4a1a5a6a4aba4f4)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591759388300 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591759388301 2020.06.10 00:23:08)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 101e4617134644061215004a421710161317101613)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591759388337 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591759388338 2020.06.10 00:23:08)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 2f217a2b2f782f392e7e69707a282c2979297b292e)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591759388392 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591759388393 2020.06.10 00:23:08)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 6d62326d3f396f7b65697937356b6b683b6b646b69)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591759388421 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591759388422 2020.06.10 00:23:08)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code 8d82d2838cdbda9a8d889fd6d98b8e8a898b848bdb)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591759388430 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591759388431 2020.06.10 00:23:08)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code 8d828f83dcda8d98da839fd7d98b8a8b848a8e8a89)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591759388465 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591759388466 2020.06.10 00:23:08)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code bcb2e9e8e6ebefaae9edfae6e8bbb4bbb8bab9bae9)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000067 55 6457          1591759388524 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591759388525 2020.06.10 00:23:08)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code eae5b5b9eebcbdfdebedf8b1beece9edeeece3ecbc)
	(_ent
		(_time 1591757847029)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ula0 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ula0)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~12 0 16(_array -1((_dto i 101 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~13 0 63(_array -1((_dto i 101 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591759388568 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591759388569 2020.06.10 00:23:08)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 194f1a1e184e440f1f4a0d401e1f4a1f1c1f1f1e1d)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_31_2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591759388625 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591759388626 2020.06.10 00:23:08)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code 580e5b5b060f584e590b4b025f5e0c5e595f5b5e0e)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591759388653 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591759388654 2020.06.10 00:23:08)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code 77217276232022607078342d277072712471767072)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000050 55 637           1591759388715 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591759388716 2020.06.10 00:23:08)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code b6e1b7e2e5e1e6a5b4e4a7ecb2b0b2b5b4b0b7b0e3)
	(_ent
		(_time 1591758227550)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
I 000053 55 1021          1591759396548 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591759396549 2020.06.10 00:23:16)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code 4a1e48491e1c165f1d48581113494b4c1e4d4f4d42)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591759396583 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591759396584 2020.06.10 00:23:16)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 693d6b69653e697f3d6d7b33316f686c3f6e696e6b)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591759396657 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591759396658 2020.06.10 00:23:16)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code b7e3e8e3e5e1e0a0b0b3a5ece3b1b4b0b3b1beb1e1)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591759396701 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591759396702 2020.06.10 00:23:16)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code e6b3b0b5e3b0b2f0e4e3f6bcb4e1e6e0e5e1e6e0e5)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591759396741 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591759396742 2020.06.10 00:23:16)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 05510603565205130454435a500206035303510304)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591759396811 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591759396812 2020.06.10 00:23:16)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 53065a50560751455b5747090b55555605555a5557)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591759396882 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591759396883 2020.06.10 00:23:16)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code 92c79b9dc5c4c585929780c9c694919596949b94c4)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591759396893 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591759396894 2020.06.10 00:23:16)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code a1f4f5f6a5f6a1b4f6afb3fbf5a7a6a7a8a6a2a6a5)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591759396926 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591759396927 2020.06.10 00:23:16)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code c195c294c99692d79490879b95c6c9c6c5c7c4c794)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000067 55 6457          1591759396975 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591759396976 2020.06.10 00:23:16)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code f0a5f9a0a5a6a7e7f1f7e2aba4f6f3f7f4f6f9f6a6)
	(_ent
		(_time 1591757847029)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ula0 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ula0)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~12 0 16(_array -1((_dto i 101 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~13 0 63(_array -1((_dto i 101 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591759397018 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591759397019 2020.06.10 00:23:17)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 1e4a1c1943494308184d0a4719184d181b1818191a)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_31_2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591759397045 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591759397046 2020.06.10 00:23:17)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code 3e6a3c3b3d693e283f6d2d6439386a383f393d3868)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591759397073 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591759397074 2020.06.10 00:23:17)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code 5d09595e5a0a084a5a521e070d5a585b0e5b5c5a58)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000050 55 637           1591759397159 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591759397160 2020.06.10 00:23:17)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code abfeabfcacfcfbb8a9f9baf1afadafa8a9adaaadfe)
	(_ent
		(_time 1591758227550)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
I 000053 55 1021          1591759472099 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591759472100 2020.06.10 00:24:32)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code 65363764653339703267773e3c666463316260626d)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591759472135 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591759472136 2020.06.10 00:24:32)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 93c0c19c95c49385c79781c9cb959296c594939491)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591759472169 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591759472170 2020.06.10 00:24:32)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code b3e0bce7e5e5e4a4b4b7a1e8e7b5b0b4b7b5bab5e5)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591759472205 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591759472206 2020.06.10 00:24:32)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code d280d480d38486c4d0d7c28880d5d2d4d1d5d2d4d1)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591759472240 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591759472241 2020.06.10 00:24:32)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code f1a3f4a1a6a6f1e7f0a0b7aea4f6f2f7a7f7a5f7f0)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591759472297 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591759472298 2020.06.10 00:24:32)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 30633e35366432263834246a683636356636393634)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591759472354 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591759472355 2020.06.10 00:24:32)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code 6e3d606e6e3839796e6b7c353a686d696a68676838)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591759472363 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591759472364 2020.06.10 00:24:32)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code 6e3d3d6e3e396e7b39607c343a68696867696d696a)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591759472396 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591759472397 2020.06.10 00:24:32)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 8ddf8983d0dade9bd8dccbd7d98a858a898b888bd8)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000067 55 6457          1591759472445 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591759472446 2020.06.10 00:24:32)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code bcefb2e8baeaebabbdbbaee7e8babfbbb8bab5baea)
	(_ent
		(_time 1591757847029)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ula0 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ula0)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~12 0 16(_array -1((_dto i 101 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~13 0 63(_array -1((_dto i 101 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591759472487 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591759472488 2020.06.10 00:24:32)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code ebb9efb8b1bcb6fdedb8ffb2ecedb8edeeededecef)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_31_2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591759472536 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591759472537 2020.06.10 00:24:32)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code 1a48111d1d4d1a0c1b4909401d1c4e1c1b1d191c4c)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591759472564 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591759472565 2020.06.10 00:24:32)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code 396b343c636e6c2e3e367a63693e3c3f6a3f383e3c)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000050 55 637           1591759472622 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591759472623 2020.06.10 00:24:32)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code 782b7179252f286b7a2a69227c7e7c7b7a7e797e2d)
	(_ent
		(_time 1591758227550)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
I 000058 55 3259          1591760570475 arch_memoria_dado
(_unit VHDL(memoria_dado 0 5(arch_memoria_dado 0 18))
	(_version ve4)
	(_time 1591760570476 2020.06.10 00:42:50)
	(_source(\../src/FemtoMIPS/MemoriaDado/memoria_dado.vhd\))
	(_parameters tan)
	(_code ecbbb0bfbabbecfab9ebfeb6b4eaede9baeae8eaed)
	(_ent
		(_time 1591760570464)
	)
	(_comp
		(and2
			(_object
				(_port(_int in1 -1 0 21(_ent (_in))))
				(_port(_int in2 -1 0 21(_ent (_in))))
				(_port(_int out1 -1 0 22(_ent (_out))))
			)
		)
		(cache_dados
			(_object
				(_port(_int endr 5 0 26(_ent (_in))))
				(_port(_int endw 5 0 26(_ent (_in))))
				(_port(_int dataw 5 0 26(_ent (_in))))
				(_port(_int memRead -1 0 27(_ent (_in))))
				(_port(_int memWrite -1 0 27(_ent (_in))))
				(_port(_int datao 5 0 28(_ent (_out))))
			)
		)
		(md_wb
			(_object
				(_port(_int cWBo 6 0 32(_ent (_in))))
				(_port(_int dmout 7 0 33(_ent (_in))))
				(_port(_int regout 7 0 33(_ent (_in))))
				(_port(_int endw 8 0 34(_ent (_in))))
				(_port(_int clkMD_WB -1 0 35(_ent (_in))))
				(_port(_int cWBo1 6 0 37(_ent (_out))))
				(_port(_int MD_WBo 9 0 38(_ent (_out))))
			)
		)
	)
	(_inst AND_2 0 44(_comp and2)
		(_port
			((in1)(cMDo(0)))
			((in2)(zero))
			((out1)(pcsrc))
		)
		(_use(_ent . and2)
		)
	)
	(_inst CACHED 0 45(_comp cache_dados)
		(_port
			((endr)(EX_MDo(d_63_32)))
			((endw)(EX_MDo(d_63_32)))
			((dataw)(EX_MDo(d_95_64)))
			((memRead)(cMDo(1)))
			((memWrite)(cMDo(2)))
			((datao)(sig_dmout))
		)
		(_use(_ent . cache_dados)
		)
	)
	(_inst MDWB 0 47(_comp md_wb)
		(_port
			((cWBo)(cWBo))
			((dmout)(sig_dmout))
			((regout)(EX_MDo(d_95_64)))
			((endw)(EX_MDo(d_100_96)))
			((clkMD_WB)(clkMD_WB))
			((cWBo1)(cWBo1))
			((MD_WBo)(MD_WBo))
		)
		(_use(_ent . md_wb)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 6(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 3 0 11(_ent(_out))))
		(_port(_int pcsrc -1 0 12(_ent(_out))))
		(_port(_int cWBo1 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 15(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 34(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 38(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dmout 10 0 41(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 3412          1591760642152 arch_memoria_dado
(_unit VHDL(memoria_dado 0 5(arch_memoria_dado 0 18))
	(_version ve4)
	(_time 1591760642153 2020.06.10 00:44:02)
	(_source(\../src/FemtoMIPS/MemoriaDado/memoria_dado.vhd\))
	(_parameters tan)
	(_code f3a6a7a3f5a4f3e5a6f6e1a9abf5f2f6a5f5f7f5f2)
	(_ent
		(_time 1591760570463)
	)
	(_comp
		(and2
			(_object
				(_port(_int in1 -1 0 21(_ent (_in))))
				(_port(_int in2 -1 0 21(_ent (_in))))
				(_port(_int out1 -1 0 22(_ent (_out))))
			)
		)
		(cache_dados
			(_object
				(_port(_int endr 5 0 26(_ent (_in))))
				(_port(_int endw 5 0 26(_ent (_in))))
				(_port(_int dataw 5 0 26(_ent (_in))))
				(_port(_int memRead -1 0 27(_ent (_in))))
				(_port(_int memWrite -1 0 27(_ent (_in))))
				(_port(_int datao 5 0 28(_ent (_out))))
			)
		)
		(md_wb
			(_object
				(_port(_int cWBo 6 0 32(_ent (_in))))
				(_port(_int dmout 7 0 33(_ent (_in))))
				(_port(_int regout 7 0 33(_ent (_in))))
				(_port(_int endw 8 0 34(_ent (_in))))
				(_port(_int clkMD_WB -1 0 35(_ent (_in))))
				(_port(_int cWBo1 6 0 37(_ent (_out))))
				(_port(_int MD_WBo 9 0 38(_ent (_out))))
			)
		)
	)
	(_inst AND_2 0 44(_comp and2)
		(_port
			((in1)(cMDo(0)))
			((in2)(zero))
			((out1)(pcsrc))
		)
		(_use(_ent . and2)
		)
	)
	(_inst CACHED 0 45(_comp cache_dados)
		(_port
			((endr)(EX_MDo(d_63_32)))
			((endw)(EX_MDo(d_63_32)))
			((dataw)(EX_MDo(d_95_64)))
			((memRead)(cMDo(1)))
			((memWrite)(cMDo(2)))
			((datao)(sig_dmout))
		)
		(_use(_ent . cache_dados)
		)
	)
	(_inst MDWB 0 47(_comp md_wb)
		(_port
			((cWBo)(cWBo))
			((dmout)(sig_dmout))
			((regout)(EX_MDo(d_95_64)))
			((endw)(EX_MDo(d_100_96)))
			((clkMD_WB)(clkMD_WB))
			((cWBo1)(cWBo1))
			((MD_WBo)(MD_WBo))
		)
		(_use(_ent . md_wb)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 6(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 3 0 11(_ent(_out))))
		(_port(_int pcsrc -1 0 12(_ent(_out))))
		(_port(_int cWBo1 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 15(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 34(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 38(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dmout 10 0 41(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((npcj)(EX_MDo(d_31_0))))(_trgt(5))(_sens(0(d_31_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_memoria_dado 1 -1)
)
I 000053 55 1021          1591760702677 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591760702678 2020.06.10 00:45:02)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code 5700575555010b420055450c0e545651035052505f)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591760702713 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591760702714 2020.06.10 00:45:02)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 76217677752176602272642c2e7077732071767174)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591760702748 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591760702749 2020.06.10 00:45:02)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code a5f2f8f2f5f3f2b2a2a1b7fef1a3a6a2a1a3aca3f3)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591760702828 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591760702829 2020.06.10 00:45:02)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code f3a5a7a3f3a5a7e5f1f6e3a9a1f4f3f5f0f4f3f5f0)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591760702870 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591760702871 2020.06.10 00:45:02)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 22747426767522342373647d772521247424762423)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591760702991 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591760702992 2020.06.10 00:45:02)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 8fd8d381dfdb8d99878b9bd5d789898ad98986898b)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591760703028 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591760703029 2020.06.10 00:45:03)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code bee9e2eabee8e9a9bebbace5eab8bdb9bab8b7b8e8)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591760703038 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591760703039 2020.06.10 00:45:03)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code bee9bfeaeee9beabe9b0ace4eab8b9b8b7b9bdb9ba)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591760703108 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591760703109 2020.06.10 00:45:03)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 0c5a590a565b5f1a595d4a56580b040b080a090a59)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000067 55 6457          1591760703168 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591760703169 2020.06.10 00:45:03)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code 4b1c14494c1d1c5c4a4c59101f4d484c4f4d424d1d)
	(_ent
		(_time 1591757847029)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ula0 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ula0)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~12 0 16(_array -1((_dto i 101 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~13 0 63(_array -1((_dto i 101 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591760703212 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591760703213 2020.06.10 00:45:03)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 6a3c3f6a333d377c6c397e336d6c396c6f6c6c6d6e)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_31_2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591760703268 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591760703269 2020.06.10 00:45:03)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code a8fefdfff6ffa8bea9fbbbf2afaefcaea9afabaefe)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591760703313 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591760703314 2020.06.10 00:45:03)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code d7818485838082c0d0d8948d87d0d2d184d1d6d0d2)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000058 55 3412          1591760703388 arch_memoria_dado
(_unit VHDL(memoria_dado 0 5(arch_memoria_dado 0 18))
	(_version ve4)
	(_time 1591760703389 2020.06.10 00:45:03)
	(_source(\../src/FemtoMIPS/MemoriaDado/memoria_dado.vhd\))
	(_parameters tan)
	(_code 25717121257225337020377f7d2324207323212324)
	(_ent
		(_time 1591760570463)
	)
	(_comp
		(and2
			(_object
				(_port(_int in1 -1 0 21(_ent (_in))))
				(_port(_int in2 -1 0 21(_ent (_in))))
				(_port(_int out1 -1 0 22(_ent (_out))))
			)
		)
		(cache_dados
			(_object
				(_port(_int endr 5 0 26(_ent (_in))))
				(_port(_int endw 5 0 26(_ent (_in))))
				(_port(_int dataw 5 0 26(_ent (_in))))
				(_port(_int memRead -1 0 27(_ent (_in))))
				(_port(_int memWrite -1 0 27(_ent (_in))))
				(_port(_int datao 5 0 28(_ent (_out))))
			)
		)
		(md_wb
			(_object
				(_port(_int cWBo 6 0 32(_ent (_in))))
				(_port(_int dmout 7 0 33(_ent (_in))))
				(_port(_int regout 7 0 33(_ent (_in))))
				(_port(_int endw 8 0 34(_ent (_in))))
				(_port(_int clkMD_WB -1 0 35(_ent (_in))))
				(_port(_int cWBo1 6 0 37(_ent (_out))))
				(_port(_int MD_WBo 9 0 38(_ent (_out))))
			)
		)
	)
	(_inst AND_2 0 44(_comp and2)
		(_port
			((in1)(cMDo(0)))
			((in2)(zero))
			((out1)(pcsrc))
		)
		(_use(_ent . and2)
		)
	)
	(_inst CACHED 0 45(_comp cache_dados)
		(_port
			((endr)(EX_MDo(d_63_32)))
			((endw)(EX_MDo(d_63_32)))
			((dataw)(EX_MDo(d_95_64)))
			((memRead)(cMDo(1)))
			((memWrite)(cMDo(2)))
			((datao)(sig_dmout))
		)
		(_use(_ent . cache_dados)
		)
	)
	(_inst MDWB 0 47(_comp md_wb)
		(_port
			((cWBo)(cWBo))
			((dmout)(sig_dmout))
			((regout)(EX_MDo(d_95_64)))
			((endw)(EX_MDo(d_100_96)))
			((clkMD_WB)(clkMD_WB))
			((cWBo1)(cWBo1))
			((MD_WBo)(MD_WBo))
		)
		(_use(_ent . md_wb)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 6(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 3 0 11(_ent(_out))))
		(_port(_int pcsrc -1 0 12(_ent(_out))))
		(_port(_int cWBo1 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 15(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 34(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 38(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dmout 10 0 41(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((npcj)(EX_MDo(d_31_0))))(_trgt(5))(_sens(0(d_31_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_memoria_dado 1 -1)
)
I 000050 55 637           1591760703441 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591760703442 2020.06.10 00:45:03)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code 54005557050304475606450e505250575652555201)
	(_ent
		(_time 1591758227550)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
I 000053 55 1021          1591760710515 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591760710516 2020.06.10 00:45:10)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code faaffcabaeaca6efadf8e8a1a3f9fbfcaefdfffdf2)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591760710548 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591760710549 2020.06.10 00:45:10)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 1a4f1d1d4e4d1a0c4e1e0840421c1b1f4c1d1a1d18)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591760710580 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591760710581 2020.06.10 00:45:10)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 396c633c656f6e2e3e3d2b626d3f3a3e3d3f303f6f)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591760710673 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591760710674 2020.06.10 00:45:10)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 97c3c49893c1c381959287cdc59097919490979194)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591760710718 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591760710719 2020.06.10 00:45:10)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code c69296939691c6d0c797809993c1c5c090c092c0c7)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591760710770 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591760710771 2020.06.10 00:45:10)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code f4a1aea4f6a0f6e2fcf0e0aeacf2f2f1a2f2fdf2f0)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591760710799 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591760710800 2020.06.10 00:45:10)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code 14414913454243031411064f4012171310121d1242)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591760710808 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591760710809 2020.06.10 00:45:10)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code 2376232725742336742d3179772524252a24202427)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591760710842 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591760710843 2020.06.10 00:45:10)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 43171441491410551612051917444b444745464516)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000067 55 6457          1591760710889 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591760710890 2020.06.10 00:45:10)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code 71242c70252726667076632a257772767577787727)
	(_ent
		(_time 1591757847029)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ula0 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ula0)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~12 0 16(_array -1((_dto i 101 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~13 0 63(_array -1((_dto i 101 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591760710932 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591760710933 2020.06.10 00:45:10)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code a0f4f7f7a8f7fdb6a6f3b4f9a7a6f3a6a5a6a6a7a4)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_31_2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591760710959 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591760710960 2020.06.10 00:45:10)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code b0e4e7e4e6e7b0a6b1e3a3eab7b6e4b6b1b7b3b6e6)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591760710986 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591760710987 2020.06.10 00:45:10)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code cf9b9e9aca989ad8c8c08c959fc8cac99cc9cec8ca)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000058 55 3412          1591760711042 arch_memoria_dado
(_unit VHDL(memoria_dado 0 5(arch_memoria_dado 0 18))
	(_version ve4)
	(_time 1591760711043 2020.06.10 00:45:11)
	(_source(\../src/FemtoMIPS/MemoriaDado/memoria_dado.vhd\))
	(_parameters tan)
	(_code 0e5b0f085e590e185b0b1c5456080f0b58080a080f)
	(_ent
		(_time 1591760570463)
	)
	(_comp
		(and2
			(_object
				(_port(_int in1 -1 0 21(_ent (_in))))
				(_port(_int in2 -1 0 21(_ent (_in))))
				(_port(_int out1 -1 0 22(_ent (_out))))
			)
		)
		(cache_dados
			(_object
				(_port(_int endr 5 0 26(_ent (_in))))
				(_port(_int endw 5 0 26(_ent (_in))))
				(_port(_int dataw 5 0 26(_ent (_in))))
				(_port(_int memRead -1 0 27(_ent (_in))))
				(_port(_int memWrite -1 0 27(_ent (_in))))
				(_port(_int datao 5 0 28(_ent (_out))))
			)
		)
		(md_wb
			(_object
				(_port(_int cWBo 6 0 32(_ent (_in))))
				(_port(_int dmout 7 0 33(_ent (_in))))
				(_port(_int regout 7 0 33(_ent (_in))))
				(_port(_int endw 8 0 34(_ent (_in))))
				(_port(_int clkMD_WB -1 0 35(_ent (_in))))
				(_port(_int cWBo1 6 0 37(_ent (_out))))
				(_port(_int MD_WBo 9 0 38(_ent (_out))))
			)
		)
	)
	(_inst AND_2 0 44(_comp and2)
		(_port
			((in1)(cMDo(0)))
			((in2)(zero))
			((out1)(pcsrc))
		)
		(_use(_ent . and2)
		)
	)
	(_inst CACHED 0 45(_comp cache_dados)
		(_port
			((endr)(EX_MDo(d_63_32)))
			((endw)(EX_MDo(d_63_32)))
			((dataw)(EX_MDo(d_95_64)))
			((memRead)(cMDo(1)))
			((memWrite)(cMDo(2)))
			((datao)(sig_dmout))
		)
		(_use(_ent . cache_dados)
		)
	)
	(_inst MDWB 0 47(_comp md_wb)
		(_port
			((cWBo)(cWBo))
			((dmout)(sig_dmout))
			((regout)(EX_MDo(d_95_64)))
			((endw)(EX_MDo(d_100_96)))
			((clkMD_WB)(clkMD_WB))
			((cWBo1)(cWBo1))
			((MD_WBo)(MD_WBo))
		)
		(_use(_ent . md_wb)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 6(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 3 0 11(_ent(_out))))
		(_port(_int pcsrc -1 0 12(_ent(_out))))
		(_port(_int cWBo1 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 15(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 34(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 38(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dmout 10 0 41(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((npcj)(EX_MDo(d_31_0))))(_trgt(5))(_sens(0(d_31_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_memoria_dado 1 -1)
)
I 000050 55 637           1591760711081 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591760711082 2020.06.10 00:45:11)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code 2d7879292c7a7d3e2f7f3c77292b292e2f2b2c2b78)
	(_ent
		(_time 1591758227550)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
I 000053 55 1021          1591760813807 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591760813808 2020.06.10 00:46:53)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code 7b78797b2c2d276e2c79692022787a7d2f7c7e7c73)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591760813853 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591760813854 2020.06.10 00:46:53)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 9b989994cccc9b8dcf9f89c1c39d9a9ecd9c9b9c99)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591760813885 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591760813886 2020.06.10 00:46:53)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code c9ca969c959f9edececddb929dcfcacecdcfc0cf9f)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591760813924 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591760813925 2020.06.10 00:46:53)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code e9ebbfbae3bfbdffebecf9b3bbeee9efeaeee9efea)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591760813978 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591760813979 2020.06.10 00:46:53)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 18191b1f464f180e19495e474d1f1b1e4e1e4c1e19)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591760814025 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591760814026 2020.06.10 00:46:54)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 46464f44461244504e42521c1e40404310404f4042)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591760814053 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591760814054 2020.06.10 00:46:54)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code 66666f66353031716663743d3260656162606f6030)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591760814062 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591760814063 2020.06.10 00:46:54)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code 7575217475227560227b672f217372737c72767271)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591760814096 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591760814097 2020.06.10 00:46:54)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 9594969a99c2c683c0c4d3cfc1929d9291939093c0)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000067 55 6457          1591760814170 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591760814171 2020.06.10 00:46:54)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code e3e3eab0b5b5b4f4e2e4f1b8b7e5e0e4e7e5eae5b5)
	(_ent
		(_time 1591757847029)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ula0 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ula0)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~12 0 16(_array -1((_dto i 101 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~13 0 63(_array -1((_dto i 101 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591760814217 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591760814218 2020.06.10 00:46:54)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 1213101518454f041441064b151441141714141516)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_31_2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591760814252 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591760814253 2020.06.10 00:46:54)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code 31303334666631273062226b363765373036323767)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591760814287 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591760814288 2020.06.10 00:46:54)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code 5051545303070547575f130a005755560356515755)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000058 55 3412          1591760814354 arch_memoria_dado
(_unit VHDL(memoria_dado 0 5(arch_memoria_dado 0 18))
	(_version ve4)
	(_time 1591760814355 2020.06.10 00:46:54)
	(_source(\../src/FemtoMIPS/MemoriaDado/memoria_dado.vhd\))
	(_parameters tan)
	(_code 9e9ecb91cec99e88cb9b8cc4c6989f9bc8989a989f)
	(_ent
		(_time 1591760570463)
	)
	(_comp
		(and2
			(_object
				(_port(_int in1 -1 0 21(_ent (_in))))
				(_port(_int in2 -1 0 21(_ent (_in))))
				(_port(_int out1 -1 0 22(_ent (_out))))
			)
		)
		(cache_dados
			(_object
				(_port(_int endr 5 0 26(_ent (_in))))
				(_port(_int endw 5 0 26(_ent (_in))))
				(_port(_int dataw 5 0 26(_ent (_in))))
				(_port(_int memRead -1 0 27(_ent (_in))))
				(_port(_int memWrite -1 0 27(_ent (_in))))
				(_port(_int datao 5 0 28(_ent (_out))))
			)
		)
		(md_wb
			(_object
				(_port(_int cWBo 6 0 32(_ent (_in))))
				(_port(_int dmout 7 0 33(_ent (_in))))
				(_port(_int regout 7 0 33(_ent (_in))))
				(_port(_int endw 8 0 34(_ent (_in))))
				(_port(_int clkMD_WB -1 0 35(_ent (_in))))
				(_port(_int cWBo1 6 0 37(_ent (_out))))
				(_port(_int MD_WBo 9 0 38(_ent (_out))))
			)
		)
	)
	(_inst AND_2 0 44(_comp and2)
		(_port
			((in1)(cMDo(0)))
			((in2)(zero))
			((out1)(pcsrc))
		)
		(_use(_ent . and2)
		)
	)
	(_inst CACHED 0 45(_comp cache_dados)
		(_port
			((endr)(EX_MDo(d_63_32)))
			((endw)(EX_MDo(d_63_32)))
			((dataw)(EX_MDo(d_95_64)))
			((memRead)(cMDo(1)))
			((memWrite)(cMDo(2)))
			((datao)(sig_dmout))
		)
		(_use(_ent . cache_dados)
		)
	)
	(_inst MDWB 0 47(_comp md_wb)
		(_port
			((cWBo)(cWBo))
			((dmout)(sig_dmout))
			((regout)(EX_MDo(d_95_64)))
			((endw)(EX_MDo(d_100_96)))
			((clkMD_WB)(clkMD_WB))
			((cWBo1)(cWBo1))
			((MD_WBo)(MD_WBo))
		)
		(_use(_ent . md_wb)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 6(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 3 0 11(_ent(_out))))
		(_port(_int pcsrc -1 0 12(_ent(_out))))
		(_port(_int cWBo1 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 15(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 34(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 38(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dmout 10 0 41(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((npcj)(EX_MDo(d_31_0))))(_trgt(5))(_sens(0(d_31_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_memoria_dado 1 -1)
)
I 000050 55 637           1591760814391 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591760814392 2020.06.10 00:46:54)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code bdbdbde9bceaedaebfeface7b9bbb9bebfbbbcbbe8)
	(_ent
		(_time 1591758227550)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
I 000053 55 1021          1591761189619 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591761189620 2020.06.10 00:53:09)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code 8087868f85d6dc95d78292dbd9838186d487858788)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591761189655 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591761189656 2020.06.10 00:53:09)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 9f989990ccc89f89cb9b8dc5c7999e9ac9989f989d)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591761189689 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591761189690 2020.06.10 00:53:09)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code beb9e5eabee8e9a9b9baace5eab8bdb9bab8b7b8e8)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591761189725 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591761189726 2020.06.10 00:53:09)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code ded88c8c88888ac8dcdbce848cd9ded8ddd9ded8dd)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591761189769 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591761189770 2020.06.10 00:53:09)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 0c0a5c0a095b0c1a0d5d4a53590b0f0a5a0a580a0d)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591761189826 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591761189827 2020.06.10 00:53:09)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 4b4c11491f1f495d434f5f11134d4d4e1d4d424d4f)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591761189853 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591761189854 2020.06.10 00:53:09)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code 5b5c01585c0d0c4c5b5e49000f5d585c5f5d525d0d)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591761189862 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591761189863 2020.06.10 00:53:09)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code 6a6d6d6a3e3d6a7f3d6478303e6c6d6c636d696d6e)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591761189894 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591761189895 2020.06.10 00:53:09)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 898fd98789deda9fdcd8cfd3dd8e818e8d8f8c8fdc)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000067 55 6457          1591761189944 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591761189945 2020.06.10 00:53:09)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code b8bfe2ece5eeefafb9bfaae3ecbebbbfbcbeb1beee)
	(_ent
		(_time 1591757847029)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ula0 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ula0)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~12 0 16(_array -1((_dto i 101 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~13 0 63(_array -1((_dto i 101 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591761190023 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591761190024 2020.06.10 00:53:10)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 0600510008515b100055125f010055000300000102)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_31_2))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591761190052 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591761190053 2020.06.10 00:53:10)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code 26207122767126302775357c212072202721252070)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591761190080 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591761190081 2020.06.10 00:53:10)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code 4543144713121052424a061f154240431643444240)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000058 55 3412          1591761190136 arch_memoria_dado
(_unit VHDL(memoria_dado 0 5(arch_memoria_dado 0 18))
	(_version ve4)
	(_time 1591761190137 2020.06.10 00:53:10)
	(_source(\../src/FemtoMIPS/MemoriaDado/memoria_dado.vhd\))
	(_parameters tan)
	(_code 8384838d85d48395d68691d9db858286d585878582)
	(_ent
		(_time 1591760570463)
	)
	(_comp
		(and2
			(_object
				(_port(_int in1 -1 0 21(_ent (_in))))
				(_port(_int in2 -1 0 21(_ent (_in))))
				(_port(_int out1 -1 0 22(_ent (_out))))
			)
		)
		(cache_dados
			(_object
				(_port(_int endr 5 0 26(_ent (_in))))
				(_port(_int endw 5 0 26(_ent (_in))))
				(_port(_int dataw 5 0 26(_ent (_in))))
				(_port(_int memRead -1 0 27(_ent (_in))))
				(_port(_int memWrite -1 0 27(_ent (_in))))
				(_port(_int datao 5 0 28(_ent (_out))))
			)
		)
		(md_wb
			(_object
				(_port(_int cWBo 6 0 32(_ent (_in))))
				(_port(_int dmout 7 0 33(_ent (_in))))
				(_port(_int regout 7 0 33(_ent (_in))))
				(_port(_int endw 8 0 34(_ent (_in))))
				(_port(_int clkMD_WB -1 0 35(_ent (_in))))
				(_port(_int cWBo1 6 0 37(_ent (_out))))
				(_port(_int MD_WBo 9 0 38(_ent (_out))))
			)
		)
	)
	(_inst AND_2 0 44(_comp and2)
		(_port
			((in1)(cMDo(0)))
			((in2)(zero))
			((out1)(pcsrc))
		)
		(_use(_ent . and2)
		)
	)
	(_inst CACHED 0 45(_comp cache_dados)
		(_port
			((endr)(EX_MDo(d_63_32)))
			((endw)(EX_MDo(d_63_32)))
			((dataw)(EX_MDo(d_95_64)))
			((memRead)(cMDo(1)))
			((memWrite)(cMDo(2)))
			((datao)(sig_dmout))
		)
		(_use(_ent . cache_dados)
		)
	)
	(_inst MDWB 0 47(_comp md_wb)
		(_port
			((cWBo)(cWBo))
			((dmout)(sig_dmout))
			((regout)(EX_MDo(d_95_64)))
			((endw)(EX_MDo(d_100_96)))
			((clkMD_WB)(clkMD_WB))
			((cWBo1)(cWBo1))
			((MD_WBo)(MD_WBo))
		)
		(_use(_ent . md_wb)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 6(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 3 0 11(_ent(_out))))
		(_port(_int pcsrc -1 0 12(_ent(_out))))
		(_port(_int cWBo1 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 15(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 34(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 38(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dmout 10 0 41(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((npcj)(EX_MDo(d_31_0))))(_trgt(5))(_sens(0(d_31_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_memoria_dado 1 -1)
)
I 000050 55 637           1591761190170 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591761190171 2020.06.10 00:53:10)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code a3a4f6f4f5f4f3b0a1f1b2f9a7a5a7a0a1a5a2a5f6)
	(_ent
		(_time 1591758227550)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
I 000058 55 749           1591784963954 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591784963955 2020.06.10 07:29:23)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code ebefe1b8b1bcb6fdedb8ffb2ecedb8edeeededecef)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000058 55 749           1591784970086 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591784970087 2020.06.10 07:29:30)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code e8eaeabbe8bfb5feeebbfcb1efeebbeeedeeeeefec)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_28_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000058 55 749           1591784983279 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591784983280 2020.06.10 07:29:43)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 6b646d6b313c367d6d387f326c6d386d6e6d6d6c6f)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000053 55 1021          1591785044937 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591785044938 2020.06.10 07:30:44)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code 5352015155050f46045141080a505255075456545b)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591785045065 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591785045066 2020.06.10 07:30:45)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code c0c19295c597c0d694c4d29a98c6c1c596c7c0c7c2)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591785045770 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591785045771 2020.06.10 07:30:45)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 8081808ed5d6d797878492dbd486838784868986d6)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591785045838 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591785045839 2020.06.10 07:30:45)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code cecec79b98989ad8cccbde949cc9cec8cdc9cec8cd)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591785045953 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591785045954 2020.06.10 07:30:45)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 3b3b693e3f6c3b2d3a6a7d646e3c383d6d3d6f3d3a)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591785046037 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591785046038 2020.06.10 07:30:46)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 9998c19696cd9b8f919d8dc3c19f9f9ccf9f909f9d)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591785046153 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591785046154 2020.06.10 07:30:46)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code 06075d00555051110603145d5200050102000f0050)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591785046184 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591785046185 2020.06.10 07:30:46)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code 2524232125722530722b377f712322232c22262221)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(7)(0))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591785046357 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591785046358 2020.06.10 07:30:46)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code d1d18083d98682c78480978b85d6d9d6d5d7d4d784)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000067 55 6457          1591785046460 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591785046461 2020.06.10 07:30:46)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code 3f3e653a3c6968283e382d646b393c383b39363969)
	(_ent
		(_time 1591757847029)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ula0 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ula0)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~12 0 16(_array -1((_dto i 101 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~13 0 63(_array -1((_dto i 101 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591785046578 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591785046579 2020.06.10 07:30:46)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code acacfcfbf7fbf1baaaffb8f5abaaffaaa9aaaaaba8)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591785046626 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591785046627 2020.06.10 07:30:46)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code ebebbbb8efbcebfdeab8f8b1ecedbfedeaece8edbd)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591785046697 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591785046698 2020.06.10 07:30:46)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code 2929782d737e7c3e2e266a73792e2c2f7a2f282e2c)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(5)(0)(1)(2)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000058 55 3412          1591785046816 arch_memoria_dado
(_unit VHDL(memoria_dado 0 5(arch_memoria_dado 0 18))
	(_version ve4)
	(_time 1591785046817 2020.06.10 07:30:46)
	(_source(\../src/FemtoMIPS/MemoriaDado/memoria_dado.vhd\))
	(_parameters tan)
	(_code 9697969995c19680c39384ccce909793c090929097)
	(_ent
		(_time 1591760570463)
	)
	(_comp
		(and2
			(_object
				(_port(_int in1 -1 0 21(_ent (_in))))
				(_port(_int in2 -1 0 21(_ent (_in))))
				(_port(_int out1 -1 0 22(_ent (_out))))
			)
		)
		(cache_dados
			(_object
				(_port(_int endr 5 0 26(_ent (_in))))
				(_port(_int endw 5 0 26(_ent (_in))))
				(_port(_int dataw 5 0 26(_ent (_in))))
				(_port(_int memRead -1 0 27(_ent (_in))))
				(_port(_int memWrite -1 0 27(_ent (_in))))
				(_port(_int datao 5 0 28(_ent (_out))))
			)
		)
		(md_wb
			(_object
				(_port(_int cWBo 6 0 32(_ent (_in))))
				(_port(_int dmout 7 0 33(_ent (_in))))
				(_port(_int regout 7 0 33(_ent (_in))))
				(_port(_int endw 8 0 34(_ent (_in))))
				(_port(_int clkMD_WB -1 0 35(_ent (_in))))
				(_port(_int cWBo1 6 0 37(_ent (_out))))
				(_port(_int MD_WBo 9 0 38(_ent (_out))))
			)
		)
	)
	(_inst AND_2 0 44(_comp and2)
		(_port
			((in1)(cMDo(0)))
			((in2)(zero))
			((out1)(pcsrc))
		)
		(_use(_ent . and2)
		)
	)
	(_inst CACHED 0 45(_comp cache_dados)
		(_port
			((endr)(EX_MDo(d_63_32)))
			((endw)(EX_MDo(d_63_32)))
			((dataw)(EX_MDo(d_95_64)))
			((memRead)(cMDo(1)))
			((memWrite)(cMDo(2)))
			((datao)(sig_dmout))
		)
		(_use(_ent . cache_dados)
		)
	)
	(_inst MDWB 0 47(_comp md_wb)
		(_port
			((cWBo)(cWBo))
			((dmout)(sig_dmout))
			((regout)(EX_MDo(d_95_64)))
			((endw)(EX_MDo(d_100_96)))
			((clkMD_WB)(clkMD_WB))
			((cWBo1)(cWBo1))
			((MD_WBo)(MD_WBo))
		)
		(_use(_ent . md_wb)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 6(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 3 0 11(_ent(_out))))
		(_port(_int pcsrc -1 0 12(_ent(_out))))
		(_port(_int cWBo1 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 15(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 34(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 38(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dmout 10 0 41(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((npcj)(EX_MDo(d_31_0))))(_trgt(5))(_sens(0(d_31_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_memoria_dado 1 -1)
)
I 000050 55 637           1591785046916 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591785046917 2020.06.10 07:30:46)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code 04055002555354170656155e000200070602050251)
	(_ent
		(_time 1591758227550)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
I 000058 55 2365          1591785836652 arch_memoria_dado
(_unit VHDL(memoria_dado 0 5(arch_memoria_dado 1 14))
	(_version ve4)
	(_time 1591785836653 2020.06.10 07:43:56)
	(_source(\../src/FemtoMIPS/MemoriaDado/memoria_dado.vhd\(\../src/FemtoMIPS/WriteBack/write_back.vhd\)))
	(_parameters tan)
	(_code eae4efb9bebdeafcbeecf8b0b2ecebefbceceeeceb)
	(_ent
		(_time 1591760570463)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 1 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 1 18(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 6 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 1 18(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 7 1 18(_ent (_in))))
				(_port(_int sel -1 1 19(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 1 20(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 8 1 20(_ent (_out))))
			)
		)
	)
	(_inst MUX 1 26(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(MD_WBo(d_31_0)))
			((in2)(MD_WBo(d_63_32)))
			((sel)(cWBo(0)))
			((out1)(sig_dataw))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 6(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 3 0 11(_ent(_out))))
		(_port(_int pcsrc -1 0 12(_ent(_out))))
		(_port(_int cWBo1 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 15(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 23(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dataw 5 1 23(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_memoria_dado 3 -1)
)
I 000058 55 2365          1591785919096 arch_memoria_dado
(_unit VHDL(memoria_dado 0 5(arch_memoria_dado 1 14))
	(_version ve4)
	(_time 1591785919097 2020.06.10 07:45:19)
	(_source(\../src/FemtoMIPS/MemoriaDado/memoria_dado.vhd\(\../src/FemtoMIPS/WriteBack/write_back.vhd\)))
	(_parameters tan)
	(_code f0a5f7a0f5a7f0e6a4f6e2aaa8f6f1f5a6f6f4f6f1)
	(_ent
		(_time 1591760570463)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 1 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 1 18(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 6 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 1 18(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 7 1 18(_ent (_in))))
				(_port(_int sel -1 1 19(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 1 20(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 8 1 20(_ent (_out))))
			)
		)
	)
	(_inst MUX 1 26(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(MD_WBo(d_31_0)))
			((in2)(MD_WBo(d_63_32)))
			((sel)(cWBo(0)))
			((out1)(sig_dataw))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 6(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 3 0 11(_ent(_out))))
		(_port(_int pcsrc -1 0 12(_ent(_out))))
		(_port(_int cWBo1 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 15(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 23(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dataw 5 1 23(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_memoria_dado 3 -1)
)
I 000053 55 1021          1591786041714 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591786041715 2020.06.10 07:47:21)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code f1a6f7a0f5a7ade4a6f3e3aaa8f2f0f7a5f6f4f6f9)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591786041790 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591786041791 2020.06.10 07:47:21)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 3f68383a6c683f296b3b2d6567393e3a69383f383d)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591786041901 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591786041902 2020.06.10 07:47:21)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code acfbf6fbaafafbbbaba8bef7f8aaafaba8aaa5aafa)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591786042076 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591786042077 2020.06.10 07:47:22)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 580e0c5b530e0c4e5a5d48020a5f585e5b5f585e5b)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591786042189 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591786042190 2020.06.10 07:47:22)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code c59392909692c5d3c494839a90c2c6c393c391c3c4)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591786042281 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591786042282 2020.06.10 07:47:22)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 23747f27267721352b2737797b25252675252a2527)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591786042348 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591786042349 2020.06.10 07:47:22)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code 62353e6235343575626770393664616566646b6434)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591786042384 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591786042385 2020.06.10 07:47:22)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code 91c6909e95c69184c69f83cbc59796979896929695)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591786042552 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591786042553 2020.06.10 07:47:22)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 3c6a6939666b6f2a696d7a66683b343b383a393a69)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000067 55 6457          1591786042968 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591786042969 2020.06.10 07:47:22)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code d387da81858584c4d2d4c18887d5d0d4d7d5dad585)
	(_ent
		(_time 1591757847029)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ula0 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ula0)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~12 0 16(_array -1((_dto i 101 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~13 0 63(_array -1((_dto i 101 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591786043079 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591786043080 2020.06.10 07:47:23)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 4015424248171d5646135419474613464546464744)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591786043147 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591786043148 2020.06.10 07:47:23)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code 8edb8c808dd98e988fdd9dd48988da888f898d88d8)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591786043243 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591786043244 2020.06.10 07:47:23)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code ecb9e8bfecbbb9fbebe3afb6bcebe9eabfeaedebe9)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000058 55 3412          1591786043360 arch_memoria_dado
(_unit VHDL(memoria_dado 0 5(arch_memoria_dado 0 18))
	(_version ve4)
	(_time 1591786043361 2020.06.10 07:47:23)
	(_source(\../src/FemtoMIPS/MemoriaDado/memoria_dado.vhd\))
	(_parameters tan)
	(_code 693d3f69653e697f3c6c7b33316f686c3f6f6d6f68)
	(_ent
		(_time 1591760570463)
	)
	(_comp
		(and2
			(_object
				(_port(_int in1 -1 0 21(_ent (_in))))
				(_port(_int in2 -1 0 21(_ent (_in))))
				(_port(_int out1 -1 0 22(_ent (_out))))
			)
		)
		(cache_dados
			(_object
				(_port(_int endr 5 0 26(_ent (_in))))
				(_port(_int endw 5 0 26(_ent (_in))))
				(_port(_int dataw 5 0 26(_ent (_in))))
				(_port(_int memRead -1 0 27(_ent (_in))))
				(_port(_int memWrite -1 0 27(_ent (_in))))
				(_port(_int datao 5 0 28(_ent (_out))))
			)
		)
		(md_wb
			(_object
				(_port(_int cWBo 6 0 32(_ent (_in))))
				(_port(_int dmout 7 0 33(_ent (_in))))
				(_port(_int regout 7 0 33(_ent (_in))))
				(_port(_int endw 8 0 34(_ent (_in))))
				(_port(_int clkMD_WB -1 0 35(_ent (_in))))
				(_port(_int cWBo1 6 0 37(_ent (_out))))
				(_port(_int MD_WBo 9 0 38(_ent (_out))))
			)
		)
	)
	(_inst AND_2 0 44(_comp and2)
		(_port
			((in1)(cMDo(0)))
			((in2)(zero))
			((out1)(pcsrc))
		)
		(_use(_ent . and2)
		)
	)
	(_inst CACHED 0 45(_comp cache_dados)
		(_port
			((endr)(EX_MDo(d_63_32)))
			((endw)(EX_MDo(d_63_32)))
			((dataw)(EX_MDo(d_95_64)))
			((memRead)(cMDo(1)))
			((memWrite)(cMDo(2)))
			((datao)(sig_dmout))
		)
		(_use(_ent . cache_dados)
		)
	)
	(_inst MDWB 0 47(_comp md_wb)
		(_port
			((cWBo)(cWBo))
			((dmout)(sig_dmout))
			((regout)(EX_MDo(d_95_64)))
			((endw)(EX_MDo(d_100_96)))
			((clkMD_WB)(clkMD_WB))
			((cWBo1)(cWBo1))
			((MD_WBo)(MD_WBo))
		)
		(_use(_ent . md_wb)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 6(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 3 0 11(_ent(_out))))
		(_port(_int pcsrc -1 0 12(_ent(_out))))
		(_port(_int cWBo1 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 15(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 34(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 38(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dmout 10 0 41(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((npcj)(EX_MDo(d_31_0))))(_trgt(5))(_sens(0(d_31_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_memoria_dado 1 -1)
)
I 000050 55 637           1591786043428 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591786043429 2020.06.10 07:47:23)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code a7f3a4f0f5f0f7b4a5f5b6fda3a1a3a4a5a1a6a1f2)
	(_ent
		(_time 1591758227550)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
I 000056 55 2407          1591786151015 arch_write_back
(_unit VHDL(write_back 0 5(arch_write_back 0 14))
	(_version ve4)
	(_time 1591786151016 2020.06.10 07:49:11)
	(_source(\../src/FemtoMIPS/WriteBack/write_back.vhd\))
	(_parameters tan)
	(_code e2e0e3b0e2b5bff5e7b2f7bbe5e4e0e4e3e4e1e4b0)
	(_ent
		(_time 1591785556699)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 18(_array -1((_dto c 3 i 0)))))
				(_port(_int in1 5 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 18(_array -1((_dto c 4 i 0)))))
				(_port(_int in2 6 0 18(_ent (_in))))
				(_port(_int sel -1 0 19(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 20(_array -1((_dto c 5 i 0)))))
				(_port(_int out1 7 0 20(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 26(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(MD_WBo(d_31_0)))
			((in2)(MD_WBo(d_63_32)))
			((sel)(cWBo(0)))
			((out1)(sig_dataw))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 6(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dataw 4 0 23(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((regWrite)(cWBo(1))))(_simpleassign BUF)(_trgt(2))(_sens(1(1))))))
			(line__29(_arch 1 0 29(_assignment(_alias((enderw)(MD_WBo(d_68_64))))(_trgt(3))(_sens(0(d_68_64))))))
			(line__30(_arch 2 0 30(_assignment(_alias((dataw)(sig_dataw)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (1(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_write_back 6 -1)
)
I 000056 55 2403          1591786165561 arch_write_back
(_unit VHDL(write_back 0 5(arch_write_back 0 14))
	(_version ve4)
	(_time 1591786165562 2020.06.10 07:49:25)
	(_source(\../src/FemtoMIPS/WriteBack/write_back.vhd\))
	(_parameters tan)
	(_code b4bbe5e1b2e3e9a3b1e4a1edb3b2b6b2b5b2b7b2e6)
	(_ent
		(_time 1591785556699)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 18(_array -1((_dto c 3 i 0)))))
				(_port(_int in1 5 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 18(_array -1((_dto c 4 i 0)))))
				(_port(_int in2 6 0 18(_ent (_in))))
				(_port(_int sel -1 0 19(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 20(_array -1((_dto c 5 i 0)))))
				(_port(_int out1 7 0 20(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 26(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(MD_WBo(d_31_0)))
			((in2)(MD_WBo(d_63_32)))
			((sel)(cWBo(0)))
			((out1)(dataw))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 6(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dataw 4 0 23(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((regWrite)(cWBo(1))))(_simpleassign BUF)(_trgt(2))(_sens(1(1))))))
			(line__29(_arch 1 0 29(_assignment(_alias((enderw)(MD_WBo(d_68_64))))(_trgt(3))(_sens(0(d_68_64))))))
			(line__30(_arch 2 0 30(_assignment(_alias((dataw)(sig_dataw)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (1(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_write_back 6 -1)
)
I 000053 55 1021          1591786247235 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591786247236 2020.06.10 07:50:47)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code cc99cd989a9a90d99bcede9795cfcdca98cbc9cbc4)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591786247278 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591786247279 2020.06.10 07:50:47)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code ebbeeab8bcbcebfdbfeff9b1b3edeaeebdecebece9)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591786247329 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591786247330 2020.06.10 07:50:47)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 1a4f451d1e4c4d0d1d1e08414e1c191d1e1c131c4c)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591786247368 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591786247369 2020.06.10 07:50:47)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 491d1f4b431f1d5f4b4c59131b4e494f4a4e494f4a)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591786247407 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591786247408 2020.06.10 07:50:47)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 683c3d68363f687e69392e373d6f6b6e3e6e3c6e69)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591786247454 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591786247455 2020.06.10 07:50:47)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 97c2c89896c395819f9383cdcf919192c1919e9193)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591786247509 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591786247510 2020.06.10 07:50:47)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code d6838984858081c1d6d3c48d82d0d5d1d2d0dfd080)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591786247520 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591786247521 2020.06.10 07:50:47)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code d683d484d581d6c381d8c48c82d0d1d0dfd1d5d1d2)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591786247550 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591786247551 2020.06.10 07:50:47)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code f5a1a0a5f9a2a6e3a0a4b3afa1f2fdf2f1f3f0f3a0)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000067 55 6457          1591786247617 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591786247618 2020.06.10 07:50:47)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code 43114a4115151454424451181745404447454a4515)
	(_ent
		(_time 1591757847029)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ula0 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ula0)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~12 0 16(_array -1((_dto i 101 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~13 0 63(_array -1((_dto i 101 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591786247656 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591786247657 2020.06.10 07:50:47)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 6231616268353f746431763b656431646764646566)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591786247690 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591786247691 2020.06.10 07:50:47)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code 81d2828fd6d6819780d292db8687d58780868287d7)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591786247730 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591786247731 2020.06.10 07:50:47)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code b0e3b5e4e3e7e5a7b7bff3eae0b7b5b6e3b6b1b7b5)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000058 55 3412          1591786247779 arch_memoria_dado
(_unit VHDL(memoria_dado 0 5(arch_memoria_dado 0 18))
	(_version ve4)
	(_time 1591786247780 2020.06.10 07:50:47)
	(_source(\../src/FemtoMIPS/MemoriaDado/memoria_dado.vhd\))
	(_parameters tan)
	(_code df8d8b8d8c88dfc98adacd8587d9deda89d9dbd9de)
	(_ent
		(_time 1591760570463)
	)
	(_comp
		(and2
			(_object
				(_port(_int in1 -1 0 21(_ent (_in))))
				(_port(_int in2 -1 0 21(_ent (_in))))
				(_port(_int out1 -1 0 22(_ent (_out))))
			)
		)
		(cache_dados
			(_object
				(_port(_int endr 5 0 26(_ent (_in))))
				(_port(_int endw 5 0 26(_ent (_in))))
				(_port(_int dataw 5 0 26(_ent (_in))))
				(_port(_int memRead -1 0 27(_ent (_in))))
				(_port(_int memWrite -1 0 27(_ent (_in))))
				(_port(_int datao 5 0 28(_ent (_out))))
			)
		)
		(md_wb
			(_object
				(_port(_int cWBo 6 0 32(_ent (_in))))
				(_port(_int dmout 7 0 33(_ent (_in))))
				(_port(_int regout 7 0 33(_ent (_in))))
				(_port(_int endw 8 0 34(_ent (_in))))
				(_port(_int clkMD_WB -1 0 35(_ent (_in))))
				(_port(_int cWBo1 6 0 37(_ent (_out))))
				(_port(_int MD_WBo 9 0 38(_ent (_out))))
			)
		)
	)
	(_inst AND_2 0 44(_comp and2)
		(_port
			((in1)(cMDo(0)))
			((in2)(zero))
			((out1)(pcsrc))
		)
		(_use(_ent . and2)
		)
	)
	(_inst CACHED 0 45(_comp cache_dados)
		(_port
			((endr)(EX_MDo(d_63_32)))
			((endw)(EX_MDo(d_63_32)))
			((dataw)(EX_MDo(d_95_64)))
			((memRead)(cMDo(1)))
			((memWrite)(cMDo(2)))
			((datao)(sig_dmout))
		)
		(_use(_ent . cache_dados)
		)
	)
	(_inst MDWB 0 47(_comp md_wb)
		(_port
			((cWBo)(cWBo))
			((dmout)(sig_dmout))
			((regout)(EX_MDo(d_95_64)))
			((endw)(EX_MDo(d_100_96)))
			((clkMD_WB)(clkMD_WB))
			((cWBo1)(cWBo1))
			((MD_WBo)(MD_WBo))
		)
		(_use(_ent . md_wb)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 6(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 3 0 11(_ent(_out))))
		(_port(_int pcsrc -1 0 12(_ent(_out))))
		(_port(_int cWBo1 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 15(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 34(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 38(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dmout 10 0 41(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((npcj)(EX_MDo(d_31_0))))(_trgt(5))(_sens(0(d_31_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_memoria_dado 1 -1)
)
I 000050 55 637           1591786247818 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591786247819 2020.06.10 07:50:47)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code feacffaefea9aeedfcacefa4faf8fafdfcf8fff8ab)
	(_ent
		(_time 1591758227550)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
I 000056 55 2183          1591786247889 arch_write_back
(_unit VHDL(write_back 0 5(arch_write_back 0 14))
	(_version ve4)
	(_time 1591786247890 2020.06.10 07:50:47)
	(_source(\../src/FemtoMIPS/WriteBack/write_back.vhd\))
	(_parameters tan)
	(_code 4d1e4b4e1b1a105a481858144a4b4f4b4c4b4e4b1f)
	(_ent
		(_time 1591785556699)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int in1 4 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 18(_array -1((_dto c 3 i 0)))))
				(_port(_int in2 5 0 18(_ent (_in))))
				(_port(_int sel -1 0 19(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 20(_array -1((_dto c 4 i 0)))))
				(_port(_int out1 6 0 20(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 24(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(MD_WBo(d_31_0)))
			((in2)(MD_WBo(d_63_32)))
			((sel)(cWBo(0)))
			((out1)(dataw))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 6(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 3 0 11(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((regWrite)(cWBo(1))))(_simpleassign BUF)(_trgt(2))(_sens(1(1))))))
			(line__27(_arch 1 0 27(_assignment(_alias((enderw)(MD_WBo(d_68_64))))(_trgt(3))(_sens(0(d_68_64))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (1(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_write_back 5 -1)
)
I 000053 55 1021          1591786367800 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591786367801 2020.06.10 07:52:47)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code bee9efebeee8e2abe9bcace5e7bdbfb8eab9bbb9b6)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591786367838 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591786367839 2020.06.10 07:52:47)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code de898f8c8e89dec88adacc8486d8dfdb88d9ded9dc)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591786367872 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591786367873 2020.06.10 07:52:47)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code fdaaf1adfcabaaeafaf9efa6a9fbfefaf9fbf4fbab)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591786367903 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591786367904 2020.06.10 07:52:47)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 1c4a1a1b4c4a480a1e190c464e1b1c1a1f1b1c1a1f)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591786367972 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591786367973 2020.06.10 07:52:47)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 5b0d5e585f0c5b4d5a0a1d040e5c585d0d5d0f5d5a)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591786368014 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591786368015 2020.06.10 07:52:48)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 8add8584ddde889c828e9ed0d28c8c8fdc8c838c8e)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591786368069 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591786368070 2020.06.10 07:52:48)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code c89fc79d959e9fdfc8cdda939ccecbcfcccec1ce9e)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591786368083 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591786368084 2020.06.10 07:52:48)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code d88f8a8ad58fd8cd8fd6ca828cdedfded1dfdbdfdc)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591786368118 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591786368119 2020.06.10 07:52:48)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code f7a1f2a7f9a0a4e1a2a6b1ada3f0fff0f3f1f2f1a2)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000067 55 6457          1591786368172 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591786368173 2020.06.10 07:52:48)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code 26712822757071312721347d7220252122202f2070)
	(_ent
		(_time 1591757847029)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ula0 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ula0)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~12 0 16(_array -1((_dto i 101 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~13 0 63(_array -1((_dto i 101 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591786368202 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591786368203 2020.06.10 07:52:48)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 45134147481218534316511c424316434043434241)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591786368234 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591786368235 2020.06.10 07:52:48)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code 64326064363364726537773e636230626563676232)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591786368262 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591786368263 2020.06.10 07:52:48)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code 84d2868ad3d3d193838bc7ded4838182d782858381)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000058 55 3412          1591786368303 arch_memoria_dado
(_unit VHDL(memoria_dado 0 5(arch_memoria_dado 0 18))
	(_version ve4)
	(_time 1591786368304 2020.06.10 07:52:48)
	(_source(\../src/FemtoMIPS/MemoriaDado/memoria_dado.vhd\))
	(_parameters tan)
	(_code a3f4f0f4a5f4a3b5f6a6b1f9fba5a2a6f5a5a7a5a2)
	(_ent
		(_time 1591760570463)
	)
	(_comp
		(and2
			(_object
				(_port(_int in1 -1 0 21(_ent (_in))))
				(_port(_int in2 -1 0 21(_ent (_in))))
				(_port(_int out1 -1 0 22(_ent (_out))))
			)
		)
		(cache_dados
			(_object
				(_port(_int endr 5 0 26(_ent (_in))))
				(_port(_int endw 5 0 26(_ent (_in))))
				(_port(_int dataw 5 0 26(_ent (_in))))
				(_port(_int memRead -1 0 27(_ent (_in))))
				(_port(_int memWrite -1 0 27(_ent (_in))))
				(_port(_int datao 5 0 28(_ent (_out))))
			)
		)
		(md_wb
			(_object
				(_port(_int cWBo 6 0 32(_ent (_in))))
				(_port(_int dmout 7 0 33(_ent (_in))))
				(_port(_int regout 7 0 33(_ent (_in))))
				(_port(_int endw 8 0 34(_ent (_in))))
				(_port(_int clkMD_WB -1 0 35(_ent (_in))))
				(_port(_int cWBo1 6 0 37(_ent (_out))))
				(_port(_int MD_WBo 9 0 38(_ent (_out))))
			)
		)
	)
	(_inst AND_2 0 44(_comp and2)
		(_port
			((in1)(cMDo(0)))
			((in2)(zero))
			((out1)(pcsrc))
		)
		(_use(_ent . and2)
		)
	)
	(_inst CACHED 0 45(_comp cache_dados)
		(_port
			((endr)(EX_MDo(d_63_32)))
			((endw)(EX_MDo(d_63_32)))
			((dataw)(EX_MDo(d_95_64)))
			((memRead)(cMDo(1)))
			((memWrite)(cMDo(2)))
			((datao)(sig_dmout))
		)
		(_use(_ent . cache_dados)
		)
	)
	(_inst MDWB 0 47(_comp md_wb)
		(_port
			((cWBo)(cWBo))
			((dmout)(sig_dmout))
			((regout)(EX_MDo(d_95_64)))
			((endw)(EX_MDo(d_100_96)))
			((clkMD_WB)(clkMD_WB))
			((cWBo1)(cWBo1))
			((MD_WBo)(MD_WBo))
		)
		(_use(_ent . md_wb)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 6(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 3 0 11(_ent(_out))))
		(_port(_int pcsrc -1 0 12(_ent(_out))))
		(_port(_int cWBo1 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 15(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 34(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 38(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dmout 10 0 41(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((npcj)(EX_MDo(d_31_0))))(_trgt(5))(_sens(0(d_31_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_memoria_dado 1 -1)
)
I 000050 55 637           1591786368336 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591786368337 2020.06.10 07:52:48)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code d285d480858582c1d080c388d6d4d6d1d0d4d3d487)
	(_ent
		(_time 1591758227550)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
I 000056 55 2183          1591786368380 arch_write_back
(_unit VHDL(write_back 0 5(arch_write_back 0 14))
	(_version ve4)
	(_time 1591786368381 2020.06.10 07:52:48)
	(_source(\../src/FemtoMIPS/WriteBack/write_back.vhd\))
	(_parameters tan)
	(_code 01570e0602565c1604541458060703070007020753)
	(_ent
		(_time 1591785556699)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int in1 4 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 18(_array -1((_dto c 3 i 0)))))
				(_port(_int in2 5 0 18(_ent (_in))))
				(_port(_int sel -1 0 19(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 20(_array -1((_dto c 4 i 0)))))
				(_port(_int out1 6 0 20(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 24(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(MD_WBo(d_31_0)))
			((in2)(MD_WBo(d_63_32)))
			((sel)(cWBo(0)))
			((out1)(dataw))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 6(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 3 0 11(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((regWrite)(cWBo(1))))(_simpleassign BUF)(_trgt(2))(_sens(1(1))))))
			(line__27(_arch 1 0 27(_assignment(_alias((enderw)(MD_WBo(d_68_64))))(_trgt(3))(_sens(0(d_68_64))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (1(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_write_back 5 -1)
)
I 000053 55 1021          1591786647166 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591786647167 2020.06.10 07:57:27)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code feada2afaea8a2eba9fceca5a7fdfff8aaf9fbf9f6)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591786647246 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591786647247 2020.06.10 07:57:27)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 4c1f114e1a1b4c5a18485e16144a4d491a4b4c4b4e)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591786647319 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591786647320 2020.06.10 07:57:27)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 9ac99a959ecccd8d9d9e88c1ce9c999d9e9c939ccc)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591786647379 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591786647380 2020.06.10 07:57:27)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code d98bd08bd38f8dcfdbdcc9838bded9dfdaded9dfda)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591786647441 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591786647442 2020.06.10 07:57:27)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 174545104640170116465148421014114111431116)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591786647542 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591786647543 2020.06.10 07:57:27)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 75262d74762177637d71612f2d73737023737c7371)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591786647646 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591786647647 2020.06.10 07:57:27)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code e2b1bab1b5b4b5f5e2e7f0b9b6e4e1e5e6e4ebe4b4)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591786647668 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591786647669 2020.06.10 07:57:27)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code f2a1f7a2f5a5f2e7a5fce0a8a6f4f5f4fbf5f1f5f6)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591786647730 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591786647731 2020.06.10 07:57:27)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 30626135396763266561766a643738373436353665)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000067 55 6457          1591786647823 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591786647824 2020.06.10 07:57:27)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code 8eddd5808ed8d9998f899cd5da888d898a888788d8)
	(_ent
		(_time 1591757847029)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ula0 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ula0)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~12 0 16(_array -1((_dto i 101 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~13 0 63(_array -1((_dto i 101 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591786647911 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591786647912 2020.06.10 07:57:27)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code dc8e8d8e878b81cada8fc885dbda8fdad9dadadbd8)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591786647998 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591786647999 2020.06.10 07:57:27)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code 3a686a3f3d6d3a2c3b6929603d3c6e3c3b3d393c6c)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591786648081 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591786648082 2020.06.10 07:57:28)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code 98cace97c3cfcd8f9f97dbc2c89f9d9ecb9e999f9d)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000058 55 3412          1591786648217 arch_memoria_dado
(_unit VHDL(memoria_dado 0 5(arch_memoria_dado 0 18))
	(_version ve4)
	(_time 1591786648218 2020.06.10 07:57:28)
	(_source(\../src/FemtoMIPS/MemoriaDado/memoria_dado.vhd\))
	(_parameters tan)
	(_code 15461512154215034010074f4d1314104313111314)
	(_ent
		(_time 1591760570463)
	)
	(_comp
		(and2
			(_object
				(_port(_int in1 -1 0 21(_ent (_in))))
				(_port(_int in2 -1 0 21(_ent (_in))))
				(_port(_int out1 -1 0 22(_ent (_out))))
			)
		)
		(cache_dados
			(_object
				(_port(_int endr 5 0 26(_ent (_in))))
				(_port(_int endw 5 0 26(_ent (_in))))
				(_port(_int dataw 5 0 26(_ent (_in))))
				(_port(_int memRead -1 0 27(_ent (_in))))
				(_port(_int memWrite -1 0 27(_ent (_in))))
				(_port(_int datao 5 0 28(_ent (_out))))
			)
		)
		(md_wb
			(_object
				(_port(_int cWBo 6 0 32(_ent (_in))))
				(_port(_int dmout 7 0 33(_ent (_in))))
				(_port(_int regout 7 0 33(_ent (_in))))
				(_port(_int endw 8 0 34(_ent (_in))))
				(_port(_int clkMD_WB -1 0 35(_ent (_in))))
				(_port(_int cWBo1 6 0 37(_ent (_out))))
				(_port(_int MD_WBo 9 0 38(_ent (_out))))
			)
		)
	)
	(_inst AND_2 0 44(_comp and2)
		(_port
			((in1)(cMDo(0)))
			((in2)(zero))
			((out1)(pcsrc))
		)
		(_use(_ent . and2)
		)
	)
	(_inst CACHED 0 45(_comp cache_dados)
		(_port
			((endr)(EX_MDo(d_63_32)))
			((endw)(EX_MDo(d_63_32)))
			((dataw)(EX_MDo(d_95_64)))
			((memRead)(cMDo(1)))
			((memWrite)(cMDo(2)))
			((datao)(sig_dmout))
		)
		(_use(_ent . cache_dados)
		)
	)
	(_inst MDWB 0 47(_comp md_wb)
		(_port
			((cWBo)(cWBo))
			((dmout)(sig_dmout))
			((regout)(EX_MDo(d_95_64)))
			((endw)(EX_MDo(d_100_96)))
			((clkMD_WB)(clkMD_WB))
			((cWBo1)(cWBo1))
			((MD_WBo)(MD_WBo))
		)
		(_use(_ent . md_wb)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 6(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 3 0 11(_ent(_out))))
		(_port(_int pcsrc -1 0 12(_ent(_out))))
		(_port(_int cWBo1 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 15(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 34(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 38(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dmout 10 0 41(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((npcj)(EX_MDo(d_31_0))))(_trgt(5))(_sens(0(d_31_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_memoria_dado 1 -1)
)
I 000050 55 637           1591786648291 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591786648292 2020.06.10 07:57:28)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code 633036633534337061317239676567606165626536)
	(_ent
		(_time 1591758227550)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
I 000056 55 2183          1591786648372 arch_write_back
(_unit VHDL(write_back 0 5(arch_write_back 0 14))
	(_version ve4)
	(_time 1591786648373 2020.06.10 07:57:28)
	(_source(\../src/FemtoMIPS/WriteBack/write_back.vhd\))
	(_parameters tan)
	(_code b1e3e2e4b2e6eca6b4e4a4e8b6b7b3b7b0b7b2b7e3)
	(_ent
		(_time 1591785556699)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int in1 4 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 18(_array -1((_dto c 3 i 0)))))
				(_port(_int in2 5 0 18(_ent (_in))))
				(_port(_int sel -1 0 19(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 20(_array -1((_dto c 4 i 0)))))
				(_port(_int out1 6 0 20(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 24(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(MD_WBo(d_31_0)))
			((in2)(MD_WBo(d_63_32)))
			((sel)(cWBo(0)))
			((out1)(dataw))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 6(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 3 0 11(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((regWrite)(cWBo(1))))(_simpleassign BUF)(_trgt(2))(_sens(1(1))))))
			(line__27(_arch 1 0 27(_assignment(_alias((enderw)(MD_WBo(d_68_64))))(_trgt(3))(_sens(0(d_68_64))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (1(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_write_back 5 -1)
)
I 000053 55 1021          1591786657562 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591786657563 2020.06.10 07:57:37)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code 9493c19a95c2c881c39686cfcd979592c09391939c)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591786657681 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591786657682 2020.06.10 07:57:37)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 11164716154611074515034b491710144716111613)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000063 55 3792          1591786657817 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591786657818 2020.06.10 07:57:37)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 8e8985808ed8d999898a9cd5da888d898a888788d8)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591786657892 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591786657893 2020.06.10 07:57:37)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code dddbdf8f8a8b89cbdfd8cd878fdadddbdedadddbde)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591786657975 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591786657976 2020.06.10 07:57:37)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 3a3c3a3f3d6d3a2c3b6b7c656f3d393c6c3c6e3c3b)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591786658070 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591786658071 2020.06.10 07:57:38)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 989f929796cc9a8e909c8cc2c09e9e9dce9e919e9c)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591786658174 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591786658175 2020.06.10 07:57:38)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code f6f1fca6a5a0a1e1f6f3e4ada2f0f5f1f2f0fff0a0)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591786658200 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591786658201 2020.06.10 07:57:38)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code 1512451215421500421b074f411312131c12161211)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591786658280 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591786658281 2020.06.10 07:57:38)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 63656463693430753632253937646b646765666536)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000067 55 6457          1591786658390 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591786658391 2020.06.10 07:57:38)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code d1d6dc83858786c6d0d6c38a85d7d2d6d5d7d8d787)
	(_ent
		(_time 1591757847029)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ula0 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ula0)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~12 0 16(_array -1((_dto i 101 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~13 0 63(_array -1((_dto i 101 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591786658461 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591786658462 2020.06.10 07:57:38)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 1f19191841484209194c0b4618194c191a1919181b)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591786658523 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591786658524 2020.06.10 07:57:38)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code 4e48484c4d194e584f1d5d1449481a484f494d4818)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591786658587 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591786658588 2020.06.10 07:57:38)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code 9c9a9c939ccbc98b9b93dfc6cc9b999acf9a9d9b99)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000058 55 3412          1591786658708 arch_memoria_dado
(_unit VHDL(memoria_dado 0 5(arch_memoria_dado 0 18))
	(_version ve4)
	(_time 1591786658709 2020.06.10 07:57:38)
	(_source(\../src/FemtoMIPS/MemoriaDado/memoria_dado.vhd\))
	(_parameters tan)
	(_code 191e4b1e154e190f4c1c0b43411f181c4f1f1d1f18)
	(_ent
		(_time 1591760570463)
	)
	(_comp
		(and2
			(_object
				(_port(_int in1 -1 0 21(_ent (_in))))
				(_port(_int in2 -1 0 21(_ent (_in))))
				(_port(_int out1 -1 0 22(_ent (_out))))
			)
		)
		(cache_dados
			(_object
				(_port(_int endr 5 0 26(_ent (_in))))
				(_port(_int endw 5 0 26(_ent (_in))))
				(_port(_int dataw 5 0 26(_ent (_in))))
				(_port(_int memRead -1 0 27(_ent (_in))))
				(_port(_int memWrite -1 0 27(_ent (_in))))
				(_port(_int datao 5 0 28(_ent (_out))))
			)
		)
		(md_wb
			(_object
				(_port(_int cWBo 6 0 32(_ent (_in))))
				(_port(_int dmout 7 0 33(_ent (_in))))
				(_port(_int regout 7 0 33(_ent (_in))))
				(_port(_int endw 8 0 34(_ent (_in))))
				(_port(_int clkMD_WB -1 0 35(_ent (_in))))
				(_port(_int cWBo1 6 0 37(_ent (_out))))
				(_port(_int MD_WBo 9 0 38(_ent (_out))))
			)
		)
	)
	(_inst AND_2 0 44(_comp and2)
		(_port
			((in1)(cMDo(0)))
			((in2)(zero))
			((out1)(pcsrc))
		)
		(_use(_ent . and2)
		)
	)
	(_inst CACHED 0 45(_comp cache_dados)
		(_port
			((endr)(EX_MDo(d_63_32)))
			((endw)(EX_MDo(d_63_32)))
			((dataw)(EX_MDo(d_95_64)))
			((memRead)(cMDo(1)))
			((memWrite)(cMDo(2)))
			((datao)(sig_dmout))
		)
		(_use(_ent . cache_dados)
		)
	)
	(_inst MDWB 0 47(_comp md_wb)
		(_port
			((cWBo)(cWBo))
			((dmout)(sig_dmout))
			((regout)(EX_MDo(d_95_64)))
			((endw)(EX_MDo(d_100_96)))
			((clkMD_WB)(clkMD_WB))
			((cWBo1)(cWBo1))
			((MD_WBo)(MD_WBo))
		)
		(_use(_ent . md_wb)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 6(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 3 0 11(_ent(_out))))
		(_port(_int pcsrc -1 0 12(_ent(_out))))
		(_port(_int cWBo1 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 15(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 34(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 38(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dmout 10 0 41(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((npcj)(EX_MDo(d_31_0))))(_trgt(5))(_sens(0(d_31_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_memoria_dado 1 -1)
)
I 000050 55 637           1591786658784 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591786658785 2020.06.10 07:57:38)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code 57505054050007445505460d535153545551565102)
	(_ent
		(_time 1591758227550)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
I 000056 55 2183          1591786658879 arch_write_back
(_unit VHDL(write_back 0 5(arch_write_back 0 14))
	(_version ve4)
	(_time 1591786658880 2020.06.10 07:57:38)
	(_source(\../src/FemtoMIPS/WriteBack/write_back.vhd\))
	(_parameters tan)
	(_code c5c3c491c29298d2c090d09cc2c3c7c3c4c3c6c397)
	(_ent
		(_time 1591785556699)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int in1 4 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 18(_array -1((_dto c 3 i 0)))))
				(_port(_int in2 5 0 18(_ent (_in))))
				(_port(_int sel -1 0 19(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 20(_array -1((_dto c 4 i 0)))))
				(_port(_int out1 6 0 20(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 24(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(MD_WBo(d_31_0)))
			((in2)(MD_WBo(d_63_32)))
			((sel)(cWBo(0)))
			((out1)(dataw))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 6(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 3 0 11(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((regWrite)(cWBo(1))))(_simpleassign BUF)(_trgt(2))(_sens(1(1))))))
			(line__27(_arch 1 0 27(_assignment(_alias((enderw)(MD_WBo(d_68_64))))(_trgt(3))(_sens(0(d_68_64))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (1(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_write_back 5 -1)
)
I 000056 55 728           1591794388501 arch_clock_10ns
(_unit VHDL(clock_10ns 0 5(arch_clock_10ns 0 9))
	(_version ve4)
	(_time 1591794388502 2020.06.10 10:06:28)
	(_source(\../src/FemtoMIPS/clock_10ns.vhd\))
	(_parameters tan)
	(_code 9e98959198c99c889c9cdcc7999d9f9d9e98cb999d)
	(_ent
		(_time 1591794388484)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_out))))
		(_sig(_int sig_clk -1 0 11(_arch(_uni((i 2))))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_wait_for)(_trgt(1))(_read(1)))))
			(line__19(_arch 1 0 19(_assignment(_alias((clk)(sig_clk)))(_simpleassign BUF)(_trgt(0))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_clock_10ns 2 -1)
)
I 000053 55 1021          1591794497210 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591794497211 2020.06.10 10:08:17)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code 3d6968396c6b61286a3f2f66643e3c3b693a383a35)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591794497256 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591794497257 2020.06.10 10:08:17)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 6c38396c3a3b6c7a38687e36346a6d693a6b6c6b6e)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000056 55 728           1591794497363 arch_clock_10ns
(_unit VHDL(clock_10ns 0 5(arch_clock_10ns 0 9))
	(_version ve4)
	(_time 1591794497364 2020.06.10 10:08:17)
	(_source(\../src/FemtoMIPS/clock_10ns.vhd\))
	(_parameters tan)
	(_code d98ddb8b838edbcfdbda9b80dedad8dad9df8cdeda)
	(_ent
		(_time 1591794388483)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_out))))
		(_sig(_int sig_clk -1 0 11(_arch(_uni((i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_wait_for)(_trgt(1))(_read(1)))))
			(line__20(_arch 1 0 20(_assignment(_alias((clk)(sig_clk)))(_simpleassign BUF)(_trgt(0))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_clock_10ns 2 -1)
)
I 000063 55 3792          1591794497437 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591794497438 2020.06.10 10:08:17)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 17431c10454140001013054c4311141013111e1141)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591794497490 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591794497491 2020.06.10 10:08:17)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 56035455530002405453460c045156505551565055)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591794497546 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591794497547 2020.06.10 10:08:17)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 85d0848bd6d2859384d4c3dad0828683d383d18384)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591794497659 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591794497660 2020.06.10 10:08:17)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 02560804065600140a0616585a04040754040b0406)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591794497724 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591794497725 2020.06.10 10:08:17)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code 40144a42151617574045521b144643474446494616)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591794497759 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591794497760 2020.06.10 10:08:17)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code 6034376065376075376e723a346667666967636764)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591794498036 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591794498037 2020.06.10 10:08:18)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 792c7e78792e2a6f2c283f232d7e717e7d7f7c7f2c)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000067 55 6457          1591794498190 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591794498191 2020.06.10 10:08:18)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code 15411912454342021412074e4113161211131c1343)
	(_ent
		(_time 1591757847029)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ula0 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ula0)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~12 0 16(_array -1((_dto i 101 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{101~downto~0}~13 0 63(_array -1((_dto i 101 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591794498247 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591794498248 2020.06.10 10:08:18)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 44114246481319524217501d434217424142424340)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591794498305 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591794498306 2020.06.10 10:08:18)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code 82d7848cd6d5829483d191d88584d68483858184d4)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591794498381 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591794498382 2020.06.10 10:08:18)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code d184d183838684c6d6de928b81d6d4d782d7d0d6d4)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000058 55 3412          1591794498496 arch_memoria_dado
(_unit VHDL(memoria_dado 0 5(arch_memoria_dado 0 18))
	(_version ve4)
	(_time 1591794498497 2020.06.10 10:08:18)
	(_source(\../src/FemtoMIPS/MemoriaDado/memoria_dado.vhd\))
	(_parameters tan)
	(_code 3e6a6c3b6e693e286b3b2c6466383f3b68383a383f)
	(_ent
		(_time 1591760570463)
	)
	(_comp
		(and2
			(_object
				(_port(_int in1 -1 0 21(_ent (_in))))
				(_port(_int in2 -1 0 21(_ent (_in))))
				(_port(_int out1 -1 0 22(_ent (_out))))
			)
		)
		(cache_dados
			(_object
				(_port(_int endr 5 0 26(_ent (_in))))
				(_port(_int endw 5 0 26(_ent (_in))))
				(_port(_int dataw 5 0 26(_ent (_in))))
				(_port(_int memRead -1 0 27(_ent (_in))))
				(_port(_int memWrite -1 0 27(_ent (_in))))
				(_port(_int datao 5 0 28(_ent (_out))))
			)
		)
		(md_wb
			(_object
				(_port(_int cWBo 6 0 32(_ent (_in))))
				(_port(_int dmout 7 0 33(_ent (_in))))
				(_port(_int regout 7 0 33(_ent (_in))))
				(_port(_int endw 8 0 34(_ent (_in))))
				(_port(_int clkMD_WB -1 0 35(_ent (_in))))
				(_port(_int cWBo1 6 0 37(_ent (_out))))
				(_port(_int MD_WBo 9 0 38(_ent (_out))))
			)
		)
	)
	(_inst AND_2 0 44(_comp and2)
		(_port
			((in1)(cMDo(0)))
			((in2)(zero))
			((out1)(pcsrc))
		)
		(_use(_ent . and2)
		)
	)
	(_inst CACHED 0 45(_comp cache_dados)
		(_port
			((endr)(EX_MDo(d_63_32)))
			((endw)(EX_MDo(d_63_32)))
			((dataw)(EX_MDo(d_95_64)))
			((memRead)(cMDo(1)))
			((memWrite)(cMDo(2)))
			((datao)(sig_dmout))
		)
		(_use(_ent . cache_dados)
		)
	)
	(_inst MDWB 0 47(_comp md_wb)
		(_port
			((cWBo)(cWBo))
			((dmout)(sig_dmout))
			((regout)(EX_MDo(d_95_64)))
			((endw)(EX_MDo(d_100_96)))
			((clkMD_WB)(clkMD_WB))
			((cWBo1)(cWBo1))
			((MD_WBo)(MD_WBo))
		)
		(_use(_ent . md_wb)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 6(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 3 0 11(_ent(_out))))
		(_port(_int pcsrc -1 0 12(_ent(_out))))
		(_port(_int cWBo1 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 15(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 34(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 38(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dmout 10 0 41(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((npcj)(EX_MDo(d_31_0))))(_trgt(5))(_sens(0(d_31_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_memoria_dado 1 -1)
)
I 000050 55 637           1591794498828 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591794498829 2020.06.10 10:08:18)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code 86d28088d5d1d69584d497dc8280828584808780d3)
	(_ent
		(_time 1591758227550)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
I 000056 55 2183          1591794498949 arch_write_back
(_unit VHDL(write_back 0 5(arch_write_back 0 14))
	(_version ve4)
	(_time 1591794498950 2020.06.10 10:08:18)
	(_source(\../src/FemtoMIPS/WriteBack/write_back.vhd\))
	(_parameters tan)
	(_code 03560c0402545e140656165a040501050205000551)
	(_ent
		(_time 1591785556699)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int in1 4 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 18(_array -1((_dto c 3 i 0)))))
				(_port(_int in2 5 0 18(_ent (_in))))
				(_port(_int sel -1 0 19(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 20(_array -1((_dto c 4 i 0)))))
				(_port(_int out1 6 0 20(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 24(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(MD_WBo(d_31_0)))
			((in2)(MD_WBo(d_63_32)))
			((sel)(cWBo(0)))
			((out1)(dataw))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 6(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 3 0 11(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((regWrite)(cWBo(1))))(_simpleassign BUF)(_trgt(2))(_sens(1(1))))))
			(line__27(_arch 1 0 27(_assignment(_alias((enderw)(MD_WBo(d_68_64))))(_trgt(3))(_sens(0(d_68_64))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (1(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_write_back 5 -1)
)
I 000067 55 6457          1591797966906 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591797966907 2020.06.10 11:06:06)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code b4e3bfe0e5e2e3a3b5b3a6efe0b2b7b3b0b2bdb2e2)
	(_ent
		(_time 1591797966901)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ula0 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ula0)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 16(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 63(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000056 55 7667          1591798097460 arch_femto_MIPS
(_unit VHDL(femto_mips 0 5(arch_femto_mips 0 8))
	(_version ve4)
	(_time 1591798097461 2020.06.10 11:08:17)
	(_source(\../src/FemtoMIPS/femto_MIPS.vhd\))
	(_parameters tan)
	(_code b7e0b1e3b5e0b7a0b5b4f1eeb0b1e3b1beb0b7b0b4)
	(_ent
		(_time 1591797762991)
	)
	(_comp
		(clock_10ns
			(_object
				(_port(_int clk -1 0 11(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int clkIF_ID -1 0 15(_ent (_in))))
				(_port(_int clkCInst -1 0 15(_ent (_in))))
				(_port(_int clkPC -1 0 15(_ent (_in))))
				(_port(_int selPC -1 0 15(_ent (_in))))
				(_port(_int npcj 0 0 16(_ent (_in))))
				(_port(_int IF_IDout 1 0 17(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int RIout 2 0 21(_ent (_in))))
				(_port(_int dataw 3 0 22(_ent (_in))))
				(_port(_int enderw 4 0 23(_ent (_in))))
				(_port(_int rw -1 0 24(_ent (_in))))
				(_port(_int clkID_EX -1 0 24(_ent (_in))))
				(_port(_int cWBo 5 0 26(_ent (_out))))
				(_port(_int cMDo 6 0 27(_ent (_out))))
				(_port(_int cEXo 7 0 28(_ent (_out))))
				(_port(_int ID_EXout 8 0 29(_ent (_out))))
			)
		)
		(instruction_execution
			(_object
				(_port(_int ID_EXout 9 0 33(_ent (_in))))
				(_port(_int cWBo 10 0 34(_ent (_in))))
				(_port(_int cMDo 11 0 35(_ent (_in))))
				(_port(_int cEXo 12 0 36(_ent (_in))))
				(_port(_int clkEX_MD -1 0 37(_ent (_in))))
				(_port(_int cWBo1 10 0 39(_ent (_out))))
				(_port(_int cMDo1 11 0 40(_ent (_out))))
				(_port(_int zero -1 0 41(_ent (_out))))
				(_port(_int EX_MDout 13 0 43(_ent (_out))))
			)
		)
		(memoria_dado
			(_object
				(_port(_int EX_MDo 14 0 47(_ent (_in))))
				(_port(_int cWBo 15 0 48(_ent (_in))))
				(_port(_int cMDo 16 0 49(_ent (_in))))
				(_port(_int zero -1 0 50(_ent (_in))))
				(_port(_int clkMD_WB -1 0 50(_ent (_in))))
				(_port(_int npcj 17 0 52(_ent (_out))))
				(_port(_int pcsrc -1 0 53(_ent (_out))))
				(_port(_int cWBo1 15 0 54(_ent (_out))))
				(_port(_int MD_WBo 18 0 56(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int MD_WBo 19 0 60(_ent (_in))))
				(_port(_int cWBo 20 0 61(_ent (_in))))
				(_port(_int regWrite -1 0 63(_ent (_out))))
				(_port(_int enderw 21 0 64(_ent (_out))))
				(_port(_int dataw 22 0 65(_ent (_out))))
			)
		)
	)
	(_inst CLK_10 0 92(_comp clock_10ns)
		(_port
			((clk)(sig_clk))
		)
		(_use(_ent . clock_10ns)
		)
	)
	(_inst I_F 0 93(_comp instruction_fetch)
		(_port
			((clkIF_ID)(sig_clk))
			((clkCInst)(sig_clk))
			((clkPC)(sig_clk))
			((selPC)(sigMD_pcsrc))
			((npcj)(sigMD_npcj))
			((IF_IDout)(sigIF_IF_IDout))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst I_D 0 94(_comp instruction_decode)
		(_port
			((RIout)(sigIF_IF_IDout))
			((dataw)(sigWB_dataw))
			((enderw)(sigWB_enderw))
			((rw)(sigWB_regWrite))
			((clkID_EX)(sig_clk))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((ID_EXout)(sigID_ID_EXout))
		)
		(_use(_ent . instruction_decode)
		)
	)
	(_inst E_X 0 96(_comp instruction_execution)
		(_port
			((ID_EXout)(sigID_ID_EXout))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((clkEX_MD)(sig_clk))
			((cWBo1)(sigEX_cWBo1))
			((cMDo1)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((EX_MDout)(sigEX_EX_MDout))
		)
		(_use(_ent . instruction_execution)
		)
	)
	(_inst M_D 0 98(_comp memoria_dado)
		(_port
			((EX_MDo)(sigEX_EX_MDout))
			((cWBo)(sigEX_cWBo1))
			((cMDo)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((clkMD_WB)(sig_clk))
			((npcj)(sigMD_npcj))
			((pcsrc)(sigMD_pcsrc))
			((cWBo1)(sigMD_cWBo1))
			((MD_WBo)(sigMD_MD_WBo))
		)
		(_use(_ent . memoria_dado)
		)
	)
	(_inst W_B 0 100(_comp write_back)
		(_port
			((MD_WBo)(sigMD_MD_WBo))
			((cWBo)(sigMD_cWBo1))
			((regWrite)(sigWB_regWrite))
			((enderw)(sigWB_enderw))
			((dataw)(sigWB_dataw))
		)
		(_use(_ent . write_back)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 17(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 21(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 29(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~136 0 33(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 34(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 35(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 43(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1314 0 47(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 49(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 56(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1322 0 60(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 61(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 64(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_clk -1 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 70(_array -1((_dto i 63 i 0)))))
		(_sig(_int sigIF_IF_IDout 23 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int sigID_cWBo 24 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int sigID_cMDo 25 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int sigID_cEXo 26 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~1338 0 75(_array -1((_dto i 137 i 0)))))
		(_sig(_int sigID_ID_EXout 27 0 75(_arch(_uni))))
		(_sig(_int sigEX_cWBo1 24 0 77(_arch(_uni))))
		(_sig(_int sigEX_cMDo1 25 0 78(_arch(_uni))))
		(_sig(_int sigEX_zero -1 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1340 0 80(_array -1((_dto i 100 i 0)))))
		(_sig(_int sigEX_EX_MDout 28 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int sigMD_npcj 29 0 82(_arch(_uni))))
		(_sig(_int sigMD_pcsrc -1 0 83(_arch(_uni))))
		(_sig(_int sigMD_cWBo1 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1344 0 85(_array -1((_dto i 68 i 0)))))
		(_sig(_int sigMD_MD_WBo 30 0 85(_arch(_uni))))
		(_sig(_int sigWB_regWrite -1 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1346 0 88(_array -1((_dto i 4 i 0)))))
		(_sig(_int sigWB_enderw 31 0 88(_arch(_uni))))
		(_sig(_int sigWB_dataw 29 0 89(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000053 55 1021          1591798100293 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591798100294 2020.06.10 11:08:20)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code c394c597c5959fd694c1d1989ac0c2c597c4c6c4cb)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591798100352 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591798100353 2020.06.10 11:08:20)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 01560607055601175505135b590700045706010603)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000056 55 7667          1591798100395 arch_femto_MIPS
(_unit VHDL(femto_mips 0 5(arch_femto_mips 0 8))
	(_version ve4)
	(_time 1591798100396 2020.06.10 11:08:20)
	(_source(\../src/FemtoMIPS/femto_MIPS.vhd\))
	(_parameters tan)
	(_code 306765353567302732337669373664363937303733)
	(_ent
		(_time 1591797762991)
	)
	(_comp
		(clock_10ns
			(_object
				(_port(_int clk -1 0 11(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int clkIF_ID -1 0 15(_ent (_in))))
				(_port(_int clkCInst -1 0 15(_ent (_in))))
				(_port(_int clkPC -1 0 15(_ent (_in))))
				(_port(_int selPC -1 0 15(_ent (_in))))
				(_port(_int npcj 0 0 16(_ent (_in))))
				(_port(_int IF_IDout 1 0 17(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int RIout 2 0 21(_ent (_in))))
				(_port(_int dataw 3 0 22(_ent (_in))))
				(_port(_int enderw 4 0 23(_ent (_in))))
				(_port(_int rw -1 0 24(_ent (_in))))
				(_port(_int clkID_EX -1 0 24(_ent (_in))))
				(_port(_int cWBo 5 0 26(_ent (_out))))
				(_port(_int cMDo 6 0 27(_ent (_out))))
				(_port(_int cEXo 7 0 28(_ent (_out))))
				(_port(_int ID_EXout 8 0 29(_ent (_out))))
			)
		)
		(instruction_execution
			(_object
				(_port(_int ID_EXout 9 0 33(_ent (_in))))
				(_port(_int cWBo 10 0 34(_ent (_in))))
				(_port(_int cMDo 11 0 35(_ent (_in))))
				(_port(_int cEXo 12 0 36(_ent (_in))))
				(_port(_int clkEX_MD -1 0 37(_ent (_in))))
				(_port(_int cWBo1 10 0 39(_ent (_out))))
				(_port(_int cMDo1 11 0 40(_ent (_out))))
				(_port(_int zero -1 0 41(_ent (_out))))
				(_port(_int EX_MDout 13 0 43(_ent (_out))))
			)
		)
		(memoria_dado
			(_object
				(_port(_int EX_MDo 14 0 47(_ent (_in))))
				(_port(_int cWBo 15 0 48(_ent (_in))))
				(_port(_int cMDo 16 0 49(_ent (_in))))
				(_port(_int zero -1 0 50(_ent (_in))))
				(_port(_int clkMD_WB -1 0 50(_ent (_in))))
				(_port(_int npcj 17 0 52(_ent (_out))))
				(_port(_int pcsrc -1 0 53(_ent (_out))))
				(_port(_int cWBo1 15 0 54(_ent (_out))))
				(_port(_int MD_WBo 18 0 56(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int MD_WBo 19 0 60(_ent (_in))))
				(_port(_int cWBo 20 0 61(_ent (_in))))
				(_port(_int regWrite -1 0 63(_ent (_out))))
				(_port(_int enderw 21 0 64(_ent (_out))))
				(_port(_int dataw 22 0 65(_ent (_out))))
			)
		)
	)
	(_inst CLK_10 0 92(_comp clock_10ns)
		(_port
			((clk)(sig_clk))
		)
		(_use(_ent . clock_10ns)
		)
	)
	(_inst I_F 0 93(_comp instruction_fetch)
		(_port
			((clkIF_ID)(sig_clk))
			((clkCInst)(sig_clk))
			((clkPC)(sig_clk))
			((selPC)(sigMD_pcsrc))
			((npcj)(sigMD_npcj))
			((IF_IDout)(sigIF_IF_IDout))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst I_D 0 94(_comp instruction_decode)
		(_port
			((RIout)(sigIF_IF_IDout))
			((dataw)(sigWB_dataw))
			((enderw)(sigWB_enderw))
			((rw)(sigWB_regWrite))
			((clkID_EX)(sig_clk))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((ID_EXout)(sigID_ID_EXout))
		)
		(_use(_ent . instruction_decode)
		)
	)
	(_inst E_X 0 96(_comp instruction_execution)
		(_port
			((ID_EXout)(sigID_ID_EXout))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((clkEX_MD)(sig_clk))
			((cWBo1)(sigEX_cWBo1))
			((cMDo1)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((EX_MDout)(sigEX_EX_MDout))
		)
		(_use(_ent . instruction_execution)
		)
	)
	(_inst M_D 0 98(_comp memoria_dado)
		(_port
			((EX_MDo)(sigEX_EX_MDout))
			((cWBo)(sigEX_cWBo1))
			((cMDo)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((clkMD_WB)(sig_clk))
			((npcj)(sigMD_npcj))
			((pcsrc)(sigMD_pcsrc))
			((cWBo1)(sigMD_cWBo1))
			((MD_WBo)(sigMD_MD_WBo))
		)
		(_use(_ent . memoria_dado)
		)
	)
	(_inst W_B 0 100(_comp write_back)
		(_port
			((MD_WBo)(sigMD_MD_WBo))
			((cWBo)(sigMD_cWBo1))
			((regWrite)(sigWB_regWrite))
			((enderw)(sigWB_enderw))
			((dataw)(sigWB_dataw))
		)
		(_use(_ent . write_back)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 17(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 21(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 29(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~136 0 33(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 34(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 35(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 43(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1314 0 47(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 49(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 56(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1322 0 60(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 61(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 64(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_clk -1 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 70(_array -1((_dto i 63 i 0)))))
		(_sig(_int sigIF_IF_IDout 23 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int sigID_cWBo 24 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int sigID_cMDo 25 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int sigID_cEXo 26 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~1338 0 75(_array -1((_dto i 137 i 0)))))
		(_sig(_int sigID_ID_EXout 27 0 75(_arch(_uni))))
		(_sig(_int sigEX_cWBo1 24 0 77(_arch(_uni))))
		(_sig(_int sigEX_cMDo1 25 0 78(_arch(_uni))))
		(_sig(_int sigEX_zero -1 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1340 0 80(_array -1((_dto i 100 i 0)))))
		(_sig(_int sigEX_EX_MDout 28 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int sigMD_npcj 29 0 82(_arch(_uni))))
		(_sig(_int sigMD_pcsrc -1 0 83(_arch(_uni))))
		(_sig(_int sigMD_cWBo1 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1344 0 85(_array -1((_dto i 68 i 0)))))
		(_sig(_int sigMD_MD_WBo 30 0 85(_arch(_uni))))
		(_sig(_int sigWB_regWrite -1 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1346 0 88(_array -1((_dto i 4 i 0)))))
		(_sig(_int sigWB_enderw 31 0 88(_arch(_uni))))
		(_sig(_int sigWB_dataw 29 0 89(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 728           1591798100429 arch_clock_10ns
(_unit VHDL(clock_10ns 0 5(arch_clock_10ns 0 9))
	(_version ve4)
	(_time 1591798100430 2020.06.10 11:08:20)
	(_source(\../src/FemtoMIPS/clock_10ns.vhd\))
	(_parameters tan)
	(_code 4f181f4d4a184d594d4c0d16484c4e4c4f491a484c)
	(_ent
		(_time 1591794388483)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_out))))
		(_sig(_int sig_clk -1 0 11(_arch(_uni((i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_wait_for)(_trgt(1))(_read(1)))))
			(line__20(_arch 1 0 20(_assignment(_alias((clk)(sig_clk)))(_simpleassign BUF)(_trgt(0))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_clock_10ns 2 -1)
)
I 000063 55 3792          1591798100522 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591798100523 2020.06.10 11:08:20)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code adfaf7faacfbfabaaaa9bff6f9abaeaaa9aba4abfb)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591798100577 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591798100578 2020.06.10 11:08:20)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code ecbabfbfbcbab8faeee9fcb6beebeceaefebeceaef)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591798100718 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591798100719 2020.06.10 11:08:20)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 693f3e69363e697f68382f363c6e6a6f3f6f3d6f68)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591798100799 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591798100800 2020.06.10 11:08:20)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code c6919b93c692c4d0cec2d29c9ec0c0c390c0cfc0c2)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591798100854 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591798100855 2020.06.10 11:08:20)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code f5a2a8a5a5a3a2e2f5f0e7aea1f3f6f2f1f3fcf3a3)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591798100889 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591798100890 2020.06.10 11:08:20)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code 1542141215421500421b074f411312131c12161211)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591798100944 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591798100945 2020.06.10 11:08:20)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 53050550590400450602150907545b545755565506)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000067 55 6457          1591798101057 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591798101058 2020.06.10 11:08:21)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code c0979c95959697d7c1c7d29b94c6c3c7c4c6c9c696)
	(_ent
		(_time 1591797966900)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ula0 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ula0)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 16(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 63(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591798101111 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591798101112 2020.06.10 11:08:21)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code ffa9a9afa1a8a2e9f9aceba6f8f9acf9faf9f9f8fb)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591798101165 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591798101166 2020.06.10 11:08:21)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code 2e787b2a2d792e382f7d3d7429287a282f292d2878)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591798101228 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591798101229 2020.06.10 11:08:21)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code 6c3a3f6c6c3b397b6b632f363c6b696a3f6a6d6b69)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000058 55 3412          1591798101335 arch_memoria_dado
(_unit VHDL(memoria_dado 0 5(arch_memoria_dado 0 18))
	(_version ve4)
	(_time 1591798101336 2020.06.10 11:08:21)
	(_source(\../src/FemtoMIPS/MemoriaDado/memoria_dado.vhd\))
	(_parameters tan)
	(_code da8dd8888e8ddacc8fdfc88082dcdbdf8cdcdedcdb)
	(_ent
		(_time 1591760570463)
	)
	(_comp
		(and2
			(_object
				(_port(_int in1 -1 0 21(_ent (_in))))
				(_port(_int in2 -1 0 21(_ent (_in))))
				(_port(_int out1 -1 0 22(_ent (_out))))
			)
		)
		(cache_dados
			(_object
				(_port(_int endr 5 0 26(_ent (_in))))
				(_port(_int endw 5 0 26(_ent (_in))))
				(_port(_int dataw 5 0 26(_ent (_in))))
				(_port(_int memRead -1 0 27(_ent (_in))))
				(_port(_int memWrite -1 0 27(_ent (_in))))
				(_port(_int datao 5 0 28(_ent (_out))))
			)
		)
		(md_wb
			(_object
				(_port(_int cWBo 6 0 32(_ent (_in))))
				(_port(_int dmout 7 0 33(_ent (_in))))
				(_port(_int regout 7 0 33(_ent (_in))))
				(_port(_int endw 8 0 34(_ent (_in))))
				(_port(_int clkMD_WB -1 0 35(_ent (_in))))
				(_port(_int cWBo1 6 0 37(_ent (_out))))
				(_port(_int MD_WBo 9 0 38(_ent (_out))))
			)
		)
	)
	(_inst AND_2 0 44(_comp and2)
		(_port
			((in1)(cMDo(0)))
			((in2)(zero))
			((out1)(pcsrc))
		)
		(_use(_ent . and2)
		)
	)
	(_inst CACHED 0 45(_comp cache_dados)
		(_port
			((endr)(EX_MDo(d_63_32)))
			((endw)(EX_MDo(d_63_32)))
			((dataw)(EX_MDo(d_95_64)))
			((memRead)(cMDo(1)))
			((memWrite)(cMDo(2)))
			((datao)(sig_dmout))
		)
		(_use(_ent . cache_dados)
		)
	)
	(_inst MDWB 0 47(_comp md_wb)
		(_port
			((cWBo)(cWBo))
			((dmout)(sig_dmout))
			((regout)(EX_MDo(d_95_64)))
			((endw)(EX_MDo(d_100_96)))
			((clkMD_WB)(clkMD_WB))
			((cWBo1)(cWBo1))
			((MD_WBo)(MD_WBo))
		)
		(_use(_ent . md_wb)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 6(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 3 0 11(_ent(_out))))
		(_port(_int pcsrc -1 0 12(_ent(_out))))
		(_port(_int cWBo1 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 15(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 34(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 38(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dmout 10 0 41(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((npcj)(EX_MDo(d_31_0))))(_trgt(5))(_sens(0(d_31_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_memoria_dado 1 -1)
)
I 000050 55 637           1591798101415 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591798101416 2020.06.10 11:08:21)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code 287c292c757f783b2a7a39722c2e2c2b2a2e292e7d)
	(_ent
		(_time 1591758227550)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
I 000056 55 2183          1591798101511 arch_write_back
(_unit VHDL(write_back 0 5(arch_write_back 0 14))
	(_version ve4)
	(_time 1591798101512 2020.06.10 11:08:21)
	(_source(\../src/FemtoMIPS/WriteBack/write_back.vhd\))
	(_parameters tan)
	(_code 86d3818982d1db9183d393df8180848087808580d4)
	(_ent
		(_time 1591785556699)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int in1 4 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 18(_array -1((_dto c 3 i 0)))))
				(_port(_int in2 5 0 18(_ent (_in))))
				(_port(_int sel -1 0 19(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 20(_array -1((_dto c 4 i 0)))))
				(_port(_int out1 6 0 20(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 24(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(MD_WBo(d_31_0)))
			((in2)(MD_WBo(d_63_32)))
			((sel)(cWBo(0)))
			((out1)(dataw))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 6(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 3 0 11(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((regWrite)(cWBo(1))))(_simpleassign BUF)(_trgt(2))(_sens(1(1))))))
			(line__27(_arch 1 0 27(_assignment(_alias((enderw)(MD_WBo(d_68_64))))(_trgt(3))(_sens(0(d_68_64))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (1(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_write_back 5 -1)
)
I 000053 55 1021          1591798104918 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591798104919 2020.06.10 11:08:24)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code d480d487d58288c183d6c68f8dd7d5d280d3d1d3dc)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591798104955 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591798104956 2020.06.10 11:08:24)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 0357020505540315570711595b0502065504030401)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000056 55 7667          1591798104990 arch_femto_MIPS
(_unit VHDL(femto_mips 0 5(arch_femto_mips 0 8))
	(_version ve4)
	(_time 1591798104991 2020.06.10 11:08:24)
	(_source(\../src/FemtoMIPS/femto_MIPS.vhd\))
	(_parameters tan)
	(_code 22767126257522352021647b252476242b25222521)
	(_ent
		(_time 1591797762991)
	)
	(_comp
		(clock_10ns
			(_object
				(_port(_int clk -1 0 11(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int clkIF_ID -1 0 15(_ent (_in))))
				(_port(_int clkCInst -1 0 15(_ent (_in))))
				(_port(_int clkPC -1 0 15(_ent (_in))))
				(_port(_int selPC -1 0 15(_ent (_in))))
				(_port(_int npcj 0 0 16(_ent (_in))))
				(_port(_int IF_IDout 1 0 17(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int RIout 2 0 21(_ent (_in))))
				(_port(_int dataw 3 0 22(_ent (_in))))
				(_port(_int enderw 4 0 23(_ent (_in))))
				(_port(_int rw -1 0 24(_ent (_in))))
				(_port(_int clkID_EX -1 0 24(_ent (_in))))
				(_port(_int cWBo 5 0 26(_ent (_out))))
				(_port(_int cMDo 6 0 27(_ent (_out))))
				(_port(_int cEXo 7 0 28(_ent (_out))))
				(_port(_int ID_EXout 8 0 29(_ent (_out))))
			)
		)
		(instruction_execution
			(_object
				(_port(_int ID_EXout 9 0 33(_ent (_in))))
				(_port(_int cWBo 10 0 34(_ent (_in))))
				(_port(_int cMDo 11 0 35(_ent (_in))))
				(_port(_int cEXo 12 0 36(_ent (_in))))
				(_port(_int clkEX_MD -1 0 37(_ent (_in))))
				(_port(_int cWBo1 10 0 39(_ent (_out))))
				(_port(_int cMDo1 11 0 40(_ent (_out))))
				(_port(_int zero -1 0 41(_ent (_out))))
				(_port(_int EX_MDout 13 0 43(_ent (_out))))
			)
		)
		(memoria_dado
			(_object
				(_port(_int EX_MDo 14 0 47(_ent (_in))))
				(_port(_int cWBo 15 0 48(_ent (_in))))
				(_port(_int cMDo 16 0 49(_ent (_in))))
				(_port(_int zero -1 0 50(_ent (_in))))
				(_port(_int clkMD_WB -1 0 50(_ent (_in))))
				(_port(_int npcj 17 0 52(_ent (_out))))
				(_port(_int pcsrc -1 0 53(_ent (_out))))
				(_port(_int cWBo1 15 0 54(_ent (_out))))
				(_port(_int MD_WBo 18 0 56(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int MD_WBo 19 0 60(_ent (_in))))
				(_port(_int cWBo 20 0 61(_ent (_in))))
				(_port(_int regWrite -1 0 63(_ent (_out))))
				(_port(_int enderw 21 0 64(_ent (_out))))
				(_port(_int dataw 22 0 65(_ent (_out))))
			)
		)
	)
	(_inst CLK_10 0 92(_comp clock_10ns)
		(_port
			((clk)(sig_clk))
		)
		(_use(_ent . clock_10ns)
		)
	)
	(_inst I_F 0 93(_comp instruction_fetch)
		(_port
			((clkIF_ID)(sig_clk))
			((clkCInst)(sig_clk))
			((clkPC)(sig_clk))
			((selPC)(sigMD_pcsrc))
			((npcj)(sigMD_npcj))
			((IF_IDout)(sigIF_IF_IDout))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst I_D 0 94(_comp instruction_decode)
		(_port
			((RIout)(sigIF_IF_IDout))
			((dataw)(sigWB_dataw))
			((enderw)(sigWB_enderw))
			((rw)(sigWB_regWrite))
			((clkID_EX)(sig_clk))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((ID_EXout)(sigID_ID_EXout))
		)
		(_use(_ent . instruction_decode)
		)
	)
	(_inst E_X 0 96(_comp instruction_execution)
		(_port
			((ID_EXout)(sigID_ID_EXout))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((clkEX_MD)(sig_clk))
			((cWBo1)(sigEX_cWBo1))
			((cMDo1)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((EX_MDout)(sigEX_EX_MDout))
		)
		(_use(_ent . instruction_execution)
		)
	)
	(_inst M_D 0 98(_comp memoria_dado)
		(_port
			((EX_MDo)(sigEX_EX_MDout))
			((cWBo)(sigEX_cWBo1))
			((cMDo)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((clkMD_WB)(sig_clk))
			((npcj)(sigMD_npcj))
			((pcsrc)(sigMD_pcsrc))
			((cWBo1)(sigMD_cWBo1))
			((MD_WBo)(sigMD_MD_WBo))
		)
		(_use(_ent . memoria_dado)
		)
	)
	(_inst W_B 0 100(_comp write_back)
		(_port
			((MD_WBo)(sigMD_MD_WBo))
			((cWBo)(sigMD_cWBo1))
			((regWrite)(sigWB_regWrite))
			((enderw)(sigWB_enderw))
			((dataw)(sigWB_dataw))
		)
		(_use(_ent . write_back)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 17(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 21(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 29(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~136 0 33(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 34(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 35(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 43(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1314 0 47(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 49(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 56(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1322 0 60(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 61(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 64(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_clk -1 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 70(_array -1((_dto i 63 i 0)))))
		(_sig(_int sigIF_IF_IDout 23 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int sigID_cWBo 24 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int sigID_cMDo 25 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int sigID_cEXo 26 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~1338 0 75(_array -1((_dto i 137 i 0)))))
		(_sig(_int sigID_ID_EXout 27 0 75(_arch(_uni))))
		(_sig(_int sigEX_cWBo1 24 0 77(_arch(_uni))))
		(_sig(_int sigEX_cMDo1 25 0 78(_arch(_uni))))
		(_sig(_int sigEX_zero -1 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1340 0 80(_array -1((_dto i 100 i 0)))))
		(_sig(_int sigEX_EX_MDout 28 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int sigMD_npcj 29 0 82(_arch(_uni))))
		(_sig(_int sigMD_pcsrc -1 0 83(_arch(_uni))))
		(_sig(_int sigMD_cWBo1 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1344 0 85(_array -1((_dto i 68 i 0)))))
		(_sig(_int sigMD_MD_WBo 30 0 85(_arch(_uni))))
		(_sig(_int sigWB_regWrite -1 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1346 0 88(_array -1((_dto i 4 i 0)))))
		(_sig(_int sigWB_enderw 31 0 88(_arch(_uni))))
		(_sig(_int sigWB_dataw 29 0 89(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 728           1591798105007 arch_clock_10ns
(_unit VHDL(clock_10ns 0 5(arch_clock_10ns 0 9))
	(_version ve4)
	(_time 1591798105008 2020.06.10 11:08:25)
	(_source(\../src/FemtoMIPS/clock_10ns.vhd\))
	(_parameters tan)
	(_code 32666437636530243031706b353133313234673531)
	(_ent
		(_time 1591794388483)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_out))))
		(_sig(_int sig_clk -1 0 11(_arch(_uni((i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_wait_for)(_trgt(1))(_read(1)))))
			(line__20(_arch 1 0 20(_assignment(_alias((clk)(sig_clk)))(_simpleassign BUF)(_trgt(0))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_clock_10ns 2 -1)
)
I 000063 55 3792          1591798105060 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591798105061 2020.06.10 11:08:25)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 60343c60353637776764723b346663676466696636)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591798105104 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591798105105 2020.06.10 11:08:25)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 8fdada81dad9db998d8a9fd5dd888f898c888f898c)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591798105132 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591798105133 2020.06.10 11:08:25)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code affaf9f8aff8afb9aefee9f0faa8aca9f9a9fba9ae)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591798105166 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591798105167 2020.06.10 11:08:25)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code ce9a929b9d9accd8c6cada9496c8c8cb98c8c7c8ca)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591798105207 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591798105208 2020.06.10 11:08:25)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code fda9a1adfcabaaeafdf8efa6a9fbfefaf9fbf4fbab)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591798105219 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591798105220 2020.06.10 11:08:25)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code 0c580e0a5a5b0c195b021e56580a0b0a050b0f0b08)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591798105250 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591798105251 2020.06.10 11:08:25)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 2c797928767b7f3a797d6a76782b242b282a292a79)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000067 55 6457          1591798105313 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591798105314 2020.06.10 11:08:25)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code 6a3e356a6e3c3d7d6b6d78313e6c696d6e6c636c3c)
	(_ent
		(_time 1591797966900)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ula0 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ula0)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 16(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 63(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591798105343 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591798105344 2020.06.10 11:08:25)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 89dcdc8788ded49f8fda9dd08e8fda8f8c8f8f8e8d)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591798105415 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591798105416 2020.06.10 11:08:25)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code c89d9d9d969fc8dec99bdb92cfce9ccec9cfcbce9e)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591798105445 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591798105446 2020.06.10 11:08:25)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code e7b2b4b4b3b0b2f0e0e8a4bdb7e0e2e1b4e1e6e0e2)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000058 55 3412          1591798105524 arch_memoria_dado
(_unit VHDL(memoria_dado 0 5(arch_memoria_dado 0 18))
	(_version ve4)
	(_time 1591798105525 2020.06.10 11:08:25)
	(_source(\../src/FemtoMIPS/MemoriaDado/memoria_dado.vhd\))
	(_parameters tan)
	(_code 35606130356235236030276f6d3334306333313334)
	(_ent
		(_time 1591760570463)
	)
	(_comp
		(and2
			(_object
				(_port(_int in1 -1 0 21(_ent (_in))))
				(_port(_int in2 -1 0 21(_ent (_in))))
				(_port(_int out1 -1 0 22(_ent (_out))))
			)
		)
		(cache_dados
			(_object
				(_port(_int endr 5 0 26(_ent (_in))))
				(_port(_int endw 5 0 26(_ent (_in))))
				(_port(_int dataw 5 0 26(_ent (_in))))
				(_port(_int memRead -1 0 27(_ent (_in))))
				(_port(_int memWrite -1 0 27(_ent (_in))))
				(_port(_int datao 5 0 28(_ent (_out))))
			)
		)
		(md_wb
			(_object
				(_port(_int cWBo 6 0 32(_ent (_in))))
				(_port(_int dmout 7 0 33(_ent (_in))))
				(_port(_int regout 7 0 33(_ent (_in))))
				(_port(_int endw 8 0 34(_ent (_in))))
				(_port(_int clkMD_WB -1 0 35(_ent (_in))))
				(_port(_int cWBo1 6 0 37(_ent (_out))))
				(_port(_int MD_WBo 9 0 38(_ent (_out))))
			)
		)
	)
	(_inst AND_2 0 44(_comp and2)
		(_port
			((in1)(cMDo(0)))
			((in2)(zero))
			((out1)(pcsrc))
		)
		(_use(_ent . and2)
		)
	)
	(_inst CACHED 0 45(_comp cache_dados)
		(_port
			((endr)(EX_MDo(d_63_32)))
			((endw)(EX_MDo(d_63_32)))
			((dataw)(EX_MDo(d_95_64)))
			((memRead)(cMDo(1)))
			((memWrite)(cMDo(2)))
			((datao)(sig_dmout))
		)
		(_use(_ent . cache_dados)
		)
	)
	(_inst MDWB 0 47(_comp md_wb)
		(_port
			((cWBo)(cWBo))
			((dmout)(sig_dmout))
			((regout)(EX_MDo(d_95_64)))
			((endw)(EX_MDo(d_100_96)))
			((clkMD_WB)(clkMD_WB))
			((cWBo1)(cWBo1))
			((MD_WBo)(MD_WBo))
		)
		(_use(_ent . md_wb)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 6(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 3 0 11(_ent(_out))))
		(_port(_int pcsrc -1 0 12(_ent(_out))))
		(_port(_int cWBo1 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 15(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 34(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 38(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dmout 10 0 41(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((npcj)(EX_MDo(d_31_0))))(_trgt(5))(_sens(0(d_31_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_memoria_dado 1 -1)
)
I 000050 55 637           1591798105554 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591798105555 2020.06.10 11:08:25)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code 54015557050304475606450e505250575652555201)
	(_ent
		(_time 1591758227550)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
I 000056 55 2183          1591798105635 arch_write_back
(_unit VHDL(write_back 0 5(arch_write_back 0 14))
	(_version ve4)
	(_time 1591798105636 2020.06.10 11:08:25)
	(_source(\../src/FemtoMIPS/WriteBack/write_back.vhd\))
	(_parameters tan)
	(_code a3f7a4f5a2f4feb4a6f6b6faa4a5a1a5a2a5a0a5f1)
	(_ent
		(_time 1591785556699)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int in1 4 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 18(_array -1((_dto c 3 i 0)))))
				(_port(_int in2 5 0 18(_ent (_in))))
				(_port(_int sel -1 0 19(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 20(_array -1((_dto c 4 i 0)))))
				(_port(_int out1 6 0 20(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 24(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(MD_WBo(d_31_0)))
			((in2)(MD_WBo(d_63_32)))
			((sel)(cWBo(0)))
			((out1)(dataw))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 6(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 3 0 11(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((regWrite)(cWBo(1))))(_simpleassign BUF)(_trgt(2))(_sens(1(1))))))
			(line__27(_arch 1 0 27(_assignment(_alias((enderw)(MD_WBo(d_68_64))))(_trgt(3))(_sens(0(d_68_64))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (1(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_write_back 5 -1)
)
I 000053 55 1021          1591798156297 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591798156298 2020.06.10 11:09:16)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code 929cc09c95c4ce87c59080c9cb919394c69597959a)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591798156335 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591798156336 2020.06.10 11:09:16)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code b2bce0e6b5e5b2a4e6b6a0e8eab4b3b7e4b5b2b5b0)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000056 55 7667          1591798156369 arch_femto_MIPS
(_unit VHDL(femto_mips 0 5(arch_femto_mips 0 8))
	(_version ve4)
	(_time 1591798156370 2020.06.10 11:09:16)
	(_source(\../src/FemtoMIPS/femto_MIPS.vhd\))
	(_parameters tan)
	(_code d1dfd183d586d1c6d3d29788d6d785d7d8d6d1d6d2)
	(_ent
		(_time 1591797762991)
	)
	(_comp
		(clock_10ns
			(_object
				(_port(_int clk -1 0 11(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int clkIF_ID -1 0 15(_ent (_in))))
				(_port(_int clkCInst -1 0 15(_ent (_in))))
				(_port(_int clkPC -1 0 15(_ent (_in))))
				(_port(_int selPC -1 0 15(_ent (_in))))
				(_port(_int npcj 0 0 16(_ent (_in))))
				(_port(_int IF_IDout 1 0 17(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int RIout 2 0 21(_ent (_in))))
				(_port(_int dataw 3 0 22(_ent (_in))))
				(_port(_int enderw 4 0 23(_ent (_in))))
				(_port(_int rw -1 0 24(_ent (_in))))
				(_port(_int clkID_EX -1 0 24(_ent (_in))))
				(_port(_int cWBo 5 0 26(_ent (_out))))
				(_port(_int cMDo 6 0 27(_ent (_out))))
				(_port(_int cEXo 7 0 28(_ent (_out))))
				(_port(_int ID_EXout 8 0 29(_ent (_out))))
			)
		)
		(instruction_execution
			(_object
				(_port(_int ID_EXout 9 0 33(_ent (_in))))
				(_port(_int cWBo 10 0 34(_ent (_in))))
				(_port(_int cMDo 11 0 35(_ent (_in))))
				(_port(_int cEXo 12 0 36(_ent (_in))))
				(_port(_int clkEX_MD -1 0 37(_ent (_in))))
				(_port(_int cWBo1 10 0 39(_ent (_out))))
				(_port(_int cMDo1 11 0 40(_ent (_out))))
				(_port(_int zero -1 0 41(_ent (_out))))
				(_port(_int EX_MDout 13 0 43(_ent (_out))))
			)
		)
		(memoria_dado
			(_object
				(_port(_int EX_MDo 14 0 47(_ent (_in))))
				(_port(_int cWBo 15 0 48(_ent (_in))))
				(_port(_int cMDo 16 0 49(_ent (_in))))
				(_port(_int zero -1 0 50(_ent (_in))))
				(_port(_int clkMD_WB -1 0 50(_ent (_in))))
				(_port(_int npcj 17 0 52(_ent (_out))))
				(_port(_int pcsrc -1 0 53(_ent (_out))))
				(_port(_int cWBo1 15 0 54(_ent (_out))))
				(_port(_int MD_WBo 18 0 56(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int MD_WBo 19 0 60(_ent (_in))))
				(_port(_int cWBo 20 0 61(_ent (_in))))
				(_port(_int regWrite -1 0 63(_ent (_out))))
				(_port(_int enderw 21 0 64(_ent (_out))))
				(_port(_int dataw 22 0 65(_ent (_out))))
			)
		)
	)
	(_inst CLK_10 0 92(_comp clock_10ns)
		(_port
			((clk)(sig_clk))
		)
		(_use(_ent . clock_10ns)
		)
	)
	(_inst I_F 0 93(_comp instruction_fetch)
		(_port
			((clkIF_ID)(sig_clk))
			((clkCInst)(sig_clk))
			((clkPC)(sig_clk))
			((selPC)(sigMD_pcsrc))
			((npcj)(sigMD_npcj))
			((IF_IDout)(sigIF_IF_IDout))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst I_D 0 94(_comp instruction_decode)
		(_port
			((RIout)(sigIF_IF_IDout))
			((dataw)(sigWB_dataw))
			((enderw)(sigWB_enderw))
			((rw)(sigWB_regWrite))
			((clkID_EX)(sig_clk))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((ID_EXout)(sigID_ID_EXout))
		)
		(_use(_ent . instruction_decode)
		)
	)
	(_inst E_X 0 96(_comp instruction_execution)
		(_port
			((ID_EXout)(sigID_ID_EXout))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((clkEX_MD)(sig_clk))
			((cWBo1)(sigEX_cWBo1))
			((cMDo1)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((EX_MDout)(sigEX_EX_MDout))
		)
		(_use(_ent . instruction_execution)
		)
	)
	(_inst M_D 0 98(_comp memoria_dado)
		(_port
			((EX_MDo)(sigEX_EX_MDout))
			((cWBo)(sigEX_cWBo1))
			((cMDo)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((clkMD_WB)(sig_clk))
			((npcj)(sigMD_npcj))
			((pcsrc)(sigMD_pcsrc))
			((cWBo1)(sigMD_cWBo1))
			((MD_WBo)(sigMD_MD_WBo))
		)
		(_use(_ent . memoria_dado)
		)
	)
	(_inst W_B 0 100(_comp write_back)
		(_port
			((MD_WBo)(sigMD_MD_WBo))
			((cWBo)(sigMD_cWBo1))
			((regWrite)(sigWB_regWrite))
			((enderw)(sigWB_enderw))
			((dataw)(sigWB_dataw))
		)
		(_use(_ent . write_back)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 17(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 21(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 29(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~136 0 33(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 34(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 35(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 43(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1314 0 47(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 49(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 56(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1322 0 60(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 61(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 64(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_clk -1 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 70(_array -1((_dto i 63 i 0)))))
		(_sig(_int sigIF_IF_IDout 23 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int sigID_cWBo 24 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int sigID_cMDo 25 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int sigID_cEXo 26 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~1338 0 75(_array -1((_dto i 137 i 0)))))
		(_sig(_int sigID_ID_EXout 27 0 75(_arch(_uni))))
		(_sig(_int sigEX_cWBo1 24 0 77(_arch(_uni))))
		(_sig(_int sigEX_cMDo1 25 0 78(_arch(_uni))))
		(_sig(_int sigEX_zero -1 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1340 0 80(_array -1((_dto i 100 i 0)))))
		(_sig(_int sigEX_EX_MDout 28 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int sigMD_npcj 29 0 82(_arch(_uni))))
		(_sig(_int sigMD_pcsrc -1 0 83(_arch(_uni))))
		(_sig(_int sigMD_cWBo1 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1344 0 85(_array -1((_dto i 68 i 0)))))
		(_sig(_int sigMD_MD_WBo 30 0 85(_arch(_uni))))
		(_sig(_int sigWB_regWrite -1 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1346 0 88(_array -1((_dto i 4 i 0)))))
		(_sig(_int sigWB_enderw 31 0 88(_arch(_uni))))
		(_sig(_int sigWB_dataw 29 0 89(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 728           1591798156389 arch_clock_10ns
(_unit VHDL(clock_10ns 0 5(arch_clock_10ns 0 9))
	(_version ve4)
	(_time 1591798156390 2020.06.10 11:09:16)
	(_source(\../src/FemtoMIPS/clock_10ns.vhd\))
	(_parameters tan)
	(_code e1efe4b2b3b6e3f7e3e2a3b8e6e2e0e2e1e7b4e6e2)
	(_ent
		(_time 1591794388483)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_out))))
		(_sig(_int sig_clk -1 0 11(_arch(_uni((i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_wait_for)(_trgt(1))(_read(1)))))
			(line__20(_arch 1 0 20(_assignment(_alias((clk)(sig_clk)))(_simpleassign BUF)(_trgt(0))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_clock_10ns 2 -1)
)
I 000063 55 3792          1591798156427 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591798156428 2020.06.10 11:09:16)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 0f0101090c595818080b1d545b090c080b09060959)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591798156832 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591798156833 2020.06.10 11:09:16)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code a6a9aef1a3f0f2b0a4a3b6fcf4a1a6a0a5a1a6a0a5)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591798156861 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591798156862 2020.06.10 11:09:16)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code c5cace909692c5d3c494839a90c2c6c393c391c3c4)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591798156898 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591798156899 2020.06.10 11:09:16)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code e4eae5b7e6b0e6f2ece0f0bebce2e2e1b2e2ede2e0)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591798156966 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591798156967 2020.06.10 11:09:16)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code 232d232775757434232631787725202427252a2575)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591798156978 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591798156979 2020.06.10 11:09:16)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code 323c6f3735653227653c2068663435343b35313536)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591798157009 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591798157010 2020.06.10 11:09:17)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 525d5851590501440703140806555a555654575407)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000067 55 6457          1591798157068 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591798157069 2020.06.10 11:09:17)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code 909e909fc5c6c787919782cbc496939794969996c6)
	(_ent
		(_time 1591797966900)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ula0 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ula0)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 16(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 63(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591798157140 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591798157141 2020.06.10 11:09:17)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code cfc0c59a919892d9c99cdb96c8c99cc9cac9c9c8cb)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591798157184 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591798157185 2020.06.10 11:09:17)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code fdf2f7adffaafdebfcaeeea7fafba9fbfcfafefbab)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591798157214 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591798157215 2020.06.10 11:09:17)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code 1d12491a1a4a480a1a125e474d1a181b4e1b1c1a18)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000058 55 3412          1591798157293 arch_memoria_dado
(_unit VHDL(memoria_dado 0 5(arch_memoria_dado 0 18))
	(_version ve4)
	(_time 1591798157294 2020.06.10 11:09:17)
	(_source(\../src/FemtoMIPS/MemoriaDado/memoria_dado.vhd\))
	(_parameters tan)
	(_code 6b656e6b3c3c6b7d3e6e7931336d6a6e3d6d6f6d6a)
	(_ent
		(_time 1591760570463)
	)
	(_comp
		(and2
			(_object
				(_port(_int in1 -1 0 21(_ent (_in))))
				(_port(_int in2 -1 0 21(_ent (_in))))
				(_port(_int out1 -1 0 22(_ent (_out))))
			)
		)
		(cache_dados
			(_object
				(_port(_int endr 5 0 26(_ent (_in))))
				(_port(_int endw 5 0 26(_ent (_in))))
				(_port(_int dataw 5 0 26(_ent (_in))))
				(_port(_int memRead -1 0 27(_ent (_in))))
				(_port(_int memWrite -1 0 27(_ent (_in))))
				(_port(_int datao 5 0 28(_ent (_out))))
			)
		)
		(md_wb
			(_object
				(_port(_int cWBo 6 0 32(_ent (_in))))
				(_port(_int dmout 7 0 33(_ent (_in))))
				(_port(_int regout 7 0 33(_ent (_in))))
				(_port(_int endw 8 0 34(_ent (_in))))
				(_port(_int clkMD_WB -1 0 35(_ent (_in))))
				(_port(_int cWBo1 6 0 37(_ent (_out))))
				(_port(_int MD_WBo 9 0 38(_ent (_out))))
			)
		)
	)
	(_inst AND_2 0 44(_comp and2)
		(_port
			((in1)(cMDo(0)))
			((in2)(zero))
			((out1)(pcsrc))
		)
		(_use(_ent . and2)
		)
	)
	(_inst CACHED 0 45(_comp cache_dados)
		(_port
			((endr)(EX_MDo(d_63_32)))
			((endw)(EX_MDo(d_63_32)))
			((dataw)(EX_MDo(d_95_64)))
			((memRead)(cMDo(1)))
			((memWrite)(cMDo(2)))
			((datao)(sig_dmout))
		)
		(_use(_ent . cache_dados)
		)
	)
	(_inst MDWB 0 47(_comp md_wb)
		(_port
			((cWBo)(cWBo))
			((dmout)(sig_dmout))
			((regout)(EX_MDo(d_95_64)))
			((endw)(EX_MDo(d_100_96)))
			((clkMD_WB)(clkMD_WB))
			((cWBo1)(cWBo1))
			((MD_WBo)(MD_WBo))
		)
		(_use(_ent . md_wb)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 6(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 3 0 11(_ent(_out))))
		(_port(_int pcsrc -1 0 12(_ent(_out))))
		(_port(_int cWBo1 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 15(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 34(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 38(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dmout 10 0 41(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((npcj)(EX_MDo(d_31_0))))(_trgt(5))(_sens(0(d_31_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_memoria_dado 1 -1)
)
I 000050 55 637           1591798157325 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591798157326 2020.06.10 11:09:17)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code 8a84da848eddda9988d89bd08e8c8e89888c8b8cdf)
	(_ent
		(_time 1591758227550)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
I 000056 55 2183          1591798157392 arch_write_back
(_unit VHDL(write_back 0 5(arch_write_back 0 14))
	(_version ve4)
	(_time 1591798157393 2020.06.10 11:09:17)
	(_source(\../src/FemtoMIPS/WriteBack/write_back.vhd\))
	(_parameters tan)
	(_code d8d78e8bd28f85cfdd8dcd81dfdedaded9dedbde8a)
	(_ent
		(_time 1591785556699)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int in1 4 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 18(_array -1((_dto c 3 i 0)))))
				(_port(_int in2 5 0 18(_ent (_in))))
				(_port(_int sel -1 0 19(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 20(_array -1((_dto c 4 i 0)))))
				(_port(_int out1 6 0 20(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 24(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(MD_WBo(d_31_0)))
			((in2)(MD_WBo(d_63_32)))
			((sel)(cWBo(0)))
			((out1)(dataw))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 6(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 3 0 11(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((regWrite)(cWBo(1))))(_simpleassign BUF)(_trgt(2))(_sens(1(1))))))
			(line__27(_arch 1 0 27(_assignment(_alias((enderw)(MD_WBo(d_68_64))))(_trgt(3))(_sens(0(d_68_64))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (1(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_write_back 5 -1)
)
I 000053 55 1021          1591798160084 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591798160085 2020.06.10 11:09:20)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code 5857095a550e044d0f5a4a03015b595e0c5f5d5f50)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591798160120 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591798160121 2020.06.10 11:09:20)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 77782676752077612373652d2f7176722170777075)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000056 55 7667          1591798160152 arch_femto_MIPS
(_unit VHDL(femto_mips 0 5(arch_femto_mips 0 8))
	(_version ve4)
	(_time 1591798160153 2020.06.10 11:09:20)
	(_source(\../src/FemtoMIPS/femto_MIPS.vhd\))
	(_parameters tan)
	(_code 9699959995c196819495d0cf9190c2909f91969195)
	(_ent
		(_time 1591797762991)
	)
	(_comp
		(clock_10ns
			(_object
				(_port(_int clk -1 0 11(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int clkIF_ID -1 0 15(_ent (_in))))
				(_port(_int clkCInst -1 0 15(_ent (_in))))
				(_port(_int clkPC -1 0 15(_ent (_in))))
				(_port(_int selPC -1 0 15(_ent (_in))))
				(_port(_int npcj 0 0 16(_ent (_in))))
				(_port(_int IF_IDout 1 0 17(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int RIout 2 0 21(_ent (_in))))
				(_port(_int dataw 3 0 22(_ent (_in))))
				(_port(_int enderw 4 0 23(_ent (_in))))
				(_port(_int rw -1 0 24(_ent (_in))))
				(_port(_int clkID_EX -1 0 24(_ent (_in))))
				(_port(_int cWBo 5 0 26(_ent (_out))))
				(_port(_int cMDo 6 0 27(_ent (_out))))
				(_port(_int cEXo 7 0 28(_ent (_out))))
				(_port(_int ID_EXout 8 0 29(_ent (_out))))
			)
		)
		(instruction_execution
			(_object
				(_port(_int ID_EXout 9 0 33(_ent (_in))))
				(_port(_int cWBo 10 0 34(_ent (_in))))
				(_port(_int cMDo 11 0 35(_ent (_in))))
				(_port(_int cEXo 12 0 36(_ent (_in))))
				(_port(_int clkEX_MD -1 0 37(_ent (_in))))
				(_port(_int cWBo1 10 0 39(_ent (_out))))
				(_port(_int cMDo1 11 0 40(_ent (_out))))
				(_port(_int zero -1 0 41(_ent (_out))))
				(_port(_int EX_MDout 13 0 43(_ent (_out))))
			)
		)
		(memoria_dado
			(_object
				(_port(_int EX_MDo 14 0 47(_ent (_in))))
				(_port(_int cWBo 15 0 48(_ent (_in))))
				(_port(_int cMDo 16 0 49(_ent (_in))))
				(_port(_int zero -1 0 50(_ent (_in))))
				(_port(_int clkMD_WB -1 0 50(_ent (_in))))
				(_port(_int npcj 17 0 52(_ent (_out))))
				(_port(_int pcsrc -1 0 53(_ent (_out))))
				(_port(_int cWBo1 15 0 54(_ent (_out))))
				(_port(_int MD_WBo 18 0 56(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int MD_WBo 19 0 60(_ent (_in))))
				(_port(_int cWBo 20 0 61(_ent (_in))))
				(_port(_int regWrite -1 0 63(_ent (_out))))
				(_port(_int enderw 21 0 64(_ent (_out))))
				(_port(_int dataw 22 0 65(_ent (_out))))
			)
		)
	)
	(_inst CLK_10 0 92(_comp clock_10ns)
		(_port
			((clk)(sig_clk))
		)
		(_use(_ent . clock_10ns)
		)
	)
	(_inst I_F 0 93(_comp instruction_fetch)
		(_port
			((clkIF_ID)(sig_clk))
			((clkCInst)(sig_clk))
			((clkPC)(sig_clk))
			((selPC)(sigMD_pcsrc))
			((npcj)(sigMD_npcj))
			((IF_IDout)(sigIF_IF_IDout))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst I_D 0 94(_comp instruction_decode)
		(_port
			((RIout)(sigIF_IF_IDout))
			((dataw)(sigWB_dataw))
			((enderw)(sigWB_enderw))
			((rw)(sigWB_regWrite))
			((clkID_EX)(sig_clk))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((ID_EXout)(sigID_ID_EXout))
		)
		(_use(_ent . instruction_decode)
		)
	)
	(_inst E_X 0 96(_comp instruction_execution)
		(_port
			((ID_EXout)(sigID_ID_EXout))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((clkEX_MD)(sig_clk))
			((cWBo1)(sigEX_cWBo1))
			((cMDo1)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((EX_MDout)(sigEX_EX_MDout))
		)
		(_use(_ent . instruction_execution)
		)
	)
	(_inst M_D 0 98(_comp memoria_dado)
		(_port
			((EX_MDo)(sigEX_EX_MDout))
			((cWBo)(sigEX_cWBo1))
			((cMDo)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((clkMD_WB)(sig_clk))
			((npcj)(sigMD_npcj))
			((pcsrc)(sigMD_pcsrc))
			((cWBo1)(sigMD_cWBo1))
			((MD_WBo)(sigMD_MD_WBo))
		)
		(_use(_ent . memoria_dado)
		)
	)
	(_inst W_B 0 100(_comp write_back)
		(_port
			((MD_WBo)(sigMD_MD_WBo))
			((cWBo)(sigMD_cWBo1))
			((regWrite)(sigWB_regWrite))
			((enderw)(sigWB_enderw))
			((dataw)(sigWB_dataw))
		)
		(_use(_ent . write_back)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 17(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 21(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 29(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~136 0 33(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 34(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 35(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 43(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1314 0 47(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 49(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 56(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1322 0 60(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 61(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 64(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_clk -1 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 70(_array -1((_dto i 63 i 0)))))
		(_sig(_int sigIF_IF_IDout 23 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int sigID_cWBo 24 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int sigID_cMDo 25 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int sigID_cEXo 26 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~1338 0 75(_array -1((_dto i 137 i 0)))))
		(_sig(_int sigID_ID_EXout 27 0 75(_arch(_uni))))
		(_sig(_int sigEX_cWBo1 24 0 77(_arch(_uni))))
		(_sig(_int sigEX_cMDo1 25 0 78(_arch(_uni))))
		(_sig(_int sigEX_zero -1 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1340 0 80(_array -1((_dto i 100 i 0)))))
		(_sig(_int sigEX_EX_MDout 28 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int sigMD_npcj 29 0 82(_arch(_uni))))
		(_sig(_int sigMD_pcsrc -1 0 83(_arch(_uni))))
		(_sig(_int sigMD_cWBo1 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1344 0 85(_array -1((_dto i 68 i 0)))))
		(_sig(_int sigMD_MD_WBo 30 0 85(_arch(_uni))))
		(_sig(_int sigWB_regWrite -1 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1346 0 88(_array -1((_dto i 4 i 0)))))
		(_sig(_int sigWB_enderw 31 0 88(_arch(_uni))))
		(_sig(_int sigWB_dataw 29 0 89(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 728           1591798160164 arch_clock_10ns
(_unit VHDL(clock_10ns 0 5(arch_clock_10ns 0 9))
	(_version ve4)
	(_time 1591798160165 2020.06.10 11:09:20)
	(_source(\../src/FemtoMIPS/clock_10ns.vhd\))
	(_parameters tan)
	(_code a6a9a0f1f3f1a4b0a4a5e4ffa1a5a7a5a6a0f3a1a5)
	(_ent
		(_time 1591794388483)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_out))))
		(_sig(_int sig_clk -1 0 11(_arch(_uni((i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_wait_for)(_trgt(1))(_read(1)))))
			(line__20(_arch 1 0 20(_assignment(_alias((clk)(sig_clk)))(_simpleassign BUF)(_trgt(0))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_clock_10ns 2 -1)
)
I 000063 55 3792          1591798160205 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591798160206 2020.06.10 11:09:20)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code d5dad987858382c2d2d1c78e81d3d6d2d1d3dcd383)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591798160249 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591798160250 2020.06.10 11:09:20)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code f4faf1a4f3a2a0e2f6f1e4aea6f3f4f2f7f3f4f2f7)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591798160280 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591798160281 2020.06.10 11:09:20)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 131d1614464413051242554c461410154515471512)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591798160315 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591798160316 2020.06.10 11:09:20)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 424d4d40461640544a4656181a44444714444b4446)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591798160352 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591798160353 2020.06.10 11:09:20)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code 616e6e61353736766164733a356762666567686737)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591798160361 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591798160362 2020.06.10 11:09:20)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code 717e237075267164267f632b257776777876727675)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591798160397 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591798160398 2020.06.10 11:09:20)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 909e959f99c7c386c5c1d6cac497989794969596c5)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000067 55 6457          1591798160455 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591798160456 2020.06.10 11:09:20)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code cfc0c09acc9998d8cec8dd949bc9ccc8cbc9c6c999)
	(_ent
		(_time 1591797966900)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ula0 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ula0)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 16(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 63(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591798160485 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591798160486 2020.06.10 11:09:20)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code eee0ebbdb3b9b3f8e8bdfab7e9e8bde8ebe8e8e9ea)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591798160522 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591798160523 2020.06.10 11:09:20)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code 0d03090b0f5a0d1b0c5e1e570a0b590b0c0a0e0b5b)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591798160552 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591798160553 2020.06.10 11:09:20)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code 2c222e282c7b793b2b236f767c2b292a7f2a2d2b29)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000058 55 3412          1591798160649 arch_memoria_dado
(_unit VHDL(memoria_dado 0 5(arch_memoria_dado 0 18))
	(_version ve4)
	(_time 1591798160650 2020.06.10 11:09:20)
	(_source(\../src/FemtoMIPS/MemoriaDado/memoria_dado.vhd\))
	(_parameters tan)
	(_code 8a85d984dedd8a9cdf8f98d0d28c8b8fdc8c8e8c8b)
	(_ent
		(_time 1591760570463)
	)
	(_comp
		(and2
			(_object
				(_port(_int in1 -1 0 21(_ent (_in))))
				(_port(_int in2 -1 0 21(_ent (_in))))
				(_port(_int out1 -1 0 22(_ent (_out))))
			)
		)
		(cache_dados
			(_object
				(_port(_int endr 5 0 26(_ent (_in))))
				(_port(_int endw 5 0 26(_ent (_in))))
				(_port(_int dataw 5 0 26(_ent (_in))))
				(_port(_int memRead -1 0 27(_ent (_in))))
				(_port(_int memWrite -1 0 27(_ent (_in))))
				(_port(_int datao 5 0 28(_ent (_out))))
			)
		)
		(md_wb
			(_object
				(_port(_int cWBo 6 0 32(_ent (_in))))
				(_port(_int dmout 7 0 33(_ent (_in))))
				(_port(_int regout 7 0 33(_ent (_in))))
				(_port(_int endw 8 0 34(_ent (_in))))
				(_port(_int clkMD_WB -1 0 35(_ent (_in))))
				(_port(_int cWBo1 6 0 37(_ent (_out))))
				(_port(_int MD_WBo 9 0 38(_ent (_out))))
			)
		)
	)
	(_inst AND_2 0 44(_comp and2)
		(_port
			((in1)(cMDo(0)))
			((in2)(zero))
			((out1)(pcsrc))
		)
		(_use(_ent . and2)
		)
	)
	(_inst CACHED 0 45(_comp cache_dados)
		(_port
			((endr)(EX_MDo(d_63_32)))
			((endw)(EX_MDo(d_63_32)))
			((dataw)(EX_MDo(d_95_64)))
			((memRead)(cMDo(1)))
			((memWrite)(cMDo(2)))
			((datao)(sig_dmout))
		)
		(_use(_ent . cache_dados)
		)
	)
	(_inst MDWB 0 47(_comp md_wb)
		(_port
			((cWBo)(cWBo))
			((dmout)(sig_dmout))
			((regout)(EX_MDo(d_95_64)))
			((endw)(EX_MDo(d_100_96)))
			((clkMD_WB)(clkMD_WB))
			((cWBo1)(cWBo1))
			((MD_WBo)(MD_WBo))
		)
		(_use(_ent . md_wb)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 6(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 3 0 11(_ent(_out))))
		(_port(_int pcsrc -1 0 12(_ent(_out))))
		(_port(_int cWBo1 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 15(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 34(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 38(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dmout 10 0 41(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((npcj)(EX_MDo(d_31_0))))(_trgt(5))(_sens(0(d_31_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_memoria_dado 1 -1)
)
I 000050 55 637           1591798160678 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591798160679 2020.06.10 11:09:20)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code a9a6affef5fef9baabfbb8f3adafadaaabafa8affc)
	(_ent
		(_time 1591758227550)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
I 000056 55 2183          1591798160741 arch_write_back
(_unit VHDL(write_back 0 5(arch_write_back 0 14))
	(_version ve4)
	(_time 1591798160742 2020.06.10 11:09:20)
	(_source(\../src/FemtoMIPS/WriteBack/write_back.vhd\))
	(_parameters tan)
	(_code e8e6e8bae2bfb5ffedbdfdb1efeeeaeee9eeebeeba)
	(_ent
		(_time 1591785556699)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int in1 4 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 18(_array -1((_dto c 3 i 0)))))
				(_port(_int in2 5 0 18(_ent (_in))))
				(_port(_int sel -1 0 19(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 20(_array -1((_dto c 4 i 0)))))
				(_port(_int out1 6 0 20(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 24(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(MD_WBo(d_31_0)))
			((in2)(MD_WBo(d_63_32)))
			((sel)(cWBo(0)))
			((out1)(dataw))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 6(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 3 0 11(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((regWrite)(cWBo(1))))(_simpleassign BUF)(_trgt(2))(_sens(1(1))))))
			(line__27(_arch 1 0 27(_assignment(_alias((enderw)(MD_WBo(d_68_64))))(_trgt(3))(_sens(0(d_68_64))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (1(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_write_back 5 -1)
)
I 000053 55 1021          1591798194921 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591798194922 2020.06.10 11:09:54)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code 7374737375252f66247161282a707275277476747b)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591798194965 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591798194966 2020.06.10 11:09:54)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 9394939c95c49385c79781c9cb959296c594939491)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000056 55 7667          1591798194999 arch_femto_MIPS
(_unit VHDL(femto_mips 0 5(arch_femto_mips 0 8))
	(_version ve4)
	(_time 1591798195000 2020.06.10 11:09:54)
	(_source(\../src/FemtoMIPS/femto_MIPS.vhd\))
	(_parameters tan)
	(_code b2b5e0e6b5e5b2a5b0b1f4ebb5b4e6b4bbb5b2b5b1)
	(_ent
		(_time 1591797762991)
	)
	(_comp
		(clock_10ns
			(_object
				(_port(_int clk -1 0 11(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int clkIF_ID -1 0 15(_ent (_in))))
				(_port(_int clkCInst -1 0 15(_ent (_in))))
				(_port(_int clkPC -1 0 15(_ent (_in))))
				(_port(_int selPC -1 0 15(_ent (_in))))
				(_port(_int npcj 0 0 16(_ent (_in))))
				(_port(_int IF_IDout 1 0 17(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int RIout 2 0 21(_ent (_in))))
				(_port(_int dataw 3 0 22(_ent (_in))))
				(_port(_int enderw 4 0 23(_ent (_in))))
				(_port(_int rw -1 0 24(_ent (_in))))
				(_port(_int clkID_EX -1 0 24(_ent (_in))))
				(_port(_int cWBo 5 0 26(_ent (_out))))
				(_port(_int cMDo 6 0 27(_ent (_out))))
				(_port(_int cEXo 7 0 28(_ent (_out))))
				(_port(_int ID_EXout 8 0 29(_ent (_out))))
			)
		)
		(instruction_execution
			(_object
				(_port(_int ID_EXout 9 0 33(_ent (_in))))
				(_port(_int cWBo 10 0 34(_ent (_in))))
				(_port(_int cMDo 11 0 35(_ent (_in))))
				(_port(_int cEXo 12 0 36(_ent (_in))))
				(_port(_int clkEX_MD -1 0 37(_ent (_in))))
				(_port(_int cWBo1 10 0 39(_ent (_out))))
				(_port(_int cMDo1 11 0 40(_ent (_out))))
				(_port(_int zero -1 0 41(_ent (_out))))
				(_port(_int EX_MDout 13 0 43(_ent (_out))))
			)
		)
		(memoria_dado
			(_object
				(_port(_int EX_MDo 14 0 47(_ent (_in))))
				(_port(_int cWBo 15 0 48(_ent (_in))))
				(_port(_int cMDo 16 0 49(_ent (_in))))
				(_port(_int zero -1 0 50(_ent (_in))))
				(_port(_int clkMD_WB -1 0 50(_ent (_in))))
				(_port(_int npcj 17 0 52(_ent (_out))))
				(_port(_int pcsrc -1 0 53(_ent (_out))))
				(_port(_int cWBo1 15 0 54(_ent (_out))))
				(_port(_int MD_WBo 18 0 56(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int MD_WBo 19 0 60(_ent (_in))))
				(_port(_int cWBo 20 0 61(_ent (_in))))
				(_port(_int regWrite -1 0 63(_ent (_out))))
				(_port(_int enderw 21 0 64(_ent (_out))))
				(_port(_int dataw 22 0 65(_ent (_out))))
			)
		)
	)
	(_inst CLK_10 0 92(_comp clock_10ns)
		(_port
			((clk)(sig_clk))
		)
		(_use(_ent . clock_10ns)
		)
	)
	(_inst I_F 0 93(_comp instruction_fetch)
		(_port
			((clkIF_ID)(sig_clk))
			((clkCInst)(sig_clk))
			((clkPC)(sig_clk))
			((selPC)(sigMD_pcsrc))
			((npcj)(sigMD_npcj))
			((IF_IDout)(sigIF_IF_IDout))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst I_D 0 94(_comp instruction_decode)
		(_port
			((RIout)(sigIF_IF_IDout))
			((dataw)(sigWB_dataw))
			((enderw)(sigWB_enderw))
			((rw)(sigWB_regWrite))
			((clkID_EX)(sig_clk))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((ID_EXout)(sigID_ID_EXout))
		)
		(_use(_ent . instruction_decode)
		)
	)
	(_inst E_X 0 96(_comp instruction_execution)
		(_port
			((ID_EXout)(sigID_ID_EXout))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((clkEX_MD)(sig_clk))
			((cWBo1)(sigEX_cWBo1))
			((cMDo1)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((EX_MDout)(sigEX_EX_MDout))
		)
		(_use(_ent . instruction_execution)
		)
	)
	(_inst M_D 0 98(_comp memoria_dado)
		(_port
			((EX_MDo)(sigEX_EX_MDout))
			((cWBo)(sigEX_cWBo1))
			((cMDo)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((clkMD_WB)(sig_clk))
			((npcj)(sigMD_npcj))
			((pcsrc)(sigMD_pcsrc))
			((cWBo1)(sigMD_cWBo1))
			((MD_WBo)(sigMD_MD_WBo))
		)
		(_use(_ent . memoria_dado)
		)
	)
	(_inst W_B 0 100(_comp write_back)
		(_port
			((MD_WBo)(sigMD_MD_WBo))
			((cWBo)(sigMD_cWBo1))
			((regWrite)(sigWB_regWrite))
			((enderw)(sigWB_enderw))
			((dataw)(sigWB_dataw))
		)
		(_use(_ent . write_back)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 17(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 21(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 29(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~136 0 33(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 34(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 35(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 43(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1314 0 47(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 49(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 56(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1322 0 60(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 61(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 64(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_clk -1 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 70(_array -1((_dto i 63 i 0)))))
		(_sig(_int sigIF_IF_IDout 23 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int sigID_cWBo 24 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int sigID_cMDo 25 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int sigID_cEXo 26 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~1338 0 75(_array -1((_dto i 137 i 0)))))
		(_sig(_int sigID_ID_EXout 27 0 75(_arch(_uni))))
		(_sig(_int sigEX_cWBo1 24 0 77(_arch(_uni))))
		(_sig(_int sigEX_cMDo1 25 0 78(_arch(_uni))))
		(_sig(_int sigEX_zero -1 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1340 0 80(_array -1((_dto i 100 i 0)))))
		(_sig(_int sigEX_EX_MDout 28 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int sigMD_npcj 29 0 82(_arch(_uni))))
		(_sig(_int sigMD_pcsrc -1 0 83(_arch(_uni))))
		(_sig(_int sigMD_cWBo1 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1344 0 85(_array -1((_dto i 68 i 0)))))
		(_sig(_int sigMD_MD_WBo 30 0 85(_arch(_uni))))
		(_sig(_int sigWB_regWrite -1 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1346 0 88(_array -1((_dto i 4 i 0)))))
		(_sig(_int sigWB_enderw 31 0 88(_arch(_uni))))
		(_sig(_int sigWB_dataw 29 0 89(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 728           1591798195018 arch_clock_10ns
(_unit VHDL(clock_10ns 0 5(arch_clock_10ns 0 9))
	(_version ve4)
	(_time 1591798195019 2020.06.10 11:09:55)
	(_source(\../src/FemtoMIPS/clock_10ns.vhd\))
	(_parameters tan)
	(_code d1d686838386d3c7d3d29388d6d2d0d2d1d784d6d2)
	(_ent
		(_time 1591794388483)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_out))))
		(_sig(_int sig_clk -1 0 11(_arch(_uni((i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_wait_for)(_trgt(1))(_read(1)))))
			(line__20(_arch 1 0 20(_assignment(_alias((clk)(sig_clk)))(_simpleassign BUF)(_trgt(0))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_clock_10ns 2 -1)
)
I 000063 55 3792          1591798195064 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591798195065 2020.06.10 11:09:55)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 00075c06555657170704125b540603070406090656)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591798195179 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591798195180 2020.06.10 11:09:55)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 6d6b386d3a3b397b6f687d373f6a6d6b6e6a6d6b6e)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591798195207 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591798195208 2020.06.10 11:09:55)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 8d8bdb838fda8d9b8cdccbd2d88a8e8bdb8bd98b8c)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591798195242 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591798195243 2020.06.10 11:09:55)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code acabf0fbf9f8aebaa4a8b8f6f4aaaaa9faaaa5aaa8)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591798195334 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591798195335 2020.06.10 11:09:55)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code 0a0d550c0e5c5d1d0a0f18515e0c090d0e0c030c5c)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591798195345 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591798195346 2020.06.10 11:09:55)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code 191e1b1e154e190c4e170b434d1f1e1f101e1a1e1d)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591798195378 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591798195379 2020.06.10 11:09:55)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 393f6c3c396e6a2f6c687f636d3e313e3d3f3c3f6c)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000067 55 6457          1591798195438 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591798195439 2020.06.10 11:09:55)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code 77702876252120607670652c2371747073717e7121)
	(_ent
		(_time 1591797966900)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ula0 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ula0)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 16(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 63(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591798195522 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591798195523 2020.06.10 11:09:55)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code c5c39090c89298d3c396d19cc2c396c3c0c3c3c2c1)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591798195564 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591798195565 2020.06.10 11:09:55)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code f4f2a1a4a6a3f4e2f5a7e7aef3f2a0f2f5f3f7f2a2)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591798195608 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591798195609 2020.06.10 11:09:55)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code 1316161443444604141c5049431416154015121416)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000058 55 3412          1591798195717 arch_memoria_dado
(_unit VHDL(memoria_dado 0 5(arch_memoria_dado 0 18))
	(_version ve4)
	(_time 1591798195718 2020.06.10 11:09:55)
	(_source(\../src/FemtoMIPS/MemoriaDado/memoria_dado.vhd\))
	(_parameters tan)
	(_code 8185d58f85d68197d48493dbd9878084d787858780)
	(_ent
		(_time 1591760570463)
	)
	(_comp
		(and2
			(_object
				(_port(_int in1 -1 0 21(_ent (_in))))
				(_port(_int in2 -1 0 21(_ent (_in))))
				(_port(_int out1 -1 0 22(_ent (_out))))
			)
		)
		(cache_dados
			(_object
				(_port(_int endr 5 0 26(_ent (_in))))
				(_port(_int endw 5 0 26(_ent (_in))))
				(_port(_int dataw 5 0 26(_ent (_in))))
				(_port(_int memRead -1 0 27(_ent (_in))))
				(_port(_int memWrite -1 0 27(_ent (_in))))
				(_port(_int datao 5 0 28(_ent (_out))))
			)
		)
		(md_wb
			(_object
				(_port(_int cWBo 6 0 32(_ent (_in))))
				(_port(_int dmout 7 0 33(_ent (_in))))
				(_port(_int regout 7 0 33(_ent (_in))))
				(_port(_int endw 8 0 34(_ent (_in))))
				(_port(_int clkMD_WB -1 0 35(_ent (_in))))
				(_port(_int cWBo1 6 0 37(_ent (_out))))
				(_port(_int MD_WBo 9 0 38(_ent (_out))))
			)
		)
	)
	(_inst AND_2 0 44(_comp and2)
		(_port
			((in1)(cMDo(0)))
			((in2)(zero))
			((out1)(pcsrc))
		)
		(_use(_ent . and2)
		)
	)
	(_inst CACHED 0 45(_comp cache_dados)
		(_port
			((endr)(EX_MDo(d_63_32)))
			((endw)(EX_MDo(d_63_32)))
			((dataw)(EX_MDo(d_95_64)))
			((memRead)(cMDo(1)))
			((memWrite)(cMDo(2)))
			((datao)(sig_dmout))
		)
		(_use(_ent . cache_dados)
		)
	)
	(_inst MDWB 0 47(_comp md_wb)
		(_port
			((cWBo)(cWBo))
			((dmout)(sig_dmout))
			((regout)(EX_MDo(d_95_64)))
			((endw)(EX_MDo(d_100_96)))
			((clkMD_WB)(clkMD_WB))
			((cWBo1)(cWBo1))
			((MD_WBo)(MD_WBo))
		)
		(_use(_ent . md_wb)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 6(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 3 0 11(_ent(_out))))
		(_port(_int pcsrc -1 0 12(_ent(_out))))
		(_port(_int cWBo1 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 15(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 34(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 38(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dmout 10 0 41(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((npcj)(EX_MDo(d_31_0))))(_trgt(5))(_sens(0(d_31_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_memoria_dado 1 -1)
)
I 000050 55 637           1591798195758 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591798195759 2020.06.10 11:09:55)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code b0b4b1e4e5e7e0a3b2e2a1eab4b6b4b3b2b6b1b6e5)
	(_ent
		(_time 1591758227550)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
I 000056 55 2183          1591798195849 arch_write_back
(_unit VHDL(write_back 0 5(arch_write_back 0 14))
	(_version ve4)
	(_time 1591798195850 2020.06.10 11:09:55)
	(_source(\../src/FemtoMIPS/WriteBack/write_back.vhd\))
	(_parameters tan)
	(_code 0d080b0a5b5a501a085818540a0b0f0b0c0b0e0b5f)
	(_ent
		(_time 1591785556699)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int in1 4 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 18(_array -1((_dto c 3 i 0)))))
				(_port(_int in2 5 0 18(_ent (_in))))
				(_port(_int sel -1 0 19(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 20(_array -1((_dto c 4 i 0)))))
				(_port(_int out1 6 0 20(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 24(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(MD_WBo(d_31_0)))
			((in2)(MD_WBo(d_63_32)))
			((sel)(cWBo(0)))
			((out1)(dataw))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 6(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 3 0 11(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((regWrite)(cWBo(1))))(_simpleassign BUF)(_trgt(2))(_sens(1(1))))))
			(line__27(_arch 1 0 27(_assignment(_alias((enderw)(MD_WBo(d_68_64))))(_trgt(3))(_sens(0(d_68_64))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (1(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_write_back 5 -1)
)
I 000053 55 1021          1591798207762 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591798207763 2020.06.10 11:10:07)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code 9092929e95c6cc85c79282cbc9939196c497959798)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591798207800 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591798207801 2020.06.10 11:10:07)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code bebcbceaeee9bea8eabaace4e6b8bfbbe8b9beb9bc)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000056 55 7667          1591798207833 arch_femto_MIPS
(_unit VHDL(femto_mips 0 5(arch_femto_mips 0 8))
	(_version ve4)
	(_time 1591798207834 2020.06.10 11:10:07)
	(_source(\../src/FemtoMIPS/femto_MIPS.vhd\))
	(_parameters tan)
	(_code dedc8e8c8e89dec9dcdd9887d9d88ad8d7d9ded9dd)
	(_ent
		(_time 1591797762991)
	)
	(_comp
		(clock_10ns
			(_object
				(_port(_int clk -1 0 11(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int clkIF_ID -1 0 15(_ent (_in))))
				(_port(_int clkCInst -1 0 15(_ent (_in))))
				(_port(_int clkPC -1 0 15(_ent (_in))))
				(_port(_int selPC -1 0 15(_ent (_in))))
				(_port(_int npcj 0 0 16(_ent (_in))))
				(_port(_int IF_IDout 1 0 17(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int RIout 2 0 21(_ent (_in))))
				(_port(_int dataw 3 0 22(_ent (_in))))
				(_port(_int enderw 4 0 23(_ent (_in))))
				(_port(_int rw -1 0 24(_ent (_in))))
				(_port(_int clkID_EX -1 0 24(_ent (_in))))
				(_port(_int cWBo 5 0 26(_ent (_out))))
				(_port(_int cMDo 6 0 27(_ent (_out))))
				(_port(_int cEXo 7 0 28(_ent (_out))))
				(_port(_int ID_EXout 8 0 29(_ent (_out))))
			)
		)
		(instruction_execution
			(_object
				(_port(_int ID_EXout 9 0 33(_ent (_in))))
				(_port(_int cWBo 10 0 34(_ent (_in))))
				(_port(_int cMDo 11 0 35(_ent (_in))))
				(_port(_int cEXo 12 0 36(_ent (_in))))
				(_port(_int clkEX_MD -1 0 37(_ent (_in))))
				(_port(_int cWBo1 10 0 39(_ent (_out))))
				(_port(_int cMDo1 11 0 40(_ent (_out))))
				(_port(_int zero -1 0 41(_ent (_out))))
				(_port(_int EX_MDout 13 0 43(_ent (_out))))
			)
		)
		(memoria_dado
			(_object
				(_port(_int EX_MDo 14 0 47(_ent (_in))))
				(_port(_int cWBo 15 0 48(_ent (_in))))
				(_port(_int cMDo 16 0 49(_ent (_in))))
				(_port(_int zero -1 0 50(_ent (_in))))
				(_port(_int clkMD_WB -1 0 50(_ent (_in))))
				(_port(_int npcj 17 0 52(_ent (_out))))
				(_port(_int pcsrc -1 0 53(_ent (_out))))
				(_port(_int cWBo1 15 0 54(_ent (_out))))
				(_port(_int MD_WBo 18 0 56(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int MD_WBo 19 0 60(_ent (_in))))
				(_port(_int cWBo 20 0 61(_ent (_in))))
				(_port(_int regWrite -1 0 63(_ent (_out))))
				(_port(_int enderw 21 0 64(_ent (_out))))
				(_port(_int dataw 22 0 65(_ent (_out))))
			)
		)
	)
	(_inst CLK_10 0 92(_comp clock_10ns)
		(_port
			((clk)(sig_clk))
		)
		(_use(_ent . clock_10ns)
		)
	)
	(_inst I_F 0 93(_comp instruction_fetch)
		(_port
			((clkIF_ID)(sig_clk))
			((clkCInst)(sig_clk))
			((clkPC)(sig_clk))
			((selPC)(sigMD_pcsrc))
			((npcj)(sigMD_npcj))
			((IF_IDout)(sigIF_IF_IDout))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst I_D 0 94(_comp instruction_decode)
		(_port
			((RIout)(sigIF_IF_IDout))
			((dataw)(sigWB_dataw))
			((enderw)(sigWB_enderw))
			((rw)(sigWB_regWrite))
			((clkID_EX)(sig_clk))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((ID_EXout)(sigID_ID_EXout))
		)
		(_use(_ent . instruction_decode)
		)
	)
	(_inst E_X 0 96(_comp instruction_execution)
		(_port
			((ID_EXout)(sigID_ID_EXout))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((clkEX_MD)(sig_clk))
			((cWBo1)(sigEX_cWBo1))
			((cMDo1)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((EX_MDout)(sigEX_EX_MDout))
		)
		(_use(_ent . instruction_execution)
		)
	)
	(_inst M_D 0 98(_comp memoria_dado)
		(_port
			((EX_MDo)(sigEX_EX_MDout))
			((cWBo)(sigEX_cWBo1))
			((cMDo)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((clkMD_WB)(sig_clk))
			((npcj)(sigMD_npcj))
			((pcsrc)(sigMD_pcsrc))
			((cWBo1)(sigMD_cWBo1))
			((MD_WBo)(sigMD_MD_WBo))
		)
		(_use(_ent . memoria_dado)
		)
	)
	(_inst W_B 0 100(_comp write_back)
		(_port
			((MD_WBo)(sigMD_MD_WBo))
			((cWBo)(sigMD_cWBo1))
			((regWrite)(sigWB_regWrite))
			((enderw)(sigWB_enderw))
			((dataw)(sigWB_dataw))
		)
		(_use(_ent . write_back)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 17(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 21(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 29(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~136 0 33(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 34(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 35(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 43(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1314 0 47(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 49(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 56(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1322 0 60(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 61(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 64(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_clk -1 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 70(_array -1((_dto i 63 i 0)))))
		(_sig(_int sigIF_IF_IDout 23 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int sigID_cWBo 24 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int sigID_cMDo 25 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int sigID_cEXo 26 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~1338 0 75(_array -1((_dto i 137 i 0)))))
		(_sig(_int sigID_ID_EXout 27 0 75(_arch(_uni))))
		(_sig(_int sigEX_cWBo1 24 0 77(_arch(_uni))))
		(_sig(_int sigEX_cMDo1 25 0 78(_arch(_uni))))
		(_sig(_int sigEX_zero -1 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1340 0 80(_array -1((_dto i 100 i 0)))))
		(_sig(_int sigEX_EX_MDout 28 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int sigMD_npcj 29 0 82(_arch(_uni))))
		(_sig(_int sigMD_pcsrc -1 0 83(_arch(_uni))))
		(_sig(_int sigMD_cWBo1 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1344 0 85(_array -1((_dto i 68 i 0)))))
		(_sig(_int sigMD_MD_WBo 30 0 85(_arch(_uni))))
		(_sig(_int sigWB_regWrite -1 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1346 0 88(_array -1((_dto i 4 i 0)))))
		(_sig(_int sigWB_enderw 31 0 88(_arch(_uni))))
		(_sig(_int sigWB_dataw 29 0 89(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 728           1591798207844 arch_clock_10ns
(_unit VHDL(clock_10ns 0 5(arch_clock_10ns 0 9))
	(_version ve4)
	(_time 1591798207845 2020.06.10 11:10:07)
	(_source(\../src/FemtoMIPS/clock_10ns.vhd\))
	(_parameters tan)
	(_code edefb8beeabaeffbefeeafb4eaeeeceeedebb8eaee)
	(_ent
		(_time 1591794388483)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_out))))
		(_sig(_int sig_clk -1 0 11(_arch(_uni((i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_wait_for)(_trgt(1))(_read(1)))))
			(line__20(_arch 1 0 20(_assignment(_alias((clk)(sig_clk)))(_simpleassign BUF)(_trgt(0))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_clock_10ns 2 -1)
)
I 000063 55 3792          1591798207886 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591798207887 2020.06.10 11:10:07)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 0d0e040b0c5b5a1a0a091f56590b0e0a090b040b5b)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 792           1591798207929 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591798207930 2020.06.10 11:10:07)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 3b393b3e6a6d6f2d393e2b61693c3b3d383c3b3d38)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 1 -1)
)
I 000052 55 938           1591798207958 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591798207959 2020.06.10 11:10:07)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 5b5958585f0c5b4d5a0a1d040e5c585d0d5d0f5d5a)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 930           1591798207994 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591798207995 2020.06.10 11:10:07)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 7a79737b2d2e786c727e6e20227c7c7f2c7c737c7e)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(2))(_read(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 1 -1)
)
I 000064 55 5529          1591798208039 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591798208040 2020.06.10 11:10:08)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code a9aaa0fef5fffebea9acbbf2fdafaaaeadafa0afff)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591798208050 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591798208051 2020.06.10 11:10:08)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code b8bbececb5efb8adefb6aae2ecbebfbeb1bfbbbfbc)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591798208080 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591798208081 2020.06.10 11:10:08)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code d8dadb8ad98f8bce8d899e828cdfd0dfdcdeddde8d)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000067 55 6457          1591798208148 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591798208149 2020.06.10 11:10:08)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code 16151e11454041011711044d4210151112101f1040)
	(_ent
		(_time 1591797966900)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ula0 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ula0)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 16(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 63(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591798208183 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591798208184 2020.06.10 11:10:08)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 35373730386268233366216c323366333033333231)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591798208222 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591798208223 2020.06.10 11:10:08)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code 64666664363364726537773e636230626563676232)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591798208251 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591798208252 2020.06.10 11:10:08)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code 8486808ad3d3d193838bc7ded4838182d782858381)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000058 55 3412          1591798208324 arch_memoria_dado
(_unit VHDL(memoria_dado 0 5(arch_memoria_dado 0 18))
	(_version ve4)
	(_time 1591798208325 2020.06.10 11:10:08)
	(_source(\../src/FemtoMIPS/MemoriaDado/memoria_dado.vhd\))
	(_parameters tan)
	(_code c2c19797c595c2d497c7d0989ac4c3c794c4c6c4c3)
	(_ent
		(_time 1591760570463)
	)
	(_comp
		(and2
			(_object
				(_port(_int in1 -1 0 21(_ent (_in))))
				(_port(_int in2 -1 0 21(_ent (_in))))
				(_port(_int out1 -1 0 22(_ent (_out))))
			)
		)
		(cache_dados
			(_object
				(_port(_int endr 5 0 26(_ent (_in))))
				(_port(_int endw 5 0 26(_ent (_in))))
				(_port(_int dataw 5 0 26(_ent (_in))))
				(_port(_int memRead -1 0 27(_ent (_in))))
				(_port(_int memWrite -1 0 27(_ent (_in))))
				(_port(_int datao 5 0 28(_ent (_out))))
			)
		)
		(md_wb
			(_object
				(_port(_int cWBo 6 0 32(_ent (_in))))
				(_port(_int dmout 7 0 33(_ent (_in))))
				(_port(_int regout 7 0 33(_ent (_in))))
				(_port(_int endw 8 0 34(_ent (_in))))
				(_port(_int clkMD_WB -1 0 35(_ent (_in))))
				(_port(_int cWBo1 6 0 37(_ent (_out))))
				(_port(_int MD_WBo 9 0 38(_ent (_out))))
			)
		)
	)
	(_inst AND_2 0 44(_comp and2)
		(_port
			((in1)(cMDo(0)))
			((in2)(zero))
			((out1)(pcsrc))
		)
		(_use(_ent . and2)
		)
	)
	(_inst CACHED 0 45(_comp cache_dados)
		(_port
			((endr)(EX_MDo(d_63_32)))
			((endw)(EX_MDo(d_63_32)))
			((dataw)(EX_MDo(d_95_64)))
			((memRead)(cMDo(1)))
			((memWrite)(cMDo(2)))
			((datao)(sig_dmout))
		)
		(_use(_ent . cache_dados)
		)
	)
	(_inst MDWB 0 47(_comp md_wb)
		(_port
			((cWBo)(cWBo))
			((dmout)(sig_dmout))
			((regout)(EX_MDo(d_95_64)))
			((endw)(EX_MDo(d_100_96)))
			((clkMD_WB)(clkMD_WB))
			((cWBo1)(cWBo1))
			((MD_WBo)(MD_WBo))
		)
		(_use(_ent . md_wb)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 6(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 3 0 11(_ent(_out))))
		(_port(_int pcsrc -1 0 12(_ent(_out))))
		(_port(_int cWBo1 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 15(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 34(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 38(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dmout 10 0 41(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((npcj)(EX_MDo(d_31_0))))(_trgt(5))(_sens(0(d_31_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_memoria_dado 1 -1)
)
I 000050 55 637           1591798208353 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591798208354 2020.06.10 11:10:08)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code e1e2e1b2b5b6b1f2e3b3f0bbe5e7e5e2e3e7e0e7b4)
	(_ent
		(_time 1591758227550)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
I 000056 55 2183          1591798208436 arch_write_back
(_unit VHDL(write_back 0 5(arch_write_back 0 14))
	(_version ve4)
	(_time 1591798208437 2020.06.10 11:10:08)
	(_source(\../src/FemtoMIPS/WriteBack/write_back.vhd\))
	(_parameters tan)
	(_code 2f2d2a2a7b7872382a7a3a7628292d292e292c297d)
	(_ent
		(_time 1591785556699)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int in1 4 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 18(_array -1((_dto c 3 i 0)))))
				(_port(_int in2 5 0 18(_ent (_in))))
				(_port(_int sel -1 0 19(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 20(_array -1((_dto c 4 i 0)))))
				(_port(_int out1 6 0 20(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 24(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(MD_WBo(d_31_0)))
			((in2)(MD_WBo(d_63_32)))
			((sel)(cWBo(0)))
			((out1)(dataw))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 6(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 3 0 11(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((regWrite)(cWBo(1))))(_simpleassign BUF)(_trgt(2))(_sens(1(1))))))
			(line__27(_arch 1 0 27(_assignment(_alias((enderw)(MD_WBo(d_68_64))))(_trgt(3))(_sens(0(d_68_64))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (1(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_write_back 5 -1)
)
I 000048 55 1028          1591816537485 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591816537486 2020.06.10 16:15:37)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 16111611134042001416064c441116101511161015)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_pcout 1 0 13(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(1))(_read(0)))))
			(line__22(_arch 1 0 22(_assignment(_alias((pcout)(sig_pcout)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 2 -1)
)
I 000048 55 1028          1591817112835 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591817112836 2020.06.10 16:25:12)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 86d2818883d0d290848696dcd48186808581868085)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_pcout 1 0 13(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(1))(_read(0)))))
			(line__22(_arch 1 0 22(_assignment(_alias((pcout)(sig_pcout)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 2 -1)
)
I 000051 55 1147          1591818798646 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591818798647 2020.06.10 16:53:18)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code bab4b3eeedeeb8acb2bbaee0e2bcbcbfecbcb3bcbe)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1((_dto i 63 i 0)))))
		(_sig(_int sig_out1 2 0 13(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(4))(_sens(2))(_read(0)(1)))))
			(line__22(_arch 1 0 22(_assignment(_alias((out1)(sig_out1)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 2 -1)
)
I 000051 55 1147          1591818844931 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591818844932 2020.06.10 16:54:04)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 83868f8d86d781958b8297d9db858586d5858a8587)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1((_dto i 63 i 0)))))
		(_sig(_int sig_out1 2 0 13(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(4))(_sens(2))(_read(0)(1)))))
			(line__22(_arch 1 0 22(_assignment(_alias((out1)(sig_out1)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 2 -1)
)
I 000051 55 1147          1591819455307 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591819455308 2020.06.10 17:04:15)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code cac4c69f9d9ec8dcc2cbde9092cccccf9cccc3ccce)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1((_dto i 63 i 0)))))
		(_sig(_int sig_out1 2 0 13(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(4))(_sens(2))(_read(0)(1)))))
			(line__22(_arch 1 0 22(_assignment(_alias((out1)(sig_out1)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 2 -1)
)
I 000051 55 1147          1591819935111 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591819935112 2020.06.10 17:12:15)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 0f5d0e095f5b0d19070e1b555709090a590906090b)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1((_dto i 63 i 0)))))
		(_sig(_int sig_out1 2 0 13(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(4))(_sens(2))(_read(0)(1)))))
			(line__22(_arch 1 0 22(_assignment(_alias((out1)(sig_out1)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 2 -1)
)
I 000048 55 1028          1591819939492 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591819939493 2020.06.10 17:12:19)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 26742f22237072302426367c742126202521262025)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_pcout 1 0 13(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(1))(_read(0)))))
			(line__22(_arch 1 0 22(_assignment(_alias((pcout)(sig_pcout)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 2 -1)
)
I 000051 55 1225          1591820293417 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591820293418 2020.06.10 17:18:13)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code a8aaf7ffa6fcaabea0a6bcf2f0aeaeadfeaea1aeac)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1((_dto i 63 i 0)))))
		(_sig(_int sig_out1 2 0 13(_arch(_uni(_string \"0010000001000010000000000000000000000000000000000000000000000100"\)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(4))(_sens(2))(_read(0)(1)))))
			(line__23(_arch 1 0 23(_assignment(_alias((out1)(sig_out1)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 2 -1)
)
I 000051 55 2581          1591820731340 arch_id_ex
(_unit VHDL(id_ex 0 5(arch_id_ex 0 21))
	(_version ve4)
	(_time 1591820731341 2020.06.10 17:25:31)
	(_source(\../src/FemtoMIPS/InstructionDecode/id_ex.vhd\))
	(_parameters tan)
	(_code 4a1a16481f1e485c4d1c5210124c4e4f1c4c4f4d42)
	(_ent
		(_time 1591749029210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int cMD 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cEX 2 0 8(_ent(_in))))
		(_port(_int cWBo 0 0 10(_ent(_out))))
		(_port(_int cMDo 1 0 11(_ent(_out))))
		(_port(_int cEXo 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 3 0 14(_ent(_in))))
		(_port(_int rega 3 0 14(_ent(_in))))
		(_port(_int regb 3 0 14(_ent(_in))))
		(_port(_int sext 3 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rt 4 0 15(_ent(_in))))
		(_port(_int rd 4 0 15(_ent(_in))))
		(_port(_int clkID_EX -1 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 18(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 5 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo 6 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMDo 7 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEXo 8 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 26(_array -1((_dto i 137 i 0)))))
		(_sig(_int sig_ID_EXout 9 0 26(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(14)(15)(16)(17))(_sens(12))(_read(0)(1)(2)(6)(7)(8)(9)(10)(11)))))
			(line__38(_arch 1 0 38(_assignment(_alias((cWBo)(sig_cWBo)))(_trgt(3))(_sens(14)))))
			(line__39(_arch 2 0 39(_assignment(_alias((cMDo)(sig_cMDo)))(_trgt(4))(_sens(15)))))
			(line__40(_arch 3 0 40(_assignment(_alias((cEXo)(sig_cEXo)))(_trgt(5))(_sens(16)))))
			(line__41(_arch 4 0 41(_assignment(_alias((ID_EXout)(sig_ID_EXout)))(_trgt(13))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_id_ex 5 -1)
)
I 000051 55 2578          1591820743032 arch_id_ex
(_unit VHDL(id_ex 0 5(arch_id_ex 0 21))
	(_version ve4)
	(_time 1591820743033 2020.06.10 17:25:43)
	(_source(\../src/FemtoMIPS/InstructionDecode/id_ex.vhd\))
	(_parameters tan)
	(_code 01055b07045503170657195b590705045707040609)
	(_ent
		(_time 1591749029210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int cMD 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cEX 2 0 8(_ent(_in))))
		(_port(_int cWBo 0 0 10(_ent(_out))))
		(_port(_int cMDo 1 0 11(_ent(_out))))
		(_port(_int cEXo 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 3 0 14(_ent(_in))))
		(_port(_int rega 3 0 14(_ent(_in))))
		(_port(_int regb 3 0 14(_ent(_in))))
		(_port(_int sext 3 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rt 4 0 15(_ent(_in))))
		(_port(_int rd 4 0 15(_ent(_in))))
		(_port(_int clkID_EX -1 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 18(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 5 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo 6 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMDo 7 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEXo 8 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 26(_array -1((_dto i 137 i 0)))))
		(_sig(_int sig_ID_EXout 9 0 26(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(14)(15)(16)(17))(_sens(12))(_read(0)(1)(2)(7)(8)(9)(10)(11)))))
			(line__38(_arch 1 0 38(_assignment(_alias((cWBo)(sig_cWBo)))(_trgt(3))(_sens(14)))))
			(line__39(_arch 2 0 39(_assignment(_alias((cMDo)(sig_cMDo)))(_trgt(4))(_sens(15)))))
			(line__40(_arch 3 0 40(_assignment(_alias((cEXo)(sig_cEXo)))(_trgt(5))(_sens(16)))))
			(line__41(_arch 4 0 41(_assignment(_alias((ID_EXout)(sig_ID_EXout)))(_trgt(13))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_id_ex 5 -1)
)
I 000051 55 2581          1591820749634 arch_id_ex
(_unit VHDL(id_ex 0 5(arch_id_ex 0 21))
	(_version ve4)
	(_time 1591820749635 2020.06.10 17:25:49)
	(_source(\../src/FemtoMIPS/InstructionDecode/id_ex.vhd\))
	(_parameters tan)
	(_code c3c1cf96c497c1d5c495db999bc5c7c695c5c6c4cb)
	(_ent
		(_time 1591749029210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int cMD 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cEX 2 0 8(_ent(_in))))
		(_port(_int cWBo 0 0 10(_ent(_out))))
		(_port(_int cMDo 1 0 11(_ent(_out))))
		(_port(_int cEXo 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 3 0 14(_ent(_in))))
		(_port(_int rega 3 0 14(_ent(_in))))
		(_port(_int regb 3 0 14(_ent(_in))))
		(_port(_int sext 3 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rt 4 0 15(_ent(_in))))
		(_port(_int rd 4 0 15(_ent(_in))))
		(_port(_int clkID_EX -1 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 18(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 5 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo 6 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMDo 7 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEXo 8 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 26(_array -1((_dto i 137 i 0)))))
		(_sig(_int sig_ID_EXout 9 0 26(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(14)(15)(16)(17))(_sens(12))(_read(0)(1)(2)(6)(7)(8)(9)(10)(11)))))
			(line__38(_arch 1 0 38(_assignment(_alias((cWBo)(sig_cWBo)))(_trgt(3))(_sens(14)))))
			(line__39(_arch 2 0 39(_assignment(_alias((cMDo)(sig_cMDo)))(_trgt(4))(_sens(15)))))
			(line__40(_arch 3 0 40(_assignment(_alias((cEXo)(sig_cEXo)))(_trgt(5))(_sens(16)))))
			(line__41(_arch 4 0 41(_assignment(_alias((ID_EXout)(sig_ID_EXout)))(_trgt(13))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_id_ex 5 -1)
)
I 000051 55 2366          1591821140218 arch_ex_md
(_unit VHDL(ex_md 0 5(arch_ex_md 0 20))
	(_version ve4)
	(_time 1591821140219 2020.06.10 17:32:20)
	(_source(\../src/FemtoMIPS/InstructionExecution/ex_md.vhd\))
	(_parameters tan)
	(_code 8481d38b88d08692d28b90ded0838c81d282d08280)
	(_ent
		(_time 1591821128728)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int ulao 2 0 10(_ent(_in))))
		(_port(_int reg 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int endreg 3 0 11(_ent(_in))))
		(_port(_int clkEX_MD -1 0 12(_ent(_in)(_event))))
		(_port(_int cWBo1 0 0 14(_ent(_out))))
		(_port(_int cMDo1 1 0 15(_ent(_out))))
		(_port(_int zeroo -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 17(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 4 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo1 5 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMDo1 6 0 23(_arch(_uni))))
		(_sig(_int sig_zeroo -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 25(_array -1((_dto i 100 i 0)))))
		(_sig(_int sig_EX_MDo 7 0 25(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(12)(13)(14)(15))(_sens(7))(_read(0)(1)(2)(3)(4)(5)(6)))))
			(line__37(_arch 1 0 37(_assignment(_alias((cWBo1)(sig_cWBo1)))(_trgt(8))(_sens(12)))))
			(line__38(_arch 2 0 38(_assignment(_alias((cMDo1)(sig_cMDo1)))(_trgt(9))(_sens(13)))))
			(line__39(_arch 3 0 39(_assignment(_alias((zeroo)(sig_zeroo)))(_simpleassign BUF)(_trgt(10))(_sens(14)))))
			(line__40(_arch 4 0 40(_assignment(_alias((EX_MDo)(sig_EX_MDo)))(_trgt(11))(_sens(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_ex_md 5 -1)
)
I 000051 55 1667          1591821442843 arch_md_wb
(_unit VHDL(md_wb 0 5(arch_md_wb 0 15))
	(_version ve4)
	(_time 1591821442844 2020.06.10 17:37:22)
	(_source(\../src/FemtoMIPS/MemoriaDado/md_wb.vhd\))
	(_parameters tan)
	(_code 96c4cb9994c2948190c584cc93909293c091919094)
	(_ent
		(_time 1591759388821)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dmout 1 0 7(_ent(_in))))
		(_port(_int regout 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int endw 2 0 8(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in)(_event))))
		(_port(_int cWBo1 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 12(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 3 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo1 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 18(_array -1((_dto i 68 i 0)))))
		(_sig(_int sig_MD_WBo 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(7)(8))(_sens(4))(_read(0)(1)(2)(3)))))
			(line__28(_arch 1 0 28(_assignment(_alias((cWBo1)(sig_cWBo1)))(_trgt(5))(_sens(7)))))
			(line__29(_arch 2 0 29(_assignment(_alias((MD_WBo)(sig_MD_WBo)))(_trgt(6))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_md_wb 3 -1)
)
I 000053 55 1021          1591821695372 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591821695373 2020.06.10 17:41:35)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code 095d590e055f551c5e0b1b52500a080f5d0e0c0e01)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591821695430 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591821695431 2020.06.10 17:41:35)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 47131745451047511343551d1f4146421140474045)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000056 55 7667          1591821695508 arch_femto_MIPS
(_unit VHDL(femto_mips 0 5(arch_femto_mips 0 8))
	(_version ve4)
	(_time 1591821695509 2020.06.10 17:41:35)
	(_source(\../src/FemtoMIPS/femto_MIPS.vhd\))
	(_parameters tan)
	(_code 96c2949995c196819495d0cf9190c2909f91969195)
	(_ent
		(_time 1591797762991)
	)
	(_comp
		(clock_10ns
			(_object
				(_port(_int clk -1 0 11(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int clkIF_ID -1 0 15(_ent (_in))))
				(_port(_int clkCInst -1 0 15(_ent (_in))))
				(_port(_int clkPC -1 0 15(_ent (_in))))
				(_port(_int selPC -1 0 15(_ent (_in))))
				(_port(_int npcj 0 0 16(_ent (_in))))
				(_port(_int IF_IDout 1 0 17(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int RIout 2 0 21(_ent (_in))))
				(_port(_int dataw 3 0 22(_ent (_in))))
				(_port(_int enderw 4 0 23(_ent (_in))))
				(_port(_int rw -1 0 24(_ent (_in))))
				(_port(_int clkID_EX -1 0 24(_ent (_in))))
				(_port(_int cWBo 5 0 26(_ent (_out))))
				(_port(_int cMDo 6 0 27(_ent (_out))))
				(_port(_int cEXo 7 0 28(_ent (_out))))
				(_port(_int ID_EXout 8 0 29(_ent (_out))))
			)
		)
		(instruction_execution
			(_object
				(_port(_int ID_EXout 9 0 33(_ent (_in))))
				(_port(_int cWBo 10 0 34(_ent (_in))))
				(_port(_int cMDo 11 0 35(_ent (_in))))
				(_port(_int cEXo 12 0 36(_ent (_in))))
				(_port(_int clkEX_MD -1 0 37(_ent (_in))))
				(_port(_int cWBo1 10 0 39(_ent (_out))))
				(_port(_int cMDo1 11 0 40(_ent (_out))))
				(_port(_int zero -1 0 41(_ent (_out))))
				(_port(_int EX_MDout 13 0 43(_ent (_out))))
			)
		)
		(memoria_dado
			(_object
				(_port(_int EX_MDo 14 0 47(_ent (_in))))
				(_port(_int cWBo 15 0 48(_ent (_in))))
				(_port(_int cMDo 16 0 49(_ent (_in))))
				(_port(_int zero -1 0 50(_ent (_in))))
				(_port(_int clkMD_WB -1 0 50(_ent (_in))))
				(_port(_int npcj 17 0 52(_ent (_out))))
				(_port(_int pcsrc -1 0 53(_ent (_out))))
				(_port(_int cWBo1 15 0 54(_ent (_out))))
				(_port(_int MD_WBo 18 0 56(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int MD_WBo 19 0 60(_ent (_in))))
				(_port(_int cWBo 20 0 61(_ent (_in))))
				(_port(_int regWrite -1 0 63(_ent (_out))))
				(_port(_int enderw 21 0 64(_ent (_out))))
				(_port(_int dataw 22 0 65(_ent (_out))))
			)
		)
	)
	(_inst CLK_10 0 92(_comp clock_10ns)
		(_port
			((clk)(sig_clk))
		)
		(_use(_ent . clock_10ns)
		)
	)
	(_inst I_F 0 93(_comp instruction_fetch)
		(_port
			((clkIF_ID)(sig_clk))
			((clkCInst)(sig_clk))
			((clkPC)(sig_clk))
			((selPC)(sigMD_pcsrc))
			((npcj)(sigMD_npcj))
			((IF_IDout)(sigIF_IF_IDout))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst I_D 0 94(_comp instruction_decode)
		(_port
			((RIout)(sigIF_IF_IDout))
			((dataw)(sigWB_dataw))
			((enderw)(sigWB_enderw))
			((rw)(sigWB_regWrite))
			((clkID_EX)(sig_clk))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((ID_EXout)(sigID_ID_EXout))
		)
		(_use(_ent . instruction_decode)
		)
	)
	(_inst E_X 0 96(_comp instruction_execution)
		(_port
			((ID_EXout)(sigID_ID_EXout))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((clkEX_MD)(sig_clk))
			((cWBo1)(sigEX_cWBo1))
			((cMDo1)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((EX_MDout)(sigEX_EX_MDout))
		)
		(_use(_ent . instruction_execution)
		)
	)
	(_inst M_D 0 98(_comp memoria_dado)
		(_port
			((EX_MDo)(sigEX_EX_MDout))
			((cWBo)(sigEX_cWBo1))
			((cMDo)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((clkMD_WB)(sig_clk))
			((npcj)(sigMD_npcj))
			((pcsrc)(sigMD_pcsrc))
			((cWBo1)(sigMD_cWBo1))
			((MD_WBo)(sigMD_MD_WBo))
		)
		(_use(_ent . memoria_dado)
		)
	)
	(_inst W_B 0 100(_comp write_back)
		(_port
			((MD_WBo)(sigMD_MD_WBo))
			((cWBo)(sigMD_cWBo1))
			((regWrite)(sigWB_regWrite))
			((enderw)(sigWB_enderw))
			((dataw)(sigWB_dataw))
		)
		(_use(_ent . write_back)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 17(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 21(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 29(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~136 0 33(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 34(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 35(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 43(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1314 0 47(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 49(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 56(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1322 0 60(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 61(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 64(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_clk -1 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 70(_array -1((_dto i 63 i 0)))))
		(_sig(_int sigIF_IF_IDout 23 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int sigID_cWBo 24 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int sigID_cMDo 25 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int sigID_cEXo 26 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~1338 0 75(_array -1((_dto i 137 i 0)))))
		(_sig(_int sigID_ID_EXout 27 0 75(_arch(_uni))))
		(_sig(_int sigEX_cWBo1 24 0 77(_arch(_uni))))
		(_sig(_int sigEX_cMDo1 25 0 78(_arch(_uni))))
		(_sig(_int sigEX_zero -1 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1340 0 80(_array -1((_dto i 100 i 0)))))
		(_sig(_int sigEX_EX_MDout 28 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int sigMD_npcj 29 0 82(_arch(_uni))))
		(_sig(_int sigMD_pcsrc -1 0 83(_arch(_uni))))
		(_sig(_int sigMD_cWBo1 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1344 0 85(_array -1((_dto i 68 i 0)))))
		(_sig(_int sigMD_MD_WBo 30 0 85(_arch(_uni))))
		(_sig(_int sigWB_regWrite -1 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1346 0 88(_array -1((_dto i 4 i 0)))))
		(_sig(_int sigWB_enderw 31 0 88(_arch(_uni))))
		(_sig(_int sigWB_dataw 29 0 89(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 728           1591821695519 arch_clock_10ns
(_unit VHDL(clock_10ns 0 5(arch_clock_10ns 0 9))
	(_version ve4)
	(_time 1591821695520 2020.06.10 17:41:35)
	(_source(\../src/FemtoMIPS/clock_10ns.vhd\))
	(_parameters tan)
	(_code a5f1a2f2f3f2a7b3a7a6e7fca2a6a4a6a5a3f0a2a6)
	(_ent
		(_time 1591794388483)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_out))))
		(_sig(_int sig_clk -1 0 11(_arch(_uni((i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_wait_for)(_trgt(1))(_read(1)))))
			(line__20(_arch 1 0 20(_assignment(_alias((clk)(sig_clk)))(_simpleassign BUF)(_trgt(0))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_clock_10ns 2 -1)
)
I 000063 55 3792          1591821695579 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591821695580 2020.06.10 17:41:35)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code e4b0e9b7b5b2b3f3e3e0f6bfb0e2e7e3e0e2ede2b2)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 1028          1591821695632 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591821695633 2020.06.10 17:41:35)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 134616141345470511130349411413151014131510)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_pcout 1 0 13(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(1))(_read(0)))))
			(line__22(_arch 1 0 22(_assignment(_alias((pcout)(sig_pcout)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 2 -1)
)
I 000052 55 938           1591821695720 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591821695721 2020.06.10 17:41:35)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 70257671262770667121362f257773762676247671)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 1225          1591821695777 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591821695778 2020.06.10 17:41:35)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 9fcb9390cfcb9d8997918bc5c799999ac99996999b)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1((_dto i 63 i 0)))))
		(_sig(_int sig_out1 2 0 13(_arch(_uni(_string \"0010000001000010000000000000000000000000000000000000000000000100"\)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(4))(_sens(2))(_read(0)(1)))))
			(line__23(_arch 1 0 23(_assignment(_alias((out1)(sig_out1)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 2 -1)
)
I 000064 55 5529          1591821695807 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591821695808 2020.06.10 17:41:35)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code beeab2eabee8e9a9bebbace5eab8bdb9bab8b7b8e8)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591821695832 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591821695833 2020.06.10 17:41:35)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code de8a8f8c8e89decb89d0cc848ad8d9d8d7d9ddd9da)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591821695882 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591821695883 2020.06.10 17:41:35)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 0d58080b505a5e1b585c4b57590a050a090b080b58)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000051 55 2581          1591821695945 arch_id_ex
(_unit VHDL(id_ex 0 5(arch_id_ex 0 21))
	(_version ve4)
	(_time 1591821695946 2020.06.10 17:41:35)
	(_source(\../src/FemtoMIPS/InstructionDecode/id_ex.vhd\))
	(_parameters tan)
	(_code 4b1f44491d1f495d4c1d5311134d4f4e1d4d4e4c43)
	(_ent
		(_time 1591749029210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int cMD 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cEX 2 0 8(_ent(_in))))
		(_port(_int cWBo 0 0 10(_ent(_out))))
		(_port(_int cMDo 1 0 11(_ent(_out))))
		(_port(_int cEXo 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 3 0 14(_ent(_in))))
		(_port(_int rega 3 0 14(_ent(_in))))
		(_port(_int regb 3 0 14(_ent(_in))))
		(_port(_int sext 3 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rt 4 0 15(_ent(_in))))
		(_port(_int rd 4 0 15(_ent(_in))))
		(_port(_int clkID_EX -1 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 18(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 5 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo 6 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMDo 7 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEXo 8 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 26(_array -1((_dto i 137 i 0)))))
		(_sig(_int sig_ID_EXout 9 0 26(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(14)(15)(16)(17))(_sens(12))(_read(0)(1)(2)(6)(7)(8)(9)(10)(11)))))
			(line__38(_arch 1 0 38(_assignment(_alias((cWBo)(sig_cWBo)))(_trgt(3))(_sens(14)))))
			(line__39(_arch 2 0 39(_assignment(_alias((cMDo)(sig_cMDo)))(_trgt(4))(_sens(15)))))
			(line__40(_arch 3 0 40(_assignment(_alias((cEXo)(sig_cEXo)))(_trgt(5))(_sens(16)))))
			(line__41(_arch 4 0 41(_assignment(_alias((ID_EXout)(sig_ID_EXout)))(_trgt(13))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_id_ex 5 -1)
)
I 000067 55 6731          1591821696023 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591821696024 2020.06.10 17:41:36)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code 99cd9696c5cfce8e989e8bc2cd9f9a9e9d9f909fcf)
	(_ent
		(_time 1591797966900)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ula0 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ula0)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_implicit)
			(_port
				((cWBo)(cWBo))
				((cMDo)(cMDo))
				((npcj)(npcj))
				((zero)(zero))
				((ula0)(ula0))
				((reg)(reg))
				((endreg)(endreg))
				((clkEX_MD)(clkEX_MD))
				((cWBo1)(cWBo1))
				((cMDo1)(cMDo1))
				((zeroo)(zeroo))
				((EX_MDo)(EX_MDo))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 16(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 63(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591821696132 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591821696133 2020.06.10 17:41:36)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 0752030108505a110154135e000154010201010003)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591821696213 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591821696214 2020.06.10 17:41:36)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code 55005156060255435406460f525301535452565303)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591821696283 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591821696284 2020.06.10 17:41:36)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code a3f6a1f4f3f4f6b4a4ace0f9f3a4a6a5f0a5a2a4a6)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000051 55 2366          1591821696370 arch_ex_md
(_unit VHDL(ex_md 0 5(arch_ex_md 0 20))
	(_version ve4)
	(_time 1591821696371 2020.06.10 17:41:36)
	(_source(\../src/FemtoMIPS/InstructionExecution/ex_md.vhd\))
	(_parameters tan)
	(_code f1a5f3a0f8a5f3e7a7fee5aba5f6f9f4a7f7a5f7f5)
	(_ent
		(_time 1591821128728)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int ulao 2 0 10(_ent(_in))))
		(_port(_int reg 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int endreg 3 0 11(_ent(_in))))
		(_port(_int clkEX_MD -1 0 12(_ent(_in)(_event))))
		(_port(_int cWBo1 0 0 14(_ent(_out))))
		(_port(_int cMDo1 1 0 15(_ent(_out))))
		(_port(_int zeroo -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 17(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 4 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo1 5 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMDo1 6 0 23(_arch(_uni))))
		(_sig(_int sig_zeroo -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 25(_array -1((_dto i 100 i 0)))))
		(_sig(_int sig_EX_MDo 7 0 25(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(12)(13)(14)(15))(_sens(7))(_read(0)(1)(2)(3)(4)(5)(6)))))
			(line__37(_arch 1 0 37(_assignment(_alias((cWBo1)(sig_cWBo1)))(_trgt(8))(_sens(12)))))
			(line__38(_arch 2 0 38(_assignment(_alias((cMDo1)(sig_cMDo1)))(_trgt(9))(_sens(13)))))
			(line__39(_arch 3 0 39(_assignment(_alias((zeroo)(sig_zeroo)))(_simpleassign BUF)(_trgt(10))(_sens(14)))))
			(line__40(_arch 4 0 40(_assignment(_alias((EX_MDo)(sig_EX_MDo)))(_trgt(11))(_sens(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_ex_md 5 -1)
)
I 000058 55 3412          1591821696432 arch_memoria_dado
(_unit VHDL(memoria_dado 0 5(arch_memoria_dado 0 18))
	(_version ve4)
	(_time 1591821696433 2020.06.10 17:41:36)
	(_source(\../src/FemtoMIPS/MemoriaDado/memoria_dado.vhd\))
	(_parameters tan)
	(_code 2f7b732b7c782f397a2a3d7577292e2a79292b292e)
	(_ent
		(_time 1591760570463)
	)
	(_comp
		(and2
			(_object
				(_port(_int in1 -1 0 21(_ent (_in))))
				(_port(_int in2 -1 0 21(_ent (_in))))
				(_port(_int out1 -1 0 22(_ent (_out))))
			)
		)
		(cache_dados
			(_object
				(_port(_int endr 5 0 26(_ent (_in))))
				(_port(_int endw 5 0 26(_ent (_in))))
				(_port(_int dataw 5 0 26(_ent (_in))))
				(_port(_int memRead -1 0 27(_ent (_in))))
				(_port(_int memWrite -1 0 27(_ent (_in))))
				(_port(_int datao 5 0 28(_ent (_out))))
			)
		)
		(md_wb
			(_object
				(_port(_int cWBo 6 0 32(_ent (_in))))
				(_port(_int dmout 7 0 33(_ent (_in))))
				(_port(_int regout 7 0 33(_ent (_in))))
				(_port(_int endw 8 0 34(_ent (_in))))
				(_port(_int clkMD_WB -1 0 35(_ent (_in))))
				(_port(_int cWBo1 6 0 37(_ent (_out))))
				(_port(_int MD_WBo 9 0 38(_ent (_out))))
			)
		)
	)
	(_inst AND_2 0 44(_comp and2)
		(_port
			((in1)(cMDo(0)))
			((in2)(zero))
			((out1)(pcsrc))
		)
		(_use(_ent . and2)
		)
	)
	(_inst CACHED 0 45(_comp cache_dados)
		(_port
			((endr)(EX_MDo(d_63_32)))
			((endw)(EX_MDo(d_63_32)))
			((dataw)(EX_MDo(d_95_64)))
			((memRead)(cMDo(1)))
			((memWrite)(cMDo(2)))
			((datao)(sig_dmout))
		)
		(_use(_ent . cache_dados)
		)
	)
	(_inst MDWB 0 47(_comp md_wb)
		(_port
			((cWBo)(cWBo))
			((dmout)(sig_dmout))
			((regout)(EX_MDo(d_95_64)))
			((endw)(EX_MDo(d_100_96)))
			((clkMD_WB)(clkMD_WB))
			((cWBo1)(cWBo1))
			((MD_WBo)(MD_WBo))
		)
		(_use(_ent . md_wb)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 6(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 3 0 11(_ent(_out))))
		(_port(_int pcsrc -1 0 12(_ent(_out))))
		(_port(_int cWBo1 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 15(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 34(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 38(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dmout 10 0 41(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((npcj)(EX_MDo(d_31_0))))(_trgt(5))(_sens(0(d_31_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_memoria_dado 1 -1)
)
I 000050 55 637           1591821696487 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591821696488 2020.06.10 17:41:36)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code 6e3a676e6e393e7d6c3c7f346a686a6d6c686f683b)
	(_ent
		(_time 1591758227550)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
I 000051 55 1667          1591821696573 arch_md_wb
(_unit VHDL(md_wb 0 5(arch_md_wb 0 15))
	(_version ve4)
	(_time 1591821696574 2020.06.10 17:41:36)
	(_source(\../src/FemtoMIPS/MemoriaDado/md_wb.vhd\))
	(_parameters tan)
	(_code bce8e0e8ebe8beabbaefaee6b9bab8b9eabbbbbabe)
	(_ent
		(_time 1591759388821)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dmout 1 0 7(_ent(_in))))
		(_port(_int regout 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int endw 2 0 8(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in)(_event))))
		(_port(_int cWBo1 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 12(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 3 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo1 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 18(_array -1((_dto i 68 i 0)))))
		(_sig(_int sig_MD_WBo 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(7)(8))(_sens(4))(_read(0)(1)(2)(3)))))
			(line__28(_arch 1 0 28(_assignment(_alias((cWBo1)(sig_cWBo1)))(_trgt(5))(_sens(7)))))
			(line__29(_arch 2 0 29(_assignment(_alias((MD_WBo)(sig_MD_WBo)))(_trgt(6))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_md_wb 3 -1)
)
I 000056 55 2183          1591821696646 arch_write_back
(_unit VHDL(write_back 0 5(arch_write_back 0 14))
	(_version ve4)
	(_time 1591821696647 2020.06.10 17:41:36)
	(_source(\../src/FemtoMIPS/WriteBack/write_back.vhd\))
	(_parameters tan)
	(_code 0a5f040d595d571d0f5f1f530d0c080c0b0c090c58)
	(_ent
		(_time 1591785556699)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int in1 4 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 18(_array -1((_dto c 3 i 0)))))
				(_port(_int in2 5 0 18(_ent (_in))))
				(_port(_int sel -1 0 19(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 20(_array -1((_dto c 4 i 0)))))
				(_port(_int out1 6 0 20(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 24(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(MD_WBo(d_31_0)))
			((in2)(MD_WBo(d_63_32)))
			((sel)(cWBo(0)))
			((out1)(dataw))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 6(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 3 0 11(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((regWrite)(cWBo(1))))(_simpleassign BUF)(_trgt(2))(_sens(1(1))))))
			(line__27(_arch 1 0 27(_assignment(_alias((enderw)(MD_WBo(d_68_64))))(_trgt(3))(_sens(0(d_68_64))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (1(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_write_back 5 -1)
)
I 000067 55 6457          1591821745881 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591821745882 2020.06.10 17:42:25)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code 5d5c5d5e5c0b0a4a5c5a4f06095b5e5a595b545b0b)
	(_ent
		(_time 1591797966900)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ulao 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ulao)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 16(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 63(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000053 55 1021          1591821748450 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591821748451 2020.06.10 17:42:28)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code 5f51085d0c09034a085d4d04065c5e590b585a5857)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591821748539 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591821748540 2020.06.10 17:42:28)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code bdb3eae9eceabdabe9b9afe7e5bbbcb8ebbabdbabf)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000056 55 7667          1591821748592 arch_femto_MIPS
(_unit VHDL(femto_mips 0 5(arch_femto_mips 0 8))
	(_version ve4)
	(_time 1591821748593 2020.06.10 17:42:28)
	(_source(\../src/FemtoMIPS/femto_MIPS.vhd\))
	(_parameters tan)
	(_code ece2e9bfbabbecfbeeefaab5ebeab8eae5ebecebef)
	(_ent
		(_time 1591797762991)
	)
	(_comp
		(clock_10ns
			(_object
				(_port(_int clk -1 0 11(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int clkIF_ID -1 0 15(_ent (_in))))
				(_port(_int clkCInst -1 0 15(_ent (_in))))
				(_port(_int clkPC -1 0 15(_ent (_in))))
				(_port(_int selPC -1 0 15(_ent (_in))))
				(_port(_int npcj 0 0 16(_ent (_in))))
				(_port(_int IF_IDout 1 0 17(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int RIout 2 0 21(_ent (_in))))
				(_port(_int dataw 3 0 22(_ent (_in))))
				(_port(_int enderw 4 0 23(_ent (_in))))
				(_port(_int rw -1 0 24(_ent (_in))))
				(_port(_int clkID_EX -1 0 24(_ent (_in))))
				(_port(_int cWBo 5 0 26(_ent (_out))))
				(_port(_int cMDo 6 0 27(_ent (_out))))
				(_port(_int cEXo 7 0 28(_ent (_out))))
				(_port(_int ID_EXout 8 0 29(_ent (_out))))
			)
		)
		(instruction_execution
			(_object
				(_port(_int ID_EXout 9 0 33(_ent (_in))))
				(_port(_int cWBo 10 0 34(_ent (_in))))
				(_port(_int cMDo 11 0 35(_ent (_in))))
				(_port(_int cEXo 12 0 36(_ent (_in))))
				(_port(_int clkEX_MD -1 0 37(_ent (_in))))
				(_port(_int cWBo1 10 0 39(_ent (_out))))
				(_port(_int cMDo1 11 0 40(_ent (_out))))
				(_port(_int zero -1 0 41(_ent (_out))))
				(_port(_int EX_MDout 13 0 43(_ent (_out))))
			)
		)
		(memoria_dado
			(_object
				(_port(_int EX_MDo 14 0 47(_ent (_in))))
				(_port(_int cWBo 15 0 48(_ent (_in))))
				(_port(_int cMDo 16 0 49(_ent (_in))))
				(_port(_int zero -1 0 50(_ent (_in))))
				(_port(_int clkMD_WB -1 0 50(_ent (_in))))
				(_port(_int npcj 17 0 52(_ent (_out))))
				(_port(_int pcsrc -1 0 53(_ent (_out))))
				(_port(_int cWBo1 15 0 54(_ent (_out))))
				(_port(_int MD_WBo 18 0 56(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int MD_WBo 19 0 60(_ent (_in))))
				(_port(_int cWBo 20 0 61(_ent (_in))))
				(_port(_int regWrite -1 0 63(_ent (_out))))
				(_port(_int enderw 21 0 64(_ent (_out))))
				(_port(_int dataw 22 0 65(_ent (_out))))
			)
		)
	)
	(_inst CLK_10 0 92(_comp clock_10ns)
		(_port
			((clk)(sig_clk))
		)
		(_use(_ent . clock_10ns)
		)
	)
	(_inst I_F 0 93(_comp instruction_fetch)
		(_port
			((clkIF_ID)(sig_clk))
			((clkCInst)(sig_clk))
			((clkPC)(sig_clk))
			((selPC)(sigMD_pcsrc))
			((npcj)(sigMD_npcj))
			((IF_IDout)(sigIF_IF_IDout))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst I_D 0 94(_comp instruction_decode)
		(_port
			((RIout)(sigIF_IF_IDout))
			((dataw)(sigWB_dataw))
			((enderw)(sigWB_enderw))
			((rw)(sigWB_regWrite))
			((clkID_EX)(sig_clk))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((ID_EXout)(sigID_ID_EXout))
		)
		(_use(_ent . instruction_decode)
		)
	)
	(_inst E_X 0 96(_comp instruction_execution)
		(_port
			((ID_EXout)(sigID_ID_EXout))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((clkEX_MD)(sig_clk))
			((cWBo1)(sigEX_cWBo1))
			((cMDo1)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((EX_MDout)(sigEX_EX_MDout))
		)
		(_use(_ent . instruction_execution)
		)
	)
	(_inst M_D 0 98(_comp memoria_dado)
		(_port
			((EX_MDo)(sigEX_EX_MDout))
			((cWBo)(sigEX_cWBo1))
			((cMDo)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((clkMD_WB)(sig_clk))
			((npcj)(sigMD_npcj))
			((pcsrc)(sigMD_pcsrc))
			((cWBo1)(sigMD_cWBo1))
			((MD_WBo)(sigMD_MD_WBo))
		)
		(_use(_ent . memoria_dado)
		)
	)
	(_inst W_B 0 100(_comp write_back)
		(_port
			((MD_WBo)(sigMD_MD_WBo))
			((cWBo)(sigMD_cWBo1))
			((regWrite)(sigWB_regWrite))
			((enderw)(sigWB_enderw))
			((dataw)(sigWB_dataw))
		)
		(_use(_ent . write_back)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 17(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 21(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 29(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~136 0 33(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 34(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 35(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 43(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1314 0 47(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 49(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 56(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1322 0 60(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 61(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 64(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_clk -1 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 70(_array -1((_dto i 63 i 0)))))
		(_sig(_int sigIF_IF_IDout 23 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int sigID_cWBo 24 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int sigID_cMDo 25 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int sigID_cEXo 26 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~1338 0 75(_array -1((_dto i 137 i 0)))))
		(_sig(_int sigID_ID_EXout 27 0 75(_arch(_uni))))
		(_sig(_int sigEX_cWBo1 24 0 77(_arch(_uni))))
		(_sig(_int sigEX_cMDo1 25 0 78(_arch(_uni))))
		(_sig(_int sigEX_zero -1 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1340 0 80(_array -1((_dto i 100 i 0)))))
		(_sig(_int sigEX_EX_MDout 28 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int sigMD_npcj 29 0 82(_arch(_uni))))
		(_sig(_int sigMD_pcsrc -1 0 83(_arch(_uni))))
		(_sig(_int sigMD_cWBo1 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1344 0 85(_array -1((_dto i 68 i 0)))))
		(_sig(_int sigMD_MD_WBo 30 0 85(_arch(_uni))))
		(_sig(_int sigWB_regWrite -1 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1346 0 88(_array -1((_dto i 4 i 0)))))
		(_sig(_int sigWB_enderw 31 0 88(_arch(_uni))))
		(_sig(_int sigWB_dataw 29 0 89(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 728           1591821748610 arch_clock_10ns
(_unit VHDL(clock_10ns 0 5(arch_clock_10ns 0 9))
	(_version ve4)
	(_time 1591821748611 2020.06.10 17:42:28)
	(_source(\../src/FemtoMIPS/clock_10ns.vhd\))
	(_parameters tan)
	(_code 0b050c0d0a5c091d090849520c080a080b0d5e0c08)
	(_ent
		(_time 1591794388483)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_out))))
		(_sig(_int sig_clk -1 0 11(_arch(_uni((i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_wait_for)(_trgt(1))(_read(1)))))
			(line__20(_arch 1 0 20(_assignment(_alias((clk)(sig_clk)))(_simpleassign BUF)(_trgt(0))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_clock_10ns 2 -1)
)
I 000063 55 3792          1591821748647 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591821748648 2020.06.10 17:42:28)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 2a24272e2e7c7d3d2d2e38717e2c292d2e2c232c7c)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 1028          1591821748681 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591821748682 2020.06.10 17:42:28)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 49464d4b431f1d5f4b4959131b4e494f4a4e494f4a)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_pcout 1 0 13(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(1))(_read(0)))))
			(line__22(_arch 1 0 22(_assignment(_alias((pcout)(sig_pcout)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 2 -1)
)
I 000052 55 938           1591821748715 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591821748716 2020.06.10 17:42:28)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 69666e69363e697f68382f363c6e6a6f3f6f3d6f68)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 1225          1591821748748 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591821748749 2020.06.10 17:42:28)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 8886858686dc8a9e80869cd2d08e8e8dde8e818e8c)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1((_dto i 63 i 0)))))
		(_sig(_int sig_out1 2 0 13(_arch(_uni(_string \"0010000001000010000000000000000000000000000000000000000000000100"\)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(4))(_sens(2))(_read(0)(1)))))
			(line__23(_arch 1 0 23(_assignment(_alias((out1)(sig_out1)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 2 -1)
)
I 000064 55 5529          1591821748777 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591821748778 2020.06.10 17:42:28)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code a7a9aaf0f5f1f0b0a7a2b5fcf3a1a4a0a3a1aea1f1)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591821748787 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591821748788 2020.06.10 17:42:28)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code b7b9e7e3b5e0b7a2e0b9a5ede3b1b0b1beb0b4b0b3)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591821748822 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591821748823 2020.06.10 17:42:28)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code d6d9d184d98185c08387908c82d1ded1d2d0d3d083)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000051 55 2581          1591821748880 arch_id_ex
(_unit VHDL(id_ex 0 5(arch_id_ex 0 21))
	(_version ve4)
	(_time 1591821748881 2020.06.10 17:42:28)
	(_source(\../src/FemtoMIPS/InstructionDecode/id_ex.vhd\))
	(_parameters tan)
	(_code 151b19121441170312430d4f4d131110431310121d)
	(_ent
		(_time 1591749029210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int cMD 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cEX 2 0 8(_ent(_in))))
		(_port(_int cWBo 0 0 10(_ent(_out))))
		(_port(_int cMDo 1 0 11(_ent(_out))))
		(_port(_int cEXo 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 3 0 14(_ent(_in))))
		(_port(_int rega 3 0 14(_ent(_in))))
		(_port(_int regb 3 0 14(_ent(_in))))
		(_port(_int sext 3 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rt 4 0 15(_ent(_in))))
		(_port(_int rd 4 0 15(_ent(_in))))
		(_port(_int clkID_EX -1 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 18(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 5 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo 6 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMDo 7 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEXo 8 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 26(_array -1((_dto i 137 i 0)))))
		(_sig(_int sig_ID_EXout 9 0 26(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(14)(15)(16)(17))(_sens(12))(_read(0)(1)(2)(6)(7)(8)(9)(10)(11)))))
			(line__38(_arch 1 0 38(_assignment(_alias((cWBo)(sig_cWBo)))(_trgt(3))(_sens(14)))))
			(line__39(_arch 2 0 39(_assignment(_alias((cMDo)(sig_cMDo)))(_trgt(4))(_sens(15)))))
			(line__40(_arch 3 0 40(_assignment(_alias((cEXo)(sig_cEXo)))(_trgt(5))(_sens(16)))))
			(line__41(_arch 4 0 41(_assignment(_alias((ID_EXout)(sig_ID_EXout)))(_trgt(13))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_id_ex 5 -1)
)
I 000067 55 6457          1591821748933 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591821748934 2020.06.10 17:42:28)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code 434d4f4115151454424451181745404447454a4515)
	(_ent
		(_time 1591797966900)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ulao 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ulao)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 16(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 63(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591821749016 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591821749017 2020.06.10 17:42:29)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code a1aea7f6a8f6fcb7a7f2b5f8a6a7f2a7a4a7a7a6a5)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591821749065 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591821749066 2020.06.10 17:42:29)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code d0dfd6828687d0c6d183c38ad7d684d6d1d7d3d686)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591821749115 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591821749116 2020.06.10 17:42:29)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code fff0ffaffaa8aae8f8f0bca5aff8faf9acf9fef8fa)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000051 55 2366          1591821749203 arch_ex_md
(_unit VHDL(ex_md 0 5(arch_ex_md 0 20))
	(_version ve4)
	(_time 1591821749204 2020.06.10 17:42:29)
	(_source(\../src/FemtoMIPS/InstructionExecution/ex_md.vhd\))
	(_parameters tan)
	(_code 5d535e5f01095f4b0b524907095a55580b5b095b59)
	(_ent
		(_time 1591821128728)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int ulao 2 0 10(_ent(_in))))
		(_port(_int reg 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int endreg 3 0 11(_ent(_in))))
		(_port(_int clkEX_MD -1 0 12(_ent(_in)(_event))))
		(_port(_int cWBo1 0 0 14(_ent(_out))))
		(_port(_int cMDo1 1 0 15(_ent(_out))))
		(_port(_int zeroo -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 17(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 4 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo1 5 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMDo1 6 0 23(_arch(_uni))))
		(_sig(_int sig_zeroo -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 25(_array -1((_dto i 100 i 0)))))
		(_sig(_int sig_EX_MDo 7 0 25(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(12)(13)(14)(15))(_sens(7))(_read(0)(1)(2)(3)(4)(5)(6)))))
			(line__37(_arch 1 0 37(_assignment(_alias((cWBo1)(sig_cWBo1)))(_trgt(8))(_sens(12)))))
			(line__38(_arch 2 0 38(_assignment(_alias((cMDo1)(sig_cMDo1)))(_trgt(9))(_sens(13)))))
			(line__39(_arch 3 0 39(_assignment(_alias((zeroo)(sig_zeroo)))(_simpleassign BUF)(_trgt(10))(_sens(14)))))
			(line__40(_arch 4 0 40(_assignment(_alias((EX_MDo)(sig_EX_MDo)))(_trgt(11))(_sens(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_ex_md 5 -1)
)
I 000058 55 3412          1591821749267 arch_memoria_dado
(_unit VHDL(memoria_dado 0 5(arch_memoria_dado 0 18))
	(_version ve4)
	(_time 1591821749268 2020.06.10 17:42:29)
	(_source(\../src/FemtoMIPS/MemoriaDado/memoria_dado.vhd\))
	(_parameters tan)
	(_code 9b95c994cccc9b8dce9e89c1c39d9a9ecd9d9f9d9a)
	(_ent
		(_time 1591760570463)
	)
	(_comp
		(and2
			(_object
				(_port(_int in1 -1 0 21(_ent (_in))))
				(_port(_int in2 -1 0 21(_ent (_in))))
				(_port(_int out1 -1 0 22(_ent (_out))))
			)
		)
		(cache_dados
			(_object
				(_port(_int endr 5 0 26(_ent (_in))))
				(_port(_int endw 5 0 26(_ent (_in))))
				(_port(_int dataw 5 0 26(_ent (_in))))
				(_port(_int memRead -1 0 27(_ent (_in))))
				(_port(_int memWrite -1 0 27(_ent (_in))))
				(_port(_int datao 5 0 28(_ent (_out))))
			)
		)
		(md_wb
			(_object
				(_port(_int cWBo 6 0 32(_ent (_in))))
				(_port(_int dmout 7 0 33(_ent (_in))))
				(_port(_int regout 7 0 33(_ent (_in))))
				(_port(_int endw 8 0 34(_ent (_in))))
				(_port(_int clkMD_WB -1 0 35(_ent (_in))))
				(_port(_int cWBo1 6 0 37(_ent (_out))))
				(_port(_int MD_WBo 9 0 38(_ent (_out))))
			)
		)
	)
	(_inst AND_2 0 44(_comp and2)
		(_port
			((in1)(cMDo(0)))
			((in2)(zero))
			((out1)(pcsrc))
		)
		(_use(_ent . and2)
		)
	)
	(_inst CACHED 0 45(_comp cache_dados)
		(_port
			((endr)(EX_MDo(d_63_32)))
			((endw)(EX_MDo(d_63_32)))
			((dataw)(EX_MDo(d_95_64)))
			((memRead)(cMDo(1)))
			((memWrite)(cMDo(2)))
			((datao)(sig_dmout))
		)
		(_use(_ent . cache_dados)
		)
	)
	(_inst MDWB 0 47(_comp md_wb)
		(_port
			((cWBo)(cWBo))
			((dmout)(sig_dmout))
			((regout)(EX_MDo(d_95_64)))
			((endw)(EX_MDo(d_100_96)))
			((clkMD_WB)(clkMD_WB))
			((cWBo1)(cWBo1))
			((MD_WBo)(MD_WBo))
		)
		(_use(_ent . md_wb)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 6(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 3 0 11(_ent(_out))))
		(_port(_int pcsrc -1 0 12(_ent(_out))))
		(_port(_int cWBo1 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 15(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 34(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 38(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dmout 10 0 41(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((npcj)(EX_MDo(d_31_0))))(_trgt(5))(_sens(0(d_31_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_memoria_dado 1 -1)
)
I 000050 55 637           1591821749319 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591821749320 2020.06.10 17:42:29)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code cac4cd9fce9d9ad9c898db90cecccec9c8cccbcc9f)
	(_ent
		(_time 1591758227550)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
I 000051 55 1667          1591821749396 arch_md_wb
(_unit VHDL(md_wb 0 5(arch_md_wb 0 15))
	(_version ve4)
	(_time 1591821749397 2020.06.10 17:42:29)
	(_source(\../src/FemtoMIPS/MemoriaDado/md_wb.vhd\))
	(_parameters tan)
	(_code 18164b1f144c1a0f1e4b0a421d1e1c1d4e1f1f1e1a)
	(_ent
		(_time 1591759388821)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dmout 1 0 7(_ent(_in))))
		(_port(_int regout 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int endw 2 0 8(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in)(_event))))
		(_port(_int cWBo1 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 12(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 3 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo1 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 18(_array -1((_dto i 68 i 0)))))
		(_sig(_int sig_MD_WBo 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(7)(8))(_sens(4))(_read(0)(1)(2)(3)))))
			(line__28(_arch 1 0 28(_assignment(_alias((cWBo1)(sig_cWBo1)))(_trgt(5))(_sens(7)))))
			(line__29(_arch 2 0 29(_assignment(_alias((MD_WBo)(sig_MD_WBo)))(_trgt(6))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_md_wb 3 -1)
)
I 000056 55 2183          1591821749449 arch_write_back
(_unit VHDL(write_back 0 5(arch_write_back 0 14))
	(_version ve4)
	(_time 1591821749450 2020.06.10 17:42:29)
	(_source(\../src/FemtoMIPS/WriteBack/write_back.vhd\))
	(_parameters tan)
	(_code 4748474442101a504212521e404145414641444115)
	(_ent
		(_time 1591785556699)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int in1 4 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 18(_array -1((_dto c 3 i 0)))))
				(_port(_int in2 5 0 18(_ent (_in))))
				(_port(_int sel -1 0 19(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 20(_array -1((_dto c 4 i 0)))))
				(_port(_int out1 6 0 20(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 24(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(MD_WBo(d_31_0)))
			((in2)(MD_WBo(d_63_32)))
			((sel)(cWBo(0)))
			((out1)(dataw))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 6(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 3 0 11(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((regWrite)(cWBo(1))))(_simpleassign BUF)(_trgt(2))(_sens(1(1))))))
			(line__27(_arch 1 0 27(_assignment(_alias((enderw)(MD_WBo(d_68_64))))(_trgt(3))(_sens(0(d_68_64))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (1(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_write_back 5 -1)
)
I 000053 55 1021          1591821780774 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591821780775 2020.06.10 17:43:00)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code a7a1f2f1a5f1fbb2f0a5b5fcfea4a6a1f3a0a2a0af)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591821780832 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591821780833 2020.06.10 17:43:00)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code e6e0b3b5e5b1e6f0b2e2f4bcbee0e7e3b0e1e6e1e4)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000056 55 7667          1591821780869 arch_femto_MIPS
(_unit VHDL(femto_mips 0 5(arch_femto_mips 0 8))
	(_version ve4)
	(_time 1591821780870 2020.06.10 17:43:00)
	(_source(\../src/FemtoMIPS/femto_MIPS.vhd\))
	(_parameters tan)
	(_code 05030103055205120706435c020351030c02050206)
	(_ent
		(_time 1591797762991)
	)
	(_comp
		(clock_10ns
			(_object
				(_port(_int clk -1 0 11(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int clkIF_ID -1 0 15(_ent (_in))))
				(_port(_int clkCInst -1 0 15(_ent (_in))))
				(_port(_int clkPC -1 0 15(_ent (_in))))
				(_port(_int selPC -1 0 15(_ent (_in))))
				(_port(_int npcj 0 0 16(_ent (_in))))
				(_port(_int IF_IDout 1 0 17(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int RIout 2 0 21(_ent (_in))))
				(_port(_int dataw 3 0 22(_ent (_in))))
				(_port(_int enderw 4 0 23(_ent (_in))))
				(_port(_int rw -1 0 24(_ent (_in))))
				(_port(_int clkID_EX -1 0 24(_ent (_in))))
				(_port(_int cWBo 5 0 26(_ent (_out))))
				(_port(_int cMDo 6 0 27(_ent (_out))))
				(_port(_int cEXo 7 0 28(_ent (_out))))
				(_port(_int ID_EXout 8 0 29(_ent (_out))))
			)
		)
		(instruction_execution
			(_object
				(_port(_int ID_EXout 9 0 33(_ent (_in))))
				(_port(_int cWBo 10 0 34(_ent (_in))))
				(_port(_int cMDo 11 0 35(_ent (_in))))
				(_port(_int cEXo 12 0 36(_ent (_in))))
				(_port(_int clkEX_MD -1 0 37(_ent (_in))))
				(_port(_int cWBo1 10 0 39(_ent (_out))))
				(_port(_int cMDo1 11 0 40(_ent (_out))))
				(_port(_int zero -1 0 41(_ent (_out))))
				(_port(_int EX_MDout 13 0 43(_ent (_out))))
			)
		)
		(memoria_dado
			(_object
				(_port(_int EX_MDo 14 0 47(_ent (_in))))
				(_port(_int cWBo 15 0 48(_ent (_in))))
				(_port(_int cMDo 16 0 49(_ent (_in))))
				(_port(_int zero -1 0 50(_ent (_in))))
				(_port(_int clkMD_WB -1 0 50(_ent (_in))))
				(_port(_int npcj 17 0 52(_ent (_out))))
				(_port(_int pcsrc -1 0 53(_ent (_out))))
				(_port(_int cWBo1 15 0 54(_ent (_out))))
				(_port(_int MD_WBo 18 0 56(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int MD_WBo 19 0 60(_ent (_in))))
				(_port(_int cWBo 20 0 61(_ent (_in))))
				(_port(_int regWrite -1 0 63(_ent (_out))))
				(_port(_int enderw 21 0 64(_ent (_out))))
				(_port(_int dataw 22 0 65(_ent (_out))))
			)
		)
	)
	(_inst CLK_10 0 92(_comp clock_10ns)
		(_port
			((clk)(sig_clk))
		)
		(_use(_ent . clock_10ns)
		)
	)
	(_inst I_F 0 93(_comp instruction_fetch)
		(_port
			((clkIF_ID)(sig_clk))
			((clkCInst)(sig_clk))
			((clkPC)(sig_clk))
			((selPC)(sigMD_pcsrc))
			((npcj)(sigMD_npcj))
			((IF_IDout)(sigIF_IF_IDout))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst I_D 0 94(_comp instruction_decode)
		(_port
			((RIout)(sigIF_IF_IDout))
			((dataw)(sigWB_dataw))
			((enderw)(sigWB_enderw))
			((rw)(sigWB_regWrite))
			((clkID_EX)(sig_clk))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((ID_EXout)(sigID_ID_EXout))
		)
		(_use(_ent . instruction_decode)
		)
	)
	(_inst E_X 0 96(_comp instruction_execution)
		(_port
			((ID_EXout)(sigID_ID_EXout))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((clkEX_MD)(sig_clk))
			((cWBo1)(sigEX_cWBo1))
			((cMDo1)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((EX_MDout)(sigEX_EX_MDout))
		)
		(_use(_ent . instruction_execution)
		)
	)
	(_inst M_D 0 98(_comp memoria_dado)
		(_port
			((EX_MDo)(sigEX_EX_MDout))
			((cWBo)(sigEX_cWBo1))
			((cMDo)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((clkMD_WB)(sig_clk))
			((npcj)(sigMD_npcj))
			((pcsrc)(sigMD_pcsrc))
			((cWBo1)(sigMD_cWBo1))
			((MD_WBo)(sigMD_MD_WBo))
		)
		(_use(_ent . memoria_dado)
		)
	)
	(_inst W_B 0 100(_comp write_back)
		(_port
			((MD_WBo)(sigMD_MD_WBo))
			((cWBo)(sigMD_cWBo1))
			((regWrite)(sigWB_regWrite))
			((enderw)(sigWB_enderw))
			((dataw)(sigWB_dataw))
		)
		(_use(_ent . write_back)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 17(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 21(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 29(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~136 0 33(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 34(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 35(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 43(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1314 0 47(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 49(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 56(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1322 0 60(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 61(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 64(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_clk -1 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 70(_array -1((_dto i 63 i 0)))))
		(_sig(_int sigIF_IF_IDout 23 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int sigID_cWBo 24 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int sigID_cMDo 25 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int sigID_cEXo 26 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~1338 0 75(_array -1((_dto i 137 i 0)))))
		(_sig(_int sigID_ID_EXout 27 0 75(_arch(_uni))))
		(_sig(_int sigEX_cWBo1 24 0 77(_arch(_uni))))
		(_sig(_int sigEX_cMDo1 25 0 78(_arch(_uni))))
		(_sig(_int sigEX_zero -1 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1340 0 80(_array -1((_dto i 100 i 0)))))
		(_sig(_int sigEX_EX_MDout 28 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int sigMD_npcj 29 0 82(_arch(_uni))))
		(_sig(_int sigMD_pcsrc -1 0 83(_arch(_uni))))
		(_sig(_int sigMD_cWBo1 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1344 0 85(_array -1((_dto i 68 i 0)))))
		(_sig(_int sigMD_MD_WBo 30 0 85(_arch(_uni))))
		(_sig(_int sigWB_regWrite -1 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1346 0 88(_array -1((_dto i 4 i 0)))))
		(_sig(_int sigWB_enderw 31 0 88(_arch(_uni))))
		(_sig(_int sigWB_dataw 29 0 89(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 728           1591821780880 arch_clock_10ns
(_unit VHDL(clock_10ns 0 5(arch_clock_10ns 0 9))
	(_version ve4)
	(_time 1591821780881 2020.06.10 17:43:00)
	(_source(\../src/FemtoMIPS/clock_10ns.vhd\))
	(_parameters tan)
	(_code 15131412434217031716574c121614161513401216)
	(_ent
		(_time 1591794388483)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_out))))
		(_sig(_int sig_clk -1 0 11(_arch(_uni((i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_wait_for)(_trgt(1))(_read(1)))))
			(line__20(_arch 1 0 20(_assignment(_alias((clk)(sig_clk)))(_simpleassign BUF)(_trgt(0))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_clock_10ns 2 -1)
)
I 000063 55 3792          1591821780916 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591821780917 2020.06.10 17:43:00)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 34323f31656263233330266f6032373330323d3262)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 1028          1591821780949 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591821780950 2020.06.10 17:43:00)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 535451505305074551534309015453555054535550)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_pcout 1 0 13(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(1))(_read(0)))))
			(line__22(_arch 1 0 22(_assignment(_alias((pcout)(sig_pcout)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 2 -1)
)
I 000052 55 938           1591821781002 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591821781003 2020.06.10 17:43:01)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 9295939dc6c5928493c3d4cdc7959194c494c69493)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 1225          1591821781035 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591821781036 2020.06.10 17:43:01)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code b1b7bae5b6e5b3a7b9bfa5ebe9b7b7b4e7b7b8b7b5)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1((_dto i 63 i 0)))))
		(_sig(_int sig_out1 2 0 13(_arch(_uni(_string \"0010000001000010000000000000000000000000000000000000000000000100"\)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(4))(_sens(2))(_read(0)(1)))))
			(line__23(_arch 1 0 23(_assignment(_alias((out1)(sig_out1)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 2 -1)
)
I 000064 55 5529          1591821781092 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591821781093 2020.06.10 17:43:01)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code e0e6ebb3b5b6b7f7e0e5f2bbb4e6e3e7e4e6e9e6b6)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591821781102 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591821781103 2020.06.10 17:43:01)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code efe9b9bcbcb8effab8e1fdb5bbe9e8e9e6e8ece8eb)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(7)(0))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591821781130 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591821781131 2020.06.10 17:43:01)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 0f080f0950585c195a5e49555b0807080b090a095a)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000051 55 2581          1591821781199 arch_id_ex
(_unit VHDL(id_ex 0 5(arch_id_ex 0 21))
	(_version ve4)
	(_time 1591821781200 2020.06.10 17:43:01)
	(_source(\../src/FemtoMIPS/InstructionDecode/id_ex.vhd\))
	(_parameters tan)
	(_code 4d4b474f1d194f5b4a1b5517154b49481b4b484a45)
	(_ent
		(_time 1591749029210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int cMD 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cEX 2 0 8(_ent(_in))))
		(_port(_int cWBo 0 0 10(_ent(_out))))
		(_port(_int cMDo 1 0 11(_ent(_out))))
		(_port(_int cEXo 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 3 0 14(_ent(_in))))
		(_port(_int rega 3 0 14(_ent(_in))))
		(_port(_int regb 3 0 14(_ent(_in))))
		(_port(_int sext 3 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rt 4 0 15(_ent(_in))))
		(_port(_int rd 4 0 15(_ent(_in))))
		(_port(_int clkID_EX -1 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 18(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 5 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo 6 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMDo 7 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEXo 8 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 26(_array -1((_dto i 137 i 0)))))
		(_sig(_int sig_ID_EXout 9 0 26(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(14)(15)(16)(17))(_sens(12))(_read(0)(1)(2)(6)(7)(8)(9)(10)(11)))))
			(line__38(_arch 1 0 38(_assignment(_alias((cWBo)(sig_cWBo)))(_trgt(3))(_sens(14)))))
			(line__39(_arch 2 0 39(_assignment(_alias((cMDo)(sig_cMDo)))(_trgt(4))(_sens(15)))))
			(line__40(_arch 3 0 40(_assignment(_alias((cEXo)(sig_cEXo)))(_trgt(5))(_sens(16)))))
			(line__41(_arch 4 0 41(_assignment(_alias((ID_EXout)(sig_ID_EXout)))(_trgt(13))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_id_ex 5 -1)
)
I 000067 55 6457          1591821781248 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591821781249 2020.06.10 17:43:01)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code 7c7a767d7a2a2b6b7d7b6e27287a7f7b787a757a2a)
	(_ent
		(_time 1591797966900)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ulao 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ulao)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 16(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 63(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591821781289 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591821781290 2020.06.10 17:43:01)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code abacabfcf1fcf6bdadf8bff2acadf8adaeadadacaf)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591821781323 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591821781324 2020.06.10 17:43:01)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code cacdca9fcd9dcadccb99d990cdcc9ecccbcdc9cc9c)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591821781350 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591821781351 2020.06.10 17:43:01)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code e9eeefbab3bebcfeeee6aab3b9eeecefbaefe8eeec)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000051 55 2366          1591821781388 arch_ex_md
(_unit VHDL(ex_md 0 5(arch_ex_md 0 20))
	(_version ve4)
	(_time 1591821781389 2020.06.10 17:43:01)
	(_source(\../src/FemtoMIPS/InstructionExecution/ex_md.vhd\))
	(_parameters tan)
	(_code 090f080e085d0b1f5f061d535d0e010c5f0f5d0f0d)
	(_ent
		(_time 1591821128728)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int ulao 2 0 10(_ent(_in))))
		(_port(_int reg 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int endreg 3 0 11(_ent(_in))))
		(_port(_int clkEX_MD -1 0 12(_ent(_in)(_event))))
		(_port(_int cWBo1 0 0 14(_ent(_out))))
		(_port(_int cMDo1 1 0 15(_ent(_out))))
		(_port(_int zeroo -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 17(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 4 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo1 5 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMDo1 6 0 23(_arch(_uni))))
		(_sig(_int sig_zeroo -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 25(_array -1((_dto i 100 i 0)))))
		(_sig(_int sig_EX_MDo 7 0 25(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(12)(13)(14)(15))(_sens(7))(_read(0)(1)(2)(3)(4)(5)(6)))))
			(line__37(_arch 1 0 37(_assignment(_alias((cWBo1)(sig_cWBo1)))(_trgt(8))(_sens(12)))))
			(line__38(_arch 2 0 38(_assignment(_alias((cMDo1)(sig_cMDo1)))(_trgt(9))(_sens(13)))))
			(line__39(_arch 3 0 39(_assignment(_alias((zeroo)(sig_zeroo)))(_simpleassign BUF)(_trgt(10))(_sens(14)))))
			(line__40(_arch 4 0 40(_assignment(_alias((EX_MDo)(sig_EX_MDo)))(_trgt(11))(_sens(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_ex_md 5 -1)
)
I 000058 55 3412          1591821781426 arch_memoria_dado
(_unit VHDL(memoria_dado 0 5(arch_memoria_dado 0 18))
	(_version ve4)
	(_time 1591821781427 2020.06.10 17:43:01)
	(_source(\../src/FemtoMIPS/MemoriaDado/memoria_dado.vhd\))
	(_parameters tan)
	(_code 37316732356037216232256d6f3136326131333136)
	(_ent
		(_time 1591760570463)
	)
	(_comp
		(and2
			(_object
				(_port(_int in1 -1 0 21(_ent (_in))))
				(_port(_int in2 -1 0 21(_ent (_in))))
				(_port(_int out1 -1 0 22(_ent (_out))))
			)
		)
		(cache_dados
			(_object
				(_port(_int endr 5 0 26(_ent (_in))))
				(_port(_int endw 5 0 26(_ent (_in))))
				(_port(_int dataw 5 0 26(_ent (_in))))
				(_port(_int memRead -1 0 27(_ent (_in))))
				(_port(_int memWrite -1 0 27(_ent (_in))))
				(_port(_int datao 5 0 28(_ent (_out))))
			)
		)
		(md_wb
			(_object
				(_port(_int cWBo 6 0 32(_ent (_in))))
				(_port(_int dmout 7 0 33(_ent (_in))))
				(_port(_int regout 7 0 33(_ent (_in))))
				(_port(_int endw 8 0 34(_ent (_in))))
				(_port(_int clkMD_WB -1 0 35(_ent (_in))))
				(_port(_int cWBo1 6 0 37(_ent (_out))))
				(_port(_int MD_WBo 9 0 38(_ent (_out))))
			)
		)
	)
	(_inst AND_2 0 44(_comp and2)
		(_port
			((in1)(cMDo(0)))
			((in2)(zero))
			((out1)(pcsrc))
		)
		(_use(_ent . and2)
		)
	)
	(_inst CACHED 0 45(_comp cache_dados)
		(_port
			((endr)(EX_MDo(d_63_32)))
			((endw)(EX_MDo(d_63_32)))
			((dataw)(EX_MDo(d_95_64)))
			((memRead)(cMDo(1)))
			((memWrite)(cMDo(2)))
			((datao)(sig_dmout))
		)
		(_use(_ent . cache_dados)
		)
	)
	(_inst MDWB 0 47(_comp md_wb)
		(_port
			((cWBo)(cWBo))
			((dmout)(sig_dmout))
			((regout)(EX_MDo(d_95_64)))
			((endw)(EX_MDo(d_100_96)))
			((clkMD_WB)(clkMD_WB))
			((cWBo1)(cWBo1))
			((MD_WBo)(MD_WBo))
		)
		(_use(_ent . md_wb)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 6(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 3 0 11(_ent(_out))))
		(_port(_int pcsrc -1 0 12(_ent(_out))))
		(_port(_int cWBo1 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 15(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 34(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 38(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dmout 10 0 41(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((npcj)(EX_MDo(d_31_0))))(_trgt(5))(_sens(0(d_31_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_memoria_dado 1 -1)
)
I 000050 55 637           1591821781461 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591821781462 2020.06.10 17:43:01)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code 57515254050007445505460d535153545551565102)
	(_ent
		(_time 1591758227550)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
I 000051 55 1667          1591821781503 arch_md_wb
(_unit VHDL(md_wb 0 5(arch_md_wb 0 15))
	(_version ve4)
	(_time 1591821781504 2020.06.10 17:43:01)
	(_source(\../src/FemtoMIPS/MemoriaDado/md_wb.vhd\))
	(_parameters tan)
	(_code 8680d68884d2849180d594dc83808283d081818084)
	(_ent
		(_time 1591759388821)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dmout 1 0 7(_ent(_in))))
		(_port(_int regout 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int endw 2 0 8(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in)(_event))))
		(_port(_int cWBo1 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 12(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 3 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo1 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 18(_array -1((_dto i 68 i 0)))))
		(_sig(_int sig_MD_WBo 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(7)(8))(_sens(4))(_read(0)(1)(2)(3)))))
			(line__28(_arch 1 0 28(_assignment(_alias((cWBo1)(sig_cWBo1)))(_trgt(5))(_sens(7)))))
			(line__29(_arch 2 0 29(_assignment(_alias((MD_WBo)(sig_MD_WBo)))(_trgt(6))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_md_wb 3 -1)
)
I 000056 55 2183          1591821781533 arch_write_back
(_unit VHDL(write_back 0 5(arch_write_back 0 14))
	(_version ve4)
	(_time 1591821781534 2020.06.10 17:43:01)
	(_source(\../src/FemtoMIPS/WriteBack/write_back.vhd\))
	(_parameters tan)
	(_code a5a2a6f3a2f2f8b2a0f0b0fca2a3a7a3a4a3a6a3f7)
	(_ent
		(_time 1591785556699)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int in1 4 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 18(_array -1((_dto c 3 i 0)))))
				(_port(_int in2 5 0 18(_ent (_in))))
				(_port(_int sel -1 0 19(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 20(_array -1((_dto c 4 i 0)))))
				(_port(_int out1 6 0 20(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 24(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(MD_WBo(d_31_0)))
			((in2)(MD_WBo(d_63_32)))
			((sel)(cWBo(0)))
			((out1)(dataw))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 6(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 3 0 11(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((regWrite)(cWBo(1))))(_simpleassign BUF)(_trgt(2))(_sens(1(1))))))
			(line__27(_arch 1 0 27(_assignment(_alias((enderw)(MD_WBo(d_68_64))))(_trgt(3))(_sens(0(d_68_64))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (1(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_write_back 5 -1)
)
I 000053 55 1021          1591822418784 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591822418785 2020.06.10 17:53:38)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code e7b3e7b5e5b1bbf2b0e5f5bcbee4e6e1b3e0e2e0ef)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591822418827 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591822418828 2020.06.10 17:53:38)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 06520700055106105202145c5e0007035001060104)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000056 55 7667          1591822418866 arch_femto_MIPS
(_unit VHDL(femto_mips 0 5(arch_femto_mips 0 8))
	(_version ve4)
	(_time 1591822418867 2020.06.10 17:53:38)
	(_source(\../src/FemtoMIPS/femto_MIPS.vhd\))
	(_parameters tan)
	(_code 35616630356235223736736c323361333c32353236)
	(_ent
		(_time 1591797762991)
	)
	(_comp
		(clock_10ns
			(_object
				(_port(_int clk -1 0 11(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int clkIF_ID -1 0 15(_ent (_in))))
				(_port(_int clkCInst -1 0 15(_ent (_in))))
				(_port(_int clkPC -1 0 15(_ent (_in))))
				(_port(_int selPC -1 0 15(_ent (_in))))
				(_port(_int npcj 0 0 16(_ent (_in))))
				(_port(_int IF_IDout 1 0 17(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int RIout 2 0 21(_ent (_in))))
				(_port(_int dataw 3 0 22(_ent (_in))))
				(_port(_int enderw 4 0 23(_ent (_in))))
				(_port(_int rw -1 0 24(_ent (_in))))
				(_port(_int clkID_EX -1 0 24(_ent (_in))))
				(_port(_int cWBo 5 0 26(_ent (_out))))
				(_port(_int cMDo 6 0 27(_ent (_out))))
				(_port(_int cEXo 7 0 28(_ent (_out))))
				(_port(_int ID_EXout 8 0 29(_ent (_out))))
			)
		)
		(instruction_execution
			(_object
				(_port(_int ID_EXout 9 0 33(_ent (_in))))
				(_port(_int cWBo 10 0 34(_ent (_in))))
				(_port(_int cMDo 11 0 35(_ent (_in))))
				(_port(_int cEXo 12 0 36(_ent (_in))))
				(_port(_int clkEX_MD -1 0 37(_ent (_in))))
				(_port(_int cWBo1 10 0 39(_ent (_out))))
				(_port(_int cMDo1 11 0 40(_ent (_out))))
				(_port(_int zero -1 0 41(_ent (_out))))
				(_port(_int EX_MDout 13 0 43(_ent (_out))))
			)
		)
		(memoria_dado
			(_object
				(_port(_int EX_MDo 14 0 47(_ent (_in))))
				(_port(_int cWBo 15 0 48(_ent (_in))))
				(_port(_int cMDo 16 0 49(_ent (_in))))
				(_port(_int zero -1 0 50(_ent (_in))))
				(_port(_int clkMD_WB -1 0 50(_ent (_in))))
				(_port(_int npcj 17 0 52(_ent (_out))))
				(_port(_int pcsrc -1 0 53(_ent (_out))))
				(_port(_int cWBo1 15 0 54(_ent (_out))))
				(_port(_int MD_WBo 18 0 56(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int MD_WBo 19 0 60(_ent (_in))))
				(_port(_int cWBo 20 0 61(_ent (_in))))
				(_port(_int regWrite -1 0 63(_ent (_out))))
				(_port(_int enderw 21 0 64(_ent (_out))))
				(_port(_int dataw 22 0 65(_ent (_out))))
			)
		)
	)
	(_inst CLK_10 0 92(_comp clock_10ns)
		(_port
			((clk)(sig_clk))
		)
		(_use(_ent . clock_10ns)
		)
	)
	(_inst I_F 0 93(_comp instruction_fetch)
		(_port
			((clkIF_ID)(sig_clk))
			((clkCInst)(sig_clk))
			((clkPC)(sig_clk))
			((selPC)(sigMD_pcsrc))
			((npcj)(sigMD_npcj))
			((IF_IDout)(sigIF_IF_IDout))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst I_D 0 94(_comp instruction_decode)
		(_port
			((RIout)(sigIF_IF_IDout))
			((dataw)(sigWB_dataw))
			((enderw)(sigWB_enderw))
			((rw)(sigWB_regWrite))
			((clkID_EX)(sig_clk))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((ID_EXout)(sigID_ID_EXout))
		)
		(_use(_ent . instruction_decode)
		)
	)
	(_inst E_X 0 96(_comp instruction_execution)
		(_port
			((ID_EXout)(sigID_ID_EXout))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((clkEX_MD)(sig_clk))
			((cWBo1)(sigEX_cWBo1))
			((cMDo1)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((EX_MDout)(sigEX_EX_MDout))
		)
		(_use(_ent . instruction_execution)
		)
	)
	(_inst M_D 0 98(_comp memoria_dado)
		(_port
			((EX_MDo)(sigEX_EX_MDout))
			((cWBo)(sigEX_cWBo1))
			((cMDo)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((clkMD_WB)(sig_clk))
			((npcj)(sigMD_npcj))
			((pcsrc)(sigMD_pcsrc))
			((cWBo1)(sigMD_cWBo1))
			((MD_WBo)(sigMD_MD_WBo))
		)
		(_use(_ent . memoria_dado)
		)
	)
	(_inst W_B 0 100(_comp write_back)
		(_port
			((MD_WBo)(sigMD_MD_WBo))
			((cWBo)(sigMD_cWBo1))
			((regWrite)(sigWB_regWrite))
			((enderw)(sigWB_enderw))
			((dataw)(sigWB_dataw))
		)
		(_use(_ent . write_back)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 17(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 21(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 29(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~136 0 33(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 34(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 35(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 43(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1314 0 47(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 49(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 56(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1322 0 60(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 61(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 64(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_clk -1 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 70(_array -1((_dto i 63 i 0)))))
		(_sig(_int sigIF_IF_IDout 23 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int sigID_cWBo 24 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int sigID_cMDo 25 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int sigID_cEXo 26 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~1338 0 75(_array -1((_dto i 137 i 0)))))
		(_sig(_int sigID_ID_EXout 27 0 75(_arch(_uni))))
		(_sig(_int sigEX_cWBo1 24 0 77(_arch(_uni))))
		(_sig(_int sigEX_cMDo1 25 0 78(_arch(_uni))))
		(_sig(_int sigEX_zero -1 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1340 0 80(_array -1((_dto i 100 i 0)))))
		(_sig(_int sigEX_EX_MDout 28 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int sigMD_npcj 29 0 82(_arch(_uni))))
		(_sig(_int sigMD_pcsrc -1 0 83(_arch(_uni))))
		(_sig(_int sigMD_cWBo1 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1344 0 85(_array -1((_dto i 68 i 0)))))
		(_sig(_int sigMD_MD_WBo 30 0 85(_arch(_uni))))
		(_sig(_int sigWB_regWrite -1 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1346 0 88(_array -1((_dto i 4 i 0)))))
		(_sig(_int sigWB_enderw 31 0 88(_arch(_uni))))
		(_sig(_int sigWB_dataw 29 0 89(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 728           1591822418916 arch_clock_10ns
(_unit VHDL(clock_10ns 0 5(arch_clock_10ns 0 9))
	(_version ve4)
	(_time 1591822418917 2020.06.10 17:53:38)
	(_source(\../src/FemtoMIPS/clock_10ns.vhd\))
	(_parameters tan)
	(_code 64303264333366726667263d636765676462316367)
	(_ent
		(_time 1591794388483)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_out))))
		(_sig(_int sig_clk -1 0 11(_arch(_uni((i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_wait_for)(_trgt(1))(_read(1)))))
			(line__20(_arch 1 0 20(_assignment(_alias((clk)(sig_clk)))(_simpleassign BUF)(_trgt(0))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_clock_10ns 2 -1)
)
I 000063 55 3792          1591822418953 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591822418960 2020.06.10 17:53:38)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 93c7cf9cc5c5c484949781c8c795909497959a95c5)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 1028          1591822418995 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591822418996 2020.06.10 17:53:38)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code b2e7e7e6b3e4e6a4b0b2a2e8e0b5b2b4b1b5b2b4b1)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_pcout 1 0 13(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(1))(_read(0)))))
			(line__22(_arch 1 0 22(_assignment(_alias((pcout)(sig_pcout)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 2 -1)
)
I 000052 55 938           1591822419093 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591822419094 2020.06.10 17:53:39)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 10454517464710061141564f451713164616441611)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 1225          1591822419133 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591822419134 2020.06.10 17:53:39)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 3f6b603a6f6b3d2937312b656739393a693936393b)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1((_dto i 63 i 0)))))
		(_sig(_int sig_out1 2 0 13(_arch(_uni(_string \"0010000001000010000000000000000000000000000000000000000000000100"\)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(4))(_sens(2))(_read(0)(1)))))
			(line__23(_arch 1 0 23(_assignment(_alias((out1)(sig_out1)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 2 -1)
)
I 000064 55 5529          1591822419245 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591822419246 2020.06.10 17:53:39)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code acf8f3fbaafafbbbaca9bef7f8aaafaba8aaa5aafa)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591822419255 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591822419256 2020.06.10 17:53:39)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code bce8bee8eaebbca9ebb2aee6e8babbbab5bbbfbbb8)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591822419284 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591822419285 2020.06.10 17:53:39)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code db8e8e89808c88cd8e8a9d818fdcd3dcdfdddedd8e)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000051 55 2581          1591822419342 arch_id_ex
(_unit VHDL(id_ex 0 5(arch_id_ex 0 21))
	(_version ve4)
	(_time 1591822419343 2020.06.10 17:53:39)
	(_source(\../src/FemtoMIPS/InstructionDecode/id_ex.vhd\))
	(_parameters tan)
	(_code 0a5f030c5f5e081c0d5c1250520c0e0f5c0c0f0d02)
	(_ent
		(_time 1591749029210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int cMD 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cEX 2 0 8(_ent(_in))))
		(_port(_int cWBo 0 0 10(_ent(_out))))
		(_port(_int cMDo 1 0 11(_ent(_out))))
		(_port(_int cEXo 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 3 0 14(_ent(_in))))
		(_port(_int rega 3 0 14(_ent(_in))))
		(_port(_int regb 3 0 14(_ent(_in))))
		(_port(_int sext 3 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rt 4 0 15(_ent(_in))))
		(_port(_int rd 4 0 15(_ent(_in))))
		(_port(_int clkID_EX -1 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 18(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 5 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo 6 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMDo 7 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEXo 8 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 26(_array -1((_dto i 137 i 0)))))
		(_sig(_int sig_ID_EXout 9 0 26(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(14)(15)(16)(17))(_sens(12))(_read(0)(1)(2)(6)(7)(8)(9)(10)(11)))))
			(line__38(_arch 1 0 38(_assignment(_alias((cWBo)(sig_cWBo)))(_trgt(3))(_sens(14)))))
			(line__39(_arch 2 0 39(_assignment(_alias((cMDo)(sig_cMDo)))(_trgt(4))(_sens(15)))))
			(line__40(_arch 3 0 40(_assignment(_alias((cEXo)(sig_cEXo)))(_trgt(5))(_sens(16)))))
			(line__41(_arch 4 0 41(_assignment(_alias((ID_EXout)(sig_ID_EXout)))(_trgt(13))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_id_ex 5 -1)
)
I 000067 55 6457          1591822419388 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591822419389 2020.06.10 17:53:39)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code 396c303c656f6e2e383e2b626d3f3a3e3d3f303f6f)
	(_ent
		(_time 1591797966900)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ulao 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ulao)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 16(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 63(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591822419435 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591822419436 2020.06.10 17:53:39)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 6733646768303a716134733e606134616261616063)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591822419475 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591822419476 2020.06.10 17:53:39)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code 96c29599c6c1968097c585cc9190c29097919590c0)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591822419526 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591822419527 2020.06.10 17:53:39)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code c591c090939290d2c2ca869f95c2c0c396c3c4c2c0)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000051 55 2366          1591822419578 arch_ex_md
(_unit VHDL(ex_md 0 5(arch_ex_md 0 20))
	(_version ve4)
	(_time 1591822419579 2020.06.10 17:53:39)
	(_source(\../src/FemtoMIPS/InstructionExecution/ex_md.vhd\))
	(_parameters tan)
	(_code 0451000308500612520b105e50030c015202500200)
	(_ent
		(_time 1591821128728)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int ulao 2 0 10(_ent(_in))))
		(_port(_int reg 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int endreg 3 0 11(_ent(_in))))
		(_port(_int clkEX_MD -1 0 12(_ent(_in)(_event))))
		(_port(_int cWBo1 0 0 14(_ent(_out))))
		(_port(_int cMDo1 1 0 15(_ent(_out))))
		(_port(_int zeroo -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 17(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 4 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo1 5 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMDo1 6 0 23(_arch(_uni))))
		(_sig(_int sig_zeroo -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 25(_array -1((_dto i 100 i 0)))))
		(_sig(_int sig_EX_MDo 7 0 25(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(12)(13)(14)(15))(_sens(7))(_read(0)(1)(2)(3)(4)(5)(6)))))
			(line__37(_arch 1 0 37(_assignment(_alias((cWBo1)(sig_cWBo1)))(_trgt(8))(_sens(12)))))
			(line__38(_arch 2 0 38(_assignment(_alias((cMDo1)(sig_cMDo1)))(_trgt(9))(_sens(13)))))
			(line__39(_arch 3 0 39(_assignment(_alias((zeroo)(sig_zeroo)))(_simpleassign BUF)(_trgt(10))(_sens(14)))))
			(line__40(_arch 4 0 40(_assignment(_alias((EX_MDo)(sig_EX_MDo)))(_trgt(11))(_sens(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_ex_md 5 -1)
)
I 000058 55 3412          1591822419614 arch_memoria_dado
(_unit VHDL(memoria_dado 0 5(arch_memoria_dado 0 18))
	(_version ve4)
	(_time 1591822419615 2020.06.10 17:53:39)
	(_source(\../src/FemtoMIPS/MemoriaDado/memoria_dado.vhd\))
	(_parameters tan)
	(_code 2376762725742335762631797b2522267525272522)
	(_ent
		(_time 1591760570463)
	)
	(_comp
		(and2
			(_object
				(_port(_int in1 -1 0 21(_ent (_in))))
				(_port(_int in2 -1 0 21(_ent (_in))))
				(_port(_int out1 -1 0 22(_ent (_out))))
			)
		)
		(cache_dados
			(_object
				(_port(_int endr 5 0 26(_ent (_in))))
				(_port(_int endw 5 0 26(_ent (_in))))
				(_port(_int dataw 5 0 26(_ent (_in))))
				(_port(_int memRead -1 0 27(_ent (_in))))
				(_port(_int memWrite -1 0 27(_ent (_in))))
				(_port(_int datao 5 0 28(_ent (_out))))
			)
		)
		(md_wb
			(_object
				(_port(_int cWBo 6 0 32(_ent (_in))))
				(_port(_int dmout 7 0 33(_ent (_in))))
				(_port(_int regout 7 0 33(_ent (_in))))
				(_port(_int endw 8 0 34(_ent (_in))))
				(_port(_int clkMD_WB -1 0 35(_ent (_in))))
				(_port(_int cWBo1 6 0 37(_ent (_out))))
				(_port(_int MD_WBo 9 0 38(_ent (_out))))
			)
		)
	)
	(_inst AND_2 0 44(_comp and2)
		(_port
			((in1)(cMDo(0)))
			((in2)(zero))
			((out1)(pcsrc))
		)
		(_use(_ent . and2)
		)
	)
	(_inst CACHED 0 45(_comp cache_dados)
		(_port
			((endr)(EX_MDo(d_63_32)))
			((endw)(EX_MDo(d_63_32)))
			((dataw)(EX_MDo(d_95_64)))
			((memRead)(cMDo(1)))
			((memWrite)(cMDo(2)))
			((datao)(sig_dmout))
		)
		(_use(_ent . cache_dados)
		)
	)
	(_inst MDWB 0 47(_comp md_wb)
		(_port
			((cWBo)(cWBo))
			((dmout)(sig_dmout))
			((regout)(EX_MDo(d_95_64)))
			((endw)(EX_MDo(d_100_96)))
			((clkMD_WB)(clkMD_WB))
			((cWBo1)(cWBo1))
			((MD_WBo)(MD_WBo))
		)
		(_use(_ent . md_wb)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 6(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 3 0 11(_ent(_out))))
		(_port(_int pcsrc -1 0 12(_ent(_out))))
		(_port(_int cWBo1 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 15(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 34(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 38(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dmout 10 0 41(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((npcj)(EX_MDo(d_31_0))))(_trgt(5))(_sens(0(d_31_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_memoria_dado 1 -1)
)
I 000050 55 637           1591822419648 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591822419649 2020.06.10 17:53:39)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code 421742401515125140105318464446414044434417)
	(_ent
		(_time 1591758227550)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
I 000051 55 1667          1591822419706 arch_md_wb
(_unit VHDL(md_wb 0 5(arch_md_wb 0 15))
	(_version ve4)
	(_time 1591822419707 2020.06.10 17:53:39)
	(_source(\../src/FemtoMIPS/MemoriaDado/md_wb.vhd\))
	(_parameters tan)
	(_code 81d4d48f84d5839687d293db84878584d786868783)
	(_ent
		(_time 1591759388821)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dmout 1 0 7(_ent(_in))))
		(_port(_int regout 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int endw 2 0 8(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in)(_event))))
		(_port(_int cWBo1 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 12(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 3 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo1 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 18(_array -1((_dto i 68 i 0)))))
		(_sig(_int sig_MD_WBo 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(7)(8))(_sens(4))(_read(0)(1)(2)(3)))))
			(line__28(_arch 1 0 28(_assignment(_alias((cWBo1)(sig_cWBo1)))(_trgt(5))(_sens(7)))))
			(line__29(_arch 2 0 29(_assignment(_alias((MD_WBo)(sig_MD_WBo)))(_trgt(6))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_md_wb 3 -1)
)
I 000056 55 2183          1591822419733 arch_write_back
(_unit VHDL(write_back 0 5(arch_write_back 0 14))
	(_version ve4)
	(_time 1591822419734 2020.06.10 17:53:39)
	(_source(\../src/FemtoMIPS/WriteBack/write_back.vhd\))
	(_parameters tan)
	(_code 90c4969e92c7cd8795c585c99796929691969396c2)
	(_ent
		(_time 1591785556699)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int in1 4 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 18(_array -1((_dto c 3 i 0)))))
				(_port(_int in2 5 0 18(_ent (_in))))
				(_port(_int sel -1 0 19(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 20(_array -1((_dto c 4 i 0)))))
				(_port(_int out1 6 0 20(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 24(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(MD_WBo(d_31_0)))
			((in2)(MD_WBo(d_63_32)))
			((sel)(cWBo(0)))
			((out1)(dataw))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 6(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 3 0 11(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((regWrite)(cWBo(1))))(_simpleassign BUF)(_trgt(2))(_sens(1(1))))))
			(line__27(_arch 1 0 27(_assignment(_alias((enderw)(MD_WBo(d_68_64))))(_trgt(3))(_sens(0(d_68_64))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (1(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_write_back 5 -1)
)
I 000053 55 1021          1591823107417 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591823107418 2020.06.10 18:05:07)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code d8ddda8bd58e84cd8fdaca8381dbd9de8cdfdddfd0)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591823107471 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591823107472 2020.06.10 18:05:07)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 16144211154116004212044c4e1017134011161114)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000056 55 7667          1591823107513 arch_femto_MIPS
(_unit VHDL(femto_mips 0 5(arch_femto_mips 0 8))
	(_version ve4)
	(_time 1591823107514 2020.06.10 18:05:07)
	(_source(\../src/FemtoMIPS/femto_MIPS.vhd\))
	(_parameters tan)
	(_code 36343033356136213435706f313062303f31363135)
	(_ent
		(_time 1591797762991)
	)
	(_comp
		(clock_10ns
			(_object
				(_port(_int clk -1 0 11(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int clkIF_ID -1 0 15(_ent (_in))))
				(_port(_int clkCInst -1 0 15(_ent (_in))))
				(_port(_int clkPC -1 0 15(_ent (_in))))
				(_port(_int selPC -1 0 15(_ent (_in))))
				(_port(_int npcj 0 0 16(_ent (_in))))
				(_port(_int IF_IDout 1 0 17(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int RIout 2 0 21(_ent (_in))))
				(_port(_int dataw 3 0 22(_ent (_in))))
				(_port(_int enderw 4 0 23(_ent (_in))))
				(_port(_int rw -1 0 24(_ent (_in))))
				(_port(_int clkID_EX -1 0 24(_ent (_in))))
				(_port(_int cWBo 5 0 26(_ent (_out))))
				(_port(_int cMDo 6 0 27(_ent (_out))))
				(_port(_int cEXo 7 0 28(_ent (_out))))
				(_port(_int ID_EXout 8 0 29(_ent (_out))))
			)
		)
		(instruction_execution
			(_object
				(_port(_int ID_EXout 9 0 33(_ent (_in))))
				(_port(_int cWBo 10 0 34(_ent (_in))))
				(_port(_int cMDo 11 0 35(_ent (_in))))
				(_port(_int cEXo 12 0 36(_ent (_in))))
				(_port(_int clkEX_MD -1 0 37(_ent (_in))))
				(_port(_int cWBo1 10 0 39(_ent (_out))))
				(_port(_int cMDo1 11 0 40(_ent (_out))))
				(_port(_int zero -1 0 41(_ent (_out))))
				(_port(_int EX_MDout 13 0 43(_ent (_out))))
			)
		)
		(memoria_dado
			(_object
				(_port(_int EX_MDo 14 0 47(_ent (_in))))
				(_port(_int cWBo 15 0 48(_ent (_in))))
				(_port(_int cMDo 16 0 49(_ent (_in))))
				(_port(_int zero -1 0 50(_ent (_in))))
				(_port(_int clkMD_WB -1 0 50(_ent (_in))))
				(_port(_int npcj 17 0 52(_ent (_out))))
				(_port(_int pcsrc -1 0 53(_ent (_out))))
				(_port(_int cWBo1 15 0 54(_ent (_out))))
				(_port(_int MD_WBo 18 0 56(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int MD_WBo 19 0 60(_ent (_in))))
				(_port(_int cWBo 20 0 61(_ent (_in))))
				(_port(_int regWrite -1 0 63(_ent (_out))))
				(_port(_int enderw 21 0 64(_ent (_out))))
				(_port(_int dataw 22 0 65(_ent (_out))))
			)
		)
	)
	(_inst CLK_10 0 92(_comp clock_10ns)
		(_port
			((clk)(sig_clk))
		)
		(_use(_ent . clock_10ns)
		)
	)
	(_inst I_F 0 93(_comp instruction_fetch)
		(_port
			((clkIF_ID)(sig_clk))
			((clkCInst)(sig_clk))
			((clkPC)(sig_clk))
			((selPC)(sigMD_pcsrc))
			((npcj)(sigMD_npcj))
			((IF_IDout)(sigIF_IF_IDout))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst I_D 0 94(_comp instruction_decode)
		(_port
			((RIout)(sigIF_IF_IDout))
			((dataw)(sigWB_dataw))
			((enderw)(sigWB_enderw))
			((rw)(sigWB_regWrite))
			((clkID_EX)(sig_clk))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((ID_EXout)(sigID_ID_EXout))
		)
		(_use(_ent . instruction_decode)
		)
	)
	(_inst E_X 0 96(_comp instruction_execution)
		(_port
			((ID_EXout)(sigID_ID_EXout))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((clkEX_MD)(sig_clk))
			((cWBo1)(sigEX_cWBo1))
			((cMDo1)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((EX_MDout)(sigEX_EX_MDout))
		)
		(_use(_ent . instruction_execution)
		)
	)
	(_inst M_D 0 98(_comp memoria_dado)
		(_port
			((EX_MDo)(sigEX_EX_MDout))
			((cWBo)(sigEX_cWBo1))
			((cMDo)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((clkMD_WB)(sig_clk))
			((npcj)(sigMD_npcj))
			((pcsrc)(sigMD_pcsrc))
			((cWBo1)(sigMD_cWBo1))
			((MD_WBo)(sigMD_MD_WBo))
		)
		(_use(_ent . memoria_dado)
		)
	)
	(_inst W_B 0 100(_comp write_back)
		(_port
			((MD_WBo)(sigMD_MD_WBo))
			((cWBo)(sigMD_cWBo1))
			((regWrite)(sigWB_regWrite))
			((enderw)(sigWB_enderw))
			((dataw)(sigWB_dataw))
		)
		(_use(_ent . write_back)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 17(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 21(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 29(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~136 0 33(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 34(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 35(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 43(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1314 0 47(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 49(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 56(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1322 0 60(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 61(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 64(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_clk -1 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 70(_array -1((_dto i 63 i 0)))))
		(_sig(_int sigIF_IF_IDout 23 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int sigID_cWBo 24 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int sigID_cMDo 25 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int sigID_cEXo 26 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~1338 0 75(_array -1((_dto i 137 i 0)))))
		(_sig(_int sigID_ID_EXout 27 0 75(_arch(_uni))))
		(_sig(_int sigEX_cWBo1 24 0 77(_arch(_uni))))
		(_sig(_int sigEX_cMDo1 25 0 78(_arch(_uni))))
		(_sig(_int sigEX_zero -1 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1340 0 80(_array -1((_dto i 100 i 0)))))
		(_sig(_int sigEX_EX_MDout 28 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int sigMD_npcj 29 0 82(_arch(_uni))))
		(_sig(_int sigMD_pcsrc -1 0 83(_arch(_uni))))
		(_sig(_int sigMD_cWBo1 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1344 0 85(_array -1((_dto i 68 i 0)))))
		(_sig(_int sigMD_MD_WBo 30 0 85(_arch(_uni))))
		(_sig(_int sigWB_regWrite -1 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1346 0 88(_array -1((_dto i 4 i 0)))))
		(_sig(_int sigWB_enderw 31 0 88(_arch(_uni))))
		(_sig(_int sigWB_dataw 29 0 89(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 728           1591823107535 arch_clock_10ns
(_unit VHDL(clock_10ns 0 5(arch_clock_10ns 0 9))
	(_version ve4)
	(_time 1591823107536 2020.06.10 18:05:07)
	(_source(\../src/FemtoMIPS/clock_10ns.vhd\))
	(_parameters tan)
	(_code 55575656030257435756170c525654565553005256)
	(_ent
		(_time 1591794388483)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_out))))
		(_sig(_int sig_clk -1 0 11(_arch(_uni((i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_wait_for)(_trgt(1))(_read(1)))))
			(line__20(_arch 1 0 20(_assignment(_alias((clk)(sig_clk)))(_simpleassign BUF)(_trgt(0))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_clock_10ns 2 -1)
)
I 000063 55 3792          1591823107580 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591823107581 2020.06.10 18:05:07)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 84868d8ad5d2d393838096dfd082878380828d82d2)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 1028          1591823107660 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591823107661 2020.06.10 18:05:07)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code d2d1d280d38486c4d0d2c28880d5d2d4d1d5d2d4d1)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_pcout 1 0 13(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(1))(_read(0)))))
			(line__22(_arch 1 0 22(_assignment(_alias((pcout)(sig_pcout)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 2 -1)
)
I 000052 55 938           1591823107692 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591823107693 2020.06.10 18:05:07)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code f1f2f2a1a6a6f1e7f0a0b7aea4f6f2f7a7f7a5f7f0)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 1225          1591823107753 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591823107754 2020.06.10 18:05:07)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 3032383536643226383e246a683636356636393634)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1((_dto i 63 i 0)))))
		(_sig(_int sig_out1 2 0 13(_arch(_uni(_string \"0010000001000010000000000000000000000000000000000000000000000100"\)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(4))(_sens(2))(_read(0)(1)))))
			(line__23(_arch 1 0 23(_assignment(_alias((out1)(sig_out1)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 2 -1)
)
I 000064 55 5529          1591823107784 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591823107785 2020.06.10 18:05:07)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code 4f4d474d4c1918584f4a5d141b494c484b49464919)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591823107803 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591823107804 2020.06.10 18:05:07)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code 5e5c0b5d0e095e4b09504c040a58595857595d595a)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591823107932 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591823107933 2020.06.10 18:05:07)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code dbd8d989808c88cd8e8a9d818fdcd3dcdfdddedd8e)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000051 55 2581          1591823108030 arch_id_ex
(_unit VHDL(id_ex 0 5(arch_id_ex 0 21))
	(_version ve4)
	(_time 1591823108031 2020.06.10 18:05:08)
	(_source(\../src/FemtoMIPS/InstructionDecode/id_ex.vhd\))
	(_parameters tan)
	(_code 393b323c346d3b2f3e6f2163613f3d3c6f3f3c3e31)
	(_ent
		(_time 1591749029210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int cMD 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cEX 2 0 8(_ent(_in))))
		(_port(_int cWBo 0 0 10(_ent(_out))))
		(_port(_int cMDo 1 0 11(_ent(_out))))
		(_port(_int cEXo 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 3 0 14(_ent(_in))))
		(_port(_int rega 3 0 14(_ent(_in))))
		(_port(_int regb 3 0 14(_ent(_in))))
		(_port(_int sext 3 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rt 4 0 15(_ent(_in))))
		(_port(_int rd 4 0 15(_ent(_in))))
		(_port(_int clkID_EX -1 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 18(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 5 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo 6 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMDo 7 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEXo 8 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 26(_array -1((_dto i 137 i 0)))))
		(_sig(_int sig_ID_EXout 9 0 26(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(14)(15)(16)(17))(_sens(12))(_read(0)(1)(2)(6)(7)(8)(9)(10)(11)))))
			(line__38(_arch 1 0 38(_assignment(_alias((cWBo)(sig_cWBo)))(_trgt(3))(_sens(14)))))
			(line__39(_arch 2 0 39(_assignment(_alias((cMDo)(sig_cMDo)))(_trgt(4))(_sens(15)))))
			(line__40(_arch 3 0 40(_assignment(_alias((cEXo)(sig_cEXo)))(_trgt(5))(_sens(16)))))
			(line__41(_arch 4 0 41(_assignment(_alias((ID_EXout)(sig_ID_EXout)))(_trgt(13))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_id_ex 5 -1)
)
I 000067 55 6457          1591823108083 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591823108084 2020.06.10 18:05:08)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code 787a7379252e2f6f797f6a232c7e7b7f7c7e717e2e)
	(_ent
		(_time 1591797966900)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ulao 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ulao)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 16(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 63(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591823108124 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591823108125 2020.06.10 18:05:08)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code a7a4a6f0a8f0fab1a1f4b3fea0a1f4a1a2a1a1a0a3)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591823108159 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591823108160 2020.06.10 18:05:08)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code c6c5c7939691c6d0c795d59cc1c092c0c7c1c5c090)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591823108188 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591823108189 2020.06.10 18:05:08)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code e5e6e2b6b3b2b0f2e2eaa6bfb5e2e0e3b6e3e4e2e0)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000051 55 2366          1591823108243 arch_ex_md
(_unit VHDL(ex_md 0 5(arch_ex_md 0 20))
	(_version ve4)
	(_time 1591823108244 2020.06.10 18:05:08)
	(_source(\../src/FemtoMIPS/InstructionExecution/ex_md.vhd\))
	(_parameters tan)
	(_code 1416121218401602421b004e40131c114212401210)
	(_ent
		(_time 1591821128728)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int ulao 2 0 10(_ent(_in))))
		(_port(_int reg 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int endreg 3 0 11(_ent(_in))))
		(_port(_int clkEX_MD -1 0 12(_ent(_in)(_event))))
		(_port(_int cWBo1 0 0 14(_ent(_out))))
		(_port(_int cMDo1 1 0 15(_ent(_out))))
		(_port(_int zeroo -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 17(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 4 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo1 5 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMDo1 6 0 23(_arch(_uni))))
		(_sig(_int sig_zeroo -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 25(_array -1((_dto i 100 i 0)))))
		(_sig(_int sig_EX_MDo 7 0 25(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(12)(13)(14)(15))(_sens(7))(_read(0)(1)(2)(3)(4)(5)(6)))))
			(line__37(_arch 1 0 37(_assignment(_alias((cWBo1)(sig_cWBo1)))(_trgt(8))(_sens(12)))))
			(line__38(_arch 2 0 38(_assignment(_alias((cMDo1)(sig_cMDo1)))(_trgt(9))(_sens(13)))))
			(line__39(_arch 3 0 39(_assignment(_alias((zeroo)(sig_zeroo)))(_simpleassign BUF)(_trgt(10))(_sens(14)))))
			(line__40(_arch 4 0 40(_assignment(_alias((EX_MDo)(sig_EX_MDo)))(_trgt(11))(_sens(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_ex_md 5 -1)
)
I 000058 55 3412          1591823108287 arch_memoria_dado
(_unit VHDL(memoria_dado 0 5(arch_memoria_dado 0 18))
	(_version ve4)
	(_time 1591823108288 2020.06.10 18:05:08)
	(_source(\../src/FemtoMIPS/MemoriaDado/memoria_dado.vhd\))
	(_parameters tan)
	(_code 4341144145144355164651191b4542461545474542)
	(_ent
		(_time 1591760570463)
	)
	(_comp
		(and2
			(_object
				(_port(_int in1 -1 0 21(_ent (_in))))
				(_port(_int in2 -1 0 21(_ent (_in))))
				(_port(_int out1 -1 0 22(_ent (_out))))
			)
		)
		(cache_dados
			(_object
				(_port(_int endr 5 0 26(_ent (_in))))
				(_port(_int endw 5 0 26(_ent (_in))))
				(_port(_int dataw 5 0 26(_ent (_in))))
				(_port(_int memRead -1 0 27(_ent (_in))))
				(_port(_int memWrite -1 0 27(_ent (_in))))
				(_port(_int datao 5 0 28(_ent (_out))))
			)
		)
		(md_wb
			(_object
				(_port(_int cWBo 6 0 32(_ent (_in))))
				(_port(_int dmout 7 0 33(_ent (_in))))
				(_port(_int regout 7 0 33(_ent (_in))))
				(_port(_int endw 8 0 34(_ent (_in))))
				(_port(_int clkMD_WB -1 0 35(_ent (_in))))
				(_port(_int cWBo1 6 0 37(_ent (_out))))
				(_port(_int MD_WBo 9 0 38(_ent (_out))))
			)
		)
	)
	(_inst AND_2 0 44(_comp and2)
		(_port
			((in1)(cMDo(0)))
			((in2)(zero))
			((out1)(pcsrc))
		)
		(_use(_ent . and2)
		)
	)
	(_inst CACHED 0 45(_comp cache_dados)
		(_port
			((endr)(EX_MDo(d_63_32)))
			((endw)(EX_MDo(d_63_32)))
			((dataw)(EX_MDo(d_95_64)))
			((memRead)(cMDo(1)))
			((memWrite)(cMDo(2)))
			((datao)(sig_dmout))
		)
		(_use(_ent . cache_dados)
		)
	)
	(_inst MDWB 0 47(_comp md_wb)
		(_port
			((cWBo)(cWBo))
			((dmout)(sig_dmout))
			((regout)(EX_MDo(d_95_64)))
			((endw)(EX_MDo(d_100_96)))
			((clkMD_WB)(clkMD_WB))
			((cWBo1)(cWBo1))
			((MD_WBo)(MD_WBo))
		)
		(_use(_ent . md_wb)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 6(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 3 0 11(_ent(_out))))
		(_port(_int pcsrc -1 0 12(_ent(_out))))
		(_port(_int cWBo1 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 15(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 34(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 38(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dmout 10 0 41(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((npcj)(EX_MDo(d_31_0))))(_trgt(5))(_sens(0(d_31_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_memoria_dado 1 -1)
)
I 000050 55 637           1591823108336 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591823108337 2020.06.10 18:05:08)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code 727070732525226170206328767476717074737427)
	(_ent
		(_time 1591758227550)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
I 000051 55 1667          1591823108396 arch_md_wb
(_unit VHDL(md_wb 0 5(arch_md_wb 0 15))
	(_version ve4)
	(_time 1591823108397 2020.06.10 18:05:08)
	(_source(\../src/FemtoMIPS/MemoriaDado/md_wb.vhd\))
	(_parameters tan)
	(_code b0b2e7e4b4e4b2a7b6e3a2eab5b6b4b5e6b7b7b6b2)
	(_ent
		(_time 1591759388821)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dmout 1 0 7(_ent(_in))))
		(_port(_int regout 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int endw 2 0 8(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in)(_event))))
		(_port(_int cWBo1 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 12(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 3 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo1 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 18(_array -1((_dto i 68 i 0)))))
		(_sig(_int sig_MD_WBo 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(7)(8))(_sens(4))(_read(0)(1)(2)(3)))))
			(line__28(_arch 1 0 28(_assignment(_alias((cWBo1)(sig_cWBo1)))(_trgt(5))(_sens(7)))))
			(line__29(_arch 2 0 29(_assignment(_alias((MD_WBo)(sig_MD_WBo)))(_trgt(6))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_md_wb 3 -1)
)
I 000056 55 2183          1591823108427 arch_write_back
(_unit VHDL(write_back 0 5(arch_write_back 0 14))
	(_version ve4)
	(_time 1591823108428 2020.06.10 18:05:08)
	(_source(\../src/FemtoMIPS/WriteBack/write_back.vhd\))
	(_parameters tan)
	(_code cfcccb9b9b9892d8ca9ada96c8c9cdc9cec9ccc99d)
	(_ent
		(_time 1591785556699)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int in1 4 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 18(_array -1((_dto c 3 i 0)))))
				(_port(_int in2 5 0 18(_ent (_in))))
				(_port(_int sel -1 0 19(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 20(_array -1((_dto c 4 i 0)))))
				(_port(_int out1 6 0 20(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 24(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(MD_WBo(d_31_0)))
			((in2)(MD_WBo(d_63_32)))
			((sel)(cWBo(0)))
			((out1)(dataw))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 6(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 3 0 11(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((regWrite)(cWBo(1))))(_simpleassign BUF)(_trgt(2))(_sens(1(1))))))
			(line__27(_arch 1 0 27(_assignment(_alias((enderw)(MD_WBo(d_68_64))))(_trgt(3))(_sens(0(d_68_64))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (1(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_write_back 5 -1)
)
I 000053 55 1021          1591823180989 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591823180990 2020.06.10 18:06:20)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code 4241404145141e57154050191b414344164547454a)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591823181033 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591823181034 2020.06.10 18:06:21)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 71727370752671672575632b297770742776717673)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000056 55 7667          1591823181071 arch_femto_MIPS
(_unit VHDL(femto_mips 0 5(arch_femto_mips 0 8))
	(_version ve4)
	(_time 1591823181072 2020.06.10 18:06:21)
	(_source(\../src/FemtoMIPS/femto_MIPS.vhd\))
	(_parameters tan)
	(_code 9093c09f95c790879293d6c99796c4969997909793)
	(_ent
		(_time 1591797762991)
	)
	(_comp
		(clock_10ns
			(_object
				(_port(_int clk -1 0 11(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int clkIF_ID -1 0 15(_ent (_in))))
				(_port(_int clkCInst -1 0 15(_ent (_in))))
				(_port(_int clkPC -1 0 15(_ent (_in))))
				(_port(_int selPC -1 0 15(_ent (_in))))
				(_port(_int npcj 0 0 16(_ent (_in))))
				(_port(_int IF_IDout 1 0 17(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int RIout 2 0 21(_ent (_in))))
				(_port(_int dataw 3 0 22(_ent (_in))))
				(_port(_int enderw 4 0 23(_ent (_in))))
				(_port(_int rw -1 0 24(_ent (_in))))
				(_port(_int clkID_EX -1 0 24(_ent (_in))))
				(_port(_int cWBo 5 0 26(_ent (_out))))
				(_port(_int cMDo 6 0 27(_ent (_out))))
				(_port(_int cEXo 7 0 28(_ent (_out))))
				(_port(_int ID_EXout 8 0 29(_ent (_out))))
			)
		)
		(instruction_execution
			(_object
				(_port(_int ID_EXout 9 0 33(_ent (_in))))
				(_port(_int cWBo 10 0 34(_ent (_in))))
				(_port(_int cMDo 11 0 35(_ent (_in))))
				(_port(_int cEXo 12 0 36(_ent (_in))))
				(_port(_int clkEX_MD -1 0 37(_ent (_in))))
				(_port(_int cWBo1 10 0 39(_ent (_out))))
				(_port(_int cMDo1 11 0 40(_ent (_out))))
				(_port(_int zero -1 0 41(_ent (_out))))
				(_port(_int EX_MDout 13 0 43(_ent (_out))))
			)
		)
		(memoria_dado
			(_object
				(_port(_int EX_MDo 14 0 47(_ent (_in))))
				(_port(_int cWBo 15 0 48(_ent (_in))))
				(_port(_int cMDo 16 0 49(_ent (_in))))
				(_port(_int zero -1 0 50(_ent (_in))))
				(_port(_int clkMD_WB -1 0 50(_ent (_in))))
				(_port(_int npcj 17 0 52(_ent (_out))))
				(_port(_int pcsrc -1 0 53(_ent (_out))))
				(_port(_int cWBo1 15 0 54(_ent (_out))))
				(_port(_int MD_WBo 18 0 56(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int MD_WBo 19 0 60(_ent (_in))))
				(_port(_int cWBo 20 0 61(_ent (_in))))
				(_port(_int regWrite -1 0 63(_ent (_out))))
				(_port(_int enderw 21 0 64(_ent (_out))))
				(_port(_int dataw 22 0 65(_ent (_out))))
			)
		)
	)
	(_inst CLK_10 0 92(_comp clock_10ns)
		(_port
			((clk)(sig_clk))
		)
		(_use(_ent . clock_10ns)
		)
	)
	(_inst I_F 0 93(_comp instruction_fetch)
		(_port
			((clkIF_ID)(sig_clk))
			((clkCInst)(sig_clk))
			((clkPC)(sig_clk))
			((selPC)(sigMD_pcsrc))
			((npcj)(sigMD_npcj))
			((IF_IDout)(sigIF_IF_IDout))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst I_D 0 94(_comp instruction_decode)
		(_port
			((RIout)(sigIF_IF_IDout))
			((dataw)(sigWB_dataw))
			((enderw)(sigWB_enderw))
			((rw)(sigWB_regWrite))
			((clkID_EX)(sig_clk))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((ID_EXout)(sigID_ID_EXout))
		)
		(_use(_ent . instruction_decode)
		)
	)
	(_inst E_X 0 96(_comp instruction_execution)
		(_port
			((ID_EXout)(sigID_ID_EXout))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((clkEX_MD)(sig_clk))
			((cWBo1)(sigEX_cWBo1))
			((cMDo1)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((EX_MDout)(sigEX_EX_MDout))
		)
		(_use(_ent . instruction_execution)
		)
	)
	(_inst M_D 0 98(_comp memoria_dado)
		(_port
			((EX_MDo)(sigEX_EX_MDout))
			((cWBo)(sigEX_cWBo1))
			((cMDo)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((clkMD_WB)(sig_clk))
			((npcj)(sigMD_npcj))
			((pcsrc)(sigMD_pcsrc))
			((cWBo1)(sigMD_cWBo1))
			((MD_WBo)(sigMD_MD_WBo))
		)
		(_use(_ent . memoria_dado)
		)
	)
	(_inst W_B 0 100(_comp write_back)
		(_port
			((MD_WBo)(sigMD_MD_WBo))
			((cWBo)(sigMD_cWBo1))
			((regWrite)(sigWB_regWrite))
			((enderw)(sigWB_enderw))
			((dataw)(sigWB_dataw))
		)
		(_use(_ent . write_back)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 17(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 21(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 29(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~136 0 33(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 34(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 35(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 43(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1314 0 47(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 49(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 56(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1322 0 60(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 61(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 64(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_clk -1 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 70(_array -1((_dto i 63 i 0)))))
		(_sig(_int sigIF_IF_IDout 23 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int sigID_cWBo 24 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int sigID_cMDo 25 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int sigID_cEXo 26 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~1338 0 75(_array -1((_dto i 137 i 0)))))
		(_sig(_int sigID_ID_EXout 27 0 75(_arch(_uni))))
		(_sig(_int sigEX_cWBo1 24 0 77(_arch(_uni))))
		(_sig(_int sigEX_cMDo1 25 0 78(_arch(_uni))))
		(_sig(_int sigEX_zero -1 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1340 0 80(_array -1((_dto i 100 i 0)))))
		(_sig(_int sigEX_EX_MDout 28 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int sigMD_npcj 29 0 82(_arch(_uni))))
		(_sig(_int sigMD_pcsrc -1 0 83(_arch(_uni))))
		(_sig(_int sigMD_cWBo1 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1344 0 85(_array -1((_dto i 68 i 0)))))
		(_sig(_int sigMD_MD_WBo 30 0 85(_arch(_uni))))
		(_sig(_int sigWB_regWrite -1 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1346 0 88(_array -1((_dto i 4 i 0)))))
		(_sig(_int sigWB_enderw 31 0 88(_arch(_uni))))
		(_sig(_int sigWB_dataw 29 0 89(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 728           1591823181082 arch_clock_10ns
(_unit VHDL(clock_10ns 0 5(arch_clock_10ns 0 9))
	(_version ve4)
	(_time 1591823181083 2020.06.10 18:06:21)
	(_source(\../src/FemtoMIPS/clock_10ns.vhd\))
	(_parameters tan)
	(_code a0a3f5f7f3f7a2b6a2a3e2f9a7a3a1a3a0a6f5a7a3)
	(_ent
		(_time 1591794388483)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_out))))
		(_sig(_int sig_clk -1 0 11(_arch(_uni((i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_wait_for)(_trgt(1))(_read(1)))))
			(line__20(_arch 1 0 20(_assignment(_alias((clk)(sig_clk)))(_simpleassign BUF)(_trgt(0))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_clock_10ns 2 -1)
)
I 000063 55 3792          1591823181119 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591823181120 2020.06.10 18:06:21)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code bfbce0ebbce9e8a8b8bbade4ebb9bcb8bbb9b6b9e9)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 1028          1591823181153 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591823181154 2020.06.10 18:06:21)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code dedc888c88888ac8dcdece848cd9ded8ddd9ded8dd)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_pcout 1 0 13(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(1))(_read(0)))))
			(line__22(_arch 1 0 22(_assignment(_alias((pcout)(sig_pcout)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 2 -1)
)
I 000052 55 938           1591823181180 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591823181181 2020.06.10 18:06:21)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code fdffa8adffaafdebfcacbba2a8fafefbabfba9fbfc)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 1225          1591823181226 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591823181227 2020.06.10 18:06:21)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 2c2c252879782e3a24223876742a2a297a2a252a28)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1((_dto i 63 i 0)))))
		(_sig(_int sig_out1 2 0 13(_arch(_uni(_string \"0010000001000010000000000000000000000000000000000000000000000100"\)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(4))(_sens(2))(_read(0)(1)))))
			(line__23(_arch 1 0 23(_assignment(_alias((out1)(sig_out1)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 2 -1)
)
I 000064 55 5529          1591823181256 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591823181257 2020.06.10 18:06:21)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code 4c4c454e4a1a1b5b4c495e17184a4f4b484a454a1a)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591823181266 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591823181267 2020.06.10 18:06:21)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code 5b5b0f580c0c5b4e0c5549010f5d5c5d525c585c5f)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591823181300 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591823181301 2020.06.10 18:06:21)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 7a7b797b222d296c2f2b3c202e7d727d7e7c7f7c2f)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000051 55 2581          1591823181347 arch_id_ex
(_unit VHDL(id_ex 0 5(arch_id_ex 0 21))
	(_version ve4)
	(_time 1591823181348 2020.06.10 18:06:21)
	(_source(\../src/FemtoMIPS/InstructionDecode/id_ex.vhd\))
	(_parameters tan)
	(_code a9a9a0fea4fdabbfaeffb1f3f1afadacffafacaea1)
	(_ent
		(_time 1591749029210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int cMD 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cEX 2 0 8(_ent(_in))))
		(_port(_int cWBo 0 0 10(_ent(_out))))
		(_port(_int cMDo 1 0 11(_ent(_out))))
		(_port(_int cEXo 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 3 0 14(_ent(_in))))
		(_port(_int rega 3 0 14(_ent(_in))))
		(_port(_int regb 3 0 14(_ent(_in))))
		(_port(_int sext 3 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rt 4 0 15(_ent(_in))))
		(_port(_int rd 4 0 15(_ent(_in))))
		(_port(_int clkID_EX -1 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 18(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 5 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo 6 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMDo 7 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEXo 8 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 26(_array -1((_dto i 137 i 0)))))
		(_sig(_int sig_ID_EXout 9 0 26(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(14)(15)(16)(17))(_sens(12))(_read(0)(1)(2)(6)(7)(8)(9)(10)(11)))))
			(line__38(_arch 1 0 38(_assignment(_alias((cWBo)(sig_cWBo)))(_trgt(3))(_sens(14)))))
			(line__39(_arch 2 0 39(_assignment(_alias((cMDo)(sig_cMDo)))(_trgt(4))(_sens(15)))))
			(line__40(_arch 3 0 40(_assignment(_alias((cEXo)(sig_cEXo)))(_trgt(5))(_sens(16)))))
			(line__41(_arch 4 0 41(_assignment(_alias((ID_EXout)(sig_ID_EXout)))(_trgt(13))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_id_ex 5 -1)
)
I 000067 55 6457          1591823181400 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591823181401 2020.06.10 18:06:21)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code d8d8d18a858e8fcfd9dfca838cdedbdfdcded1de8e)
	(_ent
		(_time 1591797966900)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ulao 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ulao)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 16(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 63(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591823181441 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591823181442 2020.06.10 18:06:21)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 0706050108505a110154135e000154010201010003)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591823181483 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591823181484 2020.06.10 18:06:21)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code 26272422767126302775357c212072202721252070)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591823181511 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591823181512 2020.06.10 18:06:21)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code 46474244131113514149051c164143401540474143)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000051 55 2366          1591823181560 arch_ex_md
(_unit VHDL(ex_md 0 5(arch_ex_md 0 20))
	(_version ve4)
	(_time 1591823181561 2020.06.10 18:06:21)
	(_source(\../src/FemtoMIPS/InstructionExecution/ex_md.vhd\))
	(_parameters tan)
	(_code 7474707478207662227b602e20737c712272207270)
	(_ent
		(_time 1591821128728)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int ulao 2 0 10(_ent(_in))))
		(_port(_int reg 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int endreg 3 0 11(_ent(_in))))
		(_port(_int clkEX_MD -1 0 12(_ent(_in)(_event))))
		(_port(_int cWBo1 0 0 14(_ent(_out))))
		(_port(_int cMDo1 1 0 15(_ent(_out))))
		(_port(_int zeroo -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 17(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 4 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo1 5 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMDo1 6 0 23(_arch(_uni))))
		(_sig(_int sig_zeroo -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 25(_array -1((_dto i 100 i 0)))))
		(_sig(_int sig_EX_MDo 7 0 25(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(12)(13)(14)(15))(_sens(7))(_read(0)(1)(2)(3)(4)(5)(6)))))
			(line__37(_arch 1 0 37(_assignment(_alias((cWBo1)(sig_cWBo1)))(_trgt(8))(_sens(12)))))
			(line__38(_arch 2 0 38(_assignment(_alias((cMDo1)(sig_cMDo1)))(_trgt(9))(_sens(13)))))
			(line__39(_arch 3 0 39(_assignment(_alias((zeroo)(sig_zeroo)))(_simpleassign BUF)(_trgt(10))(_sens(14)))))
			(line__40(_arch 4 0 40(_assignment(_alias((EX_MDo)(sig_EX_MDo)))(_trgt(11))(_sens(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_ex_md 5 -1)
)
I 000058 55 3412          1591823181597 arch_memoria_dado
(_unit VHDL(memoria_dado 0 5(arch_memoria_dado 0 18))
	(_version ve4)
	(_time 1591823181598 2020.06.10 18:06:21)
	(_source(\../src/FemtoMIPS/MemoriaDado/memoria_dado.vhd\))
	(_parameters tan)
	(_code a3a3f6f4a5f4a3b5f6a6b1f9fba5a2a6f5a5a7a5a2)
	(_ent
		(_time 1591760570463)
	)
	(_comp
		(and2
			(_object
				(_port(_int in1 -1 0 21(_ent (_in))))
				(_port(_int in2 -1 0 21(_ent (_in))))
				(_port(_int out1 -1 0 22(_ent (_out))))
			)
		)
		(cache_dados
			(_object
				(_port(_int endr 5 0 26(_ent (_in))))
				(_port(_int endw 5 0 26(_ent (_in))))
				(_port(_int dataw 5 0 26(_ent (_in))))
				(_port(_int memRead -1 0 27(_ent (_in))))
				(_port(_int memWrite -1 0 27(_ent (_in))))
				(_port(_int datao 5 0 28(_ent (_out))))
			)
		)
		(md_wb
			(_object
				(_port(_int cWBo 6 0 32(_ent (_in))))
				(_port(_int dmout 7 0 33(_ent (_in))))
				(_port(_int regout 7 0 33(_ent (_in))))
				(_port(_int endw 8 0 34(_ent (_in))))
				(_port(_int clkMD_WB -1 0 35(_ent (_in))))
				(_port(_int cWBo1 6 0 37(_ent (_out))))
				(_port(_int MD_WBo 9 0 38(_ent (_out))))
			)
		)
	)
	(_inst AND_2 0 44(_comp and2)
		(_port
			((in1)(cMDo(0)))
			((in2)(zero))
			((out1)(pcsrc))
		)
		(_use(_ent . and2)
		)
	)
	(_inst CACHED 0 45(_comp cache_dados)
		(_port
			((endr)(EX_MDo(d_63_32)))
			((endw)(EX_MDo(d_63_32)))
			((dataw)(EX_MDo(d_95_64)))
			((memRead)(cMDo(1)))
			((memWrite)(cMDo(2)))
			((datao)(sig_dmout))
		)
		(_use(_ent . cache_dados)
		)
	)
	(_inst MDWB 0 47(_comp md_wb)
		(_port
			((cWBo)(cWBo))
			((dmout)(sig_dmout))
			((regout)(EX_MDo(d_95_64)))
			((endw)(EX_MDo(d_100_96)))
			((clkMD_WB)(clkMD_WB))
			((cWBo1)(cWBo1))
			((MD_WBo)(MD_WBo))
		)
		(_use(_ent . md_wb)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 6(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 3 0 11(_ent(_out))))
		(_port(_int pcsrc -1 0 12(_ent(_out))))
		(_port(_int cWBo1 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 15(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 34(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 38(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dmout 10 0 41(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((npcj)(EX_MDo(d_31_0))))(_trgt(5))(_sens(0(d_31_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_memoria_dado 1 -1)
)
I 000050 55 637           1591823181630 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591823181631 2020.06.10 18:06:21)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code c3c3c396959493d0c191d299c7c5c7c0c1c5c2c596)
	(_ent
		(_time 1591758227550)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
I 000051 55 1667          1591823181677 arch_md_wb
(_unit VHDL(md_wb 0 5(arch_md_wb 0 15))
	(_version ve4)
	(_time 1591823181678 2020.06.10 18:06:21)
	(_source(\../src/FemtoMIPS/MemoriaDado/md_wb.vhd\))
	(_parameters tan)
	(_code f1f1a4a1f4a5f3e6f7a2e3abf4f7f5f4a7f6f6f7f3)
	(_ent
		(_time 1591759388821)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dmout 1 0 7(_ent(_in))))
		(_port(_int regout 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int endw 2 0 8(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in)(_event))))
		(_port(_int cWBo1 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 12(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 3 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo1 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 18(_array -1((_dto i 68 i 0)))))
		(_sig(_int sig_MD_WBo 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(7)(8))(_sens(4))(_read(0)(1)(2)(3)))))
			(line__28(_arch 1 0 28(_assignment(_alias((cWBo1)(sig_cWBo1)))(_trgt(5))(_sens(7)))))
			(line__29(_arch 2 0 29(_assignment(_alias((MD_WBo)(sig_MD_WBo)))(_trgt(6))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_md_wb 3 -1)
)
I 000056 55 2183          1591823181706 arch_write_back
(_unit VHDL(write_back 0 5(arch_write_back 0 14))
	(_version ve4)
	(_time 1591823181707 2020.06.10 18:06:21)
	(_source(\../src/FemtoMIPS/WriteBack/write_back.vhd\))
	(_parameters tan)
	(_code 1110141712464c0614440448161713171017121743)
	(_ent
		(_time 1591785556699)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int in1 4 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 18(_array -1((_dto c 3 i 0)))))
				(_port(_int in2 5 0 18(_ent (_in))))
				(_port(_int sel -1 0 19(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 20(_array -1((_dto c 4 i 0)))))
				(_port(_int out1 6 0 20(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 24(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(MD_WBo(d_31_0)))
			((in2)(MD_WBo(d_63_32)))
			((sel)(cWBo(0)))
			((out1)(dataw))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 6(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 3 0 11(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((regWrite)(cWBo(1))))(_simpleassign BUF)(_trgt(2))(_sens(1(1))))))
			(line__27(_arch 1 0 27(_assignment(_alias((enderw)(MD_WBo(d_68_64))))(_trgt(3))(_sens(0(d_68_64))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (1(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_write_back 5 -1)
)
I 000053 55 1021          1591824041519 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591824041520 2020.06.10 18:20:41)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code b5bbe1e0b5e3e9a0e2b7a7eeecb6b4b3e1b2b0b2bd)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591824041618 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591824041619 2020.06.10 18:20:41)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 131d461415441305471701494b1512164514131411)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000056 55 7667          1591824041658 arch_femto_MIPS
(_unit VHDL(femto_mips 0 5(arch_femto_mips 0 8))
	(_version ve4)
	(_time 1591824041659 2020.06.10 18:20:41)
	(_source(\../src/FemtoMIPS/femto_MIPS.vhd\))
	(_parameters tan)
	(_code 424c4540451542554041041b454416444b45424541)
	(_ent
		(_time 1591797762991)
	)
	(_comp
		(clock_10ns
			(_object
				(_port(_int clk -1 0 11(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int clkIF_ID -1 0 15(_ent (_in))))
				(_port(_int clkCInst -1 0 15(_ent (_in))))
				(_port(_int clkPC -1 0 15(_ent (_in))))
				(_port(_int selPC -1 0 15(_ent (_in))))
				(_port(_int npcj 0 0 16(_ent (_in))))
				(_port(_int IF_IDout 1 0 17(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int RIout 2 0 21(_ent (_in))))
				(_port(_int dataw 3 0 22(_ent (_in))))
				(_port(_int enderw 4 0 23(_ent (_in))))
				(_port(_int rw -1 0 24(_ent (_in))))
				(_port(_int clkID_EX -1 0 24(_ent (_in))))
				(_port(_int cWBo 5 0 26(_ent (_out))))
				(_port(_int cMDo 6 0 27(_ent (_out))))
				(_port(_int cEXo 7 0 28(_ent (_out))))
				(_port(_int ID_EXout 8 0 29(_ent (_out))))
			)
		)
		(instruction_execution
			(_object
				(_port(_int ID_EXout 9 0 33(_ent (_in))))
				(_port(_int cWBo 10 0 34(_ent (_in))))
				(_port(_int cMDo 11 0 35(_ent (_in))))
				(_port(_int cEXo 12 0 36(_ent (_in))))
				(_port(_int clkEX_MD -1 0 37(_ent (_in))))
				(_port(_int cWBo1 10 0 39(_ent (_out))))
				(_port(_int cMDo1 11 0 40(_ent (_out))))
				(_port(_int zero -1 0 41(_ent (_out))))
				(_port(_int EX_MDout 13 0 43(_ent (_out))))
			)
		)
		(memoria_dado
			(_object
				(_port(_int EX_MDo 14 0 47(_ent (_in))))
				(_port(_int cWBo 15 0 48(_ent (_in))))
				(_port(_int cMDo 16 0 49(_ent (_in))))
				(_port(_int zero -1 0 50(_ent (_in))))
				(_port(_int clkMD_WB -1 0 50(_ent (_in))))
				(_port(_int npcj 17 0 52(_ent (_out))))
				(_port(_int pcsrc -1 0 53(_ent (_out))))
				(_port(_int cWBo1 15 0 54(_ent (_out))))
				(_port(_int MD_WBo 18 0 56(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int MD_WBo 19 0 60(_ent (_in))))
				(_port(_int cWBo 20 0 61(_ent (_in))))
				(_port(_int regWrite -1 0 63(_ent (_out))))
				(_port(_int enderw 21 0 64(_ent (_out))))
				(_port(_int dataw 22 0 65(_ent (_out))))
			)
		)
	)
	(_inst CLK_10 0 92(_comp clock_10ns)
		(_port
			((clk)(sig_clk))
		)
		(_use(_ent . clock_10ns)
		)
	)
	(_inst I_F 0 93(_comp instruction_fetch)
		(_port
			((clkIF_ID)(sig_clk))
			((clkCInst)(sig_clk))
			((clkPC)(sig_clk))
			((selPC)(sigMD_pcsrc))
			((npcj)(sigMD_npcj))
			((IF_IDout)(sigIF_IF_IDout))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst I_D 0 94(_comp instruction_decode)
		(_port
			((RIout)(sigIF_IF_IDout))
			((dataw)(sigWB_dataw))
			((enderw)(sigWB_enderw))
			((rw)(sigWB_regWrite))
			((clkID_EX)(sig_clk))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((ID_EXout)(sigID_ID_EXout))
		)
		(_use(_ent . instruction_decode)
		)
	)
	(_inst E_X 0 96(_comp instruction_execution)
		(_port
			((ID_EXout)(sigID_ID_EXout))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((clkEX_MD)(sig_clk))
			((cWBo1)(sigEX_cWBo1))
			((cMDo1)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((EX_MDout)(sigEX_EX_MDout))
		)
		(_use(_ent . instruction_execution)
		)
	)
	(_inst M_D 0 98(_comp memoria_dado)
		(_port
			((EX_MDo)(sigEX_EX_MDout))
			((cWBo)(sigEX_cWBo1))
			((cMDo)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((clkMD_WB)(sig_clk))
			((npcj)(sigMD_npcj))
			((pcsrc)(sigMD_pcsrc))
			((cWBo1)(sigMD_cWBo1))
			((MD_WBo)(sigMD_MD_WBo))
		)
		(_use(_ent . memoria_dado)
		)
	)
	(_inst W_B 0 100(_comp write_back)
		(_port
			((MD_WBo)(sigMD_MD_WBo))
			((cWBo)(sigMD_cWBo1))
			((regWrite)(sigWB_regWrite))
			((enderw)(sigWB_enderw))
			((dataw)(sigWB_dataw))
		)
		(_use(_ent . write_back)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 17(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 21(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 29(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~136 0 33(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 34(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 35(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 43(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1314 0 47(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 49(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 56(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1322 0 60(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 61(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 64(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_clk -1 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 70(_array -1((_dto i 63 i 0)))))
		(_sig(_int sigIF_IF_IDout 23 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int sigID_cWBo 24 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int sigID_cMDo 25 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int sigID_cEXo 26 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~1338 0 75(_array -1((_dto i 137 i 0)))))
		(_sig(_int sigID_ID_EXout 27 0 75(_arch(_uni))))
		(_sig(_int sigEX_cWBo1 24 0 77(_arch(_uni))))
		(_sig(_int sigEX_cMDo1 25 0 78(_arch(_uni))))
		(_sig(_int sigEX_zero -1 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1340 0 80(_array -1((_dto i 100 i 0)))))
		(_sig(_int sigEX_EX_MDout 28 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int sigMD_npcj 29 0 82(_arch(_uni))))
		(_sig(_int sigMD_pcsrc -1 0 83(_arch(_uni))))
		(_sig(_int sigMD_cWBo1 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1344 0 85(_array -1((_dto i 68 i 0)))))
		(_sig(_int sigMD_MD_WBo 30 0 85(_arch(_uni))))
		(_sig(_int sigWB_regWrite -1 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1346 0 88(_array -1((_dto i 4 i 0)))))
		(_sig(_int sigWB_enderw 31 0 88(_arch(_uni))))
		(_sig(_int sigWB_dataw 29 0 89(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 728           1591824041675 arch_clock_10ns
(_unit VHDL(clock_10ns 0 5(arch_clock_10ns 0 9))
	(_version ve4)
	(_time 1591824041676 2020.06.10 18:20:41)
	(_source(\../src/FemtoMIPS/clock_10ns.vhd\))
	(_parameters tan)
	(_code 515f53520306534753521308565250525157045652)
	(_ent
		(_time 1591794388483)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_out))))
		(_sig(_int sig_clk -1 0 11(_arch(_uni((i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_wait_for)(_trgt(1))(_read(1)))))
			(line__20(_arch 1 0 20(_assignment(_alias((clk)(sig_clk)))(_simpleassign BUF)(_trgt(0))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_clock_10ns 2 -1)
)
I 000063 55 3792          1591824041728 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591824041729 2020.06.10 18:20:41)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 808e888ed5d6d797878492dbd486838784868986d6)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 1028          1591824041765 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591824041766 2020.06.10 18:20:41)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code a0afa1f7a3f6f4b6a2a0b0faf2a7a0a6a3a7a0a6a3)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_pcout 1 0 13(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(1))(_read(0)))))
			(line__22(_arch 1 0 22(_assignment(_alias((pcout)(sig_pcout)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 2 -1)
)
I 000052 55 938           1591824043428 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591824043429 2020.06.10 18:20:43)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 27282c237670273126766178722024217121732126)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 1225          1591824043462 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591824043463 2020.06.10 18:20:43)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 47494645461345514f49531d1f41414211414e4143)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1((_dto i 63 i 0)))))
		(_sig(_int sig_out1 2 0 13(_arch(_uni(_string \"0010000001000010000000000000000000000000000000000000000000000100"\)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(4))(_sens(2))(_read(0)(1)))))
			(line__23(_arch 1 0 23(_assignment(_alias((out1)(sig_out1)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 2 -1)
)
I 000064 55 5529          1591824044906 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591824044907 2020.06.10 18:20:44)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code e4eab9b7b5b2b3f3e4e1f6bfb0e2e7e3e0e2ede2b2)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591824045186 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591824045187 2020.06.10 18:20:45)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code fdf3fcadacaafde8aaf3efa7a9fbfafbf4fafefaf9)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591824045235 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591824045236 2020.06.10 18:20:45)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 3c336939666b6f2a696d7a66683b343b383a393a69)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000051 55 2581          1591824045287 arch_id_ex
(_unit VHDL(id_ex 0 5(arch_id_ex 0 21))
	(_version ve4)
	(_time 1591824045288 2020.06.10 18:20:45)
	(_source(\../src/FemtoMIPS/InstructionDecode/id_ex.vhd\))
	(_parameters tan)
	(_code 6b65346b3d3f697d6c3d7331336d6f6e3d6d6e6c63)
	(_ent
		(_time 1591749029210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int cMD 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cEX 2 0 8(_ent(_in))))
		(_port(_int cWBo 0 0 10(_ent(_out))))
		(_port(_int cMDo 1 0 11(_ent(_out))))
		(_port(_int cEXo 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 3 0 14(_ent(_in))))
		(_port(_int rega 3 0 14(_ent(_in))))
		(_port(_int regb 3 0 14(_ent(_in))))
		(_port(_int sext 3 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rt 4 0 15(_ent(_in))))
		(_port(_int rd 4 0 15(_ent(_in))))
		(_port(_int clkID_EX -1 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 18(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 5 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo 6 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMDo 7 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEXo 8 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 26(_array -1((_dto i 137 i 0)))))
		(_sig(_int sig_ID_EXout 9 0 26(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(14)(15)(16)(17))(_sens(12))(_read(0)(1)(2)(6)(7)(8)(9)(10)(11)))))
			(line__38(_arch 1 0 38(_assignment(_alias((cWBo)(sig_cWBo)))(_trgt(3))(_sens(14)))))
			(line__39(_arch 2 0 39(_assignment(_alias((cMDo)(sig_cMDo)))(_trgt(4))(_sens(15)))))
			(line__40(_arch 3 0 40(_assignment(_alias((cEXo)(sig_cEXo)))(_trgt(5))(_sens(16)))))
			(line__41(_arch 4 0 41(_assignment(_alias((ID_EXout)(sig_ID_EXout)))(_trgt(13))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_id_ex 5 -1)
)
I 000067 55 6457          1591824045345 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591824045346 2020.06.10 18:20:45)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code a9a7f6fef5fffebea8aebbf2fdafaaaeadafa0afff)
	(_ent
		(_time 1591797966900)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ulao 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ulao)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 16(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 63(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591824045397 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591824045398 2020.06.10 18:20:45)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code d8d78d8ad88f85cede8bcc81dfde8bdedddededfdc)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591824045441 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591824045442 2020.06.10 18:20:45)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code 07090401565007110654145d000153010600040151)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591824045477 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591824045478 2020.06.10 18:20:45)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code 26282322737173312129657c762123207520272123)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000051 55 2366          1591824045529 arch_ex_md
(_unit VHDL(ex_md 0 5(arch_ex_md 0 20))
	(_version ve4)
	(_time 1591824045530 2020.06.10 18:20:45)
	(_source(\../src/FemtoMIPS/InstructionExecution/ex_md.vhd\))
	(_parameters tan)
	(_code 555a505758015743035a410f01525d500353015351)
	(_ent
		(_time 1591821128728)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int ulao 2 0 10(_ent(_in))))
		(_port(_int reg 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int endreg 3 0 11(_ent(_in))))
		(_port(_int clkEX_MD -1 0 12(_ent(_in)(_event))))
		(_port(_int cWBo1 0 0 14(_ent(_out))))
		(_port(_int cMDo1 1 0 15(_ent(_out))))
		(_port(_int zeroo -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 17(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 4 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo1 5 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMDo1 6 0 23(_arch(_uni))))
		(_sig(_int sig_zeroo -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 25(_array -1((_dto i 100 i 0)))))
		(_sig(_int sig_EX_MDo 7 0 25(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(12)(13)(14)(15))(_sens(7))(_read(0)(1)(2)(3)(4)(5)(6)))))
			(line__37(_arch 1 0 37(_assignment(_alias((cWBo1)(sig_cWBo1)))(_trgt(8))(_sens(12)))))
			(line__38(_arch 2 0 38(_assignment(_alias((cMDo1)(sig_cMDo1)))(_trgt(9))(_sens(13)))))
			(line__39(_arch 3 0 39(_assignment(_alias((zeroo)(sig_zeroo)))(_simpleassign BUF)(_trgt(10))(_sens(14)))))
			(line__40(_arch 4 0 40(_assignment(_alias((EX_MDo)(sig_EX_MDo)))(_trgt(11))(_sens(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_ex_md 5 -1)
)
I 000058 55 3412          1591824045577 arch_memoria_dado
(_unit VHDL(memoria_dado 0 5(arch_memoria_dado 0 18))
	(_version ve4)
	(_time 1591824045578 2020.06.10 18:20:45)
	(_source(\../src/FemtoMIPS/MemoriaDado/memoria_dado.vhd\))
	(_parameters tan)
	(_code 848bd08a85d38492d18196dedc828581d282808285)
	(_ent
		(_time 1591760570463)
	)
	(_comp
		(and2
			(_object
				(_port(_int in1 -1 0 21(_ent (_in))))
				(_port(_int in2 -1 0 21(_ent (_in))))
				(_port(_int out1 -1 0 22(_ent (_out))))
			)
		)
		(cache_dados
			(_object
				(_port(_int endr 5 0 26(_ent (_in))))
				(_port(_int endw 5 0 26(_ent (_in))))
				(_port(_int dataw 5 0 26(_ent (_in))))
				(_port(_int memRead -1 0 27(_ent (_in))))
				(_port(_int memWrite -1 0 27(_ent (_in))))
				(_port(_int datao 5 0 28(_ent (_out))))
			)
		)
		(md_wb
			(_object
				(_port(_int cWBo 6 0 32(_ent (_in))))
				(_port(_int dmout 7 0 33(_ent (_in))))
				(_port(_int regout 7 0 33(_ent (_in))))
				(_port(_int endw 8 0 34(_ent (_in))))
				(_port(_int clkMD_WB -1 0 35(_ent (_in))))
				(_port(_int cWBo1 6 0 37(_ent (_out))))
				(_port(_int MD_WBo 9 0 38(_ent (_out))))
			)
		)
	)
	(_inst AND_2 0 44(_comp and2)
		(_port
			((in1)(cMDo(0)))
			((in2)(zero))
			((out1)(pcsrc))
		)
		(_use(_ent . and2)
		)
	)
	(_inst CACHED 0 45(_comp cache_dados)
		(_port
			((endr)(EX_MDo(d_63_32)))
			((endw)(EX_MDo(d_63_32)))
			((dataw)(EX_MDo(d_95_64)))
			((memRead)(cMDo(1)))
			((memWrite)(cMDo(2)))
			((datao)(sig_dmout))
		)
		(_use(_ent . cache_dados)
		)
	)
	(_inst MDWB 0 47(_comp md_wb)
		(_port
			((cWBo)(cWBo))
			((dmout)(sig_dmout))
			((regout)(EX_MDo(d_95_64)))
			((endw)(EX_MDo(d_100_96)))
			((clkMD_WB)(clkMD_WB))
			((cWBo1)(cWBo1))
			((MD_WBo)(MD_WBo))
		)
		(_use(_ent . md_wb)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 6(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 3 0 11(_ent(_out))))
		(_port(_int pcsrc -1 0 12(_ent(_out))))
		(_port(_int cWBo1 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 15(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 34(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 38(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dmout 10 0 41(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((npcj)(EX_MDo(d_31_0))))(_trgt(5))(_sens(0(d_31_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_memoria_dado 1 -1)
)
I 000050 55 637           1591824045617 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591824045618 2020.06.10 18:20:45)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code b3bcb2e7e5e4e3a0b1e1a2e9b7b5b7b0b1b5b2b5e6)
	(_ent
		(_time 1591758227550)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
I 000051 55 1667          1591824045671 arch_md_wb
(_unit VHDL(md_wb 0 5(arch_md_wb 0 15))
	(_version ve4)
	(_time 1591824045672 2020.06.10 18:20:45)
	(_source(\../src/FemtoMIPS/MemoriaDado/md_wb.vhd\))
	(_parameters tan)
	(_code f1fea5a1f4a5f3e6f7a2e3abf4f7f5f4a7f6f6f7f3)
	(_ent
		(_time 1591759388821)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dmout 1 0 7(_ent(_in))))
		(_port(_int regout 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int endw 2 0 8(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in)(_event))))
		(_port(_int cWBo1 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 12(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 3 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo1 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 18(_array -1((_dto i 68 i 0)))))
		(_sig(_int sig_MD_WBo 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(7)(8))(_sens(4))(_read(0)(1)(2)(3)))))
			(line__28(_arch 1 0 28(_assignment(_alias((cWBo1)(sig_cWBo1)))(_trgt(5))(_sens(7)))))
			(line__29(_arch 2 0 29(_assignment(_alias((MD_WBo)(sig_MD_WBo)))(_trgt(6))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_md_wb 3 -1)
)
I 000056 55 2183          1591824045708 arch_write_back
(_unit VHDL(write_back 0 5(arch_write_back 0 14))
	(_version ve4)
	(_time 1591824045709 2020.06.10 18:20:45)
	(_source(\../src/FemtoMIPS/WriteBack/write_back.vhd\))
	(_parameters tan)
	(_code 111f171712464c0614440448161713171017121743)
	(_ent
		(_time 1591785556699)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int in1 4 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 18(_array -1((_dto c 3 i 0)))))
				(_port(_int in2 5 0 18(_ent (_in))))
				(_port(_int sel -1 0 19(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 20(_array -1((_dto c 4 i 0)))))
				(_port(_int out1 6 0 20(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 24(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(MD_WBo(d_31_0)))
			((in2)(MD_WBo(d_63_32)))
			((sel)(cWBo(0)))
			((out1)(dataw))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 6(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 3 0 11(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((regWrite)(cWBo(1))))(_simpleassign BUF)(_trgt(2))(_sens(1(1))))))
			(line__27(_arch 1 0 27(_assignment(_alias((enderw)(MD_WBo(d_68_64))))(_trgt(3))(_sens(0(d_68_64))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (1(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_write_back 5 -1)
)
I 000053 55 1021          1591824095712 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591824095713 2020.06.10 18:21:35)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code 6162316065373d743663733a386260673566646669)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
I 000063 55 1339          1591824095756 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591824095757 2020.06.10 18:21:35)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code 9093c09f95c79086c49482cac8969195c697909792)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
I 000056 55 7667          1591824095809 arch_femto_MIPS
(_unit VHDL(femto_mips 0 5(arch_femto_mips 0 8))
	(_version ve4)
	(_time 1591824095810 2020.06.10 18:21:35)
	(_source(\../src/FemtoMIPS/femto_MIPS.vhd\))
	(_parameters tan)
	(_code bebdbceaeee9bea9bcbdf8e7b9b8eab8b7b9beb9bd)
	(_ent
		(_time 1591797762991)
	)
	(_comp
		(clock_10ns
			(_object
				(_port(_int clk -1 0 11(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int clkIF_ID -1 0 15(_ent (_in))))
				(_port(_int clkCInst -1 0 15(_ent (_in))))
				(_port(_int clkPC -1 0 15(_ent (_in))))
				(_port(_int selPC -1 0 15(_ent (_in))))
				(_port(_int npcj 0 0 16(_ent (_in))))
				(_port(_int IF_IDout 1 0 17(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int RIout 2 0 21(_ent (_in))))
				(_port(_int dataw 3 0 22(_ent (_in))))
				(_port(_int enderw 4 0 23(_ent (_in))))
				(_port(_int rw -1 0 24(_ent (_in))))
				(_port(_int clkID_EX -1 0 24(_ent (_in))))
				(_port(_int cWBo 5 0 26(_ent (_out))))
				(_port(_int cMDo 6 0 27(_ent (_out))))
				(_port(_int cEXo 7 0 28(_ent (_out))))
				(_port(_int ID_EXout 8 0 29(_ent (_out))))
			)
		)
		(instruction_execution
			(_object
				(_port(_int ID_EXout 9 0 33(_ent (_in))))
				(_port(_int cWBo 10 0 34(_ent (_in))))
				(_port(_int cMDo 11 0 35(_ent (_in))))
				(_port(_int cEXo 12 0 36(_ent (_in))))
				(_port(_int clkEX_MD -1 0 37(_ent (_in))))
				(_port(_int cWBo1 10 0 39(_ent (_out))))
				(_port(_int cMDo1 11 0 40(_ent (_out))))
				(_port(_int zero -1 0 41(_ent (_out))))
				(_port(_int EX_MDout 13 0 43(_ent (_out))))
			)
		)
		(memoria_dado
			(_object
				(_port(_int EX_MDo 14 0 47(_ent (_in))))
				(_port(_int cWBo 15 0 48(_ent (_in))))
				(_port(_int cMDo 16 0 49(_ent (_in))))
				(_port(_int zero -1 0 50(_ent (_in))))
				(_port(_int clkMD_WB -1 0 50(_ent (_in))))
				(_port(_int npcj 17 0 52(_ent (_out))))
				(_port(_int pcsrc -1 0 53(_ent (_out))))
				(_port(_int cWBo1 15 0 54(_ent (_out))))
				(_port(_int MD_WBo 18 0 56(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int MD_WBo 19 0 60(_ent (_in))))
				(_port(_int cWBo 20 0 61(_ent (_in))))
				(_port(_int regWrite -1 0 63(_ent (_out))))
				(_port(_int enderw 21 0 64(_ent (_out))))
				(_port(_int dataw 22 0 65(_ent (_out))))
			)
		)
	)
	(_inst CLK_10 0 92(_comp clock_10ns)
		(_port
			((clk)(sig_clk))
		)
		(_use(_ent . clock_10ns)
		)
	)
	(_inst I_F 0 93(_comp instruction_fetch)
		(_port
			((clkIF_ID)(sig_clk))
			((clkCInst)(sig_clk))
			((clkPC)(sig_clk))
			((selPC)(sigMD_pcsrc))
			((npcj)(sigMD_npcj))
			((IF_IDout)(sigIF_IF_IDout))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst I_D 0 94(_comp instruction_decode)
		(_port
			((RIout)(sigIF_IF_IDout))
			((dataw)(sigWB_dataw))
			((enderw)(sigWB_enderw))
			((rw)(sigWB_regWrite))
			((clkID_EX)(sig_clk))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((ID_EXout)(sigID_ID_EXout))
		)
		(_use(_ent . instruction_decode)
		)
	)
	(_inst E_X 0 96(_comp instruction_execution)
		(_port
			((ID_EXout)(sigID_ID_EXout))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((clkEX_MD)(sig_clk))
			((cWBo1)(sigEX_cWBo1))
			((cMDo1)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((EX_MDout)(sigEX_EX_MDout))
		)
		(_use(_ent . instruction_execution)
		)
	)
	(_inst M_D 0 98(_comp memoria_dado)
		(_port
			((EX_MDo)(sigEX_EX_MDout))
			((cWBo)(sigEX_cWBo1))
			((cMDo)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((clkMD_WB)(sig_clk))
			((npcj)(sigMD_npcj))
			((pcsrc)(sigMD_pcsrc))
			((cWBo1)(sigMD_cWBo1))
			((MD_WBo)(sigMD_MD_WBo))
		)
		(_use(_ent . memoria_dado)
		)
	)
	(_inst W_B 0 100(_comp write_back)
		(_port
			((MD_WBo)(sigMD_MD_WBo))
			((cWBo)(sigMD_cWBo1))
			((regWrite)(sigWB_regWrite))
			((enderw)(sigWB_enderw))
			((dataw)(sigWB_dataw))
		)
		(_use(_ent . write_back)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 17(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 21(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 29(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~136 0 33(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 34(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 35(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 43(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1314 0 47(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 49(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 56(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1322 0 60(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 61(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 64(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_clk -1 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 70(_array -1((_dto i 63 i 0)))))
		(_sig(_int sigIF_IF_IDout 23 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int sigID_cWBo 24 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int sigID_cMDo 25 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int sigID_cEXo 26 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~1338 0 75(_array -1((_dto i 137 i 0)))))
		(_sig(_int sigID_ID_EXout 27 0 75(_arch(_uni))))
		(_sig(_int sigEX_cWBo1 24 0 77(_arch(_uni))))
		(_sig(_int sigEX_cMDo1 25 0 78(_arch(_uni))))
		(_sig(_int sigEX_zero -1 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1340 0 80(_array -1((_dto i 100 i 0)))))
		(_sig(_int sigEX_EX_MDout 28 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int sigMD_npcj 29 0 82(_arch(_uni))))
		(_sig(_int sigMD_pcsrc -1 0 83(_arch(_uni))))
		(_sig(_int sigMD_cWBo1 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1344 0 85(_array -1((_dto i 68 i 0)))))
		(_sig(_int sigMD_MD_WBo 30 0 85(_arch(_uni))))
		(_sig(_int sigWB_regWrite -1 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1346 0 88(_array -1((_dto i 4 i 0)))))
		(_sig(_int sigWB_enderw 31 0 88(_arch(_uni))))
		(_sig(_int sigWB_dataw 29 0 89(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 728           1591824095824 arch_clock_10ns
(_unit VHDL(clock_10ns 0 5(arch_clock_10ns 0 9))
	(_version ve4)
	(_time 1591824095825 2020.06.10 18:21:35)
	(_source(\../src/FemtoMIPS/clock_10ns.vhd\))
	(_parameters tan)
	(_code cecdc99bc899ccd8cccd8c97c9cdcfcdcec89bc9cd)
	(_ent
		(_time 1591794388483)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_out))))
		(_sig(_int sig_clk -1 0 11(_arch(_uni((i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_wait_for)(_trgt(1))(_read(1)))))
			(line__20(_arch 1 0 20(_assignment(_alias((clk)(sig_clk)))(_simpleassign BUF)(_trgt(0))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_clock_10ns 2 -1)
)
I 000063 55 3792          1591824095857 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591824095858 2020.06.10 18:21:35)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code edeee0beecbbbafaeae9ffb6b9ebeeeae9ebe4ebbb)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
I 000048 55 1028          1591824095891 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591824095892 2020.06.10 18:21:35)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 1c1e191b4c4a480a1e1c0c464e1b1c1a1f1b1c1a1f)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_pcout 1 0 13(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(1))(_read(0)))))
			(line__22(_arch 1 0 22(_assignment(_alias((pcout)(sig_pcout)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 2 -1)
)
I 000052 55 938           1591824095925 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591824095926 2020.06.10 18:21:35)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 3b393d3e3f6c3b2d3a6a7d646e3c383d6d3d6f3d3a)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
I 000051 55 1225          1591824095967 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591824095968 2020.06.10 18:21:35)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code 5b5857580f0f594d53554f01035d5d5e0d5d525d5f)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1((_dto i 63 i 0)))))
		(_sig(_int sig_out1 2 0 13(_arch(_uni(_string \"0010000001000010000000000000000000000000000000000000000000000100"\)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(4))(_sens(2))(_read(0)(1)))))
			(line__23(_arch 1 0 23(_assignment(_alias((out1)(sig_out1)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 2 -1)
)
I 000064 55 5529          1591824096011 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591824096012 2020.06.10 18:21:36)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code 8a8986848edcdd9d8a8f98d1de8c898d8e8c838cdc)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1514          1591824096021 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591824096022 2020.06.10 18:21:36)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code 999ac89695ce998cce978bc3cd9f9e9f909e9a9e9d)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
I 000057 55 793           1591824096058 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591824096059 2020.06.10 18:21:36)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code b8babeecb9efebaeede9fee2ecbfb0bfbcbebdbeed)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
I 000051 55 2581          1591824096131 arch_id_ex
(_unit VHDL(id_ex 0 5(arch_id_ex 0 21))
	(_version ve4)
	(_time 1591824096132 2020.06.10 18:21:36)
	(_source(\../src/FemtoMIPS/InstructionDecode/id_ex.vhd\))
	(_parameters tan)
	(_code 070408010453051100511f5d5f010302510102000f)
	(_ent
		(_time 1591749029210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int cMD 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cEX 2 0 8(_ent(_in))))
		(_port(_int cWBo 0 0 10(_ent(_out))))
		(_port(_int cMDo 1 0 11(_ent(_out))))
		(_port(_int cEXo 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 3 0 14(_ent(_in))))
		(_port(_int rega 3 0 14(_ent(_in))))
		(_port(_int regb 3 0 14(_ent(_in))))
		(_port(_int sext 3 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rt 4 0 15(_ent(_in))))
		(_port(_int rd 4 0 15(_ent(_in))))
		(_port(_int clkID_EX -1 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 18(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 5 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo 6 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMDo 7 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEXo 8 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 26(_array -1((_dto i 137 i 0)))))
		(_sig(_int sig_ID_EXout 9 0 26(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(14)(15)(16)(17))(_sens(12))(_read(0)(1)(2)(6)(7)(8)(9)(10)(11)))))
			(line__38(_arch 1 0 38(_assignment(_alias((cWBo)(sig_cWBo)))(_trgt(3))(_sens(14)))))
			(line__39(_arch 2 0 39(_assignment(_alias((cMDo)(sig_cMDo)))(_trgt(4))(_sens(15)))))
			(line__40(_arch 3 0 40(_assignment(_alias((cEXo)(sig_cEXo)))(_trgt(5))(_sens(16)))))
			(line__41(_arch 4 0 41(_assignment(_alias((ID_EXout)(sig_ID_EXout)))(_trgt(13))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_id_ex 5 -1)
)
I 000067 55 6457          1591824096179 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591824096180 2020.06.10 18:21:36)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code 35363a30656362223432276e6133363231333c3363)
	(_ent
		(_time 1591797966900)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ulao 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ulao)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 16(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 63(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
I 000058 55 749           1591824096228 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591824096229 2020.06.10 18:21:36)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 64666164683339726237703d636237626162626360)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
I 000050 55 975           1591824096263 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591824096264 2020.06.10 18:21:36)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code 8486818ad6d3849285d797de8382d08285838782d2)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
I 000049 55 1716          1591824096422 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591824096423 2020.06.10 18:21:36)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code 2f2d2d2b2a787a3828206c757f282a297c292e282a)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
I 000051 55 2366          1591824096474 arch_ex_md
(_unit VHDL(ex_md 0 5(arch_ex_md 0 20))
	(_version ve4)
	(_time 1591824096475 2020.06.10 18:21:36)
	(_source(\../src/FemtoMIPS/InstructionExecution/ex_md.vhd\))
	(_parameters tan)
	(_code 5e5d5c5c030a5c4808514a040a59565b08580a585a)
	(_ent
		(_time 1591821128728)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int ulao 2 0 10(_ent(_in))))
		(_port(_int reg 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int endreg 3 0 11(_ent(_in))))
		(_port(_int clkEX_MD -1 0 12(_ent(_in)(_event))))
		(_port(_int cWBo1 0 0 14(_ent(_out))))
		(_port(_int cMDo1 1 0 15(_ent(_out))))
		(_port(_int zeroo -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 17(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 4 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo1 5 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMDo1 6 0 23(_arch(_uni))))
		(_sig(_int sig_zeroo -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 25(_array -1((_dto i 100 i 0)))))
		(_sig(_int sig_EX_MDo 7 0 25(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(12)(13)(14)(15))(_sens(7))(_read(0)(1)(2)(3)(4)(5)(6)))))
			(line__37(_arch 1 0 37(_assignment(_alias((cWBo1)(sig_cWBo1)))(_trgt(8))(_sens(12)))))
			(line__38(_arch 2 0 38(_assignment(_alias((cMDo1)(sig_cMDo1)))(_trgt(9))(_sens(13)))))
			(line__39(_arch 3 0 39(_assignment(_alias((zeroo)(sig_zeroo)))(_simpleassign BUF)(_trgt(10))(_sens(14)))))
			(line__40(_arch 4 0 40(_assignment(_alias((EX_MDo)(sig_EX_MDo)))(_trgt(11))(_sens(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_ex_md 5 -1)
)
I 000058 55 3412          1591824096525 arch_memoria_dado
(_unit VHDL(memoria_dado 0 5(arch_memoria_dado 0 18))
	(_version ve4)
	(_time 1591824096526 2020.06.10 18:21:36)
	(_source(\../src/FemtoMIPS/MemoriaDado/memoria_dado.vhd\))
	(_parameters tan)
	(_code 8d8ede83dcda8d9bd8889fd7d58b8c88db8b898b8c)
	(_ent
		(_time 1591760570463)
	)
	(_comp
		(and2
			(_object
				(_port(_int in1 -1 0 21(_ent (_in))))
				(_port(_int in2 -1 0 21(_ent (_in))))
				(_port(_int out1 -1 0 22(_ent (_out))))
			)
		)
		(cache_dados
			(_object
				(_port(_int endr 5 0 26(_ent (_in))))
				(_port(_int endw 5 0 26(_ent (_in))))
				(_port(_int dataw 5 0 26(_ent (_in))))
				(_port(_int memRead -1 0 27(_ent (_in))))
				(_port(_int memWrite -1 0 27(_ent (_in))))
				(_port(_int datao 5 0 28(_ent (_out))))
			)
		)
		(md_wb
			(_object
				(_port(_int cWBo 6 0 32(_ent (_in))))
				(_port(_int dmout 7 0 33(_ent (_in))))
				(_port(_int regout 7 0 33(_ent (_in))))
				(_port(_int endw 8 0 34(_ent (_in))))
				(_port(_int clkMD_WB -1 0 35(_ent (_in))))
				(_port(_int cWBo1 6 0 37(_ent (_out))))
				(_port(_int MD_WBo 9 0 38(_ent (_out))))
			)
		)
	)
	(_inst AND_2 0 44(_comp and2)
		(_port
			((in1)(cMDo(0)))
			((in2)(zero))
			((out1)(pcsrc))
		)
		(_use(_ent . and2)
		)
	)
	(_inst CACHED 0 45(_comp cache_dados)
		(_port
			((endr)(EX_MDo(d_63_32)))
			((endw)(EX_MDo(d_63_32)))
			((dataw)(EX_MDo(d_95_64)))
			((memRead)(cMDo(1)))
			((memWrite)(cMDo(2)))
			((datao)(sig_dmout))
		)
		(_use(_ent . cache_dados)
		)
	)
	(_inst MDWB 0 47(_comp md_wb)
		(_port
			((cWBo)(cWBo))
			((dmout)(sig_dmout))
			((regout)(EX_MDo(d_95_64)))
			((endw)(EX_MDo(d_100_96)))
			((clkMD_WB)(clkMD_WB))
			((cWBo1)(cWBo1))
			((MD_WBo)(MD_WBo))
		)
		(_use(_ent . md_wb)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 6(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 3 0 11(_ent(_out))))
		(_port(_int pcsrc -1 0 12(_ent(_out))))
		(_port(_int cWBo1 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 15(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 34(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 38(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dmout 10 0 41(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((npcj)(EX_MDo(d_31_0))))(_trgt(5))(_sens(0(d_31_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_memoria_dado 1 -1)
)
I 000050 55 637           1591824096567 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591824096568 2020.06.10 18:21:36)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code bcbfbae8baebecafbeeeade6b8bab8bfbebabdbae9)
	(_ent
		(_time 1591758227550)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
I 000051 55 1667          1591824096630 arch_md_wb
(_unit VHDL(md_wb 0 5(arch_md_wb 0 15))
	(_version ve4)
	(_time 1591824096631 2020.06.10 18:21:36)
	(_source(\../src/FemtoMIPS/MemoriaDado/md_wb.vhd\))
	(_parameters tan)
	(_code fbf8a8abadaff9ecfda8e9a1fefdfffeadfcfcfdf9)
	(_ent
		(_time 1591759388821)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dmout 1 0 7(_ent(_in))))
		(_port(_int regout 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int endw 2 0 8(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in)(_event))))
		(_port(_int cWBo1 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 12(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 3 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo1 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 18(_array -1((_dto i 68 i 0)))))
		(_sig(_int sig_MD_WBo 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(7)(8))(_sens(4))(_read(0)(1)(2)(3)))))
			(line__28(_arch 1 0 28(_assignment(_alias((cWBo1)(sig_cWBo1)))(_trgt(5))(_sens(7)))))
			(line__29(_arch 2 0 29(_assignment(_alias((MD_WBo)(sig_MD_WBo)))(_trgt(6))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_md_wb 3 -1)
)
I 000056 55 2183          1591824096686 arch_write_back
(_unit VHDL(write_back 0 5(arch_write_back 0 14))
	(_version ve4)
	(_time 1591824096687 2020.06.10 18:21:36)
	(_source(\../src/FemtoMIPS/WriteBack/write_back.vhd\))
	(_parameters tan)
	(_code 292b262c227e743e2c7c3c702e2f2b2f282f2a2f7b)
	(_ent
		(_time 1591785556699)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int in1 4 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 18(_array -1((_dto c 3 i 0)))))
				(_port(_int in2 5 0 18(_ent (_in))))
				(_port(_int sel -1 0 19(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 20(_array -1((_dto c 4 i 0)))))
				(_port(_int out1 6 0 20(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 24(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(MD_WBo(d_31_0)))
			((in2)(MD_WBo(d_63_32)))
			((sel)(cWBo(0)))
			((out1)(dataw))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 6(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 3 0 11(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((regWrite)(cWBo(1))))(_simpleassign BUF)(_trgt(2))(_sens(1(1))))))
			(line__27(_arch 1 0 27(_assignment(_alias((enderw)(MD_WBo(d_68_64))))(_trgt(3))(_sens(0(d_68_64))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (1(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_write_back 5 -1)
)
V 000053 55 1021          1591824110667 arch_mux_2x1
(_unit VHDL(mux_2x1 0 5(arch_mux_2x1 0 12))
	(_version ve4)
	(_time 1591824110668 2020.06.10 18:21:50)
	(_source(\../src/mux_2x1.vhd\))
	(_parameters tan)
	(_code cac4cb9e9e9c96df9dc8d89193c9cbcc9ecdcfcdc2)
	(_ent
		(_time 1591713452927)
	)
	(_object
		(_gen(_int WIDTH -1 0 6(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 7(_array -2((_dto c 1 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 7(_array -2((_dto c 2 i 0)))))
		(_port(_int in2 1 0 7(_ent(_in))))
		(_port(_int sel -2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~124 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int out1 2 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . arch_mux_2x1 4 -1)
)
V 000063 55 1339          1591824110712 arch_memoria_principal
(_unit VHDL(memoria_principal 0 5(arch_memoria_principal 0 14))
	(_version ve4)
	(_time 1591824110713 2020.06.10 18:21:50)
	(_source(\../src/MemoriaPrincipal/memoria_principal.vhd\))
	(_parameters tan)
	(_code f9f7f8a9f5aef9efadfdeba3a1fff8fcaffef9fefb)
	(_ent
		(_time 1591677424853)
	)
	(_object
		(_port(_int enable -1 0 6(_ent(_in))))
		(_port(_int rw -1 0 6(_ent(_in))))
		(_port(_int pronto -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ender 0 0 8(_ent(_in))))
		(_port(_int dados 0 0 9(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 15(_array 1((_dto i 16383 i 0)))))
		(_sig(_int data_mem 2 0 17(_arch(_uni((_others(_others(i 2))))))))
		(_sig(_int sig_pronto -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5)(6))(_sens(1)(3))(_mon)(_read(0)(4)(5)))))
			(line__36(_arch 1 0 36(_assignment(_alias((pronto)(sig_pronto)))(_simpleassign BUF)(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_memoria_principal 2 -1)
)
V 000056 55 7667          1591824110748 arch_femto_MIPS
(_unit VHDL(femto_mips 0 5(arch_femto_mips 0 8))
	(_version ve4)
	(_time 1591824110749 2020.06.10 18:21:50)
	(_source(\../src/FemtoMIPS/femto_MIPS.vhd\))
	(_parameters tan)
	(_code 1816481f154f180f1a1b5e411f1e4c1e111f181f1b)
	(_ent
		(_time 1591797762991)
	)
	(_comp
		(clock_10ns
			(_object
				(_port(_int clk -1 0 11(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int clkIF_ID -1 0 15(_ent (_in))))
				(_port(_int clkCInst -1 0 15(_ent (_in))))
				(_port(_int clkPC -1 0 15(_ent (_in))))
				(_port(_int selPC -1 0 15(_ent (_in))))
				(_port(_int npcj 0 0 16(_ent (_in))))
				(_port(_int IF_IDout 1 0 17(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int RIout 2 0 21(_ent (_in))))
				(_port(_int dataw 3 0 22(_ent (_in))))
				(_port(_int enderw 4 0 23(_ent (_in))))
				(_port(_int rw -1 0 24(_ent (_in))))
				(_port(_int clkID_EX -1 0 24(_ent (_in))))
				(_port(_int cWBo 5 0 26(_ent (_out))))
				(_port(_int cMDo 6 0 27(_ent (_out))))
				(_port(_int cEXo 7 0 28(_ent (_out))))
				(_port(_int ID_EXout 8 0 29(_ent (_out))))
			)
		)
		(instruction_execution
			(_object
				(_port(_int ID_EXout 9 0 33(_ent (_in))))
				(_port(_int cWBo 10 0 34(_ent (_in))))
				(_port(_int cMDo 11 0 35(_ent (_in))))
				(_port(_int cEXo 12 0 36(_ent (_in))))
				(_port(_int clkEX_MD -1 0 37(_ent (_in))))
				(_port(_int cWBo1 10 0 39(_ent (_out))))
				(_port(_int cMDo1 11 0 40(_ent (_out))))
				(_port(_int zero -1 0 41(_ent (_out))))
				(_port(_int EX_MDout 13 0 43(_ent (_out))))
			)
		)
		(memoria_dado
			(_object
				(_port(_int EX_MDo 14 0 47(_ent (_in))))
				(_port(_int cWBo 15 0 48(_ent (_in))))
				(_port(_int cMDo 16 0 49(_ent (_in))))
				(_port(_int zero -1 0 50(_ent (_in))))
				(_port(_int clkMD_WB -1 0 50(_ent (_in))))
				(_port(_int npcj 17 0 52(_ent (_out))))
				(_port(_int pcsrc -1 0 53(_ent (_out))))
				(_port(_int cWBo1 15 0 54(_ent (_out))))
				(_port(_int MD_WBo 18 0 56(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int MD_WBo 19 0 60(_ent (_in))))
				(_port(_int cWBo 20 0 61(_ent (_in))))
				(_port(_int regWrite -1 0 63(_ent (_out))))
				(_port(_int enderw 21 0 64(_ent (_out))))
				(_port(_int dataw 22 0 65(_ent (_out))))
			)
		)
	)
	(_inst CLK_10 0 92(_comp clock_10ns)
		(_port
			((clk)(sig_clk))
		)
		(_use(_ent . clock_10ns)
		)
	)
	(_inst I_F 0 93(_comp instruction_fetch)
		(_port
			((clkIF_ID)(sig_clk))
			((clkCInst)(sig_clk))
			((clkPC)(sig_clk))
			((selPC)(sigMD_pcsrc))
			((npcj)(sigMD_npcj))
			((IF_IDout)(sigIF_IF_IDout))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst I_D 0 94(_comp instruction_decode)
		(_port
			((RIout)(sigIF_IF_IDout))
			((dataw)(sigWB_dataw))
			((enderw)(sigWB_enderw))
			((rw)(sigWB_regWrite))
			((clkID_EX)(sig_clk))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((ID_EXout)(sigID_ID_EXout))
		)
		(_use(_ent . instruction_decode)
		)
	)
	(_inst E_X 0 96(_comp instruction_execution)
		(_port
			((ID_EXout)(sigID_ID_EXout))
			((cWBo)(sigID_cWBo))
			((cMDo)(sigID_cMDo))
			((cEXo)(sigID_cEXo))
			((clkEX_MD)(sig_clk))
			((cWBo1)(sigEX_cWBo1))
			((cMDo1)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((EX_MDout)(sigEX_EX_MDout))
		)
		(_use(_ent . instruction_execution)
		)
	)
	(_inst M_D 0 98(_comp memoria_dado)
		(_port
			((EX_MDo)(sigEX_EX_MDout))
			((cWBo)(sigEX_cWBo1))
			((cMDo)(sigEX_cMDo1))
			((zero)(sigEX_zero))
			((clkMD_WB)(sig_clk))
			((npcj)(sigMD_npcj))
			((pcsrc)(sigMD_pcsrc))
			((cWBo1)(sigMD_cWBo1))
			((MD_WBo)(sigMD_MD_WBo))
		)
		(_use(_ent . memoria_dado)
		)
	)
	(_inst W_B 0 100(_comp write_back)
		(_port
			((MD_WBo)(sigMD_MD_WBo))
			((cWBo)(sigMD_cWBo1))
			((regWrite)(sigWB_regWrite))
			((enderw)(sigWB_enderw))
			((dataw)(sigWB_dataw))
		)
		(_use(_ent . write_back)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 17(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 21(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 29(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~136 0 33(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 34(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 35(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 43(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1314 0 47(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 49(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 56(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1322 0 60(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 61(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 64(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_clk -1 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 70(_array -1((_dto i 63 i 0)))))
		(_sig(_int sigIF_IF_IDout 23 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 72(_array -1((_dto i 1 i 0)))))
		(_sig(_int sigID_cWBo 24 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int sigID_cMDo 25 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 74(_array -1((_dto i 3 i 0)))))
		(_sig(_int sigID_cEXo 26 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~1338 0 75(_array -1((_dto i 137 i 0)))))
		(_sig(_int sigID_ID_EXout 27 0 75(_arch(_uni))))
		(_sig(_int sigEX_cWBo1 24 0 77(_arch(_uni))))
		(_sig(_int sigEX_cMDo1 25 0 78(_arch(_uni))))
		(_sig(_int sigEX_zero -1 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~1340 0 80(_array -1((_dto i 100 i 0)))))
		(_sig(_int sigEX_EX_MDout 28 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int sigMD_npcj 29 0 82(_arch(_uni))))
		(_sig(_int sigMD_pcsrc -1 0 83(_arch(_uni))))
		(_sig(_int sigMD_cWBo1 24 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~1344 0 85(_array -1((_dto i 68 i 0)))))
		(_sig(_int sigMD_MD_WBo 30 0 85(_arch(_uni))))
		(_sig(_int sigWB_regWrite -1 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1346 0 88(_array -1((_dto i 4 i 0)))))
		(_sig(_int sigWB_enderw 31 0 88(_arch(_uni))))
		(_sig(_int sigWB_dataw 29 0 89(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000056 55 728           1591824110758 arch_clock_10ns
(_unit VHDL(clock_10ns 0 5(arch_clock_10ns 0 9))
	(_version ve4)
	(_time 1591824110759 2020.06.10 18:21:50)
	(_source(\../src/FemtoMIPS/clock_10ns.vhd\))
	(_parameters tan)
	(_code 28267d2c737f2a3e2a2b6a712f2b292b282e7d2f2b)
	(_ent
		(_time 1591794388483)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_out))))
		(_sig(_int sig_clk -1 0 11(_arch(_uni((i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_wait_for)(_trgt(1))(_read(1)))))
			(line__20(_arch 1 0 20(_assignment(_alias((clk)(sig_clk)))(_simpleassign BUF)(_trgt(0))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_clock_10ns 2 -1)
)
V 000063 55 3792          1591824110789 arch_instruction_fetch
(_unit VHDL(instruction_fetch 0 5(arch_instruction_fetch 0 11))
	(_version ve4)
	(_time 1591824110790 2020.06.10 18:21:50)
	(_source(\../src/FemtoMIPS/InstructionFetch/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 47491845151110504043551c1341444043414e4111)
	(_ent
		(_time 1591749631036)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 14(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 15(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 8 0 15(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 15(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 9 0 15(_ent (_in))))
				(_port(_int sel -1 0 16(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 17(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 10 0 17(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int pcin 2 0 21(_ent (_in))))
				(_port(_int cPC -1 0 22(_ent (_in))))
				(_port(_int pcout 2 0 23(_ent (_out))))
			)
		)
		(soma_4
			(_object
				(_port(_int in1 3 0 27(_ent (_in))))
				(_port(_int out1 3 0 28(_ent (_out))))
			)
		)
		(cache_instrucoes
			(_object
				(_port(_int end1 4 0 32(_ent (_in))))
				(_port(_int clkC -1 0 33(_ent (_in))))
				(_port(_int dout 4 0 34(_ent (_out))))
			)
		)
		(if_id
			(_object
				(_port(_int npc 5 0 38(_ent (_in))))
				(_port(_int inst 5 0 38(_ent (_in))))
				(_port(_int cIF_ID -1 0 39(_ent (_in))))
				(_port(_int out1 6 0 40(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 46(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(sig_pc4))
			((in2)(npcj))
			((sel)(selPC))
			((out1)(sig_newpc))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst PCount 0 47(_comp pc)
		(_port
			((pcin)(sig_newpc))
			((cPC)(clkPC))
			((pcout)(sig_pc))
		)
		(_use(_ent . pc)
		)
	)
	(_inst SOMA4 0 48(_comp soma_4)
		(_port
			((in1)(sig_pc))
			((out1)(sig_pc4))
		)
		(_use(_ent . soma_4)
		)
	)
	(_inst CACHEINST 0 49(_comp cache_instrucoes)
		(_port
			((end1)(sig_pc))
			((clkC)(clkCInst))
			((dout)(sig_inst))
		)
		(_use(_ent . cache_instrucoes)
		)
	)
	(_inst IFID 0 50(_comp if_id)
		(_port
			((npc)(sig_pc4))
			((inst)(sig_inst))
			((cIF_ID)(clkIF_ID))
			((out1)(IF_IDout))
		)
		(_use(_ent . if_id)
		)
	)
	(_object
		(_port(_int clkIF_ID -1 0 6(_ent(_in))))
		(_port(_int clkCInst -1 0 6(_ent(_in))))
		(_port(_int clkPC -1 0 6(_ent(_in))))
		(_port(_int selPC -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int IF_IDout 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 40(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_newpc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc 7 0 43(_arch(_uni))))
		(_sig(_int sig_pc4 7 0 43(_arch(_uni))))
		(_sig(_int sig_inst 7 0 43(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_fetch 3 -1)
)
V 000048 55 1028          1591824110826 arch_pc
(_unit VHDL(pc 0 5(arch_pc 0 11))
	(_version ve4)
	(_time 1591824110827 2020.06.10 18:21:50)
	(_source(\../src/FemtoMIPS/InstructionFetch/pc.vhd\))
	(_parameters tan)
	(_code 66693066633032706466763c346166606561666065)
	(_ent
		(_time 1591714293918)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pcin 0 0 6(_ent(_in))))
		(_port(_int cPC -1 0 7(_ent(_in)(_event))))
		(_port(_int pcout 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_pcout 1 0 13(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(1))(_read(0)))))
			(line__22(_arch 1 0 22(_assignment(_alias((pcout)(sig_pcout)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_pc 2 -1)
)
V 000052 55 938           1591824110853 arch_soma_4
(_unit VHDL(soma_4 0 5(arch_soma_4 0 10))
	(_version ve4)
	(_time 1591824110863 2020.06.10 18:21:50)
	(_source(\../src/FemtoMIPS/InstructionFetch/soma_4.vhd\))
	(_parameters tan)
	(_code 959ac09ac6c2958394c4d3cac0929693c393c19394)
	(_ent
		(_time 1591714603935)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma_4 1 -1)
)
V 000051 55 1225          1591824110898 arch_if_id
(_unit VHDL(if_id 0 5(arch_if_id 0 11))
	(_version ve4)
	(_time 1591824110899 2020.06.10 18:21:50)
	(_source(\../src/FemtoMIPS/InstructionFetch/if_id.vhd\))
	(_parameters tan)
	(_code b4baebe0b6e0b6a2bcbaa0eeecb2b2b1e2b2bdb2b0)
	(_ent
		(_time 1591715860943)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 0 0 6(_ent(_in))))
		(_port(_int inst 0 0 6(_ent(_in))))
		(_port(_int cIF_ID -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 8(_array -1((_dto i 63 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 13(_array -1((_dto i 63 i 0)))))
		(_sig(_int sig_out1 2 0 13(_arch(_uni(_string \"0010000001000010000000000000000000000000000000000000000000000100"\)))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(4))(_sens(2))(_read(0)(1)))))
			(line__23(_arch 1 0 23(_assignment(_alias((out1)(sig_out1)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_if_id 2 -1)
)
V 000064 55 5529          1591824110927 arch_instruction_decode
(_unit VHDL(instruction_decode 0 5(arch_instruction_decode 0 17))
	(_version ve4)
	(_time 1591824110928 2020.06.10 18:21:50)
	(_source(\../src/FemtoMIPS/InstructionDecode/instruction_decode.vhd\))
	(_parameters tan)
	(_code d3dd8c81858584c4d3d6c18887d5d0d4d7d5dad585)
	(_ent
		(_time 1591751002036)
	)
	(_comp
		(mem_register
			(_object
				(_port(_int endA 7 0 20(_ent (_in))))
				(_port(_int endB 7 0 20(_ent (_in))))
				(_port(_int endW 7 0 20(_ent (_in))))
				(_port(_int dataW 8 0 21(_ent (_in))))
				(_port(_int regWrite -1 0 22(_ent (_in))))
				(_port(_int dataA 8 0 23(_ent (_out))))
				(_port(_int dataB 8 0 23(_ent (_out))))
			)
		)
		(sign_extend
			(_object
				(_port(_int in1 9 0 27(_ent (_in))))
				(_port(_int out1 10 0 28(_ent (_out))))
			)
		)
		(uc1
			(_object
				(_port(_int contin 11 0 32(_ent (_in))))
				(_port(_int cWB 12 0 33(_ent (_out))))
				(_port(_int cMD 13 0 34(_ent (_out))))
				(_port(_int cEX 14 0 35(_ent (_out))))
			)
		)
		(id_ex
			(_object
				(_port(_int cWB 15 0 39(_ent (_in))))
				(_port(_int cMD 16 0 40(_ent (_in))))
				(_port(_int cEX 17 0 41(_ent (_in))))
				(_port(_int cWBo 15 0 43(_ent (_out))))
				(_port(_int cMDo 16 0 44(_ent (_out))))
				(_port(_int cEXo 17 0 45(_ent (_out))))
				(_port(_int npc 18 0 47(_ent (_in))))
				(_port(_int rega 18 0 47(_ent (_in))))
				(_port(_int regb 18 0 47(_ent (_in))))
				(_port(_int sext 18 0 47(_ent (_in))))
				(_port(_int rt 19 0 48(_ent (_in))))
				(_port(_int rd 19 0 48(_ent (_in))))
				(_port(_int clkID_EX -1 0 49(_ent (_in))))
				(_port(_int ID_EXout 20 0 51(_ent (_out))))
			)
		)
	)
	(_inst MEM_REG 0 60(_comp mem_register)
		(_port
			((endA)(RIout(d_57_53)))
			((endB)(RIout(d_52_48)))
			((endW)(enderw))
			((dataW)(dataw))
			((regWrite)(rw))
			((dataA)(sig_rega))
			((dataB)(sig_regb))
		)
		(_use(_ent . mem_register)
		)
	)
	(_inst SIGN_EXT 0 62(_comp sign_extend)
		(_port
			((in1)(RIout(d_47_32)))
			((out1)(sig_sext))
		)
		(_use(_ent . sign_extend)
		)
	)
	(_inst UC_1 0 63(_comp uc1)
		(_port
			((contin)(RIout(d_63_58)))
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
		)
		(_use(_ent . uc1)
		)
	)
	(_inst ID_EXec 0 64(_comp id_ex)
		(_port
			((cWB)(sig_cWB))
			((cMD)(sig_cMD))
			((cEX)(sig_cEX))
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((cEXo)(cEXo))
			((npc)(RIout(d_31_0)))
			((rega)(sig_rega))
			((regb)(sig_regb))
			((sext)(sig_sext))
			((rt)(RIout(d_52_48)))
			((rd)(RIout(d_47_43)))
			((clkID_EX)(clkID_EX))
			((ID_EXout)(ID_EXout))
		)
		(_use(_ent . id_ex)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 6(_array -1((_dto i 63 i 0)))))
		(_port(_int RIout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 8(_ent(_in))))
		(_port(_int rw -1 0 9(_ent(_in))))
		(_port(_int clkID_EX -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 4 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 5 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 14(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 6 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 32(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 40(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 51(_array -1((_dto i 137 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWB 21 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMD 22 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEX 23 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_rega 24 0 57(_arch(_uni))))
		(_sig(_int sig_regb 24 0 57(_arch(_uni))))
		(_sig(_int sig_sext 24 0 57(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000058 55 1514          1591824110936 arch_mem_register
(_unit VHDL(mem_register 0 5(arch_mem_register 0 12))
	(_version ve4)
	(_time 1591824110937 2020.06.10 18:21:50)
	(_source(\../src/FemtoMIPS/InstructionDecode/mem_register.vhd\))
	(_parameters tan)
	(_code d3ddd181d584d3c684ddc18987d5d4d5dad4d0d4d7)
	(_ent
		(_time 1591725206773)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int endA 0 0 6(_ent(_in))))
		(_port(_int endB 0 0 6(_ent(_in))))
		(_port(_int endW 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dataW 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 8(_ent(_in)(_event))))
		(_port(_int dataA 1 0 9(_ent(_out))))
		(_port(_int dataB 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int data 0 13(_array 2((_dto i 31 i 0)))))
		(_sig(_int data_mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(7))(_sens(4))(_mon)(_read(2)(3)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(5))(_sens(0)(7))(_mon))))
			(line__24(_arch 2 0 24(_assignment(_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . arch_mem_register 3 -1)
)
V 000057 55 793           1591824111000 arch_sign_extend
(_unit VHDL(sign_extend 0 5(arch_sign_extend 0 10))
	(_version ve4)
	(_time 1591824111001 2020.06.10 18:21:50)
	(_source(\../src/FemtoMIPS/InstructionDecode/sign_extend.vhd\))
	(_parameters tan)
	(_code 222c2126297571347773647876252a252624272477)
	(_ent
		(_time 1591725654694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int out1 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_sign_extend 1 -1)
)
V 000051 55 2581          1591824111042 arch_id_ex
(_unit VHDL(id_ex 0 5(arch_id_ex 0 21))
	(_version ve4)
	(_time 1591824111043 2020.06.10 18:21:51)
	(_source(\../src/FemtoMIPS/InstructionDecode/id_ex.vhd\))
	(_parameters tan)
	(_code 414e4843441543574617591b194745441747444649)
	(_ent
		(_time 1591749029210)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWB 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int cMD 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int cEX 2 0 8(_ent(_in))))
		(_port(_int cWBo 0 0 10(_ent(_out))))
		(_port(_int cMDo 1 0 11(_ent(_out))))
		(_port(_int cEXo 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int npc 3 0 14(_ent(_in))))
		(_port(_int rega 3 0 14(_ent(_in))))
		(_port(_int regb 3 0 14(_ent(_in))))
		(_port(_int sext 3 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rt 4 0 15(_ent(_in))))
		(_port(_int rd 4 0 15(_ent(_in))))
		(_port(_int clkID_EX -1 0 16(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 18(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 5 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo 6 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMDo 7 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int sig_cEXo 8 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~13 0 26(_array -1((_dto i 137 i 0)))))
		(_sig(_int sig_ID_EXout 9 0 26(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(14)(15)(16)(17))(_sens(12))(_read(0)(1)(2)(6)(7)(8)(9)(10)(11)))))
			(line__38(_arch 1 0 38(_assignment(_alias((cWBo)(sig_cWBo)))(_trgt(3))(_sens(14)))))
			(line__39(_arch 2 0 39(_assignment(_alias((cMDo)(sig_cMDo)))(_trgt(4))(_sens(15)))))
			(line__40(_arch 3 0 40(_assignment(_alias((cEXo)(sig_cEXo)))(_trgt(5))(_sens(16)))))
			(line__41(_arch 4 0 41(_assignment(_alias((ID_EXout)(sig_ID_EXout)))(_trgt(13))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_id_ex 5 -1)
)
V 000067 55 6457          1591824111091 arch_instruction_execution
(_unit VHDL(instruction_execution 0 5(arch_instruction_execution 0 19))
	(_version ve4)
	(_time 1591824111092 2020.06.10 18:21:51)
	(_source(\../src/FemtoMIPS/InstructionExecution/instruction_execution.vhd\))
	(_parameters tan)
	(_code 707f7971252627677177622b247673777476797626)
	(_ent
		(_time 1591797966900)
	)
	(_comp
		(shift_left_2
			(_object
				(_port(_int in1 5 0 22(_ent (_in))))
				(_port(_int out1 5 0 23(_ent (_out))))
			)
		)
		(soma
			(_object
				(_port(_int in1 6 0 27(_ent (_in))))
				(_port(_int in2 6 0 27(_ent (_in))))
				(_port(_int out1 6 0 28(_ent (_out))))
			)
		)
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 45(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 46(_array -1((_dto c 0 i 0)))))
				(_port(_int in1 20 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~138 0 46(_array -1((_dto c 1 i 0)))))
				(_port(_int in2 21 0 46(_ent (_in))))
				(_port(_int sel -1 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~1310 0 48(_array -1((_dto c 2 i 0)))))
				(_port(_int out1 22 0 48(_ent (_out))))
			)
		)
		(c_ula
			(_object
				(_port(_int in1 9 0 39(_ent (_in))))
				(_port(_int ulaop 10 0 40(_ent (_in))))
				(_port(_int out1 11 0 41(_ent (_in))))
			)
		)
		(ula
			(_object
				(_port(_int A 7 0 32(_ent (_in))))
				(_port(_int B 7 0 32(_ent (_in))))
				(_port(_int ctl 8 0 33(_ent (_in))))
				(_port(_int C 7 0 34(_ent (_out))))
				(_port(_int zero -1 0 35(_ent (_out))))
			)
		)
		(ex_md
			(_object
				(_port(_int cWBo 12 0 52(_ent (_in))))
				(_port(_int cMDo 13 0 53(_ent (_in))))
				(_port(_int npcj 14 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int ulao 14 0 56(_ent (_in))))
				(_port(_int reg 14 0 56(_ent (_in))))
				(_port(_int endreg 15 0 57(_ent (_in))))
				(_port(_int clkEX_MD -1 0 58(_ent (_in))))
				(_port(_int cWBo1 12 0 60(_ent (_out))))
				(_port(_int cMDo1 13 0 61(_ent (_out))))
				(_port(_int zeroo -1 0 62(_ent (_out))))
				(_port(_int EX_MDo 16 0 63(_ent (_out))))
			)
		)
	)
	(_inst SL_2 0 72(_comp shift_left_2)
		(_port
			((in1)(ID_EXout(d_41_10)))
			((out1)(sig_sl2))
		)
		(_use(_ent . shift_left_2)
		)
	)
	(_inst SOMA2 0 73(_comp soma)
		(_port
			((in1)(ID_EXout(d_137_106)))
			((in2)(sig_sl2))
			((out1)(sig_npcj))
		)
		(_use(_ent . soma)
		)
	)
	(_inst MUX1 0 74(_comp mux_2x1)
		(_gen
			((WIDTH)((i 5)))
		)
		(_port
			((in1)(ID_EXout(d_9_5)))
			((in2)(ID_EXout(d_4_0)))
			((sel)(cEXo(0)))
			((out1)(sig_endreg))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 5)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst MUX2 0 75(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(ID_EXout(d_73_42)))
			((in2)(ID_EXout(d_41_10)))
			((sel)(cEXo(3)))
			((out1)(sig_mx2))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_inst ContULA 0 76(_comp c_ula)
		(_port
			((in1)(ID_EXout(d_15_10)))
			((ulaop)(cEXo(d_2_1)))
			((out1)(sig_ctl))
		)
		(_use(_ent . c_ula)
		)
	)
	(_inst ULArit 0 77(_comp ula)
		(_port
			((A)(ID_EXout(d_105_74)))
			((B)(sig_mx2))
			((ctl)(sig_ctl))
			((C)(sig_ulao))
			((zero)(sig_zero))
		)
		(_use(_ent . ula)
		)
	)
	(_inst EXMD 0 78(_comp ex_md)
		(_port
			((cWBo)(cWBo))
			((cMDo)(cMDo))
			((npcj)(sig_npcj))
			((zero)(sig_zero))
			((ulao)(sig_ulao))
			((reg)(ID_EXout(d_73_42)))
			((endreg)(sig_endreg))
			((clkEX_MD)(clkEX_MD))
			((cWBo1)(cWBo1))
			((cMDo1)(cMDo1))
			((zeroo)(zero))
			((EX_MDo)(EX_MDout))
		)
		(_use(_ent . ex_md)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{137~downto~0}~12 0 6(_array -1((_dto i 137 i 0)))))
		(_port(_int ID_EXout 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int cEXo 3 0 9(_ent(_in))))
		(_port(_int clkEX_MD -1 0 10(_ent(_in))))
		(_port(_int cWBo1 1 0 12(_ent(_out))))
		(_port(_int cMDo1 2 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 16(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDout 4 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 63(_array -1((_dto i 100 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_sl2 17 0 66(_arch(_uni))))
		(_sig(_int sig_npcj 17 0 66(_arch(_uni))))
		(_sig(_int sig_mx2 17 0 66(_arch(_uni))))
		(_sig(_int sig_ulao 17 0 66(_arch(_uni))))
		(_sig(_int sig_zero -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_ctl 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int sig_endreg 19 0 69(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_instruction_execution 3 -1)
)
V 000058 55 749           1591824111134 arch_shift_left_2
(_unit VHDL(shift_left_2 0 5(arch_shift_left_2 0 10))
	(_version ve4)
	(_time 1591824111135 2020.06.10 18:21:51)
	(_source(\../src/FemtoMIPS/InstructionExecution/shift_left_2.vhd\))
	(_parameters tan)
	(_code 9f919c90c1c8c28999cc8bc69899cc999a9999989b)
	(_ent
		(_time 1591755961358)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . arch_shift_left_2 1 -1)
)
V 000050 55 975           1591824111170 arch_soma
(_unit VHDL(soma 0 5(arch_soma 0 10))
	(_version ve4)
	(_time 1591824111171 2020.06.10 18:21:51)
	(_source(\../src/FemtoMIPS/InstructionExecution/soma.vhd\))
	(_parameters tan)
	(_code beb0bdeabde9bea8bfedade4b9b8eab8bfb9bdb8e8)
	(_ent
		(_time 1591752018671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int in1 0 0 6(_ent(_in))))
		(_port(_int in2 0 0 6(_ent(_in))))
		(_port(_int out1 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_soma 1 -1)
)
V 000049 55 1716          1591824111241 arch_ula
(_unit VHDL(ula 0 5(arch_ula 0 12))
	(_version ve4)
	(_time 1591824111242 2020.06.10 18:21:51)
	(_source(\../src/FemtoMIPS/InstructionExecution/ula.vhd\))
	(_parameters tan)
	(_code 0c02080a0c5b591b0b034f565c0b090a5f0a0d0b09)
	(_ent
		(_time 1591752517903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ctl 1 0 7(_ent(_in))))
		(_port(_int C 0 0 8(_ent(_out))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_sig(_int sig_set_on_less_than -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_C 2 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1))(_mon))))
			(line__19(_arch 1 0 19(_assignment(_trgt(6))(_sens(0)(1)(2)(5)))))
			(line__38(_arch 2 0 38(_assignment(_alias((C)(sig_C)))(_trgt(3))(_sens(6)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . arch_ula 4 -1)
)
V 000051 55 2366          1591824111279 arch_ex_md
(_unit VHDL(ex_md 0 5(arch_ex_md 0 20))
	(_version ve4)
	(_time 1591824111280 2020.06.10 18:21:51)
	(_source(\../src/FemtoMIPS/InstructionExecution/ex_md.vhd\))
	(_parameters tan)
	(_code 2b242f2e717f293d7d243f717f2c232e7d2d7f2d2f)
	(_ent
		(_time 1591821128728)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int ulao 2 0 10(_ent(_in))))
		(_port(_int reg 2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int endreg 3 0 11(_ent(_in))))
		(_port(_int clkEX_MD -1 0 12(_ent(_in)(_event))))
		(_port(_int cWBo1 0 0 14(_ent(_out))))
		(_port(_int cMDo1 1 0 15(_ent(_out))))
		(_port(_int zeroo -1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 17(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 4 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo1 5 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_sig(_int sig_cMDo1 6 0 23(_arch(_uni))))
		(_sig(_int sig_zeroo -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~13 0 25(_array -1((_dto i 100 i 0)))))
		(_sig(_int sig_EX_MDo 7 0 25(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(12)(13)(14)(15))(_sens(7))(_read(0)(1)(2)(3)(4)(5)(6)))))
			(line__37(_arch 1 0 37(_assignment(_alias((cWBo1)(sig_cWBo1)))(_trgt(8))(_sens(12)))))
			(line__38(_arch 2 0 38(_assignment(_alias((cMDo1)(sig_cMDo1)))(_trgt(9))(_sens(13)))))
			(line__39(_arch 3 0 39(_assignment(_alias((zeroo)(sig_zeroo)))(_simpleassign BUF)(_trgt(10))(_sens(14)))))
			(line__40(_arch 4 0 40(_assignment(_alias((EX_MDo)(sig_EX_MDo)))(_trgt(11))(_sens(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_ex_md 5 -1)
)
V 000058 55 3412          1591824111317 arch_memoria_dado
(_unit VHDL(memoria_dado 0 5(arch_memoria_dado 0 18))
	(_version ve4)
	(_time 1591824111318 2020.06.10 18:21:51)
	(_source(\../src/FemtoMIPS/MemoriaDado/memoria_dado.vhd\))
	(_parameters tan)
	(_code 5a550f590e0d5a4c0f5f4800025c5b5f0c5c5e5c5b)
	(_ent
		(_time 1591760570463)
	)
	(_comp
		(and2
			(_object
				(_port(_int in1 -1 0 21(_ent (_in))))
				(_port(_int in2 -1 0 21(_ent (_in))))
				(_port(_int out1 -1 0 22(_ent (_out))))
			)
		)
		(cache_dados
			(_object
				(_port(_int endr 5 0 26(_ent (_in))))
				(_port(_int endw 5 0 26(_ent (_in))))
				(_port(_int dataw 5 0 26(_ent (_in))))
				(_port(_int memRead -1 0 27(_ent (_in))))
				(_port(_int memWrite -1 0 27(_ent (_in))))
				(_port(_int datao 5 0 28(_ent (_out))))
			)
		)
		(md_wb
			(_object
				(_port(_int cWBo 6 0 32(_ent (_in))))
				(_port(_int dmout 7 0 33(_ent (_in))))
				(_port(_int regout 7 0 33(_ent (_in))))
				(_port(_int endw 8 0 34(_ent (_in))))
				(_port(_int clkMD_WB -1 0 35(_ent (_in))))
				(_port(_int cWBo1 6 0 37(_ent (_out))))
				(_port(_int MD_WBo 9 0 38(_ent (_out))))
			)
		)
	)
	(_inst AND_2 0 44(_comp and2)
		(_port
			((in1)(cMDo(0)))
			((in2)(zero))
			((out1)(pcsrc))
		)
		(_use(_ent . and2)
		)
	)
	(_inst CACHED 0 45(_comp cache_dados)
		(_port
			((endr)(EX_MDo(d_63_32)))
			((endw)(EX_MDo(d_63_32)))
			((dataw)(EX_MDo(d_95_64)))
			((memRead)(cMDo(1)))
			((memWrite)(cMDo(2)))
			((datao)(sig_dmout))
		)
		(_use(_ent . cache_dados)
		)
	)
	(_inst MDWB 0 47(_comp md_wb)
		(_port
			((cWBo)(cWBo))
			((dmout)(sig_dmout))
			((regout)(EX_MDo(d_95_64)))
			((endw)(EX_MDo(d_100_96)))
			((clkMD_WB)(clkMD_WB))
			((cWBo1)(cWBo1))
			((MD_WBo)(MD_WBo))
		)
		(_use(_ent . md_wb)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{100~downto~0}~12 0 6(_array -1((_dto i 100 i 0)))))
		(_port(_int EX_MDo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int cMDo 2 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int npcj 3 0 11(_ent(_out))))
		(_port(_int pcsrc -1 0 12(_ent(_out))))
		(_port(_int cWBo1 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 15(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 34(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 38(_array -1((_dto i 68 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int sig_dmout 10 0 41(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_alias((npcj)(EX_MDo(d_31_0))))(_trgt(5))(_sens(0(d_31_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_memoria_dado 1 -1)
)
V 000050 55 637           1591824111375 arch_and2
(_unit VHDL(and2 0 5(arch_and2 0 10))
	(_version ve4)
	(_time 1591824111376 2020.06.10 18:21:51)
	(_source(\../src/FemtoMIPS/MemoriaDado/and2.vhd\))
	(_parameters tan)
	(_code 99969996c5cec98a9bcb88c39d9f9d9a9b9f989fcc)
	(_ent
		(_time 1591758227550)
	)
	(_object
		(_port(_int in1 -1 0 6(_ent(_in))))
		(_port(_int in2 -1 0 6(_ent(_in))))
		(_port(_int out1 -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_and2 1 -1)
)
V 000051 55 1667          1591824111417 arch_md_wb
(_unit VHDL(md_wb 0 5(arch_md_wb 0 15))
	(_version ve4)
	(_time 1591824111418 2020.06.10 18:21:51)
	(_source(\../src/FemtoMIPS/MemoriaDado/md_wb.vhd\))
	(_parameters tan)
	(_code b8b7edecb4ecbaafbeebaae2bdbebcbdeebfbfbeba)
	(_ent
		(_time 1591759388821)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dmout 1 0 7(_ent(_in))))
		(_port(_int regout 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int endw 2 0 8(_ent(_in))))
		(_port(_int clkMD_WB -1 0 9(_ent(_in)(_event))))
		(_port(_int cWBo1 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 12(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 3 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int sig_cWBo1 4 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~13 0 18(_array -1((_dto i 68 i 0)))))
		(_sig(_int sig_MD_WBo 5 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(7)(8))(_sens(4))(_read(0)(1)(2)(3)))))
			(line__28(_arch 1 0 28(_assignment(_alias((cWBo1)(sig_cWBo1)))(_trgt(5))(_sens(7)))))
			(line__29(_arch 2 0 29(_assignment(_alias((MD_WBo)(sig_MD_WBo)))(_trgt(6))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_md_wb 3 -1)
)
V 000056 55 2183          1591824111446 arch_write_back
(_unit VHDL(write_back 0 5(arch_write_back 0 14))
	(_version ve4)
	(_time 1591824111447 2020.06.10 18:21:51)
	(_source(\../src/FemtoMIPS/WriteBack/write_back.vhd\))
	(_parameters tan)
	(_code d7d9d184d2808ac0d282c28ed0d1d5d1d6d1d4d185)
	(_ent
		(_time 1591785556699)
	)
	(_comp
		(mux_2x1
			(_object
				(_gen(_int WIDTH -2 0 17(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~13 0 18(_array -1((_dto c 2 i 0)))))
				(_port(_int in1 4 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~132 0 18(_array -1((_dto c 3 i 0)))))
				(_port(_int in2 5 0 18(_ent (_in))))
				(_port(_int sel -1 0 19(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~134 0 20(_array -1((_dto c 4 i 0)))))
				(_port(_int out1 6 0 20(_ent (_out))))
			)
		)
	)
	(_inst MUX 0 24(_comp mux_2x1)
		(_gen
			((WIDTH)((i 32)))
		)
		(_port
			((in1)(MD_WBo(d_31_0)))
			((in2)(MD_WBo(d_63_32)))
			((sel)(cWBo(0)))
			((out1)(dataw))
		)
		(_use(_ent . mux_2x1)
			(_gen
				((WIDTH)((i 32)))
			)
			(_port
				((in1)(in1))
				((in2)(in2))
				((sel)(sel))
				((out1)(out1))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{68~downto~0}~12 0 6(_array -1((_dto i 68 i 0)))))
		(_port(_int MD_WBo 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int cWBo 1 0 7(_ent(_in))))
		(_port(_int regWrite -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int enderw 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int dataw 3 0 11(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((regWrite)(cWBo(1))))(_simpleassign BUF)(_trgt(2))(_sens(1(1))))))
			(line__27(_arch 1 0 27(_assignment(_alias((enderw)(MD_WBo(d_68_64))))(_trgt(3))(_sens(0(d_68_64))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (1(1))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . arch_write_back 5 -1)
)
