/*
 * Phoenix-RTOS
 *
 * plo - operating system loader
 *
 * i.MX RT Flash driver
 *
 * Copyright 2019, 2020 Phoenix Systems
 * Author: Hubert Buczynski
 *
 * This file is part of Phoenix-RTOS.
 *
 * %LICENSE%
 */

#include "../hal.h"
#include "../devs.h"
#include "../timer.h"
#include "../errors.h"

#include "lut.h"
#include "romapi.h"
#include "flashdrv.h"
#include "flashcfg.h"

extern int _fcfb;


struct {
	flash_context_t ctx[FLASH_NO];
	u8 buff[0x100];
} flashdrv_common;



/* Flash config commands */

static int flashdrv_getVendorID(flash_context_t *ctx, u32 *manID)
{
	flexspi_xfer_t xfer;

	/* READ JEDEC ID*/
	ctx->config.mem.lut[4 * READ_JEDEC_ID_SEQ_ID] = LUT_INSTR(LUT_CMD_CMD, LUT_PAD1, FLASH_SPANSION_CMD_RDID, LUT_CMD_READ, LUT_PAD1, FLASH_SPANSION_CMD_WRDI); // 0x2404049f
	ctx->config.mem.lut[4 * READ_JEDEC_ID_SEQ_ID + 1] = 0;
	ctx->config.mem.lut[4 * READ_JEDEC_ID_SEQ_ID + 2] = 0;
	ctx->config.mem.lut[4 * READ_JEDEC_ID_SEQ_ID + 3] = 0;
	flexspi_norFlashUpdateLUT(ctx->instance, READ_JEDEC_ID_SEQ_ID, (const u32 *)&ctx->config.mem.lut[4 * READ_JEDEC_ID_SEQ_ID], 1);

	xfer.txBuffer = NULL;
	xfer.txSize = 0;
	xfer.rxSize = 3;
	xfer.rxBuffer = manID;
	xfer.baseAddress = ctx->instance;
	xfer.operation = kFlexSpiOperation_Read;
	xfer.seqId = READ_JEDEC_ID_SEQ_ID;
	xfer.seqNum = 1;
	xfer.isParallelModeEnable = 0;

	return flexspi_norFlashExecuteSeq(ctx->instance, &xfer);
}


/* Read/write/erase operation via ROM API */

static int flashdrv_isValidAddress(flash_context_t *context, u32 addr, u32 size)
{
	if ((addr + size) <= context->properties.size)
		return 0;

	return 1;
}


static void flashdrv_syncCtx(flash_context_t *ctx)
{
	int i;
	u32 dstAddr;
	const u32 *src;
	const u32 pagesNumber = ctx->properties.sector_size / ctx->properties.page_size;

	if (ctx->counter == 0)
		return;

	for (i = 0; i < pagesNumber; ++i) {
		dstAddr = ctx->sectorID * ctx->properties.sector_size + i * ctx->properties.page_size;
		src = (const u32 *)(ctx->buff + i * ctx->properties.page_size);

		flexspi_norFlashPageProgram(ctx->instance, &ctx->config, dstAddr, src);
	}

	ctx->counter = 0;
	ctx->sectorID = -1;
}


static s32 flashdrv_readData(flash_context_t *ctx, u32 offset, char *buff, u32 size)
{
	if (flashdrv_isValidAddress(ctx, offset, size))
		return ERR_ARG;

	if (flexspi_norFlashRead(ctx->instance, &ctx->config, buff, offset, size) < 0)
		return ERR_ARG;

	return size;
}


static s32 flashdrv_bufferedPagesWrite(flash_context_t *ctx, u32 offset, const char *buff, u32 size)
{
	u32 pageAddr;
	u16 sector_id;
	u32 savedBytes = 0;

	if (size % ctx->properties.page_size)
		return ERR_ARG;

	if (flashdrv_isValidAddress(ctx, offset, size))
		return ERR_ARG;

	while (savedBytes < size) {
		pageAddr = offset + savedBytes;
		sector_id = pageAddr / ctx->properties.sector_size;

		/* If sector_id has changed, data from previous sector have to be saved and new sector is read. */
		if (sector_id != ctx->sectorID) {
			flashdrv_syncCtx(ctx);

			if (flashdrv_readData(ctx, ctx->properties.sector_size * sector_id, ctx->buff, ctx->properties.sector_size) <= 0)
				return savedBytes;

			if (flexspi_norFlashErase(ctx->instance, &ctx->config, ctx->properties.sector_size * sector_id, ctx->properties.sector_size) != 0)
				return savedBytes;

			ctx->sectorID = sector_id;
			ctx->counter = offset - ctx->properties.sector_size * ctx->sectorID;
		}

		hal_memcpy(ctx->buff + ctx->counter, buff + savedBytes, ctx->properties.page_size);

		savedBytes += ctx->properties.page_size;
		ctx->counter += ctx->properties.page_size;

		/* Save filled buffer */
		if (ctx->counter >= ctx->properties.sector_size)
			flashdrv_syncCtx(ctx);
	}

	return size;
}


static int flashdrv_defineFlexSPI(flash_context_t *ctx)
{
	switch (ctx->address) {
		case FLASH_FLEXSPI1:
			ctx->instance = FLASH_FLEXSPI1_INSTANCE;
			ctx->maxSize = FLASH_SIZE_FLEXSPI1;
			ctx->option.option0 = FLASH_FLEXSPI1_QSPI_FREQ;
			ctx->option.option1 = 0;
			break;

		case FLASH_FLEXSPI2:
			ctx->instance = FLASH_FLEXSPI2_INSTANCE;
			ctx->maxSize = FLASH_SIZE_FLEXSPI2;
			ctx->option.option0 = FLASH_FLEXSPI2_QSPI_FREQ;
			ctx->option.option1 = 0;
			break;

		default:
			return ERR_ARG;
	}

	return ERR_NONE;
}


/* Device interafce */

static ssize_t flashdrv_read(unsigned int dn, addr_t offs, u8 *buff, unsigned int len)
{
	ssize_t res;

	if (dn >= FLASH_NO)
		return ERR_ARG;

	if ((res = flashdrv_readData(&flashdrv_common.ctx[dn], offs, (char *)buff, len)) < 0)
		return res;

	return res;
}


static ssize_t flashdrv_write(unsigned int dn, addr_t offs, const u8 *buff, unsigned int len)
{
	addr_t bOffs = 0;
	flash_context_t *ctx;
	size_t size, buffSz = sizeof(flashdrv_common.buff);

	size = len;
	if (!len)
		return ERR_NONE;

	if (dn >= FLASH_NO || offs % buffSz)
		return ERR_ARG;

	ctx = &flashdrv_common.ctx[dn];

	while (size) {
		if (size < buffSz) {
			hal_memcpy(flashdrv_common.buff, buff + bOffs, size);
			hal_memset(flashdrv_common.buff + size, 0xff, buffSz - size);
			if (flashdrv_bufferedPagesWrite(ctx, offs + bOffs, (const char *)flashdrv_common.buff, buffSz) < 0)
				return ERR_ARG;
			size = 0;
			break;
		}

		if (flashdrv_bufferedPagesWrite(ctx, offs + bOffs, (const char *)(buff + bOffs), buffSz) < 0)
			return ERR_ARG;

		bOffs += buffSz;
		size -= buffSz;
	}

	return len - size;
}


static int flashdrv_deinit(unsigned int dn)
{
	if (dn >= FLASH_NO)
		return ERR_ARG;

	/* TBD */

	return ERR_NONE;
}


static int flashdrv_sync(unsigned int dn)
{
	if (dn >= FLASH_NO)
		return ERR_ARG;

	flashdrv_syncCtx(&flashdrv_common.ctx[dn]);

	return ERR_NONE;
}


static int flashdrv_init(unsigned int dn, dev_handler_t *h)
{
	u32 pc;
	int res = ERR_NONE;
	flash_context_t *ctx;

	if (dn >= FLASH_NO)
		return ERR_ARG;

	/* TODO: move information about dn to device tree module */
	if (dn == 0 && FLASH_FLEXSPI1_MOUNTED) {
		ctx = &flashdrv_common.ctx[dn];
		ctx->address = FLASH_FLEXSPI1;
	}
	else if (dn == 1 && FLASH_FLEXSPI2_MOUNTED) {
		ctx = &flashdrv_common.ctx[dn];
		ctx->address = FLASH_FLEXSPI2;
	}
	else {
		return ERR_ARG;
	}

	ctx->sectorID = -1;
	ctx->counter = 0;

	ctx->config.ipcmdSerialClkFreq = 8;
	ctx->config.mem.serialClkFreq = 8;
	ctx->config.mem.sflashPadType = 4;

	if ((res = flashdrv_defineFlexSPI(ctx)) < 0)
		return res;

	/* Don't try to initialize FlexSPI if we're already XIP from it */
	__asm__ volatile ("mov %0, pc" :"=r"(pc));
	if (!(pc >= ctx->address && pc < ctx->address + ctx->maxSize)) {
		if (flexspi_norGetConfig(ctx->instance, &ctx->config, &ctx->option) != 0)
			return ERR_ARG;

		if (flexspi_norFlashInit(ctx->instance, &ctx->config) != 0)
			return ERR_ARG;
	}
	else {
		hal_memcpy((void *)&ctx->config.mem, &_fcfb, sizeof(ctx->config.mem));
	}

	if (flashdrv_getVendorID(ctx, &ctx->flashID) != 0)
		return ERR_ARG;

	if (flashcfg_getCfg(ctx) != 0)
		return ERR_ARG;

	h->read = flashdrv_read;
	h->write = flashdrv_write;
	h->deinit = flashdrv_deinit;
	h->sync = flashdrv_sync;

	return res;
}


__attribute__((constructor)) static void flashdrv_reg(void)
{
	devs_regDriver(DEV_FLASH, flashdrv_init);
}
