Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec 21 00:00:20 2022
| Host         : LAPTOP-799OM31Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab9_timing_summary_routed.rpt -pb Lab9_timing_summary_routed.pb -rpx Lab9_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab9
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: C/state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: C/state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: C/state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.574        0.000                      0                   31        0.251        0.000                      0                   31        4.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.574        0.000                      0                   31        0.251        0.000                      0                   31        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 1.767ns (51.058%)  route 1.694ns (48.942%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.624     5.145    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X64Y90         FDCE                                         r  A/m1/pwm_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDCE (Prop_fdce_C_Q)         0.518     5.663 f  A/m1/pwm_0/count_reg[8]/Q
                         net (fo=2, routed)           0.808     6.471    A/m1/pwm_0/count_reg[8]
    SLICE_X65Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.595 r  A/m1/pwm_0/PWM_i_2__0/O
                         net (fo=14, routed)          0.886     7.481    A/m1/pwm_0/PWM_i_2__0_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.605 r  A/m1/pwm_0/count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     7.605    A/m1/pwm_0/count[0]_i_6__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.118 r  A/m1/pwm_0/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.118    A/m1/pwm_0/count_reg[0]_i_1__0_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.235 r  A/m1/pwm_0/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.235    A/m1/pwm_0/count_reg[4]_i_1__0_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.352 r  A/m1/pwm_0/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.352    A/m1/pwm_0/count_reg[8]_i_1__0_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.606 r  A/m1/pwm_0/count_reg[12]_i_1__0/CO[0]
                         net (fo=1, routed)           0.000     8.606    A/m1/pwm_0/count_reg[12]_i_1__0_n_3
    SLICE_X64Y91         FDCE                                         r  A/m1/pwm_0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.508    14.849    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X64Y91         FDCE                                         r  A/m1/pwm_0/count_reg[12]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X64Y91         FDCE (Setup_fdce_C_D)        0.094    15.180    A/m1/pwm_0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                  6.574    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 1.719ns (50.369%)  route 1.694ns (49.631%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.624     5.145    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X64Y90         FDCE                                         r  A/m1/pwm_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDCE (Prop_fdce_C_Q)         0.518     5.663 f  A/m1/pwm_0/count_reg[8]/Q
                         net (fo=2, routed)           0.808     6.471    A/m1/pwm_0/count_reg[8]
    SLICE_X65Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.595 r  A/m1/pwm_0/PWM_i_2__0/O
                         net (fo=14, routed)          0.886     7.481    A/m1/pwm_0/PWM_i_2__0_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.605 r  A/m1/pwm_0/count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     7.605    A/m1/pwm_0/count[0]_i_6__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.118 r  A/m1/pwm_0/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.118    A/m1/pwm_0/count_reg[0]_i_1__0_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.235 r  A/m1/pwm_0/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.235    A/m1/pwm_0/count_reg[4]_i_1__0_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.558 r  A/m1/pwm_0/count_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.558    A/m1/pwm_0/count_reg[8]_i_1__0_n_6
    SLICE_X64Y90         FDCE                                         r  A/m1/pwm_0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507    14.848    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X64Y90         FDCE                                         r  A/m1/pwm_0/count_reg[9]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X64Y90         FDCE (Setup_fdce_C_D)        0.109    15.219    A/m1/pwm_0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.669ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 1.711ns (50.253%)  route 1.694ns (49.747%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.624     5.145    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X64Y90         FDCE                                         r  A/m1/pwm_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDCE (Prop_fdce_C_Q)         0.518     5.663 f  A/m1/pwm_0/count_reg[8]/Q
                         net (fo=2, routed)           0.808     6.471    A/m1/pwm_0/count_reg[8]
    SLICE_X65Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.595 r  A/m1/pwm_0/PWM_i_2__0/O
                         net (fo=14, routed)          0.886     7.481    A/m1/pwm_0/PWM_i_2__0_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.605 r  A/m1/pwm_0/count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     7.605    A/m1/pwm_0/count[0]_i_6__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.118 r  A/m1/pwm_0/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.118    A/m1/pwm_0/count_reg[0]_i_1__0_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.235 r  A/m1/pwm_0/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.235    A/m1/pwm_0/count_reg[4]_i_1__0_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.550 r  A/m1/pwm_0/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     8.550    A/m1/pwm_0/count_reg[8]_i_1__0_n_4
    SLICE_X64Y90         FDCE                                         r  A/m1/pwm_0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507    14.848    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X64Y90         FDCE                                         r  A/m1/pwm_0/count_reg[11]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X64Y90         FDCE (Setup_fdce_C_D)        0.109    15.219    A/m1/pwm_0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -8.550    
  -------------------------------------------------------------------
                         slack                                  6.669    

Slack (MET) :             6.713ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 1.753ns (53.534%)  route 1.522ns (46.466%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.619     5.140    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X63Y84         FDCE                                         r  A/m0/pwm_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDCE (Prop_fdce_C_Q)         0.456     5.596 f  A/m0/pwm_0/count_reg[6]/Q
                         net (fo=2, routed)           0.649     6.245    A/m0/pwm_0/count_reg[6]
    SLICE_X62Y85         LUT4 (Prop_lut4_I1_O)        0.124     6.369 r  A/m0/pwm_0/PWM_i_2/O
                         net (fo=14, routed)          0.872     7.241    A/m0/pwm_0/PWM_i_2_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I4_O)        0.124     7.365 r  A/m0/pwm_0/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.365    A/m0/pwm_0/count[0]_i_5_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.915 r  A/m0/pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.915    A/m0/pwm_0/count_reg[0]_i_1_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.029 r  A/m0/pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.029    A/m0/pwm_0/count_reg[4]_i_1_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.143 r  A/m0/pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.143    A/m0/pwm_0/count_reg[8]_i_1_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.414 r  A/m0/pwm_0/count_reg[12]_i_1/CO[0]
                         net (fo=1, routed)           0.000     8.414    A/m0/pwm_0/count_reg[12]_i_1_n_3
    SLICE_X63Y86         FDCE                                         r  A/m0/pwm_0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.504    14.845    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X63Y86         FDCE                                         r  A/m0/pwm_0/count_reg[12]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y86         FDCE (Setup_fdce_C_D)        0.046    15.128    A/m0/pwm_0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  6.713    

Slack (MET) :             6.745ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 1.635ns (49.117%)  route 1.694ns (50.883%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.624     5.145    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X64Y90         FDCE                                         r  A/m1/pwm_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDCE (Prop_fdce_C_Q)         0.518     5.663 f  A/m1/pwm_0/count_reg[8]/Q
                         net (fo=2, routed)           0.808     6.471    A/m1/pwm_0/count_reg[8]
    SLICE_X65Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.595 r  A/m1/pwm_0/PWM_i_2__0/O
                         net (fo=14, routed)          0.886     7.481    A/m1/pwm_0/PWM_i_2__0_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.605 r  A/m1/pwm_0/count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     7.605    A/m1/pwm_0/count[0]_i_6__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.118 r  A/m1/pwm_0/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.118    A/m1/pwm_0/count_reg[0]_i_1__0_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.235 r  A/m1/pwm_0/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.235    A/m1/pwm_0/count_reg[4]_i_1__0_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.474 r  A/m1/pwm_0/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     8.474    A/m1/pwm_0/count_reg[8]_i_1__0_n_5
    SLICE_X64Y90         FDCE                                         r  A/m1/pwm_0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507    14.848    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X64Y90         FDCE                                         r  A/m1/pwm_0/count_reg[10]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X64Y90         FDCE (Setup_fdce_C_D)        0.109    15.219    A/m1/pwm_0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  6.745    

Slack (MET) :             6.753ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 1.602ns (48.607%)  route 1.694ns (51.393%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.624     5.145    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X64Y90         FDCE                                         r  A/m1/pwm_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDCE (Prop_fdce_C_Q)         0.518     5.663 f  A/m1/pwm_0/count_reg[8]/Q
                         net (fo=2, routed)           0.808     6.471    A/m1/pwm_0/count_reg[8]
    SLICE_X65Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.595 r  A/m1/pwm_0/PWM_i_2__0/O
                         net (fo=14, routed)          0.886     7.481    A/m1/pwm_0/PWM_i_2__0_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.605 r  A/m1/pwm_0/count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     7.605    A/m1/pwm_0/count[0]_i_6__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.118 r  A/m1/pwm_0/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.118    A/m1/pwm_0/count_reg[0]_i_1__0_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.441 r  A/m1/pwm_0/count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.441    A/m1/pwm_0/count_reg[4]_i_1__0_n_6
    SLICE_X64Y89         FDCE                                         r  A/m1/pwm_0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507    14.848    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X64Y89         FDCE                                         r  A/m1/pwm_0/count_reg[5]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y89         FDCE (Setup_fdce_C_D)        0.109    15.194    A/m1/pwm_0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  6.753    

Slack (MET) :             6.761ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 1.594ns (48.482%)  route 1.694ns (51.518%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.624     5.145    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X64Y90         FDCE                                         r  A/m1/pwm_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDCE (Prop_fdce_C_Q)         0.518     5.663 f  A/m1/pwm_0/count_reg[8]/Q
                         net (fo=2, routed)           0.808     6.471    A/m1/pwm_0/count_reg[8]
    SLICE_X65Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.595 r  A/m1/pwm_0/PWM_i_2__0/O
                         net (fo=14, routed)          0.886     7.481    A/m1/pwm_0/PWM_i_2__0_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.605 r  A/m1/pwm_0/count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     7.605    A/m1/pwm_0/count[0]_i_6__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.118 r  A/m1/pwm_0/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.118    A/m1/pwm_0/count_reg[0]_i_1__0_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.433 r  A/m1/pwm_0/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     8.433    A/m1/pwm_0/count_reg[4]_i_1__0_n_4
    SLICE_X64Y89         FDCE                                         r  A/m1/pwm_0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507    14.848    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X64Y89         FDCE                                         r  A/m1/pwm_0/count_reg[7]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y89         FDCE (Setup_fdce_C_D)        0.109    15.194    A/m1/pwm_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  6.761    

Slack (MET) :             6.765ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 1.615ns (48.809%)  route 1.694ns (51.191%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.624     5.145    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X64Y90         FDCE                                         r  A/m1/pwm_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDCE (Prop_fdce_C_Q)         0.518     5.663 f  A/m1/pwm_0/count_reg[8]/Q
                         net (fo=2, routed)           0.808     6.471    A/m1/pwm_0/count_reg[8]
    SLICE_X65Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.595 r  A/m1/pwm_0/PWM_i_2__0/O
                         net (fo=14, routed)          0.886     7.481    A/m1/pwm_0/PWM_i_2__0_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.605 r  A/m1/pwm_0/count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     7.605    A/m1/pwm_0/count[0]_i_6__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.118 r  A/m1/pwm_0/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.118    A/m1/pwm_0/count_reg[0]_i_1__0_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.235 r  A/m1/pwm_0/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.235    A/m1/pwm_0/count_reg[4]_i_1__0_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.454 r  A/m1/pwm_0/count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     8.454    A/m1/pwm_0/count_reg[8]_i_1__0_n_7
    SLICE_X64Y90         FDCE                                         r  A/m1/pwm_0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507    14.848    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X64Y90         FDCE                                         r  A/m1/pwm_0/count_reg[8]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X64Y90         FDCE (Setup_fdce_C_D)        0.109    15.219    A/m1/pwm_0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  6.765    

Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 1.702ns (52.799%)  route 1.522ns (47.201%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.619     5.140    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X63Y84         FDCE                                         r  A/m0/pwm_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDCE (Prop_fdce_C_Q)         0.456     5.596 f  A/m0/pwm_0/count_reg[6]/Q
                         net (fo=2, routed)           0.649     6.245    A/m0/pwm_0/count_reg[6]
    SLICE_X62Y85         LUT4 (Prop_lut4_I1_O)        0.124     6.369 r  A/m0/pwm_0/PWM_i_2/O
                         net (fo=14, routed)          0.872     7.241    A/m0/pwm_0/PWM_i_2_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I4_O)        0.124     7.365 r  A/m0/pwm_0/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.365    A/m0/pwm_0/count[0]_i_5_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.915 r  A/m0/pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.915    A/m0/pwm_0/count_reg[0]_i_1_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.029 r  A/m0/pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.029    A/m0/pwm_0/count_reg[4]_i_1_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.363 r  A/m0/pwm_0/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.363    A/m0/pwm_0/count_reg[8]_i_1_n_6
    SLICE_X63Y85         FDCE                                         r  A/m0/pwm_0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.504    14.845    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X63Y85         FDCE                                         r  A/m0/pwm_0/count_reg[9]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y85         FDCE (Setup_fdce_C_D)        0.062    15.144    A/m0/pwm_0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -8.363    
  -------------------------------------------------------------------
                         slack                                  6.780    

Slack (MET) :             6.801ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 1.681ns (52.489%)  route 1.522ns (47.511%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.619     5.140    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X63Y84         FDCE                                         r  A/m0/pwm_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDCE (Prop_fdce_C_Q)         0.456     5.596 f  A/m0/pwm_0/count_reg[6]/Q
                         net (fo=2, routed)           0.649     6.245    A/m0/pwm_0/count_reg[6]
    SLICE_X62Y85         LUT4 (Prop_lut4_I1_O)        0.124     6.369 r  A/m0/pwm_0/PWM_i_2/O
                         net (fo=14, routed)          0.872     7.241    A/m0/pwm_0/PWM_i_2_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I4_O)        0.124     7.365 r  A/m0/pwm_0/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.365    A/m0/pwm_0/count[0]_i_5_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.915 r  A/m0/pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.915    A/m0/pwm_0/count_reg[0]_i_1_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.029 r  A/m0/pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.029    A/m0/pwm_0/count_reg[4]_i_1_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.342 r  A/m0/pwm_0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.342    A/m0/pwm_0/count_reg[8]_i_1_n_4
    SLICE_X63Y85         FDCE                                         r  A/m0/pwm_0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.504    14.845    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X63Y85         FDCE                                         r  A/m0/pwm_0/count_reg[11]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y85         FDCE (Setup_fdce_C_D)        0.062    15.144    A/m0/pwm_0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  6.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 A/m0/pwm_0/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/PWM_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.589     1.472    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X63Y85         FDCE                                         r  A/m0/pwm_0/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  A/m0/pwm_0/count_reg[9]/Q
                         net (fo=14, routed)          0.169     1.782    A/m0/pwm_0/count_reg[9]
    SLICE_X62Y85         LUT5 (Prop_lut5_I2_O)        0.045     1.827 r  A/m0/pwm_0/PWM_i_1/O
                         net (fo=1, routed)           0.000     1.827    A/m0/pwm_0/PWM_i_1_n_0
    SLICE_X62Y85         FDCE                                         r  A/m0/pwm_0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     1.986    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X62Y85         FDCE                                         r  A/m0/pwm_0/PWM_reg/C
                         clock pessimism             -0.501     1.485    
    SLICE_X62Y85         FDCE (Hold_fdce_C_D)         0.091     1.576    A/m0/pwm_0/PWM_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 A/m1/pwm_0/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.273ns (66.362%)  route 0.138ns (33.638%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.592     1.475    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X64Y91         FDCE                                         r  A/m1/pwm_0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDCE (Prop_fdce_C_Q)         0.164     1.639 f  A/m1/pwm_0/count_reg[12]/Q
                         net (fo=14, routed)          0.138     1.778    A/m1/pwm_0/count_reg[12]
    SLICE_X64Y90         LUT5 (Prop_lut5_I4_O)        0.045     1.823 r  A/m1/pwm_0/count[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.823    A/m1/pwm_0/count[8]_i_2__0_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.887 r  A/m1/pwm_0/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.887    A/m1/pwm_0/count_reg[8]_i_1__0_n_4
    SLICE_X64Y90         FDCE                                         r  A/m1/pwm_0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     1.990    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X64Y90         FDCE                                         r  A/m1/pwm_0/count_reg[11]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X64Y90         FDCE (Hold_fdce_C_D)         0.134     1.625    A/m1/pwm_0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 A/m1/pwm_0/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.274ns (66.123%)  route 0.140ns (33.877%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.592     1.475    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X64Y91         FDCE                                         r  A/m1/pwm_0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDCE (Prop_fdce_C_Q)         0.164     1.639 f  A/m1/pwm_0/count_reg[12]/Q
                         net (fo=14, routed)          0.140     1.780    A/m1/pwm_0/count_reg[12]
    SLICE_X64Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.825 r  A/m1/pwm_0/count[8]_i_3__0/O
                         net (fo=1, routed)           0.000     1.825    A/m1/pwm_0/count[8]_i_3__0_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.890 r  A/m1/pwm_0/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.890    A/m1/pwm_0/count_reg[8]_i_1__0_n_5
    SLICE_X64Y90         FDCE                                         r  A/m1/pwm_0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     1.990    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X64Y90         FDCE                                         r  A/m1/pwm_0/count_reg[10]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X64Y90         FDCE (Hold_fdce_C_D)         0.134     1.625    A/m1/pwm_0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 A/m1/pwm_0/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/PWM_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.988%)  route 0.171ns (45.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.591     1.474    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X64Y89         FDCE                                         r  A/m1/pwm_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDCE (Prop_fdce_C_Q)         0.164     1.638 f  A/m1/pwm_0/count_reg[7]/Q
                         net (fo=14, routed)          0.171     1.809    A/m1/pwm_0/count_reg[7]
    SLICE_X65Y89         LUT5 (Prop_lut5_I3_O)        0.045     1.854 r  A/m1/pwm_0/PWM_i_1__0/O
                         net (fo=1, routed)           0.000     1.854    A/m1/pwm_0/PWM_i_1__0_n_0
    SLICE_X65Y89         FDCE                                         r  A/m1/pwm_0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.861     1.989    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X65Y89         FDCE                                         r  A/m1/pwm_0/PWM_reg/C
                         clock pessimism             -0.502     1.487    
    SLICE_X65Y89         FDCE (Hold_fdce_C_D)         0.091     1.578    A/m1/pwm_0/PWM_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 A/m1/pwm_0/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.591     1.474    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X64Y88         FDCE                                         r  A/m1/pwm_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDCE (Prop_fdce_C_Q)         0.164     1.638 r  A/m1/pwm_0/count_reg[3]/Q
                         net (fo=1, routed)           0.137     1.775    A/m1/pwm_0/count_reg_n_0_[3]
    SLICE_X64Y88         LUT6 (Prop_lut6_I0_O)        0.045     1.820 r  A/m1/pwm_0/count[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.820    A/m1/pwm_0/count[0]_i_3__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.884 r  A/m1/pwm_0/count_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.884    A/m1/pwm_0/count_reg[0]_i_1__0_n_4
    SLICE_X64Y88         FDCE                                         r  A/m1/pwm_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.861     1.989    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X64Y88         FDCE                                         r  A/m1/pwm_0/count_reg[3]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X64Y88         FDCE (Hold_fdce_C_D)         0.134     1.608    A/m1/pwm_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 A/m0/pwm_0/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.249ns (60.146%)  route 0.165ns (39.854%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.589     1.472    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X63Y85         FDCE                                         r  A/m0/pwm_0/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  A/m0/pwm_0/count_reg[9]/Q
                         net (fo=14, routed)          0.165     1.778    A/m0/pwm_0/count_reg[9]
    SLICE_X63Y84         LUT5 (Prop_lut5_I2_O)        0.045     1.823 r  A/m0/pwm_0/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.823    A/m0/pwm_0/count[4]_i_2_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.886 r  A/m0/pwm_0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    A/m0/pwm_0/count_reg[4]_i_1_n_4
    SLICE_X63Y84         FDCE                                         r  A/m0/pwm_0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.857     1.985    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X63Y84         FDCE                                         r  A/m0/pwm_0/count_reg[7]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X63Y84         FDCE (Hold_fdce_C_D)         0.105     1.591    A/m0/pwm_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 A/m0/pwm_0/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.252ns (60.870%)  route 0.162ns (39.130%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.589     1.472    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X63Y85         FDCE                                         r  A/m0/pwm_0/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  A/m0/pwm_0/count_reg[9]/Q
                         net (fo=14, routed)          0.162     1.775    A/m0/pwm_0/count_reg[9]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.045     1.820 r  A/m0/pwm_0/count[4]_i_3/O
                         net (fo=1, routed)           0.000     1.820    A/m0/pwm_0/count[4]_i_3_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.886 r  A/m0/pwm_0/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.886    A/m0/pwm_0/count_reg[4]_i_1_n_5
    SLICE_X63Y84         FDCE                                         r  A/m0/pwm_0/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.857     1.985    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X63Y84         FDCE                                         r  A/m0/pwm_0/count_reg[6]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X63Y84         FDCE (Hold_fdce_C_D)         0.105     1.591    A/m0/pwm_0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 A/m0/pwm_0/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.249ns (61.756%)  route 0.154ns (38.244%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.589     1.472    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X63Y85         FDCE                                         r  A/m0/pwm_0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  A/m0/pwm_0/count_reg[11]/Q
                         net (fo=14, routed)          0.154     1.767    A/m0/pwm_0/count_reg[11]
    SLICE_X63Y85         LUT5 (Prop_lut5_I0_O)        0.045     1.812 r  A/m0/pwm_0/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.812    A/m0/pwm_0/count[8]_i_2_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.875 r  A/m0/pwm_0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    A/m0/pwm_0/count_reg[8]_i_1_n_4
    SLICE_X63Y85         FDCE                                         r  A/m0/pwm_0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     1.986    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X63Y85         FDCE                                         r  A/m0/pwm_0/count_reg[11]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X63Y85         FDCE (Hold_fdce_C_D)         0.105     1.577    A/m0/pwm_0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 A/m0/pwm_0/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.252ns (62.500%)  route 0.151ns (37.500%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.589     1.472    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X63Y85         FDCE                                         r  A/m0/pwm_0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  A/m0/pwm_0/count_reg[11]/Q
                         net (fo=14, routed)          0.151     1.764    A/m0/pwm_0/count_reg[11]
    SLICE_X63Y85         LUT6 (Prop_lut6_I1_O)        0.045     1.809 r  A/m0/pwm_0/count[8]_i_3/O
                         net (fo=1, routed)           0.000     1.809    A/m0/pwm_0/count[8]_i_3_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.875 r  A/m0/pwm_0/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    A/m0/pwm_0/count_reg[8]_i_1_n_5
    SLICE_X63Y85         FDCE                                         r  A/m0/pwm_0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     1.986    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X63Y85         FDCE                                         r  A/m0/pwm_0/count_reg[10]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X63Y85         FDCE (Hold_fdce_C_D)         0.105     1.577    A/m0/pwm_0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 A/m1/pwm_0/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.275ns (63.079%)  route 0.161ns (36.921%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.592     1.475    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X64Y90         FDCE                                         r  A/m1/pwm_0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDCE (Prop_fdce_C_Q)         0.164     1.639 f  A/m1/pwm_0/count_reg[11]/Q
                         net (fo=14, routed)          0.161     1.800    A/m1/pwm_0/count_reg[11]
    SLICE_X64Y90         LUT5 (Prop_lut5_I0_O)        0.045     1.845 r  A/m1/pwm_0/count[8]_i_4__0/O
                         net (fo=1, routed)           0.000     1.845    A/m1/pwm_0/count[8]_i_4__0_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.911 r  A/m1/pwm_0/count_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.911    A/m1/pwm_0/count_reg[8]_i_1__0_n_6
    SLICE_X64Y90         FDCE                                         r  A/m1/pwm_0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     1.990    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X64Y90         FDCE                                         r  A/m1/pwm_0/count_reg[9]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X64Y90         FDCE (Hold_fdce_C_D)         0.134     1.609    A/m1/pwm_0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y85   A/m0/pwm_0/PWM_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y83   A/m0/pwm_0/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85   A/m0/pwm_0/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85   A/m0/pwm_0/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y86   A/m0/pwm_0/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y83   A/m0/pwm_0/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y83   A/m0/pwm_0/count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y83   A/m0/pwm_0/count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y84   A/m0/pwm_0/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   A/m0/pwm_0/PWM_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   A/m0/pwm_0/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   A/m0/pwm_0/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   A/m0/pwm_0/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   A/m0/pwm_0/count_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   A/m0/pwm_0/count_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y88   A/m1/pwm_0/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y88   A/m1/pwm_0/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y88   A/m1/pwm_0/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y88   A/m1/pwm_0/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y91   A/m1/pwm_0/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y93   A/r_IN_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y91   A/r_IN_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y93   A/r_IN_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y93   A/r_IN_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y93   C/state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y93   C/state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y93   C/state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   A/m0/pwm_0/PWM_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y83   A/m0/pwm_0/count_reg[0]/C



