Classic Timing Analyzer report for ab7_working
Thu Dec 08 13:14:33 2022
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'c'
  6. tco
  7. tpd
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------+----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                     ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------+----------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 6.849 ns                                       ; 4count:inst|45~DUPLICATE ; q[1]           ; c          ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 8.591 ns                                       ; n[1]                     ; pwm            ; --         ; --       ; 0            ;
; Clock Setup: 'c'             ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 4count:inst|46           ; 4count:inst|43 ; c          ; c        ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                          ;                ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------+----------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; c               ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'c'                                                                                                                                                                                                         ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                     ; To                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 4count:inst|46           ; 4count:inst|43           ; c          ; c        ; None                        ; None                      ; 0.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 4count:inst|45           ; 4count:inst|43           ; c          ; c        ; None                        ; None                      ; 0.675 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 4count:inst|45~DUPLICATE ; 4count:inst|44           ; c          ; c        ; None                        ; None                      ; 0.649 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 4count:inst|46           ; 4count:inst|46           ; c          ; c        ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 4count:inst|44           ; 4count:inst|44           ; c          ; c        ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 4count:inst|46           ; 4count:inst|44           ; c          ; c        ; None                        ; None                      ; 0.462 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 4count:inst|46           ; 4count:inst|45           ; c          ; c        ; None                        ; None                      ; 0.461 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 4count:inst|46           ; 4count:inst|45~DUPLICATE ; c          ; c        ; None                        ; None                      ; 0.461 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 4count:inst|44           ; 4count:inst|43           ; c          ; c        ; None                        ; None                      ; 0.457 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 4count:inst|43           ; 4count:inst|43           ; c          ; c        ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 4count:inst|45           ; 4count:inst|45           ; c          ; c        ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 4count:inst|45~DUPLICATE ; 4count:inst|45~DUPLICATE ; c          ; c        ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tco                                                                              ;
+-------+--------------+------------+--------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                     ; To   ; From Clock ;
+-------+--------------+------------+--------------------------+------+------------+
; N/A   ; None         ; 6.849 ns   ; 4count:inst|45~DUPLICATE ; q[1] ; c          ;
; N/A   ; None         ; 6.752 ns   ; 4count:inst|43           ; q[3] ; c          ;
; N/A   ; None         ; 6.271 ns   ; 4count:inst|46           ; pwm  ; c          ;
; N/A   ; None         ; 6.038 ns   ; 4count:inst|45           ; pwm  ; c          ;
; N/A   ; None         ; 5.841 ns   ; 4count:inst|44           ; pwm  ; c          ;
; N/A   ; None         ; 5.399 ns   ; 4count:inst|43           ; pwm  ; c          ;
; N/A   ; None         ; 5.195 ns   ; 4count:inst|46           ; q[0] ; c          ;
; N/A   ; None         ; 5.157 ns   ; 4count:inst|44           ; q[2] ; c          ;
+-------+--------------+------------+--------------------------+------+------------+


+----------------------------------------------------------+
; tpd                                                      ;
+-------+-------------------+-----------------+------+-----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To  ;
+-------+-------------------+-----------------+------+-----+
; N/A   ; None              ; 8.591 ns        ; n[1] ; pwm ;
; N/A   ; None              ; 8.478 ns        ; n[0] ; pwm ;
; N/A   ; None              ; 7.753 ns        ; n[2] ; pwm ;
; N/A   ; None              ; 7.703 ns        ; n[3] ; pwm ;
+-------+-------------------+-----------------+------+-----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Thu Dec 08 13:14:33 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ab7_working -c ab7_working --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "c" is an undefined clock
Info: Clock "c" Internal fmax is restricted to 500.0 MHz between source register "4count:inst|46" and destination register "4count:inst|43"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.720 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y4_N31; Fanout = 7; REG Node = '4count:inst|46'
            Info: 2: + IC(0.293 ns) + CELL(0.272 ns) = 0.565 ns; Loc. = LCCOMB_X13_Y4_N0; Fanout = 1; COMB Node = '4count:inst|43~25'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.720 ns; Loc. = LCFF_X13_Y4_N1; Fanout = 3; REG Node = '4count:inst|43'
            Info: Total cell delay = 0.427 ns ( 59.31 % )
            Info: Total interconnect delay = 0.293 ns ( 40.69 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "c" to destination register is 2.463 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'c'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'c~clkctrl'
                Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X13_Y4_N1; Fanout = 3; REG Node = '4count:inst|43'
                Info: Total cell delay = 1.472 ns ( 59.76 % )
                Info: Total interconnect delay = 0.991 ns ( 40.24 % )
            Info: - Longest clock path from clock "c" to source register is 2.463 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'c'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'c~clkctrl'
                Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X13_Y4_N31; Fanout = 7; REG Node = '4count:inst|46'
                Info: Total cell delay = 1.472 ns ( 59.76 % )
                Info: Total interconnect delay = 0.991 ns ( 40.24 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "c" to destination pin "q[1]" through register "4count:inst|45~DUPLICATE" is 6.849 ns
    Info: + Longest clock path from clock "c" to source register is 2.463 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'c'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'c~clkctrl'
        Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X13_Y4_N27; Fanout = 3; REG Node = '4count:inst|45~DUPLICATE'
        Info: Total cell delay = 1.472 ns ( 59.76 % )
        Info: Total interconnect delay = 0.991 ns ( 40.24 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.292 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y4_N27; Fanout = 3; REG Node = '4count:inst|45~DUPLICATE'
        Info: 2: + IC(2.290 ns) + CELL(2.002 ns) = 4.292 ns; Loc. = PIN_A18; Fanout = 0; PIN Node = 'q[1]'
        Info: Total cell delay = 2.002 ns ( 46.64 % )
        Info: Total interconnect delay = 2.290 ns ( 53.36 % )
Info: Longest tpd from source pin "n[1]" to destination pin "pwm" is 8.591 ns
    Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_H20; Fanout = 1; PIN Node = 'n[1]'
    Info: 2: + IC(4.546 ns) + CELL(0.225 ns) = 5.581 ns; Loc. = LCCOMB_X13_Y4_N22; Fanout = 1; COMB Node = 'inst16~436'
    Info: 3: + IC(0.209 ns) + CELL(0.225 ns) = 6.015 ns; Loc. = LCCOMB_X13_Y4_N28; Fanout = 1; COMB Node = 'inst16~437'
    Info: 4: + IC(0.594 ns) + CELL(1.982 ns) = 8.591 ns; Loc. = PIN_AB15; Fanout = 0; PIN Node = 'pwm'
    Info: Total cell delay = 3.242 ns ( 37.74 % )
    Info: Total interconnect delay = 5.349 ns ( 62.26 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 184 megabytes
    Info: Processing ended: Thu Dec 08 13:14:33 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


