{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683034557604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683034557605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  2 19:05:57 2023 " "Processing started: Tue May  2 19:05:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683034557605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034557605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCee -c Datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCee -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034557605 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683034557800 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683034557800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_hazards.vhd 2 1 " "Found 2 design units, including 1 entities, in source file load_hazards.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 load_hazards-arch_load_hazards " "Found design unit 1: load_hazards-arch_load_hazards" {  } { { "load_hazards.vhd" "" { Text "/home/kartik/RISC_Pipelined/load_hazards.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683034565040 ""} { "Info" "ISGN_ENTITY_NAME" "1 load_hazards " "Found entity 1: load_hazards" {  } { { "load_hazards.vhd" "" { Text "/home/kartik/RISC_Pipelined/load_hazards.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683034565040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565040 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"case\";  expecting \"end\", or \"(\", or an identifier (\"case\" is a reserved keyword), or a concurrent statement Execution.vhd(24) " "VHDL syntax error at Execution.vhd(24) near text \"case\";  expecting \"end\", or \"(\", or an identifier (\"case\" is a reserved keyword), or a concurrent statement" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565041 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"is\";  expecting \"(\", or \"'\", or \".\" Execution.vhd(24) " "VHDL syntax error at Execution.vhd(24) near text \"is\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565041 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" Execution.vhd(27) " "VHDL syntax error at Execution.vhd(27) near text \"then\";  expecting \"<=\"" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565041 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement Execution.vhd(34) " "VHDL syntax error at Execution.vhd(34) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565041 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" Execution.vhd(34) " "VHDL syntax error at Execution.vhd(34) near text \"then\";  expecting \"<=\"" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565041 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement Execution.vhd(42) " "VHDL syntax error at Execution.vhd(42) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565041 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" Execution.vhd(47) " "VHDL syntax error at Execution.vhd(47) near text \"then\";  expecting \"<=\"" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 47 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565041 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement Execution.vhd(55) " "VHDL syntax error at Execution.vhd(55) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 55 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565041 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" Execution.vhd(60) " "VHDL syntax error at Execution.vhd(60) near text \"then\";  expecting \"<=\"" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 60 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565041 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement Execution.vhd(70) " "VHDL syntax error at Execution.vhd(70) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 70 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565041 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ALU_MUXA_SEL\";  expecting \"<=\" Execution.vhd(71) " "VHDL syntax error at Execution.vhd(71) near text \"ALU_MUXA_SEL\";  expecting \"<=\"" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 71 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565042 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement Execution.vhd(78) " "VHDL syntax error at Execution.vhd(78) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 78 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565042 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"<=\" Execution.vhd(80) " "VHDL syntax error at Execution.vhd(80) near text \"if\";  expecting \"<=\"" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 80 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565042 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement Execution.vhd(86) " "VHDL syntax error at Execution.vhd(86) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 86 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565042 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"<=\" Execution.vhd(92) " "VHDL syntax error at Execution.vhd(92) near text \"if\";  expecting \"<=\"" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 92 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565042 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement Execution.vhd(99) " "VHDL syntax error at Execution.vhd(99) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 99 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565042 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ALU_MUXA_SEL\";  expecting \"<=\" Execution.vhd(105) " "VHDL syntax error at Execution.vhd(105) near text \"ALU_MUXA_SEL\";  expecting \"<=\"" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 105 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565042 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement Execution.vhd(112) " "VHDL syntax error at Execution.vhd(112) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 112 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565042 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement Execution.vhd(123) " "VHDL syntax error at Execution.vhd(123) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 123 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Execution.vhd 0 0 " "Found 0 design units, including 0 entities, in source file Execution.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FU_A.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FU_A.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_unit_A-behave " "Found design unit 1: forwarding_unit_A-behave" {  } { { "FU_A.vhd" "" { Text "/home/kartik/RISC_Pipelined/FU_A.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683034565043 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit_A " "Found entity 1: forwarding_unit_A" {  } { { "FU_A.vhd" "" { Text "/home/kartik/RISC_Pipelined/FU_A.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683034565043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FU_B.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FU_B.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_unit_B-behave " "Found design unit 1: forwarding_unit_B-behave" {  } { { "FU_B.vhd" "" { Text "/home/kartik/RISC_Pipelined/FU_B.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683034565043 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit_B " "Found entity 1: forwarding_unit_B" {  } { { "FU_B.vhd" "" { Text "/home/kartik/RISC_Pipelined/FU_B.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683034565043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_MUX_Control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PC_MUX_Control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_MUX_Control_unit-arch_PC_MUX_Control_unit " "Found design unit 1: PC_MUX_Control_unit-arch_PC_MUX_Control_unit" {  } { { "PC_MUX_Control_unit.vhd" "" { Text "/home/kartik/RISC_Pipelined/PC_MUX_Control_unit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683034565044 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_MUX_Control_unit " "Found entity 1: PC_MUX_Control_unit" {  } { { "PC_MUX_Control_unit.vhd" "" { Text "/home/kartik/RISC_Pipelined/PC_MUX_Control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683034565044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signExtender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signExtender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtender-arch_SignExtender " "Found design unit 1: SignExtender-arch_SignExtender" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683034565044 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Found entity 1: SignExtender" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683034565044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegisterFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-RegisterFile_arch " "Found design unit 1: RegisterFile-RegisterFile_arch" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683034565045 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683034565045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_16bit-arch_register_16bit " "Found design unit 1: register_16bit-arch_register_16bit" {  } { { "register_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/register_16bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683034565046 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_16bit " "Found entity 1: register_16bit" {  } { { "register_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/register_16bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683034565046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_1bit-arch_register_1bit " "Found design unit 1: register_1bit-arch_register_1bit" {  } { { "register_1bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/register_1bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683034565046 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_1bit " "Found entity 1: register_1bit" {  } { { "register_1bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/register_1bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683034565046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipelineRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PipelineRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PipelineRegister-arch_PipelineRegister " "Found design unit 1: PipelineRegister-arch_PipelineRegister" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683034565046 ""} { "Info" "ISGN_ENTITY_NAME" "1 PipelineRegister " "Found entity 1: PipelineRegister" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683034565046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux_4to1_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Mux_4to1_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_4to1_16bit-arch_Mux_4to1_16bit " "Found design unit 1: Mux_4to1_16bit-arch_Mux_4to1_16bit" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683034565047 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_4to1_16bit " "Found entity 1: Mux_4to1_16bit" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683034565047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file InstructionMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionMemory-InstructionMemory_arch " "Found design unit 1: InstructionMemory-InstructionMemory_arch" {  } { { "InstructionMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/InstructionMemory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683034565047 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/InstructionMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683034565047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-arch_Datapath " "Found design unit 1: Datapath-arch_Datapath" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683034565048 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683034565048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DataMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMemory-DataMemory_arch " "Found design unit 1: DataMemory-DataMemory_arch" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683034565049 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683034565049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_arch " "Found design unit 1: ALU-ALU_arch" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683034565050 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683034565050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_tb-test_arch " "Found design unit 1: testbench_tb-test_arch" {  } { { "testbench.vhd" "" { Text "/home/kartik/RISC_Pipelined/testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683034565050 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_tb " "Found entity 1: testbench_tb" {  } { { "testbench.vhd" "" { Text "/home/kartik/RISC_Pipelined/testbench.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683034565050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565050 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "421 " "Peak virtual memory: 421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683034565155 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May  2 19:06:05 2023 " "Processing ended: Tue May  2 19:06:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683034565155 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683034565155 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683034565155 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683034565155 ""}
