HelpInfo,C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:FFT_Accel_system
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||FFT_Accel_system.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/92||std1164.vhd(890);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/890
Implementation;Synthesis||CD630||@N: Synthesizing work.fft_accel_system.rtl.||FFT_Accel_system.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/93||FFT_Accel_system.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\FFT_Accel_system\FFT_Accel_system.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.mss_to_io_interpreter.architecture_mss_to_io_interpreter.||FFT_Accel_system.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/94||MSS_to_IO_Interpreter.vhd(5);liberoaction://cross_probe/hdl/file/'E:\Github_Repos\SF2_MKR_KIT_IO_Constraints\MSS_to_IO_Interpreter.vhd'/linenumber/5
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||FFT_Accel_system.srr(95);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/95||MSS_to_IO_Interpreter.vhd(129);liberoaction://cross_probe/hdl/file/'E:\Github_Repos\SF2_MKR_KIT_IO_Constraints\MSS_to_IO_Interpreter.vhd'/linenumber/129
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||FFT_Accel_system.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/96||MSS_to_IO_Interpreter.vhd(148);liberoaction://cross_probe/hdl/file/'E:\Github_Repos\SF2_MKR_KIT_IO_Constraints\MSS_to_IO_Interpreter.vhd'/linenumber/148
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||FFT_Accel_system.srr(97);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/97||MSS_to_IO_Interpreter.vhd(182);liberoaction://cross_probe/hdl/file/'E:\Github_Repos\SF2_MKR_KIT_IO_Constraints\MSS_to_IO_Interpreter.vhd'/linenumber/182
Implementation;Synthesis||CD630||@N: Synthesizing work.led_inverter_dimmer.architecture_led_inverter_dimmer.||FFT_Accel_system.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/100||LED_inverter_dimmer.vhd(24);liberoaction://cross_probe/hdl/file/'C:\Users\Phoenix136\Dropbox\FPGA\My_Stuff\Standalone Files\LED_inverter_dimmer.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing work.fft_ahb_wrapper.architecture_fft_ahb_wrapper.||FFT_Accel_system.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/103||FFT_AHB_Wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/27
Implementation;Synthesis||CD233||@N: Using sequential encoding for type ahb_states.||FFT_Accel_system.srr(104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/104||FFT_AHB_Wrapper.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/69
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||FFT_Accel_system.srr(105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/105||FFT_AHB_Wrapper.vhd(270);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/270
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||FFT_Accel_system.srr(106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/106||FFT_AHB_Wrapper.vhd(362);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/362
Implementation;Synthesis||CD638||@W:Signal hsize_sig is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/107||FFT_AHB_Wrapper.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/81
Implementation;Synthesis||CD638||@W:Signal htrans_sig is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/108||FFT_AHB_Wrapper.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/82
Implementation;Synthesis||CD638||@W:Signal hmastlock_sig is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/109||FFT_AHB_Wrapper.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/83
Implementation;Synthesis||CD638||@W:Signal hburst_sig is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/110||FFT_AHB_Wrapper.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/84
Implementation;Synthesis||CD638||@W:Signal hprot_sig is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/111||FFT_AHB_Wrapper.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/85
Implementation;Synthesis||CD638||@W:Signal ampbm_0_assoc_adr_in_sig is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/112||FFT_AHB_Wrapper.vhd(177);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/177
Implementation;Synthesis||CD638||@W:Signal ampbm_0_assoc_adr_out_sig is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/113||FFT_AHB_Wrapper.vhd(182);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/182
Implementation;Synthesis||CD630||@N: Synthesizing work.alpha_max_plus_beta_min.architecture_alpha_max_plus_beta_min.||FFT_Accel_system.srr(114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/114||Alpha_Max_plus_Beta_Min.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alpha_Max_plus_Beta_Min.vhd'/linenumber/26
Implementation;Synthesis||CD630||@N: Synthesizing work.hard_mult_addsub_c1.rtl.||FFT_Accel_system.srr(115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/115||HARD_MULT_ADDSUB_C1.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\HARD_MULT_ADDSUB_C1\HARD_MULT_ADDSUB_C1.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.hard_mult_addsub_c1_hard_mult_addsub_c1_0_hard_mult_addsub.def_arch.||FFT_Accel_system.srr(116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/116||HARD_MULT_ADDSUB_C1_HARD_MULT_ADDSUB_C1_0_HARD_MULT_ADDSUB.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\HARD_MULT_ADDSUB_C1\HARD_MULT_ADDSUB_C1_0\HARD_MULT_ADDSUB_C1_HARD_MULT_ADDSUB_C1_0_HARD_MULT_ADDSUB.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.vcc.syn_black_box.||FFT_Accel_system.srr(117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/117||smartfusion2.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/582
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.gnd.syn_black_box.||FFT_Accel_system.srr(120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/120||smartfusion2.vhd(576);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/576
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.macc.syn_black_box.||FFT_Accel_system.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/123||smartfusion2.vhd(706);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/706
Implementation;Synthesis||CD630||@N: Synthesizing work.fft.architecture_fft.||FFT_Accel_system.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/132||FFT.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT.vhd'/linenumber/26
Implementation;Synthesis||CD233||@N: Using sequential encoding for type hot_potato_states.||FFT_Accel_system.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/133||FFT.vhd(290);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT.vhd'/linenumber/290
Implementation;Synthesis||CD233||@N: Using sequential encoding for type ram_dist_states.||FFT_Accel_system.srr(134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/134||FFT.vhd(292);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT.vhd'/linenumber/292
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||FFT_Accel_system.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/135||FFT.vhd(423);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT.vhd'/linenumber/423
Implementation;Synthesis||CD630||@N: Synthesizing work.dpsram_c0.rtl.||FFT_Accel_system.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/136||DPSRAM_C0.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\DPSRAM_C0\DPSRAM_C0.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.dpsram_c0_dpsram_c0_0_dpsram.def_arch.||FFT_Accel_system.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/137||DPSRAM_C0_DPSRAM_C0_0_DPSRAM.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\DPSRAM_C0\DPSRAM_C0_0\DPSRAM_C0_DPSRAM_C0_0_DPSRAM.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.ram1k18.syn_black_box.||FFT_Accel_system.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/138||smartfusion2.vhd(588);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/588
Implementation;Synthesis||CD630||@N: Synthesizing work.fft_transformer.architecture_fft_transformer.||FFT_Accel_system.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/145||FFT_Transformer.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/26
Implementation;Synthesis||CD233||@N: Using sequential encoding for type stage_states.||FFT_Accel_system.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/146||FFT_Transformer.vhd(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/63
Implementation;Synthesis||CD630||@N: Synthesizing work.fft_butterfly_hw_mathdsp.architecture_fft_butterfly_hw_mathdsp.||FFT_Accel_system.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/147||FFT_Butterfly_HW_MATHDSP.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Butterfly_HW_MATHDSP.vhd'/linenumber/29
Implementation;Synthesis||CD630||@N: Synthesizing work.hard_mult_addsub_c0.rtl.||FFT_Accel_system.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/148||HARD_MULT_ADDSUB_C0.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\HARD_MULT_ADDSUB_C0\HARD_MULT_ADDSUB_C0.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.hard_mult_addsub_c0_hard_mult_addsub_c0_0_hard_mult_addsub.def_arch.||FFT_Accel_system.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/149||HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\HARD_MULT_ADDSUB_C0\HARD_MULT_ADDSUB_C0_0\HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing work.twiddle_table.architecture_twiddle_table.||FFT_Accel_system.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/156||Twiddle_table.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/26
Implementation;Synthesis||CD638||@W:Signal mem is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/157||Twiddle_table.vhd(198);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/198
Implementation;Synthesis||CD638||@W:Signal mem_adr_cnt is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/158||Twiddle_table.vhd(200);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/200
Implementation;Synthesis||CD638||@W:Signal twiddle_ready_sig is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/159||Twiddle_table.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/202
Implementation;Synthesis||CD638||@W:Signal mem_adr is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/160||Twiddle_table.vhd(204);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/204
Implementation;Synthesis||CD638||@W:Signal mem_w_en is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/161||Twiddle_table.vhd(205);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/205
Implementation;Synthesis||CD638||@W:Signal mem_dat_w is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/162||Twiddle_table.vhd(206);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/206
Implementation;Synthesis||CD638||@W:Signal mem_dat_r is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/163||Twiddle_table.vhd(207);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/207
Implementation;Synthesis||CL169||@W:Pruning unused register do_calc_ctrl_2. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/168||FFT_Transformer.vhd(357);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/357
Implementation;Synthesis||CD630||@N: Synthesizing work.fft_sample_outputer.architecture_fft_sample_outputer.||FFT_Accel_system.srr(170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/170||FFT_Sample_Outputer.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Outputer.vhd'/linenumber/26
Implementation;Synthesis||CD638||@W:Signal output_en_sync is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/171||FFT_Sample_Outputer.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Outputer.vhd'/linenumber/66
Implementation;Synthesis||CD638||@W:Signal output_adr_sync is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/172||FFT_Sample_Outputer.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Outputer.vhd'/linenumber/67
Implementation;Synthesis||CD638||@W:Signal output_done_sync is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/173||FFT_Sample_Outputer.vhd(68);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Outputer.vhd'/linenumber/68
Implementation;Synthesis||CL169||@W:Pruning unused register output_en_last_2. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/176||FFT_Sample_Outputer.vhd(114);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Outputer.vhd'/linenumber/114
Implementation;Synthesis||CD630||@N: Synthesizing work.fft_sample_loader.architecture_fft_sample_loader.||FFT_Accel_system.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/177||FFT_Sample_Loader.vhd(38);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/38
Implementation;Synthesis||CD233||@N: Using sequential encoding for type load_states.||FFT_Accel_system.srr(178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/178||FFT_Sample_Loader.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/77
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||FFT_Accel_system.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/179||FFT_Sample_Loader.vhd(254);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/254
Implementation;Synthesis||CD638||@W:Signal input_w_en_sync is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/180||FFT_Sample_Loader.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/82
Implementation;Synthesis||CD638||@W:Signal input_w_dat_real_sync is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/181||FFT_Sample_Loader.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/83
Implementation;Synthesis||CD638||@W:Signal input_w_dat_imag_sync is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/182||FFT_Sample_Loader.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/84
Implementation;Synthesis||CD638||@W:Signal input_done_sync is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/183||FFT_Sample_Loader.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/85
Implementation;Synthesis||CD638||@W:Signal mem_adr_bitrev is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/184||FFT_Sample_Loader.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/112
Implementation;Synthesis||CL190||@W:Optimizing register bit ram_w_en_sig(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/187||FFT_Sample_Loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||CL190||@W:Optimizing register bit p_load_state_manager.ram_dat_w_sig_1(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/188||FFT_Sample_Loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||CL190||@W:Optimizing register bit p_load_state_manager.ram_dat_w_sig_1(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/189||FFT_Sample_Loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||CL190||@W:Optimizing register bit p_load_state_manager.ram_dat_w_sig_1(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/190||FFT_Sample_Loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||CL190||@W:Optimizing register bit p_load_state_manager.ram_dat_w_sig_1(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/191||FFT_Sample_Loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||CL190||@W:Optimizing register bit p_load_state_manager.ram_dat_w_sig_1(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/192||FFT_Sample_Loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||CL190||@W:Optimizing register bit p_load_state_manager.ram_dat_w_sig_1(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/193||FFT_Sample_Loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||CL190||@W:Optimizing register bit p_load_state_manager.ram_dat_w_sig_1(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/194||FFT_Sample_Loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||CL190||@W:Optimizing register bit p_load_state_manager.ram_dat_w_sig_1(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/195||FFT_Sample_Loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||CL190||@W:Optimizing register bit p_load_state_manager.ram_dat_w_sig_1(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/196||FFT_Sample_Loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||CL190||@W:Optimizing register bit p_load_state_manager.ram_dat_w_sig_1(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/197||FFT_Sample_Loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||CL190||@W:Optimizing register bit p_load_state_manager.ram_dat_w_sig_1(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/198||FFT_Sample_Loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||CL190||@W:Optimizing register bit p_load_state_manager.ram_dat_w_sig_1(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/199||FFT_Sample_Loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||CL190||@W:Optimizing register bit p_load_state_manager.ram_dat_w_sig_1(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/200||FFT_Sample_Loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||CL190||@W:Optimizing register bit p_load_state_manager.ram_dat_w_sig_1(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/201||FFT_Sample_Loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||CL190||@W:Optimizing register bit p_load_state_manager.ram_dat_w_sig_1(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/202||FFT_Sample_Loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||CL190||@W:Optimizing register bit p_load_state_manager.ram_dat_w_sig_1(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/203||FFT_Sample_Loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||CL190||@W:Optimizing register bit p_load_state_manager.ram_dat_w_sig_1(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/204||FFT_Sample_Loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||CL190||@W:Optimizing register bit p_load_state_manager.ram_dat_w_sig_1(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/205||FFT_Sample_Loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of ram_w_en_sig(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||FFT_Accel_system.srr(206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/206||FFT_Sample_Loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||CL169||@W:Pruning unused register ram_dat_w_sig_1(17 downto 0). Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/207||FFT_Sample_Loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||CL252||@W:Bit 0 of signal AMpBM_0_assoc_adr_in_sig is floating -- simulation mismatch possible.||FFT_Accel_system.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/213||FFT_AHB_Wrapper.vhd(177);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/177
Implementation;Synthesis||CL252||@W:Bit 1 of signal AMpBM_0_assoc_adr_in_sig is floating -- simulation mismatch possible.||FFT_Accel_system.srr(214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/214||FFT_AHB_Wrapper.vhd(177);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/177
Implementation;Synthesis||CL252||@W:Bit 2 of signal AMpBM_0_assoc_adr_in_sig is floating -- simulation mismatch possible.||FFT_Accel_system.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/215||FFT_AHB_Wrapper.vhd(177);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/177
Implementation;Synthesis||CL252||@W:Bit 3 of signal AMpBM_0_assoc_adr_in_sig is floating -- simulation mismatch possible.||FFT_Accel_system.srr(216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/216||FFT_AHB_Wrapper.vhd(177);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/177
Implementation;Synthesis||CL252||@W:Bit 4 of signal AMpBM_0_assoc_adr_in_sig is floating -- simulation mismatch possible.||FFT_Accel_system.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/217||FFT_AHB_Wrapper.vhd(177);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/177
Implementation;Synthesis||CL252||@W:Bit 5 of signal AMpBM_0_assoc_adr_in_sig is floating -- simulation mismatch possible.||FFT_Accel_system.srr(218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/218||FFT_AHB_Wrapper.vhd(177);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/177
Implementation;Synthesis||CL252||@W:Bit 6 of signal AMpBM_0_assoc_adr_in_sig is floating -- simulation mismatch possible.||FFT_Accel_system.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/219||FFT_AHB_Wrapper.vhd(177);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/177
Implementation;Synthesis||CL252||@W:Bit 7 of signal AMpBM_0_assoc_adr_in_sig is floating -- simulation mismatch possible.||FFT_Accel_system.srr(220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/220||FFT_AHB_Wrapper.vhd(177);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/177
Implementation;Synthesis||CL252||@W:Bit 8 of signal AMpBM_0_assoc_adr_in_sig is floating -- simulation mismatch possible.||FFT_Accel_system.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/221||FFT_AHB_Wrapper.vhd(177);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/177
Implementation;Synthesis||CL252||@W:Bit 9 of signal AMpBM_0_assoc_adr_in_sig is floating -- simulation mismatch possible.||FFT_Accel_system.srr(222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/222||FFT_AHB_Wrapper.vhd(177);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/177
Implementation;Synthesis||CL169||@W:Pruning unused register comp_rstn_2. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/223||FFT_AHB_Wrapper.vhd(516);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/516
Implementation;Synthesis||CL169||@W:Pruning unused register HREADYIN_sig_2. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/224||FFT_AHB_Wrapper.vhd(196);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/196
Implementation;Synthesis||CL245||@W:Bit 0 of input assoc_adr_in of instance Alpha_Max_plus_Beta_Min_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FFT_Accel_system.srr(225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/225||FFT_AHB_Wrapper.vhd(600);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/600
Implementation;Synthesis||CL245||@W:Bit 1 of input assoc_adr_in of instance Alpha_Max_plus_Beta_Min_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FFT_Accel_system.srr(226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/226||FFT_AHB_Wrapper.vhd(600);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/600
Implementation;Synthesis||CL245||@W:Bit 2 of input assoc_adr_in of instance Alpha_Max_plus_Beta_Min_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FFT_Accel_system.srr(227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/227||FFT_AHB_Wrapper.vhd(600);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/600
Implementation;Synthesis||CL245||@W:Bit 3 of input assoc_adr_in of instance Alpha_Max_plus_Beta_Min_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FFT_Accel_system.srr(228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/228||FFT_AHB_Wrapper.vhd(600);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/600
Implementation;Synthesis||CL245||@W:Bit 4 of input assoc_adr_in of instance Alpha_Max_plus_Beta_Min_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FFT_Accel_system.srr(229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/229||FFT_AHB_Wrapper.vhd(600);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/600
Implementation;Synthesis||CL245||@W:Bit 5 of input assoc_adr_in of instance Alpha_Max_plus_Beta_Min_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FFT_Accel_system.srr(230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/230||FFT_AHB_Wrapper.vhd(600);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/600
Implementation;Synthesis||CL245||@W:Bit 6 of input assoc_adr_in of instance Alpha_Max_plus_Beta_Min_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FFT_Accel_system.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/231||FFT_AHB_Wrapper.vhd(600);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/600
Implementation;Synthesis||CL245||@W:Bit 7 of input assoc_adr_in of instance Alpha_Max_plus_Beta_Min_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FFT_Accel_system.srr(232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/232||FFT_AHB_Wrapper.vhd(600);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/600
Implementation;Synthesis||CL245||@W:Bit 8 of input assoc_adr_in of instance Alpha_Max_plus_Beta_Min_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FFT_Accel_system.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/233||FFT_AHB_Wrapper.vhd(600);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/600
Implementation;Synthesis||CL245||@W:Bit 9 of input assoc_adr_in of instance Alpha_Max_plus_Beta_Min_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FFT_Accel_system.srr(234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/234||FFT_AHB_Wrapper.vhd(600);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/600
Implementation;Synthesis||CL111||@W:All reachable assignments to HRESP_sig(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||FFT_Accel_system.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/235||FFT_AHB_Wrapper.vhd(196);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/196
Implementation;Synthesis||CL111||@W:All reachable assignments to HRESP_sig(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||FFT_Accel_system.srr(236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/236||FFT_AHB_Wrapper.vhd(196);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/196
Implementation;Synthesis||CL190||@W:Optimizing register bit p_FFT_CTRL_ADDR.core_regs_4(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/237||FFT_AHB_Wrapper.vhd(496);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/496
Implementation;Synthesis||CL190||@W:Optimizing register bit p_FFT_CTRL_ADDR.core_regs_4(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/238||FFT_AHB_Wrapper.vhd(496);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/496
Implementation;Synthesis||CL190||@W:Optimizing register bit p_FFT_CTRL_ADDR.core_regs_4(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/239||FFT_AHB_Wrapper.vhd(496);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/496
Implementation;Synthesis||CL190||@W:Optimizing register bit p_FFT_CTRL_ADDR.core_regs_4(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/240||FFT_AHB_Wrapper.vhd(496);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/496
Implementation;Synthesis||CL190||@W:Optimizing register bit p_FFT_CTRL_ADDR.core_regs_4(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/241||FFT_AHB_Wrapper.vhd(496);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/496
Implementation;Synthesis||CL190||@W:Optimizing register bit p_FFT_CTRL_ADDR.core_regs_4(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/242||FFT_AHB_Wrapper.vhd(496);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/496
Implementation;Synthesis||CL190||@W:Optimizing register bit p_FFT_CTRL_ADDR.core_regs_4(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/243||FFT_AHB_Wrapper.vhd(496);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/496
Implementation;Synthesis||CL190||@W:Optimizing register bit p_FFT_CTRL_ADDR.core_regs_5(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/244||FFT_AHB_Wrapper.vhd(496);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/496
Implementation;Synthesis||CL190||@W:Optimizing register bit p_FFT_CTRL_ADDR.core_regs_5(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/245||FFT_AHB_Wrapper.vhd(496);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/496
Implementation;Synthesis||CL190||@W:Optimizing register bit p_FFT_CTRL_ADDR.core_regs_5(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/246||FFT_AHB_Wrapper.vhd(496);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/496
Implementation;Synthesis||CL190||@W:Optimizing register bit p_FFT_CTRL_ADDR.core_regs_5(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/247||FFT_AHB_Wrapper.vhd(496);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/496
Implementation;Synthesis||CL190||@W:Optimizing register bit p_FFT_CTRL_ADDR.core_regs_5(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/248||FFT_AHB_Wrapper.vhd(496);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/496
Implementation;Synthesis||CL190||@W:Optimizing register bit p_FFT_CTRL_ADDR.core_regs_5(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/249||FFT_AHB_Wrapper.vhd(496);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/496
Implementation;Synthesis||CL190||@W:Optimizing register bit p_FFT_CTRL_ADDR.core_regs_5(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/250||FFT_AHB_Wrapper.vhd(496);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/496
Implementation;Synthesis||CL190||@W:Optimizing register bit p_FFT_CTRL_ADDR.core_regs_6(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/251||FFT_AHB_Wrapper.vhd(496);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/496
Implementation;Synthesis||CL190||@W:Optimizing register bit p_FFT_CTRL_ADDR.core_regs_6(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/252||FFT_AHB_Wrapper.vhd(496);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/496
Implementation;Synthesis||CL190||@W:Optimizing register bit p_FFT_CTRL_ADDR.core_regs_6(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/253||FFT_AHB_Wrapper.vhd(496);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/496
Implementation;Synthesis||CL190||@W:Optimizing register bit p_FFT_CTRL_ADDR.core_regs_6(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/254||FFT_AHB_Wrapper.vhd(496);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/496
Implementation;Synthesis||CL190||@W:Optimizing register bit p_FFT_CTRL_ADDR.core_regs_6(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/255||FFT_AHB_Wrapper.vhd(496);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/496
Implementation;Synthesis||CL190||@W:Optimizing register bit p_FFT_CTRL_ADDR.core_regs_6(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/256||FFT_AHB_Wrapper.vhd(496);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/496
Implementation;Synthesis||CL190||@W:Optimizing register bit p_FFT_CTRL_ADDR.core_regs_6(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/257||FFT_AHB_Wrapper.vhd(496);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/496
Implementation;Synthesis||CL190||@W:Optimizing register bit p_FFT_CTRL_ADDR.core_regs_6(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/258||FFT_AHB_Wrapper.vhd(496);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/496
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 8 of core_regs_6(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FFT_Accel_system.srr(259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/259||FFT_AHB_Wrapper.vhd(496);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/496
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 9 of core_regs_4(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FFT_Accel_system.srr(260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/260||FFT_AHB_Wrapper.vhd(496);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/496
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 9 of core_regs_5(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FFT_Accel_system.srr(261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/261||FFT_AHB_Wrapper.vhd(496);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/496
Implementation;Synthesis||CD630||@N: Synthesizing work.fft_accel_system_sb.rtl.||FFT_Accel_system.srr(262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/262||FFT_Accel_system_sb.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\FFT_Accel_system_sb\FFT_Accel_system_sb.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.sysreset.syn_black_box.||FFT_Accel_system.srr(263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/263||smartfusion2.vhd(790);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/790
Implementation;Synthesis||CD630||@N: Synthesizing work.fft_accel_system_sb_mss.rtl.||FFT_Accel_system.srr(266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/266||FFT_Accel_system_sb_MSS.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\FFT_Accel_system_sb_MSS\FFT_Accel_system_sb_MSS.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.mss_010.def_arch.||FFT_Accel_system.srr(267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/267||FFT_Accel_system_sb_MSS_syn.vhd(10);liberoaction://cross_probe/hdl/file/'<project>\component\work\FFT_Accel_system_sb_MSS\FFT_Accel_system_sb_MSS_syn.vhd'/linenumber/10
Implementation;Synthesis||CD630||@N: Synthesizing work.fft_accel_system_sb_fabosc_0_osc.def_arch.||FFT_Accel_system.srr(272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/272||FFT_Accel_system_sb_FABOSC_0_OSC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\FFT_Accel_system_sb\FABOSC_0\FFT_Accel_system_sb_FABOSC_0_OSC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.clkint.syn_black_box.||FFT_Accel_system.srr(273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/273||smartfusion2.vhd(562);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/562
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz.def_arch.||FFT_Accel_system.srr(276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/276||osc_comps.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'/linenumber/19
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz_fab.def_arch.||FFT_Accel_system.srr(279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/279||osc_comps.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'/linenumber/79
Implementation;Synthesis||CL240||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||FFT_Accel_system.srr(284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/284||FFT_Accel_system_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\FFT_Accel_system_sb\FABOSC_0\FFT_Accel_system_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis||CL240||@W:Signal XTLOSC_CCC is floating; a simulation mismatch is possible.||FFT_Accel_system.srr(285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/285||FFT_Accel_system_sb_FABOSC_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\FFT_Accel_system_sb\FABOSC_0\FFT_Accel_system_sb_FABOSC_0_OSC.vhd'/linenumber/15
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||FFT_Accel_system.srr(286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/286||FFT_Accel_system_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\FFT_Accel_system_sb\FABOSC_0\FFT_Accel_system_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||FFT_Accel_system.srr(287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/287||FFT_Accel_system_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\component\work\FFT_Accel_system_sb\FABOSC_0\FFT_Accel_system_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.coreresetp.rtl.||FFT_Accel_system.srr(288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/288||coreresetp.vhd(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/27
Implementation;Synthesis||CD434||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/289||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis||CD434||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/290||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis||CD434||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/291||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis||CD434||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/292||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis||CD434||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/293||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/294||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/295||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis||CD434||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/296||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis||CD434||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/297||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis||CD434||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/298||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis||CD434||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/299||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis||CD434||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/300||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis||CD434||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/301||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/302||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/303||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_2(13 downto 0). Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/306||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/307||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/308||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/309||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/310||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc_2. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/311||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1_2. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/312||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/313||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/314||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/315||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/316||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/317||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/318||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/319||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/320||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/321||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/322||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/323||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/324||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_3. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/325||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||FFT_Accel_system.srr(326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/326||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||FFT_Accel_system.srr(327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/327||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||FFT_Accel_system.srr(328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/328||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||FFT_Accel_system.srr(329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/329||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||FFT_Accel_system.srr(330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/330||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/331||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/332||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/333||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state(2 downto 0). Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/334||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/335||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/336||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis||CD630||@N: Synthesizing work.fft_accel_system_sb_ccc_0_fccc.def_arch.||FFT_Accel_system.srr(337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/337||FFT_Accel_system_sb_CCC_0_FCCC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\FFT_Accel_system_sb\CCC_0\FFT_Accel_system_sb_CCC_0_FCCC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.ccc.syn_black_box.||FFT_Accel_system.srr(338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/338||smartfusion2.vhd(798);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/798
Implementation;Synthesis||CD630||@N: Synthesizing work.coreahblite_c0.rtl.||FFT_Accel_system.srr(345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/345||CoreAHBLite_C0.vhd(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0.vhd'/linenumber/20
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_c0_coreahblite_c0_0_coreahblite.coreahblite_arch.||FFT_Accel_system.srr(346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/346||coreahblite.vhd(27);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/27
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch.||FFT_Accel_system.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/347||coreahblite_matrix4x16.vhd(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/25
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_slavestage.trans.||FFT_Accel_system.srr(348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/348||coreahblite_slavestage.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavestage.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch.||FFT_Accel_system.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/349||coreahblite_slavearbiter.vhd(22);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/22
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||FFT_Accel_system.srr(350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/350||coreahblite_slavearbiter.vhd(391);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/391
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch.||FFT_Accel_system.srr(355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/355||coreahblite_masterstage.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/24
Implementation;Synthesis||CD434||@W:Signal sdataready in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/356||coreahblite_masterstage.vhd(349);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/349
Implementation;Synthesis||CD434||@W:Signal shresp in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/357||coreahblite_masterstage.vhd(350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/350
Implementation;Synthesis||CD434||@W:Signal hrdata_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/358||coreahblite_masterstage.vhd(351);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/351
Implementation;Synthesis||CD434||@W:Signal hreadyout_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/359||coreahblite_masterstage.vhd(351);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/351
Implementation;Synthesis||CD434||@W:Signal hrdata_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/360||coreahblite_masterstage.vhd(352);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/352
Implementation;Synthesis||CD434||@W:Signal hreadyout_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/361||coreahblite_masterstage.vhd(352);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/352
Implementation;Synthesis||CD434||@W:Signal hrdata_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/362||coreahblite_masterstage.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/353
Implementation;Synthesis||CD434||@W:Signal hreadyout_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/363||coreahblite_masterstage.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/353
Implementation;Synthesis||CD434||@W:Signal hrdata_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/364||coreahblite_masterstage.vhd(354);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/354
Implementation;Synthesis||CD434||@W:Signal hreadyout_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/365||coreahblite_masterstage.vhd(354);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/354
Implementation;Synthesis||CD434||@W:Signal hrdata_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/366||coreahblite_masterstage.vhd(355);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/355
Implementation;Synthesis||CD434||@W:Signal hreadyout_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/367||coreahblite_masterstage.vhd(355);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/355
Implementation;Synthesis||CD434||@W:Signal hrdata_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/368||coreahblite_masterstage.vhd(356);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/356
Implementation;Synthesis||CD434||@W:Signal hreadyout_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/369||coreahblite_masterstage.vhd(356);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/356
Implementation;Synthesis||CD434||@W:Signal hrdata_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/370||coreahblite_masterstage.vhd(357);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/357
Implementation;Synthesis||CD434||@W:Signal hreadyout_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/371||coreahblite_masterstage.vhd(357);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/357
Implementation;Synthesis||CD434||@W:Signal hrdata_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/372||coreahblite_masterstage.vhd(358);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/358
Implementation;Synthesis||CD434||@W:Signal hreadyout_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/373||coreahblite_masterstage.vhd(358);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/358
Implementation;Synthesis||CD434||@W:Signal hrdata_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/374||coreahblite_masterstage.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/359
Implementation;Synthesis||CD434||@W:Signal hreadyout_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/375||coreahblite_masterstage.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/359
Implementation;Synthesis||CD434||@W:Signal hrdata_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/376||coreahblite_masterstage.vhd(360);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/360
Implementation;Synthesis||CD434||@W:Signal hreadyout_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/377||coreahblite_masterstage.vhd(360);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/360
Implementation;Synthesis||CD434||@W:Signal hrdata_s10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/378||coreahblite_masterstage.vhd(361);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/361
Implementation;Synthesis||CD434||@W:Signal hreadyout_s10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/379||coreahblite_masterstage.vhd(361);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/361
Implementation;Synthesis||CD434||@W:Signal hrdata_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/380||coreahblite_masterstage.vhd(362);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/362
Implementation;Synthesis||CD434||@W:Signal hreadyout_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/381||coreahblite_masterstage.vhd(362);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/362
Implementation;Synthesis||CD434||@W:Signal hrdata_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/382||coreahblite_masterstage.vhd(363);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/363
Implementation;Synthesis||CD434||@W:Signal hreadyout_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/383||coreahblite_masterstage.vhd(363);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/363
Implementation;Synthesis||CD434||@W:Signal hrdata_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/384||coreahblite_masterstage.vhd(364);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/364
Implementation;Synthesis||CD434||@W:Signal hreadyout_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/385||coreahblite_masterstage.vhd(364);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/364
Implementation;Synthesis||CD434||@W:Signal hrdata_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/386||coreahblite_masterstage.vhd(365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/365
Implementation;Synthesis||CD434||@W:Signal hreadyout_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/387||coreahblite_masterstage.vhd(365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/365
Implementation;Synthesis||CD434||@W:Signal hrdata_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/388||coreahblite_masterstage.vhd(366);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/366
Implementation;Synthesis||CD434||@W:Signal hreadyout_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/389||coreahblite_masterstage.vhd(366);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/366
Implementation;Synthesis||CD434||@W:Signal hrdata_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/390||coreahblite_masterstage.vhd(367);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/367
Implementation;Synthesis||CD434||@W:Signal hreadyout_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/391||coreahblite_masterstage.vhd(367);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/367
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||FFT_Accel_system.srr(392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/392||coreahblite_masterstage.vhd(650);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/650
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch.||FFT_Accel_system.srr(393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/393||coreahblite_defaultslavesm.vhd(22);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_defaultslavesm.vhd'/linenumber/22
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||FFT_Accel_system.srr(394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/394||coreahblite_defaultslavesm.vhd(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_defaultslavesm.vhd'/linenumber/63
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch.||FFT_Accel_system.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/397||coreahblite_addrdec.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_addrdec.vhd'/linenumber/50
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||FFT_Accel_system.srr(402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/402||coreahblite_masterstage.vhd(657);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/657
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch.||FFT_Accel_system.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/403||coreahblite_masterstage.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/24
Implementation;Synthesis||CD434||@W:Signal hrdata_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/404||coreahblite_masterstage.vhd(352);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/352
Implementation;Synthesis||CD434||@W:Signal hreadyout_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/405||coreahblite_masterstage.vhd(352);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/352
Implementation;Synthesis||CD434||@W:Signal hrdata_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/406||coreahblite_masterstage.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/353
Implementation;Synthesis||CD434||@W:Signal hreadyout_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/407||coreahblite_masterstage.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/353
Implementation;Synthesis||CD434||@W:Signal hrdata_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/408||coreahblite_masterstage.vhd(354);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/354
Implementation;Synthesis||CD434||@W:Signal hreadyout_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/409||coreahblite_masterstage.vhd(354);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/354
Implementation;Synthesis||CD434||@W:Signal hrdata_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/410||coreahblite_masterstage.vhd(355);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/355
Implementation;Synthesis||CD434||@W:Signal hreadyout_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/411||coreahblite_masterstage.vhd(355);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/355
Implementation;Synthesis||CD434||@W:Signal hrdata_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/412||coreahblite_masterstage.vhd(356);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/356
Implementation;Synthesis||CD434||@W:Signal hreadyout_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/413||coreahblite_masterstage.vhd(356);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/356
Implementation;Synthesis||CD434||@W:Signal hrdata_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/414||coreahblite_masterstage.vhd(357);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/357
Implementation;Synthesis||CD434||@W:Signal hreadyout_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/415||coreahblite_masterstage.vhd(357);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/357
Implementation;Synthesis||CD434||@W:Signal hrdata_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/416||coreahblite_masterstage.vhd(358);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/358
Implementation;Synthesis||CD434||@W:Signal hreadyout_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/417||coreahblite_masterstage.vhd(358);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/358
Implementation;Synthesis||CD434||@W:Signal hrdata_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/418||coreahblite_masterstage.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/359
Implementation;Synthesis||CD434||@W:Signal hreadyout_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/419||coreahblite_masterstage.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/359
Implementation;Synthesis||CD434||@W:Signal hrdata_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/420||coreahblite_masterstage.vhd(360);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/360
Implementation;Synthesis||CD434||@W:Signal hreadyout_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/421||coreahblite_masterstage.vhd(360);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/360
Implementation;Synthesis||CD434||@W:Signal hrdata_s10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/422||coreahblite_masterstage.vhd(361);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/361
Implementation;Synthesis||CD434||@W:Signal hreadyout_s10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/423||coreahblite_masterstage.vhd(361);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/361
Implementation;Synthesis||CD434||@W:Signal hrdata_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/424||coreahblite_masterstage.vhd(362);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/362
Implementation;Synthesis||CD434||@W:Signal hreadyout_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/425||coreahblite_masterstage.vhd(362);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/362
Implementation;Synthesis||CD434||@W:Signal hrdata_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/426||coreahblite_masterstage.vhd(363);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/363
Implementation;Synthesis||CD434||@W:Signal hreadyout_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/427||coreahblite_masterstage.vhd(363);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/363
Implementation;Synthesis||CD434||@W:Signal hrdata_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/428||coreahblite_masterstage.vhd(364);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/364
Implementation;Synthesis||CD434||@W:Signal hreadyout_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/429||coreahblite_masterstage.vhd(364);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/364
Implementation;Synthesis||CD434||@W:Signal hrdata_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/430||coreahblite_masterstage.vhd(365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/365
Implementation;Synthesis||CD434||@W:Signal hreadyout_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/431||coreahblite_masterstage.vhd(365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/365
Implementation;Synthesis||CD434||@W:Signal hrdata_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/432||coreahblite_masterstage.vhd(366);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/366
Implementation;Synthesis||CD434||@W:Signal hreadyout_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/433||coreahblite_masterstage.vhd(366);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/366
Implementation;Synthesis||CD434||@W:Signal hrdata_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/434||coreahblite_masterstage.vhd(367);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/367
Implementation;Synthesis||CD434||@W:Signal hreadyout_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/435||coreahblite_masterstage.vhd(367);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/367
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||FFT_Accel_system.srr(436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/436||coreahblite_masterstage.vhd(650);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/650
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch.||FFT_Accel_system.srr(437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/437||coreahblite_addrdec.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_addrdec.vhd'/linenumber/50
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||FFT_Accel_system.srr(442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/442||coreahblite_masterstage.vhd(657);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/657
Implementation;Synthesis||CL246||@W:Input port bits 16 to 1 of sdataready(16 downto 0) are unused. Assign logic for all port bits or change the input port size.||FFT_Accel_system.srr(453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/453||coreahblite_masterstage.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/46
Implementation;Synthesis||CL246||@W:Input port bits 16 to 1 of shresp(16 downto 0) are unused. Assign logic for all port bits or change the input port size.||FFT_Accel_system.srr(454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/454||coreahblite_masterstage.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/47
Implementation;Synthesis||CL159||@N: Input HRDATA_S1 is unused.||FFT_Accel_system.srr(455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/455||coreahblite_masterstage.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S1 is unused.||FFT_Accel_system.srr(456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/456||coreahblite_masterstage.vhd(60);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/60
Implementation;Synthesis||CL159||@N: Input HRDATA_S2 is unused.||FFT_Accel_system.srr(457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/457||coreahblite_masterstage.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/61
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S2 is unused.||FFT_Accel_system.srr(458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/458||coreahblite_masterstage.vhd(62);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input HRDATA_S3 is unused.||FFT_Accel_system.srr(459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/459||coreahblite_masterstage.vhd(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/63
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S3 is unused.||FFT_Accel_system.srr(460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/460||coreahblite_masterstage.vhd(64);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/64
Implementation;Synthesis||CL159||@N: Input HRDATA_S4 is unused.||FFT_Accel_system.srr(461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/461||coreahblite_masterstage.vhd(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/65
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S4 is unused.||FFT_Accel_system.srr(462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/462||coreahblite_masterstage.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/66
Implementation;Synthesis||CL159||@N: Input HRDATA_S5 is unused.||FFT_Accel_system.srr(463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/463||coreahblite_masterstage.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/67
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S5 is unused.||FFT_Accel_system.srr(464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/464||coreahblite_masterstage.vhd(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/68
Implementation;Synthesis||CL159||@N: Input HRDATA_S6 is unused.||FFT_Accel_system.srr(465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/465||coreahblite_masterstage.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/69
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S6 is unused.||FFT_Accel_system.srr(466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/466||coreahblite_masterstage.vhd(70);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/70
Implementation;Synthesis||CL159||@N: Input HRDATA_S7 is unused.||FFT_Accel_system.srr(467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/467||coreahblite_masterstage.vhd(71);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/71
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S7 is unused.||FFT_Accel_system.srr(468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/468||coreahblite_masterstage.vhd(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/72
Implementation;Synthesis||CL159||@N: Input HRDATA_S8 is unused.||FFT_Accel_system.srr(469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/469||coreahblite_masterstage.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S8 is unused.||FFT_Accel_system.srr(470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/470||coreahblite_masterstage.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/74
Implementation;Synthesis||CL159||@N: Input HRDATA_S9 is unused.||FFT_Accel_system.srr(471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/471||coreahblite_masterstage.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S9 is unused.||FFT_Accel_system.srr(472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/472||coreahblite_masterstage.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input HRDATA_S10 is unused.||FFT_Accel_system.srr(473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/473||coreahblite_masterstage.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/77
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S10 is unused.||FFT_Accel_system.srr(474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/474||coreahblite_masterstage.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/78
Implementation;Synthesis||CL159||@N: Input HRDATA_S11 is unused.||FFT_Accel_system.srr(475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/475||coreahblite_masterstage.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/79
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S11 is unused.||FFT_Accel_system.srr(476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/476||coreahblite_masterstage.vhd(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/80
Implementation;Synthesis||CL159||@N: Input HRDATA_S12 is unused.||FFT_Accel_system.srr(477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/477||coreahblite_masterstage.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/81
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S12 is unused.||FFT_Accel_system.srr(478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/478||coreahblite_masterstage.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/82
Implementation;Synthesis||CL159||@N: Input HRDATA_S13 is unused.||FFT_Accel_system.srr(479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/479||coreahblite_masterstage.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/83
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S13 is unused.||FFT_Accel_system.srr(480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/480||coreahblite_masterstage.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/84
Implementation;Synthesis||CL159||@N: Input HRDATA_S14 is unused.||FFT_Accel_system.srr(481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/481||coreahblite_masterstage.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/85
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S14 is unused.||FFT_Accel_system.srr(482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/482||coreahblite_masterstage.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/86
Implementation;Synthesis||CL159||@N: Input HRDATA_S15 is unused.||FFT_Accel_system.srr(483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/483||coreahblite_masterstage.vhd(87);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/87
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S15 is unused.||FFT_Accel_system.srr(484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/484||coreahblite_masterstage.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/88
Implementation;Synthesis||CL159||@N: Input HRDATA_S16 is unused.||FFT_Accel_system.srr(485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/485||coreahblite_masterstage.vhd(89);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/89
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S16 is unused.||FFT_Accel_system.srr(486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/486||coreahblite_masterstage.vhd(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDATAREADY is unused.||FFT_Accel_system.srr(490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/490||coreahblite_masterstage.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/46
Implementation;Synthesis||CL159||@N: Input SHRESP is unused.||FFT_Accel_system.srr(491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/491||coreahblite_masterstage.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/47
Implementation;Synthesis||CL159||@N: Input HRDATA_S0 is unused.||FFT_Accel_system.srr(492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/492||coreahblite_masterstage.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S0 is unused.||FFT_Accel_system.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/493||coreahblite_masterstage.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/58
Implementation;Synthesis||CL159||@N: Input HRDATA_S1 is unused.||FFT_Accel_system.srr(494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/494||coreahblite_masterstage.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S1 is unused.||FFT_Accel_system.srr(495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/495||coreahblite_masterstage.vhd(60);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/60
Implementation;Synthesis||CL159||@N: Input HRDATA_S2 is unused.||FFT_Accel_system.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/496||coreahblite_masterstage.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/61
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S2 is unused.||FFT_Accel_system.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/497||coreahblite_masterstage.vhd(62);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input HRDATA_S3 is unused.||FFT_Accel_system.srr(498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/498||coreahblite_masterstage.vhd(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/63
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S3 is unused.||FFT_Accel_system.srr(499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/499||coreahblite_masterstage.vhd(64);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/64
Implementation;Synthesis||CL159||@N: Input HRDATA_S4 is unused.||FFT_Accel_system.srr(500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/500||coreahblite_masterstage.vhd(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/65
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S4 is unused.||FFT_Accel_system.srr(501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/501||coreahblite_masterstage.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/66
Implementation;Synthesis||CL159||@N: Input HRDATA_S5 is unused.||FFT_Accel_system.srr(502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/502||coreahblite_masterstage.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/67
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S5 is unused.||FFT_Accel_system.srr(503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/503||coreahblite_masterstage.vhd(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/68
Implementation;Synthesis||CL159||@N: Input HRDATA_S6 is unused.||FFT_Accel_system.srr(504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/504||coreahblite_masterstage.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/69
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S6 is unused.||FFT_Accel_system.srr(505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/505||coreahblite_masterstage.vhd(70);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/70
Implementation;Synthesis||CL159||@N: Input HRDATA_S7 is unused.||FFT_Accel_system.srr(506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/506||coreahblite_masterstage.vhd(71);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/71
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S7 is unused.||FFT_Accel_system.srr(507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/507||coreahblite_masterstage.vhd(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/72
Implementation;Synthesis||CL159||@N: Input HRDATA_S8 is unused.||FFT_Accel_system.srr(508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/508||coreahblite_masterstage.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S8 is unused.||FFT_Accel_system.srr(509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/509||coreahblite_masterstage.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/74
Implementation;Synthesis||CL159||@N: Input HRDATA_S9 is unused.||FFT_Accel_system.srr(510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/510||coreahblite_masterstage.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S9 is unused.||FFT_Accel_system.srr(511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/511||coreahblite_masterstage.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input HRDATA_S10 is unused.||FFT_Accel_system.srr(512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/512||coreahblite_masterstage.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/77
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S10 is unused.||FFT_Accel_system.srr(513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/513||coreahblite_masterstage.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/78
Implementation;Synthesis||CL159||@N: Input HRDATA_S11 is unused.||FFT_Accel_system.srr(514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/514||coreahblite_masterstage.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/79
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S11 is unused.||FFT_Accel_system.srr(515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/515||coreahblite_masterstage.vhd(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/80
Implementation;Synthesis||CL159||@N: Input HRDATA_S12 is unused.||FFT_Accel_system.srr(516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/516||coreahblite_masterstage.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/81
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S12 is unused.||FFT_Accel_system.srr(517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/517||coreahblite_masterstage.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/82
Implementation;Synthesis||CL159||@N: Input HRDATA_S13 is unused.||FFT_Accel_system.srr(518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/518||coreahblite_masterstage.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/83
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S13 is unused.||FFT_Accel_system.srr(519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/519||coreahblite_masterstage.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/84
Implementation;Synthesis||CL159||@N: Input HRDATA_S14 is unused.||FFT_Accel_system.srr(520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/520||coreahblite_masterstage.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/85
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S14 is unused.||FFT_Accel_system.srr(521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/521||coreahblite_masterstage.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/86
Implementation;Synthesis||CL159||@N: Input HRDATA_S15 is unused.||FFT_Accel_system.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/522||coreahblite_masterstage.vhd(87);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/87
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S15 is unused.||FFT_Accel_system.srr(523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/523||coreahblite_masterstage.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/88
Implementation;Synthesis||CL159||@N: Input HRDATA_S16 is unused.||FFT_Accel_system.srr(524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/524||coreahblite_masterstage.vhd(89);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/89
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S16 is unused.||FFT_Accel_system.srr(525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/525||coreahblite_masterstage.vhd(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/90
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register arbRegSMCurrentState.||FFT_Accel_system.srr(527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/527||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||CL159||@N: Input MPREVDATASLAVEREADY is unused.||FFT_Accel_system.srr(547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/547||coreahblite_slavestage.vhd(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavestage.vhd'/linenumber/42
Implementation;Synthesis||CL159||@N: Input HWDATA_M1 is unused.||FFT_Accel_system.srr(549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/549||coreahblite_matrix4x16.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/56
Implementation;Synthesis||CL159||@N: Input HWDATA_M2 is unused.||FFT_Accel_system.srr(550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/550||coreahblite_matrix4x16.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/66
Implementation;Synthesis||CL159||@N: Input HWDATA_M3 is unused.||FFT_Accel_system.srr(551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/551||coreahblite_matrix4x16.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input HRDATA_S1 is unused.||FFT_Accel_system.srr(552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/552||coreahblite_matrix4x16.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/92
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S1 is unused.||FFT_Accel_system.srr(553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/553||coreahblite_matrix4x16.vhd(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/93
Implementation;Synthesis||CL159||@N: Input HRESP_S1 is unused.||FFT_Accel_system.srr(554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/554||coreahblite_matrix4x16.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/94
Implementation;Synthesis||CL159||@N: Input HRDATA_S2 is unused.||FFT_Accel_system.srr(555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/555||coreahblite_matrix4x16.vhd(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/104
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S2 is unused.||FFT_Accel_system.srr(556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/556||coreahblite_matrix4x16.vhd(105);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/105
Implementation;Synthesis||CL159||@N: Input HRESP_S2 is unused.||FFT_Accel_system.srr(557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/557||coreahblite_matrix4x16.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/106
Implementation;Synthesis||CL159||@N: Input HRDATA_S3 is unused.||FFT_Accel_system.srr(558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/558||coreahblite_matrix4x16.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/116
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S3 is unused.||FFT_Accel_system.srr(559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/559||coreahblite_matrix4x16.vhd(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/117
Implementation;Synthesis||CL159||@N: Input HRESP_S3 is unused.||FFT_Accel_system.srr(560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/560||coreahblite_matrix4x16.vhd(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/118
Implementation;Synthesis||CL159||@N: Input HRDATA_S4 is unused.||FFT_Accel_system.srr(561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/561||coreahblite_matrix4x16.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/128
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S4 is unused.||FFT_Accel_system.srr(562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/562||coreahblite_matrix4x16.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/129
Implementation;Synthesis||CL159||@N: Input HRESP_S4 is unused.||FFT_Accel_system.srr(563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/563||coreahblite_matrix4x16.vhd(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/130
Implementation;Synthesis||CL159||@N: Input HRDATA_S5 is unused.||FFT_Accel_system.srr(564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/564||coreahblite_matrix4x16.vhd(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/140
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S5 is unused.||FFT_Accel_system.srr(565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/565||coreahblite_matrix4x16.vhd(141);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/141
Implementation;Synthesis||CL159||@N: Input HRESP_S5 is unused.||FFT_Accel_system.srr(566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/566||coreahblite_matrix4x16.vhd(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/142
Implementation;Synthesis||CL159||@N: Input HRDATA_S6 is unused.||FFT_Accel_system.srr(567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/567||coreahblite_matrix4x16.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/152
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S6 is unused.||FFT_Accel_system.srr(568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/568||coreahblite_matrix4x16.vhd(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/153
Implementation;Synthesis||CL159||@N: Input HRESP_S6 is unused.||FFT_Accel_system.srr(569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/569||coreahblite_matrix4x16.vhd(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/154
Implementation;Synthesis||CL159||@N: Input HRDATA_S7 is unused.||FFT_Accel_system.srr(570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/570||coreahblite_matrix4x16.vhd(164);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/164
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S7 is unused.||FFT_Accel_system.srr(571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/571||coreahblite_matrix4x16.vhd(165);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/165
Implementation;Synthesis||CL159||@N: Input HRESP_S7 is unused.||FFT_Accel_system.srr(572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/572||coreahblite_matrix4x16.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/166
Implementation;Synthesis||CL159||@N: Input HRDATA_S8 is unused.||FFT_Accel_system.srr(573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/573||coreahblite_matrix4x16.vhd(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/176
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S8 is unused.||FFT_Accel_system.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/574||coreahblite_matrix4x16.vhd(177);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/177
Implementation;Synthesis||CL159||@N: Input HRESP_S8 is unused.||FFT_Accel_system.srr(575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/575||coreahblite_matrix4x16.vhd(178);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/178
Implementation;Synthesis||CL159||@N: Input HRDATA_S9 is unused.||FFT_Accel_system.srr(576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/576||coreahblite_matrix4x16.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/188
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S9 is unused.||FFT_Accel_system.srr(577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/577||coreahblite_matrix4x16.vhd(189);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/189
Implementation;Synthesis||CL159||@N: Input HRESP_S9 is unused.||FFT_Accel_system.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/578||coreahblite_matrix4x16.vhd(190);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/190
Implementation;Synthesis||CL159||@N: Input HRDATA_S10 is unused.||FFT_Accel_system.srr(579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/579||coreahblite_matrix4x16.vhd(200);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/200
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s0(1 downto 0) is unused ||FFT_Accel_system.srr(583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/583||coreahblite.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/188
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s1(1 downto 0) is unused ||FFT_Accel_system.srr(584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/584||coreahblite.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/201
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s2(1 downto 0) is unused ||FFT_Accel_system.srr(585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/585||coreahblite.vhd(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/214
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s3(1 downto 0) is unused ||FFT_Accel_system.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/586||coreahblite.vhd(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/227
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s4(1 downto 0) is unused ||FFT_Accel_system.srr(587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/587||coreahblite.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/240
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s5(1 downto 0) is unused ||FFT_Accel_system.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/588||coreahblite.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/253
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s6(1 downto 0) is unused ||FFT_Accel_system.srr(589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/589||coreahblite.vhd(266);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/266
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s7(1 downto 0) is unused ||FFT_Accel_system.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/590||coreahblite.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/279
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s8(1 downto 0) is unused ||FFT_Accel_system.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/591||coreahblite.vhd(292);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/292
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s9(1 downto 0) is unused ||FFT_Accel_system.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/592||coreahblite.vhd(305);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/305
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s10(1 downto 0) is unused ||FFT_Accel_system.srr(593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/593||coreahblite.vhd(318);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/318
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s11(1 downto 0) is unused ||FFT_Accel_system.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/594||coreahblite.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/331
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s12(1 downto 0) is unused ||FFT_Accel_system.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/595||coreahblite.vhd(344);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/344
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s13(1 downto 0) is unused ||FFT_Accel_system.srr(596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/596||coreahblite.vhd(357);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/357
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s14(1 downto 0) is unused ||FFT_Accel_system.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/597||coreahblite.vhd(370);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/370
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s15(1 downto 0) is unused ||FFT_Accel_system.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/598||coreahblite.vhd(383);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/383
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s16(1 downto 0) is unused ||FFT_Accel_system.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/599||coreahblite.vhd(396);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd'/linenumber/396
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||FFT_Accel_system.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/604||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||FFT_Accel_system.srr(605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/605||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||FFT_Accel_system.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/606||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||FFT_Accel_system.srr(607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/607||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||FFT_Accel_system.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/608||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||FFT_Accel_system.srr(615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/615||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||FFT_Accel_system.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/622||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||FFT_Accel_system.srr(629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/629||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||FFT_Accel_system.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/636||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||CL169||@W:Pruning unused register load_state_last(1 downto 0). Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/655||FFT_Sample_Loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register load_state.||FFT_Accel_system.srr(656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/656||FFT_Sample_Loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||CL246||@W:Input port bits 35 to 18 of ram_dat_r(35 downto 0) are unused. Assign logic for all port bits or change the input port size.||FFT_Accel_system.srr(664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/664||FFT_Sample_Outputer.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Outputer.vhd'/linenumber/58
Implementation;Synthesis||CL135||@N: Found sequential shift adr_b_pipe with address depth of 4 words and data bit width of 10.||FFT_Accel_system.srr(669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/669||FFT_Butterfly_HW_MATHDSP.vhd(386);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Butterfly_HW_MATHDSP.vhd'/linenumber/386
Implementation;Synthesis||CL135||@N: Found sequential shift adr_a_pipe with address depth of 4 words and data bit width of 10.||FFT_Accel_system.srr(670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/670||FFT_Butterfly_HW_MATHDSP.vhd(386);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Butterfly_HW_MATHDSP.vhd'/linenumber/386
Implementation;Synthesis||CL135||@N: Found sequential shift do_calc_pipe with address depth of 4 words and data bit width of 1.||FFT_Accel_system.srr(671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/671||FFT_Butterfly_HW_MATHDSP.vhd(386);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Butterfly_HW_MATHDSP.vhd'/linenumber/386
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of imag_b_out_sum_slice(10 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||FFT_Accel_system.srr(672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/672||FFT_Butterfly_HW_MATHDSP.vhd(339);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Butterfly_HW_MATHDSP.vhd'/linenumber/339
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of real_b_out_sum_slice(10 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||FFT_Accel_system.srr(673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/673||FFT_Butterfly_HW_MATHDSP.vhd(339);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Butterfly_HW_MATHDSP.vhd'/linenumber/339
Implementation;Synthesis||CL135||@N: Found sequential shift bf0_do_calc with address depth of 3 words and data bit width of 1.||FFT_Accel_system.srr(675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/675||FFT_Transformer.vhd(357);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/357
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register stage_state.||FFT_Accel_system.srr(676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/676||FFT_Transformer.vhd(294);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/294
Implementation;Synthesis||CL135||@N: Found sequential shift adr_pipe with address depth of 5 words and data bit width of 10.||FFT_Accel_system.srr(692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/692||Alpha_Max_plus_Beta_Min.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alpha_Max_plus_Beta_Min.vhd'/linenumber/128
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ahb_state.||FFT_Accel_system.srr(694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/694||FFT_AHB_Wrapper.vhd(196);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/196
Implementation;Synthesis||CL246||@W:Input port bits 7 to 5 of haddr(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||FFT_Accel_system.srr(700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/700||FFT_AHB_Wrapper.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/33
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of haddr(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||FFT_Accel_system.srr(701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/701||FFT_AHB_Wrapper.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/33
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||FFT_Accel_system.srr(807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/807||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||FFT_Accel_system.srr(825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/825||null;null
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_16 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/826||coreahblite_matrix4x16.vhd(5713);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5713
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_15 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/827||coreahblite_matrix4x16.vhd(5654);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5654
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_14 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/828||coreahblite_matrix4x16.vhd(5595);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5595
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_13 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/829||coreahblite_matrix4x16.vhd(5536);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5536
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_12 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/830||coreahblite_matrix4x16.vhd(5477);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5477
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_11 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/831||coreahblite_matrix4x16.vhd(5418);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5418
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_9 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/832||coreahblite_matrix4x16.vhd(5300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5300
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_8 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/833||coreahblite_matrix4x16.vhd(5241);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5241
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_7 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/834||coreahblite_matrix4x16.vhd(5182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5182
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_6 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/835||coreahblite_matrix4x16.vhd(5123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5123
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_5 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/836||coreahblite_matrix4x16.vhd(5064);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5064
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_4 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/837||coreahblite_matrix4x16.vhd(5005);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5005
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_3 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/838||coreahblite_matrix4x16.vhd(4946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4946
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_2 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/839||coreahblite_matrix4x16.vhd(4887);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4887
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_10 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/840||coreahblite_matrix4x16.vhd(5359);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/5359
Implementation;Synthesis||BN132||@W:Removing sequential instance FFT_Accel_system_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance FFT_Accel_system_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/841||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||MO112||@W:Deleting tristate instance LIGHT_SCL_4 (in view: work.MSS_to_IO_interpreter(architecture_mss_to_io_interpreter)) on net LIGHT_SCL (in view: work.MSS_to_IO_interpreter(architecture_mss_to_io_interpreter)) because its enable is connected to 0.||FFT_Accel_system.srr(844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/844||mss_to_io_interpreter.vhd(124);liberoaction://cross_probe/hdl/file/'E:\Github_Repos\SF2_MKR_KIT_IO_Constraints\MSS_to_IO_Interpreter.vhd'/linenumber/124
Implementation;Synthesis||MO112||@W:Deleting tristate instance LIGHT_SDA_3 (in view: work.MSS_to_IO_interpreter(architecture_mss_to_io_interpreter)) on net LIGHT_SDA (in view: work.MSS_to_IO_interpreter(architecture_mss_to_io_interpreter)) because its enable is connected to 0.||FFT_Accel_system.srr(845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/845||mss_to_io_interpreter.vhd(143);liberoaction://cross_probe/hdl/file/'E:\Github_Repos\SF2_MKR_KIT_IO_Constraints\MSS_to_IO_Interpreter.vhd'/linenumber/143
Implementation;Synthesis||MO129||@W:Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||FFT_Accel_system.srr(846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/846||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis||MO129||@W:Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||FFT_Accel_system.srr(847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/847||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis||MO129||@W:Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||FFT_Accel_system.srr(848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/848||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis||MO129||@W:Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||FFT_Accel_system.srr(849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/849||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis||MO129||@W:Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||FFT_Accel_system.srr(850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/850||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis||MO129||@W:Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||FFT_Accel_system.srr(851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/851||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis||MO129||@W:Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||FFT_Accel_system.srr(852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/852||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis||MO129||@W:Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||FFT_Accel_system.srr(853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/853||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis||MO129||@W:Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||FFT_Accel_system.srr(854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/854||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis||MO129||@W:Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||FFT_Accel_system.srr(855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/855||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis||MO129||@W:Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||FFT_Accel_system.srr(856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/856||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis||MO129||@W:Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||FFT_Accel_system.srr(857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/857||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis||MO129||@W:Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||FFT_Accel_system.srr(858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/858||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis||MO129||@W:Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||FFT_Accel_system.srr(859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/859||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis||MO129||@W:Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||FFT_Accel_system.srr(860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/860||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_6_1_0_0_3(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_6_1_0_1(coreahblite_addrdec_arch) because it does not drive other instances.||FFT_Accel_system.srr(861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/861||coreahblite_masterstage.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/287
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_6_1_0_0_3(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_1_0(coreahblite_defaultslavesm_arch) because it does not drive other instances.||FFT_Accel_system.srr(862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/862||coreahblite_masterstage.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/671
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_6_1_0_0_2(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_6_1_0_2(coreahblite_addrdec_arch) because it does not drive other instances.||FFT_Accel_system.srr(863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/863||coreahblite_masterstage.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/287
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_6_1_0_0_2(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_1_1(coreahblite_defaultslavesm_arch) because it does not drive other instances.||FFT_Accel_system.srr(864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/864||coreahblite_masterstage.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/671
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_6_1_0_0_1(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_6_1_0_3(coreahblite_addrdec_arch) because it does not drive other instances.||FFT_Accel_system.srr(865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/865||coreahblite_masterstage.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/287
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_6_1_0_0_1(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_1_2(coreahblite_defaultslavesm_arch) because it does not drive other instances.||FFT_Accel_system.srr(866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/866||coreahblite_masterstage.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/671
Implementation;Synthesis||BN115||@N: Removing instance masterstage_1 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_6_1_0_0_3(coreahblite_masterstage_arch) because it does not drive other instances.||FFT_Accel_system.srr(867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/867||coreahblite_matrix4x16.vhd(4543);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4543
Implementation;Synthesis||BN115||@N: Removing instance masterstage_2 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_6_1_0_0_2(coreahblite_masterstage_arch) because it does not drive other instances.||FFT_Accel_system.srr(868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/868||coreahblite_matrix4x16.vhd(4618);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4618
Implementation;Synthesis||BN115||@N: Removing instance masterstage_3 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_6_1_0_0_1(coreahblite_masterstage_arch) because it does not drive other instances.||FFT_Accel_system.srr(869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/869||coreahblite_matrix4x16.vhd(4693);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4693
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FFT_Accel_system.srr(870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/870||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FFT_Accel_system.srr(871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/871||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FFT_Accel_system.srr(872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/872||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FFT_Accel_system.srr(873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/873||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FFT_Accel_system.srr(874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/874||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FFT_Accel_system.srr(875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/875||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FFT_Accel_system.srr(876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/876||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FFT_Accel_system.srr(877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/877||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FFT_Accel_system.srr(878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/878||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FFT_Accel_system.srr(879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/879||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FFT_Accel_system.srr(880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/880||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FFT_Accel_system.srr(881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/881||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||BN362||@N: Removing sequential instance o_flow_sig (in view: work.Alpha_Max_plus_Beta_Min(architecture_alpha_max_plus_beta_min)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/882||alpha_max_plus_beta_min.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alpha_Max_plus_Beta_Min.vhd'/linenumber/144
Implementation;Synthesis||BN115||@N: Removing instance slavestage_1 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_0(trans) because it does not drive other instances.||FFT_Accel_system.srr(883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/883||coreahblite_matrix4x16.vhd(4828);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd'/linenumber/4828
Implementation;Synthesis||BN362||@N: Removing sequential instance INIT_DONE_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FFT_Accel_system.srr(884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/884||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||FFT_Accel_system.srr(885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/885||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||FFT_Accel_system.srr(886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/886||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||FFT_Accel_system.srr(887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/887||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||FFT_Accel_system.srr(888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/888||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_state[0:6] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||FFT_Accel_system.srr(889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/889||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG2_DONE_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/890||coreresetp.vhd(922);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/922
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_0(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FFT_Accel_system.srr(891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/891||coreahblite_slavestage.vhd(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavestage.vhd'/linenumber/127
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/892||coreresetp.vhd(803);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/803
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/893||coreresetp.vhd(814);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/814
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/894||coreresetp.vhd(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/895||coreresetp.vhd(836);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/836
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_spll_lock_q2 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/896||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG1_DONE_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/897||coreresetp.vhd(908);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/908
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif3_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/898||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif2_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/899||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif1_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/900||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG2_DONE_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/901||coreresetp.vhd(922);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/922
Implementation;Synthesis||BN115||@N: Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_0(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_1(coreahblite_slavearbiter_arch) because it does not drive other instances.||FFT_Accel_system.srr(902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/902||coreahblite_slavestage.vhd(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavestage.vhd'/linenumber/142
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/903||coreresetp.vhd(803);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/803
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/904||coreresetp.vhd(814);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/814
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/905||coreresetp.vhd(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/906||coreresetp.vhd(836);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/836
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_spll_lock_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/907||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG1_DONE_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/908||coreresetp.vhd(908);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/908
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif0_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/909||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance ddr_settled_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/910||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif3_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/911||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif2_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/912||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif1_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/913||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif0_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/914||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance ddr_settled_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/915||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif3_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/916||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif2_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/917||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif1_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/918||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif0_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/919||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis||BN362||@N: Removing sequential instance ddr_settled (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/920||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis||BN362||@N: Removing sequential instance regHSIZE[2:0] (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_6_1_0_1_0(coreahblite_masterstage_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FFT_Accel_system.srr(921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/921||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/922||coreresetp.vhd(770);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/770
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/923||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/924||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/925||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis||BN362||@N: Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_1(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||FFT_Accel_system.srr(926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/926||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/927||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/928||coreresetp.vhd(770);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/770
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/929||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/930||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/931||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/932||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/933||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/934||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis||MT530||@W:Found inferred clock FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 822 sequential elements including CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMCurrentState. This clock has no specified timing constraint which may adversely impact design performance. ||FFT_Accel_system.srr(973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/973||coreahblite_defaultslavesm.vhd(70);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_defaultslavesm.vhd'/linenumber/70
Implementation;Synthesis||MT530||@W:Found inferred clock FFT_Accel_system|GMII_RX_CLK which controls 1 sequential elements including FFT_Accel_system_sb_0.FFT_Accel_system_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||FFT_Accel_system.srr(974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/974||fft_accel_system_sb_mss.vhd(790);liberoaction://cross_probe/hdl/file/'<project>\component\work\FFT_Accel_system_sb_MSS\FFT_Accel_system_sb_MSS.vhd'/linenumber/790
Implementation;Synthesis||MT530||@W:Found inferred clock FFT_Accel_system_sb_CCC_0_FCCC|GL1_net_inferred_clock which controls 1 sequential elements including FFT_Accel_system_sb_0.FFT_Accel_system_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||FFT_Accel_system.srr(975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/975||fft_accel_system_sb_mss.vhd(790);liberoaction://cross_probe/hdl/file/'<project>\component\work\FFT_Accel_system_sb_MSS\FFT_Accel_system_sb_MSS.vhd'/linenumber/790
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||FFT_Accel_system.srr(977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/977||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine load_state[0:3] (in view: work.FFT_Sample_Loader(architecture_fft_sample_loader)); safe FSM implementation is not required.||FFT_Accel_system.srr(1007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1007||fft_sample_loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||FFT_Accel_system.srr(1057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1057||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||FFT_Accel_system.srr(1073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1073||null;null
Implementation;Synthesis||BN132||@W:Removing user instance FFT_AHB_Wrapper_0.FFT_Core.p_ram_hot_potato.o_comp_ram_stable_3 because it is equivalent to instance FFT_AHB_Wrapper_0.FFT_Core.p_ram_hot_potato.i_comp_ram_stable_5. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(1082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1082||fft.vhd(349);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT.vhd'/linenumber/349
Implementation;Synthesis||BN132||@W:Removing sequential instance FFT_AHB_Wrapper_0.FFT_Core.o_comp_ram_stable because it is equivalent to instance FFT_AHB_Wrapper_0.FFT_Core.i_comp_ram_stable. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(1083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1083||fft.vhd(330);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT.vhd'/linenumber/330
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance FFT_AHB_Wrapper_0.FFT_Core.FFT_Transformer_0.dft_cnt[8:0] is being ignored due to limitations in architecture. ||FFT_Accel_system.srr(1084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1084||fft_transformer.vhd(357);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/357
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance FFT_AHB_Wrapper_0.FFT_Core.FFT_Transformer_0.bfly_cnt[8:0] is being ignored due to limitations in architecture. ||FFT_Accel_system.srr(1085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1085||fft_transformer.vhd(357);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/357
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance FFT_AHB_Wrapper_0.FFT_Core.FFT_Transformer_0.stage_cnt[3:0] is being ignored due to limitations in architecture. ||FFT_Accel_system.srr(1086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1086||fft_transformer.vhd(294);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/294
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance FFT_AHB_Wrapper_0.delay_cnt[3:0] is being ignored due to limitations in architecture. ||FFT_Accel_system.srr(1087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1087||fft_ahb_wrapper.vhd(516);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_AHB_Wrapper.vhd'/linenumber/516
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[0] (in view: work.FFT_Accel_system(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(1091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1091||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[1] (in view: work.FFT_Accel_system(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(1092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1092||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[5] (in view: work.FFT_Accel_system(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(1093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1093||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[6] (in view: work.FFT_Accel_system(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(1094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1094||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[7] (in view: work.FFT_Accel_system(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(1095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1095||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[12] (in view: work.FFT_Accel_system(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(1096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1096||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[13] (in view: work.FFT_Accel_system(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(1097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1097||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[14] (in view: work.FFT_Accel_system(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(1098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1098||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[15] (in view: work.FFT_Accel_system(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(1099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1099||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[16] (in view: work.FFT_Accel_system(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(1100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1100||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[17] (in view: work.FFT_Accel_system(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(1101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1101||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[18] (in view: work.FFT_Accel_system(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(1102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1102||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[19] (in view: work.FFT_Accel_system(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(1103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1103||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[20] (in view: work.FFT_Accel_system(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(1104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1104||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[21] (in view: work.FFT_Accel_system(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(1105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1105||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[22] (in view: work.FFT_Accel_system(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(1106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1106||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[23] (in view: work.FFT_Accel_system(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(1107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1107||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[24] (in view: work.FFT_Accel_system(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(1108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1108||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[25] (in view: work.FFT_Accel_system(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(1109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1109||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[26] (in view: work.FFT_Accel_system(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(1110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1110||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[27] (in view: work.FFT_Accel_system(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(1111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1111||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[28] (in view: work.FFT_Accel_system(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(1112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1112||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[29] (in view: work.FFT_Accel_system(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(1113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1113||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[30] (in view: work.FFT_Accel_system(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(1114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1114||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[31] (in view: work.FFT_Accel_system(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(1115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1115||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.FFT_Accel_system(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||FFT_Accel_system.srr(1116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1116||coreahblite_masterstage.vhd(315);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/315
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHTRANS[0] (in view view:work.FFT_Accel_system(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||FFT_Accel_system.srr(1117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1117||coreahblite_masterstage.vhd(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/240
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[3] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||FFT_Accel_system.srr(1136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1136||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[7] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||FFT_Accel_system.srr(1137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1137||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[11] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||FFT_Accel_system.srr(1138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1138||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN362||@N: Removing sequential instance Alpha_Max_plus_Beta_Min_0.result[8] (in view: work.FFT_AHB_Wrapper(architecture_fft_ahb_wrapper)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(1144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1144||alpha_max_plus_beta_min.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alpha_Max_plus_Beta_Min.vhd'/linenumber/144
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine load_state[0:3] (in view: work.FFT_Sample_Loader(architecture_fft_sample_loader)); safe FSM implementation is not required.||FFT_Accel_system.srr(1151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1151||fft_sample_loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||MO231||@N: Found counter in view:work.FFT_Sample_Loader(architecture_fft_sample_loader) instance ram_adr_start_sig[9:0] ||FFT_Accel_system.srr(1152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1152||fft_sample_loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||MO231||@N: Found counter in view:work.FFT_Sample_Loader(architecture_fft_sample_loader) instance mem_adr[9:0] ||FFT_Accel_system.srr(1153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1153||fft_sample_loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||MO231||@N: Found counter in view:work.FFT_Transformer(architecture_fft_transformer) instance dft_cnt[8:0] ||FFT_Accel_system.srr(1159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1159||fft_transformer.vhd(357);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/357
Implementation;Synthesis||MO231||@N: Found counter in view:work.FFT_Transformer(architecture_fft_transformer) instance bfly_cnt[8:0] ||FFT_Accel_system.srr(1160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1160||fft_transformer.vhd(357);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/357
Implementation;Synthesis||MO160||@W:Register bit bf0_twiddle_sin_imag[8] (in view view:work.FFT_Transformer(architecture_fft_transformer)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||FFT_Accel_system.srr(1161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1161||fft_transformer.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/469
Implementation;Synthesis||MF179||@N: Found 9 by 9 bit equality operator ('==') p_sub_DFT_BFly_manager\.un26_ram_ready_sig (in view: work.FFT_Transformer(architecture_fft_transformer))||FFT_Accel_system.srr(1162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1162||fft_transformer.vhd(392);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/392
Implementation;Synthesis||MF179||@N: Found 9 by 9 bit equality operator ('==') p_sub_DFT_BFly_manager\.un29_ram_ready_sig (in view: work.FFT_Transformer(architecture_fft_transformer))||FFT_Accel_system.srr(1163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1163||fft_transformer.vhd(396);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/396
Implementation;Synthesis||BN132||@W:Removing instance FFT_AHB_Wrapper_0.FFT_Core.FFT_Transformer_0.stage_0_cur because it is equivalent to instance FFT_AHB_Wrapper_0.FFT_Core.FFT_Transformer_0.dft_max[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(1164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1164||fft_transformer.vhd(294);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/294
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[13] (in view: work.FFT_Accel_system(rtl)) because it does not drive other instances.||FFT_Accel_system.srr(1171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1171||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN362||@N: Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[12] (in view: work.FFT_Accel_system(rtl)) because it does not drive other instances.||FFT_Accel_system.srr(1172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1172||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||MO106||@N: Found ROM FFT_AHB_Wrapper_0.FFT_Core.FFT_Transformer_0.Twiddle_table_0.sin_twid_1_0[16:0] (in view: work.FFT_Accel_system(rtl)) with 512 words by 17 bits.||FFT_Accel_system.srr(1191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1191||twiddle_table.vhd(215);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/215
Implementation;Synthesis||MF322||@N: Retiming summary: 0 registers retimed to 1 ||FFT_Accel_system.srr(1212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1212||null;null
Implementation;Synthesis||FP130||@N: Promoting Net ETH_NRESET_c on CLKINT  I_612 ||FFT_Accel_system.srr(1227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1227||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FFT_Accel_system_sb_0.CCC_0.GL0_net.||FFT_Accel_system.srr(1283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1283||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FFT_Accel_system|GMII_RX_CLK with period 10.00ns. Please declare a user-defined clock on port GMII_RX_CLK.||FFT_Accel_system.srr(1284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1284||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FFT_Accel_system_sb_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FFT_Accel_system_sb_0.CCC_0.GL1_net.||FFT_Accel_system.srr(1285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/1285||null;null
Implementation;Compile;RootName:FFT_Accel_system
Implementation;Place and Route;RootName:FFT_Accel_system
Implementation;Place and Route||(null)||Please refer to the log file for details about 7 Info(s)||FFT_Accel_system_layout_log.log;liberoaction://open_report/file/FFT_Accel_system_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||FFT_Accel_system_generateBitstream.log;liberoaction://open_report/file/FFT_Accel_system_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:FFT_Accel_system
