/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.38
Hash     : d0f8292
Date     : Jul 27 2024
Type     : Engineering
Log Time   : Mon Jul 29 08:15:09 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 34
# Timing Graph Levels: 58

#Path 1
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
$abc$149209$abc$67403$li7_li7.in[0] (.names)                                                                         0.066     0.874
$abc$149209$abc$67403$li7_li7.out[0] (.names)                                                                        0.039     0.913
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre)                        0.000     0.913
data arrival time                                                                                                              0.913

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                        0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              0.913
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.162


#Path 2
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                        0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]      0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre)                       0.131     0.939
data arrival time                                                                                                              0.939

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              0.939
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.188


#Path 3
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre)                       0.131     0.939
data arrival time                                                                                                              0.939

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              0.939
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.188


#Path 4
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.r_done.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
ppi_commutator.r_done.D[0] (dffnre)                                                                                  0.131     0.939
data arrival time                                                                                                              0.939

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.r_done.C[0] (dffnre)                                                                                  0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              0.939
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.188


#Path 5
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre)                       0.131     0.939
data arrival time                                                                                                              0.939

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              0.939
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.188


#Path 6
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre)                       0.131     0.939
data arrival time                                                                                                              0.939

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              0.939
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.188


#Path 7
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                             0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre)                       0.131     0.939
data arrival time                                                                                                             0.939

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                             0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                   0.000     0.779
cell hold time                                                                                                     -0.028     0.751
data required time                                                                                                            0.751
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -0.751
data arrival time                                                                                                             0.939
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   0.188


#Path 8
Startpoint: $auto_1001.BB[0].Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : $abc$56438$lo2.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                             0.000     0.000
clock source latency                                                0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                             0.000     0.000
$auto_1001.BB[0].C[0] (dffnre)                                      0.779     0.779
$auto_1001.BB[0].Q[0] (dffnre) [clock-to-output]                    0.029     0.808
$abc$149209$abc$67403$li2_li2.in[0] (.names)                        0.066     0.874
$abc$149209$abc$67403$li2_li2.out[0] (.names)                       0.073     0.947
$abc$56438$lo2.D[0] (dffnre)                                        0.000     0.947
data arrival time                                                             0.947

clock $clk_buf_$ibuf_i_fclk (rise edge)                             0.000     0.000
clock source latency                                                0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                             0.000     0.000
$abc$56438$lo2.C[0] (dffnre)                                        0.779     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                     -0.028     0.751
data required time                                                            0.751
-----------------------------------------------------------------------------------
data required time                                                           -0.751
data arrival time                                                             0.947
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.196


#Path 9
Startpoint: $auto_1001.BB[0].Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : $abc$56438$lo3.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                             0.000     0.000
clock source latency                                                0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                             0.000     0.000
$auto_1001.BB[0].C[0] (dffnre)                                      0.779     0.779
$auto_1001.BB[0].Q[0] (dffnre) [clock-to-output]                    0.029     0.808
$abc$149209$abc$67403$li3_li3.in[3] (.names)                        0.066     0.874
$abc$149209$abc$67403$li3_li3.out[0] (.names)                       0.073     0.947
$abc$56438$lo3.D[0] (dffnre)                                        0.000     0.947
data arrival time                                                             0.947

clock $clk_buf_$ibuf_i_fclk (rise edge)                             0.000     0.000
clock source latency                                                0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                             0.000     0.000
$abc$56438$lo3.C[0] (dffnre)                                        0.779     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                     -0.028     0.751
data required time                                                            0.751
-----------------------------------------------------------------------------------
data required time                                                           -0.751
data arrival time                                                             0.947
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.196


#Path 10
Startpoint: $auto_1001.BB[0].Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : $abc$56438$lo4.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                             0.000     0.000
clock source latency                                                0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                             0.000     0.000
$auto_1001.BB[0].C[0] (dffnre)                                      0.779     0.779
$auto_1001.BB[0].Q[0] (dffnre) [clock-to-output]                    0.029     0.808
$abc$149209$abc$67403$li4_li4.in[4] (.names)                        0.066     0.874
$abc$149209$abc$67403$li4_li4.out[0] (.names)                       0.073     0.947
$abc$56438$lo4.D[0] (dffnre)                                        0.000     0.947
data arrival time                                                             0.947

clock $clk_buf_$ibuf_i_fclk (rise edge)                             0.000     0.000
clock source latency                                                0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                             0.000     0.000
$abc$56438$lo4.C[0] (dffnre)                                        0.779     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                     -0.028     0.751
data required time                                                            0.751
-----------------------------------------------------------------------------------
data required time                                                           -0.751
data arrival time                                                             0.947
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.196


#Path 11
Startpoint: $auto_1001.BB[0].Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : $abc$56438$lo5.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                             0.000     0.000
clock source latency                                                0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                             0.000     0.000
$auto_1001.BB[0].C[0] (dffnre)                                      0.779     0.779
$auto_1001.BB[0].Q[0] (dffnre) [clock-to-output]                    0.029     0.808
$abc$149209$abc$67403$li5_li5.in[3] (.names)                        0.066     0.874
$abc$149209$abc$67403$li5_li5.out[0] (.names)                       0.073     0.947
$abc$56438$lo5.D[0] (dffnre)                                        0.000     0.947
data arrival time                                                             0.947

clock $clk_buf_$ibuf_i_fclk (rise edge)                             0.000     0.000
clock source latency                                                0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                             0.000     0.000
$abc$56438$lo5.C[0] (dffnre)                                        0.779     0.779
clock uncertainty                                                   0.000     0.779
cell hold time                                                     -0.028     0.751
data required time                                                            0.751
-----------------------------------------------------------------------------------
data required time                                                           -0.751
data arrival time                                                             0.947
-----------------------------------------------------------------------------------
slack (MET)                                                                   0.196


#Path 12
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre)                       0.165     0.973
data arrival time                                                                                                              0.973

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              0.973
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.223


#Path 13
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre)                       0.165     0.973
data arrival time                                                                                                              0.973

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              0.973
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.223


#Path 14
Startpoint: $auto_1001.BB[0].Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : $auto_1001.BB[0].D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                          0.000     0.000
clock source latency                                             0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                          0.000     0.000
$auto_1001.BB[0].C[0] (dffnre)                                   0.779     0.779
$auto_1001.BB[0].Q[0] (dffnre) [clock-to-output]                 0.029     0.808
ppi_commutator.r_idx[0].in[0] (.names)                           0.066     0.874
ppi_commutator.r_idx[0].out[0] (.names)                          0.099     0.973
$auto_1001.BB[0].D[0] (dffnre)                                   0.000     0.973
data arrival time                                                          0.973

clock $clk_buf_$ibuf_i_fclk (rise edge)                          0.000     0.000
clock source latency                                             0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                          0.000     0.000
$auto_1001.BB[0].C[0] (dffnre)                                   0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          0.973
--------------------------------------------------------------------------------
slack (MET)                                                                0.223


#Path 15
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre)                       0.167     0.976
data arrival time                                                                                                              0.976

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              0.976
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.225


#Path 16
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre)                       0.167     0.976
data arrival time                                                                                                              0.976

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              0.976
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.225


#Path 17
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                             0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre)                       0.167     0.976
data arrival time                                                                                                             0.976

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                             0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                   0.000     0.779
cell hold time                                                                                                     -0.028     0.751
data required time                                                                                                            0.751
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -0.751
data arrival time                                                                                                             0.976
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   0.225


#Path 18
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                             0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre)                       0.167     0.976
data arrival time                                                                                                             0.976

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                             0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                   0.000     0.779
cell hold time                                                                                                     -0.028     0.751
data required time                                                                                                            0.751
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -0.751
data arrival time                                                                                                             0.976
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   0.225


#Path 19
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre)                       0.210     1.018
data arrival time                                                                                                              1.018

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.018
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.267


#Path 20
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                             0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre)                       0.210     1.018
data arrival time                                                                                                             1.018

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                             0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                   0.000     0.779
cell hold time                                                                                                     -0.028     0.751
data required time                                                                                                            0.751
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -0.751
data arrival time                                                                                                             1.018
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   0.267


#Path 21
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                             0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre)                       0.210     1.018
data arrival time                                                                                                             1.018

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                             0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                   0.000     0.779
cell hold time                                                                                                     -0.028     0.751
data required time                                                                                                            0.751
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -0.751
data arrival time                                                                                                             1.018
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   0.267


#Path 22
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                             0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre)                       0.210     1.018
data arrival time                                                                                                             1.018

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                             0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                   0.000     0.779
cell hold time                                                                                                     -0.028     0.751
data required time                                                                                                            0.751
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -0.751
data arrival time                                                                                                             1.018
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   0.267


#Path 23
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre)                       0.210     1.018
data arrival time                                                                                                              1.018

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.018
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.267


#Path 24
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre)                       0.210     1.018
data arrival time                                                                                                              1.018

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.018
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.267


#Path 25
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                             0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre)                       0.221     1.029
data arrival time                                                                                                             1.029

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                             0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                   0.000     0.779
cell hold time                                                                                                     -0.028     0.751
data required time                                                                                                            0.751
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -0.751
data arrival time                                                                                                             1.029
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   0.278


#Path 26
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                             0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre)                       0.221     1.029
data arrival time                                                                                                             1.029

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                             0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                   0.000     0.779
cell hold time                                                                                                     -0.028     0.751
data required time                                                                                                            0.751
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -0.751
data arrival time                                                                                                             1.029
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   0.278


#Path 27
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre)                       0.329     1.137
data arrival time                                                                                                              1.137

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.137
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.386


#Path 28
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre)                       0.354     1.162
data arrival time                                                                                                              1.162

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.162
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.411


#Path 29
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre)                       0.372     1.180
data arrival time                                                                                                              1.180

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.180
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.429


#Path 30
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre)                       0.433     1.241
data arrival time                                                                                                              1.241

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.241
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.490


#Path 31
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre)                       0.446     1.254
data arrival time                                                                                                              1.254

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.254
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.503


#Path 32
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre)                       0.490     1.299
data arrival time                                                                                                              1.299

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.299
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.548


#Path 33
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre)                       0.504     1.312
data arrival time                                                                                                              1.312

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.312
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.561


#Path 34
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre)                       0.506     1.314
data arrival time                                                                                                              1.314

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.314
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.563


#Path 35
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
$abc$288670$new_new_n3234__.in[2] (.names)                                                                           0.066     0.874
$abc$288670$new_new_n3234__.out[0] (.names)                                                                          0.017     0.892
$abc$149209$abc$56319$auto_711.in[1] (.names)                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.119     1.077
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.286     1.363
data arrival time                                                                                                              1.363

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.363
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.612


#Path 36
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
$abc$288670$new_new_n3234__.in[2] (.names)                                                                           0.066     0.874
$abc$288670$new_new_n3234__.out[0] (.names)                                                                          0.017     0.892
$abc$149209$abc$56319$auto_711.in[1] (.names)                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.119     1.077
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.286     1.363
data arrival time                                                                                                              1.363

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.363
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.612


#Path 37
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
$abc$288670$new_new_n3234__.in[2] (.names)                                                                           0.066     0.874
$abc$288670$new_new_n3234__.out[0] (.names)                                                                          0.017     0.892
$abc$149209$abc$56319$auto_711.in[1] (.names)                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.119     1.077
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.286     1.363
data arrival time                                                                                                              1.363

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.363
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.612


#Path 38
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
$abc$288670$new_new_n3234__.in[2] (.names)                                                                           0.066     0.874
$abc$288670$new_new_n3234__.out[0] (.names)                                                                          0.017     0.892
$abc$149209$abc$56319$auto_711.in[1] (.names)                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.119     1.077
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.286     1.363
data arrival time                                                                                                              1.363

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.363
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.612


#Path 39
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
$abc$288670$new_new_n3234__.in[2] (.names)                                                                           0.066     0.874
$abc$288670$new_new_n3234__.out[0] (.names)                                                                          0.017     0.892
$abc$149209$abc$56319$auto_711.in[1] (.names)                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.119     1.077
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.286     1.363
data arrival time                                                                                                              1.363

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.363
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.612


#Path 40
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
$abc$288670$new_new_n3234__.in[2] (.names)                                                                           0.066     0.874
$abc$288670$new_new_n3234__.out[0] (.names)                                                                          0.017     0.892
$abc$149209$abc$56319$auto_711.in[1] (.names)                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.119     1.077
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                        0.286     1.363
data arrival time                                                                                                              1.363

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                        0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.363
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.612


#Path 41
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
$abc$288670$new_new_n3234__.in[2] (.names)                                                                           0.066     0.874
$abc$288670$new_new_n3234__.out[0] (.names)                                                                          0.017     0.892
$abc$149209$abc$56319$auto_711.in[1] (.names)                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.119     1.077
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.286     1.363
data arrival time                                                                                                              1.363

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.363
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.612


#Path 42
Startpoint: $ibuf_i_rst_an.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_rst_an.inpad[0] (.input)                                                                                     0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre)                       1.364     1.364
data arrival time                                                                                                              1.364

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.364
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.613


#Path 43
Startpoint: $ibuf_i_rst_an.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_rst_an.inpad[0] (.input)                                                                                     0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre)                       1.364     1.364
data arrival time                                                                                                              1.364

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.364
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.613


#Path 44
Startpoint: $ibuf_i_rst_an.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_rst_an.inpad[0] (.input)                                                                                     0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre)                       1.364     1.364
data arrival time                                                                                                              1.364

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.364
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.613


#Path 45
Startpoint: $ibuf_i_rst_an.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_rst_an.inpad[0] (.input)                                                                                     0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre)                       1.364     1.364
data arrival time                                                                                                              1.364

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.364
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.613


#Path 46
Startpoint: $ibuf_i_rst_an.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_rst_an.inpad[0] (.input)                                                                                     0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre)                       1.364     1.364
data arrival time                                                                                                              1.364

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.364
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.613


#Path 47
Startpoint: $ibuf_i_rst_an.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_rst_an.inpad[0] (.input)                                                                                     0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre)                       1.364     1.364
data arrival time                                                                                                              1.364

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.364
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.613


#Path 48
Startpoint: $ibuf_i_rst_an.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_rst_an.inpad[0] (.input)                                                                                     0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre)                       1.364     1.364
data arrival time                                                                                                              1.364

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.364
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.613


#Path 49
Startpoint: $ibuf_i_rst_an.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_rst_an.inpad[0] (.input)                                                                                     0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre)                       1.364     1.364
data arrival time                                                                                                              1.364

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.364
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.613


#Path 50
Startpoint: $ibuf_i_rst_an.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_rst_an.inpad[0] (.input)                                                                                     0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre)                       1.364     1.364
data arrival time                                                                                                              1.364

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.364
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.613


#Path 51
Startpoint: $ibuf_i_rst_an.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_rst_an.inpad[0] (.input)                                                                                     0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre)                       1.364     1.364
data arrival time                                                                                                              1.364

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.364
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.613


#Path 52
Startpoint: $ibuf_i_ena.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.r_done.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
$ibuf_i_ena.inpad[0] (.input)                                    0.000     0.000
ppi_commutator.r_done.E[0] (dffnre)                              1.364     1.364
data arrival time                                                          1.364

clock $clk_buf_$ibuf_i_fclk (rise edge)                          0.000     0.000
clock source latency                                             0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                          0.000     0.000
ppi_commutator.r_done.C[0] (dffnre)                              0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.364
--------------------------------------------------------------------------------
slack (MET)                                                                0.613


#Path 53
Startpoint: $ibuf_i_ena.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                0.000     0.000
input external delay                                                                                                0.000     0.000
$ibuf_i_ena.inpad[0] (.input)                                                                                       0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       1.364     1.364
data arrival time                                                                                                             1.364

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                             0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                   0.000     0.779
cell hold time                                                                                                     -0.028     0.751
data required time                                                                                                            0.751
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -0.751
data arrival time                                                                                                             1.364
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   0.613


#Path 54
Startpoint: $ibuf_i_rst_an.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_rst_an.inpad[0] (.input)                                                                                     0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre)                       1.364     1.364
data arrival time                                                                                                              1.364

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.364
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.613


#Path 55
Startpoint: $ibuf_i_rst_an.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_rst_an.inpad[0] (.input)                                                                                     0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre)                       1.364     1.364
data arrival time                                                                                                              1.364

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.364
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.613


#Path 56
Startpoint: $ibuf_i_rst_an.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                0.000     0.000
input external delay                                                                                                0.000     0.000
$ibuf_i_rst_an.inpad[0] (.input)                                                                                    0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre)                       1.367     1.367
data arrival time                                                                                                             1.367

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                             0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                   0.000     0.779
cell hold time                                                                                                     -0.028     0.751
data required time                                                                                                            0.751
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -0.751
data arrival time                                                                                                             1.367
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   0.616


#Path 57
Startpoint: $ibuf_i_rst_an.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_rst_an.inpad[0] (.input)                                                                                     0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre)                       1.367     1.367
data arrival time                                                                                                              1.367

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.367
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.616


#Path 58
Startpoint: $ibuf_i_rst_an.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_rst_an.inpad[0] (.input)                                                                                     0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre)                       1.367     1.367
data arrival time                                                                                                              1.367

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.367
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.616


#Path 59
Startpoint: $ibuf_i_rst_an.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                0.000     0.000
input external delay                                                                                                0.000     0.000
$ibuf_i_rst_an.inpad[0] (.input)                                                                                    0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre)                       1.367     1.367
data arrival time                                                                                                             1.367

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                             0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                   0.000     0.779
cell hold time                                                                                                     -0.028     0.751
data required time                                                                                                            0.751
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -0.751
data arrival time                                                                                                             1.367
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   0.616


#Path 60
Startpoint: $ibuf_i_rst_an.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_rst_an.inpad[0] (.input)                                                                                     0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre)                       1.367     1.367
data arrival time                                                                                                              1.367

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.367
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.616


#Path 61
Startpoint: $ibuf_i_rst_an.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_rst_an.inpad[0] (.input)                                                                                     0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre)                       1.367     1.367
data arrival time                                                                                                              1.367

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.367
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.616


#Path 62
Startpoint: $ibuf_i_rst_an.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_rst_an.inpad[0] (.input)                                                                                     0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre)                       1.367     1.367
data arrival time                                                                                                              1.367

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.367
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.616


#Path 63
Startpoint: $ibuf_i_rst_an.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.r_done.R[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
$ibuf_i_rst_an.inpad[0] (.input)                                 0.000     0.000
ppi_commutator.r_done.R[0] (dffnre)                              1.367     1.367
data arrival time                                                          1.367

clock $clk_buf_$ibuf_i_fclk (rise edge)                          0.000     0.000
clock source latency                                             0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                          0.000     0.000
ppi_commutator.r_done.C[0] (dffnre)                              0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          1.367
--------------------------------------------------------------------------------
slack (MET)                                                                0.616


#Path 64
Startpoint: $ibuf_i_rst_an.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_rst_an.inpad[0] (.input)                                                                                     0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.R[0] (dffnre)                       1.367     1.367
data arrival time                                                                                                              1.367

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.367
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.616


#Path 65
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
$abc$288670$new_new_n3234__.in[2] (.names)                                                                           0.066     0.874
$abc$288670$new_new_n3234__.out[0] (.names)                                                                          0.017     0.892
$abc$149209$abc$56319$auto_711.in[1] (.names)                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.119     1.077
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.405     1.482
data arrival time                                                                                                              1.482

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.482
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.731


#Path 66
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
$abc$288670$new_new_n3234__.in[2] (.names)                                                                           0.066     0.874
$abc$288670$new_new_n3234__.out[0] (.names)                                                                          0.017     0.892
$abc$149209$abc$56319$auto_711.in[1] (.names)                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.119     1.077
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.405     1.482
data arrival time                                                                                                              1.482

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.482
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.731


#Path 67
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
$abc$288670$new_new_n3234__.in[2] (.names)                                                                           0.066     0.874
$abc$288670$new_new_n3234__.out[0] (.names)                                                                          0.017     0.892
$abc$149209$abc$56319$auto_711.in[1] (.names)                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.119     1.077
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.405     1.482
data arrival time                                                                                                              1.482

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.482
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.731


#Path 68
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
$abc$288670$new_new_n3234__.in[2] (.names)                                                                           0.066     0.874
$abc$288670$new_new_n3234__.out[0] (.names)                                                                          0.017     0.892
$abc$149209$abc$56319$auto_711.in[1] (.names)                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.119     1.077
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.405     1.482
data arrival time                                                                                                              1.482

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.482
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.731


#Path 69
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
$abc$288670$new_new_n3234__.in[2] (.names)                                                                           0.066     0.874
$abc$288670$new_new_n3234__.out[0] (.names)                                                                          0.017     0.892
$abc$149209$abc$56319$auto_711.in[1] (.names)                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.119     1.077
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.405     1.482
data arrival time                                                                                                              1.482

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.482
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.731


#Path 70
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
$abc$288670$new_new_n3234__.in[2] (.names)                                                                           0.066     0.874
$abc$288670$new_new_n3234__.out[0] (.names)                                                                          0.017     0.892
$abc$149209$abc$56319$auto_711.in[1] (.names)                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.119     1.077
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.405     1.482
data arrival time                                                                                                              1.482

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.482
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.731


#Path 71
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
$abc$288670$new_new_n3234__.in[2] (.names)                                                                           0.066     0.874
$abc$288670$new_new_n3234__.out[0] (.names)                                                                          0.017     0.892
$abc$149209$abc$56319$auto_711.in[1] (.names)                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.119     1.077
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.405     1.482
data arrival time                                                                                                              1.482

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.482
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.731


#Path 72
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
$abc$288670$new_new_n3234__.in[2] (.names)                                                                           0.066     0.874
$abc$288670$new_new_n3234__.out[0] (.names)                                                                          0.017     0.892
$abc$149209$abc$56319$auto_711.in[1] (.names)                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.119     1.077
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.405     1.482
data arrival time                                                                                                              1.482

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.482
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.731


#Path 73
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
$abc$288670$new_new_n3234__.in[2] (.names)                                                                           0.066     0.874
$abc$288670$new_new_n3234__.out[0] (.names)                                                                          0.017     0.892
$abc$149209$abc$56319$auto_711.in[1] (.names)                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.119     1.077
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.405     1.482
data arrival time                                                                                                              1.482

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.482
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.731


#Path 74
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
$abc$288670$new_new_n3234__.in[2] (.names)                                                                           0.066     0.874
$abc$288670$new_new_n3234__.out[0] (.names)                                                                          0.017     0.892
$abc$149209$abc$56319$auto_711.in[1] (.names)                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.119     1.077
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.405     1.482
data arrival time                                                                                                              1.482

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.482
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.731


#Path 75
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
$abc$288670$new_new_n3234__.in[2] (.names)                                                                           0.066     0.874
$abc$288670$new_new_n3234__.out[0] (.names)                                                                          0.017     0.892
$abc$149209$abc$56319$auto_711.in[1] (.names)                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.119     1.077
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.405     1.482
data arrival time                                                                                                              1.482

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.482
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.731


#Path 76
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
$abc$288670$new_new_n3234__.in[2] (.names)                                                                           0.066     0.874
$abc$288670$new_new_n3234__.out[0] (.names)                                                                          0.017     0.892
$abc$149209$abc$56319$auto_711.in[1] (.names)                                                                        0.066     0.958
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.119     1.077
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.405     1.482
data arrival time                                                                                                              1.482

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.482
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.731


#Path 77
Startpoint: ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                             0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk.Q[0] (dffnre) [clock-to-output]     0.029     0.808
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk.D[0] (dffnre)                       0.866     1.674
data arrival time                                                                                                             1.674

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                             0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                   0.000     0.779
cell hold time                                                                                                     -0.028     0.751
data required time                                                                                                            0.751
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -0.751
data arrival time                                                                                                             1.674
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   0.923


#Path 78
Startpoint: $ibuf_i_ena.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                0.000     0.000
input external delay                                                                                                0.000     0.000
$ibuf_i_ena.inpad[0] (.input)                                                                                       0.000     0.000
$abc$149209$abc$56319$auto_711.in[0] (.names)                                                                       1.364     1.364
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                      0.039     1.403
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.286     1.688
data arrival time                                                                                                             1.688

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                                0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                             0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                   0.000     0.779
cell hold time                                                                                                     -0.028     0.751
data required time                                                                                                            0.751
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -0.751
data arrival time                                                                                                             1.688
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   0.938


#Path 79
Startpoint: $ibuf_i_ena.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_ena.inpad[0] (.input)                                                                                        0.000     0.000
$abc$149209$abc$56319$auto_711.in[0] (.names)                                                                        1.364     1.364
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.039     1.403
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.286     1.688
data arrival time                                                                                                              1.688

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.688
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.938


#Path 80
Startpoint: $ibuf_i_ena.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_ena.inpad[0] (.input)                                                                                        0.000     0.000
$abc$149209$abc$56319$auto_711.in[0] (.names)                                                                        1.364     1.364
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.039     1.403
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.286     1.688
data arrival time                                                                                                              1.688

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.688
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.938


#Path 81
Startpoint: $ibuf_i_ena.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_ena.inpad[0] (.input)                                                                                        0.000     0.000
$abc$149209$abc$56319$auto_711.in[0] (.names)                                                                        1.364     1.364
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.039     1.403
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.286     1.688
data arrival time                                                                                                              1.688

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.688
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.938


#Path 82
Startpoint: $ibuf_i_ena.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_ena.inpad[0] (.input)                                                                                        0.000     0.000
$abc$149209$abc$56319$auto_711.in[0] (.names)                                                                        1.364     1.364
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.039     1.403
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.286     1.688
data arrival time                                                                                                              1.688

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.688
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.938


#Path 83
Startpoint: $ibuf_i_ena.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_ena.inpad[0] (.input)                                                                                        0.000     0.000
$abc$149209$abc$56319$auto_711.in[0] (.names)                                                                        1.364     1.364
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.039     1.403
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.286     1.688
data arrival time                                                                                                              1.688

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.688
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.938


#Path 84
Startpoint: $ibuf_i_ena.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_ena.inpad[0] (.input)                                                                                        0.000     0.000
$abc$149209$abc$56319$auto_711.in[0] (.names)                                                                        1.364     1.364
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.039     1.403
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.286     1.688
data arrival time                                                                                                              1.688

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.688
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    0.938


#Path 85
Startpoint: $ibuf_i_ena.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_ena.inpad[0] (.input)                                                                                        0.000     0.000
$abc$149209$abc$56319$auto_711.in[0] (.names)                                                                        1.364     1.364
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.039     1.403
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.405     1.807
data arrival time                                                                                                              1.807

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.807
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    1.056


#Path 86
Startpoint: $ibuf_i_ena.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_ena.inpad[0] (.input)                                                                                        0.000     0.000
$abc$149209$abc$56319$auto_711.in[0] (.names)                                                                        1.364     1.364
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.039     1.403
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.405     1.807
data arrival time                                                                                                              1.807

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.807
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    1.056


#Path 87
Startpoint: $ibuf_i_ena.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_ena.inpad[0] (.input)                                                                                        0.000     0.000
$abc$149209$abc$56319$auto_711.in[0] (.names)                                                                        1.364     1.364
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.039     1.403
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.405     1.807
data arrival time                                                                                                              1.807

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.807
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    1.056


#Path 88
Startpoint: $ibuf_i_ena.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_ena.inpad[0] (.input)                                                                                        0.000     0.000
$abc$149209$abc$56319$auto_711.in[0] (.names)                                                                        1.364     1.364
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.039     1.403
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.405     1.807
data arrival time                                                                                                              1.807

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.807
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    1.056


#Path 89
Startpoint: $ibuf_i_ena.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_ena.inpad[0] (.input)                                                                                        0.000     0.000
$abc$149209$abc$56319$auto_711.in[0] (.names)                                                                        1.364     1.364
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.039     1.403
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.405     1.807
data arrival time                                                                                                              1.807

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.807
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    1.056


#Path 90
Startpoint: $ibuf_i_ena.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_ena.inpad[0] (.input)                                                                                        0.000     0.000
$abc$149209$abc$56319$auto_711.in[0] (.names)                                                                        1.364     1.364
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.039     1.403
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.405     1.807
data arrival time                                                                                                              1.807

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.807
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    1.056


#Path 91
Startpoint: $ibuf_i_ena.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_ena.inpad[0] (.input)                                                                                        0.000     0.000
$abc$149209$abc$56319$auto_711.in[0] (.names)                                                                        1.364     1.364
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.039     1.403
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.405     1.807
data arrival time                                                                                                              1.807

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.807
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    1.056


#Path 92
Startpoint: $ibuf_i_ena.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_ena.inpad[0] (.input)                                                                                        0.000     0.000
$abc$149209$abc$56319$auto_711.in[0] (.names)                                                                        1.364     1.364
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.039     1.403
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.405     1.807
data arrival time                                                                                                              1.807

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.807
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    1.056


#Path 93
Startpoint: $ibuf_i_ena.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_ena.inpad[0] (.input)                                                                                        0.000     0.000
$abc$149209$abc$56319$auto_711.in[0] (.names)                                                                        1.364     1.364
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.039     1.403
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.405     1.807
data arrival time                                                                                                              1.807

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.807
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    1.056


#Path 94
Startpoint: $ibuf_i_ena.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_ena.inpad[0] (.input)                                                                                        0.000     0.000
$abc$149209$abc$56319$auto_711.in[0] (.names)                                                                        1.364     1.364
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.039     1.403
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.405     1.807
data arrival time                                                                                                              1.807

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.807
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    1.056


#Path 95
Startpoint: $ibuf_i_ena.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_ena.inpad[0] (.input)                                                                                        0.000     0.000
$abc$149209$abc$56319$auto_711.in[0] (.names)                                                                        1.364     1.364
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.039     1.403
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.405     1.807
data arrival time                                                                                                              1.807

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.807
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    1.056


#Path 96
Startpoint: $ibuf_i_ena.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre clocked by $clk_buf_$ibuf_i_fclk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
$ibuf_i_ena.inpad[0] (.input)                                                                                        0.000     0.000
$abc$149209$abc$56319$auto_711.in[0] (.names)                                                                        1.364     1.364
$abc$149209$abc$56319$auto_711.out[0] (.names)                                                                       0.039     1.403
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk.E[0] (dffnre)                       0.405     1.807
data arrival time                                                                                                              1.807

clock $clk_buf_$ibuf_i_fclk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                 0.000     0.000
$clk_buf_$ibuf_i_fclk.inpad[0] (.input)                                                                              0.000     0.000
ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk.C[0] (dffnre)                       0.779     0.779
clock uncertainty                                                                                                    0.000     0.779
cell hold time                                                                                                      -0.028     0.751
data required time                                                                                                             0.751
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -0.751
data arrival time                                                                                                              1.807
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    1.056


#Path 97
Startpoint: $ibuf_i_ena.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data[13].E[0] (dffre clocked by $clk_buf_$ibuf_i_clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
$ibuf_i_ena.inpad[0] (.input)                                                               0.000     0.000
ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data[13].E[0] (dffre)                       1.900     1.900
data arrival time                                                                                     1.900

clock $clk_buf_$ibuf_i_clk (rise edge)                                                      0.000     0.000
clock source latency                                                                        0.000     0.000
$clk_buf_$ibuf_i_clk.inpad[0] (.input)                                                      0.000     0.000
ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data[13].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.900
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.150


#Path 98
Startpoint: $ibuf_i_rst_an.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data[17].R[0] (dffre clocked by $clk_buf_$ibuf_i_clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
$ibuf_i_rst_an.inpad[0] (.input)                                                            0.000     0.000
ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data[17].R[0] (dffre)                       1.900     1.900
data arrival time                                                                                     1.900

clock $clk_buf_$ibuf_i_clk (rise edge)                                                      0.000     0.000
clock source latency                                                                        0.000     0.000
$clk_buf_$ibuf_i_clk.inpad[0] (.input)                                                      0.000     0.000
ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data[17].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.900
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.150


#Path 99
Startpoint: $ibuf_i_ena.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data[12].E[0] (dffre clocked by $clk_buf_$ibuf_i_clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
$ibuf_i_ena.inpad[0] (.input)                                                               0.000     0.000
ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data[12].E[0] (dffre)                       1.900     1.900
data arrival time                                                                                     1.900

clock $clk_buf_$ibuf_i_clk (rise edge)                                                      0.000     0.000
clock source latency                                                                        0.000     0.000
$clk_buf_$ibuf_i_clk.inpad[0] (.input)                                                      0.000     0.000
ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data[12].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.900
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.150


#Path 100
Startpoint: $ibuf_i_rst_an.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data[16].R[0] (dffre clocked by $clk_buf_$ibuf_i_clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
$ibuf_i_rst_an.inpad[0] (.input)                                                            0.000     0.000
ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data[16].R[0] (dffre)                       1.900     1.900
data arrival time                                                                                     1.900

clock $clk_buf_$ibuf_i_clk (rise edge)                                                      0.000     0.000
clock source latency                                                                        0.000     0.000
$clk_buf_$ibuf_i_clk.inpad[0] (.input)                                                      0.000     0.000
ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data[16].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                           0.000     0.779
cell hold time                                                                             -0.028     0.751
data required time                                                                                    0.751
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.751
data arrival time                                                                                     1.900
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.150


#End of timing report
