$date today $end
$timescale 1 ps $end
$scope module logic_gate $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c $end
$var wire 1 $ d $end
$var wire 1 % e $end
$var wire 2 & f $end
$scope module gates $end
$scope module StaticLevel__StaticLevel_ $end
$var wire 1 ' L $end
$var wire 1 ( H $end
$upscope $end
$scope module U5__NOT_ $end
$var wire 1 ) A $end
$var wire 1 * Y $end
$upscope $end
$scope module U6__AND_ $end
$var wire 1 + A $end
$var wire 1 , B $end
$var wire 1 - Y $end
$upscope $end
$scope module U7__NOR_ $end
$var wire 1 . A $end
$var wire 1 / B $end
$var wire 1 0 Y $end
$upscope $end
$scope module U8__NOR_ $end
$var wire 1 1 A $end
$var wire 1 2 B $end
$var wire 1 3 Y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
X#
1$
1%
b0 &
X'
X(
X)
1*
0+
0,
X-
0.
0/
X0
X1
X2
13
$end
#92
0-
01
0#
#204
10
1)
12
#248
0*
0$
#305
03
0%
#100000
b10 &
1!
1+
1.
#100204
00
0)
02
#100247
1*
1$
#100304
13
1%
#200000
b1 &
0!
0+
0.
1"
1,
1/
#300000
b11 &
1!
1+
1.
#300092
1-
11
1#
#300193
03
0%
#400000
b0 &
0!
0+
0.
0"
0,
0/
#400092
0-
01
0#
#400193
13
1%
#400204
10
1)
12
#400248
0*
0$
#400305
03
0%
#500000
b10 &
1!
1+
1.
#500204
00
0)
02
#500248
1*
1$
#500305
13
1%
#600000
b1 &
0!
0+
0.
1"
1,
1/
#700000
b11 &
1!
1+
1.
#700092
1-
11
1#
#700193
03
0%
#800000
b0 &
0!
0+
0.
0"
0,
0/
#800092
0-
01
0#
#800193
13
1%
#800204
10
1)
12
#800247
0*
0$
#800305
03
0%
#900000
b10 &
1!
1+
1.
#900204
00
0)
02
#900247
1*
1$
#900305
13
1%
#1000000
b1 &
0!
0+
0.
1"
1,
1/
#1100000
b11 &
1!
1+
1.
#1100092
1-
11
1#
#1100193
03
0%
#1200000
b0 &
0!
0+
0.
0"
0,
0/
#1200092
0-
01
0#
#1200193
13
1%
#1200204
10
1)
12
#1200248
0*
0$
#1200305
03
0%
#1300000
b10 &
1!
1+
1.
#1300204
00
0)
02
#1300248
1*
1$
#1300305
13
1%
#1400000
b1 &
0!
0+
0.
1"
1,
1/
#1500000
b11 &
1!
1+
1.
#1500092
1-
11
1#
#1500193
03
0%
