// Seed: 2566131748
module module_0 #(
    parameter id_10 = 32'd30,
    parameter id_5  = 32'd63
) (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  bit [-1 : 1] id_3, id_4, _id_5, id_6, id_7, id_8, id_9, _id_10;
  always @(id_8) begin : LABEL_0
    if (-1) begin : LABEL_1
      id_3 = id_6 ? -1 : -1'b0;
    end
  end
  assign module_1.id_1 = 0;
  logic [7:0][1 : id_10] id_11;
  assign id_11[id_5] = id_1;
  wire id_12;
  parameter id_13 = 1;
  localparam id_14 = 1;
endmodule
module module_1 (
    output tri id_0
    , id_3,
    output supply0 id_1
);
  tri id_4 = 1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
