// Seed: 1944114259
program module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  assign module_1.id_0 = 0;
  input wire id_2;
  input wire id_1;
  logic id_4;
  assign id_4 = (-1);
endprogram
module module_1 #(
    parameter id_2 = 32'd25
) (
    output supply0 id_0
);
  wire _id_2, id_3, id_4[id_2 : 1];
  assign id_2 = id_2;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
module module_2 #(
    parameter id_10 = 32'd17,
    parameter id_5  = 32'd97
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8[id_10 : id_5],
    id_9,
    _id_10,
    id_11
);
  input wire id_11;
  inout wire _id_10;
  output wire id_9;
  output logic [7:0] id_8;
  output tri0 id_7;
  input wire id_6;
  inout wire _id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout tri1 id_1;
  logic id_12;
  wire id_13, id_14;
  assign id_7 = -1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_14
  );
  assign id_1 = 1 != {1};
endmodule
