LUT7TDP.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/LUT7TDP/sim/LUT7TDP.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
