{
  "design": {
    "design_info": {
      "boundary_crc": "0xE6B010E4C3A7847B",
      "device": "xcvu13p-fhgb2104-2L-e",
      "gen_directory": "./src/xdma_ddr4x4_bd/xdma_ddr4x4",
      "name": "xdma_ddr4x4",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "xdma_0": "",
      "util_ds_buf_0": "",
      "DDR4x4": {
        "ddr4_1": "",
        "ddr4_2": "",
        "ddr4_3": "",
        "ddr4_0": "",
        "axi_interconnect_0": {
          "xbar": "",
          "s00_couplers": {
            "auto_cc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {
            "auto_cc": ""
          },
          "m02_couplers": {
            "auto_cc": ""
          },
          "m03_couplers": {
            "auto_cc": ""
          }
        },
        "util_vector_logic_0": "",
        "proc_sys_reset_0": "",
        "util_vector_logic_1": "",
        "util_vector_logic_2": "",
        "util_vector_logic_3": "",
        "proc_sys_reset_1": "",
        "proc_sys_reset_2": "",
        "proc_sys_reset_3": ""
      },
      "axi_gpio_0": ""
    },
    "interface_ports": {
      "pcie_ref": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "pcie_ref_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "pcie_ref_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "pcie_lane": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0",
        "port_maps": {
          "rxn": {
            "physical_name": "pcie_lane_rxn",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "rxp": {
            "physical_name": "pcie_lane_rxp",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "txn": {
            "physical_name": "pcie_lane_txn",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "txp": {
            "physical_name": "pcie_lane_txp",
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "c3_ddr4": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "user_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "user_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "16",
            "value_src": "user_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "user_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "user_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "user_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "DM_NO_DBI",
            "value_src": "user_prop"
          },
          "DATA_WIDTH": {
            "value": "64",
            "value_src": "user_prop"
          },
          "MEMORY_PART": {
            "value": "MT40A512M16HA-083E",
            "value_src": "user_prop"
          },
          "MEMORY_TYPE": {
            "value": "Components",
            "value_src": "user_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "user_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "user_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "user_prop"
          }
        },
        "port_maps": {
          "ACT_N": {
            "physical_name": "c3_ddr4_act_n",
            "direction": "O"
          },
          "ADR": {
            "physical_name": "c3_ddr4_adr",
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "BA": {
            "physical_name": "c3_ddr4_ba",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BG": {
            "physical_name": "c3_ddr4_bg",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_C": {
            "physical_name": "c3_ddr4_ck_c",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_T": {
            "physical_name": "c3_ddr4_ck_t",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE": {
            "physical_name": "c3_ddr4_cke",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CS_N": {
            "physical_name": "c3_ddr4_cs_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DM_N": {
            "physical_name": "c3_ddr4_dm_n",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "DQ": {
            "physical_name": "c3_ddr4_dq",
            "direction": "IO",
            "left": "63",
            "right": "0"
          },
          "DQS_C": {
            "physical_name": "c3_ddr4_dqs_c",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "DQS_T": {
            "physical_name": "c3_ddr4_dqs_t",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "ODT": {
            "physical_name": "c3_ddr4_odt",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "c3_ddr4_reset_n",
            "direction": "O"
          }
        }
      },
      "c2_ddr4": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "user_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "user_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "16",
            "value_src": "user_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "user_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "user_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "user_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "DM_NO_DBI",
            "value_src": "user_prop"
          },
          "DATA_WIDTH": {
            "value": "64",
            "value_src": "user_prop"
          },
          "MEMORY_PART": {
            "value": "MT40A512M16HA-083E",
            "value_src": "user_prop"
          },
          "MEMORY_TYPE": {
            "value": "Components",
            "value_src": "user_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "user_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "user_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "user_prop"
          }
        },
        "port_maps": {
          "ACT_N": {
            "physical_name": "c2_ddr4_act_n",
            "direction": "O"
          },
          "ADR": {
            "physical_name": "c2_ddr4_adr",
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "BA": {
            "physical_name": "c2_ddr4_ba",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BG": {
            "physical_name": "c2_ddr4_bg",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_C": {
            "physical_name": "c2_ddr4_ck_c",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_T": {
            "physical_name": "c2_ddr4_ck_t",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE": {
            "physical_name": "c2_ddr4_cke",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CS_N": {
            "physical_name": "c2_ddr4_cs_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DM_N": {
            "physical_name": "c2_ddr4_dm_n",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "DQ": {
            "physical_name": "c2_ddr4_dq",
            "direction": "IO",
            "left": "63",
            "right": "0"
          },
          "DQS_C": {
            "physical_name": "c2_ddr4_dqs_c",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "DQS_T": {
            "physical_name": "c2_ddr4_dqs_t",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "ODT": {
            "physical_name": "c2_ddr4_odt",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "c2_ddr4_reset_n",
            "direction": "O"
          }
        }
      },
      "c0_ddr4": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "user_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "user_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "16",
            "value_src": "user_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "user_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "user_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "user_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "DM_NO_DBI",
            "value_src": "user_prop"
          },
          "DATA_WIDTH": {
            "value": "64",
            "value_src": "user_prop"
          },
          "MEMORY_PART": {
            "value": "MT40A512M16HA-083E",
            "value_src": "user_prop"
          },
          "MEMORY_TYPE": {
            "value": "Components",
            "value_src": "user_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "user_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "user_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "user_prop"
          }
        },
        "port_maps": {
          "ACT_N": {
            "physical_name": "c0_ddr4_act_n",
            "direction": "O"
          },
          "ADR": {
            "physical_name": "c0_ddr4_adr",
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "BA": {
            "physical_name": "c0_ddr4_ba",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BG": {
            "physical_name": "c0_ddr4_bg",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_C": {
            "physical_name": "c0_ddr4_ck_c",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_T": {
            "physical_name": "c0_ddr4_ck_t",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE": {
            "physical_name": "c0_ddr4_cke",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CS_N": {
            "physical_name": "c0_ddr4_cs_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DM_N": {
            "physical_name": "c0_ddr4_dm_n",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "DQ": {
            "physical_name": "c0_ddr4_dq",
            "direction": "IO",
            "left": "63",
            "right": "0"
          },
          "DQS_C": {
            "physical_name": "c0_ddr4_dqs_c",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "DQS_T": {
            "physical_name": "c0_ddr4_dqs_t",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "ODT": {
            "physical_name": "c0_ddr4_odt",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "c0_ddr4_reset_n",
            "direction": "O"
          }
        }
      },
      "c1_ddr4": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "user_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "user_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "16",
            "value_src": "user_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "user_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "user_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "user_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "DM_NO_DBI",
            "value_src": "user_prop"
          },
          "DATA_WIDTH": {
            "value": "64",
            "value_src": "user_prop"
          },
          "MEMORY_PART": {
            "value": "MT40A512M16HA-083E",
            "value_src": "user_prop"
          },
          "MEMORY_TYPE": {
            "value": "Components",
            "value_src": "user_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "user_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "user_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "user_prop"
          }
        },
        "port_maps": {
          "ACT_N": {
            "physical_name": "c1_ddr4_act_n",
            "direction": "O"
          },
          "ADR": {
            "physical_name": "c1_ddr4_adr",
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "BA": {
            "physical_name": "c1_ddr4_ba",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BG": {
            "physical_name": "c1_ddr4_bg",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_C": {
            "physical_name": "c1_ddr4_ck_c",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_T": {
            "physical_name": "c1_ddr4_ck_t",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE": {
            "physical_name": "c1_ddr4_cke",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CS_N": {
            "physical_name": "c1_ddr4_cs_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DM_N": {
            "physical_name": "c1_ddr4_dm_n",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "DQ": {
            "physical_name": "c1_ddr4_dq",
            "direction": "IO",
            "left": "63",
            "right": "0"
          },
          "DQS_C": {
            "physical_name": "c1_ddr4_dqs_c",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "DQS_T": {
            "physical_name": "c1_ddr4_dqs_t",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "ODT": {
            "physical_name": "c1_ddr4_odt",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "c1_ddr4_reset_n",
            "direction": "O"
          }
        }
      },
      "c1_ddr4_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "400000000"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "c1_ddr4_clk_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "c1_ddr4_clk_clk_p",
            "direction": "I"
          }
        }
      },
      "c2_ddr4_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "400000000"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "c2_ddr4_clk_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "c2_ddr4_clk_clk_p",
            "direction": "I"
          }
        }
      },
      "c3_ddr4_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "400000000"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "c3_ddr4_clk_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "c3_ddr4_clk_clk_p",
            "direction": "I"
          }
        }
      },
      "c0_ddr4_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "400000000"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "c0_ddr4_clk_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "c0_ddr4_clk_clk_p",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "pcie_perst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "pcie_link_up": {
        "direction": "O"
      }
    },
    "components": {
      "xdma_0": {
        "vlnv": "xilinx.com:ip:xdma:4.1",
        "ip_revision": "26",
        "xci_name": "xdma_ddr4x4_xdma_0_0",
        "xci_path": "ip/xdma_ddr4x4_xdma_0_0/xdma_ddr4x4_xdma_0_0.xci",
        "inst_hier_path": "xdma_0",
        "parameters": {
          "axilite_master_en": {
            "value": "true"
          },
          "pl_link_cap_max_link_speed": {
            "value": "8.0_GT/s"
          },
          "pl_link_cap_max_link_width": {
            "value": "X16"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          },
          "M_AXI_LITE": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI_LITE",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "16E",
              "width": "64"
            },
            "M_AXI_LITE": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "xdma_ddr4x4_util_ds_buf_0_0",
        "xci_path": "ip/xdma_ddr4x4_util_ds_buf_0_0/xdma_ddr4x4_util_ds_buf_0_0.xci",
        "inst_hier_path": "util_ds_buf_0",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      },
      "DDR4x4": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "c3_ddr4": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          },
          "c2_ddr4": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          },
          "c0_ddr4": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          },
          "c1_ddr4": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          },
          "c1_ddr4_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "c2_ddr4_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "c3_ddr4_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "c0_ddr4_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          }
        },
        "ports": {
          "S00_ACLK": {
            "direction": "I"
          },
          "S00_ARESETN": {
            "direction": "I"
          }
        },
        "components": {
          "ddr4_1": {
            "vlnv": "xilinx.com:ip:ddr4:2.2",
            "ip_revision": "20",
            "xci_name": "xdma_ddr4x4_ddr4_0_1",
            "xci_path": "ip/xdma_ddr4x4_ddr4_0_1/xdma_ddr4x4_ddr4_0_1.xci",
            "inst_hier_path": "DDR4x4/ddr4_1",
            "parameters": {
              "C0.DDR4_AxiArbitrationScheme": {
                "value": "RD_PRI_REG"
              },
              "C0.DDR4_AxiDataWidth": {
                "value": "512"
              },
              "C0.DDR4_AxiIDWidth": {
                "value": "8"
              },
              "C0.DDR4_CasLatency": {
                "value": "16"
              },
              "C0.DDR4_CasWriteLatency": {
                "value": "12"
              },
              "C0.DDR4_DataMask": {
                "value": "DM_NO_DBI"
              },
              "C0.DDR4_DataWidth": {
                "value": "64"
              },
              "C0.DDR4_InputClockPeriod": {
                "value": "2499"
              },
              "C0.DDR4_Mem_Add_Map": {
                "value": "ROW_COLUMN_BANK"
              },
              "C0.DDR4_MemoryPart": {
                "value": "MT40A512M16HA-083E"
              },
              "C0.DDR4_MemoryType": {
                "value": "Components"
              },
              "C0.DDR4_MemoryVoltage": {
                "value": "1.2V"
              },
              "C0.DDR4_Ordering": {
                "value": "Normal"
              },
              "C0.DDR4_PhyClockRatio": {
                "value": "4:1"
              },
              "C0.DDR4_Slot": {
                "value": "Single"
              },
              "C0.DDR4_TimePeriod": {
                "value": "833"
              }
            },
            "interface_ports": {
              "C0_DDR4_S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "C0_DDR4_MEMORY_MAP"
              }
            },
            "addressing": {
              "memory_maps": {
                "C0_DDR4_MEMORY_MAP": {
                  "address_blocks": {
                    "C0_DDR4_ADDRESS_BLOCK": {
                      "base_address": "0",
                      "range": "4G",
                      "width": "32",
                      "usage": "memory",
                      "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                      "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
                    }
                  }
                }
              }
            }
          },
          "ddr4_2": {
            "vlnv": "xilinx.com:ip:ddr4:2.2",
            "ip_revision": "20",
            "xci_name": "xdma_ddr4x4_ddr4_0_2",
            "xci_path": "ip/xdma_ddr4x4_ddr4_0_2/xdma_ddr4x4_ddr4_0_2.xci",
            "inst_hier_path": "DDR4x4/ddr4_2",
            "parameters": {
              "C0.DDR4_AxiArbitrationScheme": {
                "value": "RD_PRI_REG"
              },
              "C0.DDR4_AxiDataWidth": {
                "value": "512"
              },
              "C0.DDR4_AxiIDWidth": {
                "value": "8"
              },
              "C0.DDR4_CasLatency": {
                "value": "16"
              },
              "C0.DDR4_CasWriteLatency": {
                "value": "12"
              },
              "C0.DDR4_DataMask": {
                "value": "DM_NO_DBI"
              },
              "C0.DDR4_DataWidth": {
                "value": "64"
              },
              "C0.DDR4_InputClockPeriod": {
                "value": "2499"
              },
              "C0.DDR4_Mem_Add_Map": {
                "value": "ROW_COLUMN_BANK"
              },
              "C0.DDR4_MemoryPart": {
                "value": "MT40A512M16HA-083E"
              },
              "C0.DDR4_MemoryType": {
                "value": "Components"
              },
              "C0.DDR4_MemoryVoltage": {
                "value": "1.2V"
              },
              "C0.DDR4_Ordering": {
                "value": "Normal"
              },
              "C0.DDR4_PhyClockRatio": {
                "value": "4:1"
              },
              "C0.DDR4_Slot": {
                "value": "Single"
              },
              "C0.DDR4_TimePeriod": {
                "value": "833"
              }
            },
            "interface_ports": {
              "C0_DDR4_S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "C0_DDR4_MEMORY_MAP"
              }
            },
            "addressing": {
              "memory_maps": {
                "C0_DDR4_MEMORY_MAP": {
                  "address_blocks": {
                    "C0_DDR4_ADDRESS_BLOCK": {
                      "base_address": "0",
                      "range": "4G",
                      "width": "32",
                      "usage": "memory",
                      "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                      "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
                    }
                  }
                }
              }
            }
          },
          "ddr4_3": {
            "vlnv": "xilinx.com:ip:ddr4:2.2",
            "ip_revision": "20",
            "xci_name": "xdma_ddr4x4_ddr4_0_3",
            "xci_path": "ip/xdma_ddr4x4_ddr4_0_3/xdma_ddr4x4_ddr4_0_3.xci",
            "inst_hier_path": "DDR4x4/ddr4_3",
            "parameters": {
              "C0.DDR4_AxiArbitrationScheme": {
                "value": "RD_PRI_REG"
              },
              "C0.DDR4_AxiDataWidth": {
                "value": "512"
              },
              "C0.DDR4_AxiIDWidth": {
                "value": "8"
              },
              "C0.DDR4_CasLatency": {
                "value": "16"
              },
              "C0.DDR4_CasWriteLatency": {
                "value": "12"
              },
              "C0.DDR4_DataMask": {
                "value": "DM_NO_DBI"
              },
              "C0.DDR4_DataWidth": {
                "value": "64"
              },
              "C0.DDR4_InputClockPeriod": {
                "value": "2499"
              },
              "C0.DDR4_Mem_Add_Map": {
                "value": "ROW_COLUMN_BANK"
              },
              "C0.DDR4_MemoryPart": {
                "value": "MT40A512M16HA-083E"
              },
              "C0.DDR4_MemoryType": {
                "value": "Components"
              },
              "C0.DDR4_MemoryVoltage": {
                "value": "1.2V"
              },
              "C0.DDR4_Ordering": {
                "value": "Normal"
              },
              "C0.DDR4_PhyClockRatio": {
                "value": "4:1"
              },
              "C0.DDR4_Slot": {
                "value": "Single"
              },
              "C0.DDR4_TimePeriod": {
                "value": "833"
              }
            },
            "interface_ports": {
              "C0_DDR4_S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "C0_DDR4_MEMORY_MAP"
              }
            },
            "addressing": {
              "memory_maps": {
                "C0_DDR4_MEMORY_MAP": {
                  "address_blocks": {
                    "C0_DDR4_ADDRESS_BLOCK": {
                      "base_address": "0",
                      "range": "4G",
                      "width": "32",
                      "usage": "memory",
                      "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                      "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
                    }
                  }
                }
              }
            }
          },
          "ddr4_0": {
            "vlnv": "xilinx.com:ip:ddr4:2.2",
            "ip_revision": "20",
            "xci_name": "xdma_ddr4x4_ddr4_0_0",
            "xci_path": "ip/xdma_ddr4x4_ddr4_0_0/xdma_ddr4x4_ddr4_0_0.xci",
            "inst_hier_path": "DDR4x4/ddr4_0",
            "parameters": {
              "C0.DDR4_AxiArbitrationScheme": {
                "value": "RD_PRI_REG"
              },
              "C0.DDR4_AxiDataWidth": {
                "value": "512"
              },
              "C0.DDR4_AxiIDWidth": {
                "value": "8"
              },
              "C0.DDR4_CasLatency": {
                "value": "16"
              },
              "C0.DDR4_CasWriteLatency": {
                "value": "12"
              },
              "C0.DDR4_DataMask": {
                "value": "DM_NO_DBI"
              },
              "C0.DDR4_DataWidth": {
                "value": "64"
              },
              "C0.DDR4_InputClockPeriod": {
                "value": "2499"
              },
              "C0.DDR4_Mem_Add_Map": {
                "value": "ROW_COLUMN_BANK"
              },
              "C0.DDR4_MemoryPart": {
                "value": "MT40A512M16HA-083E"
              },
              "C0.DDR4_MemoryType": {
                "value": "Components"
              },
              "C0.DDR4_MemoryVoltage": {
                "value": "1.2V"
              },
              "C0.DDR4_Ordering": {
                "value": "Normal"
              },
              "C0.DDR4_PhyClockRatio": {
                "value": "4:1"
              },
              "C0.DDR4_Slot": {
                "value": "Single"
              },
              "C0.DDR4_TimePeriod": {
                "value": "833"
              }
            },
            "interface_ports": {
              "C0_DDR4_S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "C0_DDR4_MEMORY_MAP"
              }
            },
            "addressing": {
              "memory_maps": {
                "C0_DDR4_MEMORY_MAP": {
                  "address_blocks": {
                    "C0_DDR4_ADDRESS_BLOCK": {
                      "base_address": "0",
                      "range": "4G",
                      "width": "32",
                      "usage": "memory",
                      "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                      "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
                    }
                  }
                }
              }
            }
          },
          "axi_interconnect_0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/xdma_ddr4x4_axi_interconnect_0_0/xdma_ddr4x4_axi_interconnect_0_0.xci",
            "inst_hier_path": "DDR4x4/axi_interconnect_0",
            "xci_name": "xdma_ddr4x4_axi_interconnect_0_0",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "ip_revision": "30",
                "xci_name": "xdma_ddr4x4_xbar_0",
                "xci_path": "ip/xdma_ddr4x4_xbar_0/xdma_ddr4x4_xbar_0.xci",
                "inst_hier_path": "DDR4x4/axi_interconnect_0/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "4"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "ip_revision": "28",
                    "xci_name": "xdma_ddr4x4_auto_cc_3",
                    "xci_path": "ip/xdma_ddr4x4_auto_cc_3/xdma_ddr4x4_auto_cc_3.xci",
                    "inst_hier_path": "DDR4x4/axi_interconnect_0/s00_couplers/auto_cc",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_cc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "ip_revision": "28",
                    "xci_name": "xdma_ddr4x4_auto_cc_0",
                    "xci_path": "ip/xdma_ddr4x4_auto_cc_0/xdma_ddr4x4_auto_cc_0.xci",
                    "inst_hier_path": "DDR4x4/axi_interconnect_0/m01_couplers/auto_cc",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_cc_to_m01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "m01_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "ip_revision": "28",
                    "xci_name": "xdma_ddr4x4_auto_cc_1",
                    "xci_path": "ip/xdma_ddr4x4_auto_cc_1/xdma_ddr4x4_auto_cc_1.xci",
                    "inst_hier_path": "DDR4x4/axi_interconnect_0/m02_couplers/auto_cc",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_cc_to_m02_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "m02_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "ip_revision": "28",
                    "xci_name": "xdma_ddr4x4_auto_cc_2",
                    "xci_path": "ip/xdma_ddr4x4_auto_cc_2/xdma_ddr4x4_auto_cc_2.xci",
                    "inst_hier_path": "DDR4x4/axi_interconnect_0/m03_couplers/auto_cc",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_cc_to_m03_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "m03_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "m00_couplers/M_AXI",
                  "M00_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "m01_couplers/M_AXI",
                  "M01_AXI"
                ]
              },
              "m02_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "m02_couplers/M_AXI",
                  "M02_AXI"
                ]
              },
              "m03_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "m03_couplers/M_AXI",
                  "M03_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              },
              "M03_ACLK_1": {
                "ports": [
                  "M03_ACLK",
                  "m03_couplers/M_ACLK"
                ]
              },
              "M03_ARESETN_1": {
                "ports": [
                  "M03_ARESETN",
                  "m03_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "axi_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN"
                ]
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "ip_revision": "3",
            "xci_name": "xdma_ddr4x4_util_vector_logic_0_0",
            "xci_path": "ip/xdma_ddr4x4_util_vector_logic_0_0/xdma_ddr4x4_util_vector_logic_0_0.xci",
            "inst_hier_path": "DDR4x4/util_vector_logic_0",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "proc_sys_reset_0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "14",
            "xci_name": "xdma_ddr4x4_proc_sys_reset_0_0",
            "xci_path": "ip/xdma_ddr4x4_proc_sys_reset_0_0/xdma_ddr4x4_proc_sys_reset_0_0.xci",
            "inst_hier_path": "DDR4x4/proc_sys_reset_0"
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "ip_revision": "3",
            "xci_name": "xdma_ddr4x4_util_vector_logic_0_1",
            "xci_path": "ip/xdma_ddr4x4_util_vector_logic_0_1/xdma_ddr4x4_util_vector_logic_0_1.xci",
            "inst_hier_path": "DDR4x4/util_vector_logic_1",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_2": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "ip_revision": "3",
            "xci_name": "xdma_ddr4x4_util_vector_logic_1_0",
            "xci_path": "ip/xdma_ddr4x4_util_vector_logic_1_0/xdma_ddr4x4_util_vector_logic_1_0.xci",
            "inst_hier_path": "DDR4x4/util_vector_logic_2",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_3": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "ip_revision": "3",
            "xci_name": "xdma_ddr4x4_util_vector_logic_2_0",
            "xci_path": "ip/xdma_ddr4x4_util_vector_logic_2_0/xdma_ddr4x4_util_vector_logic_2_0.xci",
            "inst_hier_path": "DDR4x4/util_vector_logic_3",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "proc_sys_reset_1": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "14",
            "xci_name": "xdma_ddr4x4_proc_sys_reset_0_1",
            "xci_path": "ip/xdma_ddr4x4_proc_sys_reset_0_1/xdma_ddr4x4_proc_sys_reset_0_1.xci",
            "inst_hier_path": "DDR4x4/proc_sys_reset_1"
          },
          "proc_sys_reset_2": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "14",
            "xci_name": "xdma_ddr4x4_proc_sys_reset_1_0",
            "xci_path": "ip/xdma_ddr4x4_proc_sys_reset_1_0/xdma_ddr4x4_proc_sys_reset_1_0.xci",
            "inst_hier_path": "DDR4x4/proc_sys_reset_2"
          },
          "proc_sys_reset_3": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "14",
            "xci_name": "xdma_ddr4x4_proc_sys_reset_1_1",
            "xci_path": "ip/xdma_ddr4x4_proc_sys_reset_1_1/xdma_ddr4x4_proc_sys_reset_1_1.xci",
            "inst_hier_path": "DDR4x4/proc_sys_reset_3"
          }
        },
        "interface_nets": {
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M00_AXI",
              "ddr4_0/C0_DDR4_S_AXI"
            ]
          },
          "axi_interconnect_0_M01_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M01_AXI",
              "ddr4_1/C0_DDR4_S_AXI"
            ]
          },
          "axi_interconnect_0_M02_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M02_AXI",
              "ddr4_2/C0_DDR4_S_AXI"
            ]
          },
          "axi_interconnect_0_M03_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M03_AXI",
              "ddr4_3/C0_DDR4_S_AXI"
            ]
          },
          "c0_ddr4_clk_1": {
            "interface_ports": [
              "c0_ddr4_clk",
              "ddr4_0/C0_SYS_CLK"
            ]
          },
          "c1_ddr4_clk_1": {
            "interface_ports": [
              "c1_ddr4_clk",
              "ddr4_1/C0_SYS_CLK"
            ]
          },
          "c2_ddr4_clk_1": {
            "interface_ports": [
              "c2_ddr4_clk",
              "ddr4_2/C0_SYS_CLK"
            ]
          },
          "c3_ddr4_clk_1": {
            "interface_ports": [
              "c3_ddr4_clk",
              "ddr4_3/C0_SYS_CLK"
            ]
          },
          "ddr4_0_C0_DDR4": {
            "interface_ports": [
              "c0_ddr4",
              "ddr4_0/C0_DDR4"
            ]
          },
          "ddr4_1_C0_DDR4": {
            "interface_ports": [
              "c1_ddr4",
              "ddr4_1/C0_DDR4"
            ]
          },
          "ddr4_2_C0_DDR4": {
            "interface_ports": [
              "c2_ddr4",
              "ddr4_2/C0_DDR4"
            ]
          },
          "ddr4_3_C0_DDR4": {
            "interface_ports": [
              "c3_ddr4",
              "ddr4_3/C0_DDR4"
            ]
          },
          "xdma_0_M_AXI": {
            "interface_ports": [
              "S00_AXI",
              "axi_interconnect_0/S00_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "axi_interconnect_0/S00_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "axi_interconnect_0/S00_ARESETN",
              "proc_sys_reset_0/ext_reset_in",
              "proc_sys_reset_3/ext_reset_in",
              "proc_sys_reset_2/ext_reset_in",
              "proc_sys_reset_1/ext_reset_in"
            ]
          },
          "ddr4_0_c0_ddr4_ui_clk": {
            "ports": [
              "ddr4_0/c0_ddr4_ui_clk",
              "axi_interconnect_0/M00_ACLK",
              "axi_interconnect_0/ACLK",
              "proc_sys_reset_1/slowest_sync_clk"
            ]
          },
          "ddr4_0_c0_ddr4_ui_clk_sync_rst": {
            "ports": [
              "ddr4_0/c0_ddr4_ui_clk_sync_rst",
              "util_vector_logic_0/Op1"
            ]
          },
          "ddr4_1_c0_ddr4_ui_clk": {
            "ports": [
              "ddr4_1/c0_ddr4_ui_clk",
              "axi_interconnect_0/M01_ACLK",
              "proc_sys_reset_0/slowest_sync_clk"
            ]
          },
          "ddr4_1_c0_ddr4_ui_clk_sync_rst": {
            "ports": [
              "ddr4_1/c0_ddr4_ui_clk_sync_rst",
              "util_vector_logic_1/Op1"
            ]
          },
          "ddr4_2_c0_ddr4_ui_clk": {
            "ports": [
              "ddr4_2/c0_ddr4_ui_clk",
              "axi_interconnect_0/M02_ACLK",
              "proc_sys_reset_2/slowest_sync_clk"
            ]
          },
          "ddr4_2_c0_ddr4_ui_clk_sync_rst": {
            "ports": [
              "ddr4_2/c0_ddr4_ui_clk_sync_rst",
              "util_vector_logic_2/Op1"
            ]
          },
          "ddr4_3_c0_ddr4_ui_clk": {
            "ports": [
              "ddr4_3/c0_ddr4_ui_clk",
              "axi_interconnect_0/M03_ACLK",
              "proc_sys_reset_3/slowest_sync_clk"
            ]
          },
          "ddr4_3_c0_ddr4_ui_clk_sync_rst": {
            "ports": [
              "ddr4_3/c0_ddr4_ui_clk_sync_rst",
              "util_vector_logic_3/Op1"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_0/peripheral_aresetn",
              "ddr4_1/c0_ddr4_aresetn"
            ]
          },
          "proc_sys_reset_0_peripheral_reset": {
            "ports": [
              "proc_sys_reset_0/peripheral_reset",
              "ddr4_1/sys_rst"
            ]
          },
          "proc_sys_reset_1_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_1/peripheral_aresetn",
              "ddr4_0/c0_ddr4_aresetn"
            ]
          },
          "proc_sys_reset_1_peripheral_reset": {
            "ports": [
              "proc_sys_reset_1/peripheral_reset",
              "ddr4_0/sys_rst"
            ]
          },
          "proc_sys_reset_2_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_2/peripheral_aresetn",
              "ddr4_2/c0_ddr4_aresetn"
            ]
          },
          "proc_sys_reset_2_peripheral_reset": {
            "ports": [
              "proc_sys_reset_2/peripheral_reset",
              "ddr4_2/sys_rst"
            ]
          },
          "proc_sys_reset_3_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_3/peripheral_aresetn",
              "ddr4_3/c0_ddr4_aresetn"
            ]
          },
          "proc_sys_reset_3_peripheral_reset": {
            "ports": [
              "proc_sys_reset_3/peripheral_reset",
              "ddr4_3/sys_rst"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "axi_interconnect_0/M00_ARESETN",
              "axi_interconnect_0/ARESETN"
            ]
          },
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "axi_interconnect_0/M01_ARESETN"
            ]
          },
          "util_vector_logic_2_Res": {
            "ports": [
              "util_vector_logic_2/Res",
              "axi_interconnect_0/M02_ARESETN"
            ]
          },
          "util_vector_logic_3_Res": {
            "ports": [
              "util_vector_logic_3/Res",
              "axi_interconnect_0/M03_ARESETN"
            ]
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "31",
        "xci_name": "xdma_ddr4x4_axi_gpio_0_0",
        "xci_path": "ip/xdma_ddr4x4_axi_gpio_0_0/xdma_ddr4x4_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_0",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "DDR4x4_c0_ddr4": {
        "interface_ports": [
          "DDR4x4/c0_ddr4",
          "c0_ddr4"
        ]
      },
      "DDR4x4_c1_ddr4": {
        "interface_ports": [
          "DDR4x4/c1_ddr4",
          "c1_ddr4"
        ]
      },
      "DDR4x4_c2_ddr4": {
        "interface_ports": [
          "DDR4x4/c2_ddr4",
          "c2_ddr4"
        ]
      },
      "DDR4x4_c3_ddr4": {
        "interface_ports": [
          "DDR4x4/c3_ddr4",
          "c3_ddr4"
        ]
      },
      "c0_ddr4_clk_1": {
        "interface_ports": [
          "DDR4x4/c0_ddr4_clk",
          "c0_ddr4_clk"
        ]
      },
      "c1_ddr4_clk_1": {
        "interface_ports": [
          "DDR4x4/c1_ddr4_clk",
          "c1_ddr4_clk"
        ]
      },
      "c2_ddr4_clk_1": {
        "interface_ports": [
          "DDR4x4/c2_ddr4_clk",
          "c2_ddr4_clk"
        ]
      },
      "c3_ddr4_clk_1": {
        "interface_ports": [
          "DDR4x4/c3_ddr4_clk",
          "c3_ddr4_clk"
        ]
      },
      "pcie_ref_1": {
        "interface_ports": [
          "util_ds_buf_0/CLK_IN_D",
          "pcie_ref"
        ]
      },
      "xdma_0_M_AXI": {
        "interface_ports": [
          "xdma_0/M_AXI",
          "DDR4x4/S00_AXI"
        ]
      },
      "xdma_0_M_AXI_LITE": {
        "interface_ports": [
          "xdma_0/M_AXI_LITE",
          "axi_gpio_0/S_AXI"
        ]
      },
      "xdma_0_pcie_mgt": {
        "interface_ports": [
          "xdma_0/pcie_mgt",
          "pcie_lane"
        ]
      }
    },
    "nets": {
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "axi_gpio_0/gpio_io_o",
          "xdma_0/usr_irq_req"
        ]
      },
      "pcie_perst_n_1": {
        "ports": [
          "pcie_perst_n",
          "xdma_0/sys_rst_n"
        ]
      },
      "util_ds_buf_0_IBUF_DS_ODIV2": {
        "ports": [
          "util_ds_buf_0/IBUF_DS_ODIV2",
          "xdma_0/sys_clk"
        ]
      },
      "util_ds_buf_0_IBUF_OUT": {
        "ports": [
          "util_ds_buf_0/IBUF_OUT",
          "xdma_0/sys_clk_gt"
        ]
      },
      "xdma_0_axi_aclk": {
        "ports": [
          "xdma_0/axi_aclk",
          "DDR4x4/S00_ACLK",
          "axi_gpio_0/s_axi_aclk"
        ]
      },
      "xdma_0_axi_aresetn": {
        "ports": [
          "xdma_0/axi_aresetn",
          "DDR4x4/S00_ARESETN",
          "axi_gpio_0/s_axi_aresetn"
        ]
      },
      "xdma_0_user_lnk_up": {
        "ports": [
          "xdma_0/user_lnk_up",
          "pcie_link_up"
        ]
      }
    },
    "addressing": {
      "/xdma_0": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/DDR4x4/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000000000000000",
                "range": "4G",
                "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
              },
              "SEG_ddr4_1_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/DDR4x4/ddr4_1/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000000100000000",
                "range": "4G",
                "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
              },
              "SEG_ddr4_2_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/DDR4x4/ddr4_2/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000000200000000",
                "range": "4G",
                "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
              },
              "SEG_ddr4_3_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/DDR4x4/ddr4_3/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000000300000000",
                "range": "4G",
                "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
              }
            }
          },
          "M_AXI_LITE": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x00000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}
