Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 12 Dec 2018 08:47:38 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga005.jf.intel.com (orsmga005.jf.intel.com [10.7.209.41])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id CB37B580380
	for <like.xu@linux.intel.com>; Tue, 11 Dec 2018 07:19:19 -0800 (PST)
Received: from orsmga106.jf.intel.com ([10.7.208.65])
  by orsmga005-1.jf.intel.com with ESMTP; 11 Dec 2018 07:19:19 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3A/EcKehLd1WUW/N/WWdmcpTZWNBhigK39O0sv0rFi?=
 =?us-ascii?q?tYgXKv3+rarrMEGX3/hxlliBBdydt6oUzbKO+4nbGkU4qa6bt34DdJEeHzQksu?=
 =?us-ascii?q?4x2zIaPcieFEfgJ+TrZSFpVO5LVVti4m3peRMNQJW2aFLduGC94iAPERvjKwV1?=
 =?us-ascii?q?Ov71GonPhMiryuy+4ZLebxlLiTanfb9+MAi9oBnMuMURnYZsMLs6xAHTontPde?=
 =?us-ascii?q?RWxGdoKkyWkh3h+Mq+/4Nt/jpJtf45+MFOTav1f6IjTbxFFzsmKHw65NfqtRbY?=
 =?us-ascii?q?UwSC4GYXX3gMnRpJBwjF6wz6Xov0vyDnuOdxxDWWMMvrRr0vRz+s87lkRwPpiC?=
 =?us-ascii?q?cfNj427mfXitBrjKlGpB6tvgFzz5LIbI2QMvd1Y6HTcs4ARWdZUclRWS5ODIOy?=
 =?us-ascii?q?YYUMEeQOIftWr5H/qlUMohayGAehCP/xxT9TnXL2wbE23v49HQ3awAAtHdQDu2?=
 =?us-ascii?q?nUotXvM6cSVPi4wrPWwjXfcfxWwyr25o/SfREhvP6DQ7Zwcc7MwkQoDwPKkEmQ?=
 =?us-ascii?q?ppL/Pz+P0+QCqWia4Pd+WuKrj24qsAVxojmpxsg2kInJgZgZylfe9SV22Ys4I8?=
 =?us-ascii?q?CzRk1jYdO8DpdcqyKXO5FrTs8/QGxkojg2x7MGtJKhYSQHyowrywDeZvCbcYWF?=
 =?us-ascii?q?5xzjWeWKLjtkgX9od7Gyihe9/EWl1OHwSsy53VNEoydKj9XBsG0G2QbJ5cidUP?=
 =?us-ascii?q?R9+1+s2TaR2ADX7eFJOUQ0lavAK5492b48jJUTsULeHiPsn0X2lqCWel0l+uiu?=
 =?us-ascii?q?9evnfq3rqoGAO4J3kA3yL7kil8+lDegmPAUDX3KX9fm+2bH7+E32WrRKjvk4kq?=
 =?us-ascii?q?nDt5DaINwWprenDA9Qz4Yv8guwACm40NsGmXkLNUlKeBWaj4jvJ17BPuv4AfC7?=
 =?us-ascii?q?g1Stkzdk2erKP7L8ApjVKnjDkbHhfaty6kJGyQozy8xf6IxQCr0bPP3zXUrxuc?=
 =?us-ascii?q?feDh8+NQy0zODnCMhn2oMZQ2KPDbeVMLnOvl+Q+uIvP+6MaZcRuDb8KPgq+eTi?=
 =?us-ascii?q?jHAkmVIGeamp3J0XaG23H/h8IkWZZ2bsjckFEWsQogU+S+nq2xW/VyVObSOyQ7?=
 =?us-ascii?q?4k/WN8T4anFpvYAIaqhrOHwWG8BJIRY2lHDlWFFzDvb5mFXPEXLzufJ9IknjEa?=
 =?us-ascii?q?WLzydok6yBv7sQb7z6ZgfPPZ/zBduZ/92dww/eDKiBwp6RRyCMKS1XzLSHt7yX?=
 =?us-ascii?q?gVTT0717wqvEpm112Y2rJ5ifELKdsG3fJCUg4gOdb8wup2BsrpXQSJKs2IQ1av?=
 =?us-ascii?q?WNngATw3Qt8r2NgIS0J8Hdy4iVbExSX8UJEPkLnePJEo/7iU+nHgK8t5zz6SzK?=
 =?us-ascii?q?Q9gkNgR8JeOWCigoZ79g7aHYmPlF+WwfX5PZ8A1TLAoT/QhVGFu1tVBUspCf3I?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0ATAwCb1A9cmBHrdtBkHQIfBQeBTQKBL?=
 =?us-ascii?q?4JPE4N7iHiLMYINfJZWgXMUGBSHLiI0CQ0BAwEBAQEBAQIBEwEBAQEBCAsLBhs?=
 =?us-ascii?q?OIwyCNgUCAxoBBoJcAQIDAQIgHQEBBAopAQIDAQIGAQEKCw0CAiIEAgIDAR4SA?=
 =?us-ascii?q?QUBHAYTBYMcggIBBJloPIodcIEvgnYBAQWHJggSeYswgVc/gRGCXTWIBYJXiT2?=
 =?us-ascii?q?XQAcCgiIEjysYkUCZJA8hgSWCDjMaMHQGgjWCJxeIXoU/QTGBB4hqgXcBAQ?=
X-IPAS-Result: =?us-ascii?q?A0ATAwCb1A9cmBHrdtBkHQIfBQeBTQKBL4JPE4N7iHiLMYI?=
 =?us-ascii?q?NfJZWgXMUGBSHLiI0CQ0BAwEBAQEBAQIBEwEBAQEBCAsLBhsOIwyCNgUCAxoBB?=
 =?us-ascii?q?oJcAQIDAQIgHQEBBAopAQIDAQIGAQEKCw0CAiIEAgIDAR4SAQUBHAYTBYMcggI?=
 =?us-ascii?q?BBJloPIodcIEvgnYBAQWHJggSeYswgVc/gRGCXTWIBYJXiT2XQAcCgiIEjysYk?=
 =?us-ascii?q?UCZJA8hgSWCDjMaMHQGgjWCJxeIXoU/QTGBB4hqgXcBAQ?=
X-IronPort-AV: E=Sophos;i="5.56,342,1539673200"; 
   d="scan'208";a="43598988"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 11 Dec 2018 07:19:19 -0800
Received: from localhost ([::1]:38605 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gWjoc-0002p3-AT
	for like.xu@linux.intel.com; Tue, 11 Dec 2018 10:19:18 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:56805)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gWjoG-0002nk-OW
	for qemu-devel@nongnu.org; Tue, 11 Dec 2018 10:18:57 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gWjoF-0000dH-MJ
	for qemu-devel@nongnu.org; Tue, 11 Dec 2018 10:18:56 -0500
Received: from mail-ot1-x341.google.com ([2607:f8b0:4864:20::341]:34768)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <peter.maydell@linaro.org>)
	id 1gWjoF-0000cz-8z
	for qemu-devel@nongnu.org; Tue, 11 Dec 2018 10:18:55 -0500
Received: by mail-ot1-x341.google.com with SMTP id t5so14386030otk.1
	for <qemu-devel@nongnu.org>; Tue, 11 Dec 2018 07:18:55 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=mime-version:references:in-reply-to:from:date:message-id:subject:to
	:cc; bh=8BK+PJfJfyuftOiCHzODZl9WbpadiiDv20mYi7YF6Sk=;
	b=RMpbJFxtoGBUi+rMcolj7Ns49Wb89elegOTA2pnx3Fn9DNtTomXK06cejhWiyGNkqx
	MCaKQX5ewk/mH8HtufteJkxRmMaFl5bya+u79lbolLAl2Y6naNIpR+v/E0Xp+GTSxl0o
	HuU7nQj8dZjlVyuOdAYaShxwT2+cMIcFWwe64=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:mime-version:references:in-reply-to:from:date
	:message-id:subject:to:cc;
	bh=8BK+PJfJfyuftOiCHzODZl9WbpadiiDv20mYi7YF6Sk=;
	b=WRlrPoTaVqlIlr3V5Djtrb+RN24FGddXCp/4ZONVbA2GTQCPLrkmpaoHM7kbrLo6BG
	6rcgGuL7r/s/S5AtXk4bEolNj9LwHh8aR1tdPf1twMs9jM5wqC/DoWZuQuQN1ZQrfGy6
	BY5QgNxZiwa3YAdFNVtQ94lMgz201gwSGFr2/Dv5xSxJPI76fuBgYNDBGKAUzhYtSLyG
	sCWisVtUgmrTKEYw73+XlEf6Us+0SxVflbniXLL1ZyvwUPmJM/9iAHbnUuA1D9floAw/
	8GnuOBoC5XprD0EjzGM3pIct7boukfDQpuB8bEke3tXGkRpFD+yHT5m9UqAaNKq1mhAT
	SXJQ==
X-Gm-Message-State: AA+aEWahDC07BX0EXU33XoIGu6p6fsDnrm+XX3cnxiOlFnpn3CYzA0yO
	qdpR/pdRrqsy4cQwCfWHu/QG4/FXaZBshXfDmJJXGw==
X-Google-Smtp-Source: AFSGD/W15ncTGBqqg0xC8kF4XUWKi31B6pcuM/PwU7tx3nUdNNBIzicQkm4m4jYBQwznjf9bvfweGrDZYg0uGzHUjME=
X-Received: by 2002:a9d:12d:: with SMTP id 42mr11208035otu.352.1544541534299; 
	Tue, 11 Dec 2018 07:18:54 -0800 (PST)
MIME-Version: 1.0
References: <20181207103631.28193-1-richard.henderson@linaro.org>
	<20181207103631.28193-3-richard.henderson@linaro.org>
In-Reply-To: <20181207103631.28193-3-richard.henderson@linaro.org>
From: Peter Maydell <peter.maydell@linaro.org>
Date: Tue, 11 Dec 2018 15:18:43 +0000
Message-ID: <CAFEAcA9JtU5X1gu_5NM4R_uHKTURCPg9DF=vPm_YOoq6cc_mmw@mail.gmail.com>
To: Richard Henderson <richard.henderson@linaro.org>
Content-Type: text/plain; charset="UTF-8"
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::341
Subject: Re: [Qemu-devel] [PATCH 02/26] target/arm: Add SCTLR bits through
 ARMv8.5
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: QEMU Developers <qemu-devel@nongnu.org>,
	Ramana Radhakrishnan <ramana.radhakrishnan@arm.com>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On Fri, 7 Dec 2018 at 10:36, Richard Henderson
<richard.henderson@linaro.org> wrote:
>
> Post v8.4 bits taken from SysReg_v85_xml-00bet8.
>
> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
> ---
>  target/arm/cpu.h | 40 +++++++++++++++++++++++++++++-----------
>  1 file changed, 29 insertions(+), 11 deletions(-)
>
> diff --git a/target/arm/cpu.h b/target/arm/cpu.h
> index 0766e32a1b..80d65866c6 100644
> --- a/target/arm/cpu.h
> +++ b/target/arm/cpu.h
> @@ -984,12 +984,14 @@ void pmccntr_sync(CPUARMState *env);
>  #define SCTLR_A       (1U << 1)
>  #define SCTLR_C       (1U << 2)
>  #define SCTLR_W       (1U << 3) /* up to v6; RAO in v7 */
> -#define SCTLR_SA      (1U << 3)

Why delete the SCTLR_SA definition? This is the meaning of
bit 3 for SCTLR_EL1 and SCTLR_EL3 (enables/disables A64
SP alignment checking).

> +#define SCTLR_nTLSMD_32 (1U << 3) /* v8.2-LSMAOC, AArch32 only */
>  #define SCTLR_P       (1U << 4) /* up to v5; RAO in v6 and v7 */
> +#define SCTLR_LSMAOE_32 (1U << 4) /* v8.2-LSMAOC, AArch32 only */
>  #define SCTLR_SA0     (1U << 4) /* v8 onward, AArch64 only */
>  #define SCTLR_D       (1U << 5) /* up to v5; RAO in v6 */
>  #define SCTLR_CP15BEN (1U << 5) /* v7 onward */
>  #define SCTLR_L       (1U << 6) /* up to v5; RAO in v6 and v7; RAZ in v8 */
> +#define SCTLR_nAA     (1U << 6) /* when v8.4-LSE is implemented */
>  #define SCTLR_B       (1U << 7) /* up to v6; RAZ in v7 */
>  #define SCTLR_ITD     (1U << 7) /* v8 onward */
>  #define SCTLR_S       (1U << 8) /* up to v6; RAZ in v7 */
> @@ -997,35 +999,51 @@ void pmccntr_sync(CPUARMState *env);
>  #define SCTLR_R       (1U << 9) /* up to v6; RAZ in v7 */
>  #define SCTLR_UMA     (1U << 9) /* v8 onward, AArch64 only */
>  #define SCTLR_F       (1U << 10) /* up to v6 */
> -#define SCTLR_SW      (1U << 10) /* v7 onward */
> -#define SCTLR_Z       (1U << 11)
> +#define SCTLR_SW      (1U << 10) /* v7, RES0 in v8 */
> +#define SCTLR_Z       (1U << 11) /* in v7, RES1 in v8 */

Bit 11 is EOS from ARMv8.5 onward.

>  #define SCTLR_I       (1U << 12)
> -#define SCTLR_V       (1U << 13)
> +#define SCTLR_V       (1U << 13) /* AArch32 only */
> +#define SCTLR_EnDB    (1U << 13) /* v8.3, AArch64 only */
>  #define SCTLR_RR      (1U << 14) /* up to v7 */
>  #define SCTLR_DZE     (1U << 14) /* v8 onward, AArch64 only */
>  #define SCTLR_L4      (1U << 15) /* up to v6; RAZ in v7 */
>  #define SCTLR_UCT     (1U << 15) /* v8 onward, AArch64 only */
>  #define SCTLR_DT      (1U << 16) /* up to ??, RAO in v6 and v7 */
>  #define SCTLR_nTWI    (1U << 16) /* v8 onward */
> -#define SCTLR_HA      (1U << 17)
> +#define SCTLR_HA      (1U << 17) /* up to v7, RES0 in v8 */
>  #define SCTLR_BR      (1U << 17) /* PMSA only */
>  #define SCTLR_IT      (1U << 18) /* up to ??, RAO in v6 and v7 */
>  #define SCTLR_nTWE    (1U << 18) /* v8 onward */
>  #define SCTLR_WXN     (1U << 19)
>  #define SCTLR_ST      (1U << 20) /* up to ??, RAZ in v6 */
> -#define SCTLR_UWXN    (1U << 20) /* v7 onward */
> -#define SCTLR_FI      (1U << 21)
> -#define SCTLR_U       (1U << 22)
> +#define SCTLR_UWXN    (1U << 20) /* v7 onward, AArch32 only */
> +#define SCTLR_FI      (1U << 21) /* up to v7, v8 RES0 */
> +#define SCTLR_IESB    (1U << 21) /* v8.2-IESB, AArch64 only */
> +#define SCTLR_U       (1U << 22) /* up to ??, v8 RES1 */

22 is EIS from v8.5 onward. It was U up to v6, then RAO in v7.

>  #define SCTLR_XP      (1U << 23) /* up to v6; v7 onward RAO */
> +#define SCTLR_SPAN    (1U << 23) /* v8.1-PAN */
>  #define SCTLR_VE      (1U << 24) /* up to v7 */
>  #define SCTLR_E0E     (1U << 24) /* v8 onward, AArch64 only */
>  #define SCTLR_EE      (1U << 25)
>  #define SCTLR_L2      (1U << 26) /* up to v6, RAZ in v7 */
>  #define SCTLR_UCI     (1U << 26) /* v8 onward, AArch64 only */
>  #define SCTLR_NMFI    (1U << 27)

NMFI comment /* up to v7, RAZ in v7VE and v8 */

> -#define SCTLR_TRE     (1U << 28)
> -#define SCTLR_AFE     (1U << 29)
> -#define SCTLR_TE      (1U << 30)
> +#define SCTLR_EnDA    (1U << 27) /* v8.3, AArch64 only */
> +#define SCTLR_TRE     (1U << 28) /* AArch32 only */
> +#define SCTLR_nTLSMD_64 (1U << 28) /* v8.2-LSMAOC, AArch64 only */
> +#define SCTLR_AFE     (1U << 29) /* AArch32 only */
> +#define SCTLR_LSMAOE_64 (1U << 29) /* v8.2-LSMAOC, AArch64 only */
> +#define SCTLR_TE      (1U << 30) /* AArch32 only */
> +#define SCTLR_EnIB    (1U << 30) /* v8.3, AArch64 only */
> +#define SCTLR_EnIA    (1U << 31) /* v8.3, AArch64 only */
> +#define SCTLR_BT0     (1ULL << 35) /* v8.5-BTI */
> +#define SCTLR_BT1     (1ULL << 36) /* v8.5-BTI */
> +#define SCTLR_ITFSB   (1ULL << 37) /* v8.5-MemTag */
> +#define SCTLR_TCF0    (3ULL << 38) /* v8.5-MemTag */
> +#define SCTLR_TCF     (3ULL << 40) /* v8.5-MemTag */
> +#define SCTLR_ATA0    (1ULL << 42) /* v8.5-MemTag */
> +#define SCTLR_ATA     (1ULL << 43) /* v8.5-MemTag */
> +#define SCTLR_DSSBS   (1ULL << 44) /* v8.5 */
>
>  #define CPTR_TCPAC    (1U << 31)
>  #define CPTR_TTA      (1U << 20)

Otherwise
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>

thanks
-- PMM

