{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662184376005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662184376006 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 03 07:52:55 2022 " "Processing started: Sat Sep 03 07:52:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662184376006 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662184376006 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAX1000 -c MAX1000 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MAX1000 -c MAX1000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662184376006 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662184376553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "7 7 " "Parallel compilation is enabled and will use 7 of the 7 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662184376553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rgb/rgb_pl9823.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rgb/rgb_pl9823.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_PL9823 " "Found entity 1: RGB_PL9823" {  } { { "src/RGB/RGB_PL9823.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/RGB/RGB_PL9823.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662184383641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rgb_ws2812b_64/rgb_ws2812b_64.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rgb_ws2812b_64/rgb_ws2812b_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_WS2812B_64 " "Found entity 1: RGB_WS2812B_64" {  } { { "src/RGB_WS2812B_64/RGB_WS2812B_64.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/RGB_WS2812B_64/RGB_WS2812B_64.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662184383644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_rgb/host/spi_host_rgb.v 2 2 " "Found 2 design units, including 2 entities, in source file src/spi_rgb/host/spi_host_rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_HOST_RGB " "Found entity 1: SPI_HOST_RGB" {  } { { "src/SPI_RGB/HOST/SPI_HOST_RGB.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383647 ""} { "Info" "ISGN_ENTITY_NAME" "2 SPI_INP_FILTER_RGB_HOST " "Found entity 2: SPI_INP_FILTER_RGB_HOST" {  } { { "src/SPI_RGB/HOST/SPI_HOST_RGB.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662184383647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_rgb/bank/spi_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_rgb/bank/spi_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_BANK_OUT_RGB_64 " "Found entity 1: SPI_BANK_OUT_RGB_64" {  } { { "src/SPI_RGB/BANK/SPI_BANK.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/BANK/SPI_BANK.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662184383651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart.v 3 3 " "Found 3 design units, including 3 entities, in source file src/uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "src/UART/UART.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383655 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_RXD_BYTE " "Found entity 2: UART_RXD_BYTE" {  } { { "src/UART/UART.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383655 ""} { "Info" "ISGN_ENTITY_NAME" "3 UART_INP_FILTER " "Found entity 3: UART_INP_FILTER" {  } { { "src/UART/UART.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662184383655 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SPI_RASPBERRY.v(152) " "Verilog HDL information at SPI_RASPBERRY.v(152): always construct contains both blocking and non-blocking assignments" {  } { { "src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" 152 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1662184383658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/spi_raspberry/spi_raspberry.v 2 2 " "Found 2 design units, including 2 entities, in source file src/spi/spi_raspberry/spi_raspberry.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_RASPBERRY " "Found entity 1: SPI_RASPBERRY" {  } { { "src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383659 ""} { "Info" "ISGN_ENTITY_NAME" "2 SPI_INP_FILTER_RPI " "Found entity 2: SPI_INP_FILTER_RPI" {  } { { "src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662184383659 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SPI_TEENSY.v(137) " "Verilog HDL information at SPI_TEENSY.v(137): always construct contains both blocking and non-blocking assignments" {  } { { "src/SPI/SPI_TEENSY/SPI_TEENSY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_TEENSY/SPI_TEENSY.v" 137 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1662184383661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/spi_teensy/spi_teensy.v 2 2 " "Found 2 design units, including 2 entities, in source file src/spi/spi_teensy/spi_teensy.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_TEENSY " "Found entity 1: SPI_TEENSY" {  } { { "src/SPI/SPI_TEENSY/SPI_TEENSY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_TEENSY/SPI_TEENSY.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383662 ""} { "Info" "ISGN_ENTITY_NAME" "2 SPI_INP_FILTER_TEENSY " "Found entity 2: SPI_INP_FILTER_TEENSY" {  } { { "src/SPI/SPI_TEENSY/SPI_TEENSY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_TEENSY/SPI_TEENSY.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662184383662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max1000.bdf 1 1 " "Found 1 design units, including 1 entities, in source file max1000.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAX1000 " "Found entity 1: MAX1000" {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662184383664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "src/PLL/PLL.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/PLL/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662184383666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clock/generator/clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clock/generator/clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_GENERATOR " "Found entity 1: CLOCK_GENERATOR" {  } { { "src/CLOCK/GENERATOR/CLOCK_GENERATOR.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/CLOCK/GENERATOR/CLOCK_GENERATOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662184383669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/filter/digital_input_filter/dig_inp_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/filter/digital_input_filter/dig_inp_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIG_INP_FILTER " "Found entity 1: DIG_INP_FILTER" {  } { { "src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662184383672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/zuweisung_rpi/zuweisung_rpi.v 5 5 " "Found 5 design units, including 5 entities, in source file src/spi/zuweisung_rpi/zuweisung_rpi.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_IN_VAR_RPI " "Found entity 1: DATA_IN_VAR_RPI" {  } { { "src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383677 ""} { "Info" "ISGN_ENTITY_NAME" "2 DATA_OUT_VAR_RPI " "Found entity 2: DATA_OUT_VAR_RPI" {  } { { "src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383677 ""} { "Info" "ISGN_ENTITY_NAME" "3 RPI_32BIT " "Found entity 3: RPI_32BIT" {  } { { "src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383677 ""} { "Info" "ISGN_ENTITY_NAME" "4 RPI_16BIT " "Found entity 4: RPI_16BIT" {  } { { "src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383677 ""} { "Info" "ISGN_ENTITY_NAME" "5 RPI_8BIT " "Found entity 5: RPI_8BIT" {  } { { "src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662184383677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clock/wdt/wdt.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clock/wdt/wdt.v" { { "Info" "ISGN_ENTITY_NAME" "1 WDT " "Found entity 1: WDT" {  } { { "src/CLOCK/WDT/WDT.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/CLOCK/WDT/WDT.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662184383681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/bit_byte_bit/bit_byte_bit.v 2 2 " "Found 2 design units, including 2 entities, in source file src/spi/bit_byte_bit/bit_byte_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 BIT8_TO_BYTE " "Found entity 1: BIT8_TO_BYTE" {  } { { "src/SPI/BIT_BYTE_BIT/BIT_BYTE_BIT.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/BIT_BYTE_BIT/BIT_BYTE_BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383684 ""} { "Info" "ISGN_ENTITY_NAME" "2 BYTE_TO_BIT8 " "Found entity 2: BYTE_TO_BIT8" {  } { { "src/SPI/BIT_BYTE_BIT/BIT_BYTE_BIT.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/BIT_BYTE_BIT/BIT_BYTE_BIT.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662184383684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/zuweisung_teensy/zuweisung_teensy.v 5 5 " "Found 5 design units, including 5 entities, in source file src/spi/zuweisung_teensy/zuweisung_teensy.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_IN_VAR_TEENSY " "Found entity 1: DATA_IN_VAR_TEENSY" {  } { { "src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383688 ""} { "Info" "ISGN_ENTITY_NAME" "2 DATA_OUT_VAR_TEENSY " "Found entity 2: DATA_OUT_VAR_TEENSY" {  } { { "src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383688 ""} { "Info" "ISGN_ENTITY_NAME" "3 TEENSY_32BIT " "Found entity 3: TEENSY_32BIT" {  } { { "src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383688 ""} { "Info" "ISGN_ENTITY_NAME" "4 TEENSY_16BIT " "Found entity 4: TEENSY_16BIT" {  } { { "src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383688 ""} { "Info" "ISGN_ENTITY_NAME" "5 TEENSY_8BIT " "Found entity 5: TEENSY_8BIT" {  } { { "src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662184383688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/misc/var_12_to_16_bit/var_12_to_16_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/misc/var_12_to_16_bit/var_12_to_16_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 VAR_12_TO_16_BIT " "Found entity 1: VAR_12_TO_16_BIT" {  } { { "src/MISC/VAR_12_TO_16_BIT/VAR_12_TO_16_BIT.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/MISC/VAR_12_TO_16_BIT/VAR_12_TO_16_BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662184383691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/misc/const_8/const_8.v 1 1 " "Found 1 design units, including 1 entities, in source file src/misc/const_8/const_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONST_8 " "Found entity 1: CONST_8" {  } { { "src/MISC/CONST_8/CONST_8.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/MISC/CONST_8/CONST_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662184383693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_rgb/host_mux/host_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_rgb/host_mux/host_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 HOST_MUX " "Found entity 1: HOST_MUX" {  } { { "src/SPI_RGB/HOST_MUX/HOST_MUX.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST_MUX/HOST_MUX.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184383696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662184383696 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "copy_1_re HOST_MUX.v(21) " "Verilog HDL Implicit Net warning at HOST_MUX.v(21): created implicit net for \"copy_1_re\"" {  } { { "src/SPI_RGB/HOST_MUX/HOST_MUX.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST_MUX/HOST_MUX.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184383696 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "copy_1_fe HOST_MUX.v(22) " "Verilog HDL Implicit Net warning at HOST_MUX.v(22): created implicit net for \"copy_1_fe\"" {  } { { "src/SPI_RGB/HOST_MUX/HOST_MUX.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST_MUX/HOST_MUX.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184383696 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "copy_2_re HOST_MUX.v(23) " "Verilog HDL Implicit Net warning at HOST_MUX.v(23): created implicit net for \"copy_2_re\"" {  } { { "src/SPI_RGB/HOST_MUX/HOST_MUX.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST_MUX/HOST_MUX.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184383696 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "copy_2_fe HOST_MUX.v(24) " "Verilog HDL Implicit Net warning at HOST_MUX.v(24): created implicit net for \"copy_2_fe\"" {  } { { "src/SPI_RGB/HOST_MUX/HOST_MUX.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST_MUX/HOST_MUX.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184383697 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_1kHz_re HOST_MUX.v(25) " "Verilog HDL Implicit Net warning at HOST_MUX.v(25): created implicit net for \"clk_1kHz_re\"" {  } { { "src/SPI_RGB/HOST_MUX/HOST_MUX.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST_MUX/HOST_MUX.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184383697 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_1kHz_fe HOST_MUX.v(26) " "Verilog HDL Implicit Net warning at HOST_MUX.v(26): created implicit net for \"clk_1kHz_fe\"" {  } { { "src/SPI_RGB/HOST_MUX/HOST_MUX.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST_MUX/HOST_MUX.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184383697 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAX1000 " "Elaborating entity \"MAX1000\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662184383782 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "RPI_TO_FPGA_16BIT_20\[15..0\] RPI_TO_FPGA_16BIT_2 " "Bus \"RPI_TO_FPGA_16BIT_20\[15..0\]\" found using same base name as \"RPI_TO_FPGA_16BIT_2\", which might lead to a name conflict." {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1024 2416 2592 1040 "RPI_TO_FPGA_16BIT_20\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1662184383793 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "RPI_TO_FPGA_16BIT_21\[15..0\] RPI_TO_FPGA_16BIT_2 " "Bus \"RPI_TO_FPGA_16BIT_21\[15..0\]\" found using same base name as \"RPI_TO_FPGA_16BIT_2\", which might lead to a name conflict." {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1040 2416 2592 1056 "RPI_TO_FPGA_16BIT_21\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1662184383793 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "RPI_TO_FPGA_16BIT_22\[15..0\] RPI_TO_FPGA_16BIT_2 " "Bus \"RPI_TO_FPGA_16BIT_22\[15..0\]\" found using same base name as \"RPI_TO_FPGA_16BIT_2\", which might lead to a name conflict." {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1056 2416 2592 1072 "RPI_TO_FPGA_16BIT_22\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1662184383793 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "RPI_TO_FPGA_16BIT_23\[15..0\] RPI_TO_FPGA_16BIT_2 " "Bus \"RPI_TO_FPGA_16BIT_23\[15..0\]\" found using same base name as \"RPI_TO_FPGA_16BIT_2\", which might lead to a name conflict." {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1072 2416 2592 1088 "RPI_TO_FPGA_16BIT_23\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1662184383793 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "RPI_TO_FPGA_16BIT_24\[15..0\] RPI_TO_FPGA_16BIT_2 " "Bus \"RPI_TO_FPGA_16BIT_24\[15..0\]\" found using same base name as \"RPI_TO_FPGA_16BIT_2\", which might lead to a name conflict." {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1088 2416 2592 1104 "RPI_TO_FPGA_16BIT_24\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1662184383793 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "RPI_TO_FPGA_16BIT_25\[15..0\] RPI_TO_FPGA_16BIT_2 " "Bus \"RPI_TO_FPGA_16BIT_25\[15..0\]\" found using same base name as \"RPI_TO_FPGA_16BIT_2\", which might lead to a name conflict." {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1104 2416 2592 1120 "RPI_TO_FPGA_16BIT_25\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1662184383793 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "RPI_TO_FPGA_16BIT_26\[15..0\] RPI_TO_FPGA_16BIT_2 " "Bus \"RPI_TO_FPGA_16BIT_26\[15..0\]\" found using same base name as \"RPI_TO_FPGA_16BIT_2\", which might lead to a name conflict." {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1120 2416 2592 1136 "RPI_TO_FPGA_16BIT_26\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1662184383793 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "RPI_TO_FPGA_16BIT_27\[15..0\] RPI_TO_FPGA_16BIT_2 " "Bus \"RPI_TO_FPGA_16BIT_27\[15..0\]\" found using same base name as \"RPI_TO_FPGA_16BIT_2\", which might lead to a name conflict." {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1136 2416 2592 1152 "RPI_TO_FPGA_16BIT_27\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1662184383794 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "RPI_TO_FPGA_16BIT_2 " "Converted elements in bus name \"RPI_TO_FPGA_16BIT_2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "RPI_TO_FPGA_16BIT_2\[15..0\] RPI_TO_FPGA_16BIT_215..0 " "Converted element name(s) from \"RPI_TO_FPGA_16BIT_2\[15..0\]\" to \"RPI_TO_FPGA_16BIT_215..0\"" {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 736 2416 2592 752 "RPI_TO_FPGA_16BIT_2\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184383794 ""}  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 736 2416 2592 752 "RPI_TO_FPGA_16BIT_2\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1662184383794 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "RPI_TO_FPGA_16BIT_20 " "Converted elements in bus name \"RPI_TO_FPGA_16BIT_20\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "RPI_TO_FPGA_16BIT_20\[15..0\] RPI_TO_FPGA_16BIT_2015..0 " "Converted element name(s) from \"RPI_TO_FPGA_16BIT_20\[15..0\]\" to \"RPI_TO_FPGA_16BIT_2015..0\"" {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1024 2416 2592 1040 "RPI_TO_FPGA_16BIT_20\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184383794 ""}  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1024 2416 2592 1040 "RPI_TO_FPGA_16BIT_20\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1662184383794 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "RPI_TO_FPGA_16BIT_21 " "Converted elements in bus name \"RPI_TO_FPGA_16BIT_21\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "RPI_TO_FPGA_16BIT_21\[15..0\] RPI_TO_FPGA_16BIT_2115..0 " "Converted element name(s) from \"RPI_TO_FPGA_16BIT_21\[15..0\]\" to \"RPI_TO_FPGA_16BIT_2115..0\"" {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1040 2416 2592 1056 "RPI_TO_FPGA_16BIT_21\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184383794 ""}  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1040 2416 2592 1056 "RPI_TO_FPGA_16BIT_21\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1662184383794 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "RPI_TO_FPGA_16BIT_22 " "Converted elements in bus name \"RPI_TO_FPGA_16BIT_22\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "RPI_TO_FPGA_16BIT_22\[15..0\] RPI_TO_FPGA_16BIT_2215..0 " "Converted element name(s) from \"RPI_TO_FPGA_16BIT_22\[15..0\]\" to \"RPI_TO_FPGA_16BIT_2215..0\"" {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1056 2416 2592 1072 "RPI_TO_FPGA_16BIT_22\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184383794 ""}  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1056 2416 2592 1072 "RPI_TO_FPGA_16BIT_22\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1662184383794 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "RPI_TO_FPGA_16BIT_23 " "Converted elements in bus name \"RPI_TO_FPGA_16BIT_23\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "RPI_TO_FPGA_16BIT_23\[15..0\] RPI_TO_FPGA_16BIT_2315..0 " "Converted element name(s) from \"RPI_TO_FPGA_16BIT_23\[15..0\]\" to \"RPI_TO_FPGA_16BIT_2315..0\"" {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1072 2416 2592 1088 "RPI_TO_FPGA_16BIT_23\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184383794 ""}  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1072 2416 2592 1088 "RPI_TO_FPGA_16BIT_23\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1662184383794 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "RPI_TO_FPGA_16BIT_24 " "Converted elements in bus name \"RPI_TO_FPGA_16BIT_24\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "RPI_TO_FPGA_16BIT_24\[15..0\] RPI_TO_FPGA_16BIT_2415..0 " "Converted element name(s) from \"RPI_TO_FPGA_16BIT_24\[15..0\]\" to \"RPI_TO_FPGA_16BIT_2415..0\"" {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1088 2416 2592 1104 "RPI_TO_FPGA_16BIT_24\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184383794 ""}  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1088 2416 2592 1104 "RPI_TO_FPGA_16BIT_24\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1662184383794 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "RPI_TO_FPGA_16BIT_25 " "Converted elements in bus name \"RPI_TO_FPGA_16BIT_25\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "RPI_TO_FPGA_16BIT_25\[15..0\] RPI_TO_FPGA_16BIT_2515..0 " "Converted element name(s) from \"RPI_TO_FPGA_16BIT_25\[15..0\]\" to \"RPI_TO_FPGA_16BIT_2515..0\"" {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1104 2416 2592 1120 "RPI_TO_FPGA_16BIT_25\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184383794 ""}  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1104 2416 2592 1120 "RPI_TO_FPGA_16BIT_25\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1662184383794 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "RPI_TO_FPGA_16BIT_26 " "Converted elements in bus name \"RPI_TO_FPGA_16BIT_26\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "RPI_TO_FPGA_16BIT_26\[15..0\] RPI_TO_FPGA_16BIT_2615..0 " "Converted element name(s) from \"RPI_TO_FPGA_16BIT_26\[15..0\]\" to \"RPI_TO_FPGA_16BIT_2615..0\"" {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1120 2416 2592 1136 "RPI_TO_FPGA_16BIT_26\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184383794 ""}  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1120 2416 2592 1136 "RPI_TO_FPGA_16BIT_26\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1662184383794 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "RPI_TO_FPGA_16BIT_27 " "Converted elements in bus name \"RPI_TO_FPGA_16BIT_27\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "RPI_TO_FPGA_16BIT_27\[15..0\] RPI_TO_FPGA_16BIT_2715..0 " "Converted element name(s) from \"RPI_TO_FPGA_16BIT_27\[15..0\]\" to \"RPI_TO_FPGA_16BIT_2715..0\"" {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1136 2416 2592 1152 "RPI_TO_FPGA_16BIT_27\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184383794 ""}  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1136 2416 2592 1152 "RPI_TO_FPGA_16BIT_27\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1662184383794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BYTE_TO_BIT8 BYTE_TO_BIT8:do_rpi_1 " "Elaborating entity \"BYTE_TO_BIT8\" for hierarchy \"BYTE_TO_BIT8:do_rpi_1\"" {  } { { "MAX1000.bdf" "do_rpi_1" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 840 -1920 -1760 1016 "do_rpi_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184383796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_OUT_VAR_TEENSY DATA_OUT_VAR_TEENSY:do_var_teensy " "Elaborating entity \"DATA_OUT_VAR_TEENSY\" for hierarchy \"DATA_OUT_VAR_TEENSY:do_var_teensy\"" {  } { { "MAX1000.bdf" "do_var_teensy" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 168 144 464 1016 "do_var_teensy" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184383798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TEENSY_8BIT DATA_OUT_VAR_TEENSY:do_var_teensy\|TEENSY_8BIT:teensy_8bit_01 " "Elaborating entity \"TEENSY_8BIT\" for hierarchy \"DATA_OUT_VAR_TEENSY:do_var_teensy\|TEENSY_8BIT:teensy_8bit_01\"" {  } { { "src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v" "teensy_8bit_01" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184383805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TEENSY_16BIT DATA_OUT_VAR_TEENSY:do_var_teensy\|TEENSY_16BIT:teensy_16bit_01 " "Elaborating entity \"TEENSY_16BIT\" for hierarchy \"DATA_OUT_VAR_TEENSY:do_var_teensy\|TEENSY_16BIT:teensy_16bit_01\"" {  } { { "src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v" "teensy_16bit_01" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_TEENSY/ZUWEISUNG_TEENSY.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184383819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_TEENSY SPI_TEENSY:spi_host_teensy " "Elaborating entity \"SPI_TEENSY\" for hierarchy \"SPI_TEENSY:spi_host_teensy\"" {  } { { "MAX1000.bdf" "spi_host_teensy" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 152 -152 104 296 "spi_host_teensy" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184383839 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_rx_data SPI_TEENSY.v(20) " "Verilog HDL or VHDL warning at SPI_TEENSY.v(20): object \"test_rx_data\" assigned a value but never read" {  } { { "src/SPI/SPI_TEENSY/SPI_TEENSY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_TEENSY/SPI_TEENSY.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662184383861 "|MAX1000|SPI_TEENSY:spi_host_teensy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_TEENSY.v(90) " "Verilog HDL assignment warning at SPI_TEENSY.v(90): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/SPI_TEENSY/SPI_TEENSY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_TEENSY/SPI_TEENSY.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184383861 "|MAX1000|SPI_TEENSY:spi_host_teensy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_TEENSY.v(99) " "Verilog HDL assignment warning at SPI_TEENSY.v(99): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/SPI_TEENSY/SPI_TEENSY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_TEENSY/SPI_TEENSY.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184383861 "|MAX1000|SPI_TEENSY:spi_host_teensy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_TEENSY.v(106) " "Verilog HDL assignment warning at SPI_TEENSY.v(106): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/SPI_TEENSY/SPI_TEENSY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_TEENSY/SPI_TEENSY.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184383861 "|MAX1000|SPI_TEENSY:spi_host_teensy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_INP_FILTER_TEENSY SPI_TEENSY:spi_host_teensy\|SPI_INP_FILTER_TEENSY:spi_inp_filter_cs " "Elaborating entity \"SPI_INP_FILTER_TEENSY\" for hierarchy \"SPI_TEENSY:spi_host_teensy\|SPI_INP_FILTER_TEENSY:spi_inp_filter_cs\"" {  } { { "src/SPI/SPI_TEENSY/SPI_TEENSY.v" "spi_inp_filter_cs" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_TEENSY/SPI_TEENSY.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184383862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_TEENSY.v(148) " "Verilog HDL assignment warning at SPI_TEENSY.v(148): truncated value with size 32 to match size of target (5)" {  } { { "src/SPI/SPI_TEENSY/SPI_TEENSY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_TEENSY/SPI_TEENSY.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184383863 "|MAX1000|SPI_TEENSY:spi_host_teensy|SPI_INP_FILTER_TEENSY:spi_inp_filter_cs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_TEENSY.v(153) " "Verilog HDL assignment warning at SPI_TEENSY.v(153): truncated value with size 32 to match size of target (5)" {  } { { "src/SPI/SPI_TEENSY/SPI_TEENSY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_TEENSY/SPI_TEENSY.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184383863 "|MAX1000|SPI_TEENSY:spi_host_teensy|SPI_INP_FILTER_TEENSY:spi_inp_filter_cs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll\"" {  } { { "MAX1000.bdf" "pll" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 136 -1896 -1640 328 "pll" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184383875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\"" {  } { { "src/PLL/PLL.v" "altpll_component" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/PLL/PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184384075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:pll\|altpll:altpll_component\"" {  } { { "src/PLL/PLL.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/PLL/PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184384078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 6 " "Parameter \"clk0_divide_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 25 " "Parameter \"clk2_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 3 " "Parameter \"clk3_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 20 " "Parameter \"clk3_multiply_by\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662184384078 ""}  } { { "src/PLL/PLL.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/PLL/PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662184384078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll2 " "Found entity 1: PLL_altpll2" {  } { { "db/pll_altpll2.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/db/pll_altpll2.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662184384148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662184384148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll2 PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated " "Elaborating entity \"PLL_altpll2\" for hierarchy \"PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184384149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WDT WDT:wdt_teensy " "Elaborating entity \"WDT\" for hierarchy \"WDT:wdt_teensy\"" {  } { { "MAX1000.bdf" "wdt_teensy" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 352 -152 48 464 "wdt_teensy" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184384154 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 WDT.v(48) " "Verilog HDL assignment warning at WDT.v(48): truncated value with size 32 to match size of target (16)" {  } { { "src/CLOCK/WDT/WDT.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/CLOCK/WDT/WDT.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184384155 "|MAX1000|WDT:wdt_rpi_blp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_GENERATOR CLOCK_GENERATOR:clock_generator " "Elaborating entity \"CLOCK_GENERATOR\" for hierarchy \"CLOCK_GENERATOR:clock_generator\"" {  } { { "MAX1000.bdf" "clock_generator" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 448 -1920 -1728 720 "clock_generator" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184384156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_IN_VAR_TEENSY DATA_IN_VAR_TEENSY:di_var_teensy " "Elaborating entity \"DATA_IN_VAR_TEENSY\" for hierarchy \"DATA_IN_VAR_TEENSY:di_var_teensy\"" {  } { { "MAX1000.bdf" "di_var_teensy" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 256 -568 -248 912 "di_var_teensy" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184384162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_OUT_VAR_RPI DATA_OUT_VAR_RPI:data_out_rpi " "Elaborating entity \"DATA_OUT_VAR_RPI\" for hierarchy \"DATA_OUT_VAR_RPI:data_out_rpi\"" {  } { { "MAX1000.bdf" "data_out_rpi" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 176 2112 2416 1184 "data_out_rpi" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184384194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RPI_8BIT DATA_OUT_VAR_RPI:data_out_rpi\|RPI_8BIT:rpi_8bit_01 " "Elaborating entity \"RPI_8BIT\" for hierarchy \"DATA_OUT_VAR_RPI:data_out_rpi\|RPI_8BIT:rpi_8bit_01\"" {  } { { "src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" "rpi_8bit_01" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184384201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RPI_16BIT DATA_OUT_VAR_RPI:data_out_rpi\|RPI_16BIT:rpi_16bit_01 " "Elaborating entity \"RPI_16BIT\" for hierarchy \"DATA_OUT_VAR_RPI:data_out_rpi\|RPI_16BIT:rpi_16bit_01\"" {  } { { "src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" "rpi_16bit_01" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184384209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_RASPBERRY SPI_RASPBERRY:spi_host_rpi_blp " "Elaborating entity \"SPI_RASPBERRY\" for hierarchy \"SPI_RASPBERRY:spi_host_rpi_blp\"" {  } { { "MAX1000.bdf" "spi_host_rpi_blp" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 136 1792 2056 280 "spi_host_rpi_blp" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184384231 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_rx_data SPI_RASPBERRY.v(23) " "Verilog HDL or VHDL warning at SPI_RASPBERRY.v(23): object \"test_rx_data\" assigned a value but never read" {  } { { "src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662184384271 "|MAX1000|SPI_RASPBERRY:spi_host_rpi_blp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_RASPBERRY.v(96) " "Verilog HDL assignment warning at SPI_RASPBERRY.v(96): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184384271 "|MAX1000|SPI_RASPBERRY:spi_host_rpi_blp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_RASPBERRY.v(108) " "Verilog HDL assignment warning at SPI_RASPBERRY.v(108): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184384272 "|MAX1000|SPI_RASPBERRY:spi_host_rpi_blp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_RASPBERRY.v(118) " "Verilog HDL assignment warning at SPI_RASPBERRY.v(118): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184384272 "|MAX1000|SPI_RASPBERRY:spi_host_rpi_blp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_INP_FILTER_RPI SPI_RASPBERRY:spi_host_rpi_blp\|SPI_INP_FILTER_RPI:spi_inp_filter_cs " "Elaborating entity \"SPI_INP_FILTER_RPI\" for hierarchy \"SPI_RASPBERRY:spi_host_rpi_blp\|SPI_INP_FILTER_RPI:spi_inp_filter_cs\"" {  } { { "src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" "spi_inp_filter_cs" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184384272 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_RASPBERRY.v(163) " "Verilog HDL assignment warning at SPI_RASPBERRY.v(163): truncated value with size 32 to match size of target (5)" {  } { { "src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184384274 "|MAX1000|SPI_RASPBERRY:spi_host_rpi_blp|SPI_INP_FILTER_RPI:spi_inp_filter_cs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_RASPBERRY.v(168) " "Verilog HDL assignment warning at SPI_RASPBERRY.v(168): truncated value with size 32 to match size of target (5)" {  } { { "src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/SPI_RASPBERRY/SPI_RASPBERRY.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184384274 "|MAX1000|SPI_RASPBERRY:spi_host_rpi_blp|SPI_INP_FILTER_RPI:spi_inp_filter_cs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_IN_VAR_RPI DATA_IN_VAR_RPI:data_in_var_rpi " "Elaborating entity \"DATA_IN_VAR_RPI\" for hierarchy \"DATA_IN_VAR_RPI:data_in_var_rpi\"" {  } { { "MAX1000.bdf" "data_in_var_rpi" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 248 1376 1680 872 "data_in_var_rpi" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184384280 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DATA\[1023..512\] ZUWEISUNG_RPI.v(43) " "Output port \"DATA\[1023..512\]\" at ZUWEISUNG_RPI.v(43) has no driver" {  } { { "src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1662184384285 "|MAX1000|DATA_IN_VAR_RPI:data_in_var_rpi"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DATA\[7..0\] ZUWEISUNG_RPI.v(43) " "Output port \"DATA\[7..0\]\" at ZUWEISUNG_RPI.v(43) has no driver" {  } { { "src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI/ZUWEISUNG_RPI/ZUWEISUNG_RPI.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1662184384285 "|MAX1000|DATA_IN_VAR_RPI:data_in_var_rpi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONST_8 CONST_8:version_fpga " "Elaborating entity \"CONST_8\" for hierarchy \"CONST_8:version_fpga\"" {  } { { "MAX1000.bdf" "version_fpga" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 192 1200 1344 272 "version_fpga" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184384316 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CONST_8.v(7) " "Verilog HDL assignment warning at CONST_8.v(7): truncated value with size 32 to match size of target (8)" {  } { { "src/MISC/CONST_8/CONST_8.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/MISC/CONST_8/CONST_8.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184384317 "|MAX1000|CONST_8:version_fpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIT8_TO_BYTE BIT8_TO_BYTE:di_rpi_blp_01 " "Elaborating entity \"BIT8_TO_BYTE\" for hierarchy \"BIT8_TO_BYTE:di_rpi_blp_01\"" {  } { { "MAX1000.bdf" "di_rpi_blp_01" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 0 1296 1456 176 "di_rpi_blp_01" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184384318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB_PL9823 RGB_PL9823:rgb_pl9823_rpi1 " "Elaborating entity \"RGB_PL9823\" for hierarchy \"RGB_PL9823:rgb_pl9823_rpi1\"" {  } { { "MAX1000.bdf" "rgb_pl9823_rpi1" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 112 -1208 -1008 576 "rgb_pl9823_rpi1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184384320 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 RGB_PL9823.v(55) " "Verilog HDL assignment warning at RGB_PL9823.v(55): truncated value with size 32 to match size of target (14)" {  } { { "src/RGB/RGB_PL9823.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/RGB/RGB_PL9823.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184384324 "|MAX1000|RGB_PL9823:rgb_pl9823_rpi1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 RGB_PL9823.v(120) " "Verilog HDL assignment warning at RGB_PL9823.v(120): truncated value with size 32 to match size of target (14)" {  } { { "src/RGB/RGB_PL9823.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/RGB/RGB_PL9823.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184384325 "|MAX1000|RGB_PL9823:rgb_pl9823_rpi1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RGB_PL9823.v(124) " "Verilog HDL assignment warning at RGB_PL9823.v(124): truncated value with size 32 to match size of target (8)" {  } { { "src/RGB/RGB_PL9823.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/RGB/RGB_PL9823.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184384325 "|MAX1000|RGB_PL9823:rgb_pl9823_rpi1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB_WS2812B_64 RGB_WS2812B_64:rgb_ws2812b_64 " "Elaborating entity \"RGB_WS2812B_64\" for hierarchy \"RGB_WS2812B_64:rgb_ws2812b_64\"" {  } { { "MAX1000.bdf" "rgb_ws2812b_64" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1128 -520 -296 1336 "rgb_ws2812b_64" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184384355 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RGB_WS2812B_64.v(36) " "Verilog HDL assignment warning at RGB_WS2812B_64.v(36): truncated value with size 32 to match size of target (16)" {  } { { "src/RGB_WS2812B_64/RGB_WS2812B_64.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/RGB_WS2812B_64/RGB_WS2812B_64.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184384367 "|MAX1000|RGB_WS2812B_64:rgb_ws2812b_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RGB_WS2812B_64.v(66) " "Verilog HDL assignment warning at RGB_WS2812B_64.v(66): truncated value with size 32 to match size of target (16)" {  } { { "src/RGB_WS2812B_64/RGB_WS2812B_64.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/RGB_WS2812B_64/RGB_WS2812B_64.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184384367 "|MAX1000|RGB_WS2812B_64:rgb_ws2812b_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RGB_WS2812B_64.v(70) " "Verilog HDL assignment warning at RGB_WS2812B_64.v(70): truncated value with size 32 to match size of target (16)" {  } { { "src/RGB_WS2812B_64/RGB_WS2812B_64.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/RGB_WS2812B_64/RGB_WS2812B_64.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184384367 "|MAX1000|RGB_WS2812B_64:rgb_ws2812b_64"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_BANK_OUT_RGB_64 SPI_BANK_OUT_RGB_64:spi_bank_out_rgb_64 " "Elaborating entity \"SPI_BANK_OUT_RGB_64\" for hierarchy \"SPI_BANK_OUT_RGB_64:spi_bank_out_rgb_64\"" {  } { { "MAX1000.bdf" "spi_bank_out_rgb_64" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1136 -992 -752 1312 "spi_bank_out_rgb_64" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184384369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HOST_MUX HOST_MUX:host_mux " "Elaborating entity \"HOST_MUX\" for hierarchy \"HOST_MUX:host_mux\"" {  } { { "MAX1000.bdf" "host_mux" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1176 -1352 -1032 1352 "host_mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184384386 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1kHz_fe HOST_MUX.v(26) " "Verilog HDL or VHDL warning at HOST_MUX.v(26): object \"clk_1kHz_fe\" assigned a value but never read" {  } { { "src/SPI_RGB/HOST_MUX/HOST_MUX.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST_MUX/HOST_MUX.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662184384390 "|MAX1000|HOST_MUX:host_mux"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 HOST_MUX.v(52) " "Verilog HDL assignment warning at HOST_MUX.v(52): truncated value with size 32 to match size of target (16)" {  } { { "src/SPI_RGB/HOST_MUX/HOST_MUX.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST_MUX/HOST_MUX.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184384390 "|MAX1000|HOST_MUX:host_mux"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 HOST_MUX.v(64) " "Verilog HDL assignment warning at HOST_MUX.v(64): truncated value with size 32 to match size of target (16)" {  } { { "src/SPI_RGB/HOST_MUX/HOST_MUX.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST_MUX/HOST_MUX.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184384390 "|MAX1000|HOST_MUX:host_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_HOST_RGB SPI_HOST_RGB:spi_host_rgb " "Elaborating entity \"SPI_HOST_RGB\" for hierarchy \"SPI_HOST_RGB:spi_host_rgb\"" {  } { { "MAX1000.bdf" "spi_host_rgb" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1208 -1696 -1448 1320 "spi_host_rgb" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184384391 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_clk_fe SPI_HOST_RGB.v(26) " "Verilog HDL or VHDL warning at SPI_HOST_RGB.v(26): object \"spi_clk_fe\" assigned a value but never read" {  } { { "src/SPI_RGB/HOST/SPI_HOST_RGB.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662184384399 "|MAX1000|SPI_HOST_RGB:spi_host_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST_RGB.v(87) " "Verilog HDL assignment warning at SPI_HOST_RGB.v(87): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI_RGB/HOST/SPI_HOST_RGB.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184384399 "|MAX1000|SPI_HOST_RGB:spi_host_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST_RGB.v(113) " "Verilog HDL assignment warning at SPI_HOST_RGB.v(113): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI_RGB/HOST/SPI_HOST_RGB.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184384399 "|MAX1000|SPI_HOST_RGB:spi_host_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST_RGB.v(119) " "Verilog HDL assignment warning at SPI_HOST_RGB.v(119): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI_RGB/HOST/SPI_HOST_RGB.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184384399 "|MAX1000|SPI_HOST_RGB:spi_host_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST_RGB.v(124) " "Verilog HDL assignment warning at SPI_HOST_RGB.v(124): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI_RGB/HOST/SPI_HOST_RGB.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184384399 "|MAX1000|SPI_HOST_RGB:spi_host_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST_RGB.v(133) " "Verilog HDL assignment warning at SPI_HOST_RGB.v(133): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI_RGB/HOST/SPI_HOST_RGB.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184384399 "|MAX1000|SPI_HOST_RGB:spi_host_rgb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_INP_FILTER_RGB_HOST SPI_HOST_RGB:spi_host_rgb\|SPI_INP_FILTER_RGB_HOST:spi_inp_filter_cs " "Elaborating entity \"SPI_INP_FILTER_RGB_HOST\" for hierarchy \"SPI_HOST_RGB:spi_host_rgb\|SPI_INP_FILTER_RGB_HOST:spi_inp_filter_cs\"" {  } { { "src/SPI_RGB/HOST/SPI_HOST_RGB.v" "spi_inp_filter_cs" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184384400 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_HOST_RGB.v(162) " "Verilog HDL assignment warning at SPI_HOST_RGB.v(162): truncated value with size 32 to match size of target (5)" {  } { { "src/SPI_RGB/HOST/SPI_HOST_RGB.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184384404 "|MAX1000|SPI_HOST_RGB:spi_host_rgb|SPI_INP_FILTER_RGB_HOST:spi_inp_filter_cs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_HOST_RGB.v(167) " "Verilog HDL assignment warning at SPI_HOST_RGB.v(167): truncated value with size 32 to match size of target (5)" {  } { { "src/SPI_RGB/HOST/SPI_HOST_RGB.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/SPI_RGB/HOST/SPI_HOST_RGB.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184384404 "|MAX1000|SPI_HOST_RGB:spi_host_rgb|SPI_INP_FILTER_RGB_HOST:spi_inp_filter_cs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:uart " "Elaborating entity \"UART\" for hierarchy \"UART:uart\"" {  } { { "MAX1000.bdf" "uart" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1368 -1696 -1472 1480 "uart" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184384406 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.v(65) " "Verilog HDL assignment warning at UART.v(65): truncated value with size 32 to match size of target (8)" {  } { { "src/UART/UART.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184384417 "|MAX1000|UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.v(150) " "Verilog HDL assignment warning at UART.v(150): truncated value with size 32 to match size of target (8)" {  } { { "src/UART/UART.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184384417 "|MAX1000|UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.v(160) " "Verilog HDL assignment warning at UART.v(160): truncated value with size 32 to match size of target (8)" {  } { { "src/UART/UART.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184384417 "|MAX1000|UART:uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RXD_BYTE UART:uart\|UART_RXD_BYTE:uart_rxd_byte " "Elaborating entity \"UART_RXD_BYTE\" for hierarchy \"UART:uart\|UART_RXD_BYTE:uart_rxd_byte\"" {  } { { "src/UART/UART.v" "uart_rxd_byte" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184384418 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "latch_bit UART.v(177) " "Verilog HDL or VHDL warning at UART.v(177): object \"latch_bit\" assigned a value but never read" {  } { { "src/UART/UART.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662184384421 "|MAX1000|UART:uart|UART_RXD_BYTE:uart_rxd_byte"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.v(212) " "Verilog HDL assignment warning at UART.v(212): truncated value with size 32 to match size of target (8)" {  } { { "src/UART/UART.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184384421 "|MAX1000|UART:uart|UART_RXD_BYTE:uart_rxd_byte"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.v(216) " "Verilog HDL assignment warning at UART.v(216): truncated value with size 32 to match size of target (8)" {  } { { "src/UART/UART.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184384421 "|MAX1000|UART:uart|UART_RXD_BYTE:uart_rxd_byte"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_INP_FILTER UART:uart\|UART_RXD_BYTE:uart_rxd_byte\|UART_INP_FILTER:uart_inp_filter " "Elaborating entity \"UART_INP_FILTER\" for hierarchy \"UART:uart\|UART_RXD_BYTE:uart_rxd_byte\|UART_INP_FILTER:uart_inp_filter\"" {  } { { "src/UART/UART.v" "uart_inp_filter" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184384421 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UART.v(258) " "Verilog HDL assignment warning at UART.v(258): truncated value with size 32 to match size of target (5)" {  } { { "src/UART/UART.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184384422 "|MAX1000|UART:uart|UART_RXD_BYTE:uart_rxd_byte|UART_INP_FILTER:uart_inp_filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UART.v(263) " "Verilog HDL assignment warning at UART.v(263): truncated value with size 32 to match size of target (5)" {  } { { "src/UART/UART.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/UART/UART.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662184384423 "|MAX1000|UART:uart|UART_RXD_BYTE:uart_rxd_byte|UART_INP_FILTER:uart_inp_filter"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "T_RXD GND " "Pin \"T_RXD\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 1512 -1680 -1504 1528 "T_RXD" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662184404547 "|MAX1000|T_RXD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1662184404547 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1662184404836 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1662184408067 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/output_files/MAX1000.map.smsg " "Generated suppressed messages file E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/output_files/MAX1000.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662184408355 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1662184408786 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662184408786 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_altpll2.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/db/pll_altpll2.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "src/PLL/PLL.v" "" { Text "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/src/PLL/PLL.v" 107 0 0 } } { "MAX1000.bdf" "" { Schematic "E:/ABB Technikerschule/BLP_V3 - Entwicklung/200_Software/FPGA/FPGA_BLP_V3_BB_MAX1000_00_01/MAX1000.bdf" { { 136 -1896 -1640 328 "pll" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1662184409163 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7954 " "Implemented 7954 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662184409424 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662184409424 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7910 " "Implemented 7910 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1662184409424 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1662184409424 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662184409424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662184409456 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 03 07:53:29 2022 " "Processing ended: Sat Sep 03 07:53:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662184409456 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662184409456 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662184409456 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662184409456 ""}
