//module_A

module module_gcd(data_out,data_in,load,clk);
   input [0:15] data_in;
   output reg [0:15] data_out;
   input clk, load;
   always @(posedge clk)
     if (load) data_out<=data_in;
endmodule
