I 000051 55 1358          1709335739702 Behavioral
(_unit VHDL(clockdivider 0 5(behavioral 0 16))
	(_version vef)
	(_time 1709335739703 2024.03.01 17:28:59)
	(_source(\../src/Time_Divider.vhd\))
	(_parameters tan)
	(_code 89dadf87d3de8b9f8886cbd3dc8f808e8f8f808f8d)
	(_ent
		(_time 1709335739697)
	)
	(_object
		(_gen(_int DIVIDE_BY -1 0 7 \50000000\ (_ent((i 50000000)))))
		(_port(_int clk_in -2 0 10(_ent(_in)(_event))))
		(_port(_int reset -2 0 11(_ent(_in)(_event))))
		(_port(_int clk_out -2 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{26~downto~0}~13 0 18(_array -2((_dto i 26 i 0)))))
		(_sig(_int counter 0 0 18(_arch(_uni((_others(i 2)))))))
		(_sig(_int clk_div -2 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk_process(_arch 0 0 23(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__41(_arch 1 0 41(_assignment(_alias((clk_out)(clk_div)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1309          1709336383930 Behavioral
(_unit VHDL(clockdivider 0 5(behavioral 0 16))
	(_version vef)
	(_time 1709336383931 2024.03.01 17:39:43)
	(_source(\../src/Time_Divider.vhd\))
	(_parameters tan)
	(_code 1346131443441105121c514946151a1415151a1517)
	(_ent
		(_time 1709335739696)
	)
	(_object
		(_gen(_int DIVIDE_BY -1 0 7 \50000000\ (_ent((i 50000000)))))
		(_port(_int clk_in -2 0 10(_ent(_in)(_event))))
		(_port(_int reset -2 0 11(_ent(_in)(_event))))
		(_port(_int clk_out -2 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{26~downto~0}~13 0 18(_array -2((_dto i 26 i 0)))))
		(_sig(_int counter 0 0 18(_arch(_uni((_others(i 2)))))))
		(_sig(_int clk_div -2 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk_process(_arch 0 0 23(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__41(_arch 1 0 41(_assignment(_alias((clk_out)(clk_div)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 845           1709336383973 Behavioral
(_unit VHDL(clockdivider 0 4(behavioral 0 11))
	(_version vef)
	(_time 1709336383974 2024.03.01 17:39:43)
	(_source(\../src/Timer_divider_Fllip_flop_D.vhd\))
	(_parameters tan)
	(_code 32673237636530243032706867343b3534343b3436)
	(_ent
		(_time 1709336383967)
	)
	(_object
		(_port(_int clk_in -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temp_clk -1 0 12(_arch(_uni((i 2))))))
		(_prcs
			(clk_divider_process(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__22(_arch 1 0 22(_assignment(_alias((clk_out)(temp_clk)))(_simpleassign BUF)(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1309          1709336399292 Behavioral
(_unit VHDL(clockdivider 0 5(behavioral 0 16))
	(_version vef)
	(_time 1709336399293 2024.03.01 17:39:59)
	(_source(\../src/Time_Divider.vhd\))
	(_parameters tan)
	(_code 1242471543451004131d504847141b1514141b1416)
	(_ent
		(_time 1709336399290)
	)
	(_object
		(_gen(_int DIVIDE_BY -1 0 7 \50000000\ (_ent((i 50000000)))))
		(_port(_int clk_in -2 0 10(_ent(_in)(_event))))
		(_port(_int reset -2 0 11(_ent(_in)(_event))))
		(_port(_int clk_out -2 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{26~downto~0}~13 0 18(_array -2((_dto i 26 i 0)))))
		(_sig(_int counter 0 0 18(_arch(_uni((_others(i 2)))))))
		(_sig(_int clk_div -2 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk_process(_arch 0 0 23(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__41(_arch 1 0 41(_assignment(_alias((clk_out)(clk_div)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1309          1709336402356 Behavioral
(_unit VHDL(clockdivider 0 5(behavioral 0 16))
	(_version vef)
	(_time 1709336402357 2024.03.01 17:40:02)
	(_source(\../src/Time_Divider.vhd\))
	(_parameters tan)
	(_code 090f580f535e0b1f08064b535c0f000e0f0f000f0d)
	(_ent
		(_time 1709336399289)
	)
	(_object
		(_gen(_int DIVIDE_BY -1 0 7 \50000000\ (_ent((i 50000000)))))
		(_port(_int clk_in -2 0 10(_ent(_in)(_event))))
		(_port(_int reset -2 0 11(_ent(_in)(_event))))
		(_port(_int clk_out -2 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{26~downto~0}~13 0 18(_array -2((_dto i 26 i 0)))))
		(_sig(_int counter 0 0 18(_arch(_uni((_others(i 2)))))))
		(_sig(_int clk_div -2 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk_process(_arch 0 0 23(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__41(_arch 1 0 41(_assignment(_alias((clk_out)(clk_div)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 857           1709336402368 Behavioral
(_unit VHDL(clockdivider_flip_flop_d 0 4(behavioral 0 11))
	(_version vef)
	(_time 1709336402369 2024.03.01 17:40:02)
	(_source(\../src/Timer_divider_Fllip_flop_D.vhd\))
	(_parameters tan)
	(_code 191f481e434e1b0f1b195b434c1f101e1f1f101f1d)
	(_ent
		(_time 1709336402366)
	)
	(_object
		(_port(_int clk_in -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temp_clk -1 0 12(_arch(_uni((i 2))))))
		(_prcs
			(clk_divider_process(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__22(_arch 1 0 22(_assignment(_alias((clk_out)(temp_clk)))(_simpleassign BUF)(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1309          1709336526689 Behavioral
(_unit VHDL(clockdivider 0 5(behavioral 0 16))
	(_version vef)
	(_time 1709336526690 2024.03.01 17:42:06)
	(_source(\../src/Time_Divider.vhd\))
	(_parameters tan)
	(_code b1e1b2e5e3e6b3a7b0bef3ebe4b7b8b6b7b7b8b7b5)
	(_ent
		(_time 1709336399289)
	)
	(_object
		(_gen(_int DIVIDE_BY -1 0 7 \50000000\ (_ent((i 50000000)))))
		(_port(_int clk_in -2 0 10(_ent(_in)(_event))))
		(_port(_int reset -2 0 11(_ent(_in)(_event))))
		(_port(_int clk_out -2 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{26~downto~0}~13 0 18(_array -2((_dto i 26 i 0)))))
		(_sig(_int counter 0 0 18(_arch(_uni((_others(i 2)))))))
		(_sig(_int clk_div -2 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk_process(_arch 0 0 23(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__41(_arch 1 0 41(_assignment(_alias((clk_out)(clk_div)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 900           1709336526709 Behavioral
(_unit VHDL(clockdivider_flip_flop_d 0 4(behavioral 1 11))
	(_version vef)
	(_time 1709336526710 2024.03.01 17:42:06)
	(_source(\../src/Timer_divider_Fllip_flop_D.vhd\(\../src/Timer_divider_2_Fllip_flop_D.vhd\)))
	(_parameters tan)
	(_code d080d3828387d2c6d2d0928a85d6d9d7d6d6d9d6d4)
	(_ent
		(_time 1709336402365)
	)
	(_object
		(_port(_int clk_in -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temp_clk -1 1 12(_arch(_uni((i 2))))))
		(_prcs
			(clk_divider_process(_arch 0 1 15(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__22(_arch 1 1 22(_assignment(_alias((clk_out)(temp_clk)))(_simpleassign BUF)(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1309          1709336549616 Behavioral
(_unit VHDL(clockdivider 0 5(behavioral 0 16))
	(_version vef)
	(_time 1709336549617 2024.03.01 17:42:29)
	(_source(\../src/Time_Divider.vhd\))
	(_parameters tan)
	(_code 3b39693e3a6c392d3a3479616e3d323c3d3d323d3f)
	(_ent
		(_time 1709336399289)
	)
	(_object
		(_gen(_int DIVIDE_BY -1 0 7 \50000000\ (_ent((i 50000000)))))
		(_port(_int clk_in -2 0 10(_ent(_in)(_event))))
		(_port(_int reset -2 0 11(_ent(_in)(_event))))
		(_port(_int clk_out -2 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{26~downto~0}~13 0 18(_array -2((_dto i 26 i 0)))))
		(_sig(_int counter 0 0 18(_arch(_uni((_others(i 2)))))))
		(_sig(_int clk_div -2 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk_process(_arch 0 0 23(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__41(_arch 1 0 41(_assignment(_alias((clk_out)(clk_div)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 900           1709336549631 Behavioral
(_unit VHDL(clockdivider_flip_flop_d 0 4(behavioral 1 11))
	(_version vef)
	(_time 1709336549632 2024.03.01 17:42:29)
	(_source(\../src/Timer_divider_Fllip_flop_D.vhd\(\../src/Timer_divider_2_Fllip_flop_D.vhd\)))
	(_parameters tan)
	(_code 4b4919494a1c495d494b09111e4d424c4d4d424d4f)
	(_ent
		(_time 1709336402365)
	)
	(_object
		(_port(_int clk_in -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temp_clk -1 1 12(_arch(_uni((i 2))))))
		(_prcs
			(clk_divider_process(_arch 0 1 15(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__22(_arch 1 1 22(_assignment(_alias((clk_out)(temp_clk)))(_simpleassign BUF)(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1012          1709336549641 Behavioral
(_unit VHDL(clockdivider4_flip_flop_d 0 4(behavioral 0 11))
	(_version vef)
	(_time 1709336549642 2024.03.01 17:42:29)
	(_source(\../src/Timer_divider_4_Fllip_flop_D.vhd\))
	(_parameters tan)
	(_code 5a580859580d584c580a18000f5c535d5c5c535c5e)
	(_ent
		(_time 1709336526729)
	)
	(_object
		(_port(_int clk_in -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temp_clk1 -1 0 13(_arch(_uni((i 2)))(_event))))
		(_sig(_int temp_clk2 -1 0 13(_arch(_uni((i 2))))))
		(_prcs
			(clk_divider_process1(_arch 0 0 16(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(clk_divider_process2(_arch 1 0 24(_prcs(_simple)(_trgt(3))(_sens(2))(_read(3)))))
			(line__31(_arch 2 0 31(_assignment(_alias((clk_out)(temp_clk2)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1309          1709336817821 Behavioral
(_unit VHDL(clockdivider 0 5(behavioral 0 16))
	(_version vef)
	(_time 1709336817822 2024.03.01 17:46:57)
	(_source(\../src/Time_Divider.vhd\))
	(_parameters tan)
	(_code f6f6f4a6a3a1f4e0f7f9b4aca3f0fff1f0f0fff0f2)
	(_ent
		(_time 1709336399289)
	)
	(_object
		(_gen(_int DIVIDE_BY -1 0 7 \50000000\ (_ent((i 50000000)))))
		(_port(_int clk_in -2 0 10(_ent(_in)(_event))))
		(_port(_int reset -2 0 11(_ent(_in)(_event))))
		(_port(_int clk_out -2 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{26~downto~0}~13 0 18(_array -2((_dto i 26 i 0)))))
		(_sig(_int counter 0 0 18(_arch(_uni((_others(i 2)))))))
		(_sig(_int clk_div -2 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk_process(_arch 0 0 23(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__41(_arch 1 0 41(_assignment(_alias((clk_out)(clk_div)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 900           1709336817836 Behavioral
(_unit VHDL(clockdivider_flip_flop_d 0 4(behavioral 1 11))
	(_version vef)
	(_time 1709336817837 2024.03.01 17:46:57)
	(_source(\../src/Timer_divider_Fllip_flop_D.vhd\(\../src/Timer_divider_2_Fllip_flop_D.vhd\)))
	(_parameters tan)
	(_code 05050403535207130705475f50030c0203030c0301)
	(_ent
		(_time 1709336402365)
	)
	(_object
		(_port(_int clk_in -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temp_clk -1 1 12(_arch(_uni((i 2))))))
		(_prcs
			(clk_divider_process(_arch 0 1 15(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__22(_arch 1 1 22(_assignment(_alias((clk_out)(temp_clk)))(_simpleassign BUF)(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1012          1709336817853 Behavioral
(_unit VHDL(clockdivider4_flip_flop_d 0 4(behavioral 0 11))
	(_version vef)
	(_time 1709336817854 2024.03.01 17:46:57)
	(_source(\../src/Timer_divider_4_Fllip_flop_D.vhd\))
	(_parameters tan)
	(_code 15151412434217031413574f40131c1213131c1311)
	(_ent
		(_time 1709336526729)
	)
	(_object
		(_port(_int clk_in -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temp_clk1 -1 0 13(_arch(_uni((i 2)))(_event))))
		(_sig(_int temp_clk2 -1 0 13(_arch(_uni((i 2))))))
		(_prcs
			(clk_divider_process1(_arch 0 0 17(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(clk_divider_process2(_arch 1 0 25(_prcs(_simple)(_trgt(3))(_sens(2))(_read(3)))))
			(line__32(_arch 2 0 32(_assignment(_alias((clk_out)(temp_clk2)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 724           1709342052223 Behavioral
(_unit VHDL(ff_d 0 4(behavioral 0 13))
	(_version vef)
	(_time 1709342052224 2024.03.01 19:14:12)
	(_source(\../src/FF_D.vhd\))
	(_parameters tan)
	(_code ccceca999998cedac9ccda969bc99acac8cacacaca)
	(_ent
		(_time 1709342052221)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in)(_event))))
		(_port(_int D -1 0 8(_ent(_in))))
		(_port(_int Q -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1309          1709342055604 Behavioral
(_unit VHDL(clockdivider 0 5(behavioral 0 16))
	(_version vef)
	(_time 1709342055605 2024.03.01 19:14:15)
	(_source(\../src/Time_Divider.vhd\))
	(_parameters tan)
	(_code 0b095d0d0a5c091d0a0449515e0d020c0d0d020d0f)
	(_ent
		(_time 1709336399289)
	)
	(_object
		(_gen(_int DIVIDE_BY -1 0 7 \50000000\ (_ent((i 50000000)))))
		(_port(_int clk_in -2 0 10(_ent(_in)(_event))))
		(_port(_int reset -2 0 11(_ent(_in)(_event))))
		(_port(_int clk_out -2 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{26~downto~0}~13 0 18(_array -2((_dto i 26 i 0)))))
		(_sig(_int counter 0 0 18(_arch(_uni((_others(i 2)))))))
		(_sig(_int clk_div -2 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk_process(_arch 0 0 23(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__41(_arch 1 0 41(_assignment(_alias((clk_out)(clk_div)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 900           1709342055617 Behavioral
(_unit VHDL(clockdivider_flip_flop_d 0 4(behavioral 1 11))
	(_version vef)
	(_time 1709342055618 2024.03.01 19:14:15)
	(_source(\../src/Timer_divider_Fllip_flop_D.vhd\(\../src/Timer_divider_2_Fllip_flop_D.vhd\)))
	(_parameters tan)
	(_code 1b194d1c1a4c190d191b59414e1d121c1d1d121d1f)
	(_ent
		(_time 1709336402365)
	)
	(_object
		(_port(_int clk_in -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temp_clk -1 1 12(_arch(_uni((i 2))))))
		(_prcs
			(clk_divider_process(_arch 0 1 15(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__22(_arch 1 1 22(_assignment(_alias((clk_out)(temp_clk)))(_simpleassign BUF)(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1012          1709342055643 Behavioral
(_unit VHDL(clockdivider4_flip_flop_d 0 4(behavioral 0 11))
	(_version vef)
	(_time 1709342055644 2024.03.01 19:14:15)
	(_source(\../src/Timer_divider_4_Fllip_flop_D.vhd\))
	(_parameters tan)
	(_code 2a287c2e287d283c2b2c68707f2c232d2c2c232c2e)
	(_ent
		(_time 1709336526729)
	)
	(_object
		(_port(_int clk_in -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temp_clk1 -1 0 13(_arch(_uni((i 2)))(_event))))
		(_sig(_int temp_clk2 -1 0 13(_arch(_uni((i 2))))))
		(_prcs
			(clk_divider_process1(_arch 0 0 17(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(clk_divider_process2(_arch 1 0 25(_prcs(_simple)(_trgt(3))(_sens(2))(_read(3)))))
			(line__32(_arch 2 0 32(_assignment(_alias((clk_out)(temp_clk2)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 724           1709342055661 Behavioral
(_unit VHDL(ff_d 0 4(behavioral 0 13))
	(_version vef)
	(_time 1709342055662 2024.03.01 19:14:15)
	(_source(\../src/FF_D.vhd\))
	(_parameters tan)
	(_code 3a38693f6d6e382c3f3a2c606d3f6c3c3e3c3c3c3c)
	(_ent
		(_time 1709342052220)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in)(_event))))
		(_port(_int D -1 0 8(_ent(_in))))
		(_port(_int Q -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1309          1709342070777 Behavioral
(_unit VHDL(clockdivider 0 5(behavioral 0 16))
	(_version vef)
	(_time 1709342070778 2024.03.01 19:14:30)
	(_source(\../src/Time_Divider.vhd\))
	(_parameters tan)
	(_code 4f41454d4a184d594e400d151a494648494946494b)
	(_ent
		(_time 1709336399289)
	)
	(_object
		(_gen(_int DIVIDE_BY -1 0 7 \50000000\ (_ent((i 50000000)))))
		(_port(_int clk_in -2 0 10(_ent(_in)(_event))))
		(_port(_int reset -2 0 11(_ent(_in)(_event))))
		(_port(_int clk_out -2 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{26~downto~0}~13 0 18(_array -2((_dto i 26 i 0)))))
		(_sig(_int counter 0 0 18(_arch(_uni((_others(i 2)))))))
		(_sig(_int clk_div -2 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk_process(_arch 0 0 23(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__41(_arch 1 0 41(_assignment(_alias((clk_out)(clk_div)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 900           1709342070790 Behavioral
(_unit VHDL(clockdivider_flip_flop_d 0 4(behavioral 1 11))
	(_version vef)
	(_time 1709342070791 2024.03.01 19:14:30)
	(_source(\../src/Timer_divider_Fllip_flop_D.vhd\(\../src/Timer_divider_2_Fllip_flop_D.vhd\)))
	(_parameters tan)
	(_code 5e50545d58095c485c5e1c040b585759585857585a)
	(_ent
		(_time 1709336402365)
	)
	(_object
		(_port(_int clk_in -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temp_clk -1 1 12(_arch(_uni((i 2))))))
		(_prcs
			(clk_divider_process(_arch 0 1 15(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__22(_arch 1 1 22(_assignment(_alias((clk_out)(temp_clk)))(_simpleassign BUF)(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1012          1709342070811 Behavioral
(_unit VHDL(clockdivider4_flip_flop_d 0 4(behavioral 0 11))
	(_version vef)
	(_time 1709342070812 2024.03.01 19:14:30)
	(_source(\../src/Timer_divider_4_Fllip_flop_D.vhd\))
	(_parameters tan)
	(_code 6e60646e68396c786f682c343b686769686867686a)
	(_ent
		(_time 1709336526729)
	)
	(_object
		(_port(_int clk_in -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temp_clk1 -1 0 13(_arch(_uni((i 2)))(_event))))
		(_sig(_int temp_clk2 -1 0 13(_arch(_uni((i 2))))))
		(_prcs
			(clk_divider_process1(_arch 0 0 17(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(clk_divider_process2(_arch 1 0 25(_prcs(_simple)(_trgt(3))(_sens(2))(_read(3)))))
			(line__32(_arch 2 0 32(_assignment(_alias((clk_out)(temp_clk2)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 724           1709342070822 Behavioral
(_unit VHDL(ff_d 0 4(behavioral 0 13))
	(_version vef)
	(_time 1709342070823 2024.03.01 19:14:30)
	(_source(\../src/FF_D.vhd\))
	(_parameters tan)
	(_code 7e70717f2d2a7c687b7e6824297b28787a78787878)
	(_ent
		(_time 1709342052220)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in)(_event))))
		(_port(_int D -1 0 8(_ent(_in))))
		(_port(_int Q -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1309          1709342093120 Behavioral
(_unit VHDL(clockdivider 0 5(behavioral 0 16))
	(_version vef)
	(_time 1709342093121 2024.03.01 19:14:53)
	(_source(\../src/Time_Divider.vhd\))
	(_parameters tan)
	(_code 97c49498c3c095819698d5cdc2919e9091919e9193)
	(_ent
		(_time 1709336399289)
	)
	(_object
		(_gen(_int DIVIDE_BY -1 0 7 \50000000\ (_ent((i 50000000)))))
		(_port(_int clk_in -2 0 10(_ent(_in)(_event))))
		(_port(_int reset -2 0 11(_ent(_in)(_event))))
		(_port(_int clk_out -2 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{26~downto~0}~13 0 18(_array -2((_dto i 26 i 0)))))
		(_sig(_int counter 0 0 18(_arch(_uni((_others(i 2)))))))
		(_sig(_int clk_div -2 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk_process(_arch 0 0 23(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__41(_arch 1 0 41(_assignment(_alias((clk_out)(clk_div)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 900           1709342093134 Behavioral
(_unit VHDL(clockdivider_flip_flop_d 0 4(behavioral 1 11))
	(_version vef)
	(_time 1709342093135 2024.03.01 19:14:53)
	(_source(\../src/Timer_divider_Fllip_flop_D.vhd\(\../src/Timer_divider_2_Fllip_flop_D.vhd\)))
	(_parameters tan)
	(_code a6f5a5f1f3f1a4b0a4a6e4fcf3a0afa1a0a0afa0a2)
	(_ent
		(_time 1709336402365)
	)
	(_object
		(_port(_int clk_in -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temp_clk -1 1 12(_arch(_uni((i 2))))))
		(_prcs
			(clk_divider_process(_arch 0 1 15(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__22(_arch 1 1 22(_assignment(_alias((clk_out)(temp_clk)))(_simpleassign BUF)(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1012          1709342093145 Behavioral
(_unit VHDL(clockdivider4_flip_flop_d 0 4(behavioral 0 11))
	(_version vef)
	(_time 1709342093146 2024.03.01 19:14:53)
	(_source(\../src/Timer_divider_4_Fllip_flop_D.vhd\))
	(_parameters tan)
	(_code a6f5a5f1f3f1a4b0a7a0e4fcf3a0afa1a0a0afa0a2)
	(_ent
		(_time 1709336526729)
	)
	(_object
		(_port(_int clk_in -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temp_clk1 -1 0 13(_arch(_uni((i 2)))(_event))))
		(_sig(_int temp_clk2 -1 0 13(_arch(_uni((i 2))))))
		(_prcs
			(clk_divider_process1(_arch 0 0 17(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(clk_divider_process2(_arch 1 0 25(_prcs(_simple)(_trgt(3))(_sens(2))(_read(3)))))
			(line__32(_arch 2 0 32(_assignment(_alias((clk_out)(temp_clk2)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 724           1709342093158 Behavioral
(_unit VHDL(ff_d 0 4(behavioral 0 13))
	(_version vef)
	(_time 1709342093159 2024.03.01 19:14:53)
	(_source(\../src/FF_D.vhd\))
	(_parameters tan)
	(_code b6e5b0e2b6e2b4a0b3b6a0ece1b3e0b0b2b0b0b0b0)
	(_ent
		(_time 1709342052220)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in)(_event))))
		(_port(_int D -1 0 8(_ent(_in))))
		(_port(_int Q -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1309          1709342180597 Behavioral
(_unit VHDL(clockdivider 0 5(behavioral 0 16))
	(_version vef)
	(_time 1709342180598 2024.03.01 19:16:20)
	(_source(\../src/Time_Divider.vhd\))
	(_parameters tan)
	(_code 4346464113144155424c011916454a4445454a4547)
	(_ent
		(_time 1709336399289)
	)
	(_object
		(_gen(_int DIVIDE_BY -1 0 7 \50000000\ (_ent((i 50000000)))))
		(_port(_int clk_in -2 0 10(_ent(_in)(_event))))
		(_port(_int reset -2 0 11(_ent(_in)(_event))))
		(_port(_int clk_out -2 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{26~downto~0}~13 0 18(_array -2((_dto i 26 i 0)))))
		(_sig(_int counter 0 0 18(_arch(_uni((_others(i 2)))))))
		(_sig(_int clk_div -2 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk_process(_arch 0 0 23(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__41(_arch 1 0 41(_assignment(_alias((clk_out)(clk_div)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 900           1709342180612 Behavioral
(_unit VHDL(clockdivider_flip_flop_d 0 4(behavioral 1 11))
	(_version vef)
	(_time 1709342180613 2024.03.01 19:16:20)
	(_source(\../src/Timer_divider_Fllip_flop_D.vhd\(\../src/Timer_divider_2_Fllip_flop_D.vhd\)))
	(_parameters tan)
	(_code 53565650030451455153110906555a5455555a5557)
	(_ent
		(_time 1709336402365)
	)
	(_object
		(_port(_int clk_in -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temp_clk -1 1 12(_arch(_uni((i 2))))))
		(_prcs
			(clk_divider_process(_arch 0 1 15(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__22(_arch 1 1 22(_assignment(_alias((clk_out)(temp_clk)))(_simpleassign BUF)(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1012          1709342180624 Behavioral
(_unit VHDL(clockdivider4_flip_flop_d 0 4(behavioral 0 11))
	(_version vef)
	(_time 1709342180625 2024.03.01 19:16:20)
	(_source(\../src/Timer_divider_4_Fllip_flop_D.vhd\))
	(_parameters tan)
	(_code 63666663333461756265213936656a6465656a6567)
	(_ent
		(_time 1709336526729)
	)
	(_object
		(_port(_int clk_in -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temp_clk1 -1 0 13(_arch(_uni((i 2)))(_event))))
		(_sig(_int temp_clk2 -1 0 13(_arch(_uni((i 2))))))
		(_prcs
			(clk_divider_process1(_arch 0 0 17(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(clk_divider_process2(_arch 1 0 25(_prcs(_simple)(_trgt(3))(_sens(2))(_read(3)))))
			(line__32(_arch 2 0 32(_assignment(_alias((clk_out)(temp_clk2)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 724           1709342180638 Behavioral
(_unit VHDL(ff_d 0 4(behavioral 0 13))
	(_version vef)
	(_time 1709342180639 2024.03.01 19:16:20)
	(_source(\../src/FF_D.vhd\))
	(_parameters tan)
	(_code 727772737626706477726428257724747674747474)
	(_ent
		(_time 1709342052220)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in)(_event))))
		(_port(_int D -1 0 8(_ent(_in))))
		(_port(_int Q -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 918           1709342345709 Behavioral
(_unit VHDL(ff_sr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1709342345710 2024.03.01 19:19:05)
	(_source(\../src/FF_SR.vhd\))
	(_parameters tan)
	(_code 396d6d3c366d3b2e3b682b636e3f3f3c6f3e3a3e3b)
	(_ent
		(_time 1709342070833)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in)(_event))))
		(_port(_int S -1 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_in))))
		(_port(_int Q -1 0 10(_ent(_out))))
		(_sig(_int Q_int -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__31(_arch 1 0 31(_assignment(_alias((Q)(Q_int)))(_simpleassign BUF)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 908           1709342427977 Behavioral
(_unit VHDL(ff_jk 0 4(behavioral 0 14))
	(_version vef)
	(_time 1709342427978 2024.03.01 19:20:27)
	(_source(\../src/FF_JK.vhd\))
	(_parameters tan)
	(_code a2f2f7f5a6f6a0b4f1a6e0f8f5a4a4a7f4a4f3a4f0)
	(_ent
		(_time 1709342373373)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int J -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int Q -1 0 10(_ent(_out))))
		(_sig(_int Q_int -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(5)))))
			(line__34(_arch 1 0 34(_assignment(_alias((Q)(Q_int)))(_simpleassign BUF)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 865           1709342507546 Behavioral
(_unit VHDL(ff_t 0 4(behavioral 0 13))
	(_version vef)
	(_time 1709342507547 2024.03.01 19:21:47)
	(_source(\../src/FF_T.vhd\))
	(_parameters tan)
	(_code 6c69696c39386e7b69387a363b693a6b686a6a6a6a)
	(_ent
		(_time 1709342451092)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int T -1 0 8(_ent(_in))))
		(_port(_int Q -1 0 9(_ent(_out))))
		(_sig(_int Q_int -1 0 14(_arch(_uni((i 2))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Q)(Q_int)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1309          1709342520867 Behavioral
(_unit VHDL(clockdivider 0 5(behavioral 0 16))
	(_version vef)
	(_time 1709342520868 2024.03.01 19:22:00)
	(_source(\../src/Time_Divider.vhd\))
	(_parameters tan)
	(_code 7d7d797c7a2a7f6b7c723f27287b747a7b7b747b79)
	(_ent
		(_time 1709336399289)
	)
	(_object
		(_gen(_int DIVIDE_BY -1 0 7 \50000000\ (_ent((i 50000000)))))
		(_port(_int clk_in -2 0 10(_ent(_in)(_event))))
		(_port(_int reset -2 0 11(_ent(_in)(_event))))
		(_port(_int clk_out -2 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{26~downto~0}~13 0 18(_array -2((_dto i 26 i 0)))))
		(_sig(_int counter 0 0 18(_arch(_uni((_others(i 2)))))))
		(_sig(_int clk_div -2 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk_process(_arch 0 0 23(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__41(_arch 1 0 41(_assignment(_alias((clk_out)(clk_div)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 900           1709342520887 Behavioral
(_unit VHDL(clockdivider_flip_flop_d 0 4(behavioral 1 11))
	(_version vef)
	(_time 1709342520888 2024.03.01 19:22:00)
	(_source(\../src/Timer_divider_Fllip_flop_D.vhd\(\../src/Timer_divider_2_Fllip_flop_D.vhd\)))
	(_parameters tan)
	(_code 8c8c88828cdb8e9a8e8cced6d98a858b8a8a858a88)
	(_ent
		(_time 1709336402365)
	)
	(_object
		(_port(_int clk_in -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temp_clk -1 1 12(_arch(_uni((i 2))))))
		(_prcs
			(clk_divider_process(_arch 0 1 15(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__22(_arch 1 1 22(_assignment(_alias((clk_out)(temp_clk)))(_simpleassign BUF)(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1012          1709342520906 Behavioral
(_unit VHDL(clockdivider4_flip_flop_d 0 4(behavioral 0 11))
	(_version vef)
	(_time 1709342520907 2024.03.01 19:22:00)
	(_source(\../src/Timer_divider_4_Fllip_flop_D.vhd\))
	(_parameters tan)
	(_code 9c9c98939ccb9e8a9d9adec6c99a959b9a9a959a98)
	(_ent
		(_time 1709336526729)
	)
	(_object
		(_port(_int clk_in -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temp_clk1 -1 0 13(_arch(_uni((i 2)))(_event))))
		(_sig(_int temp_clk2 -1 0 13(_arch(_uni((i 2))))))
		(_prcs
			(clk_divider_process1(_arch 0 0 17(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(clk_divider_process2(_arch 1 0 25(_prcs(_simple)(_trgt(3))(_sens(2))(_read(3)))))
			(line__32(_arch 2 0 32(_assignment(_alias((clk_out)(temp_clk2)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 724           1709342520924 Behavioral
(_unit VHDL(ff_d 0 4(behavioral 0 13))
	(_version vef)
	(_time 1709342520925 2024.03.01 19:22:00)
	(_source(\../src/FF_D.vhd\))
	(_parameters tan)
	(_code ababaafcffffa9bdaeabbdf1fcaefdadafadadadad)
	(_ent
		(_time 1709342052220)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in)(_event))))
		(_port(_int D -1 0 8(_ent(_in))))
		(_port(_int Q -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 918           1709342520936 Behavioral
(_unit VHDL(ff_sr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1709342520937 2024.03.01 19:22:00)
	(_source(\../src/FF_SR.vhd\))
	(_parameters tan)
	(_code bbbbbaefefefb9acb9eaa9e1ecbdbdbeedbcb8bcb9)
	(_ent
		(_time 1709342070833)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in)(_event))))
		(_port(_int S -1 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_in))))
		(_port(_int Q -1 0 10(_ent(_out))))
		(_sig(_int Q_int -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__31(_arch 1 0 31(_assignment(_alias((Q)(Q_int)))(_simpleassign BUF)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 908           1709342520953 Behavioral
(_unit VHDL(ff_jk 0 4(behavioral 0 14))
	(_version vef)
	(_time 1709342520954 2024.03.01 19:22:00)
	(_source(\../src/FF_JK.vhd\))
	(_parameters tan)
	(_code cbcbca9e9f9fc9dd98cf89919ccdcdce9dcd9acd99)
	(_ent
		(_time 1709342373373)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int J -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int Q -1 0 10(_ent(_out))))
		(_sig(_int Q_int -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(5)))))
			(line__34(_arch 1 0 34(_assignment(_alias((Q)(Q_int)))(_simpleassign BUF)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 865           1709342520972 Behavioral
(_unit VHDL(ff_t 0 4(behavioral 0 13))
	(_version vef)
	(_time 1709342520973 2024.03.01 19:22:00)
	(_source(\../src/FF_T.vhd\))
	(_parameters tan)
	(_code dadadb888d8ed8cddf8ecc808ddf8cdddedcdcdcdc)
	(_ent
		(_time 1709342451092)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int T -1 0 8(_ent(_in))))
		(_port(_int Q -1 0 9(_ent(_out))))
		(_sig(_int Q_int -1 0 14(_arch(_uni((i 2))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Q)(Q_int)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1309          1709343195935 Behavioral
(_unit VHDL(clockdivider 0 5(behavioral 0 16))
	(_version vef)
	(_time 1709343195936 2024.03.01 19:33:15)
	(_source(\../src/Time_Divider.vhd\))
	(_parameters tan)
	(_code 7327747223247165727c312926757a7475757a7577)
	(_ent
		(_time 1709336399289)
	)
	(_object
		(_gen(_int DIVIDE_BY -1 0 7 \50000000\ (_ent((i 50000000)))))
		(_port(_int clk_in -2 0 10(_ent(_in)(_event))))
		(_port(_int reset -2 0 11(_ent(_in)(_event))))
		(_port(_int clk_out -2 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{26~downto~0}~13 0 18(_array -2((_dto i 26 i 0)))))
		(_sig(_int counter 0 0 18(_arch(_uni((_others(i 2)))))))
		(_sig(_int clk_div -2 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk_process(_arch 0 0 23(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__41(_arch 1 0 41(_assignment(_alias((clk_out)(clk_div)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 900           1709343195947 Behavioral
(_unit VHDL(clockdivider_flip_flop_d 0 4(behavioral 1 11))
	(_version vef)
	(_time 1709343195948 2024.03.01 19:33:15)
	(_source(\../src/Timer_divider_Fllip_flop_D.vhd\(\../src/Timer_divider_2_Fllip_flop_D.vhd\)))
	(_parameters tan)
	(_code 83d7848dd3d481958183c1d9d6858a8485858a8587)
	(_ent
		(_time 1709336402365)
	)
	(_object
		(_port(_int clk_in -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temp_clk -1 1 12(_arch(_uni((i 2))))))
		(_prcs
			(clk_divider_process(_arch 0 1 15(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__22(_arch 1 1 22(_assignment(_alias((clk_out)(temp_clk)))(_simpleassign BUF)(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1012          1709343195958 Behavioral
(_unit VHDL(clockdivider4_flip_flop_d 0 4(behavioral 0 11))
	(_version vef)
	(_time 1709343195959 2024.03.01 19:33:15)
	(_source(\../src/Timer_divider_4_Fllip_flop_D.vhd\))
	(_parameters tan)
	(_code 83d7848dd3d481958285c1d9d6858a8485858a8587)
	(_ent
		(_time 1709336526729)
	)
	(_object
		(_port(_int clk_in -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temp_clk1 -1 0 13(_arch(_uni((i 2)))(_event))))
		(_sig(_int temp_clk2 -1 0 13(_arch(_uni((i 2))))))
		(_prcs
			(clk_divider_process1(_arch 0 0 17(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(clk_divider_process2(_arch 1 0 25(_prcs(_simple)(_trgt(3))(_sens(2))(_read(3)))))
			(line__32(_arch 2 0 32(_assignment(_alias((clk_out)(temp_clk2)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 724           1709343195968 Behavioral
(_unit VHDL(ff_d 0 4(behavioral 0 13))
	(_version vef)
	(_time 1709343195969 2024.03.01 19:33:15)
	(_source(\../src/FF_D.vhd\))
	(_parameters tan)
	(_code 92c6909d96c69084979284c8c597c4949694949494)
	(_ent
		(_time 1709342052220)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in)(_event))))
		(_port(_int D -1 0 8(_ent(_in))))
		(_port(_int Q -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 918           1709343195978 Behavioral
(_unit VHDL(ff_sr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1709343195979 2024.03.01 19:33:15)
	(_source(\../src/FF_SR.vhd\))
	(_parameters tan)
	(_code a2f6a0f5a6f6a0b5a0f3b0f8f5a4a4a7f4a5a1a5a0)
	(_ent
		(_time 1709342070833)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in)(_event))))
		(_port(_int S -1 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_in))))
		(_port(_int Q -1 0 10(_ent(_out))))
		(_sig(_int Q_int -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__31(_arch 1 0 31(_assignment(_alias((Q)(Q_int)))(_simpleassign BUF)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 908           1709343195993 Behavioral
(_unit VHDL(ff_jk 0 4(behavioral 0 14))
	(_version vef)
	(_time 1709343195994 2024.03.01 19:33:15)
	(_source(\../src/FF_JK.vhd\))
	(_parameters tan)
	(_code b2e6b0e6b6e6b0a4e1b6f0e8e5b4b4b7e4b4e3b4e0)
	(_ent
		(_time 1709342373373)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int J -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int Q -1 0 10(_ent(_out))))
		(_sig(_int Q_int -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(5)(2)(3)))))
			(line__34(_arch 1 0 34(_assignment(_alias((Q)(Q_int)))(_simpleassign BUF)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 865           1709343196002 Behavioral
(_unit VHDL(ff_t 0 4(behavioral 0 13))
	(_version vef)
	(_time 1709343196003 2024.03.01 19:33:15)
	(_source(\../src/FF_T.vhd\))
	(_parameters tan)
	(_code b2e6b0e6b6e6b0a5b7e6a4e8e5b7e4b5b6b4b4b4b4)
	(_ent
		(_time 1709342451092)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int T -1 0 8(_ent(_in))))
		(_port(_int Q -1 0 9(_ent(_out))))
		(_sig(_int Q_int -1 0 14(_arch(_uni((i 2))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(2)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Q)(Q_int)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1356          1709343300088 Behavioral
(_unit VHDL(debounce 0 5(behavioral 0 13))
	(_version vef)
	(_time 1709343300089 2024.03.01 19:35:00)
	(_source(\../src/Debounce .vhd\))
	(_parameters tan)
	(_code 4f4d194d1c1819591b1d5a154b494c494a494b494a)
	(_ent
		(_time 1709343300086)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int button -1 0 8(_ent(_in))))
		(_port(_int result -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -1((_dto i 1 i 0)))))
		(_sig(_int button_sync 0 0 14(_arch(_uni))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int counter 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int stable_button -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1)))(_sens(0)(3(0))(1))(_dssslsensitivity 1))))
			(debounce_process(_arch 1 0 28(_prcs(_simple)(_trgt(4)(5))(_sens(0))(_mon)(_read(3(1))(4)(5)))))
			(line__46(_arch 2 0 46(_assignment(_alias((result)(stable_button)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . Behavioral 3 -1)
)
I 000049 55 1274          1709343941749 behavior
(_unit VHDL(debounce_tb 0 5(behavior 0 8))
	(_version vef)
	(_time 1709343941750 2024.03.01 19:45:41)
	(_source(\../src/Test_bench.vhd\))
	(_parameters tan)
	(_code c8cfc99dc59f9ede9a9add92cccecbcecdcd9ecfcc)
	(_ent
		(_time 1709343941744)
	)
	(_comp
		(Debounce
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int button -1 0 14(_ent (_in))))
				(_port(_int result -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst uut 0 31(_comp Debounce)
		(_port
			((clk)(clk))
			((button)(button))
			((result)(result))
		)
		(_use(_ent . Debounce)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int button -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int result -1 0 22(_arch(_uni))))
		(_cnst(_int clk_period -2 0 25(_arch((ns 4621819117588971520)))))
		(_cnst(_int debounce_delay -2 0 26(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 47(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 1356          1709343959028 Behavioral
(_unit VHDL(debounce 0 5(behavioral 0 13))
	(_version vef)
	(_time 1709343959029 2024.03.01 19:45:59)
	(_source(\../src/Debounce .vhd\))
	(_parameters tan)
	(_code 494a444b451e1f5f1d1b5c134d4f4a4f4c4f4d4f4c)
	(_ent
		(_time 1709343300085)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int button -1 0 8(_ent(_in))))
		(_port(_int result -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -1((_dto i 1 i 0)))))
		(_sig(_int button_sync 0 0 14(_arch(_uni))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int counter 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int stable_button -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1)))(_sens(0)(3(0))(1))(_dssslsensitivity 1))))
			(debounce_process(_arch 1 0 28(_prcs(_simple)(_trgt(4)(5))(_sens(0))(_mon)(_read(3(1))(4)(5)))))
			(line__46(_arch 2 0 46(_assignment(_alias((result)(stable_button)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1309          1709344327006 Behavioral
(_unit VHDL(clockdivider 0 5(behavioral 0 16))
	(_version vef)
	(_time 1709344327007 2024.03.01 19:52:07)
	(_source(\../src/Time_Divider.vhd\))
	(_parameters tan)
	(_code aafaaffda8fda8bcaba5e8f0ffaca3adacaca3acae)
	(_ent
		(_time 1709336399289)
	)
	(_object
		(_gen(_int DIVIDE_BY -1 0 7 \50000000\ (_ent((i 50000000)))))
		(_port(_int clk_in -2 0 10(_ent(_in)(_event))))
		(_port(_int reset -2 0 11(_ent(_in)(_event))))
		(_port(_int clk_out -2 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{26~downto~0}~13 0 18(_array -2((_dto i 26 i 0)))))
		(_sig(_int counter 0 0 18(_arch(_uni((_others(i 2)))))))
		(_sig(_int clk_div -2 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk_process(_arch 0 0 23(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__41(_arch 1 0 41(_assignment(_alias((clk_out)(clk_div)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 900           1709344327019 Behavioral
(_unit VHDL(clockdivider_flip_flop_d 0 4(behavioral 1 11))
	(_version vef)
	(_time 1709344327020 2024.03.01 19:52:07)
	(_source(\../src/Timer_divider_Fllip_flop_D.vhd\(\../src/Timer_divider_2_Fllip_flop_D.vhd\)))
	(_parameters tan)
	(_code b9e9bcede3eebbafbbb9fbe3ecbfb0bebfbfb0bfbd)
	(_ent
		(_time 1709336402365)
	)
	(_object
		(_port(_int clk_in -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temp_clk -1 1 12(_arch(_uni((i 2))))))
		(_prcs
			(clk_divider_process(_arch 0 1 15(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__22(_arch 1 1 22(_assignment(_alias((clk_out)(temp_clk)))(_simpleassign BUF)(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1012          1709344327039 Behavioral
(_unit VHDL(clockdivider4_flip_flop_d 0 4(behavioral 0 11))
	(_version vef)
	(_time 1709344327040 2024.03.01 19:52:07)
	(_source(\../src/Timer_divider_4_Fllip_flop_D.vhd\))
	(_parameters tan)
	(_code d888dd8a838fdaced9de9a828dded1dfdeded1dedc)
	(_ent
		(_time 1709336526729)
	)
	(_object
		(_port(_int clk_in -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temp_clk1 -1 0 13(_arch(_uni((i 2)))(_event))))
		(_sig(_int temp_clk2 -1 0 13(_arch(_uni((i 2))))))
		(_prcs
			(clk_divider_process1(_arch 0 0 17(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(clk_divider_process2(_arch 1 0 25(_prcs(_simple)(_trgt(3))(_sens(2))(_read(3)))))
			(line__32(_arch 2 0 32(_assignment(_alias((clk_out)(temp_clk2)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 724           1709344327051 Behavioral
(_unit VHDL(ff_d 0 4(behavioral 0 13))
	(_version vef)
	(_time 1709344327052 2024.03.01 19:52:07)
	(_source(\../src/FF_D.vhd\))
	(_parameters tan)
	(_code d888d88ad68cdaceddd8ce828fdd8ededcdededede)
	(_ent
		(_time 1709342052220)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in)(_event))))
		(_port(_int D -1 0 8(_ent(_in))))
		(_port(_int Q -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 918           1709344327064 Behavioral
(_unit VHDL(ff_sr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1709344327065 2024.03.01 19:52:07)
	(_source(\../src/FF_SR.vhd\))
	(_parameters tan)
	(_code e8b8e8bbe6bceaffeab9fab2bfeeeeedbeefebefea)
	(_ent
		(_time 1709342070833)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in)(_event))))
		(_port(_int S -1 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_in))))
		(_port(_int Q -1 0 10(_ent(_out))))
		(_sig(_int Q_int -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__31(_arch 1 0 31(_assignment(_alias((Q)(Q_int)))(_simpleassign BUF)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 908           1709344327084 Behavioral
(_unit VHDL(ff_jk 0 4(behavioral 0 14))
	(_version vef)
	(_time 1709344327085 2024.03.01 19:52:07)
	(_source(\../src/FF_JK.vhd\))
	(_parameters tan)
	(_code f8a8f8a8f6acfaeeabfcbaa2affefefdaefea9feaa)
	(_ent
		(_time 1709342373373)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int J -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int Q -1 0 10(_ent(_out))))
		(_sig(_int Q_int -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(5)(2)(3)))))
			(line__34(_arch 1 0 34(_assignment(_alias((Q)(Q_int)))(_simpleassign BUF)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 865           1709344327094 Behavioral
(_unit VHDL(ff_t 0 4(behavioral 0 13))
	(_version vef)
	(_time 1709344327095 2024.03.01 19:52:07)
	(_source(\../src/FF_T.vhd\))
	(_parameters tan)
	(_code 07570601065305100253115d500251000301010101)
	(_ent
		(_time 1709342451092)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int T -1 0 8(_ent(_in))))
		(_port(_int Q -1 0 9(_ent(_out))))
		(_sig(_int Q_int -1 0 14(_arch(_uni((i 2))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(2)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Q)(Q_int)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000049 55 1274          1709344327119 behavior
(_unit VHDL(debounce_tb 0 5(behavior 0 8))
	(_version vef)
	(_time 1709344327120 2024.03.01 19:52:07)
	(_source(\../src/Test_bench.vhd\))
	(_parameters tan)
	(_code 27772423257071317575327d232124212222712023)
	(_ent
		(_time 1709343941743)
	)
	(_comp
		(Debounce
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int button -1 0 14(_ent (_in))))
				(_port(_int result -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst uut 0 31(_comp Debounce)
		(_port
			((clk)(clk))
			((button)(button))
			((result)(result))
		)
		(_use(_ent . Debounce)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int button -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int result -1 0 22(_arch(_uni))))
		(_cnst(_int clk_period -2 0 25(_arch((ns 4621819117588971520)))))
		(_cnst(_int debounce_delay -2 0 26(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 47(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 1309          1709344331872 Behavioral
(_unit VHDL(clockdivider 0 5(behavioral 0 16))
	(_version vef)
	(_time 1709344331873 2024.03.01 19:52:11)
	(_source(\../src/Time_Divider.vhd\))
	(_parameters tan)
	(_code b5b3bfe1e3e2b7a3b4baf7efe0b3bcb2b3b3bcb3b1)
	(_ent
		(_time 1709336399289)
	)
	(_object
		(_gen(_int DIVIDE_BY -1 0 7 \50000000\ (_ent((i 50000000)))))
		(_port(_int clk_in -2 0 10(_ent(_in)(_event))))
		(_port(_int reset -2 0 11(_ent(_in)(_event))))
		(_port(_int clk_out -2 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{26~downto~0}~13 0 18(_array -2((_dto i 26 i 0)))))
		(_sig(_int counter 0 0 18(_arch(_uni((_others(i 2)))))))
		(_sig(_int clk_div -2 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk_process(_arch 0 0 23(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__41(_arch 1 0 41(_assignment(_alias((clk_out)(clk_div)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 900           1709344331886 Behavioral
(_unit VHDL(clockdivider_flip_flop_d 0 4(behavioral 1 11))
	(_version vef)
	(_time 1709344331887 2024.03.01 19:52:11)
	(_source(\../src/Timer_divider_Fllip_flop_D.vhd\(\../src/Timer_divider_2_Fllip_flop_D.vhd\)))
	(_parameters tan)
	(_code c4c2ce919393c6d2c6c4869e91c2cdc3c2c2cdc2c0)
	(_ent
		(_time 1709336402365)
	)
	(_object
		(_port(_int clk_in -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temp_clk -1 1 12(_arch(_uni((i 2))))))
		(_prcs
			(clk_divider_process(_arch 0 1 15(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__22(_arch 1 1 22(_assignment(_alias((clk_out)(temp_clk)))(_simpleassign BUF)(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1012          1709344331896 Behavioral
(_unit VHDL(clockdivider4_flip_flop_d 0 4(behavioral 0 11))
	(_version vef)
	(_time 1709344331897 2024.03.01 19:52:11)
	(_source(\../src/Timer_divider_4_Fllip_flop_D.vhd\))
	(_parameters tan)
	(_code c4c2ce919393c6d2c5c2869e91c2cdc3c2c2cdc2c0)
	(_ent
		(_time 1709336526729)
	)
	(_object
		(_port(_int clk_in -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temp_clk1 -1 0 13(_arch(_uni((i 2)))(_event))))
		(_sig(_int temp_clk2 -1 0 13(_arch(_uni((i 2))))))
		(_prcs
			(clk_divider_process1(_arch 0 0 17(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(clk_divider_process2(_arch 1 0 25(_prcs(_simple)(_trgt(3))(_sens(2))(_read(3)))))
			(line__32(_arch 2 0 32(_assignment(_alias((clk_out)(temp_clk2)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 724           1709344331905 Behavioral
(_unit VHDL(ff_d 0 4(behavioral 0 13))
	(_version vef)
	(_time 1709344331906 2024.03.01 19:52:11)
	(_source(\../src/FF_D.vhd\))
	(_parameters tan)
	(_code d4d2db86d680d6c2d1d4c28e83d182d2d0d2d2d2d2)
	(_ent
		(_time 1709342052220)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in)(_event))))
		(_port(_int D -1 0 8(_ent(_in))))
		(_port(_int Q -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 918           1709344331916 Behavioral
(_unit VHDL(ff_sr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1709344331917 2024.03.01 19:52:11)
	(_source(\../src/FF_SR.vhd\))
	(_parameters tan)
	(_code e3e5ecb0e6b7e1f4e1b2f1b9b4e5e5e6b5e4e0e4e1)
	(_ent
		(_time 1709342070833)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in)(_event))))
		(_port(_int S -1 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_in))))
		(_port(_int Q -1 0 10(_ent(_out))))
		(_sig(_int Q_int -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__31(_arch 1 0 31(_assignment(_alias((Q)(Q_int)))(_simpleassign BUF)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 908           1709344331928 Behavioral
(_unit VHDL(ff_jk 0 4(behavioral 0 14))
	(_version vef)
	(_time 1709344331929 2024.03.01 19:52:11)
	(_source(\../src/FF_JK.vhd\))
	(_parameters tan)
	(_code e3e5ecb0e6b7e1f5b0e7a1b9b4e5e5e6b5e5b2e5b1)
	(_ent
		(_time 1709342373373)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int J -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int Q -1 0 10(_ent(_out))))
		(_sig(_int Q_int -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(5)))))
			(line__34(_arch 1 0 34(_assignment(_alias((Q)(Q_int)))(_simpleassign BUF)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 865           1709344331940 Behavioral
(_unit VHDL(ff_t 0 4(behavioral 0 13))
	(_version vef)
	(_time 1709344331941 2024.03.01 19:52:11)
	(_source(\../src/FF_T.vhd\))
	(_parameters tan)
	(_code f3f5fca3f6a7f1e4f6a7e5a9a4f6a5f4f7f5f5f5f5)
	(_ent
		(_time 1709342451092)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int T -1 0 8(_ent(_in))))
		(_port(_int Q -1 0 9(_ent(_out))))
		(_sig(_int Q_int -1 0 14(_arch(_uni((i 2))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Q)(Q_int)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000049 55 1274          1709344331962 behavior
(_unit VHDL(debounce_tb 0 5(behavior 0 8))
	(_version vef)
	(_time 1709344331963 2024.03.01 19:52:11)
	(_source(\../src/Test_bench.vhd\))
	(_parameters tan)
	(_code 121447151545440440400748161411141717441516)
	(_ent
		(_time 1709343941743)
	)
	(_comp
		(Debounce
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int button -1 0 14(_ent (_in))))
				(_port(_int result -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst uut 0 31(_comp Debounce)
		(_port
			((clk)(clk))
			((button)(button))
			((result)(result))
		)
		(_use(_ent . Debounce)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int button -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int result -1 0 22(_arch(_uni))))
		(_cnst(_int clk_period -2 0 25(_arch((ns 4621819117588971520)))))
		(_cnst(_int debounce_delay -2 0 26(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 47(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 1356          1709344342628 Behavioral
(_unit VHDL(debounce 0 5(behavioral 0 13))
	(_version vef)
	(_time 1709344342629 2024.03.01 19:52:22)
	(_source(\../src/Debounce .vhd\))
	(_parameters tan)
	(_code b3b6b4e7b5e4e5a5e7e1a6e9b7b5b0b5b6b5b7b5b6)
	(_ent
		(_time 1709343300085)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int button -1 0 8(_ent(_in))))
		(_port(_int result -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -1((_dto i 1 i 0)))))
		(_sig(_int button_sync 0 0 14(_arch(_uni))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int counter 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int stable_button -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(1))(3(0)))(_sens(0)(3(0))(1))(_dssslsensitivity 1))))
			(debounce_process(_arch 1 0 28(_prcs(_simple)(_trgt(4)(5))(_sens(0))(_mon)(_read(3(1))(4)(5)))))
			(line__46(_arch 2 0 46(_assignment(_alias((result)(stable_button)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1363          1709344388921 Behavioral
(_unit VHDL(debounce 0 5(behavioral 0 13))
	(_version vef)
	(_time 1709344388922 2024.03.01 19:53:08)
	(_source(\../src/Debounce .vhd\))
	(_parameters tan)
	(_code 8bd88785dcdcdd9ddfd99ed18f8d888d8e8d8f8d8e)
	(_ent
		(_time 1709343300085)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int button -1 0 8(_ent(_in))))
		(_port(_int result -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -1((_dto i 1 i 0)))))
		(_sig(_int button_sync 0 0 14(_arch(_uni))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int counter 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int stable_button -1 0 16(_arch(_uni((i 2))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(1))(3(0)))(_sens(0)(3(0))(1))(_dssslsensitivity 1))))
			(debounce_process(_arch 1 0 28(_prcs(_simple)(_trgt(4)(5))(_sens(0))(_mon)(_read(3(1))(4)(5)))))
			(line__46(_arch 2 0 46(_assignment(_alias((result)(stable_button)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1363          1709344481008 Behavioral
(_unit VHDL(debounce 0 5(behavioral 0 13))
	(_version vef)
	(_time 1709344481009 2024.03.01 19:54:41)
	(_source(\../src/Debounce .vhd\))
	(_parameters tan)
	(_code 494a4d4b451e1f5f1d1b5c134d4f4a4f4c4f4d4f4c)
	(_ent
		(_time 1709343300085)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int button -1 0 8(_ent(_in))))
		(_port(_int result -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -1((_dto i 1 i 0)))))
		(_sig(_int button_sync 0 0 14(_arch(_uni))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int counter 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int stable_button -1 0 16(_arch(_uni((i 2))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1)))(_sens(0)(3(0))(1))(_dssslsensitivity 1))))
			(debounce_process(_arch 1 0 28(_prcs(_simple)(_trgt(4)(5))(_sens(0))(_mon)(_read(3(1))(4)(5)))))
			(line__46(_arch 2 0 46(_assignment(_alias((result)(stable_button)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1420          1709344715152 Behavioral
(_unit VHDL(debounce 0 5(behavioral 0 13))
	(_version vef)
	(_time 1709344715153 2024.03.01 19:58:35)
	(_source(\../src/Debounce .vhd\))
	(_parameters tan)
	(_code e6b5e0b5e5b1b0f0b2b7f3bce2e0e5e0e3e0e2e0e3)
	(_ent
		(_time 1709343300085)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int button -1 0 8(_ent(_in))))
		(_port(_int result -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -1((_dto i 1 i 0)))))
		(_sig(_int button_sync 0 0 14(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int counter 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int stable_button -1 0 16(_arch(_uni((i 2))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1)))(_sens(0)(3(0))(1))(_dssslsensitivity 1))))
			(debounce_process(_arch 1 0 28(_prcs(_simple)(_trgt(4)(5))(_sens(0))(_mon)(_read(3(1))(4)(5)))))
			(line__47(_arch 2 0 47(_assignment(_alias((result)(stable_button)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1309          1709344741189 Behavioral
(_unit VHDL(clockdivider 0 5(behavioral 0 16))
	(_version vef)
	(_time 1709344741190 2024.03.01 19:59:01)
	(_source(\../src/Time_Divider.vhd\))
	(_parameters tan)
	(_code 95979e9ac3c29783949ad7cfc0939c9293939c9391)
	(_ent
		(_time 1709336399289)
	)
	(_object
		(_gen(_int DIVIDE_BY -1 0 7 \50000000\ (_ent((i 50000000)))))
		(_port(_int clk_in -2 0 10(_ent(_in)(_event))))
		(_port(_int reset -2 0 11(_ent(_in)(_event))))
		(_port(_int clk_out -2 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{26~downto~0}~13 0 18(_array -2((_dto i 26 i 0)))))
		(_sig(_int counter 0 0 18(_arch(_uni((_others(i 2)))))))
		(_sig(_int clk_div -2 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk_process(_arch 0 0 23(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__41(_arch 1 0 41(_assignment(_alias((clk_out)(clk_div)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 900           1709344741204 Behavioral
(_unit VHDL(clockdivider_flip_flop_d 0 4(behavioral 1 11))
	(_version vef)
	(_time 1709344741205 2024.03.01 19:59:01)
	(_source(\../src/Timer_divider_Fllip_flop_D.vhd\(\../src/Timer_divider_2_Fllip_flop_D.vhd\)))
	(_parameters tan)
	(_code a5a7aef2f3f2a7b3a7a5e7fff0a3aca2a3a3aca3a1)
	(_ent
		(_time 1709336402365)
	)
	(_object
		(_port(_int clk_in -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temp_clk -1 1 12(_arch(_uni((i 2))))))
		(_prcs
			(clk_divider_process(_arch 0 1 15(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__22(_arch 1 1 22(_assignment(_alias((clk_out)(temp_clk)))(_simpleassign BUF)(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1012          1709344741215 Behavioral
(_unit VHDL(clockdivider4_flip_flop_d 0 4(behavioral 0 11))
	(_version vef)
	(_time 1709344741216 2024.03.01 19:59:01)
	(_source(\../src/Timer_divider_4_Fllip_flop_D.vhd\))
	(_parameters tan)
	(_code b4b6bfe0e3e3b6a2b5b2f6eee1b2bdb3b2b2bdb2b0)
	(_ent
		(_time 1709336526729)
	)
	(_object
		(_port(_int clk_in -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temp_clk1 -1 0 13(_arch(_uni((i 2)))(_event))))
		(_sig(_int temp_clk2 -1 0 13(_arch(_uni((i 2))))))
		(_prcs
			(clk_divider_process1(_arch 0 0 17(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(clk_divider_process2(_arch 1 0 25(_prcs(_simple)(_trgt(3))(_sens(2))(_read(3)))))
			(line__32(_arch 2 0 32(_assignment(_alias((clk_out)(temp_clk2)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 724           1709344741233 Behavioral
(_unit VHDL(ff_d 0 4(behavioral 0 13))
	(_version vef)
	(_time 1709344741234 2024.03.01 19:59:01)
	(_source(\../src/FF_D.vhd\))
	(_parameters tan)
	(_code c4c6ca91c690c6d2c1c4d29e93c192c2c0c2c2c2c2)
	(_ent
		(_time 1709342052220)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in)(_event))))
		(_port(_int D -1 0 8(_ent(_in))))
		(_port(_int Q -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 918           1709344741246 Behavioral
(_unit VHDL(ff_sr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1709344741247 2024.03.01 19:59:01)
	(_source(\../src/FF_SR.vhd\))
	(_parameters tan)
	(_code d4d6da86d680d6c3d685c68e83d2d2d182d3d7d3d6)
	(_ent
		(_time 1709342070833)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in)(_event))))
		(_port(_int S -1 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_in))))
		(_port(_int Q -1 0 10(_ent(_out))))
		(_sig(_int Q_int -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__31(_arch 1 0 31(_assignment(_alias((Q)(Q_int)))(_simpleassign BUF)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 908           1709344741260 Behavioral
(_unit VHDL(ff_jk 0 4(behavioral 0 14))
	(_version vef)
	(_time 1709344741261 2024.03.01 19:59:01)
	(_source(\../src/FF_JK.vhd\))
	(_parameters tan)
	(_code e3e1edb0e6b7e1f5b0e7a1b9b4e5e5e6b5e5b2e5b1)
	(_ent
		(_time 1709342373373)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int J -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int Q -1 0 10(_ent(_out))))
		(_sig(_int Q_int -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(5)))))
			(line__34(_arch 1 0 34(_assignment(_alias((Q)(Q_int)))(_simpleassign BUF)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 865           1709344741280 Behavioral
(_unit VHDL(ff_t 0 4(behavioral 0 13))
	(_version vef)
	(_time 1709344741281 2024.03.01 19:59:01)
	(_source(\../src/FF_T.vhd\))
	(_parameters tan)
	(_code f3f1fda3f6a7f1e4f6a7e5a9a4f6a5f4f7f5f5f5f5)
	(_ent
		(_time 1709342451092)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int T -1 0 8(_ent(_in))))
		(_port(_int Q -1 0 9(_ent(_out))))
		(_sig(_int Q_int -1 0 14(_arch(_uni((i 2))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Q)(Q_int)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1420          1709344741294 Behavioral
(_unit VHDL(debounce 0 5(behavioral 0 13))
	(_version vef)
	(_time 1709344741295 2024.03.01 19:59:01)
	(_source(\../src/Debounce .vhd\))
	(_parameters tan)
	(_code 02000f040555541456531758060401040704060407)
	(_ent
		(_time 1709343300085)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int button -1 0 8(_ent(_in))))
		(_port(_int result -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -1((_dto i 1 i 0)))))
		(_sig(_int button_sync 0 0 14(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int counter 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int stable_button -1 0 16(_arch(_uni((i 2))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(3(0))(3(1)))(_sens(0)(1)(3(0)))(_dssslsensitivity 1))))
			(debounce_process(_arch 1 0 28(_prcs(_simple)(_trgt(4)(5))(_sens(0))(_mon)(_read(3(1))(4)(5)))))
			(line__47(_arch 2 0 47(_assignment(_alias((result)(stable_button)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000049 55 1274          1709344741320 behavior
(_unit VHDL(debounce_tb 0 5(behavior 0 8))
	(_version vef)
	(_time 1709344741321 2024.03.01 19:59:01)
	(_source(\../src/Test_bench.vhd\))
	(_parameters tan)
	(_code 22202f262575743470703778262421242727742526)
	(_ent
		(_time 1709343941743)
	)
	(_comp
		(Debounce
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int button -1 0 14(_ent (_in))))
				(_port(_int result -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst uut 0 31(_comp Debounce)
		(_port
			((clk)(clk))
			((button)(button))
			((result)(result))
		)
		(_use(_ent . Debounce)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int button -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int result -1 0 22(_arch(_uni))))
		(_cnst(_int clk_period -2 0 25(_arch((ns 4621819117588971520)))))
		(_cnst(_int debounce_delay -2 0 26(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 47(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 1128          1709344839733 Behavioral
(_unit VHDL(clock_enable_debouncing_button 0 4(behavioral 0 11))
	(_version vef)
	(_time 1709344839734 2024.03.01 20:00:39)
	(_source(\../src/Debounce .vhd\))
	(_parameters tan)
	(_code 88dd8286d3df8a9e8a86cad18f8e8d8edd8e898e8a)
	(_ent
		(_time 1709344839730)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int slow_clk_enable -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 12(_array -1((_dto i 27 i 0)))))
		(_sig(_int counter 0 0 12(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 50528770 50463491 33686018 33686019 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 759           1709344839747 Behavioral
(_unit VHDL(dff_debouncing_button 0 30(behavioral 0 38))
	(_version vef)
	(_time 1709344839748 2024.03.01 20:00:39)
	(_source(\../src/Debounce .vhd\))
	(_parameters tan)
	(_code 98cd959796cfca8dcf9b8cc2cc9e9a9ece9f9d9ecd)
	(_ent
		(_time 1709344839744)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in)(_event))))
		(_port(_int clock_enable -1 0 33(_ent(_in))))
		(_port(_int D -1 0 34(_ent(_in))))
		(_port(_int Q -1 0 35(_ent(_out((i 2))))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1492          1709344839761 Behavioral
(_unit VHDL(debouncing_button_vhdl 0 54(behavioral 0 61))
	(_version vef)
	(_time 1709344839762 2024.03.01 20:00:39)
	(_source(\../src/Debounce .vhd\))
	(_parameters tan)
	(_code a7f2aaf0a5f0f1b1f3a8b2fda3a1a4a1aea1f2a1a0)
	(_ent
		(_time 1709344839755)
	)
	(_inst clock_enable_generator 0 66(_ent . clock_enable_debouncing_button)
		(_port
			((clk)(clk))
			((slow_clk_enable)(slow_clk_enable))
		)
	)
	(_inst Debouncing_FF0 0 70(_ent . DFF_Debouncing_Button)
		(_port
			((clk)(clk))
			((clock_enable)(slow_clk_enable))
			((D)(button))
			((Q)(Q0))
		)
	)
	(_inst Debouncing_FF1 0 77(_ent . DFF_Debouncing_Button)
		(_port
			((clk)(clk))
			((clock_enable)(slow_clk_enable))
			((D)(Q0))
			((Q)(Q1))
		)
	)
	(_inst Debouncing_FF2 0 83(_ent . DFF_Debouncing_Button)
		(_port
			((clk)(clk))
			((clock_enable)(slow_clk_enable))
			((D)(Q1))
			((Q)(Q2))
		)
	)
	(_object
		(_port(_int button -1 0 56(_ent(_in))))
		(_port(_int clk -1 0 57(_ent(_in))))
		(_port(_int debounced_button -1 0 58(_ent(_out))))
		(_sig(_int slow_clk_enable -1 0 62(_arch(_uni))))
		(_sig(_int Q1 -1 0 63(_arch(_uni))))
		(_sig(_int Q2 -1 0 63(_arch(_uni))))
		(_sig(_int Q2_bar -1 0 63(_int(_uni))))
		(_sig(_int Q0 -1 0 63(_arch(_uni))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(2))(_sens(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1309          1709344854165 Behavioral
(_unit VHDL(clockdivider 0 5(behavioral 0 16))
	(_version vef)
	(_time 1709344854166 2024.03.01 20:00:54)
	(_source(\../src/Time_Divider.vhd\))
	(_parameters tan)
	(_code edebefbeeabaeffbece2afb7b8ebe4eaebebe4ebe9)
	(_ent
		(_time 1709336399289)
	)
	(_object
		(_gen(_int DIVIDE_BY -1 0 7 \50000000\ (_ent((i 50000000)))))
		(_port(_int clk_in -2 0 10(_ent(_in)(_event))))
		(_port(_int reset -2 0 11(_ent(_in)(_event))))
		(_port(_int clk_out -2 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{26~downto~0}~13 0 18(_array -2((_dto i 26 i 0)))))
		(_sig(_int counter 0 0 18(_arch(_uni((_others(i 2)))))))
		(_sig(_int clk_div -2 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk_process(_arch 0 0 23(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__41(_arch 1 0 41(_assignment(_alias((clk_out)(clk_div)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 900           1709344854188 Behavioral
(_unit VHDL(clockdivider_flip_flop_d 0 4(behavioral 1 11))
	(_version vef)
	(_time 1709344854189 2024.03.01 20:00:54)
	(_source(\../src/Timer_divider_Fllip_flop_D.vhd\(\../src/Timer_divider_2_Fllip_flop_D.vhd\)))
	(_parameters tan)
	(_code fdfbffadfaaaffebfffdbfa7a8fbf4fafbfbf4fbf9)
	(_ent
		(_time 1709336402365)
	)
	(_object
		(_port(_int clk_in -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temp_clk -1 1 12(_arch(_uni((i 2))))))
		(_prcs
			(clk_divider_process(_arch 0 1 15(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__22(_arch 1 1 22(_assignment(_alias((clk_out)(temp_clk)))(_simpleassign BUF)(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1012          1709344854205 Behavioral
(_unit VHDL(clockdivider4_flip_flop_d 0 4(behavioral 0 11))
	(_version vef)
	(_time 1709344854206 2024.03.01 20:00:54)
	(_source(\../src/Timer_divider_4_Fllip_flop_D.vhd\))
	(_parameters tan)
	(_code 0d0b0c0b0a5a0f1b0c0b4f57580b040a0b0b040b09)
	(_ent
		(_time 1709336526729)
	)
	(_object
		(_port(_int clk_in -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temp_clk1 -1 0 13(_arch(_uni((i 2)))(_event))))
		(_sig(_int temp_clk2 -1 0 13(_arch(_uni((i 2))))))
		(_prcs
			(clk_divider_process1(_arch 0 0 17(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(clk_divider_process2(_arch 1 0 25(_prcs(_simple)(_trgt(3))(_sens(2))(_read(3)))))
			(line__32(_arch 2 0 32(_assignment(_alias((clk_out)(temp_clk2)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 724           1709344854218 Behavioral
(_unit VHDL(ff_d 0 4(behavioral 0 13))
	(_version vef)
	(_time 1709344854219 2024.03.01 20:00:54)
	(_source(\../src/FF_D.vhd\))
	(_parameters tan)
	(_code 1c1a181b49481e0a191c0a464b194a1a181a1a1a1a)
	(_ent
		(_time 1709342052220)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in)(_event))))
		(_port(_int D -1 0 8(_ent(_in))))
		(_port(_int Q -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 918           1709344854231 Behavioral
(_unit VHDL(ff_sr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1709344854232 2024.03.01 20:00:54)
	(_source(\../src/FF_SR.vhd\))
	(_parameters tan)
	(_code 2c2a282879782e3b2e7d3e767b2a2a297a2b2f2b2e)
	(_ent
		(_time 1709342070833)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in)(_event))))
		(_port(_int S -1 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_in))))
		(_port(_int Q -1 0 10(_ent(_out))))
		(_sig(_int Q_int -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__31(_arch 1 0 31(_assignment(_alias((Q)(Q_int)))(_simpleassign BUF)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 908           1709344854243 Behavioral
(_unit VHDL(ff_jk 0 4(behavioral 0 14))
	(_version vef)
	(_time 1709344854244 2024.03.01 20:00:54)
	(_source(\../src/FF_JK.vhd\))
	(_parameters tan)
	(_code 3c3a383969683e2a6f387e666b3a3a396a3a6d3a6e)
	(_ent
		(_time 1709342373373)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int J -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int Q -1 0 10(_ent(_out))))
		(_sig(_int Q_int -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(5)))))
			(line__34(_arch 1 0 34(_assignment(_alias((Q)(Q_int)))(_simpleassign BUF)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 865           1709344854252 Behavioral
(_unit VHDL(ff_t 0 4(behavioral 0 13))
	(_version vef)
	(_time 1709344854253 2024.03.01 20:00:54)
	(_source(\../src/FF_T.vhd\))
	(_parameters tan)
	(_code 3c3a383969683e2b39682a666b396a3b383a3a3a3a)
	(_ent
		(_time 1709342451092)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int T -1 0 8(_ent(_in))))
		(_port(_int Q -1 0 9(_ent(_out))))
		(_sig(_int Q_int -1 0 14(_arch(_uni((i 2))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Q)(Q_int)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1128          1709344854268 Behavioral
(_unit VHDL(clock_enable_debouncing_button 0 4(behavioral 0 11))
	(_version vef)
	(_time 1709344854269 2024.03.01 20:00:54)
	(_source(\../src/Debounce .vhd\))
	(_parameters tan)
	(_code 4b4d4a494a1c495d494509124c4d4e4d1e4d4a4d49)
	(_ent
		(_time 1709344839729)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int slow_clk_enable -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 12(_array -1((_dto i 27 i 0)))))
		(_sig(_int counter 0 0 12(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 50528770 50463491 33686018 33686019 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 759           1709344854280 Behavioral
(_unit VHDL(dff_debouncing_button 0 30(behavioral 0 38))
	(_version vef)
	(_time 1709344854281 2024.03.01 20:00:54)
	(_source(\../src/Debounce .vhd\))
	(_parameters tan)
	(_code 5b5d5d580f0c094e0c584f010f5d595d0d5c5e5d0e)
	(_ent
		(_time 1709344839743)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in)(_event))))
		(_port(_int clock_enable -1 0 33(_ent(_in))))
		(_port(_int D -1 0 34(_ent(_in))))
		(_port(_int Q -1 0 35(_ent(_out((i 2))))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1492          1709344854291 Behavioral
(_unit VHDL(debouncing_button_vhdl 0 54(behavioral 0 61))
	(_version vef)
	(_time 1709344854292 2024.03.01 20:00:54)
	(_source(\../src/Debounce .vhd\))
	(_parameters tan)
	(_code 6a6c6c6a3e3d3c7c3e657f306e6c696c636c3f6c6d)
	(_ent
		(_time 1709344839754)
	)
	(_inst clock_enable_generator 0 66(_ent . clock_enable_debouncing_button)
		(_port
			((clk)(clk))
			((slow_clk_enable)(slow_clk_enable))
		)
	)
	(_inst Debouncing_FF0 0 70(_ent . DFF_Debouncing_Button)
		(_port
			((clk)(clk))
			((clock_enable)(slow_clk_enable))
			((D)(button))
			((Q)(Q0))
		)
	)
	(_inst Debouncing_FF1 0 77(_ent . DFF_Debouncing_Button)
		(_port
			((clk)(clk))
			((clock_enable)(slow_clk_enable))
			((D)(Q0))
			((Q)(Q1))
		)
	)
	(_inst Debouncing_FF2 0 83(_ent . DFF_Debouncing_Button)
		(_port
			((clk)(clk))
			((clock_enable)(slow_clk_enable))
			((D)(Q1))
			((Q)(Q2))
		)
	)
	(_object
		(_port(_int button -1 0 56(_ent(_in))))
		(_port(_int clk -1 0 57(_ent(_in))))
		(_port(_int debounced_button -1 0 58(_ent(_out))))
		(_sig(_int slow_clk_enable -1 0 62(_arch(_uni))))
		(_sig(_int Q1 -1 0 63(_arch(_uni))))
		(_sig(_int Q2 -1 0 63(_arch(_uni))))
		(_sig(_int Q2_bar -1 0 63(_int(_uni))))
		(_sig(_int Q0 -1 0 63(_arch(_uni))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(2))(_sens(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 1220          1709344854316 behavior
(_unit VHDL(tb_debouncing_button_vhdl 0 6(behavior 0 9))
	(_version vef)
	(_time 1709344854317 2024.03.01 20:00:54)
	(_source(\../src/Test_bench.vhd\))
	(_parameters tan)
	(_code 7a7d7c7b292e786c7a2d6f20297c2c7d7f7c2f7c79)
	(_ent
		(_time 1709344854313)
	)
	(_comp
		(Debouncing_Button_VHDL
			(_object
				(_port(_int button -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int debounced_button -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp Debouncing_Button_VHDL)
		(_port
			((button)(button))
			((clk)(clk))
			((debounced_button)(debounced_button))
		)
		(_use(_ent . Debouncing_Button_VHDL)
		)
	)
	(_object
		(_sig(_int button -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int debounced_button -1 0 20(_arch(_uni))))
		(_cnst(_int clk_period -2 0 21(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 29(_prcs(_wait_for)(_trgt(1)))))
			(stim_proc(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 2 -1)
)
I 000051 55 1309          1709344921842 Behavioral
(_unit VHDL(clockdivider 0 5(behavioral 0 16))
	(_version vef)
	(_time 1709344921843 2024.03.01 20:02:01)
	(_source(\../src/Time_Divider.vhd\))
	(_parameters tan)
	(_code 4543174713124753444a071f10434c4243434c4341)
	(_ent
		(_time 1709336399289)
	)
	(_object
		(_gen(_int DIVIDE_BY -1 0 7 \50000000\ (_ent((i 50000000)))))
		(_port(_int clk_in -2 0 10(_ent(_in)(_event))))
		(_port(_int reset -2 0 11(_ent(_in)(_event))))
		(_port(_int clk_out -2 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{26~downto~0}~13 0 18(_array -2((_dto i 26 i 0)))))
		(_sig(_int counter 0 0 18(_arch(_uni((_others(i 2)))))))
		(_sig(_int clk_div -2 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk_process(_arch 0 0 23(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__41(_arch 1 0 41(_assignment(_alias((clk_out)(clk_div)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 900           1709344921871 Behavioral
(_unit VHDL(clockdivider_flip_flop_d 0 4(behavioral 1 11))
	(_version vef)
	(_time 1709344921872 2024.03.01 20:02:01)
	(_source(\../src/Timer_divider_Fllip_flop_D.vhd\(\../src/Timer_divider_2_Fllip_flop_D.vhd\)))
	(_parameters tan)
	(_code 65633765333267736765273f30636c6263636c6361)
	(_ent
		(_time 1709336402365)
	)
	(_object
		(_port(_int clk_in -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temp_clk -1 1 12(_arch(_uni((i 2))))))
		(_prcs
			(clk_divider_process(_arch 0 1 15(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__22(_arch 1 1 22(_assignment(_alias((clk_out)(temp_clk)))(_simpleassign BUF)(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1012          1709344921885 Behavioral
(_unit VHDL(clockdivider4_flip_flop_d 0 4(behavioral 0 11))
	(_version vef)
	(_time 1709344921886 2024.03.01 20:02:01)
	(_source(\../src/Timer_divider_4_Fllip_flop_D.vhd\))
	(_parameters tan)
	(_code 74722675232376627572362e21727d7372727d7270)
	(_ent
		(_time 1709336526729)
	)
	(_object
		(_port(_int clk_in -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temp_clk1 -1 0 13(_arch(_uni((i 2)))(_event))))
		(_sig(_int temp_clk2 -1 0 13(_arch(_uni((i 2))))))
		(_prcs
			(clk_divider_process1(_arch 0 0 17(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(clk_divider_process2(_arch 1 0 25(_prcs(_simple)(_trgt(3))(_sens(2))(_read(3)))))
			(line__32(_arch 2 0 32(_assignment(_alias((clk_out)(temp_clk2)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000051 55 724           1709344921900 Behavioral
(_unit VHDL(ff_d 0 4(behavioral 0 13))
	(_version vef)
	(_time 1709344921901 2024.03.01 20:02:01)
	(_source(\../src/FF_D.vhd\))
	(_parameters tan)
	(_code 8482d38a86d08692818492ded381d2828082828282)
	(_ent
		(_time 1709342052220)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in)(_event))))
		(_port(_int D -1 0 8(_ent(_in))))
		(_port(_int Q -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 918           1709344921910 Behavioral
(_unit VHDL(ff_sr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1709344921911 2024.03.01 20:02:01)
	(_source(\../src/FF_SR.vhd\))
	(_parameters tan)
	(_code 8482d38a86d0869386d596ded3828281d283878386)
	(_ent
		(_time 1709342070833)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in)(_event))))
		(_port(_int S -1 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_in))))
		(_port(_int Q -1 0 10(_ent(_out))))
		(_sig(_int Q_int -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__31(_arch 1 0 31(_assignment(_alias((Q)(Q_int)))(_simpleassign BUF)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 908           1709344921924 Behavioral
(_unit VHDL(ff_jk 0 4(behavioral 0 14))
	(_version vef)
	(_time 1709344921925 2024.03.01 20:02:01)
	(_source(\../src/FF_JK.vhd\))
	(_parameters tan)
	(_code 9395c49c96c79185c097d1c9c4959596c595c295c1)
	(_ent
		(_time 1709342373373)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int J -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int Q -1 0 10(_ent(_out))))
		(_sig(_int Q_int -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(5)))))
			(line__34(_arch 1 0 34(_assignment(_alias((Q)(Q_int)))(_simpleassign BUF)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 865           1709344921935 Behavioral
(_unit VHDL(ff_t 0 4(behavioral 0 13))
	(_version vef)
	(_time 1709344921936 2024.03.01 20:02:01)
	(_source(\../src/FF_T.vhd\))
	(_parameters tan)
	(_code a3a5f4f4a6f7a1b4a6f7b5f9f4a6f5a4a7a5a5a5a5)
	(_ent
		(_time 1709342451092)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int T -1 0 8(_ent(_in))))
		(_port(_int Q -1 0 9(_ent(_out))))
		(_sig(_int Q_int -1 0 14(_arch(_uni((i 2))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Q)(Q_int)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
V 000051 55 1128          1709344921946 Behavioral
(_unit VHDL(clock_enable_debouncing_button 0 4(behavioral 0 11))
	(_version vef)
	(_time 1709344921947 2024.03.01 20:02:01)
	(_source(\../src/Debounce .vhd\))
	(_parameters tan)
	(_code b3b5e1e7e3e4b1a5b1bdf1eab4b5b6b5e6b5b2b5b1)
	(_ent
		(_time 1709344839729)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int slow_clk_enable -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 12(_array -1((_dto i 27 i 0)))))
		(_sig(_int counter 0 0 12(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__23(_arch 1 0 23(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 50528770 50463491 33686018 33686019 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
V 000051 55 759           1709344921952 Behavioral
(_unit VHDL(dff_debouncing_button 0 30(behavioral 0 38))
	(_version vef)
	(_time 1709344921953 2024.03.01 20:02:01)
	(_source(\../src/Debounce .vhd\))
	(_parameters tan)
	(_code b3b5e6e7b6e4e1a6e4b0a7e9e7b5b1b5e5b4b6b5e6)
	(_ent
		(_time 1709344839743)
	)
	(_object
		(_port(_int clk -1 0 32(_ent(_in)(_event))))
		(_port(_int clock_enable -1 0 33(_ent(_in))))
		(_port(_int D -1 0 34(_ent(_in))))
		(_port(_int Q -1 0 35(_ent(_out((i 2))))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000051 55 1492          1709344921958 Behavioral
(_unit VHDL(debouncing_button_vhdl 0 54(behavioral 0 61))
	(_version vef)
	(_time 1709344921959 2024.03.01 20:02:01)
	(_source(\../src/Debounce .vhd\))
	(_parameters tan)
	(_code b3b5e6e7b5e4e5a5e7bca6e9b7b5b0b5bab5e6b5b4)
	(_ent
		(_time 1709344839754)
	)
	(_inst clock_enable_generator 0 66(_ent . clock_enable_debouncing_button)
		(_port
			((clk)(clk))
			((slow_clk_enable)(slow_clk_enable))
		)
	)
	(_inst Debouncing_FF0 0 70(_ent . DFF_Debouncing_Button)
		(_port
			((clk)(clk))
			((clock_enable)(slow_clk_enable))
			((D)(button))
			((Q)(Q0))
		)
	)
	(_inst Debouncing_FF1 0 77(_ent . DFF_Debouncing_Button)
		(_port
			((clk)(clk))
			((clock_enable)(slow_clk_enable))
			((D)(Q0))
			((Q)(Q1))
		)
	)
	(_inst Debouncing_FF2 0 83(_ent . DFF_Debouncing_Button)
		(_port
			((clk)(clk))
			((clock_enable)(slow_clk_enable))
			((D)(Q1))
			((Q)(Q2))
		)
	)
	(_object
		(_port(_int button -1 0 56(_ent(_in))))
		(_port(_int clk -1 0 57(_ent(_in))))
		(_port(_int debounced_button -1 0 58(_ent(_out))))
		(_sig(_int slow_clk_enable -1 0 62(_arch(_uni))))
		(_sig(_int Q1 -1 0 63(_arch(_uni))))
		(_sig(_int Q2 -1 0 63(_arch(_uni))))
		(_sig(_int Q2_bar -1 0 63(_int(_uni))))
		(_sig(_int Q0 -1 0 63(_arch(_uni))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(2))(_sens(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000049 55 1220          1709344921968 behavior
(_unit VHDL(tb_debouncing_button_vhdl 0 6(behavior 0 9))
	(_version vef)
	(_time 1709344921969 2024.03.01 20:02:01)
	(_source(\../src/Test_bench.vhd\))
	(_parameters tan)
	(_code c2c59797c296c0d4c295d79891c494c5c7c497c4c1)
	(_ent
		(_time 1709344854312)
	)
	(_comp
		(Debouncing_Button_VHDL
			(_object
				(_port(_int button -1 0 13(_ent (_in))))
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int debounced_button -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp Debouncing_Button_VHDL)
		(_port
			((button)(button))
			((clk)(clk))
			((debounced_button)(debounced_button))
		)
		(_use(_ent . Debouncing_Button_VHDL)
		)
	)
	(_object
		(_sig(_int button -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int debounced_button -1 0 20(_arch(_uni))))
		(_cnst(_int clk_period -2 0 21(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 29(_prcs(_wait_for)(_trgt(1)))))
			(stim_proc(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 2 -1)
)
V 000045 55 1504          1709345142810 arch
(_unit VHDL(button_debounce 0 5(arch 0 19))
	(_version vef)
	(_time 1709345142811 2024.03.01 20:05:42)
	(_source(\../src/Debounce .vhd\))
	(_parameters tan)
	(_code 6e6e656f3e383e796d3a28346a6b38686a686b686c)
	(_ent
		(_time 1709345142804)
	)
	(_object
		(_gen(_int pulse -1 0 7 \true\ (_ent gms((i 1)))))
		(_gen(_int active_low -1 0 8 \true\ (_ent((i 1)))))
		(_gen(_int delay -2 0 9 \50000\ (_ent((i 50000)))))
		(_port(_int clk -3 0 12(_ent(_in)(_event))))
		(_port(_int reset -3 0 13(_ent(_in))))
		(_port(_int input -3 0 14(_ent(_in))))
		(_port(_int debounce -3 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20(_array -3((_dto i 9 i 0)))))
		(_sig(_int sample 0 0 20(_arch(_uni(_string \"0001111000"\)))))
		(_sig(_int sample_pulse -3 0 21(_arch(_uni((i 2))))))
		(_var(_int count -2 0 26(_prcs 0((i 0)))))
		(_var(_int flag -3 0 59(_prcs 2((i 2)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5))(_sens(0))(_read(1)))))
			(line__44(_arch 1 0 44(_prcs(_trgt(4(0))(4(d_9_1))(4))(_sens(0)(4(d_8_0))(5)(1)(2))(_dssslsensitivity 1))))
			(line__58(_arch 2 0 58(_prcs(_simple)(_trgt(3))(_sens(0))(_read(4)(1)))))
		)
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 514)
		(50529027 50529027 771)
	)
	(_model . arch 3 -1)
)
V 000051 55 1537          1709345189834 Behavioral
(_unit VHDL(debounce 0 5(behavioral 0 13))
	(_version vef)
	(_time 1709345189835 2024.03.01 20:06:29)
	(_source(\../src/Debounce .vhd\))
	(_parameters tan)
	(_code 16121311154140004310034c121015101310121013)
	(_ent
		(_time 1709343300085)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int button -1 0 8(_ent(_in))))
		(_port(_int result -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -1((_dto i 1 i 0)))))
		(_sig(_int button_sync 0 0 14(_arch(_uni((_others(i 2)))))))
		(_type(_int ~UNSIGNED{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int counter 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int stable_button -1 0 16(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{15~downto~0}~132 0 17(_array -1((_dto i 15 i 0)))))
		(_cnst(_int debounce_limit 2 0 17(_arch(_string \"0000000011111111"\))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(3(0))(3(1)))(_sens(0)(3(0))(1))(_dssslsensitivity 1))))
			(debounce_process(_arch 1 0 29(_prcs(_trgt(4)(5))(_sens(0)(3(1))(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__49(_arch 2 0 49(_assignment(_alias((result)(stable_button)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000046 55 1308          1709345387567 logic
(_unit VHDL(debounce 0 4(logic 0 15))
	(_version vef)
	(_time 1709345387568 2024.03.01 20:09:47)
	(_source(\../src/Debounce .vhd\))
	(_parameters tan)
	(_code 7c787d7d2a2b2a6a28736926787a7f7a797a787a79)
	(_ent
		(_time 1709345387561)
	)
	(_object
		(_gen(_int clk_freq -1 0 6 \50000000\ (_ent gms((i 50000000)))))
		(_gen(_int stable_time -1 0 7 \10\ (_ent gms((i 10)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset_n -2 0 10(_ent(_in))))
		(_port(_int button -2 0 11(_ent(_in))))
		(_port(_int result -2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -2((_dto i 1 i 0)))))
		(_sig(_int flipflops 0 0 16(_arch(_uni))))
		(_sig(_int counter_set -2 0 17(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~clk_freq*stable_time/1000~13 0 23(_scalar (_to i 0 c 2))))
		(_var(_int count 1 0 23(_prcs 1)))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(5))(_sens(4(1))(4(0))))))
			(line__22(_arch 1 0 22(_prcs(_simple)(_trgt(3)(4(1))(4(0))(4(d_1_0)))(_sens(0)(1))(_read(2)(4(1))(4(0))(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(1))(4(0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
	)
	(_model . logic 3 -1)
)
I 000046 55 1308          1709345394154 logic
(_unit VHDL(debounce 0 4(logic 0 15))
	(_version vef)
	(_time 1709345394155 2024.03.01 20:09:54)
	(_source(\../src/Debounce .vhd\))
	(_parameters tan)
	(_code 3e3b6c3b6e6968286a312b643a383d383b383a383b)
	(_ent
		(_time 1709345387560)
	)
	(_object
		(_gen(_int clk_freq -1 0 6 \50000000\ (_ent gms((i 50000000)))))
		(_gen(_int stable_time -1 0 7 \10\ (_ent gms((i 10)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset_n -2 0 10(_ent(_in))))
		(_port(_int button -2 0 11(_ent(_in))))
		(_port(_int result -2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -2((_dto i 1 i 0)))))
		(_sig(_int flipflops 0 0 16(_arch(_uni))))
		(_sig(_int counter_set -2 0 17(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~clk_freq*stable_time/1000~13 0 23(_scalar (_to i 0 c 2))))
		(_var(_int count 1 0 23(_prcs 1)))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(5))(_sens(4(1))(4(0))))))
			(line__22(_arch 1 0 22(_prcs(_simple)(_trgt(3)(4(1))(4(0))(4(d_1_0)))(_sens(0)(1))(_read(2)(4(1))(4(0))(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(1))(4(0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
	)
	(_model . logic 3 -1)
)
I 000046 55 1308          1709345399351 logic
(_unit VHDL(debounce 0 4(logic 0 15))
	(_version vef)
	(_time 1709345399352 2024.03.01 20:09:59)
	(_source(\../src/Debounce .vhd\))
	(_parameters tan)
	(_code 9192969e95c6c787c59e84cb959792979497959794)
	(_ent
		(_time 1709345387560)
	)
	(_object
		(_gen(_int clk_freq -1 0 6 \50000000\ (_ent gms((i 50000000)))))
		(_gen(_int stable_time -1 0 7 \10\ (_ent gms((i 10)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset_n -2 0 10(_ent(_in))))
		(_port(_int button -2 0 11(_ent(_in))))
		(_port(_int result -2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -2((_dto i 1 i 0)))))
		(_sig(_int flipflops 0 0 16(_arch(_uni))))
		(_sig(_int counter_set -2 0 17(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~clk_freq*stable_time/1000~13 0 23(_scalar (_to i 0 c 2))))
		(_var(_int count 1 0 23(_prcs 1)))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(5))(_sens(4(1))(4(0))))))
			(line__22(_arch 1 0 22(_prcs(_simple)(_trgt(3)(4(1))(4(0))(4(d_1_0)))(_sens(0)(1))(_read(2)(4(1))(4(0))(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(1))(4(0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
	)
	(_model . logic 3 -1)
)
I 000046 55 1308          1709345635149 logic
(_unit VHDL(debounce 0 4(logic 0 15))
	(_version vef)
	(_time 1709345635150 2024.03.01 20:13:55)
	(_source(\../src/Debounce .vhd\))
	(_parameters tan)
	(_code a6f5f1f1a5f1f0b0f2a9b3fca2a0a5a0a3a0a2a0a3)
	(_ent
		(_time 1709345387560)
	)
	(_object
		(_gen(_int clk_freq -1 0 6 \50000000\ (_ent gms((i 50000000)))))
		(_gen(_int stable_time -1 0 7 \10\ (_ent gms((i 10)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset_n -2 0 10(_ent(_in))))
		(_port(_int button -2 0 11(_ent(_in))))
		(_port(_int result -2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -2((_dto i 1 i 0)))))
		(_sig(_int flipflops 0 0 16(_arch(_uni))))
		(_sig(_int counter_set -2 0 17(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~clk_freq*stable_time/1000~13 0 23(_scalar (_to i 0 c 2))))
		(_var(_int count 1 0 23(_prcs 1)))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(5))(_sens(4(1))(4(0))))))
			(line__22(_arch 1 0 22(_prcs(_simple)(_trgt(3)(4(1))(4(0))(4(d_1_0)))(_sens(0)(1))(_read(2)(4(1))(4(0))(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(1))(4(0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
	)
	(_model . logic 3 -1)
)
I 000044 55 865           1709353835048 FMS
(_unit VHDL(control_llenado 0 4(fms 0 14))
	(_version vef)
	(_time 1709353835049 2024.03.01 22:30:35)
	(_source(\../src/Tanque_agua.vhd\))
	(_parameters tan)
	(_code 787e2979262f796f7e296a227f7e2b7d2e7e2b7e2b)
	(_ent
		(_time 1709352962124)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int T -1 0 8(_ent(_in))))
		(_port(_int B -1 0 9(_ent(_in))))
		(_port(_int M -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(combinacional(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 39(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . FMS 2 -1)
)
I 000051 55 1309          1709354225711 Behavioral
(_unit VHDL(clockdivider 0 5(behavioral 0 16))
	(_version vef)
	(_time 1709354225712 2024.03.01 22:37:05)
	(_source(\../src/Time_Divider.vhd\))
	(_parameters tan)
	(_code 888e8a86d3df8a9e8987cad2dd8e818f8e8e818e8c)
	(_ent
		(_time 1709336399289)
	)
	(_object
		(_gen(_int DIVIDE_BY -1 0 7 \50000000\ (_ent((i 50000000)))))
		(_port(_int clk_in -2 0 10(_ent(_in)(_event))))
		(_port(_int reset -2 0 11(_ent(_in)(_event))))
		(_port(_int clk_out -2 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{26~downto~0}~13 0 18(_array -2((_dto i 26 i 0)))))
		(_sig(_int counter 0 0 18(_arch(_uni((_others(i 2)))))))
		(_sig(_int clk_div -2 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk_process(_arch 0 0 23(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__41(_arch 1 0 41(_assignment(_alias((clk_out)(clk_div)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 2 -1)
)
V 000051 55 900           1709354225749 Behavioral
(_unit VHDL(clockdivider_flip_flop_d 0 4(behavioral 1 11))
	(_version vef)
	(_time 1709354225750 2024.03.01 22:37:05)
	(_source(\../src/Timer_divider_Fllip_flop_D.vhd\(\../src/Timer_divider_2_Fllip_flop_D.vhd\)))
	(_parameters tan)
	(_code a8aeaafff3ffaabeaaa8eaf2fdaea1afaeaea1aeac)
	(_ent
		(_time 1709336402365)
	)
	(_object
		(_port(_int clk_in -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temp_clk -1 1 12(_arch(_uni((i 2))))))
		(_prcs
			(clk_divider_process(_arch 0 1 15(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__22(_arch 1 1 22(_assignment(_alias((clk_out)(temp_clk)))(_simpleassign BUF)(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
V 000051 55 1012          1709354225771 Behavioral
(_unit VHDL(clockdivider4_flip_flop_d 0 4(behavioral 0 11))
	(_version vef)
	(_time 1709354225772 2024.03.01 22:37:05)
	(_source(\../src/Timer_divider_4_Fllip_flop_D.vhd\))
	(_parameters tan)
	(_code b7b1b5e3e3e0b5a1b6b1f5ede2b1beb0b1b1beb1b3)
	(_ent
		(_time 1709336526729)
	)
	(_object
		(_port(_int clk_in -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temp_clk1 -1 0 13(_arch(_uni((i 2)))(_event))))
		(_sig(_int temp_clk2 -1 0 13(_arch(_uni((i 2))))))
		(_prcs
			(clk_divider_process1(_arch 0 0 17(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(clk_divider_process2(_arch 1 0 25(_prcs(_simple)(_trgt(3))(_sens(2))(_read(3)))))
			(line__32(_arch 2 0 32(_assignment(_alias((clk_out)(temp_clk2)))(_simpleassign BUF)(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 3 -1)
)
V 000051 55 724           1709354225805 Behavioral
(_unit VHDL(ff_d 0 4(behavioral 0 13))
	(_version vef)
	(_time 1709354225806 2024.03.01 22:37:05)
	(_source(\../src/FF_D.vhd\))
	(_parameters tan)
	(_code e6e0e1b5e6b2e4f0e3e6f0bcb1e3b0e0e2e0e0e0e0)
	(_ent
		(_time 1709342052220)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in)(_event))))
		(_port(_int D -1 0 8(_ent(_in))))
		(_port(_int Q -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000051 55 918           1709354225842 Behavioral
(_unit VHDL(ff_sr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1709354225843 2024.03.01 22:37:05)
	(_source(\../src/FF_SR.vhd\))
	(_parameters tan)
	(_code 05030103065107120754175f520303005302060207)
	(_ent
		(_time 1709342070833)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in)(_event))))
		(_port(_int S -1 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_in))))
		(_port(_int Q -1 0 10(_ent(_out))))
		(_sig(_int Q_int -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__31(_arch 1 0 31(_assignment(_alias((Q)(Q_int)))(_simpleassign BUF)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
V 000051 55 908           1709354225874 Behavioral
(_unit VHDL(ff_jk 0 4(behavioral 0 14))
	(_version vef)
	(_time 1709354225875 2024.03.01 22:37:05)
	(_source(\../src/FF_JK.vhd\))
	(_parameters tan)
	(_code 25232121267127337621677f722323207323742377)
	(_ent
		(_time 1709342373373)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int J -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int Q -1 0 10(_ent(_out))))
		(_sig(_int Q_int -1 0 15(_arch(_uni((i 2))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)(3)(5)))))
			(line__34(_arch 1 0 34(_assignment(_alias((Q)(Q_int)))(_simpleassign BUF)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
V 000051 55 865           1709354225911 Behavioral
(_unit VHDL(ff_t 0 4(behavioral 0 13))
	(_version vef)
	(_time 1709354225912 2024.03.01 22:37:05)
	(_source(\../src/FF_T.vhd\))
	(_parameters tan)
	(_code 44424046461046534110521e134112434042424242)
	(_ent
		(_time 1709342451092)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int T -1 0 8(_ent(_in))))
		(_port(_int Q -1 0 9(_ent(_out))))
		(_sig(_int Q_int -1 0 14(_arch(_uni((i 2))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(2)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Q)(Q_int)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
V 000046 55 1308          1709354225943 logic
(_unit VHDL(debounce 0 4(logic 0 15))
	(_version vef)
	(_time 1709354225944 2024.03.01 22:37:05)
	(_source(\../src/Debounce .vhd\))
	(_parameters tan)
	(_code 6365656365343575376d7639676560656665676566)
	(_ent
		(_time 1709345387560)
	)
	(_object
		(_gen(_int clk_freq -1 0 6 \50000000\ (_ent gms((i 50000000)))))
		(_gen(_int stable_time -1 0 7 \10\ (_ent gms((i 10)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset_n -2 0 10(_ent(_in))))
		(_port(_int button -2 0 11(_ent(_in))))
		(_port(_int result -2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -2((_dto i 1 i 0)))))
		(_sig(_int flipflops 0 0 16(_arch(_uni))))
		(_sig(_int counter_set -2 0 17(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~clk_freq*stable_time/1000~13 0 24(_scalar (_to i 0 c 2))))
		(_var(_int count 1 0 24(_prcs 1)))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(5))(_sens(4(1))(4(0))))))
			(line__23(_arch 1 0 23(_prcs(_simple)(_trgt(3)(4(1))(4(0))(4(d_1_0)))(_sens(0)(1))(_read(2)(4(1))(4(0))(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(1))(4(0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
	)
	(_model . logic 3 -1)
)
V 000044 55 865           1709354225973 FMS
(_unit VHDL(control_llenado 0 4(fms 0 14))
	(_version vef)
	(_time 1709354225974 2024.03.01 22:37:05)
	(_source(\../src/Tanque_agua.vhd\))
	(_parameters tan)
	(_code 8284838cd6d58395858590d88584d187d484d184d1)
	(_ent
		(_time 1709352962124)
	)
	(_object
		(_port(_int RST -1 0 6(_ent(_in)(_event))))
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int T -1 0 8(_ent(_in))))
		(_port(_int B -1 0 9(_ent(_in))))
		(_port(_int M -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(combinacional(_arch 0 0 18(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(secuencial(_arch 1 0 40(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . FMS 2 -1)
)
V 000051 55 1039          1725065425499 Behavioral
(_unit VHDL(divisorfrecuencia 0 6(behavioral 0 12))
	(_version vf5)
	(_time 1725065425500 2024.08.30 18:50:25)
	(_source(\../src/Timer_divider_2_Fllip_flop_D.vhd\))
	(_parameters tan)
	(_code 45154347491317534e4a561f424247434342474340)
	(_ent
		(_time 1725065425495)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int rst -1 0 8(_ent(_in))))
		(_port(_int clk_out -1 0 9(_ent(_out))))
		(_sig(_int q1 -1 0 14(_arch(_uni)(_event))))
		(_sig(_int q2 -1 0 14(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(3)(4)))))
			(line__39(_arch 2 0 39(_assignment(_alias((clk_out)(q2)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
V 000051 55 1309          1725067200780 Behavioral
(_unit VHDL(clockdivider 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1725067200781 2024.08.30 19:20:00)
	(_source(\../src/Time_Divider.vhd\))
	(_parameters tan)
	(_code f7f1fca7a3a0f5e1f6a5b5ada2f1fef0f1f1fef1f3)
	(_ent
		(_time 1725067200778)
	)
	(_object
		(_gen(_int DIVIDE_BY -1 0 7 \50000000\ (_ent((i 50000000)))))
		(_port(_int clk_in -2 0 10(_ent(_in)(_event))))
		(_port(_int reset -2 0 11(_ent(_in)(_event))))
		(_port(_int clk_out -2 0 12(_ent(_out))))
		(_type(_int ~UNSIGNED{26~downto~0}~13 0 18(_array -2((_dto i 26 i 0)))))
		(_sig(_int counter 0 0 18(_arch(_uni((_others(i 2)))))))
		(_sig(_int clk_div -2 0 20(_arch(_uni((i 2))))))
		(_prcs
			(clk_process(_arch 0 0 24(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__44(_arch 1 0 44(_assignment(_alias((clk_out)(clk_div)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . Behavioral 2 -1)
)
