$date
	Fri Aug 16 15:24:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_simple_circuit $end
$var wire 1 ! Z $end
$var reg 1 " A2 $end
$var reg 1 # B2 $end
$var reg 1 $ C2 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#20
1$
#40
0$
1#
#60
1!
1$
#80
0$
0#
1"
#100
1$
#120
0$
1#
#140
1$
#200
