Analysis & Synthesis report for PWM_DE10
Fri Jul 27 11:49:45 2018
Quartus II 64-Bit Version 15.0.1 Build 150 06/03/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: Top-level Entity: |pwm_test
 10. Parameter Settings for User Entity Instance: pwm_double:pwm_double_1
 11. Parameter Settings for User Entity Instance: pwm_double:pwm_double_2
 12. Parameter Settings for User Entity Instance: phase_top:phaser_auto
 13. Parameter Settings for User Entity Instance: phase_top:phaser_auto|pwm:tick_down
 14. Parameter Settings for User Entity Instance: phase_top:phaser_auto|pwm:tick_down_2
 15. Parameter Settings for User Entity Instance: phase_top:phaser_auto|pwm_phase_control:phase_control
 16. Port Connectivity Checks: "phase_top:phaser_auto|pwm_phase_control:phase_control"
 17. Port Connectivity Checks: "phase_top:phaser_auto|pwm:tick_down_2"
 18. Port Connectivity Checks: "phase_top:phaser_auto|pwm:tick_down"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jul 27 11:49:45 2018       ;
; Quartus II 64-Bit Version       ; 15.0.1 Build 150 06/03/2015 SJ Full Version ;
; Revision Name                   ; PWM_DE10                                    ;
; Top-level Entity Name           ; pwm_test                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 78                                          ;
; Total pins                      ; 97                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; pwm_test           ; PWM_DE10           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                             ;
+----------------------------------+-----------------+-----------------+-----------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path      ; Library ;
+----------------------------------+-----------------+-----------------+-----------------------------------+---------+
; pwm_test.vhd                     ; yes             ; User VHDL File  ; C:/PWM_DE10/pwm_test.vhd          ;         ;
; pwm_phase_control.vhd            ; yes             ; User VHDL File  ; C:/PWM_DE10/pwm_phase_control.vhd ;         ;
; pwm_double.vhd                   ; yes             ; User VHDL File  ; C:/PWM_DE10/pwm_double.vhd        ;         ;
; pwm.vhd                          ; yes             ; User VHDL File  ; C:/PWM_DE10/pwm.vhd               ;         ;
; phase_top.vhd                    ; yes             ; User VHDL File  ; C:/PWM_DE10/phase_top.vhd         ;         ;
+----------------------------------+-----------------+-----------------+-----------------------------------+---------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 101                ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 182                ;
;     -- 7 input functions                    ; 1                  ;
;     -- 6 input functions                    ; 19                 ;
;     -- 5 input functions                    ; 10                 ;
;     -- 4 input functions                    ; 5                  ;
;     -- <=3 input functions                  ; 147                ;
;                                             ;                    ;
; Dedicated logic registers                   ; 78                 ;
;                                             ;                    ;
; I/O pins                                    ; 97                 ;
;                                             ;                    ;
; Total DSP Blocks                            ; 0                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; FPGA_CLK1_50~input ;
; Maximum fan-out                             ; 34                 ;
; Total fan-out                               ; 904                ;
; Average fan-out                             ; 1.99               ;
+---------------------------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                ;
+-----------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------+--------------+
; Compilation Hierarchy Node              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                             ; Library Name ;
+-----------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------+--------------+
; |pwm_test                               ; 182 (0)           ; 78 (0)       ; 0                 ; 0          ; 97   ; 0            ; |pwm_test                                                       ; work         ;
;    |phase_top:phaser_auto|              ; 42 (0)            ; 30 (0)       ; 0                 ; 0          ; 0    ; 0            ; |pwm_test|phase_top:phaser_auto                                 ; work         ;
;       |pwm:tick_down_2|                 ; 15 (15)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |pwm_test|phase_top:phaser_auto|pwm:tick_down_2                 ; work         ;
;       |pwm:tick_down|                   ; 14 (14)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |pwm_test|phase_top:phaser_auto|pwm:tick_down                   ; work         ;
;       |pwm_phase_control:phase_control| ; 13 (13)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |pwm_test|phase_top:phaser_auto|pwm_phase_control:phase_control ; work         ;
;    |pwm_double:pwm_double_1|            ; 70 (70)           ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |pwm_test|pwm_double:pwm_double_1                               ; work         ;
;    |pwm_double:pwm_double_2|            ; 70 (70)           ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |pwm_test|pwm_double:pwm_double_2                               ; work         ;
+-----------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 78    ;
; Number of registers using Synchronous Clear  ; 58    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |pwm_test ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; clk_ticks      ; 1000  ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_double:pwm_double_1 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; clock_ticks    ; 1000  ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_double:pwm_double_2 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; clock_ticks    ; 1000  ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_top:phaser_auto ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; clk_ticks      ; 1000  ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_top:phaser_auto|pwm:tick_down ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 500   ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_top:phaser_auto|pwm:tick_down_2 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 500   ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_top:phaser_auto|pwm_phase_control:phase_control ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; max_val        ; 500   ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase_top:phaser_auto|pwm_phase_control:phase_control" ;
+-------------+-------+----------+--------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                          ;
+-------------+-------+----------+--------------------------------------------------+
; button_up   ; Input ; Info     ; Stuck at GND                                     ;
; button_down ; Input ; Info     ; Stuck at GND                                     ;
+-------------+-------+----------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase_top:phaser_auto|pwm:tick_down_2"                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; phase_2   ; Input  ; Info     ; Stuck at GND                                                                        ;
; pwm_out_2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase_top:phaser_auto|pwm:tick_down"                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; phase_2   ; Input  ; Info     ; Stuck at GND                                                                        ;
; pwm_out_2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 78                          ;
;     SCLR              ; 58                          ;
;     plain             ; 20                          ;
; arriav_lcell_comb     ; 183                         ;
;     arith             ; 111                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 43                          ;
;         2 data inputs ; 46                          ;
;         3 data inputs ; 20                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 49                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 12                          ;
;         4 data inputs ; 5                           ;
;         5 data inputs ; 10                          ;
;         6 data inputs ; 19                          ;
;     shared            ; 22                          ;
;         0 data inputs ; 2                           ;
;         2 data inputs ; 20                          ;
; boundary_port         ; 97                          ;
;                       ;                             ;
; Max LUT depth         ; 9.60                        ;
; Average LUT depth     ; 6.35                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.1 Build 150 06/03/2015 SJ Full Version
    Info: Processing started: Fri Jul 27 11:48:53 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PWM_DE10 -c PWM_DE10
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12248): Elaborating Qsys system entity "adc.qsys"
Info (12250): 2018.07.27.11:49:07 Progress: Loading PWM_DE10/adc.qsys
Info (12250): 2018.07.27.11:49:07 Progress: Reading input file
Info (12250): 2018.07.27.11:49:07 Progress: Adding ADC [altera_up_avalon_de1_soc_adc 15.0]
Info (12250): 2018.07.27.11:49:09 Progress: Parameterizing module ADC
Info (12250): 2018.07.27.11:49:09 Progress: Adding LEDs [altera_avalon_pio 15.0]
Info (12250): 2018.07.27.11:49:09 Progress: Parameterizing module LEDs
Info (12250): 2018.07.27.11:49:09 Progress: Adding clk_0 [clock_source 15.0]
Info (12250): 2018.07.27.11:49:09 Progress: Parameterizing module clk_0
Info (12250): 2018.07.27.11:49:09 Progress: Adding cpu [altera_nios2_qsys 15.0]
Info (12250): 2018.07.27.11:49:09 Progress: Parameterizing module cpu
Info (12250): 2018.07.27.11:49:09 Progress: Adding onchip_mem [altera_avalon_onchip_memory2 15.0]
Info (12250): 2018.07.27.11:49:09 Progress: Parameterizing module onchip_mem
Info (12250): 2018.07.27.11:49:09 Progress: Building connections
Info (12250): 2018.07.27.11:49:09 Progress: Parameterizing connections
Info (12250): 2018.07.27.11:49:09 Progress: Validating
Info (12250): 2018.07.27.11:49:10 Progress: Done reading input file
Warning (12251): Adc.cpu: Nios II Classic cores are now superseded by improved Gen 2 cores.
Warning (12251): Adc.ADC: ADC.external_interface must be exported, or connected to a matching conduit.
Warning (12251): Adc.LEDs: LEDs.external_connection must be exported, or connected to a matching conduit.
Info (12250): Adc: Generating adc "adc" for QUARTUS_SYNTH
Info (12250): ADC: Starting Generation of DE1-SoC ADC Controller
Info (12250): ADC: C:/altera/ip/altera/university_program/input_output/altera_up_avalon_de1_soc_adc/hdl/altera_up_avalon_de1_soc_adv_adc.v C:/Users/milljohn/AppData/Local/Temp/alt7739_8591710935166396253.dir/0001_sopcgen/adc_ADC.v
Info (12250): ADC: "adc" instantiated altera_up_avalon_de1_soc_adc "ADC"
Info (12250): LEDs: Starting RTL generation for module 'adc_LEDs'
Info (12250): LEDs:   Generation command is [exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=adc_LEDs --dir=C:/Users/milljohn/AppData/Local/Temp/alt7739_8591710935166396253.dir/0004_LEDs_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/milljohn/AppData/Local/Temp/alt7739_8591710935166396253.dir/0004_LEDs_gen//adc_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info (12250): LEDs: Done RTL generation for module 'adc_LEDs'
Info (12250): LEDs: "adc" instantiated altera_avalon_pio "LEDs"
Info (12250): Cpu: Starting RTL generation for module 'adc_cpu'
Info (12250): Cpu:   Generation command is [exec C:/altera/quartus/bin64/eperlcmd.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=adc_cpu --dir=C:/Users/milljohn/AppData/Local/Temp/alt7739_8591710935166396253.dir/0005_cpu_gen/ --quartus_bindir=C:/altera/quartus/bin64 --verilog --config=C:/Users/milljohn/AppData/Local/Temp/alt7739_8591710935166396253.dir/0005_cpu_gen//adc_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2018.07.27 11:49:24 (*) Starting Nios II generation
Info (12250): Cpu: # 2018.07.27 11:49:24 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2018.07.27 11:49:26 (*)   Plaintext license not found.
Info (12250): Cpu: # 2018.07.27 11:49:26 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2018.07.27 11:49:28 (*)   Encrypted license found.  SOF will not be time-limited.
Info (12250): Cpu: # 2018.07.27 11:49:28 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2018.07.27 11:49:28 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2018.07.27 11:49:28 (*)     Testbench
Info (12250): Cpu: # 2018.07.27 11:49:28 (*)     Instruction decoding
Info (12250): Cpu: # 2018.07.27 11:49:28 (*)       Instruction fields
Info (12250): Cpu: # 2018.07.27 11:49:28 (*)       Instruction decodes
Info (12250): Cpu: # 2018.07.27 11:49:28 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2018.07.27 11:49:28 (*)       Instruction controls
Info (12250): Cpu: # 2018.07.27 11:49:28 (*)     Pipeline frontend
Info (12250): Cpu: # 2018.07.27 11:49:28 (*)     Pipeline backend
Info (12250): Cpu: # 2018.07.27 11:49:30 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2018.07.27 11:49:32 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2018.07.27 11:49:33 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'adc_cpu'
Info (12250): Cpu: "adc" instantiated altera_nios2_qsys "cpu"
Info (12250): Onchip_mem: Starting RTL generation for module 'adc_onchip_mem'
Info (12250): Onchip_mem:   Generation command is [exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=adc_onchip_mem --dir=C:/Users/milljohn/AppData/Local/Temp/alt7739_8591710935166396253.dir/0006_onchip_mem_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/milljohn/AppData/Local/Temp/alt7739_8591710935166396253.dir/0006_onchip_mem_gen//adc_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_mem: Done RTL generation for module 'adc_onchip_mem'
Info (12250): Onchip_mem: "adc" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "adc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "adc" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "adc" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info (12250): ADC_adc_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "ADC_adc_slave_translator"
Info (12250): Cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info (12250): ADC_adc_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "ADC_adc_slave_agent"
Info (12250): ADC_adc_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "ADC_adc_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info (12250): Reusing file C:/PWM_DE10/db/ip/adc/submodules/altera_avalon_sc_fifo.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/PWM_DE10/db/ip/adc/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Adc: Done "adc" with 22 modules, 44 files
Info (12249): Finished elaborating Qsys system entity "adc.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file adc.v
    Info (12023): Found entity 1: adc_demo
Info (12021): Found 1 design units, including 1 entities, in source file pwm_de10.v
    Info (12023): Found entity 1: PWM_DE10
Info (12021): Found 2 design units, including 1 entities, in source file to_7seg.vhd
    Info (12022): Found design unit 1: to_7seg-Behavioral
    Info (12023): Found entity 1: to_7seg
Info (12021): Found 2 design units, including 1 entities, in source file pwm_test.vhd
    Info (12022): Found design unit 1: pwm_test-rtl
    Info (12023): Found entity 1: pwm_test
Info (12021): Found 2 design units, including 1 entities, in source file pwm_phase_control.vhd
    Info (12022): Found design unit 1: pwm_phase_control-rtl
    Info (12023): Found entity 1: pwm_phase_control
Info (12021): Found 2 design units, including 1 entities, in source file pwm_double.vhd
    Info (12022): Found design unit 1: pwm_double-rtl
    Info (12023): Found entity 1: pwm_double
Info (12021): Found 2 design units, including 1 entities, in source file pwm.vhd
    Info (12022): Found design unit 1: pwm-rtl
    Info (12023): Found entity 1: pwm
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: debounce-exp_fsmd_arch
    Info (12023): Found entity 1: debounce
Info (12021): Found 2 design units, including 1 entities, in source file phase_top.vhd
    Info (12022): Found design unit 1: phase_top-behavioral
    Info (12023): Found entity 1: phase_top
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/adc.v
    Info (12023): Found entity 1: adc
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_irq_mapper.sv
    Info (12023): Found entity 1: adc_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0.v
    Info (12023): Found entity 1: adc_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: adc_mm_interconnect_0_avalon_st_adapter
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Info (12021): Found 2 design units, including 2 entities, in source file adc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: adc_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: adc_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: adc_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: adc_mm_interconnect_0_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file adc/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: adc_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: adc_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: adc_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: adc_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_onchip_mem.v
    Info (12023): Found entity 1: adc_onchip_mem
Info (12021): Found 27 design units, including 27 entities, in source file adc/synthesis/submodules/adc_cpu.v
    Info (12023): Found entity 1: adc_cpu_ic_data_module
    Info (12023): Found entity 2: adc_cpu_ic_tag_module
    Info (12023): Found entity 3: adc_cpu_bht_module
    Info (12023): Found entity 4: adc_cpu_register_bank_a_module
    Info (12023): Found entity 5: adc_cpu_register_bank_b_module
    Info (12023): Found entity 6: adc_cpu_dc_tag_module
    Info (12023): Found entity 7: adc_cpu_dc_data_module
    Info (12023): Found entity 8: adc_cpu_dc_victim_module
    Info (12023): Found entity 9: adc_cpu_nios2_oci_debug
    Info (12023): Found entity 10: adc_cpu_ociram_sp_ram_module
    Info (12023): Found entity 11: adc_cpu_nios2_ocimem
    Info (12023): Found entity 12: adc_cpu_nios2_avalon_reg
    Info (12023): Found entity 13: adc_cpu_nios2_oci_break
    Info (12023): Found entity 14: adc_cpu_nios2_oci_xbrk
    Info (12023): Found entity 15: adc_cpu_nios2_oci_dbrk
    Info (12023): Found entity 16: adc_cpu_nios2_oci_itrace
    Info (12023): Found entity 17: adc_cpu_nios2_oci_td_mode
    Info (12023): Found entity 18: adc_cpu_nios2_oci_dtrace
    Info (12023): Found entity 19: adc_cpu_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 20: adc_cpu_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 21: adc_cpu_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 22: adc_cpu_nios2_oci_fifo
    Info (12023): Found entity 23: adc_cpu_nios2_oci_pib
    Info (12023): Found entity 24: adc_cpu_nios2_oci_im
    Info (12023): Found entity 25: adc_cpu_nios2_performance_monitors
    Info (12023): Found entity 26: adc_cpu_nios2_oci
    Info (12023): Found entity 27: adc_cpu
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: adc_cpu_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: adc_cpu_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: adc_cpu_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_cpu_mult_cell.v
    Info (12023): Found entity 1: adc_cpu_mult_cell
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_cpu_oci_test_bench.v
    Info (12023): Found entity 1: adc_cpu_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_cpu_test_bench.v
    Info (12023): Found entity 1: adc_cpu_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_leds.v
    Info (12023): Found entity 1: adc_LEDs
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_up_avalon_de1_soc_adv_adc.v
    Info (12023): Found entity 1: altera_up_avalon_de1_soc_adv_adc
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_adc.v
    Info (12023): Found entity 1: adc_ADC
Info (15248): File "c:/pwm_de10/db/ip/adc/adc.v" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/adc.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/adc.v
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/adc_adc.v" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/adc_ADC.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/adc_adc.v
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/adc_leds.v" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/adc_LEDs.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/adc_leds.v
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/adc_cpu.v" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/adc_cpu.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/adc_cpu.v
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/adc_cpu_jtag_debug_module_sysclk.v" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/adc_cpu_jtag_debug_module_sysclk.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/adc_cpu_jtag_debug_module_sysclk.v
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/adc_cpu_jtag_debug_module_tck.v" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/adc_cpu_jtag_debug_module_tck.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/adc_cpu_jtag_debug_module_tck.v
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/adc_cpu_jtag_debug_module_wrapper.v" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/adc_cpu_jtag_debug_module_wrapper.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/adc_cpu_jtag_debug_module_wrapper.v
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/adc_cpu_mult_cell.v" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/adc_cpu_mult_cell.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/adc_cpu_mult_cell.v
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/adc_cpu_oci_test_bench.v" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/adc_cpu_oci_test_bench.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/adc_cpu_oci_test_bench.v
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/adc_cpu_test_bench.v" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/adc_cpu_test_bench.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/adc_cpu_test_bench.v
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/adc_irq_mapper.sv" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/adc_irq_mapper.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/adc_irq_mapper.sv
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/adc_mm_interconnect_0.v" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/adc_mm_interconnect_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/adc_mm_interconnect_0.v
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/adc_mm_interconnect_0_avalon_st_adapter.v" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/adc_mm_interconnect_0_avalon_st_adapter.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/adc_mm_interconnect_0_avalon_st_adapter.v
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/adc_mm_interconnect_0_cmd_demux.sv" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/adc_mm_interconnect_0_cmd_demux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/adc_mm_interconnect_0_cmd_demux.sv
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/adc_mm_interconnect_0_cmd_mux.sv" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/adc_mm_interconnect_0_cmd_mux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/adc_mm_interconnect_0_cmd_mux.sv
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/adc_mm_interconnect_0_router.sv" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/adc_mm_interconnect_0_router.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/adc_mm_interconnect_0_router.sv
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/adc_mm_interconnect_0_router_002.sv" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/adc_mm_interconnect_0_router_002.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/adc_mm_interconnect_0_router_002.sv
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/adc_mm_interconnect_0_rsp_demux.sv" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/adc_mm_interconnect_0_rsp_demux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/adc_mm_interconnect_0_rsp_demux.sv
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/adc_mm_interconnect_0_rsp_mux.sv" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/adc_mm_interconnect_0_rsp_mux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/adc_mm_interconnect_0_rsp_mux.sv
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/adc_onchip_mem.v" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/adc_onchip_mem.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/adc_onchip_mem.v
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/altera_avalon_sc_fifo.v" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/altera_avalon_sc_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/altera_avalon_sc_fifo.v
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/altera_avalon_st_pipeline_base.v" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/altera_avalon_st_pipeline_base.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/altera_avalon_st_pipeline_base.v
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/altera_merlin_arbitrator.sv" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/altera_merlin_arbitrator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/altera_merlin_arbitrator.sv
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/altera_merlin_burst_uncompressor.sv" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/altera_merlin_burst_uncompressor.sv
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/altera_merlin_master_agent.sv" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/altera_merlin_master_agent.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/altera_merlin_master_agent.sv
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/altera_merlin_master_translator.sv" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/altera_merlin_master_translator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/altera_merlin_master_translator.sv
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/altera_merlin_reorder_memory.sv" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/altera_merlin_reorder_memory.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/altera_merlin_reorder_memory.sv
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/altera_merlin_slave_agent.sv" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/altera_merlin_slave_agent.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/altera_merlin_slave_agent.sv
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/altera_merlin_slave_translator.sv" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/altera_merlin_slave_translator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/altera_merlin_slave_translator.sv
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/altera_merlin_traffic_limiter.sv" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/altera_merlin_traffic_limiter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/altera_merlin_traffic_limiter.sv
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/altera_reset_controller.v" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/altera_reset_controller.v
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/altera_reset_synchronizer.v" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/altera_reset_synchronizer.v
Info (15248): File "c:/pwm_de10/db/ip/adc/submodules/altera_up_avalon_de1_soc_adv_adc.v" is a duplicate of already analyzed file "C:/PWM_DE10/adc/synthesis/submodules/altera_up_avalon_de1_soc_adv_adc.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/adc/submodules/altera_up_avalon_de1_soc_adv_adc.v
Warning (10037): Verilog HDL or VHDL warning at adc_cpu.v(2120): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at adc_cpu.v(2122): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at adc_cpu.v(2278): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at adc_cpu.v(3102): conditional expression evaluates to a constant
Info (12127): Elaborating entity "pwm_test" for the top level hierarchy
Warning (10034): Output port "LED" at pwm_test.vhd(22) has no driver
Warning (10034): Output port "GPIO_0[35]" at pwm_test.vhd(28) has no driver
Warning (10034): Output port "GPIO_0[33]" at pwm_test.vhd(28) has no driver
Warning (10034): Output port "GPIO_0[31..5]" at pwm_test.vhd(28) has no driver
Warning (10034): Output port "GPIO_0[3]" at pwm_test.vhd(28) has no driver
Warning (10034): Output port "GPIO_0[1..0]" at pwm_test.vhd(28) has no driver
Warning (10034): Output port "GPIO_1[34]" at pwm_test.vhd(29) has no driver
Warning (10034): Output port "GPIO_1[32..2]" at pwm_test.vhd(29) has no driver
Info (12129): Elaborating entity "pwm_double" using architecture "A:rtl" for hierarchy "pwm_double:pwm_double_1"
Warning (10542): VHDL Variable Declaration warning at pwm_double.vhd(67): used initial value expression for variable "duty_cycle" because variable was never assigned a value
Info (12129): Elaborating entity "phase_top" using architecture "A:behavioral" for hierarchy "phase_top:phaser_auto"
Warning (10873): Using initial value X (don't care) for net "dummy[1..0]" at phase_top.vhd(18)
Info (12129): Elaborating entity "pwm" using architecture "A:rtl" for hierarchy "phase_top:phaser_auto|pwm:tick_down"
Warning (10492): VHDL Process Statement warning at pwm.vhd(31): signal "phase_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12129): Elaborating entity "pwm_phase_control" using architecture "A:rtl" for hierarchy "phase_top:phaser_auto|pwm_phase_control:phase_control"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND
    Warning (13410): Pin "LED[1]" is stuck at GND
    Warning (13410): Pin "LED[2]" is stuck at GND
    Warning (13410): Pin "LED[3]" is stuck at GND
    Warning (13410): Pin "LED[4]" is stuck at GND
    Warning (13410): Pin "LED[5]" is stuck at GND
    Warning (13410): Pin "LED[6]" is stuck at GND
    Warning (13410): Pin "LED[7]" is stuck at GND
    Warning (13410): Pin "GPIO_0[0]" is stuck at GND
    Warning (13410): Pin "GPIO_0[1]" is stuck at GND
    Warning (13410): Pin "GPIO_0[3]" is stuck at GND
    Warning (13410): Pin "GPIO_0[5]" is stuck at GND
    Warning (13410): Pin "GPIO_0[6]" is stuck at GND
    Warning (13410): Pin "GPIO_0[7]" is stuck at GND
    Warning (13410): Pin "GPIO_0[8]" is stuck at GND
    Warning (13410): Pin "GPIO_0[9]" is stuck at GND
    Warning (13410): Pin "GPIO_0[10]" is stuck at GND
    Warning (13410): Pin "GPIO_0[11]" is stuck at GND
    Warning (13410): Pin "GPIO_0[12]" is stuck at GND
    Warning (13410): Pin "GPIO_0[13]" is stuck at GND
    Warning (13410): Pin "GPIO_0[14]" is stuck at GND
    Warning (13410): Pin "GPIO_0[15]" is stuck at GND
    Warning (13410): Pin "GPIO_0[16]" is stuck at GND
    Warning (13410): Pin "GPIO_0[17]" is stuck at GND
    Warning (13410): Pin "GPIO_0[18]" is stuck at GND
    Warning (13410): Pin "GPIO_0[19]" is stuck at GND
    Warning (13410): Pin "GPIO_0[20]" is stuck at GND
    Warning (13410): Pin "GPIO_0[21]" is stuck at GND
    Warning (13410): Pin "GPIO_0[22]" is stuck at GND
    Warning (13410): Pin "GPIO_0[23]" is stuck at GND
    Warning (13410): Pin "GPIO_0[24]" is stuck at GND
    Warning (13410): Pin "GPIO_0[25]" is stuck at GND
    Warning (13410): Pin "GPIO_0[26]" is stuck at GND
    Warning (13410): Pin "GPIO_0[27]" is stuck at GND
    Warning (13410): Pin "GPIO_0[28]" is stuck at GND
    Warning (13410): Pin "GPIO_0[29]" is stuck at GND
    Warning (13410): Pin "GPIO_0[30]" is stuck at GND
    Warning (13410): Pin "GPIO_0[31]" is stuck at GND
    Warning (13410): Pin "GPIO_0[33]" is stuck at GND
    Warning (13410): Pin "GPIO_0[35]" is stuck at GND
    Warning (13410): Pin "GPIO_1[2]" is stuck at GND
    Warning (13410): Pin "GPIO_1[3]" is stuck at GND
    Warning (13410): Pin "GPIO_1[4]" is stuck at GND
    Warning (13410): Pin "GPIO_1[5]" is stuck at GND
    Warning (13410): Pin "GPIO_1[6]" is stuck at GND
    Warning (13410): Pin "GPIO_1[7]" is stuck at GND
    Warning (13410): Pin "GPIO_1[8]" is stuck at GND
    Warning (13410): Pin "GPIO_1[9]" is stuck at GND
    Warning (13410): Pin "GPIO_1[10]" is stuck at GND
    Warning (13410): Pin "GPIO_1[11]" is stuck at GND
    Warning (13410): Pin "GPIO_1[12]" is stuck at GND
    Warning (13410): Pin "GPIO_1[13]" is stuck at GND
    Warning (13410): Pin "GPIO_1[14]" is stuck at GND
    Warning (13410): Pin "GPIO_1[15]" is stuck at GND
    Warning (13410): Pin "GPIO_1[16]" is stuck at GND
    Warning (13410): Pin "GPIO_1[17]" is stuck at GND
    Warning (13410): Pin "GPIO_1[18]" is stuck at GND
    Warning (13410): Pin "GPIO_1[19]" is stuck at GND
    Warning (13410): Pin "GPIO_1[20]" is stuck at GND
    Warning (13410): Pin "GPIO_1[21]" is stuck at GND
    Warning (13410): Pin "GPIO_1[22]" is stuck at GND
    Warning (13410): Pin "GPIO_1[23]" is stuck at GND
    Warning (13410): Pin "GPIO_1[24]" is stuck at GND
    Warning (13410): Pin "GPIO_1[25]" is stuck at GND
    Warning (13410): Pin "GPIO_1[26]" is stuck at GND
    Warning (13410): Pin "GPIO_1[27]" is stuck at GND
    Warning (13410): Pin "GPIO_1[28]" is stuck at GND
    Warning (13410): Pin "GPIO_1[29]" is stuck at GND
    Warning (13410): Pin "GPIO_1[30]" is stuck at GND
    Warning (13410): Pin "GPIO_1[31]" is stuck at GND
    Warning (13410): Pin "GPIO_1[32]" is stuck at GND
    Warning (13410): Pin "GPIO_1[34]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored assignments for entity "adc" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "\{Cyclone V\}" -entity adc -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY "Cyclone V" -entity adc -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_QSYS_MODE SYSTEM -entity adc -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity adc -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity adc -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity adc -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME adc HAS_SOPCINFO 1 GENERATION_ID 1530125432" -entity adc -qip adc/synthesis/adc.qip -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME adc HAS_SOPCINFO 1 GENERATION_ID 1532713750" -entity adc -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
Warning (20013): Ignored assignments for entity "adc_LEDs" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity adc_LEDs -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity adc_LEDs -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity adc_LEDs -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
Warning (20013): Ignored assignments for entity "adc_cpu" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity adc_cpu -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity adc_cpu -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity adc_cpu -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
Warning (20013): Ignored assignments for entity "adc_irq_mapper" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity adc_irq_mapper -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity adc_irq_mapper -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity adc_irq_mapper -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
Warning (20013): Ignored assignments for entity "adc_mm_interconnect_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity adc_mm_interconnect_0 -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity adc_mm_interconnect_0 -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity adc_mm_interconnect_0 -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
Warning (20013): Ignored assignments for entity "adc_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity adc_mm_interconnect_0_avalon_st_adapter -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity adc_mm_interconnect_0_avalon_st_adapter -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity adc_mm_interconnect_0_avalon_st_adapter -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
Warning (20013): Ignored assignments for entity "adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME error_adapter -entity adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
Warning (20013): Ignored assignments for entity "adc_mm_interconnect_0_cmd_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity adc_mm_interconnect_0_cmd_demux -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity adc_mm_interconnect_0_cmd_demux -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity adc_mm_interconnect_0_cmd_demux -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
Warning (20013): Ignored assignments for entity "adc_mm_interconnect_0_cmd_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity adc_mm_interconnect_0_cmd_mux -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity adc_mm_interconnect_0_cmd_mux -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity adc_mm_interconnect_0_cmd_mux -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
Warning (20013): Ignored assignments for entity "adc_mm_interconnect_0_router" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity adc_mm_interconnect_0_router -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity adc_mm_interconnect_0_router -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity adc_mm_interconnect_0_router -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
Warning (20013): Ignored assignments for entity "adc_mm_interconnect_0_router_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity adc_mm_interconnect_0_router_002 -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity adc_mm_interconnect_0_router_002 -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity adc_mm_interconnect_0_router_002 -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
Warning (20013): Ignored assignments for entity "adc_mm_interconnect_0_rsp_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity adc_mm_interconnect_0_rsp_demux -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity adc_mm_interconnect_0_rsp_demux -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity adc_mm_interconnect_0_rsp_demux -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
Warning (20013): Ignored assignments for entity "adc_mm_interconnect_0_rsp_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity adc_mm_interconnect_0_rsp_mux -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity adc_mm_interconnect_0_rsp_mux -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity adc_mm_interconnect_0_rsp_mux -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
Warning (20013): Ignored assignments for entity "adc_onchip_mem" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity adc_onchip_mem -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity adc_onchip_mem -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity adc_onchip_mem -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
Warning (20013): Ignored assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_avalon_sc_fifo -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_master_agent -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_master_translator -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_slave_agent -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_slave_translator -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_traffic_limiter" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_traffic_limiter -entity altera_merlin_traffic_limiter -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_traffic_limiter -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_traffic_limiter -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
Warning (20013): Ignored assignments for entity "altera_reset_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_reset_controller -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip "C:/PWM_DE10/db/ip/adc/adc.qip" -library adc was ignored
Info (144001): Generated suppressed messages file C:/PWM_DE10/PWM_DE10.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
Info (21057): Implemented 337 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 80 output pins
    Info (21061): Implemented 240 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 196 warnings
    Info: Peak virtual memory: 4952 megabytes
    Info: Processing ended: Fri Jul 27 11:49:45 2018
    Info: Elapsed time: 00:00:52
    Info: Total CPU time (on all processors): 00:01:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/PWM_DE10/PWM_DE10.map.smsg.


