<?xml version="1.0" encoding="UTF-8"?>
<Module name="tangnano20k_vdp_cartridge" Lut="3" T_Register="1500(0)" T_Alu="241(0)" T_Lut="2130(3)" T_PADD9="3(0)" T_MULT9X9="7(0)" T_Bsram="8(0)" T_Ssram="16(0)">
 <SubModule name="u_pll"/>
 <SubModule name="u_pll2"/>
 <SubModule name="u_clkdiv"/>
 <SubModule name="u_msx_slot" Register="33" Lut="14" T_Register="33(33)" T_Lut="14(14)"/>
 <SubModule name="u_v9958" T_Register="1283(0)" T_Alu="172(0)" T_Lut="1787(0)" T_PADD9="3(0)" T_MULT9X9="7(0)" T_Bsram="8(0)" T_Ssram="16(0)">
  <SubModule name="u_cpu_interface" Register="183" Lut="144" T_Register="183(183)" T_Lut="144(144)"/>
  <SubModule name="u_timing_control" T_Register="639(0)" T_Alu="102(0)" T_Lut="1166(0)" T_Ssram="7(0)">
   <SubModule name="u_ssg" Register="56" Alu="32" Lut="107" T_Register="56(56)" T_Alu="32(32)" T_Lut="107(107)"/>
   <SubModule name="u_screen_mode" Register="166" Alu="46" Lut="690" T_Register="166(166)" T_Alu="46(46)" T_Lut="690(690)"/>
   <SubModule name="u_sprite" Register="1" Lut="5" T_Register="417(1)" T_Alu="24(0)" T_Lut="369(5)" T_Ssram="7(0)">
    <SubModule name="u_select_visible_planes" Register="41" Alu="11" Lut="43" T_Register="41(41)" T_Alu="11(11)" T_Lut="43(43)"/>
    <SubModule name="u_info_collect" Register="65" Lut="101" Ssram="7" T_Register="65(65)" T_Lut="101(101)" T_Ssram="7(7)"/>
    <SubModule name="u_makeup_pixel" Register="310" Alu="13" Lut="220" T_Register="310(310)" T_Alu="13(13)" T_Lut="220(220)"/>
   </SubModule>
  </SubModule>
  <SubModule name="u_vram_interface" Register="116" Lut="117" T_Register="116(116)" T_Lut="117(117)"/>
  <SubModule name="u_color_palette" Register="49" Alu="4" Lut="94" T_Register="58(49)" T_Alu="4(4)" T_Lut="94(94)" T_Ssram="3(0)">
   <SubModule name="u_color_palette_ram" Register="9" Ssram="3" T_Register="9(9)" T_Ssram="3(3)"/>
  </SubModule>
  <SubModule name="u_upscan" Alu="10" Lut="56" T_Register="2(0)" T_Alu="10(10)" T_Lut="58(56)" T_Bsram="4(0)">
   <SubModule name="u_even_line_buffer" Register="1" Lut="1" Bsram="2" T_Register="1(1)" T_Lut="1(1)" T_Bsram="2(2)"/>
   <SubModule name="u_odd_line_buffer" Register="1" Lut="1" Bsram="2" T_Register="1(1)" T_Lut="1(1)" T_Bsram="2(2)"/>
  </SubModule>
  <SubModule name="u_video_out" Register="68" Alu="26" Lut="71" MULT9X9="4" Ssram="6" T_Register="285(68)" T_Alu="56(26)" T_Lut="208(71)" T_PADD9="3(0)" T_MULT9X9="7(4)" T_Bsram="4(0)" T_Ssram="6(6)">
   <SubModule name="u_double_buffer" Register="71" Lut="45" T_Register="193(71)" T_Lut="110(45)" T_Bsram="4(0)">
    <SubModule name="u_buf_even" Register="73" Lut="32" Bsram="2" T_Register="73(73)" T_Lut="32(32)" T_Bsram="2(2)"/>
    <SubModule name="u_buf_odd" Register="49" Lut="33" Bsram="2" T_Register="49(49)" T_Lut="33(33)" T_Bsram="2(2)"/>
   </SubModule>
   <SubModule name="u_bilinear_r" Register="8" Alu="10" Lut="9" PADD9="1" MULT9X9="1" T_Register="8(8)" T_Alu="10(10)" T_Lut="9(9)" T_PADD9="1(1)" T_MULT9X9="1(1)"/>
   <SubModule name="u_bilinear_g" Register="8" Alu="10" Lut="9" PADD9="1" MULT9X9="1" T_Register="8(8)" T_Alu="10(10)" T_Lut="9(9)" T_PADD9="1(1)" T_MULT9X9="1(1)"/>
   <SubModule name="u_bilinear_b" Register="8" Alu="10" Lut="9" PADD9="1" MULT9X9="1" T_Register="8(8)" T_Alu="10(10)" T_Lut="9(9)" T_PADD9="1(1)" T_MULT9X9="1(1)"/>
  </SubModule>
 </SubModule>
 <SubModule name="u_dvi" Register="73" Alu="69" Lut="229" T_Register="73(73)" T_Alu="69(69)" T_Lut="229(229)"/>
 <SubModule name="u_sdram" Register="111" Lut="97" T_Register="111(111)" T_Lut="97(97)"/>
</Module>
