\subsection{Code}

%%%%%%%%%%% mt9v034 test code %%%%%%%%%%%
\subsubsection{MT9V034 and Al422b Test Code} \label{mt9v034TestCode}
\textbf{Top Module:}
\singlespacing
\lstinputlisting[style=Verilog]{appendix/verilog/mt9v034_test_top.v}
\doublespacing
\par
\textbf{Local Data Buffer:}
\singlespacing
\lstinputlisting[style=Verilog]{appendix/verilog/mt9v034_test_buffer.v}
\doublespacing
\par
\textbf{MicroBlaze Code:}
\label{camTestC}
\singlespacing
\lstinputlisting[style=C]{appendix/c/imageUART.c}
\doublespacing
\par
\textbf{\textsc{Matlab} Image Parser:}
\label{camTestMatlab}
\singlespacing
\lstinputlisting[style=Matlab]{appendix/matlab/ParseData.m}
\doublespacing
%%%%%%%%%%% end mt9v034 test code %%%%%%%%%%%

\newpage

%%%%%%%%%%% Disparity Algorithm Implementation %%%%%%%%%%%
\subsubsection{Disparity Algorithm Implementation} \label{disparityTestMatlab}
\textbf{\textsc{Matlab} Algorithm:}
\singlespacing
\lstinputlisting[style=Matlab]{appendix/matlab/stereoDisparity.m}
\doublespacing
%%%%%%%%%%% end Disparity Algorithm Implementation %%%%%%%%%%%

\newpage

%%%%%%%%%%% Custom IP code %%%%%%%%%%%
\subsubsection{Custom IP} 
\textbf{Top Module:} \label{customIPtop}
\singlespacing
\lstinputlisting[style=Verilog]{appendix/verilog/nu_nu_rangefinder_vga_v1_0.v}
\doublespacing

\par
\textbf{AXI Interface:} \label{customIPaxi}
\singlespacing
\lstinputlisting[style=Verilog]{appendix/verilog/nu_nu_rangefinder_vga_v1_0_S00_AXI.v}
\doublespacing

\par
\textbf{User Logic Top Module:}
\singlespacing
\lstinputlisting[style=Verilog]{appendix/verilog/mqp_top.v}
\doublespacing

\par
\textbf{Rangefinder Data Processing:} \label{rangefinderDP}
\singlespacing
\lstinputlisting[style=Verilog]{appendix/verilog/rangefinder.v}
\doublespacing

\par
\textbf{Camera Image Buffer:} \label{finalCamBuf}
\singlespacing
\lstinputlisting[style=Verilog]{appendix/verilog/imgbuf.v}
\doublespacing

\par
\textbf{Disparity Algorithm:} \label{finalDisparity}
\singlespacing
\lstinputlisting[style=Verilog]{appendix/verilog/disparity.v}
\doublespacing

\par
\textbf{VGA Controller Module by Digilent:} \label{vga_controller}
\singlespacing
\lstinputlisting[style=VHDL]{appendix/vhdl/vga_controller_640_60.vhd}
\doublespacing
%%%%%%%%%%% end Custom IP code %%%%%%%%%%%

\newpage

%%%%%%%%%%% Programmable Software %%%%%%%%%%%
\subsubsection{Programmable Software} \label{ps_code}
\textbf{Programmable Software for the Zynq7 Processing System:}
\singlespacing
\lstinputlisting[style=C]{appendix/c/helloworld.c}
\doublespacing
%%%%%%%%%%% end Programmable Software %%%%%%%%%%%

\newpage

%%%%%%%%%%% coe file code %%%%%%%%%%%
\subsubsection{LUT Initialization Code for Transformation from Polar to Cartesian} \label{coe_file}
\textbf{Coefficient File for $0^\circ{}\leq{}\theta{}\leq45^\circ$:}
\singlespacing
\lstinputlisting[style=coe]{appendix/coe/coord1.coe}
\doublespacing
\par
\textbf{Coefficient File for $45^\circ{}\leq{}\theta{}\leq90^\circ$:}
\singlespacing
\lstinputlisting[style=coe]{appendix/coe/coord2.coe}
\doublespacing
%%%%%%%%%%% end coe file code %%%%%%%%%%%






