#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Apr 10 04:14:20 2025
# Process ID: 44078
# Current directory: /home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.runs/impl_1
# Command line: vivado -log top_u250.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_u250.tcl -notrace
# Log file: /home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.runs/impl_1/top_u250.vdi
# Journal file: /home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.runs/impl_1/vivado.jou
# Running On        :edabk
# Platform          :CentOS
# Operating System  :CentOS Linux release 7.9.2009 (Core)
# Processor Detail  :AMD EPYC 7402 24-Core Processor
# CPU Frequency     :2400.000 MHz
# CPU Physical cores:48
# CPU Logical cores :48
# Host memory       :405447 MB
# Swap memory       :115209 MB
# Total Virtual     :520656 MB
# Available Virtual :404396 MB
#-----------------------------------------------------------
source top_u250.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1507.109 ; gain = 2.020 ; free physical = 246955 ; free virtual = 385303
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/huy_k66/apps/tools/Vivado/2024.1/data/ip'.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Command: link_design -top top_u250 -part xcu250-figd2104-2L-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Project 1-454] Reading design checkpoint '/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_ddr4_0_0/memory_system_ddr4_0_0.dcp' for cell 'memory_system_i/memory_system_i/DDR4_MIG'
INFO: [Project 1-454] Reading design checkpoint '/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_util_vector_logic_0_0/memory_system_util_vector_logic_0_0.dcp' for cell 'memory_system_i/memory_system_i/NOT_GATE'
INFO: [Project 1-454] Reading design checkpoint '/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_axi_cdma_0_0/memory_system_axi_cdma_0_0.dcp' for cell 'memory_system_i/memory_system_i/axi_cdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_axi_traffic_gen_0_0/memory_system_axi_traffic_gen_0_0.dcp' for cell 'memory_system_i/memory_system_i/axi_traffic_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/memory_system_smartconnect_0_0.dcp' for cell 'memory_system_i/memory_system_i/smartconnect_0'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2894.297 ; gain = 0.000 ; free physical = 245539 ; free virtual = 383887
INFO: [Netlist 29-17] Analyzing 1330 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: memory_system_i/memory_system_i/DDR4_MIG UUID: 92a9d3a2-2001-5e85-9402-b57a395b70d5 
Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:178]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:181]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc:184]
Finished Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_13/bd_ee24_sbn_0_clocks.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_axi_cdma_0_0/memory_system_axi_cdma_0_0.xdc] for cell 'memory_system_i/memory_system_i/axi_cdma_0/U0'
Finished Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_axi_cdma_0_0/memory_system_axi_cdma_0_0.xdc] for cell 'memory_system_i/memory_system_i/axi_cdma_0/U0'
Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/smartconnect.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/smartconnect.xdc:1]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/smartconnect.xdc:2]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/smartconnect.xdc:3]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/smartconnect.xdc:4]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/smartconnect.xdc:5]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/smartconnect.xdc:6]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/smartconnect.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/smartconnect.xdc:8]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/smartconnect.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/smartconnect.xdc:10]
Finished Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/smartconnect.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst'
Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:167]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:178]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:181]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc:184]
Finished Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_26/bd_ee24_m01bn_0_clocks.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst'
Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_25/bd_ee24_m01wn_0_clocks.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_25/bd_ee24_m01wn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_25/bd_ee24_m01wn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_25/bd_ee24_m01wn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_25/bd_ee24_m01wn_0_clocks.xdc:59]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_25/bd_ee24_m01wn_0_clocks.xdc:59]
Finished Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_25/bd_ee24_m01wn_0_clocks.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst'
Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_24/bd_ee24_m01awn_0_clocks.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst'
Finished Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_24/bd_ee24_m01awn_0_clocks.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst'
Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_23/bd_ee24_m01rn_0_clocks.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst'
Finished Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_23/bd_ee24_m01rn_0_clocks.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst'
Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_22/bd_ee24_m01arn_0_clocks.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst'
Finished Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_22/bd_ee24_m01arn_0_clocks.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst'
Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_19/bd_ee24_m00bn_0_clocks.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_19/bd_ee24_m00bn_0_clocks.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst'
Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_18/bd_ee24_m00wn_0_clocks.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_18/bd_ee24_m00wn_0_clocks.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst'
Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_17/bd_ee24_m00awn_0_clocks.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_17/bd_ee24_m00awn_0_clocks.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst'
Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_16/bd_ee24_m00rn_0_clocks.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_16/bd_ee24_m00rn_0_clocks.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst'
Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_15/bd_ee24_m00arn_0_clocks.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_15/bd_ee24_m00arn_0_clocks.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst'
Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_ddr4_0_0/bd_0/ip/ip_0/bd_021b_microblaze_I_0.xdc] for cell 'memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_ddr4_0_0/bd_0/ip/ip_0/bd_021b_microblaze_I_0.xdc] for cell 'memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_12/bd_ee24_swn_0_clocks.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_12/bd_ee24_swn_0_clocks.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_11/bd_ee24_sawn_0_clocks.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_11/bd_ee24_sawn_0_clocks.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_10/bd_ee24_srn_0_clocks.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_10/bd_ee24_srn_0_clocks.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_9/bd_ee24_sarn_0_clocks.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_smartconnect_0_0/bd_0/ip/ip_9/bd_ee24_sarn_0_clocks.xdc] for cell 'memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_ddr4_0_0/par/memory_system_ddr4_0_0.xdc] for cell 'memory_system_i/memory_system_i/DDR4_MIG/inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3477.812 ; gain = 28.750 ; free physical = 244961 ; free virtual = 383313
Finished Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_ddr4_0_0/par/memory_system_ddr4_0_0.xdc] for cell 'memory_system_i/memory_system_i/DDR4_MIG/inst'
Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_ddr4_0_0/ip_0/memory_system_ddr4_0_0_microblaze_mcs_board.xdc] for cell 'memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_ddr4_0_0/ip_0/memory_system_ddr4_0_0_microblaze_mcs_board.xdc] for cell 'memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_ddr4_0_0/bd_0/ip/ip_10/bd_021b_iomodule_0_0_board.xdc] for cell 'memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_ddr4_0_0/bd_0/ip/ip_10/bd_021b_iomodule_0_0_board.xdc] for cell 'memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_ddr4_0_0/bd_0/ip/ip_3/bd_021b_dlmb_0.xdc] for cell 'memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_ddr4_0_0/bd_0/ip/ip_3/bd_021b_dlmb_0.xdc] for cell 'memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_ddr4_0_0/bd_0/ip/ip_2/bd_021b_ilmb_0.xdc] for cell 'memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_ddr4_0_0/bd_0/ip/ip_2/bd_021b_ilmb_0.xdc] for cell 'memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_ddr4_0_0/bd_0/ip/ip_1/bd_021b_rst_0_0.xdc] for cell 'memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_ddr4_0_0/bd_0/ip/ip_1/bd_021b_rst_0_0.xdc] for cell 'memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_ddr4_0_0/bd_0/ip/ip_1/bd_021b_rst_0_0_board.xdc] for cell 'memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_ddr4_0_0/bd_0/ip/ip_1/bd_021b_rst_0_0_board.xdc] for cell 'memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'SYSCLK1_300_N'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SYSCLK1_300_P'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SYSCLK2_300_N'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SYSCLK2_300_P'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SYSCLK3_300_N'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:171]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SYSCLK3_300_P'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USER_SI570_CLOCK_N'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USER_SI570_CLOCK_P'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PCIE_REFCLK_N'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PCIE_REFCLK_P'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MGT_SI570_CLOCK0_N'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MGT_SI570_CLOCK0_P'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:194]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP0_CLOCK_N'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:195]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:195]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP0_CLOCK_P'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:196]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:196]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP0_RESETL'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:205]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:205]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP0_MODPRSL'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:206]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP0_INTL'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP0_LPMODE'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:208]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:208]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP0_MODSELL'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP0_FS[0]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:216]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:216]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP0_FS[1]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:217]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:217]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP0_REFCLK_RESET'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:218]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:218]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MGT_SI570_CLOCK1_N'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:225]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:225]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MGT_SI570_CLOCK1_P'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP1_CLOCK_N'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP1_CLOCK_P'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP1_RESETL'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:237]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:237]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP1_MODPRSL'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:238]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:238]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP1_INTL'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP1_LPMODE'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP1_MODSELL'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP1_FS[0]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:250]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:250]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP1_FS[1]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:251]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:251]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSFP1_REFCLK_RESET'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:252]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:252]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PCIE_PERST'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:257]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:257]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SYSMON_SDA'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:263]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:263]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SYSMON_SCL'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:264]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:264]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'I2C_MAIN_RESETN'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:271]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:271]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'I2C_FPGA_SCL'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:272]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:272]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'I2C_FPGA_SDA'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:273]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:273]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_UART_RX'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:280]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:280]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_UART_TX'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:281]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:281]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FPGA_TXD_MSP'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:288]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:288]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FPGA_RXD_MSP'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:289]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:289]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_RESET_GATE'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:295]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:295]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_MSP[0]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:299]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:299]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_MSP[1]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:300]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:300]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_MSP[2]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:301]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:301]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_MSP[3]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:302]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:302]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW_DP[0]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:306]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:306]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW_DP[1]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:307]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:307]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW_DP[2]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:308]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:308]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW_DP[3]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:309]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:309]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MSP_RSTn'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:323]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:323]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW_SET1_FPGA'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:324]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:324]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STATUS_LED0_FPGA'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:325]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:325]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STATUS_LED1_FPGA'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:326]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:326]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STATUS_LED2_FPGA'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:327]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:327]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dq[34]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:334]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:334]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dq[35]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:335]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:335]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dqs_c[8]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:336]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:336]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dqs_t[8]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:337]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:337]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dq[33]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:338]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:338]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dq[32]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:339]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:339]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dq[39]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:340]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:340]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dq[38]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:341]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:341]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dq[36]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:342]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:342]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dq[37]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:343]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:343]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dqs_c[9]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:344]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:344]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dqs_t[9]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:345]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:345]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dq[57]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:346]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:346]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dq[56]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:347]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:347]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dqs_c[14]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:348]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:348]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dqs_t[14]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:349]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:349]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dq[59]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:350]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:350]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dq[58]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:351]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:351]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dq[61]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:352]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:352]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dq[62]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:353]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:353]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dq[60]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:354]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:354]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dq[63]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:355]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:355]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dqs_c[15]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:356]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:356]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dqs_t[15]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:357]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:357]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dq[9]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:358]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:358]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dq[8]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:359]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:359]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dqs_c[2]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:360]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:360]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dqs_t[2]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:361]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:361]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dq[11]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:362]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:362]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dq[10]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:363]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:363]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dq[13]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:364]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:364]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dq[12]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:365]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:365]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dq[15]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:366]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:366]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dq[14]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:367]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:367]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dqs_c[3]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:368]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:368]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dqs_t[3]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:369]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:369]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dq[1]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:370]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:370]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dq[0]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:371]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:371]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dqs_c[0]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:372]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:372]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dqs_t[0]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:373]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:373]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dq[3]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:374]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:374]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c3_ddr4_dq[2]'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:375]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:375]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:375]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc:375]
Finished Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/constrs_1/imports/Downloads/alveo-u250-xdc.xdc]
Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_ddr4_0_0/memory_system_ddr4_0_0_board.xdc] for cell 'memory_system_i/memory_system_i/DDR4_MIG/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_ddr4_0_0/memory_system_ddr4_0_0_board.xdc:271]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_ddr4_0_0/memory_system_ddr4_0_0_board.xdc] for cell 'memory_system_i/memory_system_i/DDR4_MIG/inst'
INFO: [Project 1-1714] 57 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'top_u250'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_ddr4_0_0/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Project 1-1687] 466 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4145.926 ; gain = 0.000 ; free physical = 244508 ; free virtual = 382863
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 683 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 18 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 294 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 190 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 9 instances

23 Infos, 207 Warnings, 101 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:12 . Memory (MB): peak = 4145.926 ; gain = 2589.430 ; free physical = 244507 ; free virtual = 382862
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4145.926 ; gain = 0.000 ; free physical = 244499 ; free virtual = 382854

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18f82bfb0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 4145.926 ; gain = 0.000 ; free physical = 244497 ; free virtual = 382852

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize MIG Cores
INFO: [Mig 66-454] Using cached IP synthesis design for IP xilinx.com:ip:ddr4_phy:2.2, cache-ID = 10db52280b7c3795.
Done building netlist checker database: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4439.195 ; gain = 0.000 ; free physical = 244349 ; free virtual = 382719
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4439.195 ; gain = 0.000 ; free physical = 244468 ; free virtual = 382757
Phase 1.1.1 Generate And Synthesize MIG Cores | Checksum: 1c019f9bc

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 4439.195 ; gain = 95.414 ; free physical = 244468 ; free virtual = 382757

Phase 1.1.2 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 71c17cecfce307a9.
Done building netlist checker database: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4439.195 ; gain = 0.000 ; free physical = 244460 ; free virtual = 382755
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4441.191 ; gain = 1.996 ; free physical = 244453 ; free virtual = 382748
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4441.191 ; gain = 0.000 ; free physical = 244453 ; free virtual = 382748
Phase 1.1.2 Generate And Synthesize Debug Cores | Checksum: 14b63b859

Time (s): cpu = 00:01:21 ; elapsed = 00:01:19 . Memory (MB): peak = 4441.195 ; gain = 97.414 ; free physical = 244453 ; free virtual = 382748
Phase 1.1 Core Generation And Design Setup | Checksum: 14b63b859

Time (s): cpu = 00:01:21 ; elapsed = 00:01:19 . Memory (MB): peak = 4441.195 ; gain = 97.414 ; free physical = 244453 ; free virtual = 382748

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 14b63b859

Time (s): cpu = 00:01:21 ; elapsed = 00:01:19 . Memory (MB): peak = 4441.195 ; gain = 97.414 ; free physical = 244453 ; free virtual = 382748
Phase 1 Initialization | Checksum: 14b63b859

Time (s): cpu = 00:01:21 ; elapsed = 00:01:19 . Memory (MB): peak = 4441.195 ; gain = 97.414 ; free physical = 244453 ; free virtual = 382748

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 14b63b859

Time (s): cpu = 00:01:28 ; elapsed = 00:01:21 . Memory (MB): peak = 4446.195 ; gain = 102.414 ; free physical = 244449 ; free virtual = 382744

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 14b63b859

Time (s): cpu = 00:01:28 ; elapsed = 00:01:21 . Memory (MB): peak = 4462.195 ; gain = 118.414 ; free physical = 244435 ; free virtual = 382730
Phase 2 Timer Update And Timing Data Collection | Checksum: 14b63b859

Time (s): cpu = 00:01:28 ; elapsed = 00:01:21 . Memory (MB): peak = 4462.195 ; gain = 118.414 ; free physical = 244435 ; free virtual = 382730

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 47 inverters resulting in an inversion of 406 pins
INFO: [Opt 31-138] Pushed 44 inverter(s) to 2071 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 15d000eb9

Time (s): cpu = 00:01:30 ; elapsed = 00:01:23 . Memory (MB): peak = 4462.195 ; gain = 118.414 ; free physical = 244436 ; free virtual = 382731
Retarget | Checksum: 15d000eb9
INFO: [Opt 31-389] Phase Retarget created 196 cells and removed 410 cells
INFO: [Opt 31-1021] In phase Retarget, 128 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
Phase 4 Constant propagation | Checksum: 2202b9440

Time (s): cpu = 00:01:31 ; elapsed = 00:01:24 . Memory (MB): peak = 4462.195 ; gain = 118.414 ; free physical = 244436 ; free virtual = 382731
Constant propagation | Checksum: 2202b9440
INFO: [Opt 31-389] Phase Constant propagation created 176 cells and removed 1112 cells
INFO: [Opt 31-1021] In phase Constant propagation, 112 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 215f992d8

Time (s): cpu = 00:01:35 ; elapsed = 00:01:28 . Memory (MB): peak = 4462.195 ; gain = 118.414 ; free physical = 244421 ; free virtual = 382717
Sweep | Checksum: 215f992d8
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3882 cells
INFO: [Opt 31-1021] In phase Sweep, 2049 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1bcda6ad0

Time (s): cpu = 00:01:38 ; elapsed = 00:01:29 . Memory (MB): peak = 4462.195 ; gain = 118.414 ; free physical = 244421 ; free virtual = 382717
BUFG optimization | Checksum: 1bcda6ad0
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 2 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1bcda6ad0

Time (s): cpu = 00:01:38 ; elapsed = 00:01:29 . Memory (MB): peak = 4462.195 ; gain = 118.414 ; free physical = 244421 ; free virtual = 382716
Shift Register Optimization | Checksum: 1bcda6ad0
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 1 pins
Phase 8 Post Processing Netlist | Checksum: 1fc2efaca

Time (s): cpu = 00:01:38 ; elapsed = 00:01:30 . Memory (MB): peak = 4462.195 ; gain = 118.414 ; free physical = 244421 ; free virtual = 382717
Post Processing Netlist | Checksum: 1fc2efaca
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 206 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1c3551ae8

Time (s): cpu = 00:01:40 ; elapsed = 00:01:31 . Memory (MB): peak = 4462.195 ; gain = 118.414 ; free physical = 244418 ; free virtual = 382713

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4462.195 ; gain = 0.000 ; free physical = 244418 ; free virtual = 382713
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1c3551ae8

Time (s): cpu = 00:01:40 ; elapsed = 00:01:31 . Memory (MB): peak = 4462.195 ; gain = 118.414 ; free physical = 244418 ; free virtual = 382713
Phase 9 Finalization | Checksum: 1c3551ae8

Time (s): cpu = 00:01:40 ; elapsed = 00:01:31 . Memory (MB): peak = 4462.195 ; gain = 118.414 ; free physical = 244418 ; free virtual = 382713
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             196  |             410  |                                            128  |
|  Constant propagation         |             176  |            1112  |                                            112  |
|  Sweep                        |               0  |            3882  |                                           2049  |
|  BUFG optimization            |               1  |               2  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            206  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1c3551ae8

Time (s): cpu = 00:01:40 ; elapsed = 00:01:31 . Memory (MB): peak = 4462.195 ; gain = 118.414 ; free physical = 244418 ; free virtual = 382713

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for xiphy_riu_or
INFO: [Power 33-23] Power model is not available for genVref.u_hpio_vref
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 26 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 52
Ending PowerOpt Patch Enables Task | Checksum: 1c3551ae8

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.57 . Memory (MB): peak = 4967.777 ; gain = 0.000 ; free physical = 244088 ; free virtual = 382385
Ending Power Optimization Task | Checksum: 1c3551ae8

Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 4967.777 ; gain = 505.582 ; free physical = 244088 ; free virtual = 382385

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c3551ae8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4967.777 ; gain = 0.000 ; free physical = 244088 ; free virtual = 382385

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4967.777 ; gain = 0.000 ; free physical = 244088 ; free virtual = 382385
Ending Netlist Obfuscation Task | Checksum: 1c3551ae8

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4967.777 ; gain = 0.000 ; free physical = 244088 ; free virtual = 382385
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 243 Warnings, 101 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:43 ; elapsed = 00:01:59 . Memory (MB): peak = 4967.777 ; gain = 821.852 ; free physical = 244088 ; free virtual = 382385
INFO: [Vivado 12-24828] Executing command : report_drc -file top_u250_drc_opted.rpt -pb top_u250_drc_opted.pb -rpx top_u250_drc_opted.rpx
Command: report_drc -file top_u250_drc_opted.rpt -pb top_u250_drc_opted.pb -rpx top_u250_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.runs/impl_1/top_u250_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 244081 ; free virtual = 382387
Wrote PlaceDB: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 244080 ; free virtual = 382388
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 244080 ; free virtual = 382387
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.29 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 244071 ; free virtual = 382386
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 244071 ; free virtual = 382386
Wrote Device Cache: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 244070 ; free virtual = 382386
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 244069 ; free virtual = 382386
INFO: [Common 17-1381] The checkpoint '/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.runs/impl_1/top_u250_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 244073 ; free virtual = 382385
Command: read_checkpoint -auto_incremental -incremental /home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/utils_1/imports/impl_1/top_u250_routed.dcp
INFO: [Vivado 12-9151] Incremental flow is being run with directive 'RuntimeOptimized'. This will override place_design, post-place phys_opt_design and route_design directives.

Starting Incremental read checkpoint Task

Phase 1 Process Reference Checkpoint Netlist
INFO: [Netlist 29-17] Analyzing 964 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 244043 ; free virtual = 382356
WARNING: [Vivado 12-12052] Cell Matching (70.98 %) & Net Matching (78.41 %) is less than the threshold values (94.00 %, 90.00 % respectively) needed to run Incremental flow.

Phase 2 Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 244043 ; free virtual = 382357
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 244042 ; free virtual = 382356

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 244042 ; free virtual = 382356

Phase 3 Replay Physical Synthesis Transforms
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-1329] 190 loads have been equivalently rewired.
INFO: [Physopt 32-1329] 1623 loads have been equivalently rewired.
INFO: [Physopt 32-1329] 217 loads have been equivalently rewired.
WARNING: [Vivado_Tcl 4-417] Can not find load pin memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/state[s_ready_i]_i_1/I2
WARNING: [Vivado_Tcl 4-417] Can not find load pin memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid2vector_q_i_1__0/I2
WARNING: [Vivado_Tcl 4-417] Can not find load pin memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/state[m_valid_i]_i_1/I2
WARNING: [Vivado_Tcl 4-425] iphys_opt_design failed to replay transformation for net memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_w_channel_0/wready_reg_0.
INFO: [Physopt 32-1329] 2308 loads have been equivalently rewired.
INFO: [Physopt 32-1329] 120 loads have been equivalently rewired.
INFO: [Physopt 32-1329] 135 loads have been equivalently rewired.
INFO: [Physopt 32-1329] 190 loads have been equivalently rewired.
INFO: [Physopt 32-1329] 744 loads have been equivalently rewired.
INFO: [Physopt 32-1329] 765 loads have been equivalently rewired.
WARNING: [Vivado_Tcl 4-417] Can not find load pin memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last][0]/Q
WARNING: [Vivado_Tcl 4-417] Can not find load pin memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][0]/Q
WARNING: [Vivado_Tcl 4-425] iphys_opt_design failed to replay transformation for net memory_system_i/memory_system_i/DDR4_MIG/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg_logic_[3].genblk1_1.ecc_on_off_r_reg_0.
INFO: [Physopt 32-1329] 405 loads have been equivalently rewired.
INFO: [Physopt 32-1329] 704 loads have been equivalently rewired.
INFO: [Physopt 32-1329] 79 loads have been equivalently rewired.
INFO: [Physopt 32-1329] 79 loads have been equivalently rewired.
INFO: [Physopt 32-1329] 65 loads have been equivalently rewired.
INFO: [Physopt 32-81] Processed net memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal. Replicated 6 times.
INFO: [Vivado_Tcl 4-521] iPhys_opt_design summary: tried 18 changes and 16 changes are successfully applied

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 244053 ; free virtual = 382367

Phase 4 Build Reuse DB
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Netlist sorting complete. Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.51 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 244050 ; free virtual = 382364
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Read Netlist Cache: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 243732 ; free virtual = 382048
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 243728 ; free virtual = 382044
Read PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 243424 ; free virtual = 381740
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 243424 ; free virtual = 381740
Read Physdb Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 243425 ; free virtual = 381741
Finished XDEF File Restore: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 244043 ; free virtual = 382359
INFO: [Designutils 20-2297] Reference Design: /home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/utils_1/imports/impl_1/top_u250_routed.dcp, Summary | WNS = 0.185 | WHS = 0.010 | State = POST_ROUTE |
WARNING: [Constraints 18-11856] Placement from XDEF will be used for instance dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst of type CONFIG_SITE.

Time (s): cpu = 00:01:18 ; elapsed = 00:01:10 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 244043 ; free virtual = 382359

Phase 5 Checking legality
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Read Netlist Cache: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 244009 ; free virtual = 382327
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 244009 ; free virtual = 382327
Read RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 244000 ; free virtual = 382319
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 244000 ; free virtual = 382318
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 243999 ; free virtual = 382318
Phase 5 Checking legality | Checksum: a2bebcaa

Time (s): cpu = 00:01:54 ; elapsed = 00:01:30 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 243967 ; free virtual = 382286

Phase 6 Reporting
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Apr 10 04:19:38 2025
| Host         : edabk running 64-bit CentOS Linux release 7.9.2009 (Core)
| Design       : top_u250
| Device       : xcu250
| Design State : Unknown
---------------------------------------------------------------------------------------------------------------------------------------------

Incremental Implementation Information

Table of Contents
-----------------
1. Incremental Flow Summary
2. Reuse Summary
3. Reference Checkpoint Information
4. Comparison with Reference Run
5. Optimization Comparison With Reference Run
5.1 iphys_opt_replay Optimizations
5.2 QoR Suggestion Optimizations
6. Command Comparison with Reference Run
6.1 Reference:
6.2 Incremental:
7. Non Reuse Information

1. Incremental Flow Summary
---------------------------

+-----------------------+------------------+
|    Flow Information   |       Value      |
+-----------------------+------------------+
| Synthesis Flow        |          Default |
| Auto Incremental      |              Yes |
| Incremental Directive | RuntimeOptimized |
| Target WNS            |              0.0 |
| QoR Suggestions       |                0 |
+-----------------------+------------------+


2. Reuse Summary
----------------

+-------+----------------------+----------------------------+--------------------+--------+
|  Type | Matched % (of Total) | Current Reuse % (of Total) | Fixed % (of Total) |  Total |
+-------+----------------------+----------------------------+--------------------+--------+
| Cells |                71.04 |                      71.03 |               0.68 |  66607 |
| Nets  |                78.40 |                      71.11 |               0.00 |  47190 |
| Pins  |                    - |                      69.10 |                  - | 269522 |
| Ports |               100.00 |                     100.00 |             100.00 |    139 |
+-------+----------------------+----------------------------+--------------------+--------+


3. Reference Checkpoint Information
-----------------------------------

+----------------+----------------------------------------------------------------------------------------------------------------------+
| DCP Location:  | /home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/utils_1/imports/impl_1/top_u250_routed.dcp |
+----------------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------+----------------------------+
|         DCP Information        |            Value           |
+--------------------------------+----------------------------+
| Vivado Version                 |                     2024.1 |
| DCP State                      |                 POST_ROUTE |
| Recorded WNS                   |                      0.185 |
| Recorded WHS                   |                      0.010 |
| Reference Speed File Version   | PRODUCTION 1.28 03-30-2022 |
| Incremental Speed File Version | PRODUCTION 1.28 03-30-2022 |
+--------------------------------+----------------------------+
* Recorded WNS/WHS timing numbers are estimated timing numbers. They may vary slightly from sign-off timing numbers.


4. Comparison with Reference Run
--------------------------------

+-----------------+---------------------------+---------------------------+---------------------------+
|                 |          WNS(ns)          |  Runtime(elapsed)(hh:mm)  |    Runtime(cpu)(hh:mm)    |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
|      Stage      |  Reference  | Incremental |  Reference  | Incremental |  Reference  | Incremental |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
| synth_design    |         N/A |         N/A |     < 1 min |     < 1 min |     < 1 min |       00:01 |
| opt_design      |             |             |       00:01 |       00:01 |       00:02 |       00:02 |
| read_checkpoint |             |             |       00:01 |             |       00:01 |             |
| place_design    |       0.186 |             |       00:03 |             |       00:09 |             |
| phys_opt_design |       0.186 |             |     < 1 min |             |     < 1 min |             |
| route_design    |       0.186 |             |       00:02 |             |       00:05 |             |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+


5. Optimization Comparison With Reference Run
---------------------------------------------

5.1 iphys_opt_replay Optimizations
----------------------------------

+-------------------------+--------+------------+
| iphys_opt_design replay | Reused | Not Reused |
+-------------------------+--------+------------+
| fanout_opt              |      1 |          0 |
| equ_drivers_opt         |     15 |          2 |
+-------------------------+--------+------------+


5.2 QoR Suggestion Optimizations
--------------------------------

+-------------------------------------+-------+
|           QoR Suggestions           | Value |
+-------------------------------------+-------+
| QoR Suggestions (Recommended)       |     0 |
|   Suggestions Included In Reference |     0 |
|     Yet to apply                    |     0 |
|     Applied                         |     0 |
|     Failed to apply                 |     0 |
|   New Suggestions (INCR_FRIENDLY=1) |     0 |
|     Yet to apply                    |     0 |
|     Applied                         |     0 |
|     Failed to apply                 |     0 |
| QoR Suggestions (Not Recommended)   |     0 |
|   New Suggestions (INCR_FRIENDLY=0) |     0 |
|     Yet to apply                    |     0 |
|     Applied                         |     0 |
|     Failed to apply                 |     0 |
| Disabled New Suggestions            |     0 |
+-------------------------------------+-------+


6. Command Comparison with Reference Run
----------------------------------------

6.1 Reference:
--------------
synth_design-define default::[not_specified] -verilog_define default::[not_specified] -vhdl_define default::[not_specified] -top  top_u250 -part  xcu250-figd2104-2L-e 
opt_design
read_checkpoint -directive RuntimeOptimized  -incremental -auto_incremental /home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/utils_1/imports/impl_1/top_u250_routed.dcp
place_design
phys_opt_design
route_design

6.2 Incremental:
----------------
synth_design-define default::[not_specified] -verilog_define default::[not_specified] -vhdl_define default::[not_specified] -top  top_u250 -part  xcu250-figd2104-2L-e 
opt_design
read_checkpoint -directive RuntimeOptimized  -incremental -auto_incremental /home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/utils_1/imports/impl_1/top_u250_routed.dcp

7. Non Reuse Information
------------------------

+------------------------------------------------------+-------+
|                         Type                         |   %   |
+------------------------------------------------------+-------+
| Non-Reused Cells                                     | 28.96 |
|   New                                                | 28.84 |
|   Discarded illegal placement due to netlist changes |  0.04 |
|   Discarded to improve timing                        |  0.06 |
| Partially reused nets                                |  1.67 |
| Non-Reused nets                                      | 27.20 |
| Non-Reused Ports                                     |  0.00 |
+------------------------------------------------------+-------+



Time (s): cpu = 00:01:56 ; elapsed = 00:01:33 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 243964 ; free virtual = 382283

Time (s): cpu = 00:01:57 ; elapsed = 00:01:34 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 243965 ; free virtual = 382284
read_checkpoint: Time (s): cpu = 00:02:00 ; elapsed = 00:01:37 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 243964 ; free virtual = 382283
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-83] Releasing license: Implementation

Starting Incremental Placer Task
INFO: [Vivado_Tcl 4-24] Running Incremental Placer flow for unplaced cells using reference design-checkpoint '/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.srcs/utils_1/imports/impl_1/top_u250_routed.dcp'.
INFO: [Place 46-44] place_design is using directive Default with target WNS of 0 ns.

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 243966 ; free virtual = 382285
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a2bebcaa

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.63 . Memory (MB): peak = 4990.949 ; gain = 0.000 ; free physical = 243965 ; free virtual = 382284

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_BUFG
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_LEAF
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a2bebcaa

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 5737.676 ; gain = 746.727 ; free physical = 243261 ; free virtual = 381582

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18dd98cfe

Time (s): cpu = 00:01:28 ; elapsed = 00:01:02 . Memory (MB): peak = 6195.305 ; gain = 1204.355 ; free physical = 242724 ; free virtual = 381047

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18dd98cfe

Time (s): cpu = 00:01:29 ; elapsed = 00:01:03 . Memory (MB): peak = 6195.305 ; gain = 1204.355 ; free physical = 242724 ; free virtual = 381047
Phase 1 Placer Initialization | Checksum: 18dd98cfe

Time (s): cpu = 00:01:30 ; elapsed = 00:01:03 . Memory (MB): peak = 6195.305 ; gain = 1204.355 ; free physical = 242723 ; free virtual = 381046

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 185a0c8f7

Time (s): cpu = 00:02:38 ; elapsed = 00:01:26 . Memory (MB): peak = 6542.375 ; gain = 1551.426 ; free physical = 242200 ; free virtual = 380524

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 185a0c8f7

Time (s): cpu = 00:02:46 ; elapsed = 00:01:35 . Memory (MB): peak = 6623.707 ; gain = 1632.758 ; free physical = 242249 ; free virtual = 380573

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 185a0c8f7

Time (s): cpu = 00:03:33 ; elapsed = 00:01:49 . Memory (MB): peak = 6954.176 ; gain = 1963.227 ; free physical = 241917 ; free virtual = 380243

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 12e83d5a9

Time (s): cpu = 00:03:51 ; elapsed = 00:01:53 . Memory (MB): peak = 6954.176 ; gain = 1963.227 ; free physical = 241918 ; free virtual = 380243

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 12e83d5a9

Time (s): cpu = 00:03:52 ; elapsed = 00:01:53 . Memory (MB): peak = 6954.176 ; gain = 1963.227 ; free physical = 241918 ; free virtual = 380243
Phase 2.1.1 Partition Driven Placement | Checksum: 12e83d5a9

Time (s): cpu = 00:03:52 ; elapsed = 00:01:54 . Memory (MB): peak = 6954.176 ; gain = 1963.227 ; free physical = 241917 ; free virtual = 380243
Phase 2.1 Floorplanning | Checksum: 19366f3a4

Time (s): cpu = 00:03:53 ; elapsed = 00:01:54 . Memory (MB): peak = 6954.176 ; gain = 1963.227 ; free physical = 241918 ; free virtual = 380243

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19366f3a4

Time (s): cpu = 00:03:53 ; elapsed = 00:01:55 . Memory (MB): peak = 6954.176 ; gain = 1963.227 ; free physical = 241934 ; free virtual = 380259

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19366f3a4

Time (s): cpu = 00:03:54 ; elapsed = 00:01:55 . Memory (MB): peak = 6954.176 ; gain = 1963.227 ; free physical = 241933 ; free virtual = 380259

Phase 2.4 Global Placement Core
Phase 2.4 Global Placement Core | Checksum: ce5d81cc

Time (s): cpu = 00:07:48 ; elapsed = 00:03:18 . Memory (MB): peak = 7318.344 ; gain = 2327.395 ; free physical = 241557 ; free virtual = 379887
Phase 2 Global Placement | Checksum: ce5d81cc

Time (s): cpu = 00:07:48 ; elapsed = 00:03:18 . Memory (MB): peak = 7318.344 ; gain = 2327.395 ; free physical = 241557 ; free virtual = 379887

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d5c679eb

Time (s): cpu = 00:07:52 ; elapsed = 00:03:22 . Memory (MB): peak = 7318.344 ; gain = 2327.395 ; free physical = 241567 ; free virtual = 379897

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15ffe8702

Time (s): cpu = 00:08:38 ; elapsed = 00:03:55 . Memory (MB): peak = 7318.344 ; gain = 2327.395 ; free physical = 241575 ; free virtual = 379907

Phase 3.3 Place Remaining
Phase 3.3 Place Remaining | Checksum: 14a5f8e4c

Time (s): cpu = 00:09:45 ; elapsed = 00:04:25 . Memory (MB): peak = 7318.344 ; gain = 2327.395 ; free physical = 241568 ; free virtual = 379902
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid2vector_q_reg guided bel EFF is different from placed bel GFF2
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_w_channel_0/wdf_mask_reg[58] guided bel BFF is different from placed bel BFF2
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_w_channel_0/wdf_mask_reg[54] guided bel AFF2 is different from placed bel CFF2
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_w_channel_0/wdf_mask_reg[38] guided bel AFF is different from placed bel DFF2
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_w_channel_0/wdf_mask_reg[31] guided bel AFF2 is different from placed bel AFF
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_w_channel_0/wdf_mask_reg[23] guided bel GFF2 is different from placed bel EFF2
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_w_channel_0/wdf_mask_reg[22] guided bel AFF is different from placed bel BFF2
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_w_channel_0/wdf_mask_reg[15] guided bel HFF2 is different from placed bel FFF2
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r[4]_i_1__7 guided bel D5LUT is different from placed bel G5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_w_channel_0/wdf_mask[54]_i_1 guided bel G5LUT is different from placed bel C5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_w_channel_0/wdf_mask[38]_i_1 guided bel H5LUT is different from placed bel D5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_w_channel_0/wdf_mask[31]_i_1 guided bel G5LUT is different from placed bel A5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_w_channel_0/wdf_mask[23]_i_1 guided bel C5LUT is different from placed bel E5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_w_channel_0/wdf_mask[22]_i_1 guided bel H5LUT is different from placed bel B5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_w_channel_0/wdf_mask[15]_i_1 guided bel C5LUT is different from placed bel F5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_split/m_ready_d_reg[1] guided bel EFF is different from placed bel FFF2
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/mc_wrdata[539]_i_4 guided bel H5LUT is different from placed bel D5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/mc_wrdata[213]_i_1 guided bel H6LUT is different from placed bel D6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_w_channel_0/app_wdf_mask_r1[38]_i_1 guided bel H6LUT is different from placed bel D6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_w_channel_0/app_wdf_mask_r1[31]_i_1 guided bel G6LUT is different from placed bel A6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_w_channel_0/app_wdf_mask_r1[8]_i_1 guided bel B6LUT is different from placed bel E6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_w_channel_0/app_wdf_mask_r1[58]_i_1 guided bel F6LUT is different from placed bel B6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_w_channel_0/app_wdf_mask_r1[54]_i_1 guided bel G6LUT is different from placed bel C6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/mc_wrdata[469]_i_1 guided bel B6LUT is different from placed bel G6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r[1]_i_1__0 guided bel C6LUT is different from placed bel G5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1] guided bel EFF is different from placed bel GFF2
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[3] guided bel AFF is different from placed bel GFF2
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r[5]_i_2__4 guided bel C5LUT is different from placed bel F5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[3] guided bel EFF is different from placed bel FFF2
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r[3]_i_1__3 guided bel C6LUT is different from placed bel F6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rsMask_reg[1][17] guided bel FFF is different from placed bel FFF2
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rsMask_reg[1][16] guided bel EFF2 is different from placed bel GFF2
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rsMask[5][16]_i_1 guided bel D5LUT is different from placed bel C5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rsMask[5][13]_i_1 guided bel D6LUT is different from placed bel C6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rsMask[1][17]_i_1 guided bel C5LUT is different from placed bel F5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rsMask[1][16]_i_1 guided bel B5LUT is different from placed bel G5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rsMask[1][13]_i_1 guided bel B6LUT is different from placed bel G6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask[1][16]_i_1 guided bel H5LUT is different from placed bel B5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask[1][13]_i_1 guided bel H6LUT is different from placed bel B6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/i___13 guided bel H6LUT is different from placed bel D6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask[1][14]_i_1 guided bel F6LUT is different from placed bel A6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r[4]_i_1__0 guided bel H5LUT is different from placed bel G5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[4][2] guided bel EFF2 is different from placed bel EFF
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask[1][16]_i_1 guided bel H5LUT is different from placed bel D5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask[1][14]_i_1 guided bel B6LUT is different from placed bel F6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_ready_d[1]_i_2 guided bel D5LUT is different from placed bel F5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[1][5]_i_1__13 guided bel D5LUT is different from placed bel E5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[6][2]_i_1__2 guided bel H6LUT is different from placed bel E6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[0][2]_i_1__13 guided bel D6LUT is different from placed bel E6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask[7][17]_i_1 guided bel H6LUT is different from placed bel B5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3] guided bel EFF is different from placed bel EFF2
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask_reg[1][17] guided bel AFF2 is different from placed bel BFF2
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1] guided bel DFF2 is different from placed bel BFF2
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[3][17] guided bel AFF2 is different from placed bel BFF2
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[1][5]_i_1__12 guided bel D5LUT is different from placed bel F5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/i___14 guided bel G6LUT is different from placed bel B6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_w_channel_0/app_wdf_mask_r1[15]_i_1 guided bel C6LUT is different from placed bel F6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[5][16] guided bel FFF is different from placed bel GFF2
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_w_channel_0/app_wdf_mask_r1[22]_i_1 guided bel H6LUT is different from placed bel B6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[7][5]_i_1__2 guided bel H5LUT is different from placed bel E5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask[7][18]_i_1 guided bel H5LUT is different from placed bel B5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r[3]_i_1__7 guided bel D6LUT is different from placed bel G6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask_reg[3][16] guided bel FFF is different from placed bel GFF2
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask_reg[3][18] guided bel FFF2 is different from placed bel FFF
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r[1]_i_1 guided bel D5LUT is different from placed bel B6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask[3][18]_i_1 guided bel C5LUT is different from placed bel A5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[4][2]_i_1__0 guided bel G6LUT is different from placed bel A6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr_axi/axi_w_channel_0/app_wdf_mask_r1[23]_i_1 guided bel C6LUT is different from placed bel E6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/i___13 guided bel H6LUT is different from placed bel B6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[3] guided bel AFF is different from placed bel HFF2
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/count_r_reg[3] guided bel EFF is different from placed bel GFF2
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rsMask[3][14]_i_1 guided bel H6LUT is different from placed bel C6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask[1][18]_i_1 guided bel F5LUT is different from placed bel A5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[4][2]_i_1__5 guided bel H6LUT is different from placed bel F6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[4][2]_i_1__6 guided bel C6LUT is different from placed bel E6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[1][5]_i_1__0 guided bel D5LUT is different from placed bel B5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask[1][17]_i_1 guided bel D5LUT is different from placed bel H5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask[1][17]_i_1 guided bel G5LUT is different from placed bel B5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/i___14 guided bel H6LUT is different from placed bel D6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[5][18] guided bel FFF2 is different from placed bel FFF
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask[1][16]_i_1 guided bel C5LUT is different from placed bel G5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[5][5]_i_1__5 guided bel H5LUT is different from placed bel F5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[3][5]_i_1__6 guided bel D5LUT is different from placed bel H5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[3][5]_i_1__0 guided bel H5LUT is different from placed bel D5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask[1][13]_i_1 guided bel C6LUT is different from placed bel G6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask[1][18]_i_1 guided bel B5LUT is different from placed bel F5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[5][5]_i_1__0 guided bel G5LUT is different from placed bel A5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask[1][14]_i_1 guided bel D6LUT is different from placed bel H6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask[3][17]_i_1 guided bel H5LUT is different from placed bel B5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[7][16] guided bel EFF is different from placed bel FFF2
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/i___11 guided bel H6LUT is different from placed bel A6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rsMask[3][16]_i_1 guided bel C5LUT is different from placed bel G5LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[1][16] guided bel BFF is different from placed bel DFF2
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[2][2]_i_1__6 guided bel D6LUT is different from placed bel H6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask[1][13]_i_1 guided bel H6LUT is different from placed bel D6LUT
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask_reg[3][17] guided bel EFF2 is different from placed bel HFF2
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[0][2] guided bel EFF2 is different from placed bel BFF2
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[2][2] guided bel AFF is different from placed bel DFF2
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_merge_enc/mc_wrdata_reg[213] guided bel AFF is different from placed bel DFF2
WARNING: [Constraints 18-5165] For instance memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[0][2] guided bel AFF2 is different from placed bel FFF2
INFO: [Common 17-14] Message 'Constraints 18-5165' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 3 Detail Placement | Checksum: fb838fda

Time (s): cpu = 00:10:17 ; elapsed = 00:04:32 . Memory (MB): peak = 7318.344 ; gain = 2327.395 ; free physical = 241567 ; free virtual = 379901

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 Post Placement Optimization

Phase 4.1.1.1 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, moved BUFGs: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.1 BUFG Replication | Checksum: 16ec36a4c

Time (s): cpu = 00:10:50 ; elapsed = 00:04:40 . Memory (MB): peak = 7318.344 ; gain = 2327.395 ; free physical = 241588 ; free virtual = 379924

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.264. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 226105a30

Time (s): cpu = 00:11:02 ; elapsed = 00:04:46 . Memory (MB): peak = 7318.344 ; gain = 2327.395 ; free physical = 241587 ; free virtual = 379923

Time (s): cpu = 00:11:02 ; elapsed = 00:04:46 . Memory (MB): peak = 7318.344 ; gain = 2327.395 ; free physical = 241586 ; free virtual = 379923
Phase 4.1 Post Commit Optimization | Checksum: 226105a30

Time (s): cpu = 00:11:03 ; elapsed = 00:04:46 . Memory (MB): peak = 7318.344 ; gain = 2327.395 ; free physical = 241587 ; free virtual = 379923

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 226105a30

Time (s): cpu = 00:11:04 ; elapsed = 00:04:47 . Memory (MB): peak = 7318.344 ; gain = 2327.395 ; free physical = 241587 ; free virtual = 379923
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7318.344 ; gain = 0.000 ; free physical = 241570 ; free virtual = 379910

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|                8x8|              16x16|
|___________|___________________|___________________|___________________|
|      South|                8x8|                8x8|                8x8|
|___________|___________________|___________________|___________________|
|       East|                8x8|                1x1|              16x16|
|___________|___________________|___________________|___________________|
|       West|                8x8|                1x1|              16x16|
|___________|___________________|___________________|___________________|

SLR0:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|                8x8|              16x16|
|___________|___________________|___________________|___________________|
|      South|                8x8|                8x8|                8x8|
|___________|___________________|___________________|___________________|
|       East|                8x8|                1x1|              16x16|
|___________|___________________|___________________|___________________|
|       West|                8x8|                1x1|              16x16|
|___________|___________________|___________________|___________________|

SLR1:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

SLR2:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

SLR3:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d419c8dc

Time (s): cpu = 00:13:09 ; elapsed = 00:05:53 . Memory (MB): peak = 7318.344 ; gain = 2327.395 ; free physical = 241569 ; free virtual = 379911
Phase 4.3 Placer Reporting | Checksum: 1d419c8dc

Time (s): cpu = 00:13:10 ; elapsed = 00:05:54 . Memory (MB): peak = 7318.344 ; gain = 2327.395 ; free physical = 241570 ; free virtual = 379912

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 1d419c8dc

Time (s): cpu = 00:13:10 ; elapsed = 00:05:54 . Memory (MB): peak = 7318.344 ; gain = 2327.395 ; free physical = 241570 ; free virtual = 379912

Phase 4.5 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7318.344 ; gain = 0.000 ; free physical = 241570 ; free virtual = 379912

Time (s): cpu = 00:13:10 ; elapsed = 00:05:54 . Memory (MB): peak = 7318.344 ; gain = 2327.395 ; free physical = 241570 ; free virtual = 379912
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19d698ead

Time (s): cpu = 00:13:11 ; elapsed = 00:05:55 . Memory (MB): peak = 7318.344 ; gain = 2327.395 ; free physical = 241570 ; free virtual = 379912
INFO: [Place 46-3] During incremental compilation, routing data from the original checkpoint is applied during place_design. As a result, dangling route segments and route conflicts may appear in the post place_design implementation due to changes between the original and incremental netlists. These routes can be ignored as they will be subsequently resolved by route_design. This issue will be cleaned up automatically in place_design in a future software release.

+-------------------------------------------------------------------------------+
|Incremental Placement Summary                                                  |
+-------------------------------------------------------------------------------+
|                          Type                           | Count  | Percentage |
+-------------------------------------------------------------------------------+
|  Total instances                                        |  66607 |     100.00 |
|  Reused instances                                       |  39285 |      58.98 |
|  Non-reused instances                                   |  27322 |      41.01 |
|    New                                                  |  19152 |      28.75 |
|    Discarded illegal placement due to netlist changes   |     31 |       0.04 |
|    Discarded to improve timing                          |   8139 |      12.21 |
+-------------------------------------------------------------------------------+
|Incremental Placement Runtime Summary                                          |
+-------------------------------------------------------------------------------+
|  Initialization time(elapsed secs)                                   |  63.28 |
|  Incremental Placer time(elapsed secs)                               | 291.55 |
+-------------------------------------------------------------------------------+

Reference - Incremental Comparison Summary

1. Comparison with Reference Run
--------------------------------

+-----------------+---------------------------+---------------------------+---------------------------+
|                 |          WNS(ns)          |  Runtime(elapsed)(hh:mm)  |    Runtime(cpu)(hh:mm)    |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
|      Stage      |  Reference  | Incremental |  Reference  | Incremental |  Reference  | Incremental |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
| synth_design    |         N/A |         N/A |     < 1 min |     < 1 min |     < 1 min |       00:01 |
| opt_design      |             |             |       00:01 |       00:01 |       00:02 |       00:02 |
| read_checkpoint |             |             |       00:01 |       00:01 |       00:01 |       00:02 |
| place_design    |       0.186 |       0.203 |       00:03 |       00:05 |       00:09 |       00:14 |
| phys_opt_design |       0.186 |             |     < 1 min |             |     < 1 min |             |
| route_design    |       0.186 |             |       00:02 |             |       00:05 |             |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+


Ending Incremental Placer Task | Checksum: 10e8d2e97

Time (s): cpu = 00:13:12 ; elapsed = 00:05:56 . Memory (MB): peak = 7318.344 ; gain = 2327.395 ; free physical = 241568 ; free virtual = 379909
110 Infos, 358 Warnings, 101 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:13:12 ; elapsed = 00:05:56 . Memory (MB): peak = 7318.344 ; gain = 2327.395 ; free physical = 241568 ; free virtual = 379909
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_u250_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 7318.344 ; gain = 0.000 ; free physical = 241564 ; free virtual = 379906
INFO: [Vivado 12-24828] Executing command : report_io -file top_u250_io_placed.rpt
report_io: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 7318.344 ; gain = 0.000 ; free physical = 241562 ; free virtual = 379905
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_u250_utilization_placed.rpt -pb top_u250_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 7318.344 ; gain = 0.000 ; free physical = 241543 ; free virtual = 379903
Wrote PlaceDB: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 7318.344 ; gain = 0.000 ; free physical = 241499 ; free virtual = 379900
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7318.344 ; gain = 0.000 ; free physical = 241499 ; free virtual = 379900
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 7318.344 ; gain = 0.000 ; free physical = 241492 ; free virtual = 379899
Wrote Netlist Cache: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.15 . Memory (MB): peak = 7318.344 ; gain = 0.000 ; free physical = 241487 ; free virtual = 379899
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7318.344 ; gain = 0.000 ; free physical = 241485 ; free virtual = 379899
Write Physdb Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 7318.344 ; gain = 0.000 ; free physical = 241485 ; free virtual = 379899
INFO: [Common 17-1381] The checkpoint '/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.runs/impl_1/top_u250_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 7318.344 ; gain = 0.000 ; free physical = 241537 ; free virtual = 379903
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 7318.344 ; gain = 0.000 ; free physical = 241547 ; free virtual = 379913
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.203 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.

Reference - Incremental Comparison Summary

1. Comparison with Reference Run
--------------------------------

+-----------------+---------------------------+---------------------------+---------------------------+
|                 |          WNS(ns)          |  Runtime(elapsed)(hh:mm)  |    Runtime(cpu)(hh:mm)    |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
|      Stage      |  Reference  | Incremental |  Reference  | Incremental |  Reference  | Incremental |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
| synth_design    |         N/A |         N/A |     < 1 min |     < 1 min |     < 1 min |       00:01 |
| opt_design      |             |             |       00:01 |       00:01 |       00:02 |       00:02 |
| read_checkpoint |             |             |       00:01 |       00:01 |       00:01 |       00:02 |
| place_design    |       0.186 |       0.203 |       00:03 |       00:05 |       00:09 |       00:14 |
| phys_opt_design |       0.186 |       0.203 |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| route_design    |       0.186 |             |       00:02 |             |       00:05 |             |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+


INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 358 Warnings, 101 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 7318.344 ; gain = 0.000 ; free physical = 241547 ; free virtual = 379913
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 7318.344 ; gain = 0.000 ; free physical = 241521 ; free virtual = 379903
Wrote PlaceDB: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 7318.344 ; gain = 0.000 ; free physical = 241475 ; free virtual = 379902
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7318.344 ; gain = 0.000 ; free physical = 241475 ; free virtual = 379902
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 7318.344 ; gain = 0.000 ; free physical = 241470 ; free virtual = 379901
Wrote Netlist Cache: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.12 . Memory (MB): peak = 7318.344 ; gain = 0.000 ; free physical = 241464 ; free virtual = 379902
Wrote Device Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7318.344 ; gain = 0.000 ; free physical = 241462 ; free virtual = 379901
Write Physdb Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 7318.344 ; gain = 0.000 ; free physical = 241459 ; free virtual = 379900
INFO: [Common 17-1381] The checkpoint '/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.runs/impl_1/top_u250_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 7318.344 ; gain = 0.000 ; free physical = 241510 ; free virtual = 379902
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
cleanRouteStorageTime (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 7318.348 ; gain = 0.000 ; free physical = 241498 ; free virtual = 379890
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Starting Incremental Route Task

Phase 1 Build RT Design
Checksum: PlaceDB: 77be9a90 ConstDB: 0 ShapeSum: 58fe5246 RouteDB: 30835a84
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 7318.348 ; gain = 0.000 ; free physical = 241491 ; free virtual = 379884
Phase 1 Build RT Design | Checksum: 22a9003e7

Time (s): cpu = 00:00:48 ; elapsed = 00:00:18 . Memory (MB): peak = 7318.348 ; gain = 0.000 ; free physical = 241495 ; free virtual = 379888
Post Restoration Checksum: NetGraph: f8891808 | NumContArr: aeac8f8d | Constraints: 10c9063a | Timing: c2a8fa9d

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 27aa7a86c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:19 . Memory (MB): peak = 7318.348 ; gain = 0.000 ; free physical = 241493 ; free virtual = 379886

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1b8899b98

Time (s): cpu = 00:00:53 ; elapsed = 00:00:19 . Memory (MB): peak = 7318.348 ; gain = 0.000 ; free physical = 241493 ; free virtual = 379886
--------------------------------------------------------
|Incremental Routing Reuse Summary                      |
--------------------------------------------------------
|Type                     | Count    | Percentage       |
--------------------------------------------------------
|Fully reused nets        |     38656|            61.50 |
|Partially reused nets    |      2808|             4.47 |
|Non-reused nets          |     21389|            34.03 |
--------------------------------------------------------
INFO: [Route 35-560] Router is in low reuse mode, switching to default router using directive 'Default' with target wns 0 ns

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1c605e1cb

Time (s): cpu = 00:01:13 ; elapsed = 00:00:28 . Memory (MB): peak = 7578.637 ; gain = 260.289 ; free physical = 241196 ; free virtual = 379589

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18b8af7eb

Time (s): cpu = 00:01:43 ; elapsed = 00:00:36 . Memory (MB): peak = 7578.637 ; gain = 260.289 ; free physical = 241192 ; free virtual = 379588
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.235  | TNS=0.000  | WHS=-0.264 | THS=-36.469|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 11edfd73b

Time (s): cpu = 00:02:40 ; elapsed = 00:00:50 . Memory (MB): peak = 7578.637 ; gain = 260.289 ; free physical = 241195 ; free virtual = 379590
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.235  | TNS=0.000  | WHS=-0.174 | THS=-18.755|

Phase 2.5 Update Timing for Bus Skew | Checksum: 1398b5fa6

Time (s): cpu = 00:02:40 ; elapsed = 00:00:50 . Memory (MB): peak = 7578.637 ; gain = 260.289 ; free physical = 241195 ; free virtual = 379590

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.276216 %
  Global Horizontal Routing Utilization  = 0.203612 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 24210
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 18388
  Number of Partially Routed Nets     = 5822
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1b16834bb

Time (s): cpu = 00:02:56 ; elapsed = 00:00:55 . Memory (MB): peak = 7703.910 ; gain = 385.562 ; free physical = 241099 ; free virtual = 379495

Phase 3 Global Routing

Phase 3.1 SLL Assignment
Number SLLs per Column: 1440
Estimated SLL Demand Per Column: 
  SLR [2-3]        0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)  Demand:     0 Available: 23040 Utilization(%): 0.00
  SLR [1-2]        0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)    53 (  4%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)  Demand:    53 Available: 23040 Utilization(%): 0.23
  SLR [0-1]        0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)    53 (  4%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)  Demand:    53 Available: 23040 Utilization(%): 0.23
Phase 3.1 SLL Assignment | Checksum: 28d9030c1

Time (s): cpu = 00:02:59 ; elapsed = 00:00:56 . Memory (MB): peak = 7703.910 ; gain = 385.562 ; free physical = 241096 ; free virtual = 379491
Phase 3 Global Routing | Checksum: 28d9030c1

Time (s): cpu = 00:02:59 ; elapsed = 00:00:56 . Memory (MB): peak = 7703.910 ; gain = 385.562 ; free physical = 241096 ; free virtual = 379491

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2b550b597

Time (s): cpu = 00:03:31 ; elapsed = 00:01:08 . Memory (MB): peak = 7703.910 ; gain = 385.562 ; free physical = 241077 ; free virtual = 379473
Phase 4 Initial Routing | Checksum: 25c4ed5af

Time (s): cpu = 00:03:34 ; elapsed = 00:01:09 . Memory (MB): peak = 7703.910 ; gain = 385.562 ; free physical = 241078 ; free virtual = 379474

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   32x32|      0.21|   16x16|      0.19|   32x32|      0.28|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     8x8|      0.08|     8x8|      0.10|     8x8|      0.14|
|___________|________|__________|________|__________|________|__________|
|       EAST|   16x16|      0.11|     8x8|      0.04|   32x32|      0.31|
|___________|________|__________|________|__________|________|__________|
|       WEST|     8x8|      0.09|     4x4|      0.02|   32x32|      0.31|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X74Y107->INT_X89Y138 (CMT_L_X74Y60->DSP_X89Y135)
	INT_X72Y112->INT_X87Y127 (CLEM_X72Y112->CLEL_R_X87Y127)
	INT_X72Y111->INT_X87Y126 (CLEM_X72Y111->CLEL_R_X87Y126)
	INT_X72Y110->INT_X87Y125 (CLEM_X72Y110->CLEL_R_X87Y125)
	INT_X72Y116->INT_X87Y131 (CLEM_X72Y116->CLEL_R_X87Y131)
EAST
	INT_X77Y117->INT_X88Y140 (CLEM_X77Y117->CLEL_R_X88Y140)
	INT_X80Y128->INT_X87Y135 (CLEM_X80Y128->CLEL_R_X87Y135)
	INT_X80Y131->INT_X87Y138 (CLEM_X80Y131->CLEL_R_X87Y138)
	INT_X80Y130->INT_X87Y137 (CLEM_X80Y130->CLEL_R_X87Y137)
	INT_X80Y129->INT_X87Y136 (CLEM_X80Y129->CLEL_R_X87Y136)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X74Y109->INT_X81Y148 (CMT_L_X74Y60->CLEL_R_X81Y148)
	INT_X73Y112->INT_X88Y127 (CLEM_X73Y112->CLEL_R_X88Y127)
	INT_X73Y114->INT_X88Y129 (CLEM_X73Y114->CLEL_R_X88Y129)
	INT_X73Y113->INT_X88Y128 (CLEM_X73Y113->CLEL_R_X88Y128)
	INT_X74Y112->INT_X89Y127 (CMT_L_X74Y60->DSP_X89Y125)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X74Y111->INT_X89Y150 (CMT_L_X74Y60->DSP_X89Y150)
	INT_X72Y112->INT_X87Y127 (CLEM_X72Y112->CLEL_R_X87Y127)
	INT_X72Y111->INT_X87Y126 (CLEM_X72Y111->CLEL_R_X87Y126)
	INT_X72Y110->INT_X87Y125 (CLEM_X72Y110->CLEL_R_X87Y125)
	INT_X72Y109->INT_X87Y124 (CLEM_X72Y109->CLEL_R_X87Y124)
EAST
	INT_X73Y107->INT_X88Y154 (CLEM_X73Y107->CLEL_R_X88Y154)
	INT_X72Y128->INT_X87Y143 (CLEM_X72Y128->CLEL_R_X87Y143)
	INT_X72Y127->INT_X87Y142 (CLEM_X72Y127->CLEL_R_X87Y142)
	INT_X72Y126->INT_X87Y141 (CLEM_X72Y126->CLEL_R_X87Y141)
	INT_X72Y134->INT_X87Y149 (CLEM_X72Y134->CLEL_R_X87Y149)
WEST
	INT_X76Y101->INT_X91Y140 (BRAM_X76Y100->CLEL_R_X91Y140)
	INT_X80Y112->INT_X95Y127 (CLEM_X80Y112->DSP_X95Y125)
	INT_X80Y111->INT_X95Y126 (CLEM_X80Y111->DSP_X95Y125)
	INT_X80Y110->INT_X95Y125 (CLEM_X80Y110->DSP_X95Y125)
	INT_X80Y109->INT_X95Y124 (CLEM_X80Y109->DSP_X95Y120)

INFO: [Route 35-448] Estimated Global/Short routing congestion is level 5 (32x32). Congestion levels of 5 and greater can reduce routability and impact timing closure.

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 26944
 Number of Nodes with overlaps = 8575
 Number of Nodes with overlaps = 3443
 Number of Nodes with overlaps = 1538
 Number of Nodes with overlaps = 775
 Number of Nodes with overlaps = 387
 Number of Nodes with overlaps = 235
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_72_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.051 | TNS=-0.081 | WHS=-0.037 | THS=-1.008 |

Phase 5.1 Global Iteration 0 | Checksum: 1e3726c0a

Time (s): cpu = 00:29:50 ; elapsed = 00:13:20 . Memory (MB): peak = 7703.910 ; gain = 385.562 ; free physical = 241130 ; free virtual = 379570

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.011  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1580f7ce5

Time (s): cpu = 00:30:24 ; elapsed = 00:13:39 . Memory (MB): peak = 7703.910 ; gain = 385.562 ; free physical = 241132 ; free virtual = 379572
Phase 5 Rip-up And Reroute | Checksum: 1580f7ce5

Time (s): cpu = 00:30:24 ; elapsed = 00:13:39 . Memory (MB): peak = 7703.910 ; gain = 385.562 ; free physical = 241132 ; free virtual = 379572

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.011  | TNS=0.000  | WHS=0.001  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.011  | TNS=0.000  | WHS=0.001  | THS=0.000  |

Phase 6.1 Delay CleanUp | Checksum: 13a49d324

Time (s): cpu = 00:30:45 ; elapsed = 00:13:43 . Memory (MB): peak = 7703.910 ; gain = 385.562 ; free physical = 241133 ; free virtual = 379575

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 13a49d324

Time (s): cpu = 00:30:46 ; elapsed = 00:13:43 . Memory (MB): peak = 7703.910 ; gain = 385.562 ; free physical = 241133 ; free virtual = 379575
Phase 6 Delay and Skew Optimization | Checksum: 13a49d324

Time (s): cpu = 00:30:46 ; elapsed = 00:13:43 . Memory (MB): peak = 7703.910 ; gain = 385.562 ; free physical = 241133 ; free virtual = 379575

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.011  | TNS=0.000  | WHS=0.001  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1c46ae5da

Time (s): cpu = 00:31:03 ; elapsed = 00:13:47 . Memory (MB): peak = 7703.910 ; gain = 385.562 ; free physical = 241134 ; free virtual = 379576
Phase 7 Post Hold Fix | Checksum: 1c46ae5da

Time (s): cpu = 00:31:04 ; elapsed = 00:13:47 . Memory (MB): peak = 7703.910 ; gain = 385.562 ; free physical = 241134 ; free virtual = 379576

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.775774 %
  Global Horizontal Routing Utilization  = 0.788345 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1c46ae5da

Time (s): cpu = 00:31:09 ; elapsed = 00:13:49 . Memory (MB): peak = 7703.910 ; gain = 385.562 ; free physical = 241132 ; free virtual = 379574

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1c46ae5da

Time (s): cpu = 00:31:10 ; elapsed = 00:13:49 . Memory (MB): peak = 7703.910 ; gain = 385.562 ; free physical = 241131 ; free virtual = 379574

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1c46ae5da

Time (s): cpu = 00:31:17 ; elapsed = 00:13:53 . Memory (MB): peak = 7703.910 ; gain = 385.562 ; free physical = 241129 ; free virtual = 379571

Phase 11 Route finalize
Phase 11 Route finalize | Checksum: 1c46ae5da

Time (s): cpu = 00:31:57 ; elapsed = 00:14:03 . Memory (MB): peak = 7727.918 ; gain = 409.570 ; free physical = 241130 ; free virtual = 379572

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.011  | TNS=0.000  | WHS=0.001  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1c46ae5da

Time (s): cpu = 00:32:09 ; elapsed = 00:14:06 . Memory (MB): peak = 7727.918 ; gain = 409.570 ; free physical = 241130 ; free virtual = 379572
--------------------------------------------------------
|Incremental Routing Reuse Summary                      |
--------------------------------------------------------
|Type                     | Count    | Percentage       |
--------------------------------------------------------
|Fully reused nets        |     38645|            61.48 |
|Partially reused nets    |      2794|             4.45 |
|Non-reused nets          |     21414|            34.07 |
--------------------------------------------------------
INFO: [Route 35-16] Router Completed Successfully
------------------------------------
Incremental Router Runtime Summary: 
------------------------------------
   Initialization time: 848.06 Secs
   Incremental Router time: 0 Secs
Ending Incremental Route Task | Checksum: b9e38336

Time (s): cpu = 00:32:11 ; elapsed = 00:14:08 . Memory (MB): peak = 7727.918 ; gain = 409.570 ; free physical = 241132 ; free virtual = 379574
antenna Cleanup:Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7727.918 ; gain = 0.000 ; free physical = 241131 ; free virtual = 379573

Reference - Incremental Comparison Summary

1. Comparison with Reference Run
--------------------------------

+-----------------+---------------------------+---------------------------+---------------------------+
|                 |          WNS(ns)          |  Runtime(elapsed)(hh:mm)  |    Runtime(cpu)(hh:mm)    |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
|      Stage      |  Reference  | Incremental |  Reference  | Incremental |  Reference  | Incremental |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
| synth_design    |         N/A |         N/A |     < 1 min |     < 1 min |     < 1 min |       00:01 |
| opt_design      |             |             |       00:01 |       00:01 |       00:02 |       00:02 |
| read_checkpoint |             |             |       00:01 |       00:01 |       00:01 |       00:02 |
| place_design    |       0.186 |       0.203 |       00:03 |       00:05 |       00:09 |       00:14 |
| phys_opt_design |       0.186 |       0.203 |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| route_design    |       0.186 |       0.011 |       00:02 |       00:14 |       00:05 |       00:33 |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+


INFO: [Common 17-83] Releasing license: Implementation
143 Infos, 358 Warnings, 101 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:33:10 ; elapsed = 00:14:40 . Memory (MB): peak = 7727.918 ; gain = 409.574 ; free physical = 241132 ; free virtual = 379574
INFO: [Vivado 12-24828] Executing command : report_drc -file top_u250_drc_routed.rpt -pb top_u250_drc_routed.pb -rpx top_u250_drc_routed.rpx
Command: report_drc -file top_u250_drc_routed.rpt -pb top_u250_drc_routed.pb -rpx top_u250_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.runs/impl_1/top_u250_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 7735.926 ; gain = 8.008 ; free physical = 241132 ; free virtual = 379574
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_u250_methodology_drc_routed.rpt -pb top_u250_methodology_drc_routed.pb -rpx top_u250_methodology_drc_routed.rpx
Command: report_methodology -file top_u250_methodology_drc_routed.rpt -pb top_u250_methodology_drc_routed.pb -rpx top_u250_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.runs/impl_1/top_u250_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:13 ; elapsed = 00:00:16 . Memory (MB): peak = 7735.926 ; gain = 0.000 ; free physical = 241138 ; free virtual = 379582
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_u250_timing_summary_routed.rpt -pb top_u250_timing_summary_routed.pb -rpx top_u250_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 7735.926 ; gain = 0.000 ; free physical = 241141 ; free virtual = 379591
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_u250_bus_skew_routed.rpt -pb top_u250_bus_skew_routed.pb -rpx top_u250_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_u250_route_status.rpt -pb top_u250_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_u250_incremental_reuse_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_power -file top_u250_power_routed.rpt -pb top_u250_power_summary_routed.pb -rpx top_u250_power_routed.rpx
Command: report_power -file top_u250_power_routed.rpt -pb top_u250_power_summary_routed.pb -rpx top_u250_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
162 Infos, 360 Warnings, 101 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 7759.934 ; gain = 24.008 ; free physical = 241111 ; free virtual = 379579
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_u250_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
report_clock_utilization: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 7759.934 ; gain = 0.000 ; free physical = 241107 ; free virtual = 379578
generate_parallel_reports: Time (s): cpu = 00:03:27 ; elapsed = 00:01:34 . Memory (MB): peak = 7759.934 ; gain = 32.016 ; free physical = 241107 ; free virtual = 379578
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 7759.934 ; gain = 0.000 ; free physical = 241083 ; free virtual = 379574
Wrote PlaceDB: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 7759.934 ; gain = 0.000 ; free physical = 241041 ; free virtual = 379571
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7759.934 ; gain = 0.000 ; free physical = 241041 ; free virtual = 379571
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 7759.934 ; gain = 0.000 ; free physical = 241032 ; free virtual = 379572
Wrote Netlist Cache: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.17 . Memory (MB): peak = 7759.934 ; gain = 0.000 ; free physical = 241026 ; free virtual = 379572
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7759.934 ; gain = 0.000 ; free physical = 241023 ; free virtual = 379572
Write Physdb Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 7759.934 ; gain = 0.000 ; free physical = 241023 ; free virtual = 379571
INFO: [Common 17-1381] The checkpoint '/home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.runs/impl_1/top_u250_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 7759.934 ; gain = 0.000 ; free physical = 241073 ; free virtual = 379570
WARNING: [Memdata 28-361] Design is having concatenated BRAM controllers(heterogenous memory), this configuration is not supported by Updatemem for current device part. Only the first BRAM controller will be added to .MMI and used by Updatemem to update the bitstream with new data.
INFO: [Memdata 28-167] Found XPM memory block memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the memory_system_i/memory_system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the memory_system_i/memory_system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block memory_system_i/memory_system_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_data/xpm_memory_spram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the memory_system_i/memory_system_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_data/xpm_memory_spram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block memory_system_i/memory_system_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the memory_system_i/memory_system_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst block.
Command: write_bitstream -force top_u250.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A5*A1)+(A5*(~A1)*(~A4))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A5*A1)+(A5*(~A1)*(~A4))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 110 net(s) have no routable loads. The problem bus(es) and/or net(s) are memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_CE_riu, memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_UE_riu, memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[12], memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[13], memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[14], memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[15], memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[0].sync_reg[1], memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[0].sync_reg[1], memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[0].sync_reg[1], memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[0].sync_reg[1], memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[1].sync_reg[1], memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[1].sync_reg[1], memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[1].sync_reg[1], memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[1].sync_reg[1], memory_system_i/memory_system_i/DDR4_MIG/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[2].sync_reg[1]... and (the first 15 of 108 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'top_u250'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/huy_k66/Documents/dma_vivado/20241/mint_ddr4_mig/mint_ddr4_mig.gen/sources_1/bd/memory_system/ip/memory_system_ddr4_0_0/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 173157280 bits.
Bitstream compression saved 173157280 bits.
Bitstream compression saved 151757472 bits.
Bitstream compression saved 170216672 bits.
Writing bitstream ./top_u250.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
199 Infos, 367 Warnings, 101 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:40 ; elapsed = 00:01:39 . Memory (MB): peak = 7759.934 ; gain = 0.000 ; free physical = 240878 ; free virtual = 379452
INFO: [Common 17-206] Exiting Vivado at Thu Apr 10 04:44:27 2025...
