0.7
2020.2
Nov 18 2020
09:47:47
D:/vivado_projects/risc_v/risc_v.sim/sim_1/impl/timing/xsim/top_level_tb_time_impl.v,1609325700,verilog,,,,alu;branch_detect;dcache;ex_stage;glbl;hart;icache;id_stage;if1_stage;if2_stage;me1_stage;me2_stage;register_file;top_level;unimacro_BRAM_TDP_MACRO;unimacro_BRAM_TDP_MACRO__parameterized0;wb_stage,,,,,,,,
D:/vivado_projects/risc_v/risc_v.srcs/sim_1/new/top_level_tb.vhd,1609323601,vhdl,,,,top_level_tb,,,,,,,,
