<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml top_preroute.twx top_map.ncd -o top_preroute.twr top.pcf -ucf
ml507.ucf

</twCmdLine><twDesign>top_map.ncd</twDesign><twDesignPath>top_map.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vfx70t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2013-10-13, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3284 - This timing report was generated using estimated delay information.  For accurate numbers, please refer to the post Place and Route timing report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 10000 ps;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>413</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>100</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clocks/clkdiv/d17 (SLICE_X29Y51.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.582</twSlack><twSrc BELType="FF">clocks/clkdiv/reset_gen/SRL16E</twSrc><twDest BELType="FF">clocks/clkdiv/d17</twDest><twTotPathDel>2.383</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>clocks/clkdiv/reset_gen/SRL16E</twSrc><twDest BELType='FF'>clocks/clkdiv/d17</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X28Y50.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>clocks/clkdiv/rst_b</twComp><twBEL>clocks/clkdiv/reset_gen/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.439</twDelInfo><twComp>clocks/clkdiv/rst_b</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>clocks/clkdiv/d28</twComp><twBEL>clocks/clkdiv/d17</twBEL></twPathDel><twLogDel>1.944</twLogDel><twRouteDel>0.439</twRouteDel><twTotDel>2.383</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_pin_IBUFG</twDestClk><twPctLog>81.6</twPctLog><twPctRoute>18.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clocks/clkdiv/d28 (SLICE_X29Y51.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.582</twSlack><twSrc BELType="FF">clocks/clkdiv/reset_gen/SRL16E</twSrc><twDest BELType="FF">clocks/clkdiv/d28</twDest><twTotPathDel>2.383</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>clocks/clkdiv/reset_gen/SRL16E</twSrc><twDest BELType='FF'>clocks/clkdiv/d28</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X28Y50.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>clocks/clkdiv/rst_b</twComp><twBEL>clocks/clkdiv/reset_gen/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.439</twDelInfo><twComp>clocks/clkdiv/rst_b</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>clocks/clkdiv/d28</twComp><twBEL>clocks/clkdiv/d28</twBEL></twPathDel><twLogDel>1.944</twLogDel><twRouteDel>0.439</twRouteDel><twTotDel>2.383</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_pin_IBUFG</twDestClk><twPctLog>81.6</twPctLog><twPctRoute>18.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point clocks/rst (SLICE_X32Y44.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.775</twSlack><twSrc BELType="FF">clocks/clkdiv/d17</twSrc><twDest BELType="FF">clocks/rst</twDest><twTotPathDel>2.190</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>clocks/clkdiv/d17</twSrc><twDest BELType='FF'>clocks/rst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X29Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>clocks/clkdiv/d28</twComp><twBEL>clocks/clkdiv/d17</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.687</twDelInfo><twComp>clocks/clkdiv/d17</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>clocks/nuke_d_and0000</twComp><twBEL>clocks/nuke_d_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.733</twDelInfo><twComp>clocks/nuke_d_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y44.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>clocks/rst</twComp><twBEL>clocks/rst</twBEL></twPathDel><twLogDel>0.770</twLogDel><twRouteDel>1.420</twRouteDel><twTotDel>2.190</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_pin_IBUFG</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.151</twSlack><twSrc BELType="FF">clocks/d17_d</twSrc><twDest BELType="FF">clocks/rst</twDest><twTotPathDel>1.814</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>clocks/d17_d</twSrc><twDest BELType='FF'>clocks/rst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X26Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>clocks/d17_d</twComp><twBEL>clocks/d17_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.311</twDelInfo><twComp>clocks/d17_d</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>clocks/nuke_d_and0000</twComp><twBEL>clocks/nuke_d_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.733</twDelInfo><twComp>clocks/nuke_d_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y44.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>clocks/rst</twComp><twBEL>clocks/rst</twBEL></twPathDel><twLogDel>0.770</twLogDel><twRouteDel>1.044</twRouteDel><twTotDel>1.814</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_pin_IBUFG</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clocks/clkdiv/d17 (SLICE_X29Y51.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.694</twSlack><twSrc BELType="FF">clocks/clkdiv/cnt_16</twSrc><twDest BELType="FF">clocks/clkdiv/d17</twDest><twTotPathDel>0.694</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>clocks/clkdiv/cnt_16</twSrc><twDest BELType='FF'>clocks/clkdiv/d17</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X28Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>clocks/clkdiv/cnt&lt;19&gt;</twComp><twBEL>clocks/clkdiv/cnt_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.490</twDelInfo><twComp>clocks/clkdiv/cnt&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y51.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>clocks/clkdiv/d28</twComp><twBEL>clocks/clkdiv/d17</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.490</twRouteDel><twTotDel>0.694</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_pin_IBUFG</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clocks/clkdiv/cnt_0 (SLICE_X28Y53.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.713</twSlack><twSrc BELType="FF">clocks/clkdiv/cnt_0</twSrc><twDest BELType="FF">clocks/clkdiv/cnt_0</twDest><twTotPathDel>0.713</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>clocks/clkdiv/cnt_0</twSrc><twDest BELType='FF'>clocks/clkdiv/cnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X28Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>clocks/clkdiv/cnt&lt;3&gt;</twComp><twBEL>clocks/clkdiv/cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y53.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.377</twDelInfo><twComp>clocks/clkdiv/cnt&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y53.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>clocks/clkdiv/cnt&lt;3&gt;</twComp><twBEL>clocks/clkdiv/Mcount_cnt_lut&lt;0&gt;_INV_0</twBEL><twBEL>clocks/clkdiv/Mcount_cnt_cy&lt;3&gt;</twBEL><twBEL>clocks/clkdiv/cnt_0</twBEL></twPathDel><twLogDel>0.336</twLogDel><twRouteDel>0.377</twRouteDel><twTotDel>0.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_pin_IBUFG</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clocks/clkdiv/cnt_4 (SLICE_X28Y54.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.713</twSlack><twSrc BELType="FF">clocks/clkdiv/cnt_4</twSrc><twDest BELType="FF">clocks/clkdiv/cnt_4</twDest><twTotPathDel>0.713</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>clocks/clkdiv/cnt_4</twSrc><twDest BELType='FF'>clocks/clkdiv/cnt_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X28Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>clocks/clkdiv/cnt&lt;7&gt;</twComp><twBEL>clocks/clkdiv/cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y54.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.377</twDelInfo><twComp>clocks/clkdiv/cnt&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>clocks/clkdiv/cnt&lt;7&gt;</twComp><twBEL>clocks/clkdiv/cnt&lt;4&gt;_rt</twBEL><twBEL>clocks/clkdiv/Mcount_cnt_cy&lt;7&gt;</twBEL><twBEL>clocks/clkdiv/cnt_4</twBEL></twPathDel><twLogDel>0.336</twLogDel><twRouteDel>0.377</twRouteDel><twTotDel>0.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_pin_IBUFG</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="21"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="22" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="clocks_pll/PLL_ADV_INST/CLKOUT0" logResource="clocks_pll/PLL_ADV_INST/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="clocks_pll/CLKOUT0_BUF"/><twPinLimit anchorID="23" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="clocks_pll/PLL_ADV_INST/CLKIN1" logResource="clocks_pll/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="sys_clk_pin_IBUFG"/><twPinLimit anchorID="24" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="clocks_pll/PLL_ADV_INST/CLKIN1" logResource="clocks_pll/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="sys_clk_pin_IBUFG"/></twPinLimitRpt></twConst><twConst anchorID="25" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_GMII_RX_CLK&quot; = PERIOD &quot;gmii_rx_clk&quot; 125MHz;" ScopeName="">TS_GMII_RX_CLK = PERIOD TIMEGRP &quot;gmii_rx_clk&quot; 125 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="26"><twPinLimitBanner>Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP &quot;gmii_rx_clk&quot; 125 MHz HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="27" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 10000 ps;" ScopeName="">TS_clocks_pll_CLKOUT0_BUF = PERIOD TIMEGRP &quot;clocks_pll_CLKOUT0_BUF&quot;         TS_sys_clk_pin / 2 HIGH 50%;</twConstName><twItemCnt>624</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>98</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.939</twMinPer></twConstHead><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point i_reset_manager/RX_Digital_Reset (SLICE_X62Y41.SR), 7 paths
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.061</twSlack><twSrc BELType="FF">i_reset_manager/Counter_7</twSrc><twDest BELType="FF">i_reset_manager/RX_Digital_Reset</twDest><twTotPathDel>3.861</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>i_reset_manager/Counter_7</twSrc><twDest BELType='FF'>i_reset_manager/RX_Digital_Reset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk40</twSrcClk><twPathDel><twSite>SLICE_X50Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>i_reset_manager/Counter&lt;7&gt;</twComp><twBEL>i_reset_manager/Counter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y58.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.934</twDelInfo><twComp>i_reset_manager/Counter&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y58.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>i_reset_manager/Counter&lt;8&gt;</twComp><twBEL>i_reset_manager/Counter_not00011</twBEL><twBEL>i_reset_manager/Counter_not0001_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y41.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.533</twDelInfo><twComp>i_reset_manager/Counter_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y41.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>i_reset_manager/RX_Digital_Reset</twComp><twBEL>i_reset_manager/RX_Digital_Reset</twBEL></twPathDel><twLogDel>1.394</twLogDel><twRouteDel>2.467</twRouteDel><twTotDel>3.861</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk40</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.119</twSlack><twSrc BELType="FF">i_reset_manager/Counter_6</twSrc><twDest BELType="FF">i_reset_manager/RX_Digital_Reset</twDest><twTotPathDel>3.803</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>i_reset_manager/Counter_6</twSrc><twDest BELType='FF'>i_reset_manager/RX_Digital_Reset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk40</twSrcClk><twPathDel><twSite>SLICE_X50Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>i_reset_manager/Counter&lt;7&gt;</twComp><twBEL>i_reset_manager/Counter_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y58.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.876</twDelInfo><twComp>i_reset_manager/Counter&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y58.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>i_reset_manager/Counter&lt;8&gt;</twComp><twBEL>i_reset_manager/Counter_not00011</twBEL><twBEL>i_reset_manager/Counter_not0001_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y41.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.533</twDelInfo><twComp>i_reset_manager/Counter_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y41.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>i_reset_manager/RX_Digital_Reset</twComp><twBEL>i_reset_manager/RX_Digital_Reset</twBEL></twPathDel><twLogDel>1.394</twLogDel><twRouteDel>2.409</twRouteDel><twTotDel>3.803</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk40</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.344</twSlack><twSrc BELType="FF">i_reset_manager/Counter_3</twSrc><twDest BELType="FF">i_reset_manager/RX_Digital_Reset</twDest><twTotPathDel>3.578</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>i_reset_manager/Counter_3</twSrc><twDest BELType='FF'>i_reset_manager/RX_Digital_Reset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk40</twSrcClk><twPathDel><twSite>SLICE_X50Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>i_reset_manager/Counter&lt;3&gt;</twComp><twBEL>i_reset_manager/Counter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y58.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.651</twDelInfo><twComp>i_reset_manager/Counter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y58.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>i_reset_manager/Counter&lt;8&gt;</twComp><twBEL>i_reset_manager/Counter_not00011</twBEL><twBEL>i_reset_manager/Counter_not0001_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y41.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.533</twDelInfo><twComp>i_reset_manager/Counter_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y41.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>i_reset_manager/RX_Digital_Reset</twComp><twBEL>i_reset_manager/RX_Digital_Reset</twBEL></twPathDel><twLogDel>1.394</twLogDel><twRouteDel>2.184</twRouteDel><twTotDel>3.578</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk40</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point i_reset_manager/TX_Digital_Reset (SLICE_X60Y50.SR), 7 paths
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.295</twSlack><twSrc BELType="FF">i_reset_manager/Counter_7</twSrc><twDest BELType="FF">i_reset_manager/TX_Digital_Reset</twDest><twTotPathDel>3.627</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_reset_manager/Counter_7</twSrc><twDest BELType='FF'>i_reset_manager/TX_Digital_Reset</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk40</twSrcClk><twPathDel><twSite>SLICE_X50Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>i_reset_manager/Counter&lt;7&gt;</twComp><twBEL>i_reset_manager/Counter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y58.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.429</twDelInfo><twComp>i_reset_manager/Counter&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N174</twComp><twBEL>i_reset_manager/Counter_cmp_lt0000_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y57.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.997</twDelInfo><twComp>N174</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>i_reset_manager/Counter_add0000&lt;6&gt;_bdd0</twComp><twBEL>i_reset_manager/Counter_cmp_lt0000_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.001</twDelInfo><twComp>i_reset_manager/Counter_cmp_lt0000_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>i_reset_manager/TX_Digital_Reset</twComp><twBEL>i_reset_manager/TX_Digital_Reset</twBEL></twPathDel><twLogDel>1.200</twLogDel><twRouteDel>2.427</twRouteDel><twTotDel>3.627</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk40</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.355</twSlack><twSrc BELType="FF">i_reset_manager/Counter_8</twSrc><twDest BELType="FF">i_reset_manager/TX_Digital_Reset</twDest><twTotPathDel>3.567</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_reset_manager/Counter_8</twSrc><twDest BELType='FF'>i_reset_manager/TX_Digital_Reset</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk40</twSrcClk><twPathDel><twSite>SLICE_X50Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>i_reset_manager/Counter&lt;8&gt;</twComp><twBEL>i_reset_manager/Counter_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.369</twDelInfo><twComp>i_reset_manager/Counter&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N174</twComp><twBEL>i_reset_manager/Counter_cmp_lt0000_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y57.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.997</twDelInfo><twComp>N174</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>i_reset_manager/Counter_add0000&lt;6&gt;_bdd0</twComp><twBEL>i_reset_manager/Counter_cmp_lt0000_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.001</twDelInfo><twComp>i_reset_manager/Counter_cmp_lt0000_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>i_reset_manager/TX_Digital_Reset</twComp><twBEL>i_reset_manager/TX_Digital_Reset</twBEL></twPathDel><twLogDel>1.200</twLogDel><twRouteDel>2.367</twRouteDel><twTotDel>3.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk40</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.929</twSlack><twSrc BELType="FF">i_reset_manager/Counter_5</twSrc><twDest BELType="FF">i_reset_manager/TX_Digital_Reset</twDest><twTotPathDel>2.993</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_reset_manager/Counter_5</twSrc><twDest BELType='FF'>i_reset_manager/TX_Digital_Reset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk40</twSrcClk><twPathDel><twSite>SLICE_X50Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>i_reset_manager/Counter&lt;7&gt;</twComp><twBEL>i_reset_manager/Counter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y57.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.886</twDelInfo><twComp>i_reset_manager/Counter&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>i_reset_manager/Counter_add0000&lt;6&gt;_bdd0</twComp><twBEL>i_reset_manager/Counter_cmp_lt0000_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.001</twDelInfo><twComp>i_reset_manager/Counter_cmp_lt0000_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>i_reset_manager/TX_Digital_Reset</twComp><twBEL>i_reset_manager/TX_Digital_Reset</twBEL></twPathDel><twLogDel>1.106</twLogDel><twRouteDel>1.887</twRouteDel><twTotDel>2.993</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk40</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="45" iCriticalPaths="0" sType="EndPoint">Paths for end point i_reset_manager/Counter_7 (SLICE_X50Y57.CIN), 45 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.348</twSlack><twSrc BELType="FF">i_reset_manager/Counter_7</twSrc><twDest BELType="FF">i_reset_manager/Counter_7</twDest><twTotPathDel>3.574</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>i_reset_manager/Counter_7</twSrc><twDest BELType='FF'>i_reset_manager/Counter_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X50Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk40</twSrcClk><twPathDel><twSite>SLICE_X50Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>i_reset_manager/Counter&lt;7&gt;</twComp><twBEL>i_reset_manager/Counter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y58.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.429</twDelInfo><twComp>i_reset_manager/Counter&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N174</twComp><twBEL>i_reset_manager/Counter_cmp_lt0000_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.998</twDelInfo><twComp>N174</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N174</twComp><twBEL>i_reset_manager/Counter_cmp_lt00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.911</twDelInfo><twComp>i_reset_manager/Counter_cmp_lt0000</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>i_reset_manager/Counter&lt;3&gt;</twComp><twBEL>i_reset_manager/Mcount_Counter_lut&lt;2&gt;</twBEL><twBEL>i_reset_manager/Mcount_Counter_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>i_reset_manager/Mcount_Counter_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y57.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>i_reset_manager/Counter&lt;7&gt;</twComp><twBEL>i_reset_manager/Mcount_Counter_cy&lt;7&gt;</twBEL><twBEL>i_reset_manager/Counter_7</twBEL></twPathDel><twLogDel>1.236</twLogDel><twRouteDel>2.338</twRouteDel><twTotDel>3.574</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk40</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.390</twSlack><twSrc BELType="FF">i_reset_manager/Counter_7</twSrc><twDest BELType="FF">i_reset_manager/Counter_7</twDest><twTotPathDel>3.532</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>i_reset_manager/Counter_7</twSrc><twDest BELType='FF'>i_reset_manager/Counter_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X50Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk40</twSrcClk><twPathDel><twSite>SLICE_X50Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>i_reset_manager/Counter&lt;7&gt;</twComp><twBEL>i_reset_manager/Counter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y58.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.429</twDelInfo><twComp>i_reset_manager/Counter&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N174</twComp><twBEL>i_reset_manager/Counter_cmp_lt0000_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.998</twDelInfo><twComp>N174</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N174</twComp><twBEL>i_reset_manager/Counter_cmp_lt00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.894</twDelInfo><twComp>i_reset_manager/Counter_cmp_lt0000</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>i_reset_manager/Counter&lt;3&gt;</twComp><twBEL>i_reset_manager/Mcount_Counter_lut&lt;3&gt;</twBEL><twBEL>i_reset_manager/Mcount_Counter_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>i_reset_manager/Mcount_Counter_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y57.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>i_reset_manager/Counter&lt;7&gt;</twComp><twBEL>i_reset_manager/Mcount_Counter_cy&lt;7&gt;</twBEL><twBEL>i_reset_manager/Counter_7</twBEL></twPathDel><twLogDel>1.211</twLogDel><twRouteDel>2.321</twRouteDel><twTotDel>3.532</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk40</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.408</twSlack><twSrc BELType="FF">i_reset_manager/Counter_8</twSrc><twDest BELType="FF">i_reset_manager/Counter_7</twDest><twTotPathDel>3.514</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>i_reset_manager/Counter_8</twSrc><twDest BELType='FF'>i_reset_manager/Counter_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X50Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk40</twSrcClk><twPathDel><twSite>SLICE_X50Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>i_reset_manager/Counter&lt;8&gt;</twComp><twBEL>i_reset_manager/Counter_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.369</twDelInfo><twComp>i_reset_manager/Counter&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N174</twComp><twBEL>i_reset_manager/Counter_cmp_lt0000_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.998</twDelInfo><twComp>N174</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N174</twComp><twBEL>i_reset_manager/Counter_cmp_lt00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.911</twDelInfo><twComp>i_reset_manager/Counter_cmp_lt0000</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>i_reset_manager/Counter&lt;3&gt;</twComp><twBEL>i_reset_manager/Mcount_Counter_lut&lt;2&gt;</twBEL><twBEL>i_reset_manager/Mcount_Counter_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>i_reset_manager/Mcount_Counter_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y57.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>i_reset_manager/Counter&lt;7&gt;</twComp><twBEL>i_reset_manager/Mcount_Counter_cy&lt;7&gt;</twBEL><twBEL>i_reset_manager/Counter_7</twBEL></twPathDel><twLogDel>1.236</twLogDel><twRouteDel>2.278</twRouteDel><twTotDel>3.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk40</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clocks_pll_CLKOUT0_BUF = PERIOD TIMEGRP &quot;clocks_pll_CLKOUT0_BUF&quot;
        TS_sys_clk_pin / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_reset_manager/Counter_0 (SLICE_X50Y56.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.713</twSlack><twSrc BELType="FF">i_reset_manager/Counter_0</twSrc><twDest BELType="FF">i_reset_manager/Counter_0</twDest><twTotPathDel>0.713</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_reset_manager/Counter_0</twSrc><twDest BELType='FF'>i_reset_manager/Counter_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk40</twSrcClk><twPathDel><twSite>SLICE_X50Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>i_reset_manager/Counter&lt;3&gt;</twComp><twBEL>i_reset_manager/Counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.377</twDelInfo><twComp>i_reset_manager/Counter&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y56.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>i_reset_manager/Counter&lt;3&gt;</twComp><twBEL>i_reset_manager/Mcount_Counter_lut&lt;0&gt;</twBEL><twBEL>i_reset_manager/Mcount_Counter_cy&lt;3&gt;</twBEL><twBEL>i_reset_manager/Counter_0</twBEL></twPathDel><twLogDel>0.336</twLogDel><twRouteDel>0.377</twRouteDel><twTotDel>0.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk40</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_reset_manager/Counter_4 (SLICE_X50Y57.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.713</twSlack><twSrc BELType="FF">i_reset_manager/Counter_4</twSrc><twDest BELType="FF">i_reset_manager/Counter_4</twDest><twTotPathDel>0.713</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_reset_manager/Counter_4</twSrc><twDest BELType='FF'>i_reset_manager/Counter_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk40</twSrcClk><twPathDel><twSite>SLICE_X50Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>i_reset_manager/Counter&lt;7&gt;</twComp><twBEL>i_reset_manager/Counter_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y57.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.377</twDelInfo><twComp>i_reset_manager/Counter&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>i_reset_manager/Counter&lt;7&gt;</twComp><twBEL>i_reset_manager/Mcount_Counter_lut&lt;4&gt;</twBEL><twBEL>i_reset_manager/Mcount_Counter_cy&lt;7&gt;</twBEL><twBEL>i_reset_manager/Counter_4</twBEL></twPathDel><twLogDel>0.336</twLogDel><twRouteDel>0.377</twRouteDel><twTotDel>0.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk40</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_reset_manager/Counter_8 (SLICE_X50Y58.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.713</twSlack><twSrc BELType="FF">i_reset_manager/Counter_8</twSrc><twDest BELType="FF">i_reset_manager/Counter_8</twDest><twTotPathDel>0.713</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_reset_manager/Counter_8</twSrc><twDest BELType='FF'>i_reset_manager/Counter_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk40</twSrcClk><twPathDel><twSite>SLICE_X50Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>i_reset_manager/Counter&lt;8&gt;</twComp><twBEL>i_reset_manager/Counter_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.377</twDelInfo><twComp>i_reset_manager/Counter&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>i_reset_manager/Counter&lt;8&gt;</twComp><twBEL>i_reset_manager/Mcount_Counter_lut&lt;8&gt;</twBEL><twBEL>i_reset_manager/Mcount_Counter_xor&lt;8&gt;</twBEL><twBEL>i_reset_manager/Counter_8</twBEL></twPathDel><twLogDel>0.336</twLogDel><twRouteDel>0.377</twRouteDel><twTotDel>0.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk40</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="52"><twPinLimitBanner>Component Switching Limit Checks: TS_clocks_pll_CLKOUT0_BUF = PERIOD TIMEGRP &quot;clocks_pll_CLKOUT0_BUF&quot;
        TS_sys_clk_pin / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="53" type="MINPERIOD" name="Tbgper_I" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="clocks_pll/CLKOUT0_BUFG_INST/I0" logResource="clocks_pll/CLKOUT0_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y4.I0" clockNet="clocks_pll/CLKOUT0_BUF"/><twPinLimit anchorID="54" type="MINLOWPULSE" name="Tcl" slack="4.182" period="5.000" constraintValue="2.500" deviceLimit="0.409" physResource="i_reset_manager/Counter&lt;3&gt;/CLK" logResource="i_reset_manager/Counter_0/CK" locationPin="SLICE_X50Y56.CLK" clockNet="clk40"/><twPinLimit anchorID="55" type="MINHIGHPULSE" name="Tch" slack="4.182" period="5.000" constraintValue="2.500" deviceLimit="0.409" physResource="i_reset_manager/Counter&lt;3&gt;/CLK" logResource="i_reset_manager/Counter_0/CK" locationPin="SLICE_X50Y56.CLK" clockNet="clk40"/></twPinLimitRpt></twConst><twConst anchorID="56" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 10000 ps;" ScopeName="">TS_clocks_pll_CLKOUT1_BUF = PERIOD TIMEGRP &quot;clocks_pll_CLKOUT1_BUF&quot;         TS_sys_clk_pin / 0.4 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.666</twMinPer></twConstHead><twPinLimitRpt anchorID="57"><twPinLimitBanner>Component Switching Limit Checks: TS_clocks_pll_CLKOUT1_BUF = PERIOD TIMEGRP &quot;clocks_pll_CLKOUT1_BUF&quot;
        TS_sys_clk_pin / 0.4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="58" type="MINPERIOD" name="Tbgper_I" slack="23.334" period="25.000" constraintValue="25.000" deviceLimit="1.666" freqLimit="600.240" physResource="clocks_pll/CLKOUT1_BUFG_INST/I0" logResource="clocks_pll/CLKOUT1_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y5.I0" clockNet="clocks_pll/CLKOUT1_BUF"/></twPinLimitRpt></twConst><twConst anchorID="59" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 10000 ps;" ScopeName="">TS_clocks_pll_CLKOUT2_BUF = PERIOD TIMEGRP &quot;clocks_pll_CLKOUT2_BUF&quot;         TS_sys_clk_pin / 0.8 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.666</twMinPer></twConstHead><twPinLimitRpt anchorID="60"><twPinLimitBanner>Component Switching Limit Checks: TS_clocks_pll_CLKOUT2_BUF = PERIOD TIMEGRP &quot;clocks_pll_CLKOUT2_BUF&quot;
        TS_sys_clk_pin / 0.8 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="61" type="MINPERIOD" name="Tbgper_I" slack="10.834" period="12.500" constraintValue="12.500" deviceLimit="1.666" freqLimit="600.240" physResource="clocks_pll/CLKOUT2_BUFG_INST/I0" logResource="clocks_pll/CLKOUT2_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y6.I0" clockNet="clocks_pll/CLKOUT2_BUF"/></twPinLimitRpt></twConst><twConst anchorID="62" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_clk2001 = PERIOD TIMEGRP &quot;clk2001&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.666</twMinPer></twConstHead><twPinLimitRpt anchorID="63"><twPinLimitBanner>Component Switching Limit Checks: TS_clk2001 = PERIOD TIMEGRP &quot;clk2001&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="64" type="MINPERIOD" name="Tbgper_I" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="clk200_BUFG/I0" logResource="clk200_BUFG/I0" locationPin="BUFGCTRL_X0Y3.I0" clockNet="clk2001"/></twPinLimitRpt></twConst><twConst anchorID="65" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_clocks_clk_ipb_i = PERIOD TIMEGRP &quot;clocks_clk_ipb_i&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>27583</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3172</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.040</twMinPer></twConstHead><twPathRptBanner iPaths="43" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB36_X4Y12.DIADIU0), 43 paths
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.960</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_3</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twDest><twTotPathDel>7.915</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.180" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.125</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>ipbus/trans/sm/addr_3</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X10Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ipbus/trans/sm/addr&lt;3&gt;</twComp><twBEL>ipbus/trans/sm/addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.347</twDelInfo><twComp>ipbus/trans/sm/addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>slaves/fabric/ipb_out_ipb_rdata&lt;0&gt;27</twComp><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;1&gt;271</twBEL><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;1&gt;27_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y44.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.899</twDelInfo><twComp>slaves/fabric/ipb_out_ipb_rdata&lt;1&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ipbus/trans/sm/rmw_input&lt;1&gt;</twComp><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;1&gt;81_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y44.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.523</twDelInfo><twComp>N996</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ipbus/trans/sm/rmw_input&lt;1&gt;</twComp><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;1&gt;81</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.419</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N868</twComp><twBEL>ipbus/trans/iface/trans_out_wdata&lt;1&gt;_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.244</twDelInfo><twComp>N762</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N868</twComp><twBEL>ipbus/trans/iface/trans_out_wdata&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y12.DIADIU0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.941</twDelInfo><twComp>ipbus/trans_out_wdata&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y12.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twBEL></twPathDel><twLogDel>1.542</twLogDel><twRouteDel>6.373</twRouteDel><twTotDel>7.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">ipb_clk</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.965</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_3</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twDest><twTotPathDel>7.910</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.180" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.125</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>ipbus/trans/sm/addr_3</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X10Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ipbus/trans/sm/addr&lt;3&gt;</twComp><twBEL>ipbus/trans/sm/addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y42.B1</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.345</twDelInfo><twComp>ipbus/trans/sm/addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y42.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>slaves/fabric/ipb_out_ipb_rdata&lt;0&gt;27</twComp><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;1&gt;272</twBEL><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;1&gt;27_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y44.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.899</twDelInfo><twComp>slaves/fabric/ipb_out_ipb_rdata&lt;1&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ipbus/trans/sm/rmw_input&lt;1&gt;</twComp><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;1&gt;81_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y44.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.523</twDelInfo><twComp>N996</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ipbus/trans/sm/rmw_input&lt;1&gt;</twComp><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;1&gt;81</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.419</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N868</twComp><twBEL>ipbus/trans/iface/trans_out_wdata&lt;1&gt;_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.244</twDelInfo><twComp>N762</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N868</twComp><twBEL>ipbus/trans/iface/trans_out_wdata&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y12.DIADIU0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.941</twDelInfo><twComp>ipbus/trans_out_wdata&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y12.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twBEL></twPathDel><twLogDel>1.539</twLogDel><twRouteDel>6.371</twRouteDel><twTotDel>7.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">ipb_clk</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.003</twSlack><twSrc BELType="RAM">slaves/slave2/Mram_reg</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twDest><twTotPathDel>7.872</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.180" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.125</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>slaves/slave2/Mram_reg</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X1Y10.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y10.DOADOU0</twSite><twDelType>Trcko_DORA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>slaves/slave2/Mram_reg</twComp><twBEL>slaves/slave2/Mram_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y44.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.847</twDelInfo><twComp>slaves/ipbr&lt;4&gt;_ipb_rdata&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ipbus/trans/sm/rmw_input&lt;1&gt;</twComp><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;1&gt;81_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y44.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.523</twDelInfo><twComp>N996</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ipbus/trans/sm/rmw_input&lt;1&gt;</twComp><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;1&gt;81</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y46.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.419</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N868</twComp><twBEL>ipbus/trans/iface/trans_out_wdata&lt;1&gt;_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.244</twDelInfo><twComp>N762</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N868</twComp><twBEL>ipbus/trans/iface/trans_out_wdata&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y12.DIADIU0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.941</twDelInfo><twComp>ipbus/trans_out_wdata&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y12.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twBEL></twPathDel><twLogDel>2.898</twLogDel><twRouteDel>4.974</twRouteDel><twTotDel>7.872</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">ipb_clk</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="46" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X3Y13.DIADIL0), 46 paths
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.071</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_3</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twDest><twTotPathDel>7.804</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.180" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.125</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>ipbus/trans/sm/addr_3</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X10Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ipbus/trans/sm/addr&lt;3&gt;</twComp><twBEL>ipbus/trans/sm/addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.056</twDelInfo><twComp>ipbus/trans/sm/addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y45.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>slaves/fabric/ipb_out_ipb_rdata&lt;11&gt;35</twComp><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;8&gt;271</twBEL><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;8&gt;27_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y47.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.974</twDelInfo><twComp>slaves/fabric/ipb_out_ipb_rdata&lt;8&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ipbus/trans/sm/rmw_input&lt;8&gt;</twComp><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;8&gt;81_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y47.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.503</twDelInfo><twComp>N982</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ipbus/trans/sm/rmw_input&lt;8&gt;</twComp><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;8&gt;81</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y47.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.734</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N836</twComp><twBEL>ipbus/trans/iface/trans_out_wdata&lt;8&gt;_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y47.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.432</twDelInfo><twComp>N836</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y47.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>N836</twComp><twBEL>ipbus/trans/iface/trans_out_wdata&lt;8&gt;_G</twBEL><twBEL>ipbus/trans/iface/trans_out_wdata&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y13.DIADIL0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.277</twDelInfo><twComp>ipbus/trans_out_wdata&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y13.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twBEL></twPathDel><twLogDel>1.828</twLogDel><twRouteDel>5.976</twRouteDel><twTotDel>7.804</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">ipb_clk</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.088</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_3</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twDest><twTotPathDel>7.787</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.180" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.125</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>ipbus/trans/sm/addr_3</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X10Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ipbus/trans/sm/addr&lt;3&gt;</twComp><twBEL>ipbus/trans/sm/addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y45.B1</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.047</twDelInfo><twComp>ipbus/trans/sm/addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y45.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>slaves/fabric/ipb_out_ipb_rdata&lt;11&gt;35</twComp><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;8&gt;272</twBEL><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;8&gt;27_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y47.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.974</twDelInfo><twComp>slaves/fabric/ipb_out_ipb_rdata&lt;8&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ipbus/trans/sm/rmw_input&lt;8&gt;</twComp><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;8&gt;81_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y47.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.503</twDelInfo><twComp>N982</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ipbus/trans/sm/rmw_input&lt;8&gt;</twComp><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;8&gt;81</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y47.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.734</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N836</twComp><twBEL>ipbus/trans/iface/trans_out_wdata&lt;8&gt;_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y47.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.432</twDelInfo><twComp>N836</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y47.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>N836</twComp><twBEL>ipbus/trans/iface/trans_out_wdata&lt;8&gt;_G</twBEL><twBEL>ipbus/trans/iface/trans_out_wdata&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y13.DIADIL0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.277</twDelInfo><twComp>ipbus/trans_out_wdata&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y13.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twBEL></twPathDel><twLogDel>1.820</twLogDel><twRouteDel>5.967</twRouteDel><twTotDel>7.787</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">ipb_clk</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.259</twSlack><twSrc BELType="RAM">slaves/slave2/Mram_reg</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twDest><twTotPathDel>7.616</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.180" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.125</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>slaves/slave2/Mram_reg</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X1Y10.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y10.DOADOL4</twSite><twDelType>Trcko_DORA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>slaves/slave2/Mram_reg</twComp><twBEL>slaves/slave2/Mram_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y47.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.474</twDelInfo><twComp>slaves/ipbr&lt;4&gt;_ipb_rdata&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ipbus/trans/sm/rmw_input&lt;8&gt;</twComp><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;8&gt;81_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y47.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.503</twDelInfo><twComp>N982</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ipbus/trans/sm/rmw_input&lt;8&gt;</twComp><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;8&gt;81</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y47.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.734</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N836</twComp><twBEL>ipbus/trans/iface/trans_out_wdata&lt;8&gt;_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y47.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.432</twDelInfo><twComp>N836</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y47.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>N836</twComp><twBEL>ipbus/trans/iface/trans_out_wdata&lt;8&gt;_G</twBEL><twBEL>ipbus/trans/iface/trans_out_wdata&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y13.DIADIL0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.277</twDelInfo><twComp>ipbus/trans_out_wdata&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y13.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twBEL></twPathDel><twLogDel>3.196</twLogDel><twRouteDel>4.420</twRouteDel><twTotDel>7.616</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">ipb_clk</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="46" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB36_X4Y12.DIADIL1), 46 paths
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.140</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_3</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twDest><twTotPathDel>7.735</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.180" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.125</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>ipbus/trans/sm/addr_3</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X10Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ipbus/trans/sm/addr&lt;3&gt;</twComp><twBEL>ipbus/trans/sm/addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.D1</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.219</twDelInfo><twComp>ipbus/trans/sm/addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>slaves/fabric/ipb_out_ipb_rdata&lt;2&gt;27</twComp><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;2&gt;272</twBEL><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;2&gt;27_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.084</twDelInfo><twComp>slaves/fabric/ipb_out_ipb_rdata&lt;2&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ipbus/trans/sm/rmw_input&lt;4&gt;</twComp><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;2&gt;81_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.501</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ipbus/trans/sm/rmw_input&lt;4&gt;</twComp><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;2&gt;81</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.593</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>clocks/d17_d</twComp><twBEL>ipbus/trans/iface/trans_out_wdata&lt;2&gt;_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y45.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.433</twDelInfo><twComp>N844</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y45.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>clocks/d17_d</twComp><twBEL>ipbus/trans/iface/trans_out_wdata&lt;2&gt;_G</twBEL><twBEL>ipbus/trans/iface/trans_out_wdata&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y12.DIADIL1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.065</twDelInfo><twComp>ipbus/trans_out_wdata&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y12.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twBEL></twPathDel><twLogDel>1.840</twLogDel><twRouteDel>5.895</twRouteDel><twTotDel>7.735</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">ipb_clk</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.159</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_3</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twDest><twTotPathDel>7.716</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.180" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.125</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>ipbus/trans/sm/addr_3</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X10Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ipbus/trans/sm/addr&lt;3&gt;</twComp><twBEL>ipbus/trans/sm/addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.198</twDelInfo><twComp>ipbus/trans/sm/addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>slaves/fabric/ipb_out_ipb_rdata&lt;2&gt;27</twComp><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;2&gt;271</twBEL><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;2&gt;27_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.084</twDelInfo><twComp>slaves/fabric/ipb_out_ipb_rdata&lt;2&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ipbus/trans/sm/rmw_input&lt;4&gt;</twComp><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;2&gt;81_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.501</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ipbus/trans/sm/rmw_input&lt;4&gt;</twComp><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;2&gt;81</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.593</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>clocks/d17_d</twComp><twBEL>ipbus/trans/iface/trans_out_wdata&lt;2&gt;_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y45.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.433</twDelInfo><twComp>N844</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y45.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>clocks/d17_d</twComp><twBEL>ipbus/trans/iface/trans_out_wdata&lt;2&gt;_G</twBEL><twBEL>ipbus/trans/iface/trans_out_wdata&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y12.DIADIL1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.065</twDelInfo><twComp>ipbus/trans_out_wdata&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y12.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twBEL></twPathDel><twLogDel>1.842</twLogDel><twRouteDel>5.874</twRouteDel><twTotDel>7.716</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">ipb_clk</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.243</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_1</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twDest><twTotPathDel>7.632</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.180" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.125</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>ipbus/trans/sm/addr_1</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X10Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y46.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ipbus/trans/sm/addr&lt;3&gt;</twComp><twBEL>ipbus/trans/sm/addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y42.D2</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.116</twDelInfo><twComp>ipbus/trans/sm/addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y42.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>slaves/fabric/ipb_out_ipb_rdata&lt;2&gt;27</twComp><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;2&gt;272</twBEL><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;2&gt;27_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.084</twDelInfo><twComp>slaves/fabric/ipb_out_ipb_rdata&lt;2&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ipbus/trans/sm/rmw_input&lt;4&gt;</twComp><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;2&gt;81_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.501</twDelInfo><twComp>N986</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ipbus/trans/sm/rmw_input&lt;4&gt;</twComp><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;2&gt;81</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.593</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>clocks/d17_d</twComp><twBEL>ipbus/trans/iface/trans_out_wdata&lt;2&gt;_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y45.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.433</twDelInfo><twComp>N844</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y45.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>clocks/d17_d</twComp><twBEL>ipbus/trans/iface/trans_out_wdata&lt;2&gt;_G</twBEL><twBEL>ipbus/trans/iface/trans_out_wdata&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y12.DIADIL1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.065</twDelInfo><twComp>ipbus/trans_out_wdata&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y12.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram1</twBEL></twPathDel><twLogDel>1.840</twLogDel><twRouteDel>5.792</twRouteDel><twTotDel>7.632</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">ipb_clk</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clocks_clk_ipb_i = PERIOD TIMEGRP &quot;clocks_clk_ipb_i&quot; 40 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/trans/sm/state_FSM_FFd2 (SLICE_X9Y50.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.467</twSlack><twSrc BELType="FF">ipbus/trans/sm/state_FSM_FFd2</twSrc><twDest BELType="FF">ipbus/trans/sm/state_FSM_FFd2</twDest><twTotPathDel>0.467</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ipbus/trans/sm/state_FSM_FFd2</twSrc><twDest BELType='FF'>ipbus/trans/sm/state_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ipbus/trans/sm/state_FSM_FFd2</twComp><twBEL>ipbus/trans/sm/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y50.CX</twSite><twDelType>net</twDelType><twFanCnt>59</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.159</twDelInfo><twComp>ipbus/trans/sm/state_FSM_FFd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y50.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.106</twDelInfo><twComp>ipbus/trans/sm/state_FSM_FFd2</twComp><twBEL>ipbus/trans/sm/state_FSM_FFd2-In1431</twBEL><twBEL>ipbus/trans/sm/state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.308</twLogDel><twRouteDel>0.159</twRouteDel><twTotDel>0.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">ipb_clk</twDestClk><twPctLog>66.0</twPctLog><twPctRoute>34.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/trans/sm/rmw_input_9 (SLICE_X18Y48.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.468</twSlack><twSrc BELType="RAM">slaves/slave4/Mram_reg</twSrc><twDest BELType="FF">ipbus/trans/sm/rmw_input_9</twDest><twTotPathDel>0.468</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>slaves/slave4/Mram_reg</twSrc><twDest BELType='FF'>ipbus/trans/sm/rmw_input_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X1Y9.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">ipb_clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y9.DOADOU4</twSite><twDelType>Trcko_DORA</twDelType><twDelInfo twEdge="twFalling">0.380</twDelInfo><twComp>slaves/slave4/Mram_reg</twComp><twBEL>slaves/slave4/Mram_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.285</twDelInfo><twComp>slaves/slave4/data&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y48.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>ipbus/trans/sm/rmw_input&lt;11&gt;</twComp><twBEL>slaves/fabric/ipb_out_ipb_rdata&lt;9&gt;81</twBEL><twBEL>ipbus/trans/sm/rmw_input_9</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">ipb_clk</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave1/ipbus_out.ipb_rdata_1 (SLICE_X8Y40.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.478</twSlack><twSrc BELType="FF">slaves/slave1/reg_0_1</twSrc><twDest BELType="FF">slaves/slave1/ipbus_out.ipb_rdata_1</twDest><twTotPathDel>0.478</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>slaves/slave1/reg_0_1</twSrc><twDest BELType='FF'>slaves/slave1/ipbus_out.ipb_rdata_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y40.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>slaves/slave1/reg_0_3</twComp><twBEL>slaves/slave1/reg_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.306</twDelInfo><twComp>slaves/slave1/reg_0_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y40.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>slaves/slave1/ipbus_out.ipb_rdata_3</twComp><twBEL>slaves/slave1/ipbus_out.ipb_rdata_1</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.306</twRouteDel><twTotDel>0.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">ipb_clk</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="90"><twPinLimitBanner>Component Switching Limit Checks: TS_clocks_clk_ipb_i = PERIOD TIMEGRP &quot;clocks_clk_ipb_i&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="91" type="MINPERIOD" name="Trper_CLKA" slack="37.778" period="40.000" constraintValue="40.000" deviceLimit="2.222" freqLimit="450.045" physResource="slaves/slave2/Mram_reg/CLKAL" logResource="slaves/slave2/Mram_reg/CLKAL" locationPin="RAMB36_X1Y10.CLKARDCLKL" clockNet="ipb_clk"/><twPinLimit anchorID="92" type="MINPERIOD" name="Trper_CLKA" slack="37.778" period="40.000" constraintValue="40.000" deviceLimit="2.222" freqLimit="450.045" physResource="slaves/slave2/Mram_reg/CLKAU" logResource="slaves/slave2/Mram_reg/CLKAU" locationPin="RAMB36_X1Y10.CLKARDCLKU" clockNet="ipb_clk"/><twPinLimit anchorID="93" type="MINPERIOD" name="Trper_CLKB" slack="37.778" period="40.000" constraintValue="40.000" deviceLimit="2.222" freqLimit="450.045" physResource="ipbus/udp_if/ipbus_rx_ram/Mram_ram11/CLKBL" logResource="ipbus/udp_if/ipbus_rx_ram/Mram_ram11/CLKBL" locationPin="RAMB36_X0Y7.CLKBWRCLKL" clockNet="ipb_clk"/></twPinLimitRpt></twConst><twConst anchorID="94" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_clocks_clk_125_i = PERIOD TIMEGRP &quot;clocks_clk_125_i&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>53924</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>15492</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.152</twMinPer></twConstHead><twPathRptBanner iPaths="49" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/tx_main/low_addr (SLICE_X62Y71.SR), 49 paths
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.848</twSlack><twSrc BELType="CPU">eth/emac0/v5_emac</twSrc><twDest BELType="FF">ipbus/udp_if/tx_main/low_addr</twDest><twTotPathDel>6.021</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='CPU'>eth/emac0/v5_emac</twSrc><twDest BELType='FF'>ipbus/udp_if/tx_main/low_addr</twDest><twLogLvls>3</twLogLvls><twSrcSite>TEMAC_X0Y0.CLIENTEMAC0TXCLIENTCLKIN</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>TEMAC_X0Y0.EMAC0CLIENTTXACK</twSite><twDelType>Tmaccko_ACK</twDelType><twDelInfo twEdge="twRising">1.550</twDelInfo><twComp>eth/emac0/v5_emac</twComp><twBEL>eth/emac0/v5_emac</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y71.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.909</twDelInfo><twComp>eth/txack</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ipbus/udp_if/tx_main/addr_sig&lt;10&gt;</twComp><twBEL>ipbus/udp_if/tx_main/mac_tx_ready_sig1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y72.C6</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.448</twDelInfo><twComp>ipbus/udp_if/tx_main/mac_tx_ready_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ipbus/udp_if/tx_main/addr_sig&lt;7&gt;</twComp><twBEL>ipbus/udp_if/tx_main/addr_int_mux0000&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y71.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.998</twDelInfo><twComp>ipbus/udp_if/tx_main/addr_int_mux0000&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ipbus/udp_if/tx_main/low_addr</twComp><twBEL>ipbus/udp_if/tx_main/low_addr_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.289</twDelInfo><twComp>ipbus/udp_if/tx_main/low_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y71.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ipbus/udp_if/tx_main/low_addr</twComp><twBEL>ipbus/udp_if/tx_main/low_addr</twBEL></twPathDel><twLogDel>2.377</twLogDel><twRouteDel>3.644</twRouteDel><twTotDel>6.021</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.204</twSlack><twSrc BELType="CPU">eth/emac0/v5_emac</twSrc><twDest BELType="FF">ipbus/udp_if/tx_main/low_addr</twDest><twTotPathDel>5.665</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='CPU'>eth/emac0/v5_emac</twSrc><twDest BELType='FF'>ipbus/udp_if/tx_main/low_addr</twDest><twLogLvls>4</twLogLvls><twSrcSite>TEMAC_X0Y0.CLIENTEMAC0TXCLIENTCLKIN</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>TEMAC_X0Y0.EMAC0CLIENTTXACK</twSite><twDelType>Tmaccko_ACK</twDelType><twDelInfo twEdge="twRising">1.550</twDelInfo><twComp>eth/emac0/v5_emac</twComp><twBEL>eth/emac0/v5_emac</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y71.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.909</twDelInfo><twComp>eth/txack</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ipbus/udp_if/tx_main/addr_sig&lt;10&gt;</twComp><twBEL>ipbus/udp_if/tx_main/mac_tx_ready_sig1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y72.D6</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.449</twDelInfo><twComp>ipbus/udp_if/tx_main/mac_tx_ready_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ipbus/udp_if/tx_main/addr_sig&lt;7&gt;</twComp><twBEL>ipbus/udp_if/tx_main/addr_int_mux0000&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y71.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.412</twDelInfo><twComp>ipbus/udp_if/tx_main/addr_int_mux0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ipbus/udp_if/tx_main/low_addr</twComp><twBEL>ipbus/udp_if/tx_main/low_addr_not0001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y71.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.135</twDelInfo><twComp>N547</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ipbus/udp_if/tx_main/low_addr</twComp><twBEL>ipbus/udp_if/tx_main/low_addr_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.289</twDelInfo><twComp>ipbus/udp_if/tx_main/low_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y71.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ipbus/udp_if/tx_main/low_addr</twComp><twBEL>ipbus/udp_if/tx_main/low_addr</twBEL></twPathDel><twLogDel>2.471</twLogDel><twRouteDel>3.194</twRouteDel><twTotDel>5.665</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.230</twSlack><twSrc BELType="CPU">eth/emac0/v5_emac</twSrc><twDest BELType="FF">ipbus/udp_if/tx_main/low_addr</twDest><twTotPathDel>5.639</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='CPU'>eth/emac0/v5_emac</twSrc><twDest BELType='FF'>ipbus/udp_if/tx_main/low_addr</twDest><twLogLvls>3</twLogLvls><twSrcSite>TEMAC_X0Y0.CLIENTEMAC0TXCLIENTCLKIN</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>TEMAC_X0Y0.EMAC0CLIENTTXACK</twSite><twDelType>Tmaccko_ACK</twDelType><twDelInfo twEdge="twRising">1.550</twDelInfo><twComp>eth/emac0/v5_emac</twComp><twBEL>eth/emac0/v5_emac</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y71.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.909</twDelInfo><twComp>eth/txack</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ipbus/udp_if/tx_main/addr_sig&lt;10&gt;</twComp><twBEL>ipbus/udp_if/tx_main/mac_tx_ready_sig1</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y71.D5</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.521</twDelInfo><twComp>ipbus/udp_if/tx_main/mac_tx_ready_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ipbus/udp_if/tx_main/addr_sig&lt;10&gt;</twComp><twBEL>ipbus/udp_if/tx_main/addr_int_mux0000&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y71.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.543</twDelInfo><twComp>ipbus/udp_if/tx_main/addr_int_mux0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ipbus/udp_if/tx_main/low_addr</twComp><twBEL>ipbus/udp_if/tx_main/low_addr_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.289</twDelInfo><twComp>ipbus/udp_if/tx_main/low_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y71.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ipbus/udp_if/tx_main/low_addr</twComp><twBEL>ipbus/udp_if/tx_main/low_addr</twBEL></twPathDel><twLogDel>2.377</twLogDel><twRouteDel>3.262</twRouteDel><twTotDel>5.639</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/gmii_txd_7 (OLOGIC_X2Y40.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.914</twSlack><twSrc BELType="CPU">eth/emac0/v5_emac</twSrc><twDest BELType="FF">eth/gmii_txd_7</twDest><twTotPathDel>5.955</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='CPU'>eth/emac0/v5_emac</twSrc><twDest BELType='FF'>eth/gmii_txd_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>TEMAC_X0Y0.PHYEMAC0TXGMIIMIICLKIN</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>TEMAC_X0Y0.EMAC0PHYTXD7</twSite><twDelType>Tmaccko_TXD</twDelType><twDelInfo twEdge="twRising">2.200</twDelInfo><twComp>eth/emac0/v5_emac</twComp><twBEL>eth/emac0/v5_emac</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y40.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">3.321</twDelInfo><twComp>eth/txd_e&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y40.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>eth/gmii_txd&lt;7&gt;</twComp><twBEL>eth/gmii_txd_7</twBEL></twPathDel><twLogDel>2.634</twLogDel><twRouteDel>3.321</twRouteDel><twTotDel>5.955</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/gmii_txd_5 (OLOGIC_X2Y42.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.924</twSlack><twSrc BELType="CPU">eth/emac0/v5_emac</twSrc><twDest BELType="FF">eth/gmii_txd_5</twDest><twTotPathDel>5.945</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.131</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='CPU'>eth/emac0/v5_emac</twSrc><twDest BELType='FF'>eth/gmii_txd_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>TEMAC_X0Y0.PHYEMAC0TXGMIIMIICLKIN</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>TEMAC_X0Y0.EMAC0PHYTXD5</twSite><twDelType>Tmaccko_TXD</twDelType><twDelInfo twEdge="twRising">2.200</twDelInfo><twComp>eth/emac0/v5_emac</twComp><twBEL>eth/emac0/v5_emac</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y42.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">3.311</twDelInfo><twComp>eth/txd_e&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y42.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>eth/gmii_txd&lt;5&gt;</twComp><twBEL>eth/gmii_txd_5</twBEL></twPathDel><twLogDel>2.634</twLogDel><twRouteDel>3.311</twRouteDel><twTotDel>5.945</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>44.3</twPctLog><twPctRoute>55.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clocks_clk_125_i = PERIOD TIMEGRP &quot;clocks_clk_125_i&quot; 8 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/RARP_block/data_buffer_135 (SLICE_X48Y6.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.331</twSlack><twSrc BELType="FF">ipbus/udp_if/RARP_block/data_buffer_127</twSrc><twDest BELType="FF">ipbus/udp_if/RARP_block/data_buffer_135</twDest><twTotPathDel>0.331</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ipbus/udp_if/RARP_block/data_buffer_127</twSrc><twDest BELType='FF'>ipbus/udp_if/RARP_block/data_buffer_135</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X49Y6.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ipbus/udp_if/RARP_block/data_buffer&lt;127&gt;</twComp><twBEL>ipbus/udp_if/RARP_block/data_buffer_127</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y6.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.159</twDelInfo><twComp>ipbus/udp_if/RARP_block/data_buffer&lt;127&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y6.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>ipbus/udp_if/RARP_block/data_buffer&lt;135&gt;</twComp><twBEL>ipbus/udp_if/RARP_block/data_buffer_135</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.159</twRouteDel><twTotDel>0.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>52.0</twPctLog><twPctRoute>48.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/tx_byte_sum/int_data_buf_0 (SLICE_X48Y69.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.337</twSlack><twSrc BELType="FF">ipbus/udp_if/tx_main/int_data_0</twSrc><twDest BELType="FF">ipbus/udp_if/tx_byte_sum/int_data_buf_0</twDest><twTotPathDel>0.337</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ipbus/udp_if/tx_main/int_data_0</twSrc><twDest BELType='FF'>ipbus/udp_if/tx_byte_sum/int_data_buf_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X49Y69.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ipbus/udp_if/tx_main/int_data&lt;0&gt;</twComp><twBEL>ipbus/udp_if/tx_main/int_data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y69.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.159</twDelInfo><twComp>ipbus/udp_if/tx_main/int_data&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y69.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>ipbus/udp_if/tx_byte_sum/int_data_buf&lt;3&gt;</twComp><twBEL>ipbus/udp_if/tx_byte_sum/int_data_buf_0</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.159</twRouteDel><twTotDel>0.337</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>52.8</twPctLog><twPctRoute>47.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/rx_reset_block/rx_reset1_shift10 (SLICE_X66Y18.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.344</twSlack><twSrc BELType="FF">ipbus/udp_if/rx_reset_block/rx_reset1_shift91</twSrc><twDest BELType="FF">ipbus/udp_if/rx_reset_block/rx_reset1_shift10</twDest><twTotPathDel>0.344</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ipbus/udp_if/rx_reset_block/rx_reset1_shift91</twSrc><twDest BELType='FF'>ipbus/udp_if/rx_reset_block/rx_reset1_shift10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X67Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X67Y18.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ipbus/udp_if/rx_reset_block/rx_reset1_shift91</twComp><twBEL>ipbus/udp_if/rx_reset_block/rx_reset1_shift91</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y18.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.159</twDelInfo><twComp>ipbus/udp_if/rx_reset_block/rx_reset1_shift91</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X66Y18.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>ipbus/udp_if/rx_reset_block/rx_reset1_shift11</twComp><twBEL>ipbus/udp_if/rx_reset_block/rx_reset1_shift10</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.159</twRouteDel><twTotDel>0.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="111"><twPinLimitBanner>Component Switching Limit Checks: TS_clocks_clk_125_i = PERIOD TIMEGRP &quot;clocks_clk_125_i&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="112" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="ipbus/udp_if/ipbus_rx_ram/Mram_ram11/CLKAL" logResource="ipbus/udp_if/ipbus_rx_ram/Mram_ram11/CLKAL" locationPin="RAMB36_X0Y7.CLKARDCLKL" clockNet="clk125"/><twPinLimit anchorID="113" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="ipbus/udp_if/ipbus_rx_ram/Mram_ram11/CLKAU" logResource="ipbus/udp_if/ipbus_rx_ram/Mram_ram11/CLKAU" locationPin="RAMB36_X0Y7.CLKARDCLKU" clockNet="clk125"/><twPinLimit anchorID="114" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="ipbus/udp_if/ipbus_rx_ram/Mram_ram12/CLKAL" logResource="ipbus/udp_if/ipbus_rx_ram/Mram_ram12/CLKAL" locationPin="RAMB36_X0Y10.CLKARDCLKL" clockNet="clk125"/></twPinLimitRpt></twConst><twConst anchorID="115" twConstType="OFFSETOUTCLOCK" ><twConstHead uID="9"><twConstName UCFConstName="TIMEGRP &quot;gmii_tx&quot; OFFSET = OUT AFTER sys_clk_pin REFERENCE_PIN &quot;gmii_tx_clk&quot; RISING;" ScopeName="">TIMEGRP &quot;gmii_tx&quot; OFFSET = OUT AFTER COMP &quot;sys_clk_pin&quot; REFERENCE_PIN BEL         &quot;gmii_tx_clk&quot; &quot;RISING&quot;;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>10.751</twMaxOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_tx_en (AJ10.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twUnconstOffOut anchorID="117" twDataPathType="twDataPathMaxDelay"><twOff>10.751</twOff><twSrc BELType="FF">eth/gmii_tx_en</twSrc><twDest BELType="PAD">gmii_tx_en</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>sys_clk_pin</twSrc><twDest BELType='FF'>eth/gmii_tx_en</twDest><twLogLvls>3</twLogLvls><twSrcSite>AH15.PAD</twSrcSite><twPathDel><twSite>AH15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>sys_clk_pin</twComp><twBEL>sys_clk_pin</twBEL><twBEL>sys_clk_pin_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.533</twDelInfo><twComp>sys_clk_pin_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.656</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y48.CLK</twSite><twDelType>net</twDelType><twFanCnt>1376</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.144</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.139</twLogDel><twRouteDel>6.333</twRouteDel><twTotDel>7.472</twTotDel><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>eth/gmii_tx_en</twSrc><twDest BELType='PAD'>gmii_tx_en</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X2Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>OLOGIC_X2Y48.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>eth/gmii_tx_en</twComp><twBEL>eth/gmii_tx_en</twBEL></twPathDel><twPathDel><twSite>AJ10.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>eth/gmii_tx_en</twComp></twPathDel><twPathDel><twSite>AJ10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.492</twDelInfo><twComp>gmii_tx_en</twComp><twBEL>gmii_tx_en_OBUF</twBEL><twBEL>gmii_tx_en</twBEL></twPathDel><twLogDel>3.099</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.099</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_tx_er (AJ9.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twUnconstOffOut anchorID="119" twDataPathType="twDataPathMaxDelay"><twOff>10.750</twOff><twSrc BELType="FF">eth/gmii_tx_er</twSrc><twDest BELType="PAD">gmii_tx_er</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>sys_clk_pin</twSrc><twDest BELType='FF'>eth/gmii_tx_er</twDest><twLogLvls>3</twLogLvls><twSrcSite>AH15.PAD</twSrcSite><twPathDel><twSite>AH15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>sys_clk_pin</twComp><twBEL>sys_clk_pin</twBEL><twBEL>sys_clk_pin_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.533</twDelInfo><twComp>sys_clk_pin_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.656</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y49.CLK</twSite><twDelType>net</twDelType><twFanCnt>1376</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.144</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.139</twLogDel><twRouteDel>6.333</twRouteDel><twTotDel>7.472</twTotDel><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>eth/gmii_tx_er</twSrc><twDest BELType='PAD'>gmii_tx_er</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X2Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>OLOGIC_X2Y49.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>eth/gmii_tx_er</twComp><twBEL>eth/gmii_tx_er</twBEL></twPathDel><twPathDel><twSite>AJ9.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>eth/gmii_tx_er</twComp></twPathDel><twPathDel><twSite>AJ9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.491</twDelInfo><twComp>gmii_tx_er</twComp><twBEL>gmii_tx_er_OBUF</twBEL><twBEL>gmii_tx_er</twBEL></twPathDel><twLogDel>3.098</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.098</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_txd&lt;2&gt; (AH9.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="120"><twUnconstOffOut anchorID="121" twDataPathType="twDataPathMaxDelay"><twOff>10.742</twOff><twSrc BELType="FF">eth/gmii_txd_2</twSrc><twDest BELType="PAD">gmii_txd&lt;2&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>sys_clk_pin</twSrc><twDest BELType='FF'>eth/gmii_txd_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>AH15.PAD</twSrcSite><twPathDel><twSite>AH15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>sys_clk_pin</twComp><twBEL>sys_clk_pin</twBEL><twBEL>sys_clk_pin_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.533</twDelInfo><twComp>sys_clk_pin_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.656</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y45.CLK</twSite><twDelType>net</twDelType><twFanCnt>1376</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.144</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.139</twLogDel><twRouteDel>6.333</twRouteDel><twTotDel>7.472</twTotDel><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>eth/gmii_txd_2</twSrc><twDest BELType='PAD'>gmii_txd&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X2Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>OLOGIC_X2Y45.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>eth/gmii_txd&lt;2&gt;</twComp><twBEL>eth/gmii_txd_2</twBEL></twPathDel><twPathDel><twSite>AH9.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>eth/gmii_txd&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>AH9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.483</twDelInfo><twComp>gmii_txd&lt;2&gt;</twComp><twBEL>gmii_txd_2_OBUF</twBEL><twBEL>gmii_txd&lt;2&gt;</twBEL></twPathDel><twLogDel>3.090</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.090</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;gmii_tx&quot; OFFSET = OUT AFTER COMP &quot;sys_clk_pin&quot; REFERENCE_PIN BEL
        &quot;gmii_tx_clk&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_tx_clk (J16.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="122"><twUnconstOffOut anchorID="123" twDataPathType="twDataPathMinDelay"><twOff>9.618</twOff><twSrc BELType="FF">eth/oddr0</twSrc><twDest BELType="PAD">gmii_tx_clk</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>sys_clk_pin</twSrc><twDest BELType='FF'>eth/oddr0</twDest><twLogLvls>3</twLogLvls><twSrcSite>AH15.PAD</twSrcSite><twPathDel><twSite>AH15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>sys_clk_pin</twComp><twBEL>sys_clk_pin</twBEL><twBEL>sys_clk_pin_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.533</twDelInfo><twComp>sys_clk_pin_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.656</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y211.CLK</twSite><twDelType>net</twDelType><twFanCnt>1376</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.144</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.084</twLogDel><twRouteDel>6.333</twRouteDel><twTotDel>7.417</twTotDel><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='FF'>eth/oddr0</twSrc><twDest BELType='PAD'>gmii_tx_clk</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y211.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>OLOGIC_X1Y211.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>gmii_tx_clk_OBUF</twComp><twBEL>eth/oddr0</twBEL></twPathDel><twPathDel><twSite>J16.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>gmii_tx_clk_OBUF</twComp></twPathDel><twPathDel><twSite>J16.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.823</twDelInfo><twComp>gmii_tx_clk</twComp><twBEL>gmii_tx_clk_OBUF</twBEL><twBEL>gmii_tx_clk</twBEL></twPathDel><twLogDel>2.381</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.381</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_txd&lt;0&gt; (AF11.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twUnconstOffOut anchorID="125" twDataPathType="twDataPathMinDelay"><twOff>10.051</twOff><twSrc BELType="FF">eth/gmii_txd_0</twSrc><twDest BELType="PAD">gmii_txd&lt;0&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>sys_clk_pin</twSrc><twDest BELType='FF'>eth/gmii_txd_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>AH15.PAD</twSrcSite><twPathDel><twSite>AH15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>sys_clk_pin</twComp><twBEL>sys_clk_pin</twBEL><twBEL>sys_clk_pin_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.533</twDelInfo><twComp>sys_clk_pin_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.656</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y47.CLK</twSite><twDelType>net</twDelType><twFanCnt>1376</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.144</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.084</twLogDel><twRouteDel>6.333</twRouteDel><twTotDel>7.417</twTotDel><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>eth/gmii_txd_0</twSrc><twDest BELType='PAD'>gmii_txd&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X2Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>OLOGIC_X2Y47.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>eth/gmii_txd&lt;0&gt;</twComp><twBEL>eth/gmii_txd_0</twBEL></twPathDel><twPathDel><twSite>AF11.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>eth/gmii_txd&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>AF11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.256</twDelInfo><twComp>gmii_txd&lt;0&gt;</twComp><twBEL>gmii_txd_0_OBUF</twBEL><twBEL>gmii_txd&lt;0&gt;</twBEL></twPathDel><twLogDel>2.814</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.814</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_txd&lt;1&gt; (AE11.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twUnconstOffOut anchorID="127" twDataPathType="twDataPathMinDelay"><twOff>10.052</twOff><twSrc BELType="FF">eth/gmii_txd_1</twSrc><twDest BELType="PAD">gmii_txd&lt;1&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.190" fPhaseErr="0.060" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>sys_clk_pin</twSrc><twDest BELType='FF'>eth/gmii_txd_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>AH15.PAD</twSrcSite><twPathDel><twSite>AH15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>sys_clk_pin</twComp><twBEL>sys_clk_pin</twBEL><twBEL>sys_clk_pin_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.533</twDelInfo><twComp>sys_clk_pin_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y0.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.656</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>1376</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.144</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.084</twLogDel><twRouteDel>6.333</twRouteDel><twTotDel>7.417</twTotDel><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>eth/gmii_txd_1</twSrc><twDest BELType='PAD'>gmii_txd&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X2Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>OLOGIC_X2Y46.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>eth/gmii_txd&lt;1&gt;</twComp><twBEL>eth/gmii_txd_1</twBEL></twPathDel><twPathDel><twSite>AE11.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>eth/gmii_txd&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>AE11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.257</twDelInfo><twComp>gmii_txd&lt;1&gt;</twComp><twBEL>gmii_txd_1_OBUF</twBEL><twBEL>gmii_txd&lt;1&gt;</twBEL></twPathDel><twLogDel>2.815</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.815</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt></twConst><twConst anchorID="128" twConstType="OFFSETINDELAY" ><twConstHead uID="10"><twConstName UCFConstName="OFFSET = IN 2.5ns VALID 3ns BEFORE gmii_rx_clk;" ScopeName="">OFFSET = IN 2.5 ns VALID 3 ns BEFORE COMP &quot;gmii_rx_clk&quot;;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>10</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">10</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10</twEndPtCnt><twPathErrCnt>10</twPathErrCnt><twMinOff>-2.782</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point eth/rxd_r_0 (ILOGIC_X0Y198.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="129"><twConstOffIn anchorID="130" twDataPathType="twDataPathMaxDelay"><twSlack>5.282</twSlack><twSrc BELType="PAD">gmii_rxd&lt;0&gt;</twSrc><twDest BELType="FF">eth/rxd_r_0</twDest><twClkDel>4.130</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;0&gt;</twClkDest><twOff>2.500</twOff><twOffSrc>gmii_rxd&lt;0&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18"><twSrc BELType='PAD'>gmii_rxd&lt;0&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>A33.PAD</twSrcSite><twPathDel><twSite>A33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.971</twDelInfo><twComp>gmii_rxd&lt;0&gt;</twComp><twBEL>gmii_rxd&lt;0&gt;</twBEL><twBEL>gmii_rxd_0_IBUF</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y198.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.000</twDelInfo><twComp>gmii_rxd_0_IBUF</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y198.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>eth/rxd_r&lt;0&gt;</twComp><twBEL>eth/rxd_r_0</twBEL></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>1.323</twTotDel><twDestClk twEdge ="twRising">eth/rx_clk</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>H17.PAD</twSrcSite><twPathDel><twSite>H17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y219.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>gmii_rx_clk_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y219.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>eth/iodelay0</twComp><twBEL>eth/iodelay0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y31.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>eth/gmii_rx_clk_del</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y31.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>eth/bufg0</twComp><twBEL>eth/bufg0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y198.CLK</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.144</twDelInfo><twComp>eth/rx_clk</twComp></twPathDel><twLogDel>1.986</twLogDel><twRouteDel>2.144</twRouteDel><twTotDel>4.130</twTotDel><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point eth/rxd_r_5 (ILOGIC_X0Y193.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="131"><twConstOffIn anchorID="132" twDataPathType="twDataPathMaxDelay"><twSlack>5.285</twSlack><twSrc BELType="PAD">gmii_rxd&lt;5&gt;</twSrc><twDest BELType="FF">eth/rxd_r_5</twDest><twClkDel>4.130</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;5&gt;</twClkDest><twOff>2.500</twOff><twOffSrc>gmii_rxd&lt;5&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18"><twSrc BELType='PAD'>gmii_rxd&lt;5&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>C34.PAD</twSrcSite><twPathDel><twSite>C34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.968</twDelInfo><twComp>gmii_rxd&lt;5&gt;</twComp><twBEL>gmii_rxd&lt;5&gt;</twBEL><twBEL>gmii_rxd_5_IBUF</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y193.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.000</twDelInfo><twComp>gmii_rxd_5_IBUF</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y193.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>eth/rxd_r&lt;5&gt;</twComp><twBEL>eth/rxd_r_5</twBEL></twPathDel><twLogDel>1.320</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>1.320</twTotDel><twDestClk twEdge ="twRising">eth/rx_clk</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>H17.PAD</twSrcSite><twPathDel><twSite>H17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y219.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>gmii_rx_clk_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y219.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>eth/iodelay0</twComp><twBEL>eth/iodelay0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y31.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>eth/gmii_rx_clk_del</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y31.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>eth/bufg0</twComp><twBEL>eth/bufg0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y193.CLK</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.144</twDelInfo><twComp>eth/rx_clk</twComp></twPathDel><twLogDel>1.986</twLogDel><twRouteDel>2.144</twRouteDel><twTotDel>4.130</twTotDel><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point eth/rxd_r_1 (ILOGIC_X0Y197.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="133"><twConstOffIn anchorID="134" twDataPathType="twDataPathMaxDelay"><twSlack>5.286</twSlack><twSrc BELType="PAD">gmii_rxd&lt;1&gt;</twSrc><twDest BELType="FF">eth/rxd_r_1</twDest><twClkDel>4.130</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;1&gt;</twClkDest><twOff>2.500</twOff><twOffSrc>gmii_rxd&lt;1&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18"><twSrc BELType='PAD'>gmii_rxd&lt;1&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>B33.PAD</twSrcSite><twPathDel><twSite>B33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.967</twDelInfo><twComp>gmii_rxd&lt;1&gt;</twComp><twBEL>gmii_rxd&lt;1&gt;</twBEL><twBEL>gmii_rxd_1_IBUF</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y197.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.000</twDelInfo><twComp>gmii_rxd_1_IBUF</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y197.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>eth/rxd_r&lt;1&gt;</twComp><twBEL>eth/rxd_r_1</twBEL></twPathDel><twLogDel>1.319</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>1.319</twTotDel><twDestClk twEdge ="twRising">eth/rx_clk</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>H17.PAD</twSrcSite><twPathDel><twSite>H17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y219.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>gmii_rx_clk_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y219.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>eth/iodelay0</twComp><twBEL>eth/iodelay0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y31.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>eth/gmii_rx_clk_del</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y31.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>eth/bufg0</twComp><twBEL>eth/bufg0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y197.CLK</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.144</twDelInfo><twComp>eth/rx_clk</twComp></twPathDel><twLogDel>1.986</twLogDel><twRouteDel>2.144</twRouteDel><twTotDel>4.130</twTotDel><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 2.5 ns VALID 3 ns BEFORE COMP &quot;gmii_rx_clk&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point eth/rxd_r_7 (ILOGIC_X0Y189.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="135"><twConstOffIn anchorID="136" twDataPathType="twDataPathMinDelay"><twSlack>-2.301</twSlack><twSrc BELType="PAD">gmii_rxd&lt;7&gt;</twSrc><twDest BELType="FF">eth/rxd_r_7</twDest><twClkDel>3.793</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;7&gt;</twClkDest><twOff>0.500</twOff><twOffSrc>gmii_rxd&lt;7&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="18"><twSrc BELType='PAD'>gmii_rxd&lt;7&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>F33.PAD</twSrcSite><twPathDel><twSite>F33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.902</twDelInfo><twComp>gmii_rxd&lt;7&gt;</twComp><twBEL>gmii_rxd&lt;7&gt;</twBEL><twBEL>gmii_rxd_7_IBUF</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y189.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.000</twDelInfo><twComp>gmii_rxd_7_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y189.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>eth/rxd_r&lt;7&gt;</twComp><twBEL>eth/rxd_r_7</twBEL></twPathDel><twLogDel>1.017</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>1.017</twTotDel><twDestClk twEdge ="twRising">eth/rx_clk</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>H17.PAD</twSrcSite><twPathDel><twSite>H17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y219.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>gmii_rx_clk_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y219.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>eth/iodelay0</twComp><twBEL>eth/iodelay0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y31.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>eth/gmii_rx_clk_del</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y31.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>eth/bufg0</twComp><twBEL>eth/bufg0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y189.CLK</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.144</twDelInfo><twComp>eth/rx_clk</twComp></twPathDel><twLogDel>1.649</twLogDel><twRouteDel>2.144</twRouteDel><twTotDel>3.793</twTotDel><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point eth/rxd_r_4 (ILOGIC_X0Y194.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twConstOffIn anchorID="138" twDataPathType="twDataPathMinDelay"><twSlack>-2.293</twSlack><twSrc BELType="PAD">gmii_rxd&lt;4&gt;</twSrc><twDest BELType="FF">eth/rxd_r_4</twDest><twClkDel>3.793</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;4&gt;</twClkDest><twOff>0.500</twOff><twOffSrc>gmii_rxd&lt;4&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="18"><twSrc BELType='PAD'>gmii_rxd&lt;4&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>D32.PAD</twSrcSite><twPathDel><twSite>D32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.910</twDelInfo><twComp>gmii_rxd&lt;4&gt;</twComp><twBEL>gmii_rxd&lt;4&gt;</twBEL><twBEL>gmii_rxd_4_IBUF</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y194.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.000</twDelInfo><twComp>gmii_rxd_4_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y194.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>eth/rxd_r&lt;4&gt;</twComp><twBEL>eth/rxd_r_4</twBEL></twPathDel><twLogDel>1.025</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>1.025</twTotDel><twDestClk twEdge ="twRising">eth/rx_clk</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>H17.PAD</twSrcSite><twPathDel><twSite>H17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y219.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>gmii_rx_clk_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y219.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>eth/iodelay0</twComp><twBEL>eth/iodelay0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y31.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>eth/gmii_rx_clk_del</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y31.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>eth/bufg0</twComp><twBEL>eth/bufg0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y194.CLK</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.144</twDelInfo><twComp>eth/rx_clk</twComp></twPathDel><twLogDel>1.649</twLogDel><twRouteDel>2.144</twRouteDel><twTotDel>3.793</twTotDel><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point eth/rx_dv_r (ILOGIC_X0Y187.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twConstOffIn anchorID="140" twDataPathType="twDataPathMinDelay"><twSlack>-2.292</twSlack><twSrc BELType="PAD">gmii_rx_dv</twSrc><twDest BELType="FF">eth/rx_dv_r</twDest><twClkDel>3.793</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rx_dv_r</twClkDest><twOff>0.500</twOff><twOffSrc>gmii_rx_dv</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="18"><twSrc BELType='PAD'>gmii_rx_dv</twSrc><twDest BELType='FF'>eth/rx_dv_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>E32.PAD</twSrcSite><twPathDel><twSite>E32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.911</twDelInfo><twComp>gmii_rx_dv</twComp><twBEL>gmii_rx_dv</twBEL><twBEL>gmii_rx_dv_IBUF</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y187.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.000</twDelInfo><twComp>gmii_rx_dv_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y187.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>eth/rx_dv_r</twComp><twBEL>eth/rx_dv_r</twBEL></twPathDel><twLogDel>1.026</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>1.026</twTotDel><twDestClk twEdge ="twRising">eth/rx_clk</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rx_dv_r</twDest><twLogLvls>3</twLogLvls><twSrcSite>H17.PAD</twSrcSite><twPathDel><twSite>H17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y219.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>gmii_rx_clk_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y219.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>eth/iodelay0</twComp><twBEL>eth/iodelay0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y31.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>eth/gmii_rx_clk_del</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y31.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>eth/bufg0</twComp><twBEL>eth/bufg0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y187.CLK</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.144</twDelInfo><twComp>eth/rx_clk</twComp></twPathDel><twLogDel>1.649</twLogDel><twRouteDel>2.144</twRouteDel><twTotDel>3.793</twTotDel><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="141"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="7.878" errors="0" errorRollup="0" items="413" itemsRollup="624"/><twConstRollup name="TS_clocks_pll_CLKOUT0_BUF" fullName="TS_clocks_pll_CLKOUT0_BUF = PERIOD TIMEGRP &quot;clocks_pll_CLKOUT0_BUF&quot;         TS_sys_clk_pin / 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="3.939" actualRollup="N/A" errors="0" errorRollup="0" items="624" itemsRollup="0"/><twConstRollup name="TS_clocks_pll_CLKOUT1_BUF" fullName="TS_clocks_pll_CLKOUT1_BUF = PERIOD TIMEGRP &quot;clocks_pll_CLKOUT1_BUF&quot;         TS_sys_clk_pin / 0.4 HIGH 50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="1.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_clocks_pll_CLKOUT2_BUF" fullName="TS_clocks_pll_CLKOUT2_BUF = PERIOD TIMEGRP &quot;clocks_pll_CLKOUT2_BUF&quot;         TS_sys_clk_pin / 0.8 HIGH 50%;" type="child" depth="1" requirement="12.500" prefType="period" actual="1.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="142">1</twUnmetConstCnt><twDataSheet anchorID="143" twNameLen="15"><twSUH2ClkList anchorID="144" twDestWidth="11" twPhaseWidth="10"><twDest>gmii_rx_clk</twDest><twSUH2Clk ><twSrc>gmii_rx_dv</twSrc><twSUHTime twInternalClk ="eth/rx_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-2.797</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.792</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rx_er</twSrc><twSUHTime twInternalClk ="eth/rx_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-2.792</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.787</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;0&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-2.782</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.778</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;1&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-2.786</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.782</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;2&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-2.797</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.791</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;3&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-2.787</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.783</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;4&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-2.799</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.793</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;5&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-2.785</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.781</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;6&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-2.794</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.789</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;7&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-2.808</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.801</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="145" twDestWidth="11" twPhaseWidth="6"><twSrc>sys_clk_pin</twSrc><twClk2Out  twOutPad = "gmii_tx_clk" twMinTime = "9.618" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "10.244" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_tx_en" twMinTime = "10.083" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "10.751" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_tx_er" twMinTime = "10.082" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "10.750" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;0&gt;" twMinTime = "10.051" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "10.714" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;1&gt;" twMinTime = "10.052" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "10.715" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;2&gt;" twMinTime = "10.075" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "10.742" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;3&gt;" twMinTime = "10.071" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "10.738" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;4&gt;" twMinTime = "10.071" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "10.737" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;5&gt;" twMinTime = "10.073" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "10.739" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;6&gt;" twMinTime = "10.062" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "10.727" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;7&gt;" twMinTime = "10.062" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "10.726" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="146" twDestWidth="11"><twDest>sys_clk_pin</twDest><twClk2SU><twSrc>sys_clk_pin</twSrc><twRiseRise>8.040</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="147" twDestWidth="11" twWorstWindow="0.019" twWorstSetup="-2.782" twWorstHold="2.801" twWorstSetupSlack="5.282" twWorstHoldSlack="-2.301" ><twConstName>OFFSET = IN 2.5 ns VALID 3 ns BEFORE COMP &quot;gmii_rx_clk&quot;;</twConstName><twOffInTblRow ><twSrc>gmii_rx_dv</twSrc><twSUHSlackTime twSetupSlack = "5.297" twHoldSlack = "-2.292" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-2.797</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.792</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rx_er</twSrc><twSUHSlackTime twSetupSlack = "5.292" twHoldSlack = "-2.287" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-2.792</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.787</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "5.282" twHoldSlack = "-2.278" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-2.782</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.778</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "5.286" twHoldSlack = "-2.282" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-2.786</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.782</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "5.297" twHoldSlack = "-2.291" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-2.797</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.791</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "5.287" twHoldSlack = "-2.283" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-2.787</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.783</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "5.299" twHoldSlack = "-2.293" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-2.799</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.793</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "5.285" twHoldSlack = "-2.281" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-2.785</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.781</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "5.294" twHoldSlack = "-2.289" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-2.794</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.789</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "5.308" twHoldSlack = "-2.301" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-2.808</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.801</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="148" twDestWidth="11" twMinSlack="-10.751" twMaxSlack="-10.244" twRelSkew="0.507" ><twConstName>TIMEGRP &quot;gmii_tx&quot; OFFSET = OUT AFTER COMP &quot;sys_clk_pin&quot; REFERENCE_PIN BEL         &quot;gmii_tx_clk&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "gmii_tx_clk" twSlack = "10.244" twMaxDelayCrnr="f" twMinDelay = "9.618" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_tx_en" twSlack = "10.751" twMaxDelayCrnr="f" twMinDelay = "10.083" twMinDelayCrnr="f" twRelSkew = "0.507" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_tx_er" twSlack = "10.750" twMaxDelayCrnr="f" twMinDelay = "10.082" twMinDelayCrnr="f" twRelSkew = "0.506" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;0&gt;" twSlack = "10.714" twMaxDelayCrnr="f" twMinDelay = "10.051" twMinDelayCrnr="f" twRelSkew = "0.470" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;1&gt;" twSlack = "10.715" twMaxDelayCrnr="f" twMinDelay = "10.052" twMinDelayCrnr="f" twRelSkew = "0.471" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;2&gt;" twSlack = "10.742" twMaxDelayCrnr="f" twMinDelay = "10.075" twMinDelayCrnr="f" twRelSkew = "0.498" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;3&gt;" twSlack = "10.738" twMaxDelayCrnr="f" twMinDelay = "10.071" twMinDelayCrnr="f" twRelSkew = "0.494" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;4&gt;" twSlack = "10.737" twMaxDelayCrnr="f" twMinDelay = "10.071" twMinDelayCrnr="f" twRelSkew = "0.493" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;5&gt;" twSlack = "10.739" twMaxDelayCrnr="f" twMinDelay = "10.073" twMinDelayCrnr="f" twRelSkew = "0.495" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;6&gt;" twSlack = "10.727" twMaxDelayCrnr="f" twMinDelay = "10.062" twMinDelayCrnr="f" twRelSkew = "0.483" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;7&gt;" twSlack = "10.726" twMaxDelayCrnr="f" twMinDelay = "10.062" twMinDelayCrnr="f" twRelSkew = "0.482" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="149"><twErrCnt>10</twErrCnt><twScore>22877</twScore><twSetupScore>0</twSetupScore><twHoldScore>22877</twHoldScore><twConstCov><twPathCnt>82565</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>23636</twConnCnt></twConstCov><twStats anchorID="150"><twMinPer>8.040</twMinPer><twFootnote number="1" /><twMaxFreq>124.378</twMaxFreq><twMaxOutBeforeClk>10.751</twMaxOutBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Jun  4 02:04:40 2015 </twTimestamp></twFoot><twClientInfo anchorID="151"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 662 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
