

================================================================
== Vivado HLS Report for 'dut_calc_svd'
================================================================
* Date:           Sun Dec  4 03:43:13 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.38|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  7975|  7975|  7975|  7975|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+-----+-----+-----+-----+----------+
        |                                        |                              |  Latency  |  Interval | Pipeline |
        |                Instance                |            Module            | min | max | min | max |   Type   |
        +----------------------------------------+------------------------------+-----+-----+-----+-----+----------+
        |grp_dut_calc_angle_float_float_s_fu_81  |dut_calc_angle_float_float_s  |   84|   84|    1|    1| function |
        +----------------------------------------+------------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- svd_calc_diag  |  7973|  7973|       154|         20|          1|   392|    yes   |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    523|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     49|    4492|   7577|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    875|
|Register         |        -|      -|    2129|    385|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     49|    6621|   9360|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     22|       6|     17|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------------+---------+-------+------+------+
    |                 Instance                 |                Module                | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------------------------+--------------------------------------+---------+-------+------+------+
    |grp_dut_calc_angle_float_float_s_fu_81    |dut_calc_angle_float_float_s          |        0|     39|  3796|  6155|
    |dut_faddfsub_32ns_32ns_32_5_full_dsp_U19  |dut_faddfsub_32ns_32ns_32_5_full_dsp  |        0|      2|   205|   390|
    |dut_faddfsub_32ns_32ns_32_5_full_dsp_U20  |dut_faddfsub_32ns_32ns_32_5_full_dsp  |        0|      2|   205|   390|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U21       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U22       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    +------------------------------------------+--------------------------------------+---------+-------+------+------+
    |Total                                     |                                      |        0|     49|  4492|  7577|
    +------------------------------------------+--------------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |proc_1_fu_205_p2       |     +    |      0|  0|   9|           9|           1|
    |ap_sig_1100            |    and   |      0|  0|   1|           1|           1|
    |ap_sig_318             |    and   |      0|  0|   1|           1|           1|
    |ap_sig_326             |    and   |      0|  0|   1|           1|           1|
    |ap_sig_329             |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_199_p2     |   icmp   |      0|  0|   3|           9|           8|
    |vw_int_3_fu_311_p3     |  select  |      0|  0|  32|           1|          32|
    |vx_int_fu_319_p3       |  select  |      0|  0|  32|           1|          32|
    |vy_int_2_fu_356_p3     |  select  |      0|  0|  32|           1|          32|
    |vz_int_fu_362_p3       |  select  |      0|  0|  32|           1|          32|
    |w_out_3_fu_302_p3      |  select  |      0|  0|  32|           1|          32|
    |z_out_3_fu_348_p3      |  select  |      0|  0|  32|           1|          32|
    |tmp_4_neg_fu_214_p2    |    xor   |      0|  0|  45|          32|          33|
    |tmp_neg_fu_228_p2      |    xor   |      0|  0|  45|          32|          33|
    |uy_int_neg_fu_256_p2   |    xor   |      0|  0|  45|          32|          33|
    |vw_int_neg_fu_292_p2   |    xor   |      0|  0|  45|          32|          33|
    |vy_int_neg_fu_242_p2   |    xor   |      0|  0|  45|          32|          33|
    |w_out_1_neg_fu_279_p2  |    xor   |      0|  0|  45|          32|          33|
    |z_out_1_neg_fu_338_p2  |    xor   |      0|  0|  45|          32|          33|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 523|         252|         436|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |                       Name                      | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                        |   18|         23|    1|         23|
    |ap_reg_ppiten_pp0_it7                            |    1|          2|    1|          2|
    |grp_dut_calc_angle_float_float_s_fu_81_A_M_imag  |   32|          3|   32|         96|
    |grp_dut_calc_angle_float_float_s_fu_81_A_M_real  |   32|          3|   32|         96|
    |grp_fu_87_opcode                                 |    2|          3|    2|          6|
    |grp_fu_87_p0                                     |   64|         11|   32|        352|
    |grp_fu_87_p1                                     |   96|         13|   32|        416|
    |grp_fu_91_opcode                                 |    2|          3|    2|          6|
    |grp_fu_91_p0                                     |   32|          6|   32|        192|
    |grp_fu_91_p1                                     |   32|          7|   32|        224|
    |grp_fu_95_p0                                     |   96|         12|   32|        384|
    |grp_fu_95_p1                                     |   96|         13|   32|        416|
    |grp_fu_99_p0                                     |   96|         13|   32|        416|
    |grp_fu_99_p1                                     |   96|         14|   32|        448|
    |proc_phi_fu_74_p4                                |    9|          2|    9|         18|
    |proc_reg_70                                      |    9|          2|    9|         18|
    |strm_in_V_blk_n                                  |    1|          2|    1|          2|
    |strm_out_V_blk_n                                 |    1|          2|    1|          2|
    |strm_out_V_din                                   |  160|         19|   32|        608|
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                            |  875|        153|  378|       3725|
    +-------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |  22|   0|   22|          0|
    |ap_reg_ppiten_pp0_it0                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7                    |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_36_reg_505_pp0_iter6    |  32|   0|   32|          0|
    |ap_reg_ppstg_tmp_37_reg_513_pp0_iter6    |  32|   0|   32|          0|
    |ap_reg_ppstg_tmp_51_reg_540_pp0_iter6    |  32|   0|   32|          0|
    |ap_reg_ppstg_tmp_52_reg_545_pp0_iter6    |  32|   0|   32|          0|
    |ap_reg_ppstg_tmp_53_reg_550_pp0_iter7    |  32|   0|   32|          0|
    |ap_reg_ppstg_tmp_54_reg_555_pp0_iter7    |  32|   0|   32|          0|
    |ap_reg_ppstg_uy_int_reg_528_pp0_iter6    |  32|   0|   32|          0|
    |ap_reg_ppstg_vy_int_1_reg_497_pp0_iter6  |  32|   0|   32|          0|
    |ap_reg_ppstg_vy_int_reg_521_pp0_iter6    |  32|   0|   32|          0|
    |ap_reg_ppstg_vz_int_1_reg_488_pp0_iter6  |  32|   0|   32|          0|
    |cosA_half_reg_452                        |  32|   0|   32|          0|
    |cosB_half_reg_466                        |  32|   0|   32|          0|
    |exitcond_reg_369                         |   1|   0|    1|          0|
    |proc_1_reg_373                           |   9|   0|    9|          0|
    |proc_reg_70                              |   9|   0|    9|          0|
    |reg_111                                  |  32|   0|   32|          0|
    |reg_117                                  |  32|   0|   32|          0|
    |reg_123                                  |  32|   0|   32|          0|
    |reg_130                                  |  32|   0|   32|          0|
    |reg_135                                  |  32|   0|   32|          0|
    |reg_141                                  |  32|   0|   32|          0|
    |reg_147                                  |  32|   0|   32|          0|
    |reg_153                                  |  32|   0|   32|          0|
    |reg_159                                  |  32|   0|   32|          0|
    |reg_165                                  |  32|   0|   32|          0|
    |reg_170                                  |  32|   0|   32|          0|
    |reg_176                                  |  32|   0|   32|          0|
    |reg_182                                  |  32|   0|   32|          0|
    |reg_188                                  |  32|   0|   32|          0|
    |reg_193                                  |  32|   0|   32|          0|
    |sinA_half_reg_459                        |  32|   0|   32|          0|
    |sinB_half_reg_472                        |  32|   0|   32|          0|
    |tmp_36_reg_505                           |  32|   0|   32|          0|
    |tmp_37_reg_513                           |  32|   0|   32|          0|
    |tmp_3_i2_i1_reg_595                      |  32|   0|   32|          0|
    |tmp_3_i5_i1_reg_605                      |  32|   0|   32|          0|
    |tmp_3_i8_i1_reg_615                      |  32|   0|   32|          0|
    |tmp_51_reg_540                           |  32|   0|   32|          0|
    |tmp_52_reg_545                           |  32|   0|   32|          0|
    |tmp_53_reg_550                           |  32|   0|   32|          0|
    |tmp_54_reg_555                           |  32|   0|   32|          0|
    |tmp_55_reg_590                           |  32|   0|   32|          0|
    |tmp_56_reg_620                           |  32|   0|   32|          0|
    |tmp_59_reg_378                           |  32|   0|   32|          0|
    |tmp_60_reg_385                           |  32|   0|   32|          0|
    |tmp_61_reg_392                           |  32|   0|   32|          0|
    |tmp_62_reg_399                           |  32|   0|   32|          0|
    |tmp_63_reg_416                           |  32|   0|   32|          0|
    |tmp_64_reg_421                           |  32|   0|   32|          0|
    |tmp_65_reg_426                           |  32|   0|   32|          0|
    |tmp_66_reg_431                           |  32|   0|   32|          0|
    |tmp_67_reg_437                           |  32|   0|   32|          0|
    |tmp_68_reg_442                           |  32|   0|   32|          0|
    |tmp_69_reg_447                           |  32|   0|   32|          0|
    |tmp_i4_i1_reg_600                        |  32|   0|   32|          0|
    |tmp_i7_i1_reg_610                        |  32|   0|   32|          0|
    |tmp_reg_411                              |  32|   0|   32|          0|
    |u1_1_reg_406                             |  32|   0|   32|          0|
    |uy_int_reg_528                           |  32|   0|   32|          0|
    |vw_int_3_reg_560                         |  32|   0|   32|          0|
    |vx_int_reg_566                           |  32|   0|   32|          0|
    |vy_int_1_reg_497                         |  32|   0|   32|          0|
    |vy_int_2_reg_577                         |  32|   0|   32|          0|
    |vy_int_reg_521                           |  32|   0|   32|          0|
    |vz_int_1_reg_488                         |  32|   0|   32|          0|
    |vz_int_reg_584                           |  32|   0|   32|          0|
    |z_out2_reg_535                           |  32|   0|   32|          0|
    |z_out_3_reg_572                          |  32|   0|   32|          0|
    |exitcond_reg_369                         |   0|   1|    1|          0|
    |tmp_59_reg_378                           |   0|  32|   32|          0|
    |tmp_60_reg_385                           |   0|  32|   32|          0|
    |tmp_61_reg_392                           |   0|  32|   32|          0|
    |tmp_62_reg_399                           |   0|  32|   32|          0|
    |tmp_63_reg_416                           |   0|  32|   32|          0|
    |tmp_64_reg_421                           |   0|  32|   32|          0|
    |tmp_65_reg_426                           |   0|  32|   32|          0|
    |tmp_66_reg_431                           |   0|  32|   32|          0|
    |tmp_67_reg_437                           |   0|  32|   32|          0|
    |tmp_68_reg_442                           |   0|  32|   32|          0|
    |tmp_69_reg_447                           |   0|  32|   32|          0|
    |tmp_reg_411                              |   0|  32|   32|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |2129| 385| 2514|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dut_calc_svd | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dut_calc_svd | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dut_calc_svd | return value |
|ap_done            | out |    1| ap_ctrl_hs | dut_calc_svd | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dut_calc_svd | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dut_calc_svd | return value |
|strm_in_V_dout     |  in |   32|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_empty_n  |  in |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_read     | out |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_out_V_din     | out |   32|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_full_n  |  in |    1|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_write   | out |    1|   ap_fifo  |  strm_out_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

