0.6
2018.1
Apr  4 2018
19:30:32
E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
,,,,,,,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sim_1/new/CPU_sim_1.v,1545133481,verilog,,E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sim_1/new/Basys3_sim_1.v,,CPU_sim_1,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ALU.v,1544528362,verilog,,E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v,,ALU,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Basys3_CPU.v,1545641557,verilog,,E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux4_16bits.v,,Basys3_CPU,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v,1545643885,verilog,,E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/DFF_32bits.v,,ControlUnit,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Counter4.v,1545137231,verilog,,E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Hex_To_7Seg.v,,Counter4,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/DFF_32bits.v,1545058474,verilog,,E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/DataMemory.v,,DFF_32bits,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/DataMemory.v,1544526902,verilog,,E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/IR.v,,DataMemory,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Four_LED.v,1545136775,verilog,,E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Basys3_CPU.v,,Four_LED,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Hex_To_7Seg.v,1545137268,verilog,,E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux4_4bits.v,,Hex_To_7Seg,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/IR.v,1545640617,verilog,,E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ImmediateExtend.v,,IR,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ImmediateExtend.v,1544527310,verilog,,E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/InstructionMemory.v,,ImmediateExtend,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/InstructionMemory.v,1544697193,verilog,,E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux2_32bits.v,,InstructionMemory,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux2_32bits.v,1544527884,verilog,,E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux4_32bits.v,,Mux2_32bits,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux4_16bits.v,1545136870,verilog,,E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/clk_div.v,,Mux4_16bits,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux4_32bits.v,1544697021,verilog,,E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux4_5bits.v,,Mux4_32bits,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux4_4bits.v,1545137329,verilog,,E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sim_1/new/CPU_sim_1.v,,Mux4_4bits,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Mux4_5bits.v,1544527761,verilog,,E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PC.v,,Mux4_5bits,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PC.v,1544527377,verilog,,E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/RegisterFile.v,,PC,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/RegisterFile.v,1544527203,verilog,,E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/top_CPU.v,,RegisterFile,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/clk_div.v,1545137204,verilog,,E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Counter4.v,,clk_div,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/top_CPU.v,1545058367,verilog,,E:/_Vivado/MIPS_CPU_Design/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/Four_LED.v,,top_CPU,,,,,,,,
