git clone --depth 1 --no-tags https://github.com/Aeolian2001/computer_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520169962
git clone --depth 1 --no-tags https://github.com/zumahun/vga_frogger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520716386
git clone --depth 1 --no-tags https://github.com/Himanshu5298/4-bit-Ring-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524144259
git clone --depth 1 --no-tags https://github.com/Priyanshu5437/iiitb_pipo1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518791335
git clone --depth 1 --no-tags https://github.com/Prajakta-S-Kamble/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519874855
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Sidshx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519866521
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-AugustAnandita.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520171760
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-NikHilDewangaN069.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520158676
git clone --depth 1 --no-tags https://github.com/yanjifei/caravel_asic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520800003
git clone --depth 1 --no-tags https://github.com/jlykhnnw/frequency-detect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520791975
git clone --depth 1 --no-tags https://github.com/singee-study/geektime-computer-basic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520745241
git clone --depth 1 --no-tags https://github.com/buntyhim/RTL2GDS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521404549
git clone --depth 1 --no-tags https://github.com/AnastasiyaSharanhovich/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519891707
git clone --depth 1 --no-tags https://github.com/RndMnkIII/Arcade-Athena_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522017961
git clone --depth 1 --no-tags https://github.com/AjayKumar-Gandi/iiitb_sd101011.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521704862
git clone --depth 1 --no-tags https://github.com/Angardo18/Arquitectura_del_computador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521794618
git clone --depth 1 --no-tags https://github.com/AidanGood/DDR-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522673208
git clone --depth 1 --no-tags https://github.com/Aiswarya-MS/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522447043
git clone --depth 1 --no-tags https://github.com/trisau38/Carry.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522833261
git clone --depth 1 --no-tags https://github.com/Martech123/verilog_learn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522790972
git clone --depth 1 --no-tags https://github.com/HernandoR/lz_ic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521892899
git clone --depth 1 --no-tags https://github.com/charlotte-mu/ICC2022_grad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519124163
git clone --depth 1 --no-tags https://github.com/Nadee740/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519165255
git clone --depth 1 --no-tags https://github.com/omarzalah/Digital-design-ICs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519371825
git clone --depth 1 --no-tags https://github.com/karikkuma2329/Pipeline_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519235606
git clone --depth 1 --no-tags https://github.com/ysmaicon/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520738722
git clone --depth 1 --no-tags https://github.com/ofirm57/Step_Motor-Controller-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521196913
git clone --depth 1 --no-tags https://github.com/wishvamadushanka/RISCV_with_cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521220735
git clone --depth 1 --no-tags https://github.com/pradumnk/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524391117
git clone --depth 1 --no-tags https://github.com/YuseiIto/rpn-uart-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524431280
git clone --depth 1 --no-tags https://github.com/matin-yousefzade/MiniComputer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524352347
git clone --depth 1 --no-tags https://github.com/ujjawal0503/iiitb_bc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522240207
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/sidewinder_bandwidth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522162975
git clone --depth 1 --no-tags https://github.com/Akshat1412/16-Bit-carry-look-ahead-Adder-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522126610
git clone --depth 1 --no-tags https://github.com/bishoy8599/RISC_V-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522013761
git clone --depth 1 --no-tags https://github.com/Bhavuk-HDL/Caravel_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522302720
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-bhu1735.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520187073
git clone --depth 1 --no-tags https://github.com/zumahun/vga_move_square.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520715982
git clone --depth 1 --no-tags https://github.com/cirillom/trabalho-final-SEL0628.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519399367
git clone --depth 1 --no-tags https://github.com/sasi-kiran123/IITB-RISC-PROCESSOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519411080
git clone --depth 1 --no-tags https://github.com/Saksham605/Project---8-bit-vedic-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521340060
git clone --depth 1 --no-tags https://github.com/FVeiza/Tomasulo_Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521428493
git clone --depth 1 --no-tags https://github.com/Srikalatvs/vaman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518888219
git clone --depth 1 --no-tags https://github.com/GuilhermeAMoreira/Projeto_Final_SD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519310466
git clone --depth 1 --no-tags https://github.com/MatthewWildenradt/karateka.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521474756
git clone --depth 1 --no-tags https://github.com/KerellosNashaat/Single-Cycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521480326
git clone --depth 1 --no-tags https://github.com/judah-daniels/formal-exercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521634181
git clone --depth 1 --no-tags https://github.com/sumeyyebuyukguclu/Digital_System_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521054520
git clone --depth 1 --no-tags https://github.com/FVeiza/Inclusive_Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521090066
git clone --depth 1 --no-tags https://github.com/YousifEsmail/UART_RX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519901128
git clone --depth 1 --no-tags https://github.com/mahmutsalman/MIPS-Single-Cycle-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519503466
git clone --depth 1 --no-tags https://github.com/UAH-IC-Design-Team/sscs-22-project-wrapper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519617635
git clone --depth 1 --no-tags https://github.com/OmarFahmy07/Garage_Door_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523704082
git clone --depth 1 --no-tags https://github.com/lifpnc/ColorLiteNC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522725813
git clone --depth 1 --no-tags https://github.com/Ahmedsaied9/32-point-FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522696939
git clone --depth 1 --no-tags https://github.com/govind04/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523114246
git clone --depth 1 --no-tags https://github.com/Mahmoud-el-sayed/controller_unit_for_a_washing_mashine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523013602
git clone --depth 1 --no-tags https://github.com/Kholoud-Ebrahim/SBqM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523979131
git clone --depth 1 --no-tags https://github.com/Aymontsh/Controller-Unit-for-a-washing-machine-using-Verilog-Coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524085517
git clone --depth 1 --no-tags https://github.com/mattvenn/animation_tinytapeout_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521564811
git clone --depth 1 --no-tags https://github.com/Hargen1/IC_Contest_2018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519709241
git clone --depth 1 --no-tags https://github.com/quintenBruce/Capstone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519792534
git clone --depth 1 --no-tags https://github.com/chrnk-exe/VerilogCourseWork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521279225
git clone --depth 1 --no-tags https://github.com/OmarFahmy07/16-bit_Reg_file.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523702447
git clone --depth 1 --no-tags https://github.com/m4ury4p/iiitb_tlc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523403891
git clone --depth 1 --no-tags https://github.com/C-YongHeng/apb_can.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522859068
git clone --depth 1 --no-tags https://github.com/LBL-InternGroup/Horner-Algorithm_attempt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524251430
git clone --depth 1 --no-tags https://github.com/karikkuma2329/Single_Cycle_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519233034
git clone --depth 1 --no-tags https://github.com/jayshah1x/iiitb_uarttx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521854666
git clone --depth 1 --no-tags https://github.com/mahati-basavaraju/iiitb_piso.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521877404
git clone --depth 1 --no-tags https://github.com/Anujjha1031/iiitb_sqd_1010.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521269333
git clone --depth 1 --no-tags https://github.com/RazaSaleem/Ring-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522282100
git clone --depth 1 --no-tags https://github.com/sudhanshu6163/Design-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522675689
git clone --depth 1 --no-tags https://github.com/abdurrahmanuzum/standalone_hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522689256
git clone --depth 1 --no-tags https://github.com/michealsafwat/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518993338
git clone --depth 1 --no-tags https://github.com/michealsafwat/Controller-unit-for-a-washing-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518990823
git clone --depth 1 --no-tags https://github.com/AhmedSherif-12/UART-RX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519846260
git clone --depth 1 --no-tags https://github.com/JWang5818/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520106424
git clone --depth 1 --no-tags https://github.com/sirius-blog/fpga_mylibraries.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521099044
git clone --depth 1 --no-tags https://github.com/Ahmed-El-said/-RTL-to-GDS-Implementation-of-low-power-Configurable-Multi-Clock-Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521799538
git clone --depth 1 --no-tags https://github.com/KerellosNashaat/Washing-Machine-Control-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521490079
git clone --depth 1 --no-tags https://github.com/ararajs/efabless_caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521731442
git clone --depth 1 --no-tags https://github.com/srikanishk/UART_Verilog-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523182773
git clone --depth 1 --no-tags https://github.com/IMT2020511/4Bit_ring_counter_iiitb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523270731
git clone --depth 1 --no-tags https://github.com/Aarif2054/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523004694
git clone --depth 1 --no-tags https://github.com/Hemantaggarwa/Traffic-Control-System-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522955978
git clone --depth 1 --no-tags https://github.com/CyanGuo/Basic-Modules-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523882368
git clone --depth 1 --no-tags https://github.com/OmarFahmy07/16-bit_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523701141
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/testbed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519080617
git clone --depth 1 --no-tags https://github.com/neelamnasir1/HarwareObfuscation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519173329
