[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2577527 heartbeat IPC: 3.88 cumulative IPC: 3.88 (Simulation time: 00 hr 04 min 24 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5128693 heartbeat IPC: 3.92 cumulative IPC: 3.9 (Simulation time: 00 hr 08 min 25 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 7678955 heartbeat IPC: 3.921 cumulative IPC: 3.907 (Simulation time: 00 hr 12 min 26 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 10187328 heartbeat IPC: 3.987 cumulative IPC: 3.926 (Simulation time: 00 hr 16 min 14 sec)
Warmup finished CPU 0 instructions: 50000001 cycles: 12690727 cumulative IPC: 3.94 (Simulation time: 00 hr 20 min 08 sec)
Warmup complete CPU 0 instructions: 50000001 cycles: 12690727 cumulative IPC: 3.94 (Simulation time: 00 hr 20 min 08 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 12690729 heartbeat IPC: 3.995 cumulative IPC: 5 (Simulation time: 00 hr 20 min 08 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 17347123 heartbeat IPC: 2.148 cumulative IPC: 2.148 (Simulation time: 00 hr 25 min 47 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 22320547 heartbeat IPC: 2.011 cumulative IPC: 2.077 (Simulation time: 00 hr 31 min 38 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 27312210 heartbeat IPC: 2.003 cumulative IPC: 2.052 (Simulation time: 00 hr 37 min 31 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 32345960 heartbeat IPC: 1.987 cumulative IPC: 2.035 (Simulation time: 00 hr 43 min 37 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 37371298 heartbeat IPC: 1.99 cumulative IPC: 2.026 (Simulation time: 00 hr 49 min 18 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 42395101 heartbeat IPC: 1.991 cumulative IPC: 2.02 (Simulation time: 00 hr 54 min 59 sec)
Heartbeat CPU 0 instructions: 120000024 cycles: 47428641 heartbeat IPC: 1.987 cumulative IPC: 2.015 (Simulation time: 01 hr 00 min 54 sec)
Heartbeat CPU 0 instructions: 130000028 cycles: 52459063 heartbeat IPC: 1.988 cumulative IPC: 2.012 (Simulation time: 01 hr 06 min 52 sec)
Heartbeat CPU 0 instructions: 140000029 cycles: 57494945 heartbeat IPC: 1.986 cumulative IPC: 2.009 (Simulation time: 01 hr 12 min 48 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 49850286 cumulative IPC: 2.006 (Simulation time: 01 hr 19 min 06 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 49850286 cumulative IPC: 2.006 (Simulation time: 01 hr 19 min 06 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/456.hmmer-88B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.006 instructions: 100000004 cycles: 49850286
CPU 0 Branch Prediction Accuracy: 99.39% MPKI: 0.27 Average ROB Occupancy at Mispredict: 106
Branch type MPKI
BRANCH_DIRECT_JUMP: 4e-05
BRANCH_INDIRECT: 0.00048
BRANCH_CONDITIONAL: 0.2694
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 6e-05
BRANCH_RETURN: 2e-05

cpu0->cpu0_STLB TOTAL        ACCESS:       6802 HIT:       6797 MISS:          5 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:       6802 HIT:       6797 MISS:          5 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 687.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     670504 HIT:     416109 MISS:     254395 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     137322 HIT:     131445 MISS:       5877 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     266226 HIT:      17748 MISS:     248478 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     266946 HIT:     266916 MISS:         30 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:         10 HIT:          0 MISS:         10 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 71.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   19827567 HIT:   19827559 MISS:          8 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   19827567 HIT:   19827559 MISS:          8 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 207 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   44777502 HIT:   42549564 MISS:    2227938 MSHR_MERGE:    1824388
cpu0->cpu0_L1D LOAD         ACCESS:   31881374 HIT:   31736776 MISS:     144598 MSHR_MERGE:       7284
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12896118 HIT:   10812788 MISS:    2083330 MSHR_MERGE:    1817104
cpu0->cpu0_L1D TRANSLATION  ACCESS:         10 HIT:          0 MISS:         10 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 53.9 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   18449571 HIT:   18449571 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   18449571 HIT:   18449571 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   42675467 HIT:   42664085 MISS:      11382 MSHR_MERGE:       4580
cpu0->cpu0_DTLB LOAD         ACCESS:   42675467 HIT:   42664085 MISS:      11382 MSHR_MERGE:       4580
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.516 cycles
cpu0->LLC TOTAL        ACCESS:     504201 HIT:     434483 MISS:      69718 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:       5877 HIT:       4263 MISS:       1614 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     248468 HIT:     180447 MISS:      68021 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     249846 HIT:     249772 MISS:         74 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:         10 HIT:          1 MISS:          9 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 206.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          8
  ROW_BUFFER_MISS:      69636
  AVG DBUS CONGESTED CYCLE: 7.694
Channel 0 WQ ROW_BUFFER_HIT:       2754
  ROW_BUFFER_MISS:      65731
  FULL:          0
Channel 0 REFRESHES ISSUED:       4154
