Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Nov 16 09:21:48 2024
| Host         : Guy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  48          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (95)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 48 register/latch pins with no clock driven by root clock pin: clk_div_inst/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (95)
-------------------------------------------------
 There are 95 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     76.379        0.000                      0                   65        0.262        0.000                      0                   65       41.160        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        76.379        0.000                      0                   65        0.262        0.000                      0                   65       41.160        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       76.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.379ns  (required time - arrival time)
  Source:                 clk_div_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_inst/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.922ns  (logic 2.431ns (35.118%)  route 4.491ns (64.882%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.086    clk_div_inst/clk_12Mhz
    SLICE_X17Y38         FDRE                                         r  clk_div_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_div_inst/cnt_reg[3]/Q
                         net (fo=2, routed)           0.735     6.277    clk_div_inst/cnt_reg[3]
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.799 r  clk_div_inst/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.799    clk_div_inst/cnt_reg[0]_i_17_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  clk_div_inst/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.913    clk_div_inst/cnt_reg[0]_i_13_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  clk_div_inst/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.027    clk_div_inst/cnt_reg[0]_i_14_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  clk_div_inst/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.141    clk_div_inst/cnt_reg[0]_i_16_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  clk_div_inst/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.255    clk_div_inst/cnt_reg[0]_i_15_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  clk_div_inst/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.369    clk_div_inst/cnt_reg[0]_i_10_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  clk_div_inst/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.483    clk_div_inst/cnt_reg[0]_i_11_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.705 f  clk_div_inst/cnt_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.862     8.567    clk_div_inst/p_0_in[29]
    SLICE_X18Y44         LUT6 (Prop_lut6_I5_O)        0.299     8.866 f  clk_div_inst/cnt[0]_i_3/O
                         net (fo=1, routed)           1.122     9.988    clk_div_inst/cnt[0]_i_3_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I0_O)        0.124    10.112 r  clk_div_inst/cnt[0]_i_1/O
                         net (fo=33, routed)          1.772    11.884    clk_div_inst/clear
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.124    12.008 r  clk_div_inst/clk_out_i_1/O
                         net (fo=1, routed)           0.000    12.008    clk_div_inst/clk_out_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  clk_div_inst/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443    88.121    clk_div_inst/clk_12Mhz
    SLICE_X16Y46         FDRE                                         r  clk_div_inst/clk_out_reg/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.029    88.388    clk_div_inst/clk_out_reg
  -------------------------------------------------------------------
                         required time                         88.388    
                         arrival time                         -12.008    
  -------------------------------------------------------------------
                         slack                                 76.379    

Slack (MET) :             76.640ns  (required time - arrival time)
  Source:                 clk_div_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_inst/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 2.307ns (37.189%)  route 3.896ns (62.811%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.086    clk_div_inst/clk_12Mhz
    SLICE_X17Y38         FDRE                                         r  clk_div_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_div_inst/cnt_reg[3]/Q
                         net (fo=2, routed)           0.735     6.277    clk_div_inst/cnt_reg[3]
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.799 r  clk_div_inst/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.799    clk_div_inst/cnt_reg[0]_i_17_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  clk_div_inst/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.913    clk_div_inst/cnt_reg[0]_i_13_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  clk_div_inst/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.027    clk_div_inst/cnt_reg[0]_i_14_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  clk_div_inst/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.141    clk_div_inst/cnt_reg[0]_i_16_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  clk_div_inst/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.255    clk_div_inst/cnt_reg[0]_i_15_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  clk_div_inst/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.369    clk_div_inst/cnt_reg[0]_i_10_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  clk_div_inst/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.483    clk_div_inst/cnt_reg[0]_i_11_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.705 f  clk_div_inst/cnt_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.862     8.567    clk_div_inst/p_0_in[29]
    SLICE_X18Y44         LUT6 (Prop_lut6_I5_O)        0.299     8.866 f  clk_div_inst/cnt[0]_i_3/O
                         net (fo=1, routed)           1.122     9.988    clk_div_inst/cnt[0]_i_3_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I0_O)        0.124    10.112 r  clk_div_inst/cnt[0]_i_1/O
                         net (fo=33, routed)          1.177    11.289    clk_div_inst/clear
    SLICE_X17Y45         FDRE                                         r  clk_div_inst/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443    88.121    clk_div_inst/clk_12Mhz
    SLICE_X17Y45         FDRE                                         r  clk_div_inst/cnt_reg[28]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X17Y45         FDRE (Setup_fdre_C_R)       -0.429    87.930    clk_div_inst/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         87.930    
                         arrival time                         -11.289    
  -------------------------------------------------------------------
                         slack                                 76.640    

Slack (MET) :             76.640ns  (required time - arrival time)
  Source:                 clk_div_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_inst/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 2.307ns (37.189%)  route 3.896ns (62.811%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.086    clk_div_inst/clk_12Mhz
    SLICE_X17Y38         FDRE                                         r  clk_div_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_div_inst/cnt_reg[3]/Q
                         net (fo=2, routed)           0.735     6.277    clk_div_inst/cnt_reg[3]
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.799 r  clk_div_inst/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.799    clk_div_inst/cnt_reg[0]_i_17_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  clk_div_inst/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.913    clk_div_inst/cnt_reg[0]_i_13_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  clk_div_inst/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.027    clk_div_inst/cnt_reg[0]_i_14_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  clk_div_inst/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.141    clk_div_inst/cnt_reg[0]_i_16_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  clk_div_inst/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.255    clk_div_inst/cnt_reg[0]_i_15_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  clk_div_inst/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.369    clk_div_inst/cnt_reg[0]_i_10_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  clk_div_inst/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.483    clk_div_inst/cnt_reg[0]_i_11_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.705 f  clk_div_inst/cnt_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.862     8.567    clk_div_inst/p_0_in[29]
    SLICE_X18Y44         LUT6 (Prop_lut6_I5_O)        0.299     8.866 f  clk_div_inst/cnt[0]_i_3/O
                         net (fo=1, routed)           1.122     9.988    clk_div_inst/cnt[0]_i_3_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I0_O)        0.124    10.112 r  clk_div_inst/cnt[0]_i_1/O
                         net (fo=33, routed)          1.177    11.289    clk_div_inst/clear
    SLICE_X17Y45         FDRE                                         r  clk_div_inst/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443    88.121    clk_div_inst/clk_12Mhz
    SLICE_X17Y45         FDRE                                         r  clk_div_inst/cnt_reg[29]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X17Y45         FDRE (Setup_fdre_C_R)       -0.429    87.930    clk_div_inst/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         87.930    
                         arrival time                         -11.289    
  -------------------------------------------------------------------
                         slack                                 76.640    

Slack (MET) :             76.640ns  (required time - arrival time)
  Source:                 clk_div_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_inst/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 2.307ns (37.189%)  route 3.896ns (62.811%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.086    clk_div_inst/clk_12Mhz
    SLICE_X17Y38         FDRE                                         r  clk_div_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_div_inst/cnt_reg[3]/Q
                         net (fo=2, routed)           0.735     6.277    clk_div_inst/cnt_reg[3]
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.799 r  clk_div_inst/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.799    clk_div_inst/cnt_reg[0]_i_17_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  clk_div_inst/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.913    clk_div_inst/cnt_reg[0]_i_13_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  clk_div_inst/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.027    clk_div_inst/cnt_reg[0]_i_14_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  clk_div_inst/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.141    clk_div_inst/cnt_reg[0]_i_16_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  clk_div_inst/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.255    clk_div_inst/cnt_reg[0]_i_15_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  clk_div_inst/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.369    clk_div_inst/cnt_reg[0]_i_10_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  clk_div_inst/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.483    clk_div_inst/cnt_reg[0]_i_11_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.705 f  clk_div_inst/cnt_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.862     8.567    clk_div_inst/p_0_in[29]
    SLICE_X18Y44         LUT6 (Prop_lut6_I5_O)        0.299     8.866 f  clk_div_inst/cnt[0]_i_3/O
                         net (fo=1, routed)           1.122     9.988    clk_div_inst/cnt[0]_i_3_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I0_O)        0.124    10.112 r  clk_div_inst/cnt[0]_i_1/O
                         net (fo=33, routed)          1.177    11.289    clk_div_inst/clear
    SLICE_X17Y45         FDRE                                         r  clk_div_inst/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443    88.121    clk_div_inst/clk_12Mhz
    SLICE_X17Y45         FDRE                                         r  clk_div_inst/cnt_reg[30]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X17Y45         FDRE (Setup_fdre_C_R)       -0.429    87.930    clk_div_inst/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         87.930    
                         arrival time                         -11.289    
  -------------------------------------------------------------------
                         slack                                 76.640    

Slack (MET) :             76.640ns  (required time - arrival time)
  Source:                 clk_div_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_inst/cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 2.307ns (37.189%)  route 3.896ns (62.811%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.086    clk_div_inst/clk_12Mhz
    SLICE_X17Y38         FDRE                                         r  clk_div_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_div_inst/cnt_reg[3]/Q
                         net (fo=2, routed)           0.735     6.277    clk_div_inst/cnt_reg[3]
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.799 r  clk_div_inst/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.799    clk_div_inst/cnt_reg[0]_i_17_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  clk_div_inst/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.913    clk_div_inst/cnt_reg[0]_i_13_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  clk_div_inst/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.027    clk_div_inst/cnt_reg[0]_i_14_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  clk_div_inst/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.141    clk_div_inst/cnt_reg[0]_i_16_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  clk_div_inst/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.255    clk_div_inst/cnt_reg[0]_i_15_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  clk_div_inst/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.369    clk_div_inst/cnt_reg[0]_i_10_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  clk_div_inst/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.483    clk_div_inst/cnt_reg[0]_i_11_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.705 f  clk_div_inst/cnt_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.862     8.567    clk_div_inst/p_0_in[29]
    SLICE_X18Y44         LUT6 (Prop_lut6_I5_O)        0.299     8.866 f  clk_div_inst/cnt[0]_i_3/O
                         net (fo=1, routed)           1.122     9.988    clk_div_inst/cnt[0]_i_3_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I0_O)        0.124    10.112 r  clk_div_inst/cnt[0]_i_1/O
                         net (fo=33, routed)          1.177    11.289    clk_div_inst/clear
    SLICE_X17Y45         FDRE                                         r  clk_div_inst/cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443    88.121    clk_div_inst/clk_12Mhz
    SLICE_X17Y45         FDRE                                         r  clk_div_inst/cnt_reg[31]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X17Y45         FDRE (Setup_fdre_C_R)       -0.429    87.930    clk_div_inst/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         87.930    
                         arrival time                         -11.289    
  -------------------------------------------------------------------
                         slack                                 76.640    

Slack (MET) :             76.770ns  (required time - arrival time)
  Source:                 clk_div_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_inst/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.096ns  (logic 2.307ns (37.846%)  route 3.789ns (62.154%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.086    clk_div_inst/clk_12Mhz
    SLICE_X17Y38         FDRE                                         r  clk_div_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_div_inst/cnt_reg[3]/Q
                         net (fo=2, routed)           0.735     6.277    clk_div_inst/cnt_reg[3]
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.799 r  clk_div_inst/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.799    clk_div_inst/cnt_reg[0]_i_17_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  clk_div_inst/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.913    clk_div_inst/cnt_reg[0]_i_13_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  clk_div_inst/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.027    clk_div_inst/cnt_reg[0]_i_14_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  clk_div_inst/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.141    clk_div_inst/cnt_reg[0]_i_16_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  clk_div_inst/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.255    clk_div_inst/cnt_reg[0]_i_15_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  clk_div_inst/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.369    clk_div_inst/cnt_reg[0]_i_10_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  clk_div_inst/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.483    clk_div_inst/cnt_reg[0]_i_11_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.705 f  clk_div_inst/cnt_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.862     8.567    clk_div_inst/p_0_in[29]
    SLICE_X18Y44         LUT6 (Prop_lut6_I5_O)        0.299     8.866 f  clk_div_inst/cnt[0]_i_3/O
                         net (fo=1, routed)           1.122     9.988    clk_div_inst/cnt[0]_i_3_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I0_O)        0.124    10.112 r  clk_div_inst/cnt[0]_i_1/O
                         net (fo=33, routed)          1.070    11.182    clk_div_inst/clear
    SLICE_X17Y38         FDRE                                         r  clk_div_inst/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.440    88.118    clk_div_inst/clk_12Mhz
    SLICE_X17Y38         FDRE                                         r  clk_div_inst/cnt_reg[0]/C
                         clock pessimism              0.298    88.416    
                         clock uncertainty           -0.035    88.381    
    SLICE_X17Y38         FDRE (Setup_fdre_C_R)       -0.429    87.952    clk_div_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         87.952    
                         arrival time                         -11.182    
  -------------------------------------------------------------------
                         slack                                 76.770    

Slack (MET) :             76.770ns  (required time - arrival time)
  Source:                 clk_div_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_inst/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.096ns  (logic 2.307ns (37.846%)  route 3.789ns (62.154%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.086    clk_div_inst/clk_12Mhz
    SLICE_X17Y38         FDRE                                         r  clk_div_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_div_inst/cnt_reg[3]/Q
                         net (fo=2, routed)           0.735     6.277    clk_div_inst/cnt_reg[3]
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.799 r  clk_div_inst/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.799    clk_div_inst/cnt_reg[0]_i_17_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  clk_div_inst/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.913    clk_div_inst/cnt_reg[0]_i_13_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  clk_div_inst/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.027    clk_div_inst/cnt_reg[0]_i_14_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  clk_div_inst/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.141    clk_div_inst/cnt_reg[0]_i_16_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  clk_div_inst/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.255    clk_div_inst/cnt_reg[0]_i_15_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  clk_div_inst/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.369    clk_div_inst/cnt_reg[0]_i_10_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  clk_div_inst/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.483    clk_div_inst/cnt_reg[0]_i_11_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.705 f  clk_div_inst/cnt_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.862     8.567    clk_div_inst/p_0_in[29]
    SLICE_X18Y44         LUT6 (Prop_lut6_I5_O)        0.299     8.866 f  clk_div_inst/cnt[0]_i_3/O
                         net (fo=1, routed)           1.122     9.988    clk_div_inst/cnt[0]_i_3_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I0_O)        0.124    10.112 r  clk_div_inst/cnt[0]_i_1/O
                         net (fo=33, routed)          1.070    11.182    clk_div_inst/clear
    SLICE_X17Y38         FDRE                                         r  clk_div_inst/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.440    88.118    clk_div_inst/clk_12Mhz
    SLICE_X17Y38         FDRE                                         r  clk_div_inst/cnt_reg[1]/C
                         clock pessimism              0.298    88.416    
                         clock uncertainty           -0.035    88.381    
    SLICE_X17Y38         FDRE (Setup_fdre_C_R)       -0.429    87.952    clk_div_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         87.952    
                         arrival time                         -11.182    
  -------------------------------------------------------------------
                         slack                                 76.770    

Slack (MET) :             76.770ns  (required time - arrival time)
  Source:                 clk_div_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_inst/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.096ns  (logic 2.307ns (37.846%)  route 3.789ns (62.154%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.086    clk_div_inst/clk_12Mhz
    SLICE_X17Y38         FDRE                                         r  clk_div_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_div_inst/cnt_reg[3]/Q
                         net (fo=2, routed)           0.735     6.277    clk_div_inst/cnt_reg[3]
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.799 r  clk_div_inst/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.799    clk_div_inst/cnt_reg[0]_i_17_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  clk_div_inst/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.913    clk_div_inst/cnt_reg[0]_i_13_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  clk_div_inst/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.027    clk_div_inst/cnt_reg[0]_i_14_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  clk_div_inst/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.141    clk_div_inst/cnt_reg[0]_i_16_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  clk_div_inst/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.255    clk_div_inst/cnt_reg[0]_i_15_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  clk_div_inst/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.369    clk_div_inst/cnt_reg[0]_i_10_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  clk_div_inst/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.483    clk_div_inst/cnt_reg[0]_i_11_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.705 f  clk_div_inst/cnt_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.862     8.567    clk_div_inst/p_0_in[29]
    SLICE_X18Y44         LUT6 (Prop_lut6_I5_O)        0.299     8.866 f  clk_div_inst/cnt[0]_i_3/O
                         net (fo=1, routed)           1.122     9.988    clk_div_inst/cnt[0]_i_3_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I0_O)        0.124    10.112 r  clk_div_inst/cnt[0]_i_1/O
                         net (fo=33, routed)          1.070    11.182    clk_div_inst/clear
    SLICE_X17Y38         FDRE                                         r  clk_div_inst/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.440    88.118    clk_div_inst/clk_12Mhz
    SLICE_X17Y38         FDRE                                         r  clk_div_inst/cnt_reg[2]/C
                         clock pessimism              0.298    88.416    
                         clock uncertainty           -0.035    88.381    
    SLICE_X17Y38         FDRE (Setup_fdre_C_R)       -0.429    87.952    clk_div_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         87.952    
                         arrival time                         -11.182    
  -------------------------------------------------------------------
                         slack                                 76.770    

Slack (MET) :             76.770ns  (required time - arrival time)
  Source:                 clk_div_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_inst/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.096ns  (logic 2.307ns (37.846%)  route 3.789ns (62.154%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.086    clk_div_inst/clk_12Mhz
    SLICE_X17Y38         FDRE                                         r  clk_div_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_div_inst/cnt_reg[3]/Q
                         net (fo=2, routed)           0.735     6.277    clk_div_inst/cnt_reg[3]
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.799 r  clk_div_inst/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.799    clk_div_inst/cnt_reg[0]_i_17_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  clk_div_inst/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.913    clk_div_inst/cnt_reg[0]_i_13_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  clk_div_inst/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.027    clk_div_inst/cnt_reg[0]_i_14_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  clk_div_inst/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.141    clk_div_inst/cnt_reg[0]_i_16_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  clk_div_inst/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.255    clk_div_inst/cnt_reg[0]_i_15_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  clk_div_inst/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.369    clk_div_inst/cnt_reg[0]_i_10_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  clk_div_inst/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.483    clk_div_inst/cnt_reg[0]_i_11_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.705 f  clk_div_inst/cnt_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.862     8.567    clk_div_inst/p_0_in[29]
    SLICE_X18Y44         LUT6 (Prop_lut6_I5_O)        0.299     8.866 f  clk_div_inst/cnt[0]_i_3/O
                         net (fo=1, routed)           1.122     9.988    clk_div_inst/cnt[0]_i_3_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I0_O)        0.124    10.112 r  clk_div_inst/cnt[0]_i_1/O
                         net (fo=33, routed)          1.070    11.182    clk_div_inst/clear
    SLICE_X17Y38         FDRE                                         r  clk_div_inst/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.440    88.118    clk_div_inst/clk_12Mhz
    SLICE_X17Y38         FDRE                                         r  clk_div_inst/cnt_reg[3]/C
                         clock pessimism              0.298    88.416    
                         clock uncertainty           -0.035    88.381    
    SLICE_X17Y38         FDRE (Setup_fdre_C_R)       -0.429    87.952    clk_div_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         87.952    
                         arrival time                         -11.182    
  -------------------------------------------------------------------
                         slack                                 76.770    

Slack (MET) :             76.792ns  (required time - arrival time)
  Source:                 clk_div_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_inst/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.052ns  (logic 2.307ns (38.122%)  route 3.745ns (61.878%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.086    clk_div_inst/clk_12Mhz
    SLICE_X17Y38         FDRE                                         r  clk_div_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_div_inst/cnt_reg[3]/Q
                         net (fo=2, routed)           0.735     6.277    clk_div_inst/cnt_reg[3]
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.799 r  clk_div_inst/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.799    clk_div_inst/cnt_reg[0]_i_17_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  clk_div_inst/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.913    clk_div_inst/cnt_reg[0]_i_13_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  clk_div_inst/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.027    clk_div_inst/cnt_reg[0]_i_14_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  clk_div_inst/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.141    clk_div_inst/cnt_reg[0]_i_16_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  clk_div_inst/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.255    clk_div_inst/cnt_reg[0]_i_15_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  clk_div_inst/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.369    clk_div_inst/cnt_reg[0]_i_10_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  clk_div_inst/cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.483    clk_div_inst/cnt_reg[0]_i_11_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.705 f  clk_div_inst/cnt_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.862     8.567    clk_div_inst/p_0_in[29]
    SLICE_X18Y44         LUT6 (Prop_lut6_I5_O)        0.299     8.866 f  clk_div_inst/cnt[0]_i_3/O
                         net (fo=1, routed)           1.122     9.988    clk_div_inst/cnt[0]_i_3_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I0_O)        0.124    10.112 r  clk_div_inst/cnt[0]_i_1/O
                         net (fo=33, routed)          1.025    11.138    clk_div_inst/clear
    SLICE_X17Y44         FDRE                                         r  clk_div_inst/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443    88.121    clk_div_inst/clk_12Mhz
    SLICE_X17Y44         FDRE                                         r  clk_div_inst/cnt_reg[24]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X17Y44         FDRE (Setup_fdre_C_R)       -0.429    87.930    clk_div_inst/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         87.930    
                         arrival time                         -11.138    
  -------------------------------------------------------------------
                         slack                                 76.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_div_inst/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_inst/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.450    clk_div_inst/clk_12Mhz
    SLICE_X17Y43         FDRE                                         r  clk_div_inst/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_div_inst/cnt_reg[23]/Q
                         net (fo=2, routed)           0.118     1.709    clk_div_inst/cnt_reg[23]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  clk_div_inst/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    clk_div_inst/cnt_reg[20]_i_1_n_4
    SLICE_X17Y43         FDRE                                         r  clk_div_inst/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.965    clk_div_inst/clk_12Mhz
    SLICE_X17Y43         FDRE                                         r  clk_div_inst/cnt_reg[23]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X17Y43         FDRE (Hold_fdre_C_D)         0.105     1.555    clk_div_inst/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_div_inst/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_inst/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.450    clk_div_inst/clk_12Mhz
    SLICE_X17Y44         FDRE                                         r  clk_div_inst/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_div_inst/cnt_reg[27]/Q
                         net (fo=2, routed)           0.118     1.709    clk_div_inst/cnt_reg[27]
    SLICE_X17Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  clk_div_inst/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    clk_div_inst/cnt_reg[24]_i_1_n_4
    SLICE_X17Y44         FDRE                                         r  clk_div_inst/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.965    clk_div_inst/clk_12Mhz
    SLICE_X17Y44         FDRE                                         r  clk_div_inst/cnt_reg[27]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X17Y44         FDRE (Hold_fdre_C_D)         0.105     1.555    clk_div_inst/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_div_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.448    clk_div_inst/clk_12Mhz
    SLICE_X17Y38         FDRE                                         r  clk_div_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clk_div_inst/cnt_reg[3]/Q
                         net (fo=2, routed)           0.118     1.707    clk_div_inst/cnt_reg[3]
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  clk_div_inst/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.815    clk_div_inst/cnt_reg[0]_i_2_n_4
    SLICE_X17Y38         FDRE                                         r  clk_div_inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.963    clk_div_inst/clk_12Mhz
    SLICE_X17Y38         FDRE                                         r  clk_div_inst/cnt_reg[3]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X17Y38         FDRE (Hold_fdre_C_D)         0.105     1.553    clk_div_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_inst/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_inst/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.449    clk_div_inst/clk_12Mhz
    SLICE_X17Y40         FDRE                                         r  clk_div_inst/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  clk_div_inst/cnt_reg[11]/Q
                         net (fo=2, routed)           0.119     1.709    clk_div_inst/cnt_reg[11]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  clk_div_inst/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    clk_div_inst/cnt_reg[8]_i_1_n_4
    SLICE_X17Y40         FDRE                                         r  clk_div_inst/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.964    clk_div_inst/clk_12Mhz
    SLICE_X17Y40         FDRE                                         r  clk_div_inst/cnt_reg[11]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.105     1.554    clk_div_inst/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_inst/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_inst/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.449    clk_div_inst/clk_12Mhz
    SLICE_X17Y41         FDRE                                         r  clk_div_inst/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  clk_div_inst/cnt_reg[15]/Q
                         net (fo=2, routed)           0.119     1.709    clk_div_inst/cnt_reg[15]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  clk_div_inst/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    clk_div_inst/cnt_reg[12]_i_1_n_4
    SLICE_X17Y41         FDRE                                         r  clk_div_inst/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.964    clk_div_inst/clk_12Mhz
    SLICE_X17Y41         FDRE                                         r  clk_div_inst/cnt_reg[15]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X17Y41         FDRE (Hold_fdre_C_D)         0.105     1.554    clk_div_inst/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_inst/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_inst/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.449    clk_div_inst/clk_12Mhz
    SLICE_X17Y42         FDRE                                         r  clk_div_inst/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  clk_div_inst/cnt_reg[19]/Q
                         net (fo=2, routed)           0.119     1.709    clk_div_inst/cnt_reg[19]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  clk_div_inst/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    clk_div_inst/cnt_reg[16]_i_1_n_4
    SLICE_X17Y42         FDRE                                         r  clk_div_inst/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.964    clk_div_inst/clk_12Mhz
    SLICE_X17Y42         FDRE                                         r  clk_div_inst/cnt_reg[19]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X17Y42         FDRE (Hold_fdre_C_D)         0.105     1.554    clk_div_inst/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_inst/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_inst/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.450    clk_div_inst/clk_12Mhz
    SLICE_X17Y45         FDRE                                         r  clk_div_inst/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_div_inst/cnt_reg[31]/Q
                         net (fo=2, routed)           0.119     1.710    clk_div_inst/cnt_reg[31]
    SLICE_X17Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  clk_div_inst/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.818    clk_div_inst/cnt_reg[28]_i_1_n_4
    SLICE_X17Y45         FDRE                                         r  clk_div_inst/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.965    clk_div_inst/clk_12Mhz
    SLICE_X17Y45         FDRE                                         r  clk_div_inst/cnt_reg[31]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X17Y45         FDRE (Hold_fdre_C_D)         0.105     1.555    clk_div_inst/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_inst/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_inst/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.448    clk_div_inst/clk_12Mhz
    SLICE_X17Y39         FDRE                                         r  clk_div_inst/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clk_div_inst/cnt_reg[7]/Q
                         net (fo=2, routed)           0.119     1.708    clk_div_inst/cnt_reg[7]
    SLICE_X17Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  clk_div_inst/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    clk_div_inst/cnt_reg[4]_i_1_n_4
    SLICE_X17Y39         FDRE                                         r  clk_div_inst/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.963    clk_div_inst/clk_12Mhz
    SLICE_X17Y39         FDRE                                         r  clk_div_inst/cnt_reg[7]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X17Y39         FDRE (Hold_fdre_C_D)         0.105     1.553    clk_div_inst/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_div_inst/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_inst/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.450    clk_div_inst/clk_12Mhz
    SLICE_X17Y43         FDRE                                         r  clk_div_inst/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_div_inst/cnt_reg[22]/Q
                         net (fo=2, routed)           0.120     1.711    clk_div_inst/cnt_reg[22]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  clk_div_inst/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.822    clk_div_inst/cnt_reg[20]_i_1_n_5
    SLICE_X17Y43         FDRE                                         r  clk_div_inst/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.965    clk_div_inst/clk_12Mhz
    SLICE_X17Y43         FDRE                                         r  clk_div_inst/cnt_reg[22]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X17Y43         FDRE (Hold_fdre_C_D)         0.105     1.555    clk_div_inst/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_div_inst/cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_inst/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.450    clk_div_inst/clk_12Mhz
    SLICE_X17Y44         FDRE                                         r  clk_div_inst/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_div_inst/cnt_reg[26]/Q
                         net (fo=2, routed)           0.120     1.711    clk_div_inst/cnt_reg[26]
    SLICE_X17Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  clk_div_inst/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.822    clk_div_inst/cnt_reg[24]_i_1_n_5
    SLICE_X17Y44         FDRE                                         r  clk_div_inst/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.965    clk_div_inst/clk_12Mhz
    SLICE_X17Y44         FDRE                                         r  clk_div_inst/cnt_reg[26]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X17Y44         FDRE (Hold_fdre_C_D)         0.105     1.555    clk_div_inst/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk_12Mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1  clk_12Mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y46   clk_div_inst/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X17Y38   clk_div_inst/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X17Y40   clk_div_inst/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X17Y40   clk_div_inst/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X17Y41   clk_div_inst/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X17Y41   clk_div_inst/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X17Y41   clk_div_inst/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X17Y41   clk_div_inst/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X17Y42   clk_div_inst/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y46   clk_div_inst/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y46   clk_div_inst/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X17Y38   clk_div_inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X17Y38   clk_div_inst/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X17Y40   clk_div_inst/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X17Y40   clk_div_inst/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X17Y40   clk_div_inst/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X17Y40   clk_div_inst/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X17Y41   clk_div_inst/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X17Y41   clk_div_inst/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y46   clk_div_inst/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y46   clk_div_inst/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X17Y38   clk_div_inst/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X17Y38   clk_div_inst/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X17Y40   clk_div_inst/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X17Y40   clk_div_inst/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X17Y40   clk_div_inst/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X17Y40   clk_div_inst/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X17Y41   clk_div_inst/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X17Y41   clk_div_inst/cnt_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/bit_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.429ns  (logic 5.798ns (35.292%)  route 10.631ns (64.708%))
  Logic Levels:           21  (CARRY4=12 FDRE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE                         0.000     0.000 r  uart/bit_cnt_reg[2]/C
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/bit_cnt_reg[2]/Q
                         net (fo=82, routed)          2.946     3.402    uart/bit_cnt[2]
    SLICE_X8Y33          LUT4 (Prop_lut4_I2_O)        0.124     3.526 r  uart/bit_cnt[0]_i_179/O
                         net (fo=1, routed)           0.000     3.526    uart/bit_cnt[0]_i_179_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.902 r  uart/bit_cnt_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000     3.902    uart/bit_cnt_reg[0]_i_142_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.019 r  uart/bit_cnt_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.019    uart/bit_cnt_reg[0]_i_183_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.136 r  uart/bit_cnt_reg[0]_i_162/CO[3]
                         net (fo=1, routed)           0.000     4.136    uart/bit_cnt_reg[0]_i_162_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.253 r  uart/bit_cnt_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000     4.253    uart/bit_cnt_reg[0]_i_140_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.370 r  uart/bit_cnt_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000     4.370    uart/bit_cnt_reg[0]_i_111_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.487 r  uart/bit_cnt_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.487    uart/bit_cnt_reg[0]_i_65_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.726 r  uart/bit_cnt_reg[0]_i_127/O[2]
                         net (fo=4, routed)           0.569     5.294    uart/bit_cnt_reg[0]_i_127_n_5
    SLICE_X9Y35          LUT4 (Prop_lut4_I3_O)        0.301     5.595 r  uart/bit_cnt[0]_i_78/O
                         net (fo=1, routed)           0.822     6.417    uart/bit_cnt[0]_i_78_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.813 r  uart/bit_cnt_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     6.813    uart/bit_cnt_reg[0]_i_40_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.136 r  uart/bit_cnt_reg[0]_i_46/O[1]
                         net (fo=3, routed)           1.099     8.235    uart/bit_cnt_reg[0]_i_46_n_6
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.306     8.541 r  uart/bit_cnt[0]_i_45/O
                         net (fo=2, routed)           1.318     9.859    uart/bit_cnt[0]_i_45_n_0
    SLICE_X12Y40         LUT5 (Prop_lut5_I1_O)        0.156    10.015 r  uart/bit_cnt[0]_i_23/O
                         net (fo=2, routed)           1.002    11.017    uart/bit_cnt[0]_i_23_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.355    11.372 r  uart/bit_cnt[0]_i_26/O
                         net (fo=1, routed)           0.000    11.372    uart/bit_cnt[0]_i_26_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.796 r  uart/bit_cnt_reg[0]_i_10/O[1]
                         net (fo=2, routed)           0.843    12.639    uart/bit_cnt_reg[0]_i_10_n_6
    SLICE_X12Y41         LUT2 (Prop_lut2_I0_O)        0.303    12.942 r  uart/bit_cnt[0]_i_12/O
                         net (fo=1, routed)           0.000    12.942    uart/bit_cnt[0]_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.520 r  uart/bit_cnt_reg[0]_i_8/O[2]
                         net (fo=1, routed)           1.024    14.545    uart/bit_cnt_reg[0]_i_8_n_5
    SLICE_X6Y43          LUT5 (Prop_lut5_I4_O)        0.301    14.846 r  uart/bit_cnt[3]_i_14/O
                         net (fo=1, routed)           0.000    14.846    uart/bit_cnt[3]_i_14_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    15.098 r  uart/bit_cnt_reg[3]_i_8/O[0]
                         net (fo=3, routed)           1.008    16.106    uart/bit_cnt_reg[3]_i_8_n_7
    SLICE_X7Y42          LUT4 (Prop_lut4_I3_O)        0.323    16.429 r  uart/bit_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000    16.429    uart/bit_cnt[3]_i_2_n_0
    SLICE_X7Y42          FDRE                                         r  uart/bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/bit_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.401ns  (logic 5.770ns (35.182%)  route 10.631ns (64.818%))
  Logic Levels:           21  (CARRY4=12 FDRE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE                         0.000     0.000 r  uart/bit_cnt_reg[2]/C
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/bit_cnt_reg[2]/Q
                         net (fo=82, routed)          2.946     3.402    uart/bit_cnt[2]
    SLICE_X8Y33          LUT4 (Prop_lut4_I2_O)        0.124     3.526 r  uart/bit_cnt[0]_i_179/O
                         net (fo=1, routed)           0.000     3.526    uart/bit_cnt[0]_i_179_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.902 r  uart/bit_cnt_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000     3.902    uart/bit_cnt_reg[0]_i_142_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.019 r  uart/bit_cnt_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.019    uart/bit_cnt_reg[0]_i_183_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.136 r  uart/bit_cnt_reg[0]_i_162/CO[3]
                         net (fo=1, routed)           0.000     4.136    uart/bit_cnt_reg[0]_i_162_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.253 r  uart/bit_cnt_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000     4.253    uart/bit_cnt_reg[0]_i_140_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.370 r  uart/bit_cnt_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000     4.370    uart/bit_cnt_reg[0]_i_111_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.487 r  uart/bit_cnt_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.487    uart/bit_cnt_reg[0]_i_65_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.726 r  uart/bit_cnt_reg[0]_i_127/O[2]
                         net (fo=4, routed)           0.569     5.294    uart/bit_cnt_reg[0]_i_127_n_5
    SLICE_X9Y35          LUT4 (Prop_lut4_I3_O)        0.301     5.595 r  uart/bit_cnt[0]_i_78/O
                         net (fo=1, routed)           0.822     6.417    uart/bit_cnt[0]_i_78_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.813 r  uart/bit_cnt_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     6.813    uart/bit_cnt_reg[0]_i_40_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.136 r  uart/bit_cnt_reg[0]_i_46/O[1]
                         net (fo=3, routed)           1.099     8.235    uart/bit_cnt_reg[0]_i_46_n_6
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.306     8.541 r  uart/bit_cnt[0]_i_45/O
                         net (fo=2, routed)           1.318     9.859    uart/bit_cnt[0]_i_45_n_0
    SLICE_X12Y40         LUT5 (Prop_lut5_I1_O)        0.156    10.015 r  uart/bit_cnt[0]_i_23/O
                         net (fo=2, routed)           1.002    11.017    uart/bit_cnt[0]_i_23_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.355    11.372 r  uart/bit_cnt[0]_i_26/O
                         net (fo=1, routed)           0.000    11.372    uart/bit_cnt[0]_i_26_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.796 r  uart/bit_cnt_reg[0]_i_10/O[1]
                         net (fo=2, routed)           0.843    12.639    uart/bit_cnt_reg[0]_i_10_n_6
    SLICE_X12Y41         LUT2 (Prop_lut2_I0_O)        0.303    12.942 r  uart/bit_cnt[0]_i_12/O
                         net (fo=1, routed)           0.000    12.942    uart/bit_cnt[0]_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.520 r  uart/bit_cnt_reg[0]_i_8/O[2]
                         net (fo=1, routed)           1.024    14.545    uart/bit_cnt_reg[0]_i_8_n_5
    SLICE_X6Y43          LUT5 (Prop_lut5_I4_O)        0.301    14.846 r  uart/bit_cnt[3]_i_14/O
                         net (fo=1, routed)           0.000    14.846    uart/bit_cnt[3]_i_14_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    15.098 r  uart/bit_cnt_reg[3]_i_8/O[0]
                         net (fo=3, routed)           1.008    16.106    uart/bit_cnt_reg[3]_i_8_n_7
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.295    16.401 r  uart/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    16.401    uart/bit_cnt[1]_i_1_n_0
    SLICE_X7Y42          FDRE                                         r  uart/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/bit_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.697ns  (logic 5.770ns (36.758%)  route 9.927ns (63.242%))
  Logic Levels:           21  (CARRY4=12 FDRE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE                         0.000     0.000 r  uart/bit_cnt_reg[2]/C
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/bit_cnt_reg[2]/Q
                         net (fo=82, routed)          2.946     3.402    uart/bit_cnt[2]
    SLICE_X8Y33          LUT4 (Prop_lut4_I2_O)        0.124     3.526 r  uart/bit_cnt[0]_i_179/O
                         net (fo=1, routed)           0.000     3.526    uart/bit_cnt[0]_i_179_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.902 r  uart/bit_cnt_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000     3.902    uart/bit_cnt_reg[0]_i_142_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.019 r  uart/bit_cnt_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.019    uart/bit_cnt_reg[0]_i_183_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.136 r  uart/bit_cnt_reg[0]_i_162/CO[3]
                         net (fo=1, routed)           0.000     4.136    uart/bit_cnt_reg[0]_i_162_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.253 r  uart/bit_cnt_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000     4.253    uart/bit_cnt_reg[0]_i_140_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.370 r  uart/bit_cnt_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000     4.370    uart/bit_cnt_reg[0]_i_111_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.487 r  uart/bit_cnt_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.487    uart/bit_cnt_reg[0]_i_65_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.726 r  uart/bit_cnt_reg[0]_i_127/O[2]
                         net (fo=4, routed)           0.569     5.294    uart/bit_cnt_reg[0]_i_127_n_5
    SLICE_X9Y35          LUT4 (Prop_lut4_I3_O)        0.301     5.595 r  uart/bit_cnt[0]_i_78/O
                         net (fo=1, routed)           0.822     6.417    uart/bit_cnt[0]_i_78_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.813 r  uart/bit_cnt_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     6.813    uart/bit_cnt_reg[0]_i_40_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.136 r  uart/bit_cnt_reg[0]_i_46/O[1]
                         net (fo=3, routed)           1.099     8.235    uart/bit_cnt_reg[0]_i_46_n_6
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.306     8.541 r  uart/bit_cnt[0]_i_45/O
                         net (fo=2, routed)           1.318     9.859    uart/bit_cnt[0]_i_45_n_0
    SLICE_X12Y40         LUT5 (Prop_lut5_I1_O)        0.156    10.015 r  uart/bit_cnt[0]_i_23/O
                         net (fo=2, routed)           1.002    11.017    uart/bit_cnt[0]_i_23_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.355    11.372 r  uart/bit_cnt[0]_i_26/O
                         net (fo=1, routed)           0.000    11.372    uart/bit_cnt[0]_i_26_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.796 r  uart/bit_cnt_reg[0]_i_10/O[1]
                         net (fo=2, routed)           0.843    12.639    uart/bit_cnt_reg[0]_i_10_n_6
    SLICE_X12Y41         LUT2 (Prop_lut2_I0_O)        0.303    12.942 r  uart/bit_cnt[0]_i_12/O
                         net (fo=1, routed)           0.000    12.942    uart/bit_cnt[0]_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.520 r  uart/bit_cnt_reg[0]_i_8/O[2]
                         net (fo=1, routed)           1.024    14.545    uart/bit_cnt_reg[0]_i_8_n_5
    SLICE_X6Y43          LUT5 (Prop_lut5_I4_O)        0.301    14.846 r  uart/bit_cnt[3]_i_14/O
                         net (fo=1, routed)           0.000    14.846    uart/bit_cnt[3]_i_14_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    15.098 r  uart/bit_cnt_reg[3]_i_8/O[0]
                         net (fo=3, routed)           0.304    15.402    uart/bit_cnt_reg[3]_i_8_n_7
    SLICE_X7Y42          LUT4 (Prop_lut4_I3_O)        0.295    15.697 r  uart/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    15.697    uart/bit_cnt[2]_i_1_n_0
    SLICE_X7Y42          FDRE                                         r  uart/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/val_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.908ns  (logic 5.792ns (41.646%)  route 8.116ns (58.354%))
  Logic Levels:           19  (CARRY4=11 FDRE=1 LUT2=3 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE                         0.000     0.000 r  uart/byte_cnt_reg[1]/C
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/byte_cnt_reg[1]/Q
                         net (fo=1, routed)           0.593     1.111    uart/byte_cnt_reg_n_0_[1]
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.748 r  uart/byte_cnt_reg[3]_i_5/CO[3]
                         net (fo=37, routed)          2.356     4.104    uart/byte_cnt_reg[3]_i_5_n_0
    SLICE_X3Y32          LUT2 (Prop_lut2_I0_O)        0.124     4.228 r  uart/byte_cnt[3]_i_136/O
                         net (fo=1, routed)           0.000     4.228    uart/byte_cnt[3]_i_136_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.778 r  uart/byte_cnt_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000     4.778    uart/byte_cnt_reg[3]_i_131_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.112 r  uart/byte_cnt_reg[3]_i_128/O[1]
                         net (fo=2, routed)           0.972     6.084    uart/byte_cnt_reg[3]_i_128_n_6
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.303     6.387 r  uart/byte_cnt[3]_i_119/O
                         net (fo=2, routed)           0.846     7.233    uart/byte_cnt[3]_i_119_n_0
    SLICE_X4Y32          LUT4 (Prop_lut4_I3_O)        0.124     7.357 r  uart/byte_cnt[3]_i_123/O
                         net (fo=1, routed)           0.000     7.357    uart/byte_cnt[3]_i_123_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.758 r  uart/byte_cnt_reg[3]_i_99/CO[3]
                         net (fo=1, routed)           0.000     7.758    uart/byte_cnt_reg[3]_i_99_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  uart/byte_cnt_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.872    uart/byte_cnt_reg[3]_i_71_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  uart/byte_cnt_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.986    uart/byte_cnt_reg[3]_i_47_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.100 r  uart/byte_cnt_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.100    uart/byte_cnt_reg[3]_i_28_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.214 r  uart/byte_cnt_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.214    uart/byte_cnt_reg[3]_i_18_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.453 r  uart/byte_cnt_reg[3]_i_13/O[2]
                         net (fo=5, routed)           1.024     9.478    uart/byte_cnt_reg[3]_i_13_n_5
    SLICE_X4Y39          LUT4 (Prop_lut4_I0_O)        0.302     9.780 r  uart/byte_cnt[3]_i_16/O
                         net (fo=1, routed)           0.000     9.780    uart/byte_cnt[3]_i_16_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.360 r  uart/byte_cnt_reg[3]_i_12/O[2]
                         net (fo=1, routed)           0.639    10.998    uart/byte_cnt_reg[3]_i_12_n_5
    SLICE_X5Y40          LUT2 (Prop_lut2_I1_O)        0.302    11.300 r  uart/byte_cnt[3]_i_11/O
                         net (fo=1, routed)           0.000    11.300    uart/byte_cnt[3]_i_11_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.547 r  uart/byte_cnt_reg[3]_i_4/O[0]
                         net (fo=10, routed)          0.868    12.415    uart/byte_cnt_reg[3]_i_4_n_7
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.327    12.742 r  uart/byte_cnt[2]_i_1/O
                         net (fo=2, routed)           0.818    13.560    uart/byte_cnt[2]_i_1_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I3_O)        0.348    13.908 r  uart/val_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.908    uart/val_reg[5]_i_1_n_0
    SLICE_X1Y40          FDRE                                         r  uart/val_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/byte_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.508ns  (logic 5.442ns (40.287%)  route 8.066ns (59.713%))
  Logic Levels:           18  (CARRY4=11 FDRE=1 LUT2=3 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE                         0.000     0.000 r  uart/byte_cnt_reg[1]/C
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/byte_cnt_reg[1]/Q
                         net (fo=1, routed)           0.593     1.111    uart/byte_cnt_reg_n_0_[1]
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.748 r  uart/byte_cnt_reg[3]_i_5/CO[3]
                         net (fo=37, routed)          2.356     4.104    uart/byte_cnt_reg[3]_i_5_n_0
    SLICE_X3Y32          LUT2 (Prop_lut2_I0_O)        0.124     4.228 r  uart/byte_cnt[3]_i_136/O
                         net (fo=1, routed)           0.000     4.228    uart/byte_cnt[3]_i_136_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.778 r  uart/byte_cnt_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000     4.778    uart/byte_cnt_reg[3]_i_131_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.112 r  uart/byte_cnt_reg[3]_i_128/O[1]
                         net (fo=2, routed)           0.972     6.084    uart/byte_cnt_reg[3]_i_128_n_6
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.303     6.387 r  uart/byte_cnt[3]_i_119/O
                         net (fo=2, routed)           0.846     7.233    uart/byte_cnt[3]_i_119_n_0
    SLICE_X4Y32          LUT4 (Prop_lut4_I3_O)        0.124     7.357 r  uart/byte_cnt[3]_i_123/O
                         net (fo=1, routed)           0.000     7.357    uart/byte_cnt[3]_i_123_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.758 r  uart/byte_cnt_reg[3]_i_99/CO[3]
                         net (fo=1, routed)           0.000     7.758    uart/byte_cnt_reg[3]_i_99_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  uart/byte_cnt_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.872    uart/byte_cnt_reg[3]_i_71_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  uart/byte_cnt_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.986    uart/byte_cnt_reg[3]_i_47_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.100 r  uart/byte_cnt_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.100    uart/byte_cnt_reg[3]_i_28_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.214 r  uart/byte_cnt_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.214    uart/byte_cnt_reg[3]_i_18_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.453 r  uart/byte_cnt_reg[3]_i_13/O[2]
                         net (fo=5, routed)           1.024     9.478    uart/byte_cnt_reg[3]_i_13_n_5
    SLICE_X4Y39          LUT4 (Prop_lut4_I0_O)        0.302     9.780 r  uart/byte_cnt[3]_i_16/O
                         net (fo=1, routed)           0.000     9.780    uart/byte_cnt[3]_i_16_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.360 r  uart/byte_cnt_reg[3]_i_12/O[2]
                         net (fo=1, routed)           0.639    10.998    uart/byte_cnt_reg[3]_i_12_n_5
    SLICE_X5Y40          LUT2 (Prop_lut2_I1_O)        0.302    11.300 r  uart/byte_cnt[3]_i_11/O
                         net (fo=1, routed)           0.000    11.300    uart/byte_cnt[3]_i_11_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.547 r  uart/byte_cnt_reg[3]_i_4/O[0]
                         net (fo=10, routed)          0.878    12.425    uart/byte_cnt_reg[3]_i_4_n_7
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.325    12.750 r  uart/byte_cnt[3]_i_2/O
                         net (fo=2, routed)           0.758    13.508    uart/byte_cnt[3]_i_2_n_0
    SLICE_X2Y40          FDRE                                         r  uart/byte_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/byte_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.141ns  (logic 5.444ns (41.428%)  route 7.697ns (58.572%))
  Logic Levels:           18  (CARRY4=11 FDRE=1 LUT2=3 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE                         0.000     0.000 r  uart/byte_cnt_reg[1]/C
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/byte_cnt_reg[1]/Q
                         net (fo=1, routed)           0.593     1.111    uart/byte_cnt_reg_n_0_[1]
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.748 r  uart/byte_cnt_reg[3]_i_5/CO[3]
                         net (fo=37, routed)          2.356     4.104    uart/byte_cnt_reg[3]_i_5_n_0
    SLICE_X3Y32          LUT2 (Prop_lut2_I0_O)        0.124     4.228 r  uart/byte_cnt[3]_i_136/O
                         net (fo=1, routed)           0.000     4.228    uart/byte_cnt[3]_i_136_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.778 r  uart/byte_cnt_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000     4.778    uart/byte_cnt_reg[3]_i_131_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.112 r  uart/byte_cnt_reg[3]_i_128/O[1]
                         net (fo=2, routed)           0.972     6.084    uart/byte_cnt_reg[3]_i_128_n_6
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.303     6.387 r  uart/byte_cnt[3]_i_119/O
                         net (fo=2, routed)           0.846     7.233    uart/byte_cnt[3]_i_119_n_0
    SLICE_X4Y32          LUT4 (Prop_lut4_I3_O)        0.124     7.357 r  uart/byte_cnt[3]_i_123/O
                         net (fo=1, routed)           0.000     7.357    uart/byte_cnt[3]_i_123_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.758 r  uart/byte_cnt_reg[3]_i_99/CO[3]
                         net (fo=1, routed)           0.000     7.758    uart/byte_cnt_reg[3]_i_99_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  uart/byte_cnt_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.872    uart/byte_cnt_reg[3]_i_71_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  uart/byte_cnt_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.986    uart/byte_cnt_reg[3]_i_47_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.100 r  uart/byte_cnt_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.100    uart/byte_cnt_reg[3]_i_28_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.214 r  uart/byte_cnt_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.214    uart/byte_cnt_reg[3]_i_18_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.453 r  uart/byte_cnt_reg[3]_i_13/O[2]
                         net (fo=5, routed)           1.024     9.478    uart/byte_cnt_reg[3]_i_13_n_5
    SLICE_X4Y39          LUT4 (Prop_lut4_I0_O)        0.302     9.780 r  uart/byte_cnt[3]_i_16/O
                         net (fo=1, routed)           0.000     9.780    uart/byte_cnt[3]_i_16_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.360 r  uart/byte_cnt_reg[3]_i_12/O[2]
                         net (fo=1, routed)           0.639    10.998    uart/byte_cnt_reg[3]_i_12_n_5
    SLICE_X5Y40          LUT2 (Prop_lut2_I1_O)        0.302    11.300 r  uart/byte_cnt[3]_i_11/O
                         net (fo=1, routed)           0.000    11.300    uart/byte_cnt[3]_i_11_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.547 r  uart/byte_cnt_reg[3]_i_4/O[0]
                         net (fo=10, routed)          0.868    12.415    uart/byte_cnt_reg[3]_i_4_n_7
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.327    12.742 r  uart/byte_cnt[2]_i_1/O
                         net (fo=2, routed)           0.399    13.141    uart/byte_cnt[2]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  uart/byte_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/val_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.737ns  (logic 5.444ns (42.741%)  route 7.293ns (57.259%))
  Logic Levels:           18  (CARRY4=11 FDRE=1 LUT2=3 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE                         0.000     0.000 r  uart/byte_cnt_reg[1]/C
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/byte_cnt_reg[1]/Q
                         net (fo=1, routed)           0.593     1.111    uart/byte_cnt_reg_n_0_[1]
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.748 r  uart/byte_cnt_reg[3]_i_5/CO[3]
                         net (fo=37, routed)          2.356     4.104    uart/byte_cnt_reg[3]_i_5_n_0
    SLICE_X3Y32          LUT2 (Prop_lut2_I0_O)        0.124     4.228 r  uart/byte_cnt[3]_i_136/O
                         net (fo=1, routed)           0.000     4.228    uart/byte_cnt[3]_i_136_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.778 r  uart/byte_cnt_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000     4.778    uart/byte_cnt_reg[3]_i_131_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.112 r  uart/byte_cnt_reg[3]_i_128/O[1]
                         net (fo=2, routed)           0.972     6.084    uart/byte_cnt_reg[3]_i_128_n_6
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.303     6.387 r  uart/byte_cnt[3]_i_119/O
                         net (fo=2, routed)           0.846     7.233    uart/byte_cnt[3]_i_119_n_0
    SLICE_X4Y32          LUT4 (Prop_lut4_I3_O)        0.124     7.357 r  uart/byte_cnt[3]_i_123/O
                         net (fo=1, routed)           0.000     7.357    uart/byte_cnt[3]_i_123_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.758 r  uart/byte_cnt_reg[3]_i_99/CO[3]
                         net (fo=1, routed)           0.000     7.758    uart/byte_cnt_reg[3]_i_99_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  uart/byte_cnt_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.872    uart/byte_cnt_reg[3]_i_71_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  uart/byte_cnt_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.986    uart/byte_cnt_reg[3]_i_47_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.100 r  uart/byte_cnt_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.100    uart/byte_cnt_reg[3]_i_28_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.214 r  uart/byte_cnt_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.214    uart/byte_cnt_reg[3]_i_18_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.453 r  uart/byte_cnt_reg[3]_i_13/O[2]
                         net (fo=5, routed)           1.024     9.478    uart/byte_cnt_reg[3]_i_13_n_5
    SLICE_X4Y39          LUT4 (Prop_lut4_I0_O)        0.302     9.780 r  uart/byte_cnt[3]_i_16/O
                         net (fo=1, routed)           0.000     9.780    uart/byte_cnt[3]_i_16_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.360 r  uart/byte_cnt_reg[3]_i_12/O[2]
                         net (fo=1, routed)           0.639    10.998    uart/byte_cnt_reg[3]_i_12_n_5
    SLICE_X5Y40          LUT2 (Prop_lut2_I1_O)        0.302    11.300 r  uart/byte_cnt[3]_i_11/O
                         net (fo=1, routed)           0.000    11.300    uart/byte_cnt[3]_i_11_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.547 r  uart/byte_cnt_reg[3]_i_4/O[0]
                         net (fo=10, routed)          0.863    12.410    uart/byte_cnt_reg[3]_i_4_n_7
    SLICE_X3Y40          LUT5 (Prop_lut5_I4_O)        0.327    12.737 r  uart/val_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    12.737    uart/val_reg[3]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  uart/val_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/byte_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.724ns  (logic 5.416ns (42.565%)  route 7.308ns (57.435%))
  Logic Levels:           18  (CARRY4=11 FDRE=1 LUT2=3 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE                         0.000     0.000 r  uart/byte_cnt_reg[1]/C
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/byte_cnt_reg[1]/Q
                         net (fo=1, routed)           0.593     1.111    uart/byte_cnt_reg_n_0_[1]
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.748 r  uart/byte_cnt_reg[3]_i_5/CO[3]
                         net (fo=37, routed)          2.356     4.104    uart/byte_cnt_reg[3]_i_5_n_0
    SLICE_X3Y32          LUT2 (Prop_lut2_I0_O)        0.124     4.228 r  uart/byte_cnt[3]_i_136/O
                         net (fo=1, routed)           0.000     4.228    uart/byte_cnt[3]_i_136_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.778 r  uart/byte_cnt_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000     4.778    uart/byte_cnt_reg[3]_i_131_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.112 r  uart/byte_cnt_reg[3]_i_128/O[1]
                         net (fo=2, routed)           0.972     6.084    uart/byte_cnt_reg[3]_i_128_n_6
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.303     6.387 r  uart/byte_cnt[3]_i_119/O
                         net (fo=2, routed)           0.846     7.233    uart/byte_cnt[3]_i_119_n_0
    SLICE_X4Y32          LUT4 (Prop_lut4_I3_O)        0.124     7.357 r  uart/byte_cnt[3]_i_123/O
                         net (fo=1, routed)           0.000     7.357    uart/byte_cnt[3]_i_123_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.758 r  uart/byte_cnt_reg[3]_i_99/CO[3]
                         net (fo=1, routed)           0.000     7.758    uart/byte_cnt_reg[3]_i_99_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  uart/byte_cnt_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.872    uart/byte_cnt_reg[3]_i_71_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  uart/byte_cnt_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.986    uart/byte_cnt_reg[3]_i_47_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.100 r  uart/byte_cnt_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.100    uart/byte_cnt_reg[3]_i_28_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.214 r  uart/byte_cnt_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.214    uart/byte_cnt_reg[3]_i_18_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.453 r  uart/byte_cnt_reg[3]_i_13/O[2]
                         net (fo=5, routed)           1.024     9.478    uart/byte_cnt_reg[3]_i_13_n_5
    SLICE_X4Y39          LUT4 (Prop_lut4_I0_O)        0.302     9.780 r  uart/byte_cnt[3]_i_16/O
                         net (fo=1, routed)           0.000     9.780    uart/byte_cnt[3]_i_16_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.360 r  uart/byte_cnt_reg[3]_i_12/O[2]
                         net (fo=1, routed)           0.639    10.998    uart/byte_cnt_reg[3]_i_12_n_5
    SLICE_X5Y40          LUT2 (Prop_lut2_I1_O)        0.302    11.300 r  uart/byte_cnt[3]_i_11/O
                         net (fo=1, routed)           0.000    11.300    uart/byte_cnt[3]_i_11_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.547 r  uart/byte_cnt_reg[3]_i_4/O[0]
                         net (fo=10, routed)          0.878    12.425    uart/byte_cnt_reg[3]_i_4_n_7
    SLICE_X2Y40          LUT5 (Prop_lut5_I0_O)        0.299    12.724 r  uart/byte_cnt[0]_i_1/O
                         net (fo=2, routed)           0.000    12.724    uart/byte_cnt[0]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  uart/byte_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/byte_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.714ns  (logic 5.416ns (42.599%)  route 7.298ns (57.401%))
  Logic Levels:           18  (CARRY4=11 FDRE=1 LUT2=3 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE                         0.000     0.000 r  uart/byte_cnt_reg[1]/C
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/byte_cnt_reg[1]/Q
                         net (fo=1, routed)           0.593     1.111    uart/byte_cnt_reg_n_0_[1]
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.748 r  uart/byte_cnt_reg[3]_i_5/CO[3]
                         net (fo=37, routed)          2.356     4.104    uart/byte_cnt_reg[3]_i_5_n_0
    SLICE_X3Y32          LUT2 (Prop_lut2_I0_O)        0.124     4.228 r  uart/byte_cnt[3]_i_136/O
                         net (fo=1, routed)           0.000     4.228    uart/byte_cnt[3]_i_136_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.778 r  uart/byte_cnt_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000     4.778    uart/byte_cnt_reg[3]_i_131_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.112 r  uart/byte_cnt_reg[3]_i_128/O[1]
                         net (fo=2, routed)           0.972     6.084    uart/byte_cnt_reg[3]_i_128_n_6
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.303     6.387 r  uart/byte_cnt[3]_i_119/O
                         net (fo=2, routed)           0.846     7.233    uart/byte_cnt[3]_i_119_n_0
    SLICE_X4Y32          LUT4 (Prop_lut4_I3_O)        0.124     7.357 r  uart/byte_cnt[3]_i_123/O
                         net (fo=1, routed)           0.000     7.357    uart/byte_cnt[3]_i_123_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.758 r  uart/byte_cnt_reg[3]_i_99/CO[3]
                         net (fo=1, routed)           0.000     7.758    uart/byte_cnt_reg[3]_i_99_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  uart/byte_cnt_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.872    uart/byte_cnt_reg[3]_i_71_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  uart/byte_cnt_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.986    uart/byte_cnt_reg[3]_i_47_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.100 r  uart/byte_cnt_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.100    uart/byte_cnt_reg[3]_i_28_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.214 r  uart/byte_cnt_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.214    uart/byte_cnt_reg[3]_i_18_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.453 r  uart/byte_cnt_reg[3]_i_13/O[2]
                         net (fo=5, routed)           1.024     9.478    uart/byte_cnt_reg[3]_i_13_n_5
    SLICE_X4Y39          LUT4 (Prop_lut4_I0_O)        0.302     9.780 r  uart/byte_cnt[3]_i_16/O
                         net (fo=1, routed)           0.000     9.780    uart/byte_cnt[3]_i_16_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.360 r  uart/byte_cnt_reg[3]_i_12/O[2]
                         net (fo=1, routed)           0.639    10.998    uart/byte_cnt_reg[3]_i_12_n_5
    SLICE_X5Y40          LUT2 (Prop_lut2_I1_O)        0.302    11.300 r  uart/byte_cnt[3]_i_11/O
                         net (fo=1, routed)           0.000    11.300    uart/byte_cnt[3]_i_11_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.547 r  uart/byte_cnt_reg[3]_i_4/O[0]
                         net (fo=10, routed)          0.868    12.415    uart/byte_cnt_reg[3]_i_4_n_7
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.299    12.714 r  uart/byte_cnt[1]_i_1/O
                         net (fo=2, routed)           0.000    12.714    uart/byte_cnt[1]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  uart/byte_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/val_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.709ns  (logic 5.416ns (42.615%)  route 7.293ns (57.385%))
  Logic Levels:           18  (CARRY4=11 FDRE=1 LUT2=3 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE                         0.000     0.000 r  uart/byte_cnt_reg[1]/C
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/byte_cnt_reg[1]/Q
                         net (fo=1, routed)           0.593     1.111    uart/byte_cnt_reg_n_0_[1]
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.748 r  uart/byte_cnt_reg[3]_i_5/CO[3]
                         net (fo=37, routed)          2.356     4.104    uart/byte_cnt_reg[3]_i_5_n_0
    SLICE_X3Y32          LUT2 (Prop_lut2_I0_O)        0.124     4.228 r  uart/byte_cnt[3]_i_136/O
                         net (fo=1, routed)           0.000     4.228    uart/byte_cnt[3]_i_136_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.778 r  uart/byte_cnt_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000     4.778    uart/byte_cnt_reg[3]_i_131_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.112 r  uart/byte_cnt_reg[3]_i_128/O[1]
                         net (fo=2, routed)           0.972     6.084    uart/byte_cnt_reg[3]_i_128_n_6
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.303     6.387 r  uart/byte_cnt[3]_i_119/O
                         net (fo=2, routed)           0.846     7.233    uart/byte_cnt[3]_i_119_n_0
    SLICE_X4Y32          LUT4 (Prop_lut4_I3_O)        0.124     7.357 r  uart/byte_cnt[3]_i_123/O
                         net (fo=1, routed)           0.000     7.357    uart/byte_cnt[3]_i_123_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.758 r  uart/byte_cnt_reg[3]_i_99/CO[3]
                         net (fo=1, routed)           0.000     7.758    uart/byte_cnt_reg[3]_i_99_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  uart/byte_cnt_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000     7.872    uart/byte_cnt_reg[3]_i_71_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  uart/byte_cnt_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.986    uart/byte_cnt_reg[3]_i_47_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.100 r  uart/byte_cnt_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.100    uart/byte_cnt_reg[3]_i_28_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.214 r  uart/byte_cnt_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.214    uart/byte_cnt_reg[3]_i_18_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.453 r  uart/byte_cnt_reg[3]_i_13/O[2]
                         net (fo=5, routed)           1.024     9.478    uart/byte_cnt_reg[3]_i_13_n_5
    SLICE_X4Y39          LUT4 (Prop_lut4_I0_O)        0.302     9.780 r  uart/byte_cnt[3]_i_16/O
                         net (fo=1, routed)           0.000     9.780    uart/byte_cnt[3]_i_16_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.360 r  uart/byte_cnt_reg[3]_i_12/O[2]
                         net (fo=1, routed)           0.639    10.998    uart/byte_cnt_reg[3]_i_12_n_5
    SLICE_X5Y40          LUT2 (Prop_lut2_I1_O)        0.302    11.300 r  uart/byte_cnt[3]_i_11/O
                         net (fo=1, routed)           0.000    11.300    uart/byte_cnt[3]_i_11_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.547 r  uart/byte_cnt_reg[3]_i_4/O[0]
                         net (fo=10, routed)          0.863    12.410    uart/byte_cnt_reg[3]_i_4_n_7
    SLICE_X3Y40          LUT5 (Prop_lut5_I4_O)        0.299    12.709 r  uart/val_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.709    uart/val_reg[0]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  uart/val_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/val_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/val_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE                         0.000     0.000 r  uart/val_reg_reg[5]/C
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/val_reg_reg[5]/Q
                         net (fo=2, routed)           0.168     0.309    uart/val_reg_reg_n_0_[5]
    SLICE_X1Y40          LUT6 (Prop_lut6_I0_O)        0.045     0.354 r  uart/val_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.354    uart/val_reg[5]_i_1_n_0
    SLICE_X1Y40          FDRE                                         r  uart/val_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/start_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE                         0.000     0.000 r  uart/start_cnt_reg[2]/C
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/start_cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    uart/start_cnt_reg_n_0_[2]
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  uart/start_cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    uart/start_cnt_reg[0]_i_1_n_5
    SLICE_X0Y42          FDRE                                         r  uart/start_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/start_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/start_cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE                         0.000     0.000 r  uart/start_cnt_reg[6]/C
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/start_cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    uart/start_cnt_reg_n_0_[6]
    SLICE_X0Y43          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  uart/start_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    uart/start_cnt_reg[4]_i_1_n_5
    SLICE_X0Y43          FDRE                                         r  uart/start_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/start_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/start_cnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE                         0.000     0.000 r  uart/start_cnt_reg[14]/C
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/start_cnt_reg[14]/Q
                         net (fo=2, routed)           0.133     0.274    uart/start_cnt_reg[14]
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  uart/start_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    uart/start_cnt_reg[12]_i_1_n_5
    SLICE_X0Y45          FDRE                                         r  uart/start_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/start_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/start_cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE                         0.000     0.000 r  uart/start_cnt_reg[10]/C
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/start_cnt_reg[10]/Q
                         net (fo=3, routed)           0.134     0.275    uart/start_cnt_reg[10]
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  uart/start_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    uart/start_cnt_reg[8]_i_1_n_5
    SLICE_X0Y44          FDRE                                         r  uart/start_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/start_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/start_cnt_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE                         0.000     0.000 r  uart/start_cnt_reg[22]/C
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/start_cnt_reg[22]/Q
                         net (fo=2, routed)           0.134     0.275    uart/start_cnt_reg[22]
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  uart/start_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    uart/start_cnt_reg[20]_i_1_n_5
    SLICE_X0Y47          FDRE                                         r  uart/start_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/start_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/start_cnt_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE                         0.000     0.000 r  uart/start_cnt_reg[26]/C
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/start_cnt_reg[26]/Q
                         net (fo=2, routed)           0.134     0.275    uart/start_cnt_reg[26]
    SLICE_X0Y48          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  uart/start_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    uart/start_cnt_reg[24]_i_1_n_5
    SLICE_X0Y48          FDRE                                         r  uart/start_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/start_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/start_cnt_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE                         0.000     0.000 r  uart/start_cnt_reg[30]/C
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/start_cnt_reg[30]/Q
                         net (fo=2, routed)           0.134     0.275    uart/start_cnt_reg[30]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  uart/start_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    uart/start_cnt_reg[28]_i_1_n_5
    SLICE_X0Y49          FDRE                                         r  uart/start_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/start_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE                         0.000     0.000 r  uart/start_cnt_reg[2]/C
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/start_cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    uart/start_cnt_reg_n_0_[2]
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  uart/start_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    uart/start_cnt_reg[0]_i_1_n_4
    SLICE_X0Y42          FDRE                                         r  uart/start_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/start_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/start_cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE                         0.000     0.000 r  uart/start_cnt_reg[6]/C
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/start_cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    uart/start_cnt_reg_n_0_[6]
    SLICE_X0Y43          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  uart/start_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    uart/start_cnt_reg[4]_i_1_n_4
    SLICE_X0Y43          FDRE                                         r  uart/start_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------





