// Seed: 1852761728
module module_0 (
    .id_11(id_1),
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_12;
endmodule
module module_1 (
    input wor id_0
);
  task id_2;
    output id_3;
    id_3 = 1;
  endtask
  always id_2 <= id_2 - id_3;
  always begin
    id_2 = 1'h0;
  end
  supply1 id_4;
  assign id_4 = 1;
  wire id_5;
  wire id_6;
  assign id_4 = 1;
  module_0(
      id_4, id_6, id_4, id_4, id_6, id_4, id_5, id_5, id_4, id_6
  );
  wire id_7;
  integer id_8;
  supply1 id_9 = 1;
endmodule
