

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Fri May 10 12:33:26 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_8 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       72|       72|  0.720 us|  0.720 us|   73|   73|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 34 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 35 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 36 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add27418_loc = alloca i64 1"   --->   Operation 37 'alloca' 'add27418_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add33720_loc = alloca i64 1"   --->   Operation 38 'alloca' 'add33720_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add21323_loc = alloca i64 1"   --->   Operation 39 'alloca' 'add21323_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add301_125_loc = alloca i64 1"   --->   Operation 40 'alloca' 'add301_125_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add239_127_loc = alloca i64 1"   --->   Operation 41 'alloca' 'add239_127_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add371_129_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add371_129_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add118_113_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add118_113_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add131_114_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add131_114_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add151_115_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add151_115_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add180_116_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add180_116_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 47 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 48 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 49 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 50 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 51 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 52 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 53 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 54 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 55 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arg1_r_9_loc = alloca i64 1"   --->   Operation 56 'alloca' 'arg1_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%out1_w = alloca i64 1" [d3.cpp:12]   --->   Operation 57 'alloca' 'out1_w' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arr = alloca i64 1" [d3.cpp:13]   --->   Operation 58 'alloca' 'arr' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arr_1 = alloca i64 1" [d3.cpp:13]   --->   Operation 59 'alloca' 'arr_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d3.cpp:17]   --->   Operation 60 'partselect' 'trunc_ln17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d3.cpp:126]   --->   Operation 61 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i62 %trunc_ln17_1" [d3.cpp:17]   --->   Operation 62 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln17" [d3.cpp:17]   --->   Operation 63 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 64 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 65 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 65 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 66 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 66 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 67 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 67 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 68 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 68 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 69 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 70 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 71 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 72 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr, i64 %arr_1"   --->   Operation 72 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln17_1, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d3.cpp:17]   --->   Operation 73 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr, i64 %arr_1"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 75 [1/2] (1.22ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln17_1, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d3.cpp:17]   --->   Operation 75 'call' 'call_ln17' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.42>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%arg1_r_9_loc_load = load i32 %arg1_r_9_loc"   --->   Operation 76 'load' 'arg1_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : [1/1] (0.57ns)   --->   Input mux for Operation 77 '%mul16 = mul i32 %arg1_r_9_loc_load, i32 38'
ST_12 : Operation 77 [1/1] (2.84ns)   --->   "%mul16 = mul i32 %arg1_r_9_loc_load, i32 38"   --->   Operation 77 'mul' 'mul16' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 0.77>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i32 %arg1_r_8_loc"   --->   Operation 78 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i32 %arg1_r_7_loc"   --->   Operation 79 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i32 %arg1_r_6_loc"   --->   Operation 80 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i32 %arg1_r_5_loc"   --->   Operation 81 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i32 %arg1_r_4_loc"   --->   Operation 82 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%empty_26 = trunc i32 %arg1_r_4_loc_load"   --->   Operation 83 'trunc' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i32 %arg1_r_3_loc"   --->   Operation 84 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i32 %arg1_r_2_loc"   --->   Operation 85 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i32 %arg1_r_1_loc"   --->   Operation 86 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%empty_27 = trunc i32 %arg1_r_5_loc_load"   --->   Operation 87 'trunc' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%empty_28 = trunc i32 %arg1_r_7_loc_load"   --->   Operation 88 'trunc' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 89 [2/2] (0.77ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, i64 %arr_1, i64 %arr, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %mul16, i32 %arg1_r_1_loc_load, i32 %mul16"   --->   Operation 89 'call' 'call_ln0' <Predicate = true> <Delay = 0.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i32 %arg1_r_8_loc_load" [d3.cpp:50]   --->   Operation 90 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln50_1 = trunc i32 %arg1_r_6_loc_load" [d3.cpp:50]   --->   Operation 91 'trunc' 'trunc_ln50_1' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 3.42>
ST_14 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, i64 %arr_1, i64 %arr, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %mul16, i32 %arg1_r_1_loc_load, i32 %mul16"   --->   Operation 92 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : [1/1] (0.57ns)   --->   Input mux for Operation 93 '%mul45 = mul i32 %arg1_r_8_loc_load, i32 19'
ST_14 : Operation 93 [1/1] (2.84ns)   --->   "%mul45 = mul i32 %arg1_r_8_loc_load, i32 19"   --->   Operation 93 'mul' 'mul45' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.42>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 0"   --->   Operation 94 'getelementptr' 'arr_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 0"   --->   Operation 95 'getelementptr' 'arr_1_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%conv46 = zext i32 %mul45"   --->   Operation 96 'zext' 'conv46' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "%arr_1_addr_1 = getelementptr i64 %arr_1, i64 0, i64 1" [d3.cpp:40]   --->   Operation 97 'getelementptr' 'arr_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 98 [2/2] (0.67ns)   --->   "%arr_1_load = load i3 %arr_1_addr_1" [d3.cpp:40]   --->   Operation 98 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%arr_addr_4 = getelementptr i64 %arr, i64 0, i64 1"   --->   Operation 99 'getelementptr' 'arr_addr_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%conv153 = zext i32 %arg1_r_8_loc_load"   --->   Operation 100 'zext' 'conv153' <Predicate = true> <Delay = 0.00>
ST_15 : [1/1] (0.88ns)   --->   Input mux for Operation 101 '%mul157 = mul i64 %conv46, i64 %conv153'
ST_15 : Operation 101 [1/1] (2.53ns)   --->   "%mul157 = mul i64 %conv46, i64 %conv153"   --->   Operation 101 'mul' 'mul157' <Predicate = true> <Delay = 2.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 102 [2/2] (0.67ns)   --->   "%arr_load_3 = load i3 %arr_addr" [d3.cpp:60]   --->   Operation 102 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_15 : Operation 103 [2/2] (0.67ns)   --->   "%arr_1_load_4 = load i3 %arr_1_addr" [d3.cpp:61]   --->   Operation 103 'load' 'arr_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_15 : Operation 104 [2/2] (0.67ns)   --->   "%arr_load_4 = load i3 %arr_addr_4" [d3.cpp:62]   --->   Operation 104 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 16 <SV = 15> <Delay = 4.93>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i32 %arg1_r_loc"   --->   Operation 105 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln40_6 = zext i32 %mul45" [d3.cpp:40]   --->   Operation 106 'zext' 'zext_ln40_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln40_7 = zext i32 %arg1_r_7_loc_load" [d3.cpp:40]   --->   Operation 107 'zext' 'zext_ln40_7' <Predicate = true> <Delay = 0.00>
ST_16 : [1/1] (0.73ns)   --->   Input mux for Operation 108 '%mul_ln40_1 = mul i63 %zext_ln40_6, i63 %zext_ln40_7'
ST_16 : Operation 108 [1/1] (2.68ns)   --->   "%mul_ln40_1 = mul i63 %zext_ln40_6, i63 %zext_ln40_7" [d3.cpp:40]   --->   Operation 108 'mul' 'mul_ln40_1' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_1, i1 0" [d3.cpp:40]   --->   Operation 109 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 110 [1/2] (0.67ns)   --->   "%arr_1_load = load i3 %arr_1_addr_1" [d3.cpp:40]   --->   Operation 110 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_16 : Operation 111 [1/1] (1.08ns)   --->   "%add_ln40 = add i64 %arr_1_load, i64 %shl_ln1" [d3.cpp:40]   --->   Operation 111 'add' 'add_ln40' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "%arr_addr_1 = getelementptr i64 %arr, i64 0, i64 2" [d3.cpp:40]   --->   Operation 112 'getelementptr' 'arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 113 [2/2] (0.67ns)   --->   "%arr_load = load i3 %arr_addr_1" [d3.cpp:40]   --->   Operation 113 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_16 : Operation 114 [1/2] (0.67ns)   --->   "%arr_load_3 = load i3 %arr_addr" [d3.cpp:60]   --->   Operation 114 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_16 : Operation 115 [1/2] (0.67ns)   --->   "%arr_1_load_4 = load i3 %arr_1_addr" [d3.cpp:61]   --->   Operation 115 'load' 'arr_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_16 : Operation 116 [1/2] (0.67ns)   --->   "%arr_load_4 = load i3 %arr_addr_4" [d3.cpp:62]   --->   Operation 116 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_16 : Operation 117 [2/2] (0.42ns)   --->   "%call_ln40 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7, i64 %add_ln40, i64 %arr_load_4, i64 %arr_1_load_4, i64 %arr_load_3, i32 %arg1_r_loc_load, i32 %arg1_r_2_loc_load, i31 %trunc_ln50, i31 %trunc_ln50_1, i31 %empty_28, i31 %empty_27, i31 %empty_26, i32 %arg1_r_3_loc_load, i32 %arg1_r_1_loc_load, i64 %mul157, i64 %add180_116_loc, i64 %add151_115_loc, i64 %add131_114_loc, i64 %add118_113_loc" [d3.cpp:40]   --->   Operation 117 'call' 'call_ln40' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 3.42>
ST_17 : Operation 118 [1/1] (0.00ns)   --->   "%arr_1_addr_2 = getelementptr i64 %arr_1, i64 0, i64 2" [d3.cpp:40]   --->   Operation 118 'getelementptr' 'arr_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%arr_addr_2 = getelementptr i64 %arr, i64 0, i64 3" [d3.cpp:40]   --->   Operation 119 'getelementptr' 'arr_addr_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%arr_1_addr_3 = getelementptr i64 %arr_1, i64 0, i64 3" [d3.cpp:40]   --->   Operation 120 'getelementptr' 'arr_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%arr_addr_3 = getelementptr i64 %arr, i64 0, i64 4" [d3.cpp:40]   --->   Operation 121 'getelementptr' 'arr_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 122 [1/2] (0.67ns)   --->   "%arr_load = load i3 %arr_addr_1" [d3.cpp:40]   --->   Operation 122 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_17 : Operation 123 [2/2] (0.67ns)   --->   "%arr_1_load_1 = load i3 %arr_1_addr_2" [d3.cpp:40]   --->   Operation 123 'load' 'arr_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_17 : Operation 124 [2/2] (0.67ns)   --->   "%arr_load_1 = load i3 %arr_addr_2" [d3.cpp:40]   --->   Operation 124 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_17 : Operation 125 [2/2] (0.67ns)   --->   "%arr_1_load_2 = load i3 %arr_1_addr_3" [d3.cpp:40]   --->   Operation 125 'load' 'arr_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_17 : Operation 126 [2/2] (0.67ns)   --->   "%arr_load_2 = load i3 %arr_addr_3" [d3.cpp:40]   --->   Operation 126 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_17 : Operation 127 [1/2] (0.00ns)   --->   "%call_ln40 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7, i64 %add_ln40, i64 %arr_load_4, i64 %arr_1_load_4, i64 %arr_load_3, i32 %arg1_r_loc_load, i32 %arg1_r_2_loc_load, i31 %trunc_ln50, i31 %trunc_ln50_1, i31 %empty_28, i31 %empty_27, i31 %empty_26, i32 %arg1_r_3_loc_load, i32 %arg1_r_1_loc_load, i64 %mul157, i64 %add180_116_loc, i64 %add151_115_loc, i64 %add131_114_loc, i64 %add118_113_loc" [d3.cpp:40]   --->   Operation 127 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : [1/1] (0.57ns)   --->   Input mux for Operation 128 '%mul219 = mul i32 %arg1_r_7_loc_load, i32 38'
ST_17 : Operation 128 [1/1] (2.84ns)   --->   "%mul219 = mul i32 %arg1_r_7_loc_load, i32 38"   --->   Operation 128 'mul' 'mul219' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (0.57ns)   --->   Input mux for Operation 129 '%mul244 = mul i32 %arg1_r_6_loc_load, i32 19'
ST_17 : Operation 129 [1/1] (2.84ns)   --->   "%mul244 = mul i32 %arg1_r_6_loc_load, i32 19"   --->   Operation 129 'mul' 'mul244' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (0.57ns)   --->   Input mux for Operation 130 '%mul316 = mul i32 %arg1_r_5_loc_load, i32 38'
ST_17 : Operation 130 [1/1] (2.84ns)   --->   "%mul316 = mul i32 %arg1_r_5_loc_load, i32 38"   --->   Operation 130 'mul' 'mul316' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.93>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "%conv17 = zext i32 %mul16"   --->   Operation 131 'zext' 'conv17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i32 %arg1_r_7_loc_load" [d3.cpp:40]   --->   Operation 132 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 133 [1/1] (0.00ns)   --->   "%arr_1_addr_4 = getelementptr i64 %arr_1, i64 0, i64 4"   --->   Operation 133 'getelementptr' 'arr_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln50 = shl i32 %arg1_r_9_loc_load, i32 1" [d3.cpp:50]   --->   Operation 134 'shl' 'shl_ln50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i32 %shl_ln50" [d3.cpp:50]   --->   Operation 135 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i32 %arg1_r_6_loc_load" [d3.cpp:40]   --->   Operation 136 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln40_8 = zext i32 %arg1_r_6_loc_load" [d3.cpp:40]   --->   Operation 137 'zext' 'zext_ln40_8' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.73ns)   --->   Input mux for Operation 138 '%mul_ln40 = mul i63 %zext_ln40_6, i63 %zext_ln40_8'
ST_18 : Operation 138 [1/1] (2.68ns)   --->   "%mul_ln40 = mul i63 %zext_ln40_6, i63 %zext_ln40_8" [d3.cpp:40]   --->   Operation 138 'mul' 'mul_ln40' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%shl_ln40_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40, i1 0" [d3.cpp:40]   --->   Operation 139 'bitconcatenate' 'shl_ln40_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i32 %arg1_r_5_loc_load" [d3.cpp:40]   --->   Operation 140 'zext' 'zext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln40_9 = zext i32 %arg1_r_5_loc_load" [d3.cpp:40]   --->   Operation 141 'zext' 'zext_ln40_9' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.73ns)   --->   Input mux for Operation 142 '%mul_ln40_2 = mul i63 %zext_ln40_6, i63 %zext_ln40_9'
ST_18 : Operation 142 [1/1] (2.68ns)   --->   "%mul_ln40_2 = mul i63 %zext_ln40_6, i63 %zext_ln40_9" [d3.cpp:40]   --->   Operation 142 'mul' 'mul_ln40_2' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln40_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_2, i1 0" [d3.cpp:40]   --->   Operation 143 'bitconcatenate' 'shl_ln40_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i32 %arg1_r_4_loc_load" [d3.cpp:40]   --->   Operation 144 'zext' 'zext_ln40_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln40_10 = zext i32 %arg1_r_4_loc_load" [d3.cpp:40]   --->   Operation 145 'zext' 'zext_ln40_10' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.73ns)   --->   Input mux for Operation 146 '%mul_ln40_3 = mul i63 %zext_ln40_6, i63 %zext_ln40_10'
ST_18 : Operation 146 [1/1] (2.68ns)   --->   "%mul_ln40_3 = mul i63 %zext_ln40_6, i63 %zext_ln40_10" [d3.cpp:40]   --->   Operation 146 'mul' 'mul_ln40_3' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln40_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_3, i1 0" [d3.cpp:40]   --->   Operation 147 'bitconcatenate' 'shl_ln40_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i32 %arg1_r_3_loc_load" [d3.cpp:40]   --->   Operation 148 'zext' 'zext_ln40_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln40_11 = zext i32 %arg1_r_3_loc_load" [d3.cpp:40]   --->   Operation 149 'zext' 'zext_ln40_11' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.73ns)   --->   Input mux for Operation 150 '%mul_ln40_4 = mul i63 %zext_ln40_6, i63 %zext_ln40_11'
ST_18 : Operation 150 [1/1] (2.68ns)   --->   "%mul_ln40_4 = mul i63 %zext_ln40_6, i63 %zext_ln40_11" [d3.cpp:40]   --->   Operation 150 'mul' 'mul_ln40_4' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln40_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_4, i1 0" [d3.cpp:40]   --->   Operation 151 'bitconcatenate' 'shl_ln40_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln40_5 = zext i32 %arg1_r_2_loc_load" [d3.cpp:40]   --->   Operation 152 'zext' 'zext_ln40_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln40_12 = zext i32 %arg1_r_2_loc_load" [d3.cpp:40]   --->   Operation 153 'zext' 'zext_ln40_12' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.73ns)   --->   Input mux for Operation 154 '%mul_ln40_5 = mul i63 %zext_ln40_6, i63 %zext_ln40_12'
ST_18 : Operation 154 [1/1] (2.68ns)   --->   "%mul_ln40_5 = mul i63 %zext_ln40_6, i63 %zext_ln40_12" [d3.cpp:40]   --->   Operation 154 'mul' 'mul_ln40_5' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln40_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_5, i1 0" [d3.cpp:40]   --->   Operation 155 'bitconcatenate' 'shl_ln40_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i32 %arg1_r_loc_load" [d3.cpp:50]   --->   Operation 156 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.88ns)   --->   Input mux for Operation 157 '%mul_ln50 = mul i64 %zext_ln50, i64 %zext_ln50_1'
ST_18 : Operation 157 [1/1] (2.53ns)   --->   "%mul_ln50 = mul i64 %zext_ln50, i64 %zext_ln50_1" [d3.cpp:50]   --->   Operation 157 'mul' 'mul_ln50' <Predicate = true> <Delay = 2.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i32 %arg1_r_1_loc_load" [d3.cpp:50]   --->   Operation 158 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln50_1 = shl i32 %arg1_r_8_loc_load, i32 1" [d3.cpp:50]   --->   Operation 159 'shl' 'shl_ln50_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i32 %shl_ln50_1" [d3.cpp:50]   --->   Operation 160 'zext' 'zext_ln50_3' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.88ns)   --->   Input mux for Operation 161 '%mul_ln50_1 = mul i64 %zext_ln50_3, i64 %zext_ln50_2'
ST_18 : Operation 161 [1/1] (2.53ns)   --->   "%mul_ln50_1 = mul i64 %zext_ln50_3, i64 %zext_ln50_2" [d3.cpp:50]   --->   Operation 161 'mul' 'mul_ln50_1' <Predicate = true> <Delay = 2.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln50_2 = shl i32 %arg1_r_7_loc_load, i32 1" [d3.cpp:50]   --->   Operation 162 'shl' 'shl_ln50_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i32 %shl_ln50_2" [d3.cpp:50]   --->   Operation 163 'zext' 'zext_ln50_4' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.88ns)   --->   Input mux for Operation 164 '%mul_ln50_2 = mul i64 %zext_ln50_4, i64 %zext_ln40_5'
ST_18 : Operation 164 [1/1] (2.53ns)   --->   "%mul_ln50_2 = mul i64 %zext_ln50_4, i64 %zext_ln40_5" [d3.cpp:50]   --->   Operation 164 'mul' 'mul_ln50_2' <Predicate = true> <Delay = 2.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 165 [1/1] (0.00ns)   --->   "%shl_ln50_3 = shl i32 %arg1_r_6_loc_load, i32 1" [d3.cpp:50]   --->   Operation 165 'shl' 'shl_ln50_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln50_5 = zext i32 %shl_ln50_3" [d3.cpp:50]   --->   Operation 166 'zext' 'zext_ln50_5' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.88ns)   --->   Input mux for Operation 167 '%mul_ln50_3 = mul i64 %zext_ln50_5, i64 %zext_ln40_4'
ST_18 : Operation 167 [1/1] (2.53ns)   --->   "%mul_ln50_3 = mul i64 %zext_ln50_5, i64 %zext_ln40_4" [d3.cpp:50]   --->   Operation 167 'mul' 'mul_ln50_3' <Predicate = true> <Delay = 2.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 168 [1/1] (0.00ns)   --->   "%shl_ln50_4 = shl i32 %arg1_r_5_loc_load, i32 1" [d3.cpp:50]   --->   Operation 168 'shl' 'shl_ln50_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln50_6 = zext i32 %shl_ln50_4" [d3.cpp:50]   --->   Operation 169 'zext' 'zext_ln50_6' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.88ns)   --->   Input mux for Operation 170 '%mul_ln50_4 = mul i64 %zext_ln50_6, i64 %zext_ln40_3'
ST_18 : Operation 170 [1/1] (2.53ns)   --->   "%mul_ln50_4 = mul i64 %zext_ln50_6, i64 %zext_ln40_3" [d3.cpp:50]   --->   Operation 170 'mul' 'mul_ln50_4' <Predicate = true> <Delay = 2.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 171 [1/1] (1.08ns)   --->   "%add_ln40_1 = add i64 %arr_load, i64 %shl_ln40_1" [d3.cpp:40]   --->   Operation 171 'add' 'add_ln40_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 172 [1/2] (0.67ns)   --->   "%arr_1_load_1 = load i3 %arr_1_addr_2" [d3.cpp:40]   --->   Operation 172 'load' 'arr_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_18 : Operation 173 [1/1] (1.08ns)   --->   "%add_ln40_2 = add i64 %arr_1_load_1, i64 %shl_ln40_2" [d3.cpp:40]   --->   Operation 173 'add' 'add_ln40_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 174 [1/2] (0.67ns)   --->   "%arr_load_1 = load i3 %arr_addr_2" [d3.cpp:40]   --->   Operation 174 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_18 : Operation 175 [1/1] (1.08ns)   --->   "%add_ln40_3 = add i64 %arr_load_1, i64 %shl_ln40_3" [d3.cpp:40]   --->   Operation 175 'add' 'add_ln40_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 176 [1/2] (0.67ns)   --->   "%arr_1_load_2 = load i3 %arr_1_addr_3" [d3.cpp:40]   --->   Operation 176 'load' 'arr_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_18 : Operation 177 [1/1] (1.08ns)   --->   "%add_ln40_4 = add i64 %arr_1_load_2, i64 %shl_ln40_4" [d3.cpp:40]   --->   Operation 177 'add' 'add_ln40_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 178 [1/2] (0.67ns)   --->   "%arr_load_2 = load i3 %arr_addr_3" [d3.cpp:40]   --->   Operation 178 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_18 : Operation 179 [1/1] (1.08ns)   --->   "%add_ln40_5 = add i64 %arr_load_2, i64 %shl_ln40_5" [d3.cpp:40]   --->   Operation 179 'add' 'add_ln40_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 180 [2/2] (0.67ns)   --->   "%arr_1_load_3 = load i3 %arr_1_addr_4" [d3.cpp:50]   --->   Operation 180 'load' 'arr_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_18 : Operation 181 [1/1] (1.08ns)   --->   "%add_ln50 = add i64 %mul_ln50_2, i64 %mul_ln50_1" [d3.cpp:50]   --->   Operation 181 'add' 'add_ln50' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_1 = add i64 %mul_ln50_3, i64 %mul_ln50" [d3.cpp:50]   --->   Operation 182 'add' 'add_ln50_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 183 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_2 = add i64 %add_ln50_1, i64 %mul_ln50_4" [d3.cpp:50]   --->   Operation 183 'add' 'add_ln50_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln50_2 = trunc i64 %add_ln50" [d3.cpp:50]   --->   Operation 184 'trunc' 'trunc_ln50_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln50_3 = trunc i64 %add_ln50_2" [d3.cpp:50]   --->   Operation 185 'trunc' 'trunc_ln50_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%add118_113_loc_load = load i64 %add118_113_loc"   --->   Operation 186 'load' 'add118_113_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.88ns)   --->   Input mux for Operation 187 '%mul202 = mul i64 %zext_ln40_3, i64 %zext_ln40_3'
ST_18 : Operation 187 [1/1] (2.53ns)   --->   "%mul202 = mul i64 %zext_ln40_3, i64 %zext_ln40_3" [d3.cpp:40]   --->   Operation 187 'mul' 'mul202' <Predicate = true> <Delay = 2.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [1/1] (0.00ns)   --->   "%conv206 = zext i32 %arg1_r_9_loc_load"   --->   Operation 188 'zext' 'conv206' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.88ns)   --->   Input mux for Operation 189 '%mul211 = mul i64 %conv17, i64 %conv206'
ST_18 : Operation 189 [1/1] (2.53ns)   --->   "%mul211 = mul i64 %conv17, i64 %conv206"   --->   Operation 189 'mul' 'mul211' <Predicate = true> <Delay = 2.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 190 [1/1] (0.00ns)   --->   "%conv220 = zext i32 %mul219"   --->   Operation 190 'zext' 'conv220' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.88ns)   --->   Input mux for Operation 191 '%mul221 = mul i64 %conv220, i64 %zext_ln40_1'
ST_18 : Operation 191 [1/1] (2.53ns)   --->   "%mul221 = mul i64 %conv220, i64 %zext_ln40_1" [d3.cpp:40]   --->   Operation 191 'mul' 'mul221' <Predicate = true> <Delay = 2.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 192 [1/1] (0.00ns)   --->   "%empty_29 = shl i32 %arg1_r_3_loc_load, i32 1"   --->   Operation 192 'shl' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 193 [1/1] (0.00ns)   --->   "%conv228 = zext i32 %empty_29"   --->   Operation 193 'zext' 'conv228' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.88ns)   --->   Input mux for Operation 194 '%mul229 = mul i64 %conv228, i64 %zext_ln50_1'
ST_18 : Operation 194 [1/1] (2.53ns)   --->   "%mul229 = mul i64 %conv228, i64 %zext_ln50_1" [d3.cpp:50]   --->   Operation 194 'mul' 'mul229' <Predicate = true> <Delay = 2.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "%empty_30 = shl i32 %arg1_r_2_loc_load, i32 1"   --->   Operation 195 'shl' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 196 [1/1] (0.00ns)   --->   "%conv236 = zext i32 %empty_30"   --->   Operation 196 'zext' 'conv236' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.88ns)   --->   Input mux for Operation 197 '%mul237 = mul i64 %conv236, i64 %zext_ln50_2'
ST_18 : Operation 197 [1/1] (2.53ns)   --->   "%mul237 = mul i64 %conv236, i64 %zext_ln50_2" [d3.cpp:50]   --->   Operation 197 'mul' 'mul237' <Predicate = true> <Delay = 2.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 198 [1/1] (0.00ns)   --->   "%conv245 = zext i32 %mul244"   --->   Operation 198 'zext' 'conv245' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.88ns)   --->   Input mux for Operation 199 '%mul246 = mul i64 %conv245, i64 %zext_ln40_1'
ST_18 : Operation 199 [1/1] (2.53ns)   --->   "%mul246 = mul i64 %conv245, i64 %zext_ln40_1" [d3.cpp:40]   --->   Operation 199 'mul' 'mul246' <Predicate = true> <Delay = 2.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.88ns)   --->   Input mux for Operation 200 '%mul254 = mul i64 %conv236, i64 %zext_ln50_1'
ST_18 : Operation 200 [1/1] (2.53ns)   --->   "%mul254 = mul i64 %conv236, i64 %zext_ln50_1" [d3.cpp:50]   --->   Operation 200 'mul' 'mul254' <Predicate = true> <Delay = 2.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 201 [1/1] (0.00ns)   --->   "%empty_31 = shl i32 %arg1_r_1_loc_load, i32 1"   --->   Operation 201 'shl' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 202 [1/1] (0.00ns)   --->   "%conv261 = zext i32 %empty_31"   --->   Operation 202 'zext' 'conv261' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.88ns)   --->   Input mux for Operation 203 '%mul262 = mul i64 %conv261, i64 %zext_ln50_2'
ST_18 : Operation 203 [1/1] (2.53ns)   --->   "%mul262 = mul i64 %conv261, i64 %zext_ln50_2" [d3.cpp:50]   --->   Operation 203 'mul' 'mul262' <Predicate = true> <Delay = 2.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 204 [1/1] (0.00ns)   --->   "%mul219_cast = zext i32 %mul219"   --->   Operation 204 'zext' 'mul219_cast' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.73ns)   --->   Input mux for Operation 205 '%mul2723744 = mul i63 %mul219_cast, i63 %zext_ln40_9'
ST_18 : Operation 205 [1/1] (2.68ns)   --->   "%mul2723744 = mul i63 %mul219_cast, i63 %zext_ln40_9" [d3.cpp:40]   --->   Operation 205 'mul' 'mul2723744' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 206 [1/1] (0.00ns)   --->   "%mul3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2723744, i1 0" [d3.cpp:40]   --->   Operation 206 'bitconcatenate' 'mul3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 207 [1/1] (0.00ns)   --->   "%mul244_cast = zext i32 %mul244"   --->   Operation 207 'zext' 'mul244_cast' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.73ns)   --->   Input mux for Operation 208 '%mul2823642 = mul i63 %mul244_cast, i63 %zext_ln40_9'
ST_18 : Operation 208 [1/1] (2.68ns)   --->   "%mul2823642 = mul i63 %mul244_cast, i63 %zext_ln40_9" [d3.cpp:40]   --->   Operation 208 'mul' 'mul2823642' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 209 [1/1] (0.00ns)   --->   "%mul4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2823642, i1 0" [d3.cpp:40]   --->   Operation 209 'bitconcatenate' 'mul4' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.88ns)   --->   Input mux for Operation 210 '%mul290 = mul i64 %conv261, i64 %zext_ln50_1'
ST_18 : Operation 210 [1/1] (2.53ns)   --->   "%mul290 = mul i64 %conv261, i64 %zext_ln50_1" [d3.cpp:50]   --->   Operation 210 'mul' 'mul290' <Predicate = true> <Delay = 2.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.88ns)   --->   Input mux for Operation 211 '%mul299 = mul i64 %conv220, i64 %zext_ln40_3'
ST_18 : Operation 211 [1/1] (2.53ns)   --->   "%mul299 = mul i64 %conv220, i64 %zext_ln40_3" [d3.cpp:40]   --->   Operation 211 'mul' 'mul299' <Predicate = true> <Delay = 2.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.73ns)   --->   Input mux for Operation 212 '%mul3093540 = mul i63 %mul244_cast, i63 %zext_ln40_10'
ST_18 : Operation 212 [1/1] (2.68ns)   --->   "%mul3093540 = mul i63 %mul244_cast, i63 %zext_ln40_10" [d3.cpp:40]   --->   Operation 212 'mul' 'mul3093540' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 213 [1/1] (0.00ns)   --->   "%mul5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3093540, i1 0" [d3.cpp:40]   --->   Operation 213 'bitconcatenate' 'mul5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "%conv317 = zext i32 %mul316"   --->   Operation 214 'zext' 'conv317' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.88ns)   --->   Input mux for Operation 215 '%mul318 = mul i64 %conv317, i64 %zext_ln40_2'
ST_18 : Operation 215 [1/1] (2.53ns)   --->   "%mul318 = mul i64 %conv317, i64 %zext_ln40_2" [d3.cpp:40]   --->   Operation 215 'mul' 'mul318' <Predicate = true> <Delay = 2.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.88ns)   --->   Input mux for Operation 216 '%mul325 = mul i64 %zext_ln50_1, i64 %zext_ln50_1'
ST_18 : Operation 216 [1/1] (2.53ns)   --->   "%mul325 = mul i64 %zext_ln50_1, i64 %zext_ln50_1" [d3.cpp:50]   --->   Operation 216 'mul' 'mul325' <Predicate = true> <Delay = 2.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.73ns)   --->   Input mux for Operation 217 '%mul3353438 = mul i63 %mul219_cast, i63 %zext_ln40_11'
ST_18 : Operation 217 [1/1] (2.68ns)   --->   "%mul3353438 = mul i63 %mul219_cast, i63 %zext_ln40_11" [d3.cpp:40]   --->   Operation 217 'mul' 'mul3353438' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%mul6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3353438, i1 0" [d3.cpp:40]   --->   Operation 218 'bitconcatenate' 'mul6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%empty_32 = shl i32 %arg1_r_4_loc_load, i32 1"   --->   Operation 219 'shl' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%conv343 = zext i32 %empty_32"   --->   Operation 220 'zext' 'conv343' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.88ns)   --->   Input mux for Operation 221 '%mul344 = mul i64 %conv343, i64 %zext_ln50_1'
ST_18 : Operation 221 [1/1] (2.53ns)   --->   "%mul344 = mul i64 %conv343, i64 %zext_ln50_1" [d3.cpp:50]   --->   Operation 221 'mul' 'mul344' <Predicate = true> <Delay = 2.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 222 [1/1] (0.00ns)   --->   "%empty_33 = shl i32 %arg1_r_3_loc_load, i32 2"   --->   Operation 222 'shl' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%conv352 = zext i32 %empty_33"   --->   Operation 223 'zext' 'conv352' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.88ns)   --->   Input mux for Operation 224 '%mul353 = mul i64 %conv352, i64 %zext_ln50_2'
ST_18 : Operation 224 [1/1] (2.53ns)   --->   "%mul353 = mul i64 %conv352, i64 %zext_ln50_2" [d3.cpp:50]   --->   Operation 224 'mul' 'mul353' <Predicate = true> <Delay = 2.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.88ns)   --->   Input mux for Operation 225 '%mul360 = mul i64 %zext_ln40_5, i64 %zext_ln40_5'
ST_18 : Operation 225 [1/1] (2.53ns)   --->   "%mul360 = mul i64 %zext_ln40_5, i64 %zext_ln40_5" [d3.cpp:40]   --->   Operation 225 'mul' 'mul360' <Predicate = true> <Delay = 2.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.88ns)   --->   Input mux for Operation 226 '%mul369 = mul i64 %conv220, i64 %zext_ln40'
ST_18 : Operation 226 [1/1] (2.53ns)   --->   "%mul369 = mul i64 %conv220, i64 %zext_ln40" [d3.cpp:40]   --->   Operation 226 'mul' 'mul369' <Predicate = true> <Delay = 2.53> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 227 [2/2] (0.42ns)   --->   "%call_ln40 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, i64 %add_ln40_1, i64 %add_ln40_2, i64 %add_ln40_4, i64 %add118_113_loc_load, i64 %add_ln40_5, i64 %add_ln40_3, i64 %mul202, i64 %mul211, i64 %mul254, i64 %mul262, i64 %mul3, i64 %mul246, i64 %mul318, i64 %mul325, i64 %mul6, i64 %mul5, i64 %mul353, i64 %mul360, i64 %mul369, i64 %mul344, i64 %mul4, i64 %mul290, i64 %mul299, i64 %mul229, i64 %mul237, i64 %mul221, i64 %add371_129_loc, i64 %add239_127_loc, i64 %add301_125_loc, i64 %add21323_loc, i64 %add33720_loc, i64 %add27418_loc, i64 %p_loc" [d3.cpp:40]   --->   Operation 227 'call' 'call_ln40' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 2.17>
ST_19 : Operation 228 [1/2] (0.67ns)   --->   "%arr_1_load_3 = load i3 %arr_1_addr_4" [d3.cpp:50]   --->   Operation 228 'load' 'arr_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_19 : Operation 229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_3 = add i64 %add_ln50_2, i64 %add_ln50" [d3.cpp:50]   --->   Operation 229 'add' 'add_ln50_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln50_4 = trunc i64 %arr_1_load_3" [d3.cpp:50]   --->   Operation 230 'trunc' 'trunc_ln50_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 231 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_4 = add i64 %arr_1_load_3, i64 %add_ln50_3" [d3.cpp:50]   --->   Operation 231 'add' 'add_ln50_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 232 [1/1] (0.67ns)   --->   "%store_ln50 = store i64 %add_ln50_4, i3 %arr_1_addr_4" [d3.cpp:50]   --->   Operation 232 'store' 'store_ln50' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_19 : Operation 233 [1/1] (0.00ns)   --->   "%add151_115_loc_load = load i64 %add151_115_loc"   --->   Operation 233 'load' 'add151_115_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 234 [1/1] (0.67ns)   --->   "%store_ln62 = store i64 %add151_115_loc_load, i3 %arr_addr_4" [d3.cpp:62]   --->   Operation 234 'store' 'store_ln62' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_19 : Operation 235 [1/2] (0.67ns)   --->   "%call_ln40 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, i64 %add_ln40_1, i64 %add_ln40_2, i64 %add_ln40_4, i64 %add118_113_loc_load, i64 %add_ln40_5, i64 %add_ln40_3, i64 %mul202, i64 %mul211, i64 %mul254, i64 %mul262, i64 %mul3, i64 %mul246, i64 %mul318, i64 %mul325, i64 %mul6, i64 %mul5, i64 %mul353, i64 %mul360, i64 %mul369, i64 %mul344, i64 %mul4, i64 %mul290, i64 %mul299, i64 %mul229, i64 %mul237, i64 %mul221, i64 %add371_129_loc, i64 %add239_127_loc, i64 %add301_125_loc, i64 %add21323_loc, i64 %add33720_loc, i64 %add27418_loc, i64 %p_loc" [d3.cpp:40]   --->   Operation 235 'call' 'call_ln40' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln113_10 = trunc i64 %add151_115_loc_load" [d3.cpp:113]   --->   Operation 236 'trunc' 'trunc_ln113_10' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 6.51>
ST_20 : Operation 237 [1/1] (0.00ns)   --->   "%add180_116_loc_load = load i64 %add180_116_loc"   --->   Operation 237 'load' 'add180_116_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 238 [1/1] (0.67ns)   --->   "%store_ln64 = store i64 %add180_116_loc_load, i3 %arr_1_addr_1" [d3.cpp:64]   --->   Operation 238 'store' 'store_ln64' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_20 : Operation 239 [1/1] (0.00ns)   --->   "%add371_129_loc_load = load i64 %add371_129_loc"   --->   Operation 239 'load' 'add371_129_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 240 [1/1] (0.00ns)   --->   "%add239_127_loc_load = load i64 %add239_127_loc"   --->   Operation 240 'load' 'add239_127_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 241 [1/1] (0.00ns)   --->   "%add301_125_loc_load = load i64 %add301_125_loc"   --->   Operation 241 'load' 'add301_125_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 242 [1/1] (0.00ns)   --->   "%add33720_loc_load = load i64 %add33720_loc"   --->   Operation 242 'load' 'add33720_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 243 [1/1] (0.00ns)   --->   "%add27418_loc_load = load i64 %add27418_loc"   --->   Operation 243 'load' 'add27418_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 244 [1/1] (0.67ns)   --->   "%store_ln89 = store i64 %add27418_loc_load, i3 %arr_addr_2" [d3.cpp:89]   --->   Operation 244 'store' 'store_ln89' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_20 : Operation 245 [1/1] (0.67ns)   --->   "%store_ln100 = store i64 %add33720_loc_load, i3 %arr_addr_3" [d3.cpp:100]   --->   Operation 245 'store' 'store_ln100' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_20 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i64 %add33720_loc_load" [d3.cpp:113]   --->   Operation 246 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 247 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add33720_loc_load, i32 26, i32 63" [d3.cpp:113]   --->   Operation 247 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i38 %lshr_ln1" [d3.cpp:113]   --->   Operation 248 'zext' 'zext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln113_2 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add33720_loc_load, i32 26, i32 50" [d3.cpp:113]   --->   Operation 249 'partselect' 'trunc_ln113_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln113_1 = trunc i64 %add301_125_loc_load" [d3.cpp:113]   --->   Operation 250 'trunc' 'trunc_ln113_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 251 [1/1] (1.08ns)   --->   "%add_ln113 = add i64 %add301_125_loc_load, i64 %zext_ln113_2" [d3.cpp:113]   --->   Operation 251 'add' 'add_ln113' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 252 [1/1] (0.00ns)   --->   "%lshr_ln113_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113, i32 25, i32 63" [d3.cpp:113]   --->   Operation 252 'partselect' 'lshr_ln113_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i39 %lshr_ln113_1" [d3.cpp:113]   --->   Operation 253 'zext' 'zext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln113_3 = trunc i64 %add27418_loc_load" [d3.cpp:113]   --->   Operation 254 'trunc' 'trunc_ln113_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln113_5 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113, i32 25, i32 50" [d3.cpp:113]   --->   Operation 255 'partselect' 'trunc_ln113_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 256 [1/1] (1.08ns)   --->   "%add_ln113_1 = add i64 %zext_ln113_3, i64 %add27418_loc_load" [d3.cpp:113]   --->   Operation 256 'add' 'add_ln113_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 257 [1/1] (0.00ns)   --->   "%lshr_ln113_2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 63" [d3.cpp:113]   --->   Operation 257 'partselect' 'lshr_ln113_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i38 %lshr_ln113_2" [d3.cpp:113]   --->   Operation 258 'zext' 'zext_ln113_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln113_4 = trunc i64 %add239_127_loc_load" [d3.cpp:113]   --->   Operation 259 'trunc' 'trunc_ln113_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln113_7 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 50" [d3.cpp:113]   --->   Operation 260 'partselect' 'trunc_ln113_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 261 [1/1] (1.08ns)   --->   "%add_ln113_2 = add i64 %zext_ln113_4, i64 %add239_127_loc_load" [d3.cpp:113]   --->   Operation 261 'add' 'add_ln113_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 262 [1/1] (0.00ns)   --->   "%lshr_ln113_3 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 63" [d3.cpp:113]   --->   Operation 262 'partselect' 'lshr_ln113_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i39 %lshr_ln113_3" [d3.cpp:113]   --->   Operation 263 'zext' 'zext_ln113_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln113_6 = trunc i64 %add371_129_loc_load" [d3.cpp:113]   --->   Operation 264 'trunc' 'trunc_ln113_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln113_9 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 50" [d3.cpp:113]   --->   Operation 265 'partselect' 'trunc_ln113_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 266 [1/1] (1.08ns)   --->   "%add_ln113_3 = add i64 %zext_ln113_5, i64 %add371_129_loc_load" [d3.cpp:113]   --->   Operation 266 'add' 'add_ln113_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 267 [1/1] (0.00ns)   --->   "%lshr_ln113_4 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 63" [d3.cpp:113]   --->   Operation 267 'partselect' 'lshr_ln113_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln113_6 = zext i38 %lshr_ln113_4" [d3.cpp:113]   --->   Operation 268 'zext' 'zext_ln113_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln113_8 = trunc i64 %add180_116_loc_load" [d3.cpp:113]   --->   Operation 269 'trunc' 'trunc_ln113_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln113_s = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 50" [d3.cpp:113]   --->   Operation 270 'partselect' 'trunc_ln113_s' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 271 [1/1] (1.08ns)   --->   "%add_ln113_4 = add i64 %zext_ln113_6, i64 %add180_116_loc_load" [d3.cpp:113]   --->   Operation 271 'add' 'add_ln113_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 272 [1/1] (0.00ns)   --->   "%lshr_ln113_5 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 63" [d3.cpp:113]   --->   Operation 272 'partselect' 'lshr_ln113_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln113_7 = zext i39 %lshr_ln113_5" [d3.cpp:113]   --->   Operation 273 'zext' 'zext_ln113_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln113_11 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 50" [d3.cpp:113]   --->   Operation 274 'partselect' 'trunc_ln113_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 275 [1/1] (1.08ns)   --->   "%add_ln113_5 = add i64 %zext_ln113_7, i64 %add151_115_loc_load" [d3.cpp:113]   --->   Operation 275 'add' 'add_ln113_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 276 [1/1] (0.00ns)   --->   "%lshr_ln113_6 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 63" [d3.cpp:113]   --->   Operation 276 'partselect' 'lshr_ln113_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln113_13 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 50" [d3.cpp:113]   --->   Operation 277 'partselect' 'trunc_ln113_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 278 [1/1] (0.94ns)   --->   "%add_ln114_2 = add i25 %trunc_ln113_1, i25 %trunc_ln113_2" [d3.cpp:114]   --->   Operation 278 'add' 'add_ln114_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 279 [1/1] (0.95ns)   --->   "%add_ln115_2 = add i26 %trunc_ln113_5, i26 %trunc_ln113_3" [d3.cpp:115]   --->   Operation 279 'add' 'add_ln115_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 280 [1/1] (0.94ns)   --->   "%add_ln116 = add i25 %trunc_ln113_7, i25 %trunc_ln113_4" [d3.cpp:116]   --->   Operation 280 'add' 'add_ln116' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 281 [1/1] (0.95ns)   --->   "%add_ln117 = add i26 %trunc_ln113_9, i26 %trunc_ln113_6" [d3.cpp:117]   --->   Operation 281 'add' 'add_ln117' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 282 [1/1] (0.94ns)   --->   "%add_ln118 = add i25 %trunc_ln113_s, i25 %trunc_ln113_8" [d3.cpp:118]   --->   Operation 282 'add' 'add_ln118' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 283 [1/1] (0.95ns)   --->   "%add_ln119 = add i26 %trunc_ln113_11, i26 %trunc_ln113_10" [d3.cpp:119]   --->   Operation 283 'add' 'add_ln119' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.82>
ST_21 : Operation 284 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_5 = add i25 %trunc_ln50_3, i25 %trunc_ln50_2" [d3.cpp:50]   --->   Operation 284 'add' 'add_ln50_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 285 [1/1] (0.00ns)   --->   "%add131_114_loc_load = load i64 %add131_114_loc"   --->   Operation 285 'load' 'add131_114_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 286 [1/1] (0.67ns)   --->   "%store_ln61 = store i64 %add131_114_loc_load, i3 %arr_1_addr" [d3.cpp:61]   --->   Operation 286 'store' 'store_ln61' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_21 : Operation 287 [1/1] (0.00ns)   --->   "%add21323_loc_load = load i64 %add21323_loc"   --->   Operation 287 'load' 'add21323_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 288 [1/1] (0.00ns)   --->   "%p_loc_load = load i64 %p_loc"   --->   Operation 288 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 289 [1/1] (0.67ns)   --->   "%store_ln78 = store i64 %add21323_loc_load, i3 %arr_addr" [d3.cpp:78]   --->   Operation 289 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_21 : Operation 290 [1/1] (0.67ns)   --->   "%store_ln83 = store i64 %add239_127_loc_load, i3 %arr_1_addr_2" [d3.cpp:83]   --->   Operation 290 'store' 'store_ln83' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_21 : Operation 291 [1/1] (0.67ns)   --->   "%store_ln106 = store i64 %add371_129_loc_load, i3 %arr_addr_1" [d3.cpp:106]   --->   Operation 291 'store' 'store_ln106' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_21 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln113_8 = zext i38 %lshr_ln113_6" [d3.cpp:113]   --->   Operation 292 'zext' 'zext_ln113_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln113_12 = trunc i64 %add131_114_loc_load" [d3.cpp:113]   --->   Operation 293 'trunc' 'trunc_ln113_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 294 [1/1] (1.08ns)   --->   "%add_ln113_6 = add i64 %zext_ln113_8, i64 %add131_114_loc_load" [d3.cpp:113]   --->   Operation 294 'add' 'add_ln113_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 295 [1/1] (0.00ns)   --->   "%lshr_ln113_7 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 63" [d3.cpp:113]   --->   Operation 295 'partselect' 'lshr_ln113_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln113_9 = zext i39 %lshr_ln113_7" [d3.cpp:113]   --->   Operation 296 'zext' 'zext_ln113_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln113_14 = trunc i64 %p_loc_load" [d3.cpp:113]   --->   Operation 297 'trunc' 'trunc_ln113_14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln113_15 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 50" [d3.cpp:113]   --->   Operation 298 'partselect' 'trunc_ln113_15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 299 [1/1] (1.08ns)   --->   "%add_ln113_7 = add i64 %zext_ln113_9, i64 %p_loc_load" [d3.cpp:113]   --->   Operation 299 'add' 'add_ln113_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 300 [1/1] (0.00ns)   --->   "%lshr_ln113_8 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 63" [d3.cpp:113]   --->   Operation 300 'partselect' 'lshr_ln113_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln113_10 = zext i38 %lshr_ln113_8" [d3.cpp:113]   --->   Operation 301 'zext' 'zext_ln113_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln113_16 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 50" [d3.cpp:113]   --->   Operation 302 'partselect' 'trunc_ln113_16' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 303 [1/1] (1.08ns)   --->   "%add_ln113_8 = add i64 %zext_ln113_10, i64 %add_ln50_4" [d3.cpp:113]   --->   Operation 303 'add' 'add_ln113_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln113_17 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_8, i32 25, i32 63" [d3.cpp:113]   --->   Operation 304 'partselect' 'trunc_ln113_17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 305 [1/1] (0.94ns)   --->   "%add_ln120 = add i25 %trunc_ln113_13, i25 %trunc_ln113_12" [d3.cpp:120]   --->   Operation 305 'add' 'add_ln120' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 306 [1/1] (0.95ns)   --->   "%add_ln121 = add i26 %trunc_ln113_15, i26 %trunc_ln113_14" [d3.cpp:121]   --->   Operation 306 'add' 'add_ln121' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 307 [1/1] (0.94ns)   --->   "%add_ln122_1 = add i25 %trunc_ln50_4, i25 %trunc_ln113_16" [d3.cpp:122]   --->   Operation 307 'add' 'add_ln122_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 308 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln122 = add i25 %add_ln122_1, i25 %add_ln50_5" [d3.cpp:122]   --->   Operation 308 'add' 'add_ln122' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 6.13>
ST_22 : Operation 309 [1/1] (0.67ns)   --->   "%store_ln94 = store i64 %add301_125_loc_load, i3 %arr_1_addr_3" [d3.cpp:94]   --->   Operation 309 'store' 'store_ln94' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_22 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i39 %trunc_ln113_17" [d3.cpp:113]   --->   Operation 310 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 311 [1/1] (3.45ns)   --->   "%mul_ln113 = mul i44 %zext_ln113, i44 19" [d3.cpp:113]   --->   Operation 311 'mul' 'mul_ln113' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln113_18 = trunc i44 %mul_ln113" [d3.cpp:113]   --->   Operation 312 'trunc' 'trunc_ln113_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 313 [1/1] (0.95ns)   --->   "%add_ln113_9 = add i26 %trunc_ln113_18, i26 %trunc_ln113" [d3.cpp:113]   --->   Operation 313 'add' 'add_ln113_9' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i26 %add_ln113_9" [d3.cpp:113]   --->   Operation 314 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 315 [1/1] (0.00ns)   --->   "%out1_w_addr = getelementptr i27 %out1_w, i64 0, i64 0" [d3.cpp:113]   --->   Operation 315 'getelementptr' 'out1_w_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 316 [1/1] (0.67ns)   --->   "%store_ln113 = store i27 %zext_ln113_1, i4 %out1_w_addr" [d3.cpp:113]   --->   Operation 316 'store' 'store_ln113' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_22 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i26 %trunc_ln113" [d3.cpp:114]   --->   Operation 317 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 318 [1/1] (1.06ns)   --->   "%add_ln114 = add i44 %mul_ln113, i44 %zext_ln114" [d3.cpp:114]   --->   Operation 318 'add' 'add_ln114' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_s = partselect i18 @_ssdm_op_PartSelect.i18.i44.i32.i32, i44 %add_ln114, i32 26, i32 43" [d3.cpp:114]   --->   Operation 319 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 320 'zext' 'zext_ln114_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 321 'zext' 'zext_ln114_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 322 [1/1] (0.94ns)   --->   "%add_ln114_1 = add i25 %zext_ln114_3, i25 %add_ln114_2" [d3.cpp:114]   --->   Operation 322 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i25 %add_ln114_1" [d3.cpp:114]   --->   Operation 323 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 324 [1/1] (0.00ns)   --->   "%out1_w_addr_1 = getelementptr i27 %out1_w, i64 0, i64 1" [d3.cpp:114]   --->   Operation 324 'getelementptr' 'out1_w_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 325 [1/1] (0.67ns)   --->   "%store_ln114 = store i27 %zext_ln114_1, i4 %out1_w_addr_1" [d3.cpp:114]   --->   Operation 325 'store' 'store_ln114' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_22 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i25 %add_ln114_2" [d3.cpp:115]   --->   Operation 326 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 327 [1/1] (0.94ns)   --->   "%add_ln115 = add i26 %zext_ln114_2, i26 %zext_ln115" [d3.cpp:115]   --->   Operation 327 'add' 'add_ln115' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 328 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln115, i32 25" [d3.cpp:115]   --->   Operation 328 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 1.63>
ST_23 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i1 %tmp" [d3.cpp:115]   --->   Operation 329 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i26 %add_ln115_2" [d3.cpp:115]   --->   Operation 330 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 331 [1/1] (0.95ns)   --->   "%add_ln115_1 = add i27 %zext_ln115_2, i27 %zext_ln115_1" [d3.cpp:115]   --->   Operation 331 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 332 [1/1] (0.00ns)   --->   "%out1_w_addr_2 = getelementptr i27 %out1_w, i64 0, i64 2" [d3.cpp:115]   --->   Operation 332 'getelementptr' 'out1_w_addr_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 333 [1/1] (0.67ns)   --->   "%store_ln115 = store i27 %add_ln115_1, i4 %out1_w_addr_2" [d3.cpp:115]   --->   Operation 333 'store' 'store_ln115' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_23 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i25 %add_ln116" [d3.cpp:116]   --->   Operation 334 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 335 [1/1] (0.00ns)   --->   "%out1_w_addr_3 = getelementptr i27 %out1_w, i64 0, i64 3" [d3.cpp:116]   --->   Operation 335 'getelementptr' 'out1_w_addr_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 336 [1/1] (0.67ns)   --->   "%store_ln116 = store i27 %zext_ln116, i4 %out1_w_addr_3" [d3.cpp:116]   --->   Operation 336 'store' 'store_ln116' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 24 <SV = 23> <Delay = 0.67>
ST_24 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i26 %add_ln117" [d3.cpp:117]   --->   Operation 337 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 338 [1/1] (0.00ns)   --->   "%out1_w_addr_4 = getelementptr i27 %out1_w, i64 0, i64 4" [d3.cpp:117]   --->   Operation 338 'getelementptr' 'out1_w_addr_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 339 [1/1] (0.67ns)   --->   "%store_ln117 = store i27 %zext_ln117, i4 %out1_w_addr_4" [d3.cpp:117]   --->   Operation 339 'store' 'store_ln117' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_24 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i25 %add_ln118" [d3.cpp:118]   --->   Operation 340 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 341 [1/1] (0.00ns)   --->   "%out1_w_addr_5 = getelementptr i27 %out1_w, i64 0, i64 5" [d3.cpp:118]   --->   Operation 341 'getelementptr' 'out1_w_addr_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 342 [1/1] (0.67ns)   --->   "%store_ln118 = store i27 %zext_ln118, i4 %out1_w_addr_5" [d3.cpp:118]   --->   Operation 342 'store' 'store_ln118' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 25 <SV = 24> <Delay = 0.67>
ST_25 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i26 %add_ln119" [d3.cpp:119]   --->   Operation 343 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 344 [1/1] (0.00ns)   --->   "%out1_w_addr_6 = getelementptr i27 %out1_w, i64 0, i64 6" [d3.cpp:119]   --->   Operation 344 'getelementptr' 'out1_w_addr_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 345 [1/1] (0.67ns)   --->   "%store_ln119 = store i27 %zext_ln119, i4 %out1_w_addr_6" [d3.cpp:119]   --->   Operation 345 'store' 'store_ln119' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_25 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i25 %add_ln120" [d3.cpp:120]   --->   Operation 346 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 347 [1/1] (0.00ns)   --->   "%out1_w_addr_7 = getelementptr i27 %out1_w, i64 0, i64 7" [d3.cpp:120]   --->   Operation 347 'getelementptr' 'out1_w_addr_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 348 [1/1] (0.67ns)   --->   "%store_ln120 = store i27 %zext_ln120, i4 %out1_w_addr_7" [d3.cpp:120]   --->   Operation 348 'store' 'store_ln120' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i26 %add_ln121" [d3.cpp:121]   --->   Operation 349 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 350 [1/1] (0.00ns)   --->   "%out1_w_addr_8 = getelementptr i27 %out1_w, i64 0, i64 8" [d3.cpp:121]   --->   Operation 350 'getelementptr' 'out1_w_addr_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 351 [1/1] (0.67ns)   --->   "%store_ln121 = store i27 %zext_ln121, i4 %out1_w_addr_8" [d3.cpp:121]   --->   Operation 351 'store' 'store_ln121' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_26 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i25 %add_ln122" [d3.cpp:122]   --->   Operation 352 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 353 [1/1] (0.00ns)   --->   "%out1_w_addr_9 = getelementptr i27 %out1_w, i64 0, i64 9" [d3.cpp:122]   --->   Operation 353 'getelementptr' 'out1_w_addr_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 354 [1/1] (0.67ns)   --->   "%store_ln122 = store i27 %zext_ln122, i4 %out1_w_addr_9" [d3.cpp:122]   --->   Operation 354 'store' 'store_ln122' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_26 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i62 %trunc_ln2" [d3.cpp:126]   --->   Operation 355 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 356 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln126" [d3.cpp:126]   --->   Operation 356 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 357 [1/1] (7.30ns)   --->   "%empty_34 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d3.cpp:126]   --->   Operation 357 'writereq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 358 [2/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln2, i27 %out1_w" [d3.cpp:126]   --->   Operation 358 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 359 [1/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln2, i27 %out1_w" [d3.cpp:126]   --->   Operation 359 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 360 [5/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 360 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 361 [4/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 361 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 362 [3/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 362 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 363 [2/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 363 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 364 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [d3.cpp:3]   --->   Operation 364 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 365 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 10, void @empty_4, void @empty_6, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 365 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 366 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 366 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 367 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_14, void @empty, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 367 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 368 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 368 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 369 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_14, void @empty_12, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 369 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 370 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 370 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 371 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_14, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 371 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 372 [1/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 372 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 373 [1/1] (0.00ns)   --->   "%ret_ln131 = ret" [d3.cpp:131]   --->   Operation 373 'ret' 'ret_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg1_read') on port 'arg1' [4]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d3.cpp:17) [43]  (0.000 ns)
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [44]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [44]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [44]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [44]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [44]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [44]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [44]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [44]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.224ns
The critical path consists of the following:
	'call' operation ('call_ln17', d3.cpp:17) to 'fiat_25519_carry_square_Pipeline_ARRAY_1_READ' [45]  (1.224 ns)

 <State 12>: 3.420ns
The critical path consists of the following:
	'load' operation ('arg1_r_9_loc_load') on local variable 'arg1_r_9_loc' [46]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul16') [59]  (2.846 ns)

 <State 13>: 0.770ns
The critical path consists of the following:
	'load' operation ('arg1_r_8_loc_load') on local variable 'arg1_r_8_loc' [47]  (0.000 ns)
	'call' operation ('call_ln0') to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1' [61]  (0.770 ns)

 <State 14>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul45') [62]  (2.846 ns)

 <State 15>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.885 ns)
'mul' operation ('mul157') [119]  (2.534 ns)

 <State 16>: 4.932ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.739 ns)
'mul' operation ('mul_ln40_1', d3.cpp:40) [67]  (2.681 ns)
	'add' operation ('add_ln40', d3.cpp:40) [71]  (1.085 ns)
	'call' operation ('call_ln40', d3.cpp:40) to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7' [144]  (0.427 ns)

 <State 17>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul219') [155]  (2.846 ns)

 <State 18>: 4.932ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.739 ns)
'mul' operation ('mul_ln40', d3.cpp:40) [82]  (2.681 ns)
	'add' operation ('add_ln40_1', d3.cpp:40) [121]  (1.085 ns)
	'call' operation ('call_ln40', d3.cpp:40) to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9' [195]  (0.427 ns)

 <State 19>: 2.173ns
The critical path consists of the following:
	'load' operation ('arr_1_load_3', d3.cpp:50) on array 'arr', d3.cpp:13 [130]  (0.677 ns)
	'add' operation ('add_ln50_4', d3.cpp:50) [139]  (0.819 ns)
	'store' operation ('store_ln50', d3.cpp:50) of variable 'add_ln50_4', d3.cpp:50 on array 'arr', d3.cpp:13 [143]  (0.677 ns)

 <State 20>: 6.510ns
The critical path consists of the following:
	'load' operation ('add301_125_loc_load') on local variable 'add301_125_loc' [198]  (0.000 ns)
	'add' operation ('add_ln113', d3.cpp:113) [214]  (1.085 ns)
	'add' operation ('add_ln113_1', d3.cpp:113) [219]  (1.085 ns)
	'add' operation ('add_ln113_2', d3.cpp:113) [224]  (1.085 ns)
	'add' operation ('add_ln113_3', d3.cpp:113) [229]  (1.085 ns)
	'add' operation ('add_ln113_4', d3.cpp:113) [234]  (1.085 ns)
	'add' operation ('add_ln113_5', d3.cpp:113) [239]  (1.085 ns)

 <State 21>: 3.826ns
The critical path consists of the following:
	'load' operation ('add131_114_loc_load') on local variable 'add131_114_loc' [147]  (0.000 ns)
	'add' operation ('add_ln113_6', d3.cpp:113) [244]  (1.085 ns)
	'add' operation ('add_ln113_7', d3.cpp:113) [249]  (1.085 ns)
	'add' operation ('add_ln122_1', d3.cpp:122) [305]  (0.945 ns)
	'add' operation ('add_ln122', d3.cpp:122) [306]  (0.712 ns)

 <State 22>: 6.139ns
The critical path consists of the following:
	'mul' operation ('mul_ln113', d3.cpp:113) [256]  (3.455 ns)
	'add' operation ('add_ln114', d3.cpp:114) [263]  (1.062 ns)
	'add' operation ('add_ln114_1', d3.cpp:114) [268]  (0.945 ns)
	'store' operation ('store_ln114', d3.cpp:114) of variable 'zext_ln114_1', d3.cpp:114 on array 'out1_w', d3.cpp:12 [271]  (0.677 ns)

 <State 23>: 1.632ns
The critical path consists of the following:
	'add' operation ('add_ln115_1', d3.cpp:115) [278]  (0.955 ns)
	'store' operation ('store_ln115', d3.cpp:115) of variable 'add_ln115_1', d3.cpp:115 on array 'out1_w', d3.cpp:12 [280]  (0.677 ns)

 <State 24>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln117', d3.cpp:117) of variable 'zext_ln117', d3.cpp:117 on array 'out1_w', d3.cpp:12 [288]  (0.677 ns)

 <State 25>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln119', d3.cpp:119) of variable 'zext_ln119', d3.cpp:119 on array 'out1_w', d3.cpp:12 [296]  (0.677 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d3.cpp:126) [312]  (0.000 ns)
	bus request operation ('empty_34', d3.cpp:126) on port 'mem' (d3.cpp:126) [313]  (7.300 ns)

 <State 27>: 0.000ns
The critical path consists of the following:

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', d3.cpp:131) on port 'mem' (d3.cpp:131) [315]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', d3.cpp:131) on port 'mem' (d3.cpp:131) [315]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', d3.cpp:131) on port 'mem' (d3.cpp:131) [315]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', d3.cpp:131) on port 'mem' (d3.cpp:131) [315]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', d3.cpp:131) on port 'mem' (d3.cpp:131) [315]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
