

================================================================
== Vitis HLS Report for 'repack'
================================================================
* Date:           Sat Jan 10 15:28:44 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.582 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1028|     1028|  10.280 us|  10.280 us|  1028|  1028|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+-----------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                       |                             |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                Instance               |            Module           |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------+-----------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_repack_Pipeline_repack_loop_fu_30  |repack_Pipeline_repack_loop  |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|       no|
        +---------------------------------------+-----------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      33|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|     144|     484|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      67|    -|
|Register         |        -|    -|      36|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     180|     584|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |                Instance               |            Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |grp_repack_Pipeline_repack_loop_fu_30  |repack_Pipeline_repack_loop  |        0|   0|  144|  484|    0|
    +---------------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |Total                                  |                             |        0|   0|  144|  484|    0|
    +---------------------------------------+-----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln107_fu_48_p2  |         +|   0|  0|  32|          32|           1|
    |ap_block_state1     |        or|   0|  0|   1|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  33|          33|           2|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  13|          3|    1|          3|
    |ap_done                    |   9|          2|    1|          2|
    |ch0_out_read               |   9|          2|    1|          2|
    |ch1_out_read               |   9|          2|    1|          2|
    |ch2_out_read               |   9|          2|    1|          2|
    |ch3_out_read               |   9|          2|    1|          2|
    |stream_fft_to_write_write  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  67|         15|    7|         15|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+----+----+-----+-----------+
    |                        Name                        | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                           |   2|   0|    2|          0|
    |ap_done_reg                                         |   1|   0|    1|          0|
    |dummy_state_2                                       |  32|   0|   32|          0|
    |grp_repack_Pipeline_repack_loop_fu_30_ap_start_reg  |   1|   0|    1|          0|
    +----------------------------------------------------+----+----+-----+-----------+
    |Total                                               |  36|   0|   36|          0|
    +----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|               repack|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|               repack|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|               repack|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|               repack|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|               repack|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|               repack|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|               repack|  return value|
|ch0_out_dout                        |   in|   32|     ap_fifo|              ch0_out|       pointer|
|ch0_out_num_data_valid              |   in|   11|     ap_fifo|              ch0_out|       pointer|
|ch0_out_fifo_cap                    |   in|   11|     ap_fifo|              ch0_out|       pointer|
|ch0_out_empty_n                     |   in|    1|     ap_fifo|              ch0_out|       pointer|
|ch0_out_read                        |  out|    1|     ap_fifo|              ch0_out|       pointer|
|ch1_out_dout                        |   in|   32|     ap_fifo|              ch1_out|       pointer|
|ch1_out_num_data_valid              |   in|   11|     ap_fifo|              ch1_out|       pointer|
|ch1_out_fifo_cap                    |   in|   11|     ap_fifo|              ch1_out|       pointer|
|ch1_out_empty_n                     |   in|    1|     ap_fifo|              ch1_out|       pointer|
|ch1_out_read                        |  out|    1|     ap_fifo|              ch1_out|       pointer|
|ch2_out_dout                        |   in|   32|     ap_fifo|              ch2_out|       pointer|
|ch2_out_num_data_valid              |   in|   11|     ap_fifo|              ch2_out|       pointer|
|ch2_out_fifo_cap                    |   in|   11|     ap_fifo|              ch2_out|       pointer|
|ch2_out_empty_n                     |   in|    1|     ap_fifo|              ch2_out|       pointer|
|ch2_out_read                        |  out|    1|     ap_fifo|              ch2_out|       pointer|
|ch3_out_dout                        |   in|   32|     ap_fifo|              ch3_out|       pointer|
|ch3_out_num_data_valid              |   in|   11|     ap_fifo|              ch3_out|       pointer|
|ch3_out_fifo_cap                    |   in|   11|     ap_fifo|              ch3_out|       pointer|
|ch3_out_empty_n                     |   in|    1|     ap_fifo|              ch3_out|       pointer|
|ch3_out_read                        |  out|    1|     ap_fifo|              ch3_out|       pointer|
|stream_fft_to_write_din             |  out|  128|     ap_fifo|  stream_fft_to_write|       pointer|
|stream_fft_to_write_num_data_valid  |   in|    5|     ap_fifo|  stream_fft_to_write|       pointer|
|stream_fft_to_write_fifo_cap        |   in|    5|     ap_fifo|  stream_fft_to_write|       pointer|
|stream_fft_to_write_full_n          |   in|    1|     ap_fifo|  stream_fft_to_write|       pointer|
|stream_fft_to_write_write           |  out|    1|     ap_fifo|  stream_fft_to_write|       pointer|
+------------------------------------+-----+-----+------------+---------------------+--------------+

