{
  "module_name": "rockchip_vop_reg.h",
  "hash_id": "6517abfff58a52d453308a3a1825ec702644cb05fb2d4a6357b238b75343961f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/rockchip/rockchip_vop_reg.h",
  "human_readable_source": " \n \n\n#ifndef _ROCKCHIP_VOP_REG_H\n#define _ROCKCHIP_VOP_REG_H\n\n \n#define RK3288_REG_CFG_DONE\t\t\t0x0000\n#define RK3288_VERSION_INFO\t\t\t0x0004\n#define RK3288_SYS_CTRL\t\t\t\t0x0008\n#define RK3288_SYS_CTRL1\t\t\t0x000c\n#define RK3288_DSP_CTRL0\t\t\t0x0010\n#define RK3288_DSP_CTRL1\t\t\t0x0014\n#define RK3288_DSP_BG\t\t\t\t0x0018\n#define RK3288_MCU_CTRL\t\t\t\t0x001c\n#define RK3288_INTR_CTRL0\t\t\t0x0020\n#define RK3288_INTR_CTRL1\t\t\t0x0024\n#define RK3288_WIN0_CTRL0\t\t\t0x0030\n#define RK3288_WIN0_CTRL1\t\t\t0x0034\n#define RK3288_WIN0_COLOR_KEY\t\t\t0x0038\n#define RK3288_WIN0_VIR\t\t\t\t0x003c\n#define RK3288_WIN0_YRGB_MST\t\t\t0x0040\n#define RK3288_WIN0_CBR_MST\t\t\t0x0044\n#define RK3288_WIN0_ACT_INFO\t\t\t0x0048\n#define RK3288_WIN0_DSP_INFO\t\t\t0x004c\n#define RK3288_WIN0_DSP_ST\t\t\t0x0050\n#define RK3288_WIN0_SCL_FACTOR_YRGB\t\t0x0054\n#define RK3288_WIN0_SCL_FACTOR_CBR\t\t0x0058\n#define RK3288_WIN0_SCL_OFFSET\t\t\t0x005c\n#define RK3288_WIN0_SRC_ALPHA_CTRL\t\t0x0060\n#define RK3288_WIN0_DST_ALPHA_CTRL\t\t0x0064\n#define RK3288_WIN0_FADING_CTRL\t\t\t0x0068\n#define RK3288_WIN0_CTRL2\t\t\t0x006c\n\n \n#define RK3288_WIN1_CTRL0\t\t\t0x0070\n#define RK3288_WIN1_CTRL1\t\t\t0x0074\n#define RK3288_WIN1_COLOR_KEY\t\t\t0x0078\n#define RK3288_WIN1_VIR\t\t\t\t0x007c\n#define RK3288_WIN1_YRGB_MST\t\t\t0x0080\n#define RK3288_WIN1_CBR_MST\t\t\t0x0084\n#define RK3288_WIN1_ACT_INFO\t\t\t0x0088\n#define RK3288_WIN1_DSP_INFO\t\t\t0x008c\n#define RK3288_WIN1_DSP_ST\t\t\t0x0090\n#define RK3288_WIN1_SCL_FACTOR_YRGB\t\t0x0094\n#define RK3288_WIN1_SCL_FACTOR_CBR\t\t0x0098\n#define RK3288_WIN1_SCL_OFFSET\t\t\t0x009c\n#define RK3288_WIN1_SRC_ALPHA_CTRL\t\t0x00a0\n#define RK3288_WIN1_DST_ALPHA_CTRL\t\t0x00a4\n#define RK3288_WIN1_FADING_CTRL\t\t\t0x00a8\n \n#define RK3288_WIN2_CTRL0\t\t\t0x00b0\n#define RK3288_WIN2_CTRL1\t\t\t0x00b4\n#define RK3288_WIN2_VIR0_1\t\t\t0x00b8\n#define RK3288_WIN2_VIR2_3\t\t\t0x00bc\n#define RK3288_WIN2_MST0\t\t\t0x00c0\n#define RK3288_WIN2_DSP_INFO0\t\t\t0x00c4\n#define RK3288_WIN2_DSP_ST0\t\t\t0x00c8\n#define RK3288_WIN2_COLOR_KEY\t\t\t0x00cc\n#define RK3288_WIN2_MST1\t\t\t0x00d0\n#define RK3288_WIN2_DSP_INFO1\t\t\t0x00d4\n#define RK3288_WIN2_DSP_ST1\t\t\t0x00d8\n#define RK3288_WIN2_SRC_ALPHA_CTRL\t\t0x00dc\n#define RK3288_WIN2_MST2\t\t\t0x00e0\n#define RK3288_WIN2_DSP_INFO2\t\t\t0x00e4\n#define RK3288_WIN2_DSP_ST2\t\t\t0x00e8\n#define RK3288_WIN2_DST_ALPHA_CTRL\t\t0x00ec\n#define RK3288_WIN2_MST3\t\t\t0x00f0\n#define RK3288_WIN2_DSP_INFO3\t\t\t0x00f4\n#define RK3288_WIN2_DSP_ST3\t\t\t0x00f8\n#define RK3288_WIN2_FADING_CTRL\t\t\t0x00fc\n \n#define RK3288_WIN3_CTRL0\t\t\t0x0100\n#define RK3288_WIN3_CTRL1\t\t\t0x0104\n#define RK3288_WIN3_VIR0_1\t\t\t0x0108\n#define RK3288_WIN3_VIR2_3\t\t\t0x010c\n#define RK3288_WIN3_MST0\t\t\t0x0110\n#define RK3288_WIN3_DSP_INFO0\t\t\t0x0114\n#define RK3288_WIN3_DSP_ST0\t\t\t0x0118\n#define RK3288_WIN3_COLOR_KEY\t\t\t0x011c\n#define RK3288_WIN3_MST1\t\t\t0x0120\n#define RK3288_WIN3_DSP_INFO1\t\t\t0x0124\n#define RK3288_WIN3_DSP_ST1\t\t\t0x0128\n#define RK3288_WIN3_SRC_ALPHA_CTRL\t\t0x012c\n#define RK3288_WIN3_MST2\t\t\t0x0130\n#define RK3288_WIN3_DSP_INFO2\t\t\t0x0134\n#define RK3288_WIN3_DSP_ST2\t\t\t0x0138\n#define RK3288_WIN3_DST_ALPHA_CTRL\t\t0x013c\n#define RK3288_WIN3_MST3\t\t\t0x0140\n#define RK3288_WIN3_DSP_INFO3\t\t\t0x0144\n#define RK3288_WIN3_DSP_ST3\t\t\t0x0148\n#define RK3288_WIN3_FADING_CTRL\t\t\t0x014c\n \n#define RK3288_HWC_CTRL0\t\t\t0x0150\n#define RK3288_HWC_CTRL1\t\t\t0x0154\n#define RK3288_HWC_MST\t\t\t\t0x0158\n#define RK3288_HWC_DSP_ST\t\t\t0x015c\n#define RK3288_HWC_SRC_ALPHA_CTRL\t\t0x0160\n#define RK3288_HWC_DST_ALPHA_CTRL\t\t0x0164\n#define RK3288_HWC_FADING_CTRL\t\t\t0x0168\n \n#define RK3288_POST_DSP_HACT_INFO\t\t0x0170\n#define RK3288_POST_DSP_VACT_INFO\t\t0x0174\n#define RK3288_POST_SCL_FACTOR_YRGB\t\t0x0178\n#define RK3288_POST_SCL_CTRL\t\t\t0x0180\n#define RK3288_POST_DSP_VACT_INFO_F1\t\t0x0184\n#define RK3288_DSP_HTOTAL_HS_END\t\t0x0188\n#define RK3288_DSP_HACT_ST_END\t\t\t0x018c\n#define RK3288_DSP_VTOTAL_VS_END\t\t0x0190\n#define RK3288_DSP_VACT_ST_END\t\t\t0x0194\n#define RK3288_DSP_VS_ST_END_F1\t\t\t0x0198\n#define RK3288_DSP_VACT_ST_END_F1\t\t0x019c\n \n\n \n#define RK3368_REG_CFG_DONE\t\t\t0x0000\n#define RK3368_VERSION_INFO\t\t\t0x0004\n#define RK3368_SYS_CTRL\t\t\t\t0x0008\n#define RK3368_SYS_CTRL1\t\t\t0x000c\n#define RK3368_DSP_CTRL0\t\t\t0x0010\n#define RK3368_DSP_CTRL1\t\t\t0x0014\n#define RK3368_DSP_BG\t\t\t\t0x0018\n#define RK3368_MCU_CTRL\t\t\t\t0x001c\n#define RK3368_LINE_FLAG\t\t\t0x0020\n#define RK3368_INTR_EN\t\t\t\t0x0024\n#define RK3368_INTR_CLEAR\t\t\t0x0028\n#define RK3368_INTR_STATUS\t\t\t0x002c\n#define RK3368_WIN0_CTRL0\t\t\t0x0030\n#define RK3368_WIN0_CTRL1\t\t\t0x0034\n#define RK3368_WIN0_COLOR_KEY\t\t\t0x0038\n#define RK3368_WIN0_VIR\t\t\t\t0x003c\n#define RK3368_WIN0_YRGB_MST\t\t\t0x0040\n#define RK3368_WIN0_CBR_MST\t\t\t0x0044\n#define RK3368_WIN0_ACT_INFO\t\t\t0x0048\n#define RK3368_WIN0_DSP_INFO\t\t\t0x004c\n#define RK3368_WIN0_DSP_ST\t\t\t0x0050\n#define RK3368_WIN0_SCL_FACTOR_YRGB\t\t0x0054\n#define RK3368_WIN0_SCL_FACTOR_CBR\t\t0x0058\n#define RK3368_WIN0_SCL_OFFSET\t\t\t0x005c\n#define RK3368_WIN0_SRC_ALPHA_CTRL\t\t0x0060\n#define RK3368_WIN0_DST_ALPHA_CTRL\t\t0x0064\n#define RK3368_WIN0_FADING_CTRL\t\t\t0x0068\n#define RK3368_WIN0_CTRL2\t\t\t0x006c\n#define RK3368_WIN1_CTRL0\t\t\t0x0070\n#define RK3368_WIN1_CTRL1\t\t\t0x0074\n#define RK3368_WIN1_COLOR_KEY\t\t\t0x0078\n#define RK3368_WIN1_VIR\t\t\t\t0x007c\n#define RK3368_WIN1_YRGB_MST\t\t\t0x0080\n#define RK3368_WIN1_CBR_MST\t\t\t0x0084\n#define RK3368_WIN1_ACT_INFO\t\t\t0x0088\n#define RK3368_WIN1_DSP_INFO\t\t\t0x008c\n#define RK3368_WIN1_DSP_ST\t\t\t0x0090\n#define RK3368_WIN1_SCL_FACTOR_YRGB\t\t0x0094\n#define RK3368_WIN1_SCL_FACTOR_CBR\t\t0x0098\n#define RK3368_WIN1_SCL_OFFSET\t\t\t0x009c\n#define RK3368_WIN1_SRC_ALPHA_CTRL\t\t0x00a0\n#define RK3368_WIN1_DST_ALPHA_CTRL\t\t0x00a4\n#define RK3368_WIN1_FADING_CTRL\t\t\t0x00a8\n#define RK3368_WIN1_CTRL2\t\t\t0x00ac\n#define RK3368_WIN2_CTRL0\t\t\t0x00b0\n#define RK3368_WIN2_CTRL1\t\t\t0x00b4\n#define RK3368_WIN2_VIR0_1\t\t\t0x00b8\n#define RK3368_WIN2_VIR2_3\t\t\t0x00bc\n#define RK3368_WIN2_MST0\t\t\t0x00c0\n#define RK3368_WIN2_DSP_INFO0\t\t\t0x00c4\n#define RK3368_WIN2_DSP_ST0\t\t\t0x00c8\n#define RK3368_WIN2_COLOR_KEY\t\t\t0x00cc\n#define RK3368_WIN2_MST1\t\t\t0x00d0\n#define RK3368_WIN2_DSP_INFO1\t\t\t0x00d4\n#define RK3368_WIN2_DSP_ST1\t\t\t0x00d8\n#define RK3368_WIN2_SRC_ALPHA_CTRL\t\t0x00dc\n#define RK3368_WIN2_MST2\t\t\t0x00e0\n#define RK3368_WIN2_DSP_INFO2\t\t\t0x00e4\n#define RK3368_WIN2_DSP_ST2\t\t\t0x00e8\n#define RK3368_WIN2_DST_ALPHA_CTRL\t\t0x00ec\n#define RK3368_WIN2_MST3\t\t\t0x00f0\n#define RK3368_WIN2_DSP_INFO3\t\t\t0x00f4\n#define RK3368_WIN2_DSP_ST3\t\t\t0x00f8\n#define RK3368_WIN2_FADING_CTRL\t\t\t0x00fc\n#define RK3368_WIN3_CTRL0\t\t\t0x0100\n#define RK3368_WIN3_CTRL1\t\t\t0x0104\n#define RK3368_WIN3_VIR0_1\t\t\t0x0108\n#define RK3368_WIN3_VIR2_3\t\t\t0x010c\n#define RK3368_WIN3_MST0\t\t\t0x0110\n#define RK3368_WIN3_DSP_INFO0\t\t\t0x0114\n#define RK3368_WIN3_DSP_ST0\t\t\t0x0118\n#define RK3368_WIN3_COLOR_KEY\t\t\t0x011c\n#define RK3368_WIN3_MST1\t\t\t0x0120\n#define RK3368_WIN3_DSP_INFO1\t\t\t0x0124\n#define RK3368_WIN3_DSP_ST1\t\t\t0x0128\n#define RK3368_WIN3_SRC_ALPHA_CTRL\t\t0x012c\n#define RK3368_WIN3_MST2\t\t\t0x0130\n#define RK3368_WIN3_DSP_INFO2\t\t\t0x0134\n#define RK3368_WIN3_DSP_ST2\t\t\t0x0138\n#define RK3368_WIN3_DST_ALPHA_CTRL\t\t0x013c\n#define RK3368_WIN3_MST3\t\t\t0x0140\n#define RK3368_WIN3_DSP_INFO3\t\t\t0x0144\n#define RK3368_WIN3_DSP_ST3\t\t\t0x0148\n#define RK3368_WIN3_FADING_CTRL\t\t\t0x014c\n#define RK3368_HWC_CTRL0\t\t\t0x0150\n#define RK3368_HWC_CTRL1\t\t\t0x0154\n#define RK3368_HWC_MST\t\t\t\t0x0158\n#define RK3368_HWC_DSP_ST\t\t\t0x015c\n#define RK3368_HWC_SRC_ALPHA_CTRL\t\t0x0160\n#define RK3368_HWC_DST_ALPHA_CTRL\t\t0x0164\n#define RK3368_HWC_FADING_CTRL\t\t\t0x0168\n#define RK3368_HWC_RESERVED1\t\t\t0x016c\n#define RK3368_POST_DSP_HACT_INFO\t\t0x0170\n#define RK3368_POST_DSP_VACT_INFO\t\t0x0174\n#define RK3368_POST_SCL_FACTOR_YRGB\t\t0x0178\n#define RK3368_POST_RESERVED\t\t\t0x017c\n#define RK3368_POST_SCL_CTRL\t\t\t0x0180\n#define RK3368_POST_DSP_VACT_INFO_F1\t\t0x0184\n#define RK3368_DSP_HTOTAL_HS_END\t\t0x0188\n#define RK3368_DSP_HACT_ST_END\t\t\t0x018c\n#define RK3368_DSP_VTOTAL_VS_END\t\t0x0190\n#define RK3368_DSP_VACT_ST_END\t\t\t0x0194\n#define RK3368_DSP_VS_ST_END_F1\t\t\t0x0198\n#define RK3368_DSP_VACT_ST_END_F1\t\t0x019c\n#define RK3368_PWM_CTRL\t\t\t\t0x01a0\n#define RK3368_PWM_PERIOD_HPR\t\t\t0x01a4\n#define RK3368_PWM_DUTY_LPR\t\t\t0x01a8\n#define RK3368_PWM_CNT\t\t\t\t0x01ac\n#define RK3368_BCSH_COLOR_BAR\t\t\t0x01b0\n#define RK3368_BCSH_BCS\t\t\t\t0x01b4\n#define RK3368_BCSH_H\t\t\t\t0x01b8\n#define RK3368_BCSH_CTRL\t\t\t0x01bc\n#define RK3368_CABC_CTRL0\t\t\t0x01c0\n#define RK3368_CABC_CTRL1\t\t\t0x01c4\n#define RK3368_CABC_CTRL2\t\t\t0x01c8\n#define RK3368_CABC_CTRL3\t\t\t0x01cc\n#define RK3368_CABC_GAUSS_LINE0_0\t\t0x01d0\n#define RK3368_CABC_GAUSS_LINE0_1\t\t0x01d4\n#define RK3368_CABC_GAUSS_LINE1_0\t\t0x01d8\n#define RK3368_CABC_GAUSS_LINE1_1\t\t0x01dc\n#define RK3368_CABC_GAUSS_LINE2_0\t\t0x01e0\n#define RK3368_CABC_GAUSS_LINE2_1\t\t0x01e4\n#define RK3368_FRC_LOWER01_0\t\t\t0x01e8\n#define RK3368_FRC_LOWER01_1\t\t\t0x01ec\n#define RK3368_FRC_LOWER10_0\t\t\t0x01f0\n#define RK3368_FRC_LOWER10_1\t\t\t0x01f4\n#define RK3368_FRC_LOWER11_0\t\t\t0x01f8\n#define RK3368_FRC_LOWER11_1\t\t\t0x01fc\n#define RK3368_IFBDC_CTRL\t\t\t0x0200\n#define RK3368_IFBDC_TILES_NUM\t\t\t0x0204\n#define RK3368_IFBDC_FRAME_RST_CYCLE\t\t0x0208\n#define RK3368_IFBDC_BASE_ADDR\t\t\t0x020c\n#define RK3368_IFBDC_MB_SIZE\t\t\t0x0210\n#define RK3368_IFBDC_CMP_INDEX_INIT\t\t0x0214\n#define RK3368_IFBDC_VIR\t\t\t0x0220\n#define RK3368_IFBDC_DEBUG0\t\t\t0x0230\n#define RK3368_IFBDC_DEBUG1\t\t\t0x0234\n#define RK3368_LATENCY_CTRL0\t\t\t0x0250\n#define RK3368_RD_MAX_LATENCY_NUM0\t\t0x0254\n#define RK3368_RD_LATENCY_THR_NUM0\t\t0x0258\n#define RK3368_RD_LATENCY_SAMP_NUM0\t\t0x025c\n#define RK3368_WIN0_DSP_BG\t\t\t0x0260\n#define RK3368_WIN1_DSP_BG\t\t\t0x0264\n#define RK3368_WIN2_DSP_BG\t\t\t0x0268\n#define RK3368_WIN3_DSP_BG\t\t\t0x026c\n#define RK3368_SCAN_LINE_NUM\t\t\t0x0270\n#define RK3368_CABC_DEBUG0\t\t\t0x0274\n#define RK3368_CABC_DEBUG1\t\t\t0x0278\n#define RK3368_CABC_DEBUG2\t\t\t0x027c\n#define RK3368_DBG_REG_000\t\t\t0x0280\n#define RK3368_DBG_REG_001\t\t\t0x0284\n#define RK3368_DBG_REG_002\t\t\t0x0288\n#define RK3368_DBG_REG_003\t\t\t0x028c\n#define RK3368_DBG_REG_004\t\t\t0x0290\n#define RK3368_DBG_REG_005\t\t\t0x0294\n#define RK3368_DBG_REG_006\t\t\t0x0298\n#define RK3368_DBG_REG_007\t\t\t0x029c\n#define RK3368_DBG_REG_008\t\t\t0x02a0\n#define RK3368_DBG_REG_016\t\t\t0x02c0\n#define RK3368_DBG_REG_017\t\t\t0x02c4\n#define RK3368_DBG_REG_018\t\t\t0x02c8\n#define RK3368_DBG_REG_019\t\t\t0x02cc\n#define RK3368_DBG_REG_020\t\t\t0x02d0\n#define RK3368_DBG_REG_021\t\t\t0x02d4\n#define RK3368_DBG_REG_022\t\t\t0x02d8\n#define RK3368_DBG_REG_023\t\t\t0x02dc\n#define RK3368_DBG_REG_028\t\t\t0x02f0\n#define RK3368_MMU_DTE_ADDR\t\t\t0x0300\n#define RK3368_MMU_STATUS\t\t\t0x0304\n#define RK3368_MMU_COMMAND\t\t\t0x0308\n#define RK3368_MMU_PAGE_FAULT_ADDR\t\t0x030c\n#define RK3368_MMU_ZAP_ONE_LINE\t\t\t0x0310\n#define RK3368_MMU_INT_RAWSTAT\t\t\t0x0314\n#define RK3368_MMU_INT_CLEAR\t\t\t0x0318\n#define RK3368_MMU_INT_MASK\t\t\t0x031c\n#define RK3368_MMU_INT_STATUS\t\t\t0x0320\n#define RK3368_MMU_AUTO_GATING\t\t\t0x0324\n#define RK3368_WIN2_LUT_ADDR\t\t\t0x0400\n#define RK3368_WIN3_LUT_ADDR\t\t\t0x0800\n#define RK3368_HWC_LUT_ADDR\t\t\t0x0c00\n#define RK3368_GAMMA_LUT_ADDR\t\t\t0x1000\n#define RK3368_CABC_GAMMA_LUT_ADDR\t\t0x1800\n#define RK3368_MCU_BYPASS_WPORT\t\t\t0x2200\n#define RK3368_MCU_BYPASS_RPORT\t\t\t0x2300\n \n\n#define RK3366_REG_CFG_DONE\t\t\t0x0000\n#define RK3366_VERSION_INFO\t\t\t0x0004\n#define RK3366_SYS_CTRL\t\t\t\t0x0008\n#define RK3366_SYS_CTRL1\t\t\t0x000c\n#define RK3366_DSP_CTRL0\t\t\t0x0010\n#define RK3366_DSP_CTRL1\t\t\t0x0014\n#define RK3366_DSP_BG\t\t\t\t0x0018\n#define RK3366_MCU_CTRL\t\t\t\t0x001c\n#define RK3366_WB_CTRL0\t\t\t\t0x0020\n#define RK3366_WB_CTRL1\t\t\t\t0x0024\n#define RK3366_WB_YRGB_MST\t\t\t0x0028\n#define RK3366_WB_CBR_MST\t\t\t0x002c\n#define RK3366_WIN0_CTRL0\t\t\t0x0030\n#define RK3366_WIN0_CTRL1\t\t\t0x0034\n#define RK3366_WIN0_COLOR_KEY\t\t\t0x0038\n#define RK3366_WIN0_VIR\t\t\t\t0x003c\n#define RK3366_WIN0_YRGB_MST\t\t\t0x0040\n#define RK3366_WIN0_CBR_MST\t\t\t0x0044\n#define RK3366_WIN0_ACT_INFO\t\t\t0x0048\n#define RK3366_WIN0_DSP_INFO\t\t\t0x004c\n#define RK3366_WIN0_DSP_ST\t\t\t0x0050\n#define RK3366_WIN0_SCL_FACTOR_YRGB\t\t0x0054\n#define RK3366_WIN0_SCL_FACTOR_CBR\t\t0x0058\n#define RK3366_WIN0_SCL_OFFSET\t\t\t0x005c\n#define RK3366_WIN0_SRC_ALPHA_CTRL\t\t0x0060\n#define RK3366_WIN0_DST_ALPHA_CTRL\t\t0x0064\n#define RK3366_WIN0_FADING_CTRL\t\t\t0x0068\n#define RK3366_WIN0_CTRL2\t\t\t0x006c\n#define RK3366_WIN1_CTRL0\t\t\t0x0070\n#define RK3366_WIN1_CTRL1\t\t\t0x0074\n#define RK3366_WIN1_COLOR_KEY\t\t\t0x0078\n#define RK3366_WIN1_VIR\t\t\t\t0x007c\n#define RK3366_WIN1_YRGB_MST\t\t\t0x0080\n#define RK3366_WIN1_CBR_MST\t\t\t0x0084\n#define RK3366_WIN1_ACT_INFO\t\t\t0x0088\n#define RK3366_WIN1_DSP_INFO\t\t\t0x008c\n#define RK3366_WIN1_DSP_ST\t\t\t0x0090\n#define RK3366_WIN1_SCL_FACTOR_YRGB\t\t0x0094\n#define RK3366_WIN1_SCL_FACTOR_CBR\t\t0x0098\n#define RK3366_WIN1_SCL_OFFSET\t\t\t0x009c\n#define RK3366_WIN1_SRC_ALPHA_CTRL\t\t0x00a0\n#define RK3366_WIN1_DST_ALPHA_CTRL\t\t0x00a4\n#define RK3366_WIN1_FADING_CTRL\t\t\t0x00a8\n#define RK3366_WIN1_CTRL2\t\t\t0x00ac\n#define RK3366_WIN2_CTRL0\t\t\t0x00b0\n#define RK3366_WIN2_CTRL1\t\t\t0x00b4\n#define RK3366_WIN2_VIR0_1\t\t\t0x00b8\n#define RK3366_WIN2_VIR2_3\t\t\t0x00bc\n#define RK3366_WIN2_MST0\t\t\t0x00c0\n#define RK3366_WIN2_DSP_INFO0\t\t\t0x00c4\n#define RK3366_WIN2_DSP_ST0\t\t\t0x00c8\n#define RK3366_WIN2_COLOR_KEY\t\t\t0x00cc\n#define RK3366_WIN2_MST1\t\t\t0x00d0\n#define RK3366_WIN2_DSP_INFO1\t\t\t0x00d4\n#define RK3366_WIN2_DSP_ST1\t\t\t0x00d8\n#define RK3366_WIN2_SRC_ALPHA_CTRL\t\t0x00dc\n#define RK3366_WIN2_MST2\t\t\t0x00e0\n#define RK3366_WIN2_DSP_INFO2\t\t\t0x00e4\n#define RK3366_WIN2_DSP_ST2\t\t\t0x00e8\n#define RK3366_WIN2_DST_ALPHA_CTRL\t\t0x00ec\n#define RK3366_WIN2_MST3\t\t\t0x00f0\n#define RK3366_WIN2_DSP_INFO3\t\t\t0x00f4\n#define RK3366_WIN2_DSP_ST3\t\t\t0x00f8\n#define RK3366_WIN2_FADING_CTRL\t\t\t0x00fc\n#define RK3366_WIN3_CTRL0\t\t\t0x0100\n#define RK3366_WIN3_CTRL1\t\t\t0x0104\n#define RK3366_WIN3_VIR0_1\t\t\t0x0108\n#define RK3366_WIN3_VIR2_3\t\t\t0x010c\n#define RK3366_WIN3_MST0\t\t\t0x0110\n#define RK3366_WIN3_DSP_INFO0\t\t\t0x0114\n#define RK3366_WIN3_DSP_ST0\t\t\t0x0118\n#define RK3366_WIN3_COLOR_KEY\t\t\t0x011c\n#define RK3366_WIN3_MST1\t\t\t0x0120\n#define RK3366_WIN3_DSP_INFO1\t\t\t0x0124\n#define RK3366_WIN3_DSP_ST1\t\t\t0x0128\n#define RK3366_WIN3_SRC_ALPHA_CTRL\t\t0x012c\n#define RK3366_WIN3_MST2\t\t\t0x0130\n#define RK3366_WIN3_DSP_INFO2\t\t\t0x0134\n#define RK3366_WIN3_DSP_ST2\t\t\t0x0138\n#define RK3366_WIN3_DST_ALPHA_CTRL\t\t0x013c\n#define RK3366_WIN3_MST3\t\t\t0x0140\n#define RK3366_WIN3_DSP_INFO3\t\t\t0x0144\n#define RK3366_WIN3_DSP_ST3\t\t\t0x0148\n#define RK3366_WIN3_FADING_CTRL\t\t\t0x014c\n#define RK3366_HWC_CTRL0\t\t\t0x0150\n#define RK3366_HWC_CTRL1\t\t\t0x0154\n#define RK3366_HWC_MST\t\t\t\t0x0158\n#define RK3366_HWC_DSP_ST\t\t\t0x015c\n#define RK3366_HWC_SRC_ALPHA_CTRL\t\t0x0160\n#define RK3366_HWC_DST_ALPHA_CTRL\t\t0x0164\n#define RK3366_HWC_FADING_CTRL\t\t\t0x0168\n#define RK3366_HWC_RESERVED1\t\t\t0x016c\n#define RK3366_POST_DSP_HACT_INFO\t\t0x0170\n#define RK3366_POST_DSP_VACT_INFO\t\t0x0174\n#define RK3366_POST_SCL_FACTOR_YRGB\t\t0x0178\n#define RK3366_POST_RESERVED\t\t\t0x017c\n#define RK3366_POST_SCL_CTRL\t\t\t0x0180\n#define RK3366_POST_DSP_VACT_INFO_F1\t\t0x0184\n#define RK3366_DSP_HTOTAL_HS_END\t\t0x0188\n#define RK3366_DSP_HACT_ST_END\t\t\t0x018c\n#define RK3366_DSP_VTOTAL_VS_END\t\t0x0190\n#define RK3366_DSP_VACT_ST_END\t\t\t0x0194\n#define RK3366_DSP_VS_ST_END_F1\t\t\t0x0198\n#define RK3366_DSP_VACT_ST_END_F1\t\t0x019c\n#define RK3366_PWM_CTRL\t\t\t\t0x01a0\n#define RK3366_PWM_PERIOD_HPR\t\t\t0x01a4\n#define RK3366_PWM_DUTY_LPR\t\t\t0x01a8\n#define RK3366_PWM_CNT\t\t\t\t0x01ac\n#define RK3366_BCSH_COLOR_BAR\t\t\t0x01b0\n#define RK3366_BCSH_BCS\t\t\t\t0x01b4\n#define RK3366_BCSH_H\t\t\t\t0x01b8\n#define RK3366_BCSH_CTRL\t\t\t0x01bc\n#define RK3366_CABC_CTRL0\t\t\t0x01c0\n#define RK3366_CABC_CTRL1\t\t\t0x01c4\n#define RK3366_CABC_CTRL2\t\t\t0x01c8\n#define RK3366_CABC_CTRL3\t\t\t0x01cc\n#define RK3366_CABC_GAUSS_LINE0_0\t\t0x01d0\n#define RK3366_CABC_GAUSS_LINE0_1\t\t0x01d4\n#define RK3366_CABC_GAUSS_LINE1_0\t\t0x01d8\n#define RK3366_CABC_GAUSS_LINE1_1\t\t0x01dc\n#define RK3366_CABC_GAUSS_LINE2_0\t\t0x01e0\n#define RK3366_CABC_GAUSS_LINE2_1\t\t0x01e4\n#define RK3366_FRC_LOWER01_0\t\t\t0x01e8\n#define RK3366_FRC_LOWER01_1\t\t\t0x01ec\n#define RK3366_FRC_LOWER10_0\t\t\t0x01f0\n#define RK3366_FRC_LOWER10_1\t\t\t0x01f4\n#define RK3366_FRC_LOWER11_0\t\t\t0x01f8\n#define RK3366_FRC_LOWER11_1\t\t\t0x01fc\n#define RK3366_INTR_EN0\t\t\t\t0x0280\n#define RK3366_INTR_CLEAR0\t\t\t0x0284\n#define RK3366_INTR_STATUS0\t\t\t0x0288\n#define RK3366_INTR_RAW_STATUS0\t\t\t0x028c\n#define RK3366_INTR_EN1\t\t\t\t0x0290\n#define RK3366_INTR_CLEAR1\t\t\t0x0294\n#define RK3366_INTR_STATUS1\t\t\t0x0298\n#define RK3366_INTR_RAW_STATUS1\t\t\t0x029c\n#define RK3366_LINE_FLAG\t\t\t0x02a0\n#define RK3366_VOP_STATUS\t\t\t0x02a4\n#define RK3366_BLANKING_VALUE\t\t\t0x02a8\n#define RK3366_WIN0_DSP_BG\t\t\t0x02b0\n#define RK3366_WIN1_DSP_BG\t\t\t0x02b4\n#define RK3366_WIN2_DSP_BG\t\t\t0x02b8\n#define RK3366_WIN3_DSP_BG\t\t\t0x02bc\n#define RK3366_WIN2_LUT_ADDR\t\t\t0x0400\n#define RK3366_WIN3_LUT_ADDR\t\t\t0x0800\n#define RK3366_HWC_LUT_ADDR\t\t\t0x0c00\n#define RK3366_GAMMA0_LUT_ADDR\t\t\t0x1000\n#define RK3366_GAMMA1_LUT_ADDR\t\t\t0x1400\n#define RK3366_CABC_GAMMA_LUT_ADDR\t\t0x1800\n#define RK3366_MCU_BYPASS_WPORT\t\t\t0x2200\n#define RK3366_MCU_BYPASS_RPORT\t\t\t0x2300\n#define RK3366_MMU_DTE_ADDR\t\t\t0x2400\n#define RK3366_MMU_STATUS\t\t\t0x2404\n#define RK3366_MMU_COMMAND\t\t\t0x2408\n#define RK3366_MMU_PAGE_FAULT_ADDR\t\t0x240c\n#define RK3366_MMU_ZAP_ONE_LINE\t\t\t0x2410\n#define RK3366_MMU_INT_RAWSTAT\t\t\t0x2414\n#define RK3366_MMU_INT_CLEAR\t\t\t0x2418\n#define RK3366_MMU_INT_MASK\t\t\t0x241c\n#define RK3366_MMU_INT_STATUS\t\t\t0x2420\n#define RK3366_MMU_AUTO_GATING\t\t\t0x2424\n\n \n#define RK3399_REG_CFG_DONE\t\t\t0x0000\n#define RK3399_VERSION_INFO\t\t\t0x0004\n#define RK3399_SYS_CTRL\t\t\t\t0x0008\n#define RK3399_SYS_CTRL1\t\t\t0x000c\n#define RK3399_DSP_CTRL0\t\t\t0x0010\n#define RK3399_DSP_CTRL1\t\t\t0x0014\n#define RK3399_DSP_BG\t\t\t\t0x0018\n#define RK3399_MCU_CTRL\t\t\t\t0x001c\n#define RK3399_WB_CTRL0\t\t\t\t0x0020\n#define RK3399_WB_CTRL1\t\t\t\t0x0024\n#define RK3399_WB_YRGB_MST\t\t\t0x0028\n#define RK3399_WB_CBR_MST\t\t\t0x002c\n#define RK3399_WIN0_CTRL0\t\t\t0x0030\n#define RK3399_WIN0_CTRL1\t\t\t0x0034\n#define RK3399_WIN0_COLOR_KEY\t\t\t0x0038\n#define RK3399_WIN0_VIR\t\t\t\t0x003c\n#define RK3399_WIN0_YRGB_MST\t\t\t0x0040\n#define RK3399_WIN0_CBR_MST\t\t\t0x0044\n#define RK3399_WIN0_ACT_INFO\t\t\t0x0048\n#define RK3399_WIN0_DSP_INFO\t\t\t0x004c\n#define RK3399_WIN0_DSP_ST\t\t\t0x0050\n#define RK3399_WIN0_SCL_FACTOR_YRGB\t\t0x0054\n#define RK3399_WIN0_SCL_FACTOR_CBR\t\t0x0058\n#define RK3399_WIN0_SCL_OFFSET\t\t\t0x005c\n#define RK3399_WIN0_SRC_ALPHA_CTRL\t\t0x0060\n#define RK3399_WIN0_DST_ALPHA_CTRL\t\t0x0064\n#define RK3399_WIN0_FADING_CTRL\t\t\t0x0068\n#define RK3399_WIN0_CTRL2\t\t\t0x006c\n#define RK3399_WIN1_CTRL0\t\t\t0x0070\n#define RK3399_WIN1_CTRL1\t\t\t0x0074\n#define RK3399_WIN1_COLOR_KEY\t\t\t0x0078\n#define RK3399_WIN1_VIR\t\t\t\t0x007c\n#define RK3399_WIN1_YRGB_MST\t\t\t0x0080\n#define RK3399_WIN1_CBR_MST\t\t\t0x0084\n#define RK3399_WIN1_ACT_INFO\t\t\t0x0088\n#define RK3399_WIN1_DSP_INFO\t\t\t0x008c\n#define RK3399_WIN1_DSP_ST\t\t\t0x0090\n#define RK3399_WIN1_SCL_FACTOR_YRGB\t\t0x0094\n#define RK3399_WIN1_SCL_FACTOR_CBR\t\t0x0098\n#define RK3399_WIN1_SCL_OFFSET\t\t\t0x009c\n#define RK3399_WIN1_SRC_ALPHA_CTRL\t\t0x00a0\n#define RK3399_WIN1_DST_ALPHA_CTRL\t\t0x00a4\n#define RK3399_WIN1_FADING_CTRL\t\t\t0x00a8\n#define RK3399_WIN1_CTRL2\t\t\t0x00ac\n#define RK3399_WIN2_CTRL0\t\t\t0x00b0\n#define RK3399_WIN2_CTRL1\t\t\t0x00b4\n#define RK3399_WIN2_VIR0_1\t\t\t0x00b8\n#define RK3399_WIN2_VIR2_3\t\t\t0x00bc\n#define RK3399_WIN2_MST0\t\t\t0x00c0\n#define RK3399_WIN2_DSP_INFO0\t\t\t0x00c4\n#define RK3399_WIN2_DSP_ST0\t\t\t0x00c8\n#define RK3399_WIN2_COLOR_KEY\t\t\t0x00cc\n#define RK3399_WIN2_MST1\t\t\t0x00d0\n#define RK3399_WIN2_DSP_INFO1\t\t\t0x00d4\n#define RK3399_WIN2_DSP_ST1\t\t\t0x00d8\n#define RK3399_WIN2_SRC_ALPHA_CTRL\t\t0x00dc\n#define RK3399_WIN2_MST2\t\t\t0x00e0\n#define RK3399_WIN2_DSP_INFO2\t\t\t0x00e4\n#define RK3399_WIN2_DSP_ST2\t\t\t0x00e8\n#define RK3399_WIN2_DST_ALPHA_CTRL\t\t0x00ec\n#define RK3399_WIN2_MST3\t\t\t0x00f0\n#define RK3399_WIN2_DSP_INFO3\t\t\t0x00f4\n#define RK3399_WIN2_DSP_ST3\t\t\t0x00f8\n#define RK3399_WIN2_FADING_CTRL\t\t\t0x00fc\n#define RK3399_WIN3_CTRL0\t\t\t0x0100\n#define RK3399_WIN3_CTRL1\t\t\t0x0104\n#define RK3399_WIN3_VIR0_1\t\t\t0x0108\n#define RK3399_WIN3_VIR2_3\t\t\t0x010c\n#define RK3399_WIN3_MST0\t\t\t0x0110\n#define RK3399_WIN3_DSP_INFO0\t\t\t0x0114\n#define RK3399_WIN3_DSP_ST0\t\t\t0x0118\n#define RK3399_WIN3_COLOR_KEY\t\t\t0x011c\n#define RK3399_WIN3_MST1\t\t\t0x0120\n#define RK3399_WIN3_DSP_INFO1\t\t\t0x0124\n#define RK3399_WIN3_DSP_ST1\t\t\t0x0128\n#define RK3399_WIN3_SRC_ALPHA_CTRL\t\t0x012c\n#define RK3399_WIN3_MST2\t\t\t0x0130\n#define RK3399_WIN3_DSP_INFO2\t\t\t0x0134\n#define RK3399_WIN3_DSP_ST2\t\t\t0x0138\n#define RK3399_WIN3_DST_ALPHA_CTRL\t\t0x013c\n#define RK3399_WIN3_MST3\t\t\t0x0140\n#define RK3399_WIN3_DSP_INFO3\t\t\t0x0144\n#define RK3399_WIN3_DSP_ST3\t\t\t0x0148\n#define RK3399_WIN3_FADING_CTRL\t\t\t0x014c\n#define RK3399_HWC_CTRL0\t\t\t0x0150\n#define RK3399_HWC_CTRL1\t\t\t0x0154\n#define RK3399_HWC_MST\t\t\t\t0x0158\n#define RK3399_HWC_DSP_ST\t\t\t0x015c\n#define RK3399_HWC_SRC_ALPHA_CTRL\t\t0x0160\n#define RK3399_HWC_DST_ALPHA_CTRL\t\t0x0164\n#define RK3399_HWC_FADING_CTRL\t\t\t0x0168\n#define RK3399_HWC_RESERVED1\t\t\t0x016c\n#define RK3399_POST_DSP_HACT_INFO\t\t0x0170\n#define RK3399_POST_DSP_VACT_INFO\t\t0x0174\n#define RK3399_POST_SCL_FACTOR_YRGB\t\t0x0178\n#define RK3399_POST_RESERVED\t\t\t0x017c\n#define RK3399_POST_SCL_CTRL\t\t\t0x0180\n#define RK3399_POST_DSP_VACT_INFO_F1\t\t0x0184\n#define RK3399_DSP_HTOTAL_HS_END\t\t0x0188\n#define RK3399_DSP_HACT_ST_END\t\t\t0x018c\n#define RK3399_DSP_VTOTAL_VS_END\t\t0x0190\n#define RK3399_DSP_VACT_ST_END\t\t\t0x0194\n#define RK3399_DSP_VS_ST_END_F1\t\t\t0x0198\n#define RK3399_DSP_VACT_ST_END_F1\t\t0x019c\n#define RK3399_PWM_CTRL\t\t\t\t0x01a0\n#define RK3399_PWM_PERIOD_HPR\t\t\t0x01a4\n#define RK3399_PWM_DUTY_LPR\t\t\t0x01a8\n#define RK3399_PWM_CNT\t\t\t\t0x01ac\n#define RK3399_BCSH_COLOR_BAR\t\t\t0x01b0\n#define RK3399_BCSH_BCS\t\t\t\t0x01b4\n#define RK3399_BCSH_H\t\t\t\t0x01b8\n#define RK3399_BCSH_CTRL\t\t\t0x01bc\n#define RK3399_CABC_CTRL0\t\t\t0x01c0\n#define RK3399_CABC_CTRL1\t\t\t0x01c4\n#define RK3399_CABC_CTRL2\t\t\t0x01c8\n#define RK3399_CABC_CTRL3\t\t\t0x01cc\n#define RK3399_CABC_GAUSS_LINE0_0\t\t0x01d0\n#define RK3399_CABC_GAUSS_LINE0_1\t\t0x01d4\n#define RK3399_CABC_GAUSS_LINE1_0\t\t0x01d8\n#define RK3399_CABC_GAUSS_LINE1_1\t\t0x01dc\n#define RK3399_CABC_GAUSS_LINE2_0\t\t0x01e0\n#define RK3399_CABC_GAUSS_LINE2_1\t\t0x01e4\n#define RK3399_FRC_LOWER01_0\t\t\t0x01e8\n#define RK3399_FRC_LOWER01_1\t\t\t0x01ec\n#define RK3399_FRC_LOWER10_0\t\t\t0x01f0\n#define RK3399_FRC_LOWER10_1\t\t\t0x01f4\n#define RK3399_FRC_LOWER11_0\t\t\t0x01f8\n#define RK3399_FRC_LOWER11_1\t\t\t0x01fc\n#define RK3399_AFBCD0_CTRL\t\t\t0x0200\n#define RK3399_AFBCD0_HDR_PTR\t\t\t0x0204\n#define RK3399_AFBCD0_PIC_SIZE\t\t\t0x0208\n#define RK3399_AFBCD0_STATUS\t\t\t0x020c\n#define RK3399_AFBCD1_CTRL\t\t\t0x0220\n#define RK3399_AFBCD1_HDR_PTR\t\t\t0x0224\n#define RK3399_AFBCD1_PIC_SIZE\t\t\t0x0228\n#define RK3399_AFBCD1_STATUS\t\t\t0x022c\n#define RK3399_AFBCD2_CTRL\t\t\t0x0240\n#define RK3399_AFBCD2_HDR_PTR\t\t\t0x0244\n#define RK3399_AFBCD2_PIC_SIZE\t\t\t0x0248\n#define RK3399_AFBCD2_STATUS\t\t\t0x024c\n#define RK3399_AFBCD3_CTRL\t\t\t0x0260\n#define RK3399_AFBCD3_HDR_PTR\t\t\t0x0264\n#define RK3399_AFBCD3_PIC_SIZE\t\t\t0x0268\n#define RK3399_AFBCD3_STATUS\t\t\t0x026c\n#define RK3399_INTR_EN0\t\t\t\t0x0280\n#define RK3399_INTR_CLEAR0\t\t\t0x0284\n#define RK3399_INTR_STATUS0\t\t\t0x0288\n#define RK3399_INTR_RAW_STATUS0\t\t\t0x028c\n#define RK3399_INTR_EN1\t\t\t\t0x0290\n#define RK3399_INTR_CLEAR1\t\t\t0x0294\n#define RK3399_INTR_STATUS1\t\t\t0x0298\n#define RK3399_INTR_RAW_STATUS1\t\t\t0x029c\n#define RK3399_LINE_FLAG\t\t\t0x02a0\n#define RK3399_VOP_STATUS\t\t\t0x02a4\n#define RK3399_BLANKING_VALUE\t\t\t0x02a8\n#define RK3399_MCU_BYPASS_PORT\t\t\t0x02ac\n#define RK3399_WIN0_DSP_BG\t\t\t0x02b0\n#define RK3399_WIN1_DSP_BG\t\t\t0x02b4\n#define RK3399_WIN2_DSP_BG\t\t\t0x02b8\n#define RK3399_WIN3_DSP_BG\t\t\t0x02bc\n#define RK3399_YUV2YUV_WIN\t\t\t0x02c0\n#define RK3399_YUV2YUV_POST\t\t\t0x02c4\n#define RK3399_AUTO_GATING_EN\t\t\t0x02cc\n#define RK3399_DBG_POST_REG1\t\t\t0x036c\n#define RK3399_WIN0_CSC_COE\t\t\t0x03a0\n#define RK3399_WIN1_CSC_COE\t\t\t0x03c0\n#define RK3399_WIN2_CSC_COE\t\t\t0x03e0\n#define RK3399_WIN3_CSC_COE\t\t\t0x0400\n#define RK3399_HWC_CSC_COE\t\t\t0x0420\n#define RK3399_BCSH_R2Y_CSC_COE\t\t\t0x0440\n#define RK3399_BCSH_Y2R_CSC_COE\t\t\t0x0460\n#define RK3399_POST_YUV2YUV_Y2R_COE\t\t0x0480\n#define RK3399_POST_YUV2YUV_3X3_COE\t\t0x04a0\n#define RK3399_POST_YUV2YUV_R2Y_COE\t\t0x04c0\n#define RK3399_WIN0_YUV2YUV_Y2R\t\t\t0x04e0\n#define RK3399_WIN0_YUV2YUV_3X3\t\t\t0x0500\n#define RK3399_WIN0_YUV2YUV_R2Y\t\t\t0x0520\n#define RK3399_WIN1_YUV2YUV_Y2R\t\t\t0x0540\n#define RK3399_WIN1_YUV2YUV_3X3\t\t\t0x0560\n#define RK3399_WIN1_YUV2YUV_R2Y\t\t\t0x0580\n#define RK3399_WIN2_YUV2YUV_Y2R\t\t\t0x05a0\n#define RK3399_WIN2_YUV2YUV_3X3\t\t\t0x05c0\n#define RK3399_WIN2_YUV2YUV_R2Y\t\t\t0x05e0\n#define RK3399_WIN3_YUV2YUV_Y2R\t\t\t0x0600\n#define RK3399_WIN3_YUV2YUV_3X3\t\t\t0x0620\n#define RK3399_WIN3_YUV2YUV_R2Y\t\t\t0x0640\n#define RK3399_WIN2_LUT_ADDR\t\t\t0x1000\n#define RK3399_WIN3_LUT_ADDR\t\t\t0x1400\n#define RK3399_HWC_LUT_ADDR\t\t\t0x1800\n#define RK3399_CABC_GAMMA_LUT_ADDR\t\t0x1c00\n#define RK3399_GAMMA_LUT_ADDR\t\t\t0x2000\n \n\n \n#define RK3328_REG_CFG_DONE\t\t\t0x00000000\n#define RK3328_VERSION_INFO\t\t\t0x00000004\n#define RK3328_SYS_CTRL\t\t\t\t0x00000008\n#define RK3328_SYS_CTRL1\t\t\t0x0000000c\n#define RK3328_DSP_CTRL0\t\t\t0x00000010\n#define RK3328_DSP_CTRL1\t\t\t0x00000014\n#define RK3328_DSP_BG\t\t\t\t0x00000018\n#define RK3328_AUTO_GATING_EN\t\t\t0x0000003c\n#define RK3328_LINE_FLAG\t\t\t0x00000040\n#define RK3328_VOP_STATUS\t\t\t0x00000044\n#define RK3328_BLANKING_VALUE\t\t\t0x00000048\n#define RK3328_WIN0_DSP_BG\t\t\t0x00000050\n#define RK3328_WIN1_DSP_BG\t\t\t0x00000054\n#define RK3328_DBG_PERF_LATENCY_CTRL0\t\t0x000000c0\n#define RK3328_DBG_PERF_RD_MAX_LATENCY_NUM0\t0x000000c4\n#define RK3328_DBG_PERF_RD_LATENCY_THR_NUM0\t0x000000c8\n#define RK3328_DBG_PERF_RD_LATENCY_SAMP_NUM0\t0x000000cc\n#define RK3328_INTR_EN0\t\t\t\t0x000000e0\n#define RK3328_INTR_CLEAR0\t\t\t0x000000e4\n#define RK3328_INTR_STATUS0\t\t\t0x000000e8\n#define RK3328_INTR_RAW_STATUS0\t\t\t0x000000ec\n#define RK3328_INTR_EN1\t\t\t\t0x000000f0\n#define RK3328_INTR_CLEAR1\t\t\t0x000000f4\n#define RK3328_INTR_STATUS1\t\t\t0x000000f8\n#define RK3328_INTR_RAW_STATUS1\t\t\t0x000000fc\n#define RK3328_WIN0_CTRL0\t\t\t0x00000100\n#define RK3328_WIN0_CTRL1\t\t\t0x00000104\n#define RK3328_WIN0_COLOR_KEY\t\t\t0x00000108\n#define RK3328_WIN0_VIR\t\t\t\t0x0000010c\n#define RK3328_WIN0_YRGB_MST\t\t\t0x00000110\n#define RK3328_WIN0_CBR_MST\t\t\t0x00000114\n#define RK3328_WIN0_ACT_INFO\t\t\t0x00000118\n#define RK3328_WIN0_DSP_INFO\t\t\t0x0000011c\n#define RK3328_WIN0_DSP_ST\t\t\t0x00000120\n#define RK3328_WIN0_SCL_FACTOR_YRGB\t\t0x00000124\n#define RK3328_WIN0_SCL_FACTOR_CBR\t\t0x00000128\n#define RK3328_WIN0_SCL_OFFSET\t\t\t0x0000012c\n#define RK3328_WIN0_SRC_ALPHA_CTRL\t\t0x00000130\n#define RK3328_WIN0_DST_ALPHA_CTRL\t\t0x00000134\n#define RK3328_WIN0_FADING_CTRL\t\t\t0x00000138\n#define RK3328_WIN0_CTRL2\t\t\t0x0000013c\n#define RK3328_DBG_WIN0_REG0\t\t\t0x000001f0\n#define RK3328_DBG_WIN0_REG1\t\t\t0x000001f4\n#define RK3328_DBG_WIN0_REG2\t\t\t0x000001f8\n#define RK3328_DBG_WIN0_RESERVED\t\t0x000001fc\n#define RK3328_WIN1_CTRL0\t\t\t0x00000200\n#define RK3328_WIN1_CTRL1\t\t\t0x00000204\n#define RK3328_WIN1_COLOR_KEY\t\t\t0x00000208\n#define RK3328_WIN1_VIR\t\t\t\t0x0000020c\n#define RK3328_WIN1_YRGB_MST\t\t\t0x00000210\n#define RK3328_WIN1_CBR_MST\t\t\t0x00000214\n#define RK3328_WIN1_ACT_INFO\t\t\t0x00000218\n#define RK3328_WIN1_DSP_INFO\t\t\t0x0000021c\n#define RK3328_WIN1_DSP_ST\t\t\t0x00000220\n#define RK3328_WIN1_SCL_FACTOR_YRGB\t\t0x00000224\n#define RK3328_WIN1_SCL_FACTOR_CBR\t\t0x00000228\n#define RK3328_WIN1_SCL_OFFSET\t\t\t0x0000022c\n#define RK3328_WIN1_SRC_ALPHA_CTRL\t\t0x00000230\n#define RK3328_WIN1_DST_ALPHA_CTRL\t\t0x00000234\n#define RK3328_WIN1_FADING_CTRL\t\t\t0x00000238\n#define RK3328_WIN1_CTRL2\t\t\t0x0000023c\n#define RK3328_DBG_WIN1_REG0\t\t\t0x000002f0\n#define RK3328_DBG_WIN1_REG1\t\t\t0x000002f4\n#define RK3328_DBG_WIN1_REG2\t\t\t0x000002f8\n#define RK3328_DBG_WIN1_RESERVED\t\t0x000002fc\n#define RK3328_WIN2_CTRL0\t\t\t0x00000300\n#define RK3328_WIN2_CTRL1\t\t\t0x00000304\n#define RK3328_WIN2_COLOR_KEY\t\t\t0x00000308\n#define RK3328_WIN2_VIR\t\t\t\t0x0000030c\n#define RK3328_WIN2_YRGB_MST\t\t\t0x00000310\n#define RK3328_WIN2_CBR_MST\t\t\t0x00000314\n#define RK3328_WIN2_ACT_INFO\t\t\t0x00000318\n#define RK3328_WIN2_DSP_INFO\t\t\t0x0000031c\n#define RK3328_WIN2_DSP_ST\t\t\t0x00000320\n#define RK3328_WIN2_SCL_FACTOR_YRGB\t\t0x00000324\n#define RK3328_WIN2_SCL_FACTOR_CBR\t\t0x00000328\n#define RK3328_WIN2_SCL_OFFSET\t\t\t0x0000032c\n#define RK3328_WIN2_SRC_ALPHA_CTRL\t\t0x00000330\n#define RK3328_WIN2_DST_ALPHA_CTRL\t\t0x00000334\n#define RK3328_WIN2_FADING_CTRL\t\t\t0x00000338\n#define RK3328_WIN2_CTRL2\t\t\t0x0000033c\n#define RK3328_DBG_WIN2_REG0\t\t\t0x000003f0\n#define RK3328_DBG_WIN2_REG1\t\t\t0x000003f4\n#define RK3328_DBG_WIN2_REG2\t\t\t0x000003f8\n#define RK3328_DBG_WIN2_RESERVED\t\t0x000003fc\n#define RK3328_WIN3_CTRL0\t\t\t0x00000400\n#define RK3328_WIN3_CTRL1\t\t\t0x00000404\n#define RK3328_WIN3_COLOR_KEY\t\t\t0x00000408\n#define RK3328_WIN3_VIR\t\t\t\t0x0000040c\n#define RK3328_WIN3_YRGB_MST\t\t\t0x00000410\n#define RK3328_WIN3_CBR_MST\t\t\t0x00000414\n#define RK3328_WIN3_ACT_INFO\t\t\t0x00000418\n#define RK3328_WIN3_DSP_INFO\t\t\t0x0000041c\n#define RK3328_WIN3_DSP_ST\t\t\t0x00000420\n#define RK3328_WIN3_SCL_FACTOR_YRGB\t\t0x00000424\n#define RK3328_WIN3_SCL_FACTOR_CBR\t\t0x00000428\n#define RK3328_WIN3_SCL_OFFSET\t\t\t0x0000042c\n#define RK3328_WIN3_SRC_ALPHA_CTRL\t\t0x00000430\n#define RK3328_WIN3_DST_ALPHA_CTRL\t\t0x00000434\n#define RK3328_WIN3_FADING_CTRL\t\t\t0x00000438\n#define RK3328_WIN3_CTRL2\t\t\t0x0000043c\n#define RK3328_DBG_WIN3_REG0\t\t\t0x000004f0\n#define RK3328_DBG_WIN3_REG1\t\t\t0x000004f4\n#define RK3328_DBG_WIN3_REG2\t\t\t0x000004f8\n#define RK3328_DBG_WIN3_RESERVED\t\t0x000004fc\n\n#define RK3328_HWC_CTRL0\t\t\t0x00000500\n#define RK3328_HWC_CTRL1\t\t\t0x00000504\n#define RK3328_HWC_MST\t\t\t\t0x00000508\n#define RK3328_HWC_DSP_ST\t\t\t0x0000050c\n#define RK3328_HWC_SRC_ALPHA_CTRL\t\t0x00000510\n#define RK3328_HWC_DST_ALPHA_CTRL\t\t0x00000514\n#define RK3328_HWC_FADING_CTRL\t\t\t0x00000518\n#define RK3328_HWC_RESERVED1\t\t\t0x0000051c\n#define RK3328_POST_DSP_HACT_INFO\t\t0x00000600\n#define RK3328_POST_DSP_VACT_INFO\t\t0x00000604\n#define RK3328_POST_SCL_FACTOR_YRGB\t\t0x00000608\n#define RK3328_POST_RESERVED\t\t\t0x0000060c\n#define RK3328_POST_SCL_CTRL\t\t\t0x00000610\n#define RK3328_POST_DSP_VACT_INFO_F1\t\t0x00000614\n#define RK3328_DSP_HTOTAL_HS_END\t\t0x00000618\n#define RK3328_DSP_HACT_ST_END\t\t\t0x0000061c\n#define RK3328_DSP_VTOTAL_VS_END\t\t0x00000620\n#define RK3328_DSP_VACT_ST_END\t\t\t0x00000624\n#define RK3328_DSP_VS_ST_END_F1\t\t\t0x00000628\n#define RK3328_DSP_VACT_ST_END_F1\t\t0x0000062c\n#define RK3328_BCSH_COLOR_BAR\t\t\t0x00000640\n#define RK3328_BCSH_BCS\t\t\t\t0x00000644\n#define RK3328_BCSH_H\t\t\t\t0x00000648\n#define RK3328_BCSH_CTRL\t\t\t0x0000064c\n#define RK3328_FRC_LOWER01_0\t\t\t0x00000678\n#define RK3328_FRC_LOWER01_1\t\t\t0x0000067c\n#define RK3328_FRC_LOWER10_0\t\t\t0x00000680\n#define RK3328_FRC_LOWER10_1\t\t\t0x00000684\n#define RK3328_FRC_LOWER11_0\t\t\t0x00000688\n#define RK3328_FRC_LOWER11_1\t\t\t0x0000068c\n#define RK3328_DBG_POST_REG0\t\t\t0x000006e8\n#define RK3328_DBG_POST_RESERVED\t\t0x000006ec\n#define RK3328_DBG_DATAO\t\t\t0x000006f0\n#define RK3328_DBG_DATAO_2\t\t\t0x000006f4\n\n \n#define RK3328_SDR2HDR_CTRL\t\t\t0x00000700\n#define RK3328_EOTF_OETF_Y0\t\t\t0x00000704\n#define RK3328_RESERVED0001\t\t\t0x00000708\n#define RK3328_RESERVED0002\t\t\t0x0000070c\n#define RK3328_EOTF_OETF_Y1\t\t\t0x00000710\n#define RK3328_EOTF_OETF_Y64\t\t\t0x0000080c\n#define RK3328_OETF_DX_DXPOW1\t\t\t0x00000810\n#define RK3328_OETF_DX_DXPOW64\t\t\t0x0000090c\n#define RK3328_OETF_XN1\t\t\t\t0x00000910\n#define RK3328_OETF_XN63\t\t\t0x00000a08\n\n \n#define RK3328_HDR2SDR_CTRL\t\t\t0x00000a10\n#define RK3328_HDR2SDR_SRC_RANGE\t\t0x00000a14\n#define RK3328_HDR2SDR_NORMFACEETF\t\t0x00000a18\n#define RK3328_RESERVED0003\t\t\t0x00000a1c\n#define RK3328_HDR2SDR_DST_RANGE\t\t0x00000a20\n#define RK3328_HDR2SDR_NORMFACCGAMMA\t\t0x00000a24\n#define RK3328_EETF_OETF_Y0\t\t\t0x00000a28\n#define RK3328_SAT_Y0\t\t\t\t0x00000a2c\n#define RK3328_EETF_OETF_Y1\t\t\t0x00000a30\n#define RK3328_SAT_Y1\t\t\t\t0x00000ab0\n#define RK3328_SAT_Y8\t\t\t\t0x00000acc\n\n#define RK3328_HWC_LUT_ADDR\t\t\t0x00000c00\n\n \n#define RK3036_SYS_CTRL\t\t\t0x00\n#define RK3036_DSP_CTRL0\t\t0x04\n#define RK3036_DSP_CTRL1\t\t0x08\n#define RK3036_INT_STATUS\t\t0x10\n#define RK3036_ALPHA_CTRL\t\t0x14\n#define RK3036_WIN0_COLOR_KEY\t\t0x18\n#define RK3036_WIN1_COLOR_KEY\t\t0x1c\n#define RK3036_WIN0_YRGB_MST\t\t0x20\n#define RK3036_WIN0_CBR_MST\t\t0x24\n#define RK3036_WIN1_VIR\t\t\t0x28\n#define RK3036_AXI_BUS_CTRL\t\t0x2c\n#define RK3036_WIN0_VIR\t\t\t0x30\n#define RK3036_WIN0_ACT_INFO\t\t0x34\n#define RK3036_WIN0_DSP_INFO\t\t0x38\n#define RK3036_WIN0_DSP_ST\t\t0x3c\n#define RK3036_WIN0_SCL_FACTOR_YRGB\t0x40\n#define RK3036_WIN0_SCL_FACTOR_CBR\t0x44\n#define RK3036_WIN0_SCL_OFFSET\t\t0x48\n#define RK3036_HWC_MST\t\t\t0x58\n#define RK3036_HWC_DSP_ST\t\t0x5c\n#define RK3036_DSP_HTOTAL_HS_END\t0x6c\n#define RK3036_DSP_HACT_ST_END\t\t0x70\n#define RK3036_DSP_VTOTAL_VS_END\t0x74\n#define RK3036_DSP_VACT_ST_END\t\t0x78\n#define RK3036_DSP_VS_ST_END_F1\t\t0x7c\n#define RK3036_DSP_VACT_ST_END_F1\t0x80\n#define RK3036_GATHER_TRANSFER\t\t0x84\n#define RK3036_VERSION_INFO\t\t0x94\n#define RK3036_REG_CFG_DONE\t\t0x90\n#define RK3036_WIN1_MST\t\t\t0xa0\n#define RK3036_WIN1_ACT_INFO\t\t0xb4\n#define RK3036_WIN1_DSP_INFO\t\t0xb8\n#define RK3036_WIN1_DSP_ST\t\t0xbc\n#define RK3036_WIN1_SCL_FACTOR_YRGB\t0xc0\n#define RK3036_WIN1_SCL_OFFSET\t\t0xc8\n#define RK3036_BCSH_CTRL\t\t0xd0\n#define RK3036_BCSH_COLOR_BAR\t\t0xd4\n#define RK3036_BCSH_BCS\t\t\t0xd8\n#define RK3036_BCSH_H\t\t\t0xdc\n#define RK3036_WIN1_LUT_ADDR\t\t0x400\n#define RK3036_HWC_LUT_ADDR\t\t0x800\n \n\n \n#define RK3126_WIN1_MST\t\t\t0x4c\n#define RK3126_WIN1_DSP_INFO\t\t0x50\n#define RK3126_WIN1_DSP_ST\t\t0x54\n \n\n \n#define PX30_REG_CFG_DONE\t\t\t0x00000\n#define PX30_VERSION\t\t\t\t0x00004\n#define PX30_DSP_BG\t\t\t\t0x00008\n#define PX30_MCU_CTRL\t\t\t\t0x0000c\n#define PX30_SYS_CTRL0\t\t\t\t0x00010\n#define PX30_SYS_CTRL1\t\t\t\t0x00014\n#define PX30_SYS_CTRL2\t\t\t\t0x00018\n#define PX30_DSP_CTRL0\t\t\t\t0x00020\n#define PX30_DSP_CTRL2\t\t\t\t0x00028\n#define PX30_VOP_STATUS\t\t\t\t0x0002c\n#define PX30_LINE_FLAG\t\t\t\t0x00030\n#define PX30_INTR_EN\t\t\t\t0x00034\n#define PX30_INTR_CLEAR\t\t\t\t0x00038\n#define PX30_INTR_STATUS\t\t\t0x0003c\n#define PX30_WIN0_CTRL0\t\t\t\t0x00050\n#define PX30_WIN0_CTRL1\t\t\t\t0x00054\n#define PX30_WIN0_COLOR_KEY\t\t\t0x00058\n#define PX30_WIN0_VIR\t\t\t\t0x0005c\n#define PX30_WIN0_YRGB_MST0\t\t\t0x00060\n#define PX30_WIN0_CBR_MST0\t\t\t0x00064\n#define PX30_WIN0_ACT_INFO\t\t\t0x00068\n#define PX30_WIN0_DSP_INFO\t\t\t0x0006c\n#define PX30_WIN0_DSP_ST\t\t\t0x00070\n#define PX30_WIN0_SCL_FACTOR_YRGB\t\t0x00074\n#define PX30_WIN0_SCL_FACTOR_CBR\t\t0x00078\n#define PX30_WIN0_SCL_OFFSET\t\t\t0x0007c\n#define PX30_WIN0_ALPHA_CTRL\t\t\t0x00080\n#define PX30_WIN1_CTRL0\t\t\t\t0x00090\n#define PX30_WIN1_CTRL1\t\t\t\t0x00094\n#define PX30_WIN1_VIR\t\t\t\t0x00098\n#define PX30_WIN1_MST\t\t\t\t0x000a0\n#define PX30_WIN1_DSP_INFO\t\t\t0x000a4\n#define PX30_WIN1_DSP_ST\t\t\t0x000a8\n#define PX30_WIN1_COLOR_KEY\t\t\t0x000ac\n#define PX30_WIN1_ALPHA_CTRL\t\t\t0x000bc\n#define PX30_HWC_CTRL0\t\t\t\t0x000e0\n#define PX30_HWC_CTRL1\t\t\t\t0x000e4\n#define PX30_HWC_MST\t\t\t\t0x000e8\n#define PX30_HWC_DSP_ST\t\t\t\t0x000ec\n#define PX30_HWC_ALPHA_CTRL\t\t\t0x000f0\n#define PX30_DSP_HTOTAL_HS_END\t\t\t0x00100\n#define PX30_DSP_HACT_ST_END\t\t\t0x00104\n#define PX30_DSP_VTOTAL_VS_END\t\t\t0x00108\n#define PX30_DSP_VACT_ST_END\t\t\t0x0010c\n#define PX30_DSP_VS_ST_END_F1\t\t\t0x00110\n#define PX30_DSP_VACT_ST_END_F1\t\t\t0x00114\n#define PX30_BCSH_CTRL\t\t\t\t0x00160\n#define PX30_BCSH_COL_BAR\t\t\t0x00164\n#define PX30_BCSH_BCS\t\t\t\t0x00168\n#define PX30_BCSH_H\t\t\t\t0x0016c\n#define PX30_FRC_LOWER01_0\t\t\t0x00170\n#define PX30_FRC_LOWER01_1\t\t\t0x00174\n#define PX30_FRC_LOWER10_0\t\t\t0x00178\n#define PX30_FRC_LOWER10_1\t\t\t0x0017c\n#define PX30_FRC_LOWER11_0\t\t\t0x00180\n#define PX30_FRC_LOWER11_1\t\t\t0x00184\n#define PX30_MCU_RW_BYPASS_PORT\t\t\t0x0018c\n#define PX30_WIN2_CTRL0\t\t\t\t0x00190\n#define PX30_WIN2_CTRL1\t\t\t\t0x00194\n#define PX30_WIN2_VIR0_1\t\t\t0x00198\n#define PX30_WIN2_VIR2_3\t\t\t0x0019c\n#define PX30_WIN2_MST0\t\t\t\t0x001a0\n#define PX30_WIN2_DSP_INFO0\t\t\t0x001a4\n#define PX30_WIN2_DSP_ST0\t\t\t0x001a8\n#define PX30_WIN2_COLOR_KEY\t\t\t0x001ac\n#define PX30_WIN2_ALPHA_CTRL\t\t\t0x001bc\n#define PX30_BLANKING_VALUE\t\t\t0x001f4\n#define PX30_FLAG_REG_FRM_VALID\t\t\t0x001f8\n#define PX30_FLAG_REG\t\t\t\t0x001fc\n#define PX30_HWC_LUT_ADDR\t\t\t0x00600\n#define PX30_GAMMA_LUT_ADDR\t\t\t0x00a00\n \n\n \n#define RK3188_SYS_CTRL\t\t\t0x00\n#define RK3188_DSP_CTRL0\t\t0x04\n#define RK3188_DSP_CTRL1\t\t0x08\n#define RK3188_INT_STATUS\t\t0x10\n#define RK3188_ALPHA_CTRL\t\t0x14\n#define RK3188_WIN0_YRGB_MST0\t\t0x20\n#define RK3188_WIN0_CBR_MST0\t\t0x24\n#define RK3188_WIN0_YRGB_MST1\t\t0x28\n#define RK3188_WIN0_CBR_MST1\t\t0x2c\n#define RK3188_WIN_VIR\t\t\t0x30\n#define RK3188_WIN0_ACT_INFO\t\t0x34\n#define RK3188_WIN0_DSP_INFO\t\t0x38\n#define RK3188_WIN0_DSP_ST\t\t0x3c\n#define RK3188_WIN0_SCL_FACTOR_YRGB\t0x40\n#define RK3188_WIN0_SCL_FACTOR_CBR\t0x44\n#define RK3188_WIN1_MST\t\t\t0x4c\n#define RK3188_WIN1_DSP_INFO\t\t0x50\n#define RK3188_WIN1_DSP_ST\t\t0x54\n#define RK3188_DSP_HTOTAL_HS_END\t0x6c\n#define RK3188_DSP_HACT_ST_END\t\t0x70\n#define RK3188_DSP_VTOTAL_VS_END\t0x74\n#define RK3188_DSP_VACT_ST_END\t\t0x78\n#define RK3188_REG_CFG_DONE\t\t0x90\n \n\n \n#define RK3066_SYS_CTRL0\t\t0x00\n#define RK3066_SYS_CTRL1\t\t0x04\n#define RK3066_DSP_CTRL0\t\t0x08\n#define RK3066_DSP_CTRL1\t\t0x0c\n#define RK3066_INT_STATUS\t\t0x10\n#define RK3066_MCU_CTRL\t\t\t0x14\n#define RK3066_BLEND_CTRL\t\t0x18\n#define RK3066_WIN0_COLOR_KEY_CTRL\t0x1c\n#define RK3066_WIN1_COLOR_KEY_CTRL\t0x20\n#define RK3066_WIN2_COLOR_KEY_CTRL\t0x24\n#define RK3066_WIN0_YRGB_MST0\t\t0x28\n#define RK3066_WIN0_CBR_MST0\t\t0x2c\n#define RK3066_WIN0_YRGB_MST1\t\t0x30\n#define RK3066_WIN0_CBR_MST1\t\t0x34\n#define RK3066_WIN0_VIR\t\t\t0x38\n#define RK3066_WIN0_ACT_INFO\t\t0x3c\n#define RK3066_WIN0_DSP_INFO\t\t0x40\n#define RK3066_WIN0_DSP_ST\t\t0x44\n#define RK3066_WIN0_SCL_FACTOR_YRGB\t0x48\n#define RK3066_WIN0_SCL_FACTOR_CBR\t0x4c\n#define RK3066_WIN0_SCL_OFFSET\t\t0x50\n#define RK3066_WIN1_YRGB_MST\t\t0x54\n#define RK3066_WIN1_CBR_MST\t\t0x58\n#define RK3066_WIN1_VIR\t\t\t0x5c\n#define RK3066_WIN1_ACT_INFO\t\t0x60\n#define RK3066_WIN1_DSP_INFO\t\t0x64\n#define RK3066_WIN1_DSP_ST\t\t0x68\n#define RK3066_WIN1_SCL_FACTOR_YRGB\t0x6c\n#define RK3066_WIN1_SCL_FACTOR_CBR\t0x70\n#define RK3066_WIN1_SCL_OFFSET\t\t0x74\n#define RK3066_WIN2_MST\t\t\t0x78\n#define RK3066_WIN2_VIR\t\t\t0x7c\n#define RK3066_WIN2_DSP_INFO\t\t0x80\n#define RK3066_WIN2_DSP_ST\t\t0x84\n#define RK3066_HWC_MST\t\t\t0x88\n#define RK3066_HWC_DSP_ST\t\t0x8c\n#define RK3066_HWC_COLOR_LUT0\t\t0x90\n#define RK3066_HWC_COLOR_LUT1\t\t0x94\n#define RK3066_HWC_COLOR_LUT2\t\t0x98\n#define RK3066_DSP_HTOTAL_HS_END\t0x9c\n#define RK3066_DSP_HACT_ST_END\t\t0xa0\n#define RK3066_DSP_VTOTAL_VS_END\t0xa4\n#define RK3066_DSP_VACT_ST_END\t\t0xa8\n#define RK3066_DSP_VS_ST_END_F1\t\t0xac\n#define RK3066_DSP_VACT_ST_END_F1\t0xb0\n#define RK3066_REG_CFG_DONE\t\t0xc0\n#define RK3066_MCU_BYPASS_WPORT\t\t0x100\n#define RK3066_MCU_BYPASS_RPORT\t\t0x200\n#define RK3066_WIN2_LUT_ADDR\t\t0x400\n#define RK3066_DSP_LUT_ADDR\t\t0x800\n \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}