
FreeRTOS_EXP_6-1_Interrupt_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000067f8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005ac  08006988  08006988  00016988  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08006f34  08006f34  00016f34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08006f38  08006f38  00016f38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000088  20000000  08006f3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020088  2**0
                  CONTENTS
  7 .bss          00007058  20000088  20000088  00020088  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  200070e0  200070e0  00020088  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 10 .debug_line   00006aa7  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   00014563  00000000  00000000  00026b5f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002c68  00000000  00000000  0003b0c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000ff8  00000000  00000000  0003dd30  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000ea0  00000000  00000000  0003ed28  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00005521  00000000  00000000  0003fbc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000450e9  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004a80  00000000  00000000  00045168  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stab         0000009c  00000000  00000000  00049be8  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stabstr      0000014d  00000000  00000000  00049c84  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006970 	.word	0x08006970

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	08006970 	.word	0x08006970

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000270:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000272:	e003      	b.n	800027c <LoopCopyDataInit>

08000274 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000274:	4b0b      	ldr	r3, [pc, #44]	; (80002a4 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 8000276:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000278:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800027a:	3104      	adds	r1, #4

0800027c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800027c:	480a      	ldr	r0, [pc, #40]	; (80002a8 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 800027e:	4b0b      	ldr	r3, [pc, #44]	; (80002ac <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 8000280:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000282:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000284:	d3f6      	bcc.n	8000274 <CopyDataInit>
  ldr  r2, =_sbss
 8000286:	4a0a      	ldr	r2, [pc, #40]	; (80002b0 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 8000288:	e002      	b.n	8000290 <LoopFillZerobss>

0800028a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800028a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800028c:	f842 3b04 	str.w	r3, [r2], #4

08000290 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000290:	4b08      	ldr	r3, [pc, #32]	; (80002b4 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 8000292:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000294:	d3f9      	bcc.n	800028a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000296:	f005 fae7 	bl	8005868 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800029a:	f005 fb97 	bl	80059cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800029e:	f005 fa33 	bl	8005708 <main>
  bx  lr    
 80002a2:	4770      	bx	lr
  ldr  r3, =_sidata
 80002a4:	08006f3c 	.word	0x08006f3c
  ldr  r0, =_sdata
 80002a8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80002ac:	20000088 	.word	0x20000088
  ldr  r2, =_sbss
 80002b0:	20000088 	.word	0x20000088
  ldr  r3, = _ebss
 80002b4:	200070e0 	.word	0x200070e0

080002b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80002b8:	e7fe      	b.n	80002b8 <ADC_IRQHandler>
	...

080002bc <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 80002bc:	b480      	push	{r7}
 80002be:	b083      	sub	sp, #12
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80002c4:	4a06      	ldr	r2, [pc, #24]	; (80002e0 <NVIC_PriorityGroupConfig+0x24>)
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80002cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80002d0:	60d3      	str	r3, [r2, #12]
}
 80002d2:	bf00      	nop
 80002d4:	370c      	adds	r7, #12
 80002d6:	46bd      	mov	sp, r7
 80002d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop
 80002e0:	e000ed00 	.word	0xe000ed00

080002e4 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80002e4:	b480      	push	{r7}
 80002e6:	b085      	sub	sp, #20
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80002ec:	2300      	movs	r3, #0
 80002ee:	73fb      	strb	r3, [r7, #15]
 80002f0:	2300      	movs	r3, #0
 80002f2:	73bb      	strb	r3, [r7, #14]
 80002f4:	230f      	movs	r3, #15
 80002f6:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	78db      	ldrb	r3, [r3, #3]
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d039      	beq.n	8000374 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000300:	4b27      	ldr	r3, [pc, #156]	; (80003a0 <NVIC_Init+0xbc>)
 8000302:	68db      	ldr	r3, [r3, #12]
 8000304:	43db      	mvns	r3, r3
 8000306:	0a1b      	lsrs	r3, r3, #8
 8000308:	b2db      	uxtb	r3, r3
 800030a:	f003 0307 	and.w	r3, r3, #7
 800030e:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000310:	7bfb      	ldrb	r3, [r7, #15]
 8000312:	f1c3 0304 	rsb	r3, r3, #4
 8000316:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000318:	7b7a      	ldrb	r2, [r7, #13]
 800031a:	7bfb      	ldrb	r3, [r7, #15]
 800031c:	fa42 f303 	asr.w	r3, r2, r3
 8000320:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	785b      	ldrb	r3, [r3, #1]
 8000326:	461a      	mov	r2, r3
 8000328:	7bbb      	ldrb	r3, [r7, #14]
 800032a:	fa02 f303 	lsl.w	r3, r2, r3
 800032e:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000330:	687b      	ldr	r3, [r7, #4]
 8000332:	789a      	ldrb	r2, [r3, #2]
 8000334:	7b7b      	ldrb	r3, [r7, #13]
 8000336:	4013      	ands	r3, r2
 8000338:	b2da      	uxtb	r2, r3
 800033a:	7bfb      	ldrb	r3, [r7, #15]
 800033c:	4313      	orrs	r3, r2
 800033e:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000340:	7bfb      	ldrb	r3, [r7, #15]
 8000342:	011b      	lsls	r3, r3, #4
 8000344:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000346:	4a17      	ldr	r2, [pc, #92]	; (80003a4 <NVIC_Init+0xc0>)
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	781b      	ldrb	r3, [r3, #0]
 800034c:	4413      	add	r3, r2
 800034e:	7bfa      	ldrb	r2, [r7, #15]
 8000350:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000354:	4a13      	ldr	r2, [pc, #76]	; (80003a4 <NVIC_Init+0xc0>)
 8000356:	687b      	ldr	r3, [r7, #4]
 8000358:	781b      	ldrb	r3, [r3, #0]
 800035a:	095b      	lsrs	r3, r3, #5
 800035c:	b2db      	uxtb	r3, r3
 800035e:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	781b      	ldrb	r3, [r3, #0]
 8000364:	f003 031f 	and.w	r3, r3, #31
 8000368:	2101      	movs	r1, #1
 800036a:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800036e:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000372:	e00f      	b.n	8000394 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000374:	490b      	ldr	r1, [pc, #44]	; (80003a4 <NVIC_Init+0xc0>)
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	781b      	ldrb	r3, [r3, #0]
 800037a:	095b      	lsrs	r3, r3, #5
 800037c:	b2db      	uxtb	r3, r3
 800037e:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	781b      	ldrb	r3, [r3, #0]
 8000384:	f003 031f 	and.w	r3, r3, #31
 8000388:	2201      	movs	r2, #1
 800038a:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800038c:	f100 0320 	add.w	r3, r0, #32
 8000390:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000394:	bf00      	nop
 8000396:	3714      	adds	r7, #20
 8000398:	46bd      	mov	sp, r7
 800039a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800039e:	4770      	bx	lr
 80003a0:	e000ed00 	.word	0xe000ed00
 80003a4:	e000e100 	.word	0xe000e100

080003a8 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 80003a8:	b480      	push	{r7}
 80003aa:	b083      	sub	sp, #12
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	2b04      	cmp	r3, #4
 80003b4:	d106      	bne.n	80003c4 <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80003b6:	4a09      	ldr	r2, [pc, #36]	; (80003dc <SysTick_CLKSourceConfig+0x34>)
 80003b8:	4b08      	ldr	r3, [pc, #32]	; (80003dc <SysTick_CLKSourceConfig+0x34>)
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	f043 0304 	orr.w	r3, r3, #4
 80003c0:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
  }
}
 80003c2:	e005      	b.n	80003d0 <SysTick_CLKSourceConfig+0x28>
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 80003c4:	4a05      	ldr	r2, [pc, #20]	; (80003dc <SysTick_CLKSourceConfig+0x34>)
 80003c6:	4b05      	ldr	r3, [pc, #20]	; (80003dc <SysTick_CLKSourceConfig+0x34>)
 80003c8:	681b      	ldr	r3, [r3, #0]
 80003ca:	f023 0304 	bic.w	r3, r3, #4
 80003ce:	6013      	str	r3, [r2, #0]
}
 80003d0:	bf00      	nop
 80003d2:	370c      	adds	r7, #12
 80003d4:	46bd      	mov	sp, r7
 80003d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003da:	4770      	bx	lr
 80003dc:	e000e010 	.word	0xe000e010

080003e0 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80003e0:	b480      	push	{r7}
 80003e2:	b087      	sub	sp, #28
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	6078      	str	r0, [r7, #4]
 80003e8:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80003ea:	2300      	movs	r3, #0
 80003ec:	617b      	str	r3, [r7, #20]
 80003ee:	2300      	movs	r3, #0
 80003f0:	613b      	str	r3, [r7, #16]
 80003f2:	2300      	movs	r3, #0
 80003f4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80003f6:	2300      	movs	r3, #0
 80003f8:	617b      	str	r3, [r7, #20]
 80003fa:	e076      	b.n	80004ea <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80003fc:	2201      	movs	r2, #1
 80003fe:	697b      	ldr	r3, [r7, #20]
 8000400:	fa02 f303 	lsl.w	r3, r2, r3
 8000404:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000406:	683b      	ldr	r3, [r7, #0]
 8000408:	681a      	ldr	r2, [r3, #0]
 800040a:	693b      	ldr	r3, [r7, #16]
 800040c:	4013      	ands	r3, r2
 800040e:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000410:	68fa      	ldr	r2, [r7, #12]
 8000412:	693b      	ldr	r3, [r7, #16]
 8000414:	429a      	cmp	r2, r3
 8000416:	d165      	bne.n	80004e4 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	681a      	ldr	r2, [r3, #0]
 800041c:	697b      	ldr	r3, [r7, #20]
 800041e:	005b      	lsls	r3, r3, #1
 8000420:	2103      	movs	r1, #3
 8000422:	fa01 f303 	lsl.w	r3, r1, r3
 8000426:	43db      	mvns	r3, r3
 8000428:	401a      	ands	r2, r3
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	681a      	ldr	r2, [r3, #0]
 8000432:	683b      	ldr	r3, [r7, #0]
 8000434:	791b      	ldrb	r3, [r3, #4]
 8000436:	4619      	mov	r1, r3
 8000438:	697b      	ldr	r3, [r7, #20]
 800043a:	005b      	lsls	r3, r3, #1
 800043c:	fa01 f303 	lsl.w	r3, r1, r3
 8000440:	431a      	orrs	r2, r3
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000446:	683b      	ldr	r3, [r7, #0]
 8000448:	791b      	ldrb	r3, [r3, #4]
 800044a:	2b01      	cmp	r3, #1
 800044c:	d003      	beq.n	8000456 <GPIO_Init+0x76>
 800044e:	683b      	ldr	r3, [r7, #0]
 8000450:	791b      	ldrb	r3, [r3, #4]
 8000452:	2b02      	cmp	r3, #2
 8000454:	d12e      	bne.n	80004b4 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	689a      	ldr	r2, [r3, #8]
 800045a:	697b      	ldr	r3, [r7, #20]
 800045c:	005b      	lsls	r3, r3, #1
 800045e:	2103      	movs	r1, #3
 8000460:	fa01 f303 	lsl.w	r3, r1, r3
 8000464:	43db      	mvns	r3, r3
 8000466:	401a      	ands	r2, r3
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	689a      	ldr	r2, [r3, #8]
 8000470:	683b      	ldr	r3, [r7, #0]
 8000472:	795b      	ldrb	r3, [r3, #5]
 8000474:	4619      	mov	r1, r3
 8000476:	697b      	ldr	r3, [r7, #20]
 8000478:	005b      	lsls	r3, r3, #1
 800047a:	fa01 f303 	lsl.w	r3, r1, r3
 800047e:	431a      	orrs	r2, r3
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	685a      	ldr	r2, [r3, #4]
 8000488:	697b      	ldr	r3, [r7, #20]
 800048a:	b29b      	uxth	r3, r3
 800048c:	4619      	mov	r1, r3
 800048e:	2301      	movs	r3, #1
 8000490:	408b      	lsls	r3, r1
 8000492:	43db      	mvns	r3, r3
 8000494:	401a      	ands	r2, r3
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	685b      	ldr	r3, [r3, #4]
 800049e:	683a      	ldr	r2, [r7, #0]
 80004a0:	7992      	ldrb	r2, [r2, #6]
 80004a2:	4611      	mov	r1, r2
 80004a4:	697a      	ldr	r2, [r7, #20]
 80004a6:	b292      	uxth	r2, r2
 80004a8:	fa01 f202 	lsl.w	r2, r1, r2
 80004ac:	b292      	uxth	r2, r2
 80004ae:	431a      	orrs	r2, r3
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	68da      	ldr	r2, [r3, #12]
 80004b8:	697b      	ldr	r3, [r7, #20]
 80004ba:	b29b      	uxth	r3, r3
 80004bc:	005b      	lsls	r3, r3, #1
 80004be:	2103      	movs	r1, #3
 80004c0:	fa01 f303 	lsl.w	r3, r1, r3
 80004c4:	43db      	mvns	r3, r3
 80004c6:	401a      	ands	r2, r3
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	68da      	ldr	r2, [r3, #12]
 80004d0:	683b      	ldr	r3, [r7, #0]
 80004d2:	79db      	ldrb	r3, [r3, #7]
 80004d4:	4619      	mov	r1, r3
 80004d6:	697b      	ldr	r3, [r7, #20]
 80004d8:	005b      	lsls	r3, r3, #1
 80004da:	fa01 f303 	lsl.w	r3, r1, r3
 80004de:	431a      	orrs	r2, r3
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80004e4:	697b      	ldr	r3, [r7, #20]
 80004e6:	3301      	adds	r3, #1
 80004e8:	617b      	str	r3, [r7, #20]
 80004ea:	697b      	ldr	r3, [r7, #20]
 80004ec:	2b0f      	cmp	r3, #15
 80004ee:	d985      	bls.n	80003fc <GPIO_Init+0x1c>
    }
  }
}
 80004f0:	bf00      	nop
 80004f2:	371c      	adds	r7, #28
 80004f4:	46bd      	mov	sp, r7
 80004f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fa:	4770      	bx	lr

080004fc <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80004fc:	b480      	push	{r7}
 80004fe:	b083      	sub	sp, #12
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
 8000504:	460b      	mov	r3, r1
 8000506:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	887a      	ldrh	r2, [r7, #2]
 800050c:	831a      	strh	r2, [r3, #24]
}
 800050e:	bf00      	nop
 8000510:	370c      	adds	r7, #12
 8000512:	46bd      	mov	sp, r7
 8000514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000518:	4770      	bx	lr

0800051a <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_LTDC: Connect LTDC pins to AF14 for STM32F429xx/439xx devices. 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 800051a:	b480      	push	{r7}
 800051c:	b085      	sub	sp, #20
 800051e:	af00      	add	r7, sp, #0
 8000520:	6078      	str	r0, [r7, #4]
 8000522:	460b      	mov	r3, r1
 8000524:	807b      	strh	r3, [r7, #2]
 8000526:	4613      	mov	r3, r2
 8000528:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 800052a:	2300      	movs	r3, #0
 800052c:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 800052e:	2300      	movs	r3, #0
 8000530:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000532:	787a      	ldrb	r2, [r7, #1]
 8000534:	887b      	ldrh	r3, [r7, #2]
 8000536:	f003 0307 	and.w	r3, r3, #7
 800053a:	009b      	lsls	r3, r3, #2
 800053c:	fa02 f303 	lsl.w	r3, r2, r3
 8000540:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000542:	887b      	ldrh	r3, [r7, #2]
 8000544:	08db      	lsrs	r3, r3, #3
 8000546:	b29b      	uxth	r3, r3
 8000548:	4618      	mov	r0, r3
 800054a:	887b      	ldrh	r3, [r7, #2]
 800054c:	08db      	lsrs	r3, r3, #3
 800054e:	b29b      	uxth	r3, r3
 8000550:	461a      	mov	r2, r3
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	3208      	adds	r2, #8
 8000556:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800055a:	887b      	ldrh	r3, [r7, #2]
 800055c:	f003 0307 	and.w	r3, r3, #7
 8000560:	009b      	lsls	r3, r3, #2
 8000562:	210f      	movs	r1, #15
 8000564:	fa01 f303 	lsl.w	r3, r1, r3
 8000568:	43db      	mvns	r3, r3
 800056a:	ea02 0103 	and.w	r1, r2, r3
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	f100 0208 	add.w	r2, r0, #8
 8000574:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000578:	887b      	ldrh	r3, [r7, #2]
 800057a:	08db      	lsrs	r3, r3, #3
 800057c:	b29b      	uxth	r3, r3
 800057e:	461a      	mov	r2, r3
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	3208      	adds	r2, #8
 8000584:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000588:	68fb      	ldr	r3, [r7, #12]
 800058a:	4313      	orrs	r3, r2
 800058c:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 800058e:	887b      	ldrh	r3, [r7, #2]
 8000590:	08db      	lsrs	r3, r3, #3
 8000592:	b29b      	uxth	r3, r3
 8000594:	461a      	mov	r2, r3
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	3208      	adds	r2, #8
 800059a:	68b9      	ldr	r1, [r7, #8]
 800059c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80005a0:	bf00      	nop
 80005a2:	3714      	adds	r7, #20
 80005a4:	46bd      	mov	sp, r7
 80005a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005aa:	4770      	bx	lr

080005ac <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b089      	sub	sp, #36	; 0x24
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80005b4:	2300      	movs	r3, #0
 80005b6:	61bb      	str	r3, [r7, #24]
 80005b8:	2300      	movs	r3, #0
 80005ba:	617b      	str	r3, [r7, #20]
 80005bc:	2300      	movs	r3, #0
 80005be:	61fb      	str	r3, [r7, #28]
 80005c0:	2302      	movs	r3, #2
 80005c2:	613b      	str	r3, [r7, #16]
 80005c4:	2300      	movs	r3, #0
 80005c6:	60fb      	str	r3, [r7, #12]
 80005c8:	2302      	movs	r3, #2
 80005ca:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80005cc:	4b47      	ldr	r3, [pc, #284]	; (80006ec <RCC_GetClocksFreq+0x140>)
 80005ce:	689b      	ldr	r3, [r3, #8]
 80005d0:	f003 030c 	and.w	r3, r3, #12
 80005d4:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 80005d6:	69bb      	ldr	r3, [r7, #24]
 80005d8:	2b04      	cmp	r3, #4
 80005da:	d007      	beq.n	80005ec <RCC_GetClocksFreq+0x40>
 80005dc:	2b08      	cmp	r3, #8
 80005de:	d009      	beq.n	80005f4 <RCC_GetClocksFreq+0x48>
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d13d      	bne.n	8000660 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	4a42      	ldr	r2, [pc, #264]	; (80006f0 <RCC_GetClocksFreq+0x144>)
 80005e8:	601a      	str	r2, [r3, #0]
      break;
 80005ea:	e03d      	b.n	8000668 <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	4a41      	ldr	r2, [pc, #260]	; (80006f4 <RCC_GetClocksFreq+0x148>)
 80005f0:	601a      	str	r2, [r3, #0]
      break;
 80005f2:	e039      	b.n	8000668 <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80005f4:	4b3d      	ldr	r3, [pc, #244]	; (80006ec <RCC_GetClocksFreq+0x140>)
 80005f6:	685b      	ldr	r3, [r3, #4]
 80005f8:	0d9b      	lsrs	r3, r3, #22
 80005fa:	f003 0301 	and.w	r3, r3, #1
 80005fe:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000600:	4b3a      	ldr	r3, [pc, #232]	; (80006ec <RCC_GetClocksFreq+0x140>)
 8000602:	685b      	ldr	r3, [r3, #4]
 8000604:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000608:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	2b00      	cmp	r3, #0
 800060e:	d00c      	beq.n	800062a <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000610:	4a38      	ldr	r2, [pc, #224]	; (80006f4 <RCC_GetClocksFreq+0x148>)
 8000612:	68bb      	ldr	r3, [r7, #8]
 8000614:	fbb2 f3f3 	udiv	r3, r2, r3
 8000618:	4a34      	ldr	r2, [pc, #208]	; (80006ec <RCC_GetClocksFreq+0x140>)
 800061a:	6852      	ldr	r2, [r2, #4]
 800061c:	0992      	lsrs	r2, r2, #6
 800061e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000622:	fb02 f303 	mul.w	r3, r2, r3
 8000626:	61fb      	str	r3, [r7, #28]
 8000628:	e00b      	b.n	8000642 <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800062a:	4a31      	ldr	r2, [pc, #196]	; (80006f0 <RCC_GetClocksFreq+0x144>)
 800062c:	68bb      	ldr	r3, [r7, #8]
 800062e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000632:	4a2e      	ldr	r2, [pc, #184]	; (80006ec <RCC_GetClocksFreq+0x140>)
 8000634:	6852      	ldr	r2, [r2, #4]
 8000636:	0992      	lsrs	r2, r2, #6
 8000638:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800063c:	fb02 f303 	mul.w	r3, r2, r3
 8000640:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000642:	4b2a      	ldr	r3, [pc, #168]	; (80006ec <RCC_GetClocksFreq+0x140>)
 8000644:	685b      	ldr	r3, [r3, #4]
 8000646:	0c1b      	lsrs	r3, r3, #16
 8000648:	f003 0303 	and.w	r3, r3, #3
 800064c:	3301      	adds	r3, #1
 800064e:	005b      	lsls	r3, r3, #1
 8000650:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8000652:	69fa      	ldr	r2, [r7, #28]
 8000654:	693b      	ldr	r3, [r7, #16]
 8000656:	fbb2 f2f3 	udiv	r2, r2, r3
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	601a      	str	r2, [r3, #0]
      break;
 800065e:	e003      	b.n	8000668 <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	4a23      	ldr	r2, [pc, #140]	; (80006f0 <RCC_GetClocksFreq+0x144>)
 8000664:	601a      	str	r2, [r3, #0]
      break;
 8000666:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000668:	4b20      	ldr	r3, [pc, #128]	; (80006ec <RCC_GetClocksFreq+0x140>)
 800066a:	689b      	ldr	r3, [r3, #8]
 800066c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000670:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8000672:	69bb      	ldr	r3, [r7, #24]
 8000674:	091b      	lsrs	r3, r3, #4
 8000676:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000678:	4a1f      	ldr	r2, [pc, #124]	; (80006f8 <RCC_GetClocksFreq+0x14c>)
 800067a:	69bb      	ldr	r3, [r7, #24]
 800067c:	4413      	add	r3, r2
 800067e:	781b      	ldrb	r3, [r3, #0]
 8000680:	b2db      	uxtb	r3, r3
 8000682:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	681a      	ldr	r2, [r3, #0]
 8000688:	697b      	ldr	r3, [r7, #20]
 800068a:	40da      	lsrs	r2, r3
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000690:	4b16      	ldr	r3, [pc, #88]	; (80006ec <RCC_GetClocksFreq+0x140>)
 8000692:	689b      	ldr	r3, [r3, #8]
 8000694:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000698:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 800069a:	69bb      	ldr	r3, [r7, #24]
 800069c:	0a9b      	lsrs	r3, r3, #10
 800069e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80006a0:	4a15      	ldr	r2, [pc, #84]	; (80006f8 <RCC_GetClocksFreq+0x14c>)
 80006a2:	69bb      	ldr	r3, [r7, #24]
 80006a4:	4413      	add	r3, r2
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	b2db      	uxtb	r3, r3
 80006aa:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	685a      	ldr	r2, [r3, #4]
 80006b0:	697b      	ldr	r3, [r7, #20]
 80006b2:	40da      	lsrs	r2, r3
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80006b8:	4b0c      	ldr	r3, [pc, #48]	; (80006ec <RCC_GetClocksFreq+0x140>)
 80006ba:	689b      	ldr	r3, [r3, #8]
 80006bc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80006c0:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 80006c2:	69bb      	ldr	r3, [r7, #24]
 80006c4:	0b5b      	lsrs	r3, r3, #13
 80006c6:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80006c8:	4a0b      	ldr	r2, [pc, #44]	; (80006f8 <RCC_GetClocksFreq+0x14c>)
 80006ca:	69bb      	ldr	r3, [r7, #24]
 80006cc:	4413      	add	r3, r2
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	b2db      	uxtb	r3, r3
 80006d2:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	685a      	ldr	r2, [r3, #4]
 80006d8:	697b      	ldr	r3, [r7, #20]
 80006da:	40da      	lsrs	r2, r3
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	60da      	str	r2, [r3, #12]
}
 80006e0:	bf00      	nop
 80006e2:	3724      	adds	r7, #36	; 0x24
 80006e4:	46bd      	mov	sp, r7
 80006e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ea:	4770      	bx	lr
 80006ec:	40023800 	.word	0x40023800
 80006f0:	00f42400 	.word	0x00f42400
 80006f4:	007a1200 	.word	0x007a1200
 80006f8:	20000000 	.word	0x20000000

080006fc <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80006fc:	b480      	push	{r7}
 80006fe:	b083      	sub	sp, #12
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
 8000704:	460b      	mov	r3, r1
 8000706:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000708:	78fb      	ldrb	r3, [r7, #3]
 800070a:	2b00      	cmp	r3, #0
 800070c:	d006      	beq.n	800071c <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800070e:	490a      	ldr	r1, [pc, #40]	; (8000738 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000710:	4b09      	ldr	r3, [pc, #36]	; (8000738 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000712:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	4313      	orrs	r3, r2
 8000718:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 800071a:	e006      	b.n	800072a <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 800071c:	4906      	ldr	r1, [pc, #24]	; (8000738 <RCC_AHB1PeriphClockCmd+0x3c>)
 800071e:	4b06      	ldr	r3, [pc, #24]	; (8000738 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000720:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	43db      	mvns	r3, r3
 8000726:	4013      	ands	r3, r2
 8000728:	630b      	str	r3, [r1, #48]	; 0x30
}
 800072a:	bf00      	nop
 800072c:	370c      	adds	r7, #12
 800072e:	46bd      	mov	sp, r7
 8000730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000734:	4770      	bx	lr
 8000736:	bf00      	nop
 8000738:	40023800 	.word	0x40023800

0800073c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800073c:	b480      	push	{r7}
 800073e:	b083      	sub	sp, #12
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	460b      	mov	r3, r1
 8000746:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000748:	78fb      	ldrb	r3, [r7, #3]
 800074a:	2b00      	cmp	r3, #0
 800074c:	d006      	beq.n	800075c <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800074e:	490a      	ldr	r1, [pc, #40]	; (8000778 <RCC_APB1PeriphClockCmd+0x3c>)
 8000750:	4b09      	ldr	r3, [pc, #36]	; (8000778 <RCC_APB1PeriphClockCmd+0x3c>)
 8000752:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	4313      	orrs	r3, r2
 8000758:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800075a:	e006      	b.n	800076a <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800075c:	4906      	ldr	r1, [pc, #24]	; (8000778 <RCC_APB1PeriphClockCmd+0x3c>)
 800075e:	4b06      	ldr	r3, [pc, #24]	; (8000778 <RCC_APB1PeriphClockCmd+0x3c>)
 8000760:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	43db      	mvns	r3, r3
 8000766:	4013      	ands	r3, r2
 8000768:	640b      	str	r3, [r1, #64]	; 0x40
}
 800076a:	bf00      	nop
 800076c:	370c      	adds	r7, #12
 800076e:	46bd      	mov	sp, r7
 8000770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000774:	4770      	bx	lr
 8000776:	bf00      	nop
 8000778:	40023800 	.word	0x40023800

0800077c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800077c:	b480      	push	{r7}
 800077e:	b083      	sub	sp, #12
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
 8000784:	460b      	mov	r3, r1
 8000786:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000788:	78fb      	ldrb	r3, [r7, #3]
 800078a:	2b00      	cmp	r3, #0
 800078c:	d006      	beq.n	800079c <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800078e:	490a      	ldr	r1, [pc, #40]	; (80007b8 <RCC_APB2PeriphClockCmd+0x3c>)
 8000790:	4b09      	ldr	r3, [pc, #36]	; (80007b8 <RCC_APB2PeriphClockCmd+0x3c>)
 8000792:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	4313      	orrs	r3, r2
 8000798:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 800079a:	e006      	b.n	80007aa <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 800079c:	4906      	ldr	r1, [pc, #24]	; (80007b8 <RCC_APB2PeriphClockCmd+0x3c>)
 800079e:	4b06      	ldr	r3, [pc, #24]	; (80007b8 <RCC_APB2PeriphClockCmd+0x3c>)
 80007a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	43db      	mvns	r3, r3
 80007a6:	4013      	ands	r3, r2
 80007a8:	644b      	str	r3, [r1, #68]	; 0x44
}
 80007aa:	bf00      	nop
 80007ac:	370c      	adds	r7, #12
 80007ae:	46bd      	mov	sp, r7
 80007b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b4:	4770      	bx	lr
 80007b6:	bf00      	nop
 80007b8:	40023800 	.word	0x40023800

080007bc <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80007bc:	b480      	push	{r7}
 80007be:	b085      	sub	sp, #20
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
 80007c4:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80007c6:	2300      	movs	r3, #0
 80007c8:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	881b      	ldrh	r3, [r3, #0]
 80007ce:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	4a29      	ldr	r2, [pc, #164]	; (8000878 <TIM_TimeBaseInit+0xbc>)
 80007d4:	4293      	cmp	r3, r2
 80007d6:	d013      	beq.n	8000800 <TIM_TimeBaseInit+0x44>
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	4a28      	ldr	r2, [pc, #160]	; (800087c <TIM_TimeBaseInit+0xc0>)
 80007dc:	4293      	cmp	r3, r2
 80007de:	d00f      	beq.n	8000800 <TIM_TimeBaseInit+0x44>
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80007e6:	d00b      	beq.n	8000800 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	4a25      	ldr	r2, [pc, #148]	; (8000880 <TIM_TimeBaseInit+0xc4>)
 80007ec:	4293      	cmp	r3, r2
 80007ee:	d007      	beq.n	8000800 <TIM_TimeBaseInit+0x44>
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	4a24      	ldr	r2, [pc, #144]	; (8000884 <TIM_TimeBaseInit+0xc8>)
 80007f4:	4293      	cmp	r3, r2
 80007f6:	d003      	beq.n	8000800 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	4a23      	ldr	r2, [pc, #140]	; (8000888 <TIM_TimeBaseInit+0xcc>)
 80007fc:	4293      	cmp	r3, r2
 80007fe:	d108      	bne.n	8000812 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8000800:	89fb      	ldrh	r3, [r7, #14]
 8000802:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000806:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000808:	683b      	ldr	r3, [r7, #0]
 800080a:	885a      	ldrh	r2, [r3, #2]
 800080c:	89fb      	ldrh	r3, [r7, #14]
 800080e:	4313      	orrs	r3, r2
 8000810:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	4a1d      	ldr	r2, [pc, #116]	; (800088c <TIM_TimeBaseInit+0xd0>)
 8000816:	4293      	cmp	r3, r2
 8000818:	d00c      	beq.n	8000834 <TIM_TimeBaseInit+0x78>
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	4a1c      	ldr	r2, [pc, #112]	; (8000890 <TIM_TimeBaseInit+0xd4>)
 800081e:	4293      	cmp	r3, r2
 8000820:	d008      	beq.n	8000834 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8000822:	89fb      	ldrh	r3, [r7, #14]
 8000824:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000828:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 800082a:	683b      	ldr	r3, [r7, #0]
 800082c:	891a      	ldrh	r2, [r3, #8]
 800082e:	89fb      	ldrh	r3, [r7, #14]
 8000830:	4313      	orrs	r3, r2
 8000832:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	89fa      	ldrh	r2, [r7, #14]
 8000838:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800083a:	683b      	ldr	r3, [r7, #0]
 800083c:	685a      	ldr	r2, [r3, #4]
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000842:	683b      	ldr	r3, [r7, #0]
 8000844:	881a      	ldrh	r2, [r3, #0]
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	4a0a      	ldr	r2, [pc, #40]	; (8000878 <TIM_TimeBaseInit+0xbc>)
 800084e:	4293      	cmp	r3, r2
 8000850:	d003      	beq.n	800085a <TIM_TimeBaseInit+0x9e>
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	4a09      	ldr	r2, [pc, #36]	; (800087c <TIM_TimeBaseInit+0xc0>)
 8000856:	4293      	cmp	r3, r2
 8000858:	d104      	bne.n	8000864 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 800085a:	683b      	ldr	r3, [r7, #0]
 800085c:	7a9b      	ldrb	r3, [r3, #10]
 800085e:	b29a      	uxth	r2, r3
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	2201      	movs	r2, #1
 8000868:	829a      	strh	r2, [r3, #20]
}
 800086a:	bf00      	nop
 800086c:	3714      	adds	r7, #20
 800086e:	46bd      	mov	sp, r7
 8000870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000874:	4770      	bx	lr
 8000876:	bf00      	nop
 8000878:	40010000 	.word	0x40010000
 800087c:	40010400 	.word	0x40010400
 8000880:	40000400 	.word	0x40000400
 8000884:	40000800 	.word	0x40000800
 8000888:	40000c00 	.word	0x40000c00
 800088c:	40001000 	.word	0x40001000
 8000890:	40001400 	.word	0x40001400

08000894 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000894:	b480      	push	{r7}
 8000896:	b083      	sub	sp, #12
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
 800089c:	460b      	mov	r3, r1
 800089e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80008a0:	78fb      	ldrb	r3, [r7, #3]
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d008      	beq.n	80008b8 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	881b      	ldrh	r3, [r3, #0]
 80008aa:	b29b      	uxth	r3, r3
 80008ac:	f043 0301 	orr.w	r3, r3, #1
 80008b0:	b29a      	uxth	r2, r3
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 80008b6:	e007      	b.n	80008c8 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	881b      	ldrh	r3, [r3, #0]
 80008bc:	b29b      	uxth	r3, r3
 80008be:	f023 0301 	bic.w	r3, r3, #1
 80008c2:	b29a      	uxth	r2, r3
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	801a      	strh	r2, [r3, #0]
}
 80008c8:	bf00      	nop
 80008ca:	370c      	adds	r7, #12
 80008cc:	46bd      	mov	sp, r7
 80008ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d2:	4770      	bx	lr

080008d4 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 80008d4:	b480      	push	{r7}
 80008d6:	b083      	sub	sp, #12
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
 80008dc:	460b      	mov	r3, r1
 80008de:	807b      	strh	r3, [r7, #2]
 80008e0:	4613      	mov	r3, r2
 80008e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80008e4:	787b      	ldrb	r3, [r7, #1]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d008      	beq.n	80008fc <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	899b      	ldrh	r3, [r3, #12]
 80008ee:	b29a      	uxth	r2, r3
 80008f0:	887b      	ldrh	r3, [r7, #2]
 80008f2:	4313      	orrs	r3, r2
 80008f4:	b29a      	uxth	r2, r3
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 80008fa:	e009      	b.n	8000910 <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	899b      	ldrh	r3, [r3, #12]
 8000900:	b29a      	uxth	r2, r3
 8000902:	887b      	ldrh	r3, [r7, #2]
 8000904:	43db      	mvns	r3, r3
 8000906:	b29b      	uxth	r3, r3
 8000908:	4013      	ands	r3, r2
 800090a:	b29a      	uxth	r2, r3
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	819a      	strh	r2, [r3, #12]
}
 8000910:	bf00      	nop
 8000912:	370c      	adds	r7, #12
 8000914:	46bd      	mov	sp, r7
 8000916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091a:	4770      	bx	lr

0800091c <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 800091c:	b480      	push	{r7}
 800091e:	b085      	sub	sp, #20
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
 8000924:	460b      	mov	r3, r1
 8000926:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8000928:	2300      	movs	r3, #0
 800092a:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 800092c:	2300      	movs	r3, #0
 800092e:	81bb      	strh	r3, [r7, #12]
 8000930:	2300      	movs	r3, #0
 8000932:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	8a1b      	ldrh	r3, [r3, #16]
 8000938:	b29a      	uxth	r2, r3
 800093a:	887b      	ldrh	r3, [r7, #2]
 800093c:	4013      	ands	r3, r2
 800093e:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	899b      	ldrh	r3, [r3, #12]
 8000944:	b29a      	uxth	r2, r3
 8000946:	887b      	ldrh	r3, [r7, #2]
 8000948:	4013      	ands	r3, r2
 800094a:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 800094c:	89bb      	ldrh	r3, [r7, #12]
 800094e:	2b00      	cmp	r3, #0
 8000950:	d005      	beq.n	800095e <TIM_GetITStatus+0x42>
 8000952:	897b      	ldrh	r3, [r7, #10]
 8000954:	2b00      	cmp	r3, #0
 8000956:	d002      	beq.n	800095e <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8000958:	2301      	movs	r3, #1
 800095a:	73fb      	strb	r3, [r7, #15]
 800095c:	e001      	b.n	8000962 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 800095e:	2300      	movs	r3, #0
 8000960:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000962:	7bfb      	ldrb	r3, [r7, #15]
}
 8000964:	4618      	mov	r0, r3
 8000966:	3714      	adds	r7, #20
 8000968:	46bd      	mov	sp, r7
 800096a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096e:	4770      	bx	lr

08000970 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000970:	b480      	push	{r7}
 8000972:	b083      	sub	sp, #12
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
 8000978:	460b      	mov	r3, r1
 800097a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 800097c:	887b      	ldrh	r3, [r7, #2]
 800097e:	43db      	mvns	r3, r3
 8000980:	b29a      	uxth	r2, r3
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	821a      	strh	r2, [r3, #16]
}
 8000986:	bf00      	nop
 8000988:	370c      	adds	r7, #12
 800098a:	46bd      	mov	sp, r7
 800098c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000990:	4770      	bx	lr
	...

08000994 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b08a      	sub	sp, #40	; 0x28
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
 800099c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 800099e:	2300      	movs	r3, #0
 80009a0:	627b      	str	r3, [r7, #36]	; 0x24
 80009a2:	2300      	movs	r3, #0
 80009a4:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 80009a6:	2300      	movs	r3, #0
 80009a8:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 80009aa:	2300      	movs	r3, #0
 80009ac:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	8a1b      	ldrh	r3, [r3, #16]
 80009b2:	b29b      	uxth	r3, r3
 80009b4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80009b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009b8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80009bc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	88db      	ldrh	r3, [r3, #6]
 80009c2:	461a      	mov	r2, r3
 80009c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009c6:	4313      	orrs	r3, r2
 80009c8:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80009ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009cc:	b29a      	uxth	r2, r3
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	899b      	ldrh	r3, [r3, #12]
 80009d6:	b29b      	uxth	r3, r3
 80009d8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 80009da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009dc:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80009e0:	f023 030c 	bic.w	r3, r3, #12
 80009e4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80009e6:	683b      	ldr	r3, [r7, #0]
 80009e8:	889a      	ldrh	r2, [r3, #4]
 80009ea:	683b      	ldr	r3, [r7, #0]
 80009ec:	891b      	ldrh	r3, [r3, #8]
 80009ee:	4313      	orrs	r3, r2
 80009f0:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80009f6:	4313      	orrs	r3, r2
 80009f8:	b29b      	uxth	r3, r3
 80009fa:	461a      	mov	r2, r3
 80009fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009fe:	4313      	orrs	r3, r2
 8000a00:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a04:	b29a      	uxth	r2, r3
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	8a9b      	ldrh	r3, [r3, #20]
 8000a0e:	b29b      	uxth	r3, r3
 8000a10:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8000a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000a18:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	899b      	ldrh	r3, [r3, #12]
 8000a1e:	461a      	mov	r2, r3
 8000a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a22:	4313      	orrs	r3, r2
 8000a24:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a28:	b29a      	uxth	r2, r3
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000a2e:	f107 0308 	add.w	r3, r7, #8
 8000a32:	4618      	mov	r0, r3
 8000a34:	f7ff fdba 	bl	80005ac <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	4a30      	ldr	r2, [pc, #192]	; (8000afc <USART_Init+0x168>)
 8000a3c:	4293      	cmp	r3, r2
 8000a3e:	d003      	beq.n	8000a48 <USART_Init+0xb4>
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	4a2f      	ldr	r2, [pc, #188]	; (8000b00 <USART_Init+0x16c>)
 8000a44:	4293      	cmp	r3, r2
 8000a46:	d102      	bne.n	8000a4e <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000a48:	697b      	ldr	r3, [r7, #20]
 8000a4a:	623b      	str	r3, [r7, #32]
 8000a4c:	e001      	b.n	8000a52 <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000a4e:	693b      	ldr	r3, [r7, #16]
 8000a50:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	899b      	ldrh	r3, [r3, #12]
 8000a56:	b29b      	uxth	r3, r3
 8000a58:	b21b      	sxth	r3, r3
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	da0c      	bge.n	8000a78 <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000a5e:	6a3a      	ldr	r2, [r7, #32]
 8000a60:	4613      	mov	r3, r2
 8000a62:	009b      	lsls	r3, r3, #2
 8000a64:	4413      	add	r3, r2
 8000a66:	009a      	lsls	r2, r3, #2
 8000a68:	441a      	add	r2, r3
 8000a6a:	683b      	ldr	r3, [r7, #0]
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	005b      	lsls	r3, r3, #1
 8000a70:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a74:	61fb      	str	r3, [r7, #28]
 8000a76:	e00b      	b.n	8000a90 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000a78:	6a3a      	ldr	r2, [r7, #32]
 8000a7a:	4613      	mov	r3, r2
 8000a7c:	009b      	lsls	r3, r3, #2
 8000a7e:	4413      	add	r3, r2
 8000a80:	009a      	lsls	r2, r3, #2
 8000a82:	441a      	add	r2, r3
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	009b      	lsls	r3, r3, #2
 8000a8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a8e:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8000a90:	69fb      	ldr	r3, [r7, #28]
 8000a92:	4a1c      	ldr	r2, [pc, #112]	; (8000b04 <USART_Init+0x170>)
 8000a94:	fba2 2303 	umull	r2, r3, r2, r3
 8000a98:	095b      	lsrs	r3, r3, #5
 8000a9a:	011b      	lsls	r3, r3, #4
 8000a9c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aa0:	091b      	lsrs	r3, r3, #4
 8000aa2:	2264      	movs	r2, #100	; 0x64
 8000aa4:	fb02 f303 	mul.w	r3, r2, r3
 8000aa8:	69fa      	ldr	r2, [r7, #28]
 8000aaa:	1ad3      	subs	r3, r2, r3
 8000aac:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	899b      	ldrh	r3, [r3, #12]
 8000ab2:	b29b      	uxth	r3, r3
 8000ab4:	b21b      	sxth	r3, r3
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	da0c      	bge.n	8000ad4 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000aba:	69bb      	ldr	r3, [r7, #24]
 8000abc:	00db      	lsls	r3, r3, #3
 8000abe:	3332      	adds	r3, #50	; 0x32
 8000ac0:	4a10      	ldr	r2, [pc, #64]	; (8000b04 <USART_Init+0x170>)
 8000ac2:	fba2 2303 	umull	r2, r3, r2, r3
 8000ac6:	095b      	lsrs	r3, r3, #5
 8000ac8:	f003 0307 	and.w	r3, r3, #7
 8000acc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ace:	4313      	orrs	r3, r2
 8000ad0:	627b      	str	r3, [r7, #36]	; 0x24
 8000ad2:	e00b      	b.n	8000aec <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000ad4:	69bb      	ldr	r3, [r7, #24]
 8000ad6:	011b      	lsls	r3, r3, #4
 8000ad8:	3332      	adds	r3, #50	; 0x32
 8000ada:	4a0a      	ldr	r2, [pc, #40]	; (8000b04 <USART_Init+0x170>)
 8000adc:	fba2 2303 	umull	r2, r3, r2, r3
 8000ae0:	095b      	lsrs	r3, r3, #5
 8000ae2:	f003 030f 	and.w	r3, r3, #15
 8000ae6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8000aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aee:	b29a      	uxth	r2, r3
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	811a      	strh	r2, [r3, #8]
}
 8000af4:	bf00      	nop
 8000af6:	3728      	adds	r7, #40	; 0x28
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	40011000 	.word	0x40011000
 8000b00:	40011400 	.word	0x40011400
 8000b04:	51eb851f 	.word	0x51eb851f

08000b08 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	b083      	sub	sp, #12
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
 8000b10:	460b      	mov	r3, r1
 8000b12:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000b14:	78fb      	ldrb	r3, [r7, #3]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d008      	beq.n	8000b2c <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	899b      	ldrh	r3, [r3, #12]
 8000b1e:	b29b      	uxth	r3, r3
 8000b20:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000b24:	b29a      	uxth	r2, r3
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8000b2a:	e007      	b.n	8000b3c <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	899b      	ldrh	r3, [r3, #12]
 8000b30:	b29b      	uxth	r3, r3
 8000b32:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000b36:	b29a      	uxth	r2, r3
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	819a      	strh	r2, [r3, #12]
}
 8000b3c:	bf00      	nop
 8000b3e:	370c      	adds	r7, #12
 8000b40:	46bd      	mov	sp, r7
 8000b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b46:	4770      	bx	lr

08000b48 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b083      	sub	sp, #12
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	889b      	ldrh	r3, [r3, #4]
 8000b54:	b29b      	uxth	r3, r3
 8000b56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000b5a:	b29b      	uxth	r3, r3
}
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	370c      	adds	r7, #12
 8000b60:	46bd      	mov	sp, r7
 8000b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b66:	4770      	bx	lr

08000b68 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b087      	sub	sp, #28
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
 8000b70:	460b      	mov	r3, r1
 8000b72:	807b      	strh	r3, [r7, #2]
 8000b74:	4613      	mov	r3, r2
 8000b76:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	613b      	str	r3, [r7, #16]
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	60fb      	str	r3, [r7, #12]
 8000b80:	2300      	movs	r3, #0
 8000b82:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8000b84:	2300      	movs	r3, #0
 8000b86:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000b8c:	887b      	ldrh	r3, [r7, #2]
 8000b8e:	b2db      	uxtb	r3, r3
 8000b90:	095b      	lsrs	r3, r3, #5
 8000b92:	b2db      	uxtb	r3, r3
 8000b94:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8000b96:	887b      	ldrh	r3, [r7, #2]
 8000b98:	f003 031f 	and.w	r3, r3, #31
 8000b9c:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8000b9e:	2201      	movs	r2, #1
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba6:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8000ba8:	693b      	ldr	r3, [r7, #16]
 8000baa:	2b01      	cmp	r3, #1
 8000bac:	d103      	bne.n	8000bb6 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8000bae:	697b      	ldr	r3, [r7, #20]
 8000bb0:	330c      	adds	r3, #12
 8000bb2:	617b      	str	r3, [r7, #20]
 8000bb4:	e009      	b.n	8000bca <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8000bb6:	693b      	ldr	r3, [r7, #16]
 8000bb8:	2b02      	cmp	r3, #2
 8000bba:	d103      	bne.n	8000bc4 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8000bbc:	697b      	ldr	r3, [r7, #20]
 8000bbe:	3310      	adds	r3, #16
 8000bc0:	617b      	str	r3, [r7, #20]
 8000bc2:	e002      	b.n	8000bca <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8000bc4:	697b      	ldr	r3, [r7, #20]
 8000bc6:	3314      	adds	r3, #20
 8000bc8:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8000bca:	787b      	ldrb	r3, [r7, #1]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d006      	beq.n	8000bde <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000bd0:	697b      	ldr	r3, [r7, #20]
 8000bd2:	697a      	ldr	r2, [r7, #20]
 8000bd4:	6811      	ldr	r1, [r2, #0]
 8000bd6:	68ba      	ldr	r2, [r7, #8]
 8000bd8:	430a      	orrs	r2, r1
 8000bda:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8000bdc:	e006      	b.n	8000bec <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000bde:	697b      	ldr	r3, [r7, #20]
 8000be0:	697a      	ldr	r2, [r7, #20]
 8000be2:	6811      	ldr	r1, [r2, #0]
 8000be4:	68ba      	ldr	r2, [r7, #8]
 8000be6:	43d2      	mvns	r2, r2
 8000be8:	400a      	ands	r2, r1
 8000bea:	601a      	str	r2, [r3, #0]
}
 8000bec:	bf00      	nop
 8000bee:	371c      	adds	r7, #28
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf6:	4770      	bx	lr

08000bf8 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b087      	sub	sp, #28
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
 8000c00:	460b      	mov	r3, r1
 8000c02:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8000c04:	2300      	movs	r3, #0
 8000c06:	60fb      	str	r3, [r7, #12]
 8000c08:	2300      	movs	r3, #0
 8000c0a:	617b      	str	r3, [r7, #20]
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8000c10:	2300      	movs	r3, #0
 8000c12:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000c14:	887b      	ldrh	r3, [r7, #2]
 8000c16:	b2db      	uxtb	r3, r3
 8000c18:	095b      	lsrs	r3, r3, #5
 8000c1a:	b2db      	uxtb	r3, r3
 8000c1c:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8000c1e:	887b      	ldrh	r3, [r7, #2]
 8000c20:	f003 031f 	and.w	r3, r3, #31
 8000c24:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8000c26:	2201      	movs	r2, #1
 8000c28:	697b      	ldr	r3, [r7, #20]
 8000c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c2e:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8000c30:	68bb      	ldr	r3, [r7, #8]
 8000c32:	2b01      	cmp	r3, #1
 8000c34:	d107      	bne.n	8000c46 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	899b      	ldrh	r3, [r3, #12]
 8000c3a:	b29b      	uxth	r3, r3
 8000c3c:	461a      	mov	r2, r3
 8000c3e:	697b      	ldr	r3, [r7, #20]
 8000c40:	4013      	ands	r3, r2
 8000c42:	617b      	str	r3, [r7, #20]
 8000c44:	e011      	b.n	8000c6a <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8000c46:	68bb      	ldr	r3, [r7, #8]
 8000c48:	2b02      	cmp	r3, #2
 8000c4a:	d107      	bne.n	8000c5c <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	8a1b      	ldrh	r3, [r3, #16]
 8000c50:	b29b      	uxth	r3, r3
 8000c52:	461a      	mov	r2, r3
 8000c54:	697b      	ldr	r3, [r7, #20]
 8000c56:	4013      	ands	r3, r2
 8000c58:	617b      	str	r3, [r7, #20]
 8000c5a:	e006      	b.n	8000c6a <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	8a9b      	ldrh	r3, [r3, #20]
 8000c60:	b29b      	uxth	r3, r3
 8000c62:	461a      	mov	r2, r3
 8000c64:	697b      	ldr	r3, [r7, #20]
 8000c66:	4013      	ands	r3, r2
 8000c68:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8000c6a:	887b      	ldrh	r3, [r7, #2]
 8000c6c:	0a1b      	lsrs	r3, r3, #8
 8000c6e:	b29b      	uxth	r3, r3
 8000c70:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8000c72:	2201      	movs	r2, #1
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	fa02 f303 	lsl.w	r3, r2, r3
 8000c7a:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	881b      	ldrh	r3, [r3, #0]
 8000c80:	b29b      	uxth	r3, r3
 8000c82:	461a      	mov	r2, r3
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	4013      	ands	r3, r2
 8000c88:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8000c8a:	697b      	ldr	r3, [r7, #20]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d005      	beq.n	8000c9c <USART_GetITStatus+0xa4>
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d002      	beq.n	8000c9c <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8000c96:	2301      	movs	r3, #1
 8000c98:	74fb      	strb	r3, [r7, #19]
 8000c9a:	e001      	b.n	8000ca0 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8000ca0:	7cfb      	ldrb	r3, [r7, #19]
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	371c      	adds	r7, #28
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cac:	4770      	bx	lr

08000cae <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000cae:	b480      	push	{r7}
 8000cb0:	b083      	sub	sp, #12
 8000cb2:	af00      	add	r7, sp, #0
 8000cb4:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	f103 0208 	add.w	r2, r3, #8
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000cc6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	f103 0208 	add.w	r2, r3, #8
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	f103 0208 	add.w	r2, r3, #8
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	2200      	movs	r2, #0
 8000ce0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000ce2:	bf00      	nop
 8000ce4:	370c      	adds	r7, #12
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr

08000cee <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8000cee:	b480      	push	{r7}
 8000cf0:	b083      	sub	sp, #12
 8000cf2:	af00      	add	r7, sp, #0
 8000cf4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8000cfc:	bf00      	nop
 8000cfe:	370c      	adds	r7, #12
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr

08000d08 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b085      	sub	sp, #20
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
 8000d10:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	685b      	ldr	r3, [r3, #4]
 8000d16:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	68fa      	ldr	r2, [r7, #12]
 8000d1c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	689a      	ldr	r2, [r3, #8]
 8000d22:	683b      	ldr	r3, [r7, #0]
 8000d24:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	689b      	ldr	r3, [r3, #8]
 8000d2a:	683a      	ldr	r2, [r7, #0]
 8000d2c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	683a      	ldr	r2, [r7, #0]
 8000d32:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	687a      	ldr	r2, [r7, #4]
 8000d38:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	1c5a      	adds	r2, r3, #1
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	601a      	str	r2, [r3, #0]
}
 8000d44:	bf00      	nop
 8000d46:	3714      	adds	r7, #20
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4e:	4770      	bx	lr

08000d50 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000d50:	b480      	push	{r7}
 8000d52:	b085      	sub	sp, #20
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
 8000d58:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8000d60:	68bb      	ldr	r3, [r7, #8]
 8000d62:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000d66:	d103      	bne.n	8000d70 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	691b      	ldr	r3, [r3, #16]
 8000d6c:	60fb      	str	r3, [r7, #12]
 8000d6e:	e00c      	b.n	8000d8a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	3308      	adds	r3, #8
 8000d74:	60fb      	str	r3, [r7, #12]
 8000d76:	e002      	b.n	8000d7e <vListInsert+0x2e>
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	60fb      	str	r3, [r7, #12]
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	681a      	ldr	r2, [r3, #0]
 8000d84:	68bb      	ldr	r3, [r7, #8]
 8000d86:	429a      	cmp	r2, r3
 8000d88:	d9f6      	bls.n	8000d78 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	685a      	ldr	r2, [r3, #4]
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	685b      	ldr	r3, [r3, #4]
 8000d96:	683a      	ldr	r2, [r7, #0]
 8000d98:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	68fa      	ldr	r2, [r7, #12]
 8000d9e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	683a      	ldr	r2, [r7, #0]
 8000da4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	687a      	ldr	r2, [r7, #4]
 8000daa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	1c5a      	adds	r2, r3, #1
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	601a      	str	r2, [r3, #0]
}
 8000db6:	bf00      	nop
 8000db8:	3714      	adds	r7, #20
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr

08000dc2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000dc2:	b480      	push	{r7}
 8000dc4:	b085      	sub	sp, #20
 8000dc6:	af00      	add	r7, sp, #0
 8000dc8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	691b      	ldr	r3, [r3, #16]
 8000dce:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	685b      	ldr	r3, [r3, #4]
 8000dd4:	687a      	ldr	r2, [r7, #4]
 8000dd6:	6892      	ldr	r2, [r2, #8]
 8000dd8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	689b      	ldr	r3, [r3, #8]
 8000dde:	687a      	ldr	r2, [r7, #4]
 8000de0:	6852      	ldr	r2, [r2, #4]
 8000de2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	685a      	ldr	r2, [r3, #4]
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	429a      	cmp	r2, r3
 8000dec:	d103      	bne.n	8000df6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	689a      	ldr	r2, [r3, #8]
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	2200      	movs	r2, #0
 8000dfa:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	1e5a      	subs	r2, r3, #1
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	681b      	ldr	r3, [r3, #0]
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	3714      	adds	r7, #20
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e14:	4770      	bx	lr
	...

08000e18 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b085      	sub	sp, #20
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	60f8      	str	r0, [r7, #12]
 8000e20:	60b9      	str	r1, [r7, #8]
 8000e22:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	3b04      	subs	r3, #4
 8000e28:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8000e2a:	68fb      	ldr	r3, [r7, #12]
 8000e2c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000e30:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	3b04      	subs	r3, #4
 8000e36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8000e38:	68bb      	ldr	r3, [r7, #8]
 8000e3a:	f023 0201 	bic.w	r2, r3, #1
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	3b04      	subs	r3, #4
 8000e46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8000e48:	4a0c      	ldr	r2, [pc, #48]	; (8000e7c <pxPortInitialiseStack+0x64>)
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	3b14      	subs	r3, #20
 8000e52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8000e54:	687a      	ldr	r2, [r7, #4]
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	3b04      	subs	r3, #4
 8000e5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	f06f 0202 	mvn.w	r2, #2
 8000e66:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	3b20      	subs	r3, #32
 8000e6c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8000e6e:	68fb      	ldr	r3, [r7, #12]
}
 8000e70:	4618      	mov	r0, r3
 8000e72:	3714      	adds	r7, #20
 8000e74:	46bd      	mov	sp, r7
 8000e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7a:	4770      	bx	lr
 8000e7c:	08000e81 	.word	0x08000e81

08000e80 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b082      	sub	sp, #8
 8000e84:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8000e86:	4b0a      	ldr	r3, [pc, #40]	; (8000eb0 <prvTaskExitError+0x30>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000e8e:	d005      	beq.n	8000e9c <prvTaskExitError+0x1c>
 8000e90:	f240 120b 	movw	r2, #267	; 0x10b
 8000e94:	4907      	ldr	r1, [pc, #28]	; (8000eb4 <prvTaskExitError+0x34>)
 8000e96:	4808      	ldr	r0, [pc, #32]	; (8000eb8 <prvTaskExitError+0x38>)
 8000e98:	f004 fdd0 	bl	8005a3c <iprintf>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000e9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000ea0:	f383 8811 	msr	BASEPRI, r3
 8000ea4:	f3bf 8f6f 	isb	sy
 8000ea8:	f3bf 8f4f 	dsb	sy
 8000eac:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	for( ;; );
 8000eae:	e7fe      	b.n	8000eae <prvTaskExitError+0x2e>
 8000eb0:	20000010 	.word	0x20000010
 8000eb4:	08006988 	.word	0x08006988
 8000eb8:	080069b4 	.word	0x080069b4
 8000ebc:	00000000 	.word	0x00000000

08000ec0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8000ec0:	4b07      	ldr	r3, [pc, #28]	; (8000ee0 <pxCurrentTCBConst2>)
 8000ec2:	6819      	ldr	r1, [r3, #0]
 8000ec4:	6808      	ldr	r0, [r1, #0]
 8000ec6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000eca:	f380 8809 	msr	PSP, r0
 8000ece:	f3bf 8f6f 	isb	sy
 8000ed2:	f04f 0000 	mov.w	r0, #0
 8000ed6:	f380 8811 	msr	BASEPRI, r0
 8000eda:	4770      	bx	lr
 8000edc:	f3af 8000 	nop.w

08000ee0 <pxCurrentTCBConst2>:
 8000ee0:	200050c4 	.word	0x200050c4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8000ee4:	bf00      	nop
 8000ee6:	bf00      	nop

08000ee8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8000ee8:	4806      	ldr	r0, [pc, #24]	; (8000f04 <prvPortStartFirstTask+0x1c>)
 8000eea:	6800      	ldr	r0, [r0, #0]
 8000eec:	6800      	ldr	r0, [r0, #0]
 8000eee:	f380 8808 	msr	MSP, r0
 8000ef2:	b662      	cpsie	i
 8000ef4:	b661      	cpsie	f
 8000ef6:	f3bf 8f4f 	dsb	sy
 8000efa:	f3bf 8f6f 	isb	sy
 8000efe:	df00      	svc	0
 8000f00:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8000f02:	bf00      	nop
 8000f04:	e000ed08 	.word	0xe000ed08

08000f08 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b084      	sub	sp, #16
 8000f0c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8000f0e:	4b37      	ldr	r3, [pc, #220]	; (8000fec <xPortStartScheduler+0xe4>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	4a37      	ldr	r2, [pc, #220]	; (8000ff0 <xPortStartScheduler+0xe8>)
 8000f14:	4293      	cmp	r3, r2
 8000f16:	d105      	bne.n	8000f24 <xPortStartScheduler+0x1c>
 8000f18:	f240 1241 	movw	r2, #321	; 0x141
 8000f1c:	4935      	ldr	r1, [pc, #212]	; (8000ff4 <xPortStartScheduler+0xec>)
 8000f1e:	4836      	ldr	r0, [pc, #216]	; (8000ff8 <xPortStartScheduler+0xf0>)
 8000f20:	f004 fd8c 	bl	8005a3c <iprintf>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8000f24:	4b31      	ldr	r3, [pc, #196]	; (8000fec <xPortStartScheduler+0xe4>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4a34      	ldr	r2, [pc, #208]	; (8000ffc <xPortStartScheduler+0xf4>)
 8000f2a:	4293      	cmp	r3, r2
 8000f2c:	d105      	bne.n	8000f3a <xPortStartScheduler+0x32>
 8000f2e:	f44f 72a1 	mov.w	r2, #322	; 0x142
 8000f32:	4930      	ldr	r1, [pc, #192]	; (8000ff4 <xPortStartScheduler+0xec>)
 8000f34:	4830      	ldr	r0, [pc, #192]	; (8000ff8 <xPortStartScheduler+0xf0>)
 8000f36:	f004 fd81 	bl	8005a3c <iprintf>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8000f3a:	4b31      	ldr	r3, [pc, #196]	; (8001000 <xPortStartScheduler+0xf8>)
 8000f3c:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	781b      	ldrb	r3, [r3, #0]
 8000f42:	b2db      	uxtb	r3, r3
 8000f44:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	22ff      	movs	r2, #255	; 0xff
 8000f4a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8000f54:	79fb      	ldrb	r3, [r7, #7]
 8000f56:	b2db      	uxtb	r3, r3
 8000f58:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000f5c:	b2da      	uxtb	r2, r3
 8000f5e:	4b29      	ldr	r3, [pc, #164]	; (8001004 <xPortStartScheduler+0xfc>)
 8000f60:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8000f62:	4b29      	ldr	r3, [pc, #164]	; (8001008 <xPortStartScheduler+0x100>)
 8000f64:	2207      	movs	r2, #7
 8000f66:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000f68:	e009      	b.n	8000f7e <xPortStartScheduler+0x76>
		{
			ulMaxPRIGROUPValue--;
 8000f6a:	4b27      	ldr	r3, [pc, #156]	; (8001008 <xPortStartScheduler+0x100>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	3b01      	subs	r3, #1
 8000f70:	4a25      	ldr	r2, [pc, #148]	; (8001008 <xPortStartScheduler+0x100>)
 8000f72:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8000f74:	79fb      	ldrb	r3, [r7, #7]
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	005b      	lsls	r3, r3, #1
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000f7e:	79fb      	ldrb	r3, [r7, #7]
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f86:	2b80      	cmp	r3, #128	; 0x80
 8000f88:	d0ef      	beq.n	8000f6a <xPortStartScheduler+0x62>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8000f8a:	4b1f      	ldr	r3, [pc, #124]	; (8001008 <xPortStartScheduler+0x100>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	021b      	lsls	r3, r3, #8
 8000f90:	4a1d      	ldr	r2, [pc, #116]	; (8001008 <xPortStartScheduler+0x100>)
 8000f92:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8000f94:	4b1c      	ldr	r3, [pc, #112]	; (8001008 <xPortStartScheduler+0x100>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000f9c:	4a1a      	ldr	r2, [pc, #104]	; (8001008 <xPortStartScheduler+0x100>)
 8000f9e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	b2da      	uxtb	r2, r3
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8000fa8:	4a18      	ldr	r2, [pc, #96]	; (800100c <xPortStartScheduler+0x104>)
 8000faa:	4b18      	ldr	r3, [pc, #96]	; (800100c <xPortStartScheduler+0x104>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000fb2:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8000fb4:	4a15      	ldr	r2, [pc, #84]	; (800100c <xPortStartScheduler+0x104>)
 8000fb6:	4b15      	ldr	r3, [pc, #84]	; (800100c <xPortStartScheduler+0x104>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8000fbe:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8000fc0:	f000 f8d2 	bl	8001168 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8000fc4:	4b12      	ldr	r3, [pc, #72]	; (8001010 <xPortStartScheduler+0x108>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8000fca:	f000 f8e9 	bl	80011a0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8000fce:	4a11      	ldr	r2, [pc, #68]	; (8001014 <xPortStartScheduler+0x10c>)
 8000fd0:	4b10      	ldr	r3, [pc, #64]	; (8001014 <xPortStartScheduler+0x10c>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8000fd8:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8000fda:	f7ff ff85 	bl	8000ee8 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 8000fde:	f7ff ff4f 	bl	8000e80 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8000fe2:	2300      	movs	r3, #0
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	3710      	adds	r7, #16
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	e000ed00 	.word	0xe000ed00
 8000ff0:	410fc271 	.word	0x410fc271
 8000ff4:	08006988 	.word	0x08006988
 8000ff8:	080069b4 	.word	0x080069b4
 8000ffc:	410fc270 	.word	0x410fc270
 8001000:	e000e400 	.word	0xe000e400
 8001004:	200000a4 	.word	0x200000a4
 8001008:	200000a8 	.word	0x200000a8
 800100c:	e000ed20 	.word	0xe000ed20
 8001010:	20000010 	.word	0x20000010
 8001014:	e000ef34 	.word	0xe000ef34

08001018 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001022:	f383 8811 	msr	BASEPRI, r3
 8001026:	f3bf 8f6f 	isb	sy
 800102a:	f3bf 8f4f 	dsb	sy
 800102e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8001030:	4b0b      	ldr	r3, [pc, #44]	; (8001060 <vPortEnterCritical+0x48>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	3301      	adds	r3, #1
 8001036:	4a0a      	ldr	r2, [pc, #40]	; (8001060 <vPortEnterCritical+0x48>)
 8001038:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800103a:	4b09      	ldr	r3, [pc, #36]	; (8001060 <vPortEnterCritical+0x48>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	2b01      	cmp	r3, #1
 8001040:	d10a      	bne.n	8001058 <vPortEnterCritical+0x40>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8001042:	4b08      	ldr	r3, [pc, #32]	; (8001064 <vPortEnterCritical+0x4c>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	b2db      	uxtb	r3, r3
 8001048:	2b00      	cmp	r3, #0
 800104a:	d005      	beq.n	8001058 <vPortEnterCritical+0x40>
 800104c:	f240 12a3 	movw	r2, #419	; 0x1a3
 8001050:	4905      	ldr	r1, [pc, #20]	; (8001068 <vPortEnterCritical+0x50>)
 8001052:	4806      	ldr	r0, [pc, #24]	; (800106c <vPortEnterCritical+0x54>)
 8001054:	f004 fcf2 	bl	8005a3c <iprintf>
	}
}
 8001058:	bf00      	nop
 800105a:	3708      	adds	r7, #8
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	20000010 	.word	0x20000010
 8001064:	e000ed04 	.word	0xe000ed04
 8001068:	08006988 	.word	0x08006988
 800106c:	080069b4 	.word	0x080069b4

08001070 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8001076:	4b0e      	ldr	r3, [pc, #56]	; (80010b0 <vPortExitCritical+0x40>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d105      	bne.n	800108a <vPortExitCritical+0x1a>
 800107e:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 8001082:	490c      	ldr	r1, [pc, #48]	; (80010b4 <vPortExitCritical+0x44>)
 8001084:	480c      	ldr	r0, [pc, #48]	; (80010b8 <vPortExitCritical+0x48>)
 8001086:	f004 fcd9 	bl	8005a3c <iprintf>
	uxCriticalNesting--;
 800108a:	4b09      	ldr	r3, [pc, #36]	; (80010b0 <vPortExitCritical+0x40>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	3b01      	subs	r3, #1
 8001090:	4a07      	ldr	r2, [pc, #28]	; (80010b0 <vPortExitCritical+0x40>)
 8001092:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8001094:	4b06      	ldr	r3, [pc, #24]	; (80010b0 <vPortExitCritical+0x40>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d104      	bne.n	80010a6 <vPortExitCritical+0x36>
 800109c:	2300      	movs	r3, #0
 800109e:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80010a6:	bf00      	nop
 80010a8:	3708      	adds	r7, #8
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	20000010 	.word	0x20000010
 80010b4:	08006988 	.word	0x08006988
 80010b8:	080069b4 	.word	0x080069b4
 80010bc:	00000000 	.word	0x00000000

080010c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80010c0:	f3ef 8009 	mrs	r0, PSP
 80010c4:	f3bf 8f6f 	isb	sy
 80010c8:	4b15      	ldr	r3, [pc, #84]	; (8001120 <pxCurrentTCBConst>)
 80010ca:	681a      	ldr	r2, [r3, #0]
 80010cc:	f01e 0f10 	tst.w	lr, #16
 80010d0:	bf08      	it	eq
 80010d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80010d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80010da:	6010      	str	r0, [r2, #0]
 80010dc:	f84d 3d04 	str.w	r3, [sp, #-4]!
 80010e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80010e4:	f380 8811 	msr	BASEPRI, r0
 80010e8:	f3bf 8f4f 	dsb	sy
 80010ec:	f3bf 8f6f 	isb	sy
 80010f0:	f001 fe0e 	bl	8002d10 <vTaskSwitchContext>
 80010f4:	f04f 0000 	mov.w	r0, #0
 80010f8:	f380 8811 	msr	BASEPRI, r0
 80010fc:	bc08      	pop	{r3}
 80010fe:	6819      	ldr	r1, [r3, #0]
 8001100:	6808      	ldr	r0, [r1, #0]
 8001102:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001106:	f01e 0f10 	tst.w	lr, #16
 800110a:	bf08      	it	eq
 800110c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8001110:	f380 8809 	msr	PSP, r0
 8001114:	f3bf 8f6f 	isb	sy
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	f3af 8000 	nop.w

08001120 <pxCurrentTCBConst>:
 8001120:	200050c4 	.word	0x200050c4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8001124:	bf00      	nop
 8001126:	bf00      	nop

08001128 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
	__asm volatile
 800112e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001132:	f383 8811 	msr	BASEPRI, r3
 8001136:	f3bf 8f6f 	isb	sy
 800113a:	f3bf 8f4f 	dsb	sy
 800113e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8001140:	f001 fd0a 	bl	8002b58 <xTaskIncrementTick>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d003      	beq.n	8001152 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800114a:	4b06      	ldr	r3, [pc, #24]	; (8001164 <xPortSysTickHandler+0x3c>)
 800114c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001150:	601a      	str	r2, [r3, #0]
 8001152:	2300      	movs	r3, #0
 8001154:	603b      	str	r3, [r7, #0]
	__asm volatile
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800115c:	bf00      	nop
 800115e:	3708      	adds	r7, #8
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	e000ed04 	.word	0xe000ed04

08001168 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800116c:	4a08      	ldr	r2, [pc, #32]	; (8001190 <vPortSetupTimerInterrupt+0x28>)
 800116e:	4b09      	ldr	r3, [pc, #36]	; (8001194 <vPortSetupTimerInterrupt+0x2c>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	4909      	ldr	r1, [pc, #36]	; (8001198 <vPortSetupTimerInterrupt+0x30>)
 8001174:	fba1 1303 	umull	r1, r3, r1, r3
 8001178:	099b      	lsrs	r3, r3, #6
 800117a:	3b01      	subs	r3, #1
 800117c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800117e:	4b07      	ldr	r3, [pc, #28]	; (800119c <vPortSetupTimerInterrupt+0x34>)
 8001180:	2207      	movs	r2, #7
 8001182:	601a      	str	r2, [r3, #0]
}
 8001184:	bf00      	nop
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	e000e014 	.word	0xe000e014
 8001194:	20000020 	.word	0x20000020
 8001198:	10624dd3 	.word	0x10624dd3
 800119c:	e000e010 	.word	0xe000e010

080011a0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80011a0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80011b0 <vPortEnableVFP+0x10>
 80011a4:	6801      	ldr	r1, [r0, #0]
 80011a6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80011aa:	6001      	str	r1, [r0, #0]
 80011ac:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80011ae:	bf00      	nop
 80011b0:	e000ed88 	.word	0xe000ed88

080011b4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 80011ba:	f3ef 8305 	mrs	r3, IPSR
 80011be:	607b      	str	r3, [r7, #4]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	2b0f      	cmp	r3, #15
 80011c4:	d90f      	bls.n	80011e6 <vPortValidateInterruptPriority+0x32>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80011c6:	4a11      	ldr	r2, [pc, #68]	; (800120c <vPortValidateInterruptPriority+0x58>)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	4413      	add	r3, r2
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	70fb      	strb	r3, [r7, #3]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80011d0:	4b0f      	ldr	r3, [pc, #60]	; (8001210 <vPortValidateInterruptPriority+0x5c>)
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	78fa      	ldrb	r2, [r7, #3]
 80011d6:	429a      	cmp	r2, r3
 80011d8:	d205      	bcs.n	80011e6 <vPortValidateInterruptPriority+0x32>
 80011da:	f240 22e6 	movw	r2, #742	; 0x2e6
 80011de:	490d      	ldr	r1, [pc, #52]	; (8001214 <vPortValidateInterruptPriority+0x60>)
 80011e0:	480d      	ldr	r0, [pc, #52]	; (8001218 <vPortValidateInterruptPriority+0x64>)
 80011e2:	f004 fc2b 	bl	8005a3c <iprintf>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80011e6:	4b0d      	ldr	r3, [pc, #52]	; (800121c <vPortValidateInterruptPriority+0x68>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80011ee:	4b0c      	ldr	r3, [pc, #48]	; (8001220 <vPortValidateInterruptPriority+0x6c>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	429a      	cmp	r2, r3
 80011f4:	d905      	bls.n	8001202 <vPortValidateInterruptPriority+0x4e>
 80011f6:	f240 22f6 	movw	r2, #758	; 0x2f6
 80011fa:	4906      	ldr	r1, [pc, #24]	; (8001214 <vPortValidateInterruptPriority+0x60>)
 80011fc:	4806      	ldr	r0, [pc, #24]	; (8001218 <vPortValidateInterruptPriority+0x64>)
 80011fe:	f004 fc1d 	bl	8005a3c <iprintf>
	}
 8001202:	bf00      	nop
 8001204:	3708      	adds	r7, #8
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	e000e3f0 	.word	0xe000e3f0
 8001210:	200000a4 	.word	0x200000a4
 8001214:	08006988 	.word	0x08006988
 8001218:	080069b4 	.word	0x080069b4
 800121c:	e000ed0c 	.word	0xe000ed0c
 8001220:	200000a8 	.word	0x200000a8

08001224 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b086      	sub	sp, #24
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800122c:	2300      	movs	r3, #0
 800122e:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8001230:	f001 fbd4 	bl	80029dc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8001234:	4b53      	ldr	r3, [pc, #332]	; (8001384 <pvPortMalloc+0x160>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d101      	bne.n	8001240 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800123c:	f000 f90c 	bl	8001458 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8001240:	4b51      	ldr	r3, [pc, #324]	; (8001388 <pvPortMalloc+0x164>)
 8001242:	681a      	ldr	r2, [r3, #0]
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	4013      	ands	r3, r2
 8001248:	2b00      	cmp	r3, #0
 800124a:	f040 8082 	bne.w	8001352 <pvPortMalloc+0x12e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d017      	beq.n	8001284 <pvPortMalloc+0x60>
			{
				xWantedSize += xHeapStructSize;
 8001254:	2208      	movs	r2, #8
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	4413      	add	r3, r2
 800125a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	f003 0307 	and.w	r3, r3, #7
 8001262:	2b00      	cmp	r3, #0
 8001264:	d00e      	beq.n	8001284 <pvPortMalloc+0x60>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	f023 0307 	bic.w	r3, r3, #7
 800126c:	3308      	adds	r3, #8
 800126e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	f003 0307 	and.w	r3, r3, #7
 8001276:	2b00      	cmp	r3, #0
 8001278:	d004      	beq.n	8001284 <pvPortMalloc+0x60>
 800127a:	22bf      	movs	r2, #191	; 0xbf
 800127c:	4943      	ldr	r1, [pc, #268]	; (800138c <pvPortMalloc+0x168>)
 800127e:	4844      	ldr	r0, [pc, #272]	; (8001390 <pvPortMalloc+0x16c>)
 8001280:	f004 fbdc 	bl	8005a3c <iprintf>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d063      	beq.n	8001352 <pvPortMalloc+0x12e>
 800128a:	4b42      	ldr	r3, [pc, #264]	; (8001394 <pvPortMalloc+0x170>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	687a      	ldr	r2, [r7, #4]
 8001290:	429a      	cmp	r2, r3
 8001292:	d85e      	bhi.n	8001352 <pvPortMalloc+0x12e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8001294:	4b40      	ldr	r3, [pc, #256]	; (8001398 <pvPortMalloc+0x174>)
 8001296:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8001298:	4b3f      	ldr	r3, [pc, #252]	; (8001398 <pvPortMalloc+0x174>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800129e:	e004      	b.n	80012aa <pvPortMalloc+0x86>
				{
					pxPreviousBlock = pxBlock;
 80012a0:	697b      	ldr	r3, [r7, #20]
 80012a2:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80012aa:	697b      	ldr	r3, [r7, #20]
 80012ac:	685a      	ldr	r2, [r3, #4]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	429a      	cmp	r2, r3
 80012b2:	d203      	bcs.n	80012bc <pvPortMalloc+0x98>
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d1f1      	bne.n	80012a0 <pvPortMalloc+0x7c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80012bc:	4b31      	ldr	r3, [pc, #196]	; (8001384 <pvPortMalloc+0x160>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	697a      	ldr	r2, [r7, #20]
 80012c2:	429a      	cmp	r2, r3
 80012c4:	d045      	beq.n	8001352 <pvPortMalloc+0x12e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80012c6:	693b      	ldr	r3, [r7, #16]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	2208      	movs	r2, #8
 80012cc:	4413      	add	r3, r2
 80012ce:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80012d8:	697b      	ldr	r3, [r7, #20]
 80012da:	685a      	ldr	r2, [r3, #4]
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	1ad2      	subs	r2, r2, r3
 80012e0:	2308      	movs	r3, #8
 80012e2:	005b      	lsls	r3, r3, #1
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d919      	bls.n	800131c <pvPortMalloc+0xf8>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80012e8:	697a      	ldr	r2, [r7, #20]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4413      	add	r3, r2
 80012ee:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80012f0:	68bb      	ldr	r3, [r7, #8]
 80012f2:	f003 0307 	and.w	r3, r3, #7
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d004      	beq.n	8001304 <pvPortMalloc+0xe0>
 80012fa:	22ec      	movs	r2, #236	; 0xec
 80012fc:	4923      	ldr	r1, [pc, #140]	; (800138c <pvPortMalloc+0x168>)
 80012fe:	4824      	ldr	r0, [pc, #144]	; (8001390 <pvPortMalloc+0x16c>)
 8001300:	f004 fb9c 	bl	8005a3c <iprintf>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	685a      	ldr	r2, [r3, #4]
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	1ad2      	subs	r2, r2, r3
 800130c:	68bb      	ldr	r3, [r7, #8]
 800130e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	687a      	ldr	r2, [r7, #4]
 8001314:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001316:	68b8      	ldr	r0, [r7, #8]
 8001318:	f000 f900 	bl	800151c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800131c:	4b1d      	ldr	r3, [pc, #116]	; (8001394 <pvPortMalloc+0x170>)
 800131e:	681a      	ldr	r2, [r3, #0]
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	1ad3      	subs	r3, r2, r3
 8001326:	4a1b      	ldr	r2, [pc, #108]	; (8001394 <pvPortMalloc+0x170>)
 8001328:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800132a:	4b1a      	ldr	r3, [pc, #104]	; (8001394 <pvPortMalloc+0x170>)
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	4b1b      	ldr	r3, [pc, #108]	; (800139c <pvPortMalloc+0x178>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	429a      	cmp	r2, r3
 8001334:	d203      	bcs.n	800133e <pvPortMalloc+0x11a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001336:	4b17      	ldr	r3, [pc, #92]	; (8001394 <pvPortMalloc+0x170>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4a18      	ldr	r2, [pc, #96]	; (800139c <pvPortMalloc+0x178>)
 800133c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800133e:	697b      	ldr	r3, [r7, #20]
 8001340:	685a      	ldr	r2, [r3, #4]
 8001342:	4b11      	ldr	r3, [pc, #68]	; (8001388 <pvPortMalloc+0x164>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	431a      	orrs	r2, r3
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	2200      	movs	r2, #0
 8001350:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	687a      	ldr	r2, [r7, #4]
 8001356:	4619      	mov	r1, r3
 8001358:	2038      	movs	r0, #56	; 0x38
 800135a:	f003 fd23 	bl	8004da4 <prvTraceStoreEvent2>
	}
	( void ) xTaskResumeAll();
 800135e:	f001 fb4b 	bl	80029f8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	f003 0307 	and.w	r3, r3, #7
 8001368:	2b00      	cmp	r3, #0
 800136a:	d005      	beq.n	8001378 <pvPortMalloc+0x154>
 800136c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001370:	4906      	ldr	r1, [pc, #24]	; (800138c <pvPortMalloc+0x168>)
 8001372:	4807      	ldr	r0, [pc, #28]	; (8001390 <pvPortMalloc+0x16c>)
 8001374:	f004 fb62 	bl	8005a3c <iprintf>
	return pvReturn;
 8001378:	68fb      	ldr	r3, [r7, #12]
}
 800137a:	4618      	mov	r0, r3
 800137c:	3718      	adds	r7, #24
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	200050b4 	.word	0x200050b4
 8001388:	200050c0 	.word	0x200050c0
 800138c:	080069c4 	.word	0x080069c4
 8001390:	080069ec 	.word	0x080069ec
 8001394:	200050b8 	.word	0x200050b8
 8001398:	200050ac 	.word	0x200050ac
 800139c:	200050bc 	.word	0x200050bc

080013a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d046      	beq.n	8001440 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80013b2:	2308      	movs	r3, #8
 80013b4:	425b      	negs	r3, r3
 80013b6:	68fa      	ldr	r2, [r7, #12]
 80013b8:	4413      	add	r3, r2
 80013ba:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80013c0:	68bb      	ldr	r3, [r7, #8]
 80013c2:	685a      	ldr	r2, [r3, #4]
 80013c4:	4b20      	ldr	r3, [pc, #128]	; (8001448 <vPortFree+0xa8>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4013      	ands	r3, r2
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d105      	bne.n	80013da <vPortFree+0x3a>
 80013ce:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80013d2:	491e      	ldr	r1, [pc, #120]	; (800144c <vPortFree+0xac>)
 80013d4:	481e      	ldr	r0, [pc, #120]	; (8001450 <vPortFree+0xb0>)
 80013d6:	f004 fb31 	bl	8005a3c <iprintf>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80013da:	68bb      	ldr	r3, [r7, #8]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d005      	beq.n	80013ee <vPortFree+0x4e>
 80013e2:	f240 1241 	movw	r2, #321	; 0x141
 80013e6:	4919      	ldr	r1, [pc, #100]	; (800144c <vPortFree+0xac>)
 80013e8:	4819      	ldr	r0, [pc, #100]	; (8001450 <vPortFree+0xb0>)
 80013ea:	f004 fb27 	bl	8005a3c <iprintf>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80013ee:	68bb      	ldr	r3, [r7, #8]
 80013f0:	685a      	ldr	r2, [r3, #4]
 80013f2:	4b15      	ldr	r3, [pc, #84]	; (8001448 <vPortFree+0xa8>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4013      	ands	r3, r2
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d021      	beq.n	8001440 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d11d      	bne.n	8001440 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001404:	68bb      	ldr	r3, [r7, #8]
 8001406:	685a      	ldr	r2, [r3, #4]
 8001408:	4b0f      	ldr	r3, [pc, #60]	; (8001448 <vPortFree+0xa8>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	43db      	mvns	r3, r3
 800140e:	401a      	ands	r2, r3
 8001410:	68bb      	ldr	r3, [r7, #8]
 8001412:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8001414:	f001 fae2 	bl	80029dc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001418:	68bb      	ldr	r3, [r7, #8]
 800141a:	685a      	ldr	r2, [r3, #4]
 800141c:	4b0d      	ldr	r3, [pc, #52]	; (8001454 <vPortFree+0xb4>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4413      	add	r3, r2
 8001422:	4a0c      	ldr	r2, [pc, #48]	; (8001454 <vPortFree+0xb4>)
 8001424:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
 8001426:	6879      	ldr	r1, [r7, #4]
 8001428:	68bb      	ldr	r3, [r7, #8]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	425b      	negs	r3, r3
 800142e:	461a      	mov	r2, r3
 8001430:	2039      	movs	r0, #57	; 0x39
 8001432:	f003 fcb7 	bl	8004da4 <prvTraceStoreEvent2>
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001436:	68b8      	ldr	r0, [r7, #8]
 8001438:	f000 f870 	bl	800151c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800143c:	f001 fadc 	bl	80029f8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8001440:	bf00      	nop
 8001442:	3710      	adds	r7, #16
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	200050c0 	.word	0x200050c0
 800144c:	080069c4 	.word	0x080069c4
 8001450:	080069ec 	.word	0x080069ec
 8001454:	200050b8 	.word	0x200050b8

08001458 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8001458:	b480      	push	{r7}
 800145a:	b085      	sub	sp, #20
 800145c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800145e:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8001462:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8001464:	4b27      	ldr	r3, [pc, #156]	; (8001504 <prvHeapInit+0xac>)
 8001466:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	f003 0307 	and.w	r3, r3, #7
 800146e:	2b00      	cmp	r3, #0
 8001470:	d00c      	beq.n	800148c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	3307      	adds	r3, #7
 8001476:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	f023 0307 	bic.w	r3, r3, #7
 800147e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001480:	68ba      	ldr	r2, [r7, #8]
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	1ad3      	subs	r3, r2, r3
 8001486:	4a1f      	ldr	r2, [pc, #124]	; (8001504 <prvHeapInit+0xac>)
 8001488:	4413      	add	r3, r2
 800148a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001490:	4a1d      	ldr	r2, [pc, #116]	; (8001508 <prvHeapInit+0xb0>)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8001496:	4b1c      	ldr	r3, [pc, #112]	; (8001508 <prvHeapInit+0xb0>)
 8001498:	2200      	movs	r2, #0
 800149a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800149c:	687a      	ldr	r2, [r7, #4]
 800149e:	68bb      	ldr	r3, [r7, #8]
 80014a0:	4413      	add	r3, r2
 80014a2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80014a4:	2208      	movs	r2, #8
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	1a9b      	subs	r3, r3, r2
 80014aa:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	f023 0307 	bic.w	r3, r3, #7
 80014b2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	4a15      	ldr	r2, [pc, #84]	; (800150c <prvHeapInit+0xb4>)
 80014b8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80014ba:	4b14      	ldr	r3, [pc, #80]	; (800150c <prvHeapInit+0xb4>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	2200      	movs	r2, #0
 80014c0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80014c2:	4b12      	ldr	r3, [pc, #72]	; (800150c <prvHeapInit+0xb4>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	68fa      	ldr	r2, [r7, #12]
 80014d2:	1ad2      	subs	r2, r2, r3
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80014d8:	4b0c      	ldr	r3, [pc, #48]	; (800150c <prvHeapInit+0xb4>)
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	4a0a      	ldr	r2, [pc, #40]	; (8001510 <prvHeapInit+0xb8>)
 80014e6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	4a09      	ldr	r2, [pc, #36]	; (8001514 <prvHeapInit+0xbc>)
 80014ee:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80014f0:	4b09      	ldr	r3, [pc, #36]	; (8001518 <prvHeapInit+0xc0>)
 80014f2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80014f6:	601a      	str	r2, [r3, #0]
}
 80014f8:	bf00      	nop
 80014fa:	3714      	adds	r7, #20
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr
 8001504:	200000ac 	.word	0x200000ac
 8001508:	200050ac 	.word	0x200050ac
 800150c:	200050b4 	.word	0x200050b4
 8001510:	200050bc 	.word	0x200050bc
 8001514:	200050b8 	.word	0x200050b8
 8001518:	200050c0 	.word	0x200050c0

0800151c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800151c:	b480      	push	{r7}
 800151e:	b085      	sub	sp, #20
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001524:	4b28      	ldr	r3, [pc, #160]	; (80015c8 <prvInsertBlockIntoFreeList+0xac>)
 8001526:	60fb      	str	r3, [r7, #12]
 8001528:	e002      	b.n	8001530 <prvInsertBlockIntoFreeList+0x14>
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	60fb      	str	r3, [r7, #12]
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	681a      	ldr	r2, [r3, #0]
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	429a      	cmp	r2, r3
 8001538:	d3f7      	bcc.n	800152a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	685b      	ldr	r3, [r3, #4]
 8001542:	68ba      	ldr	r2, [r7, #8]
 8001544:	441a      	add	r2, r3
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	429a      	cmp	r2, r3
 800154a:	d108      	bne.n	800155e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	685a      	ldr	r2, [r3, #4]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	441a      	add	r2, r3
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	68ba      	ldr	r2, [r7, #8]
 8001568:	441a      	add	r2, r3
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	429a      	cmp	r2, r3
 8001570:	d118      	bne.n	80015a4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	681a      	ldr	r2, [r3, #0]
 8001576:	4b15      	ldr	r3, [pc, #84]	; (80015cc <prvInsertBlockIntoFreeList+0xb0>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	429a      	cmp	r2, r3
 800157c:	d00d      	beq.n	800159a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	685a      	ldr	r2, [r3, #4]
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	441a      	add	r2, r3
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	601a      	str	r2, [r3, #0]
 8001598:	e008      	b.n	80015ac <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800159a:	4b0c      	ldr	r3, [pc, #48]	; (80015cc <prvInsertBlockIntoFreeList+0xb0>)
 800159c:	681a      	ldr	r2, [r3, #0]
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	601a      	str	r2, [r3, #0]
 80015a2:	e003      	b.n	80015ac <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80015ac:	68fa      	ldr	r2, [r7, #12]
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	429a      	cmp	r2, r3
 80015b2:	d002      	beq.n	80015ba <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	687a      	ldr	r2, [r7, #4]
 80015b8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80015ba:	bf00      	nop
 80015bc:	3714      	adds	r7, #20
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop
 80015c8:	200050ac 	.word	0x200050ac
 80015cc:	200050b4 	.word	0x200050b4

080015d0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d105      	bne.n	80015f0 <xQueueGenericReset+0x20>
 80015e4:	f240 121b 	movw	r2, #283	; 0x11b
 80015e8:	492a      	ldr	r1, [pc, #168]	; (8001694 <xQueueGenericReset+0xc4>)
 80015ea:	482b      	ldr	r0, [pc, #172]	; (8001698 <xQueueGenericReset+0xc8>)
 80015ec:	f004 fa26 	bl	8005a3c <iprintf>

	taskENTER_CRITICAL();
 80015f0:	f7ff fd12 	bl	8001018 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015fc:	68f9      	ldr	r1, [r7, #12]
 80015fe:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001600:	fb01 f303 	mul.w	r3, r1, r3
 8001604:	441a      	add	r2, r3
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	2200      	movs	r2, #0
 800160e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001620:	3b01      	subs	r3, #1
 8001622:	68f9      	ldr	r1, [r7, #12]
 8001624:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001626:	fb01 f303 	mul.w	r3, r1, r3
 800162a:	441a      	add	r2, r3
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	22ff      	movs	r2, #255	; 0xff
 8001634:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	22ff      	movs	r2, #255	; 0xff
 800163c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d114      	bne.n	8001670 <xQueueGenericReset+0xa0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	691b      	ldr	r3, [r3, #16]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d01a      	beq.n	8001684 <xQueueGenericReset+0xb4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	3310      	adds	r3, #16
 8001652:	4618      	mov	r0, r3
 8001654:	f001 fc1e 	bl	8002e94 <xTaskRemoveFromEventList>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d012      	beq.n	8001684 <xQueueGenericReset+0xb4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800165e:	4b0f      	ldr	r3, [pc, #60]	; (800169c <xQueueGenericReset+0xcc>)
 8001660:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001664:	601a      	str	r2, [r3, #0]
 8001666:	f3bf 8f4f 	dsb	sy
 800166a:	f3bf 8f6f 	isb	sy
 800166e:	e009      	b.n	8001684 <xQueueGenericReset+0xb4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	3310      	adds	r3, #16
 8001674:	4618      	mov	r0, r3
 8001676:	f7ff fb1a 	bl	8000cae <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	3324      	adds	r3, #36	; 0x24
 800167e:	4618      	mov	r0, r3
 8001680:	f7ff fb15 	bl	8000cae <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001684:	f7ff fcf4 	bl	8001070 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001688:	2301      	movs	r3, #1
}
 800168a:	4618      	mov	r0, r3
 800168c:	3710      	adds	r7, #16
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	080069fc 	.word	0x080069fc
 8001698:	08006a10 	.word	0x08006a10
 800169c:	e000ed04 	.word	0xe000ed04

080016a0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b08a      	sub	sp, #40	; 0x28
 80016a4:	af02      	add	r7, sp, #8
 80016a6:	60f8      	str	r0, [r7, #12]
 80016a8:	60b9      	str	r1, [r7, #8]
 80016aa:	4613      	mov	r3, r2
 80016ac:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d105      	bne.n	80016c0 <xQueueGenericCreate+0x20>
 80016b4:	f44f 72c4 	mov.w	r2, #392	; 0x188
 80016b8:	4914      	ldr	r1, [pc, #80]	; (800170c <xQueueGenericCreate+0x6c>)
 80016ba:	4815      	ldr	r0, [pc, #84]	; (8001710 <xQueueGenericCreate+0x70>)
 80016bc:	f004 f9be 	bl	8005a3c <iprintf>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d102      	bne.n	80016cc <xQueueGenericCreate+0x2c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80016c6:	2300      	movs	r3, #0
 80016c8:	61fb      	str	r3, [r7, #28]
 80016ca:	e004      	b.n	80016d6 <xQueueGenericCreate+0x36>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	68ba      	ldr	r2, [r7, #8]
 80016d0:	fb02 f303 	mul.w	r3, r2, r3
 80016d4:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80016d6:	69fb      	ldr	r3, [r7, #28]
 80016d8:	3354      	adds	r3, #84	; 0x54
 80016da:	4618      	mov	r0, r3
 80016dc:	f7ff fda2 	bl	8001224 <pvPortMalloc>
 80016e0:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80016e2:	69bb      	ldr	r3, [r7, #24]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d00b      	beq.n	8001700 <xQueueGenericCreate+0x60>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 80016e8:	69bb      	ldr	r3, [r7, #24]
 80016ea:	3354      	adds	r3, #84	; 0x54
 80016ec:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80016ee:	79fa      	ldrb	r2, [r7, #7]
 80016f0:	69bb      	ldr	r3, [r7, #24]
 80016f2:	9300      	str	r3, [sp, #0]
 80016f4:	4613      	mov	r3, r2
 80016f6:	697a      	ldr	r2, [r7, #20]
 80016f8:	68b9      	ldr	r1, [r7, #8]
 80016fa:	68f8      	ldr	r0, [r7, #12]
 80016fc:	f000 f80a 	bl	8001714 <prvInitialiseNewQueue>
		}

		return pxNewQueue;
 8001700:	69bb      	ldr	r3, [r7, #24]
	}
 8001702:	4618      	mov	r0, r3
 8001704:	3720      	adds	r7, #32
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	080069fc 	.word	0x080069fc
 8001710:	08006a10 	.word	0x08006a10

08001714 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b084      	sub	sp, #16
 8001718:	af00      	add	r7, sp, #0
 800171a:	60f8      	str	r0, [r7, #12]
 800171c:	60b9      	str	r1, [r7, #8]
 800171e:	607a      	str	r2, [r7, #4]
 8001720:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8001722:	68bb      	ldr	r3, [r7, #8]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d103      	bne.n	8001730 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001728:	69bb      	ldr	r3, [r7, #24]
 800172a:	69ba      	ldr	r2, [r7, #24]
 800172c:	601a      	str	r2, [r3, #0]
 800172e:	e002      	b.n	8001736 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001730:	69bb      	ldr	r3, [r7, #24]
 8001732:	687a      	ldr	r2, [r7, #4]
 8001734:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8001736:	69bb      	ldr	r3, [r7, #24]
 8001738:	68fa      	ldr	r2, [r7, #12]
 800173a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800173c:	69bb      	ldr	r3, [r7, #24]
 800173e:	68ba      	ldr	r2, [r7, #8]
 8001740:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001742:	2101      	movs	r1, #1
 8001744:	69b8      	ldr	r0, [r7, #24]
 8001746:	f7ff ff43 	bl	80015d0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800174a:	69bb      	ldr	r3, [r7, #24]
 800174c:	78fa      	ldrb	r2, [r7, #3]
 800174e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_TRACE_FACILITY */

	#if( configUSE_QUEUE_SETS == 1 )
	{
		pxNewQueue->pxQueueSetContainer = NULL;
 8001752:	69bb      	ldr	r3, [r7, #24]
 8001754:	2200      	movs	r2, #0
 8001756:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
 8001758:	69bb      	ldr	r3, [r7, #24]
 800175a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800175e:	2b00      	cmp	r3, #0
 8001760:	d002      	beq.n	8001768 <prvInitialiseNewQueue+0x54>
 8001762:	2b03      	cmp	r3, #3
 8001764:	d008      	beq.n	8001778 <prvInitialiseNewQueue+0x64>
}
 8001766:	e00d      	b.n	8001784 <prvInitialiseNewQueue+0x70>
	traceQUEUE_CREATE( pxNewQueue );
 8001768:	69b9      	ldr	r1, [r7, #24]
 800176a:	69bb      	ldr	r3, [r7, #24]
 800176c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800176e:	461a      	mov	r2, r3
 8001770:	2011      	movs	r0, #17
 8001772:	f003 fb17 	bl	8004da4 <prvTraceStoreEvent2>
 8001776:	e004      	b.n	8001782 <prvInitialiseNewQueue+0x6e>
 8001778:	69bb      	ldr	r3, [r7, #24]
 800177a:	4619      	mov	r1, r3
 800177c:	2012      	movs	r0, #18
 800177e:	f003 fac5 	bl	8004d0c <prvTraceStoreEvent1>
 8001782:	bf00      	nop
}
 8001784:	bf00      	nop
 8001786:	3710      	adds	r7, #16
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}

0800178c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b08a      	sub	sp, #40	; 0x28
 8001790:	af00      	add	r7, sp, #0
 8001792:	60f8      	str	r0, [r7, #12]
 8001794:	60b9      	str	r1, [r7, #8]
 8001796:	607a      	str	r2, [r7, #4]
 8001798:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800179a:	2300      	movs	r3, #0
 800179c:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80017a2:	6a3b      	ldr	r3, [r7, #32]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d105      	bne.n	80017b4 <xQueueGenericSend+0x28>
 80017a8:	f240 22d9 	movw	r2, #729	; 0x2d9
 80017ac:	49b5      	ldr	r1, [pc, #724]	; (8001a84 <xQueueGenericSend+0x2f8>)
 80017ae:	48b6      	ldr	r0, [pc, #728]	; (8001a88 <xQueueGenericSend+0x2fc>)
 80017b0:	f004 f944 	bl	8005a3c <iprintf>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d103      	bne.n	80017c2 <xQueueGenericSend+0x36>
 80017ba:	6a3b      	ldr	r3, [r7, #32]
 80017bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d101      	bne.n	80017c6 <xQueueGenericSend+0x3a>
 80017c2:	2301      	movs	r3, #1
 80017c4:	e000      	b.n	80017c8 <xQueueGenericSend+0x3c>
 80017c6:	2300      	movs	r3, #0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d105      	bne.n	80017d8 <xQueueGenericSend+0x4c>
 80017cc:	f240 22da 	movw	r2, #730	; 0x2da
 80017d0:	49ac      	ldr	r1, [pc, #688]	; (8001a84 <xQueueGenericSend+0x2f8>)
 80017d2:	48ad      	ldr	r0, [pc, #692]	; (8001a88 <xQueueGenericSend+0x2fc>)
 80017d4:	f004 f932 	bl	8005a3c <iprintf>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	2b02      	cmp	r3, #2
 80017dc:	d103      	bne.n	80017e6 <xQueueGenericSend+0x5a>
 80017de:	6a3b      	ldr	r3, [r7, #32]
 80017e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	d101      	bne.n	80017ea <xQueueGenericSend+0x5e>
 80017e6:	2301      	movs	r3, #1
 80017e8:	e000      	b.n	80017ec <xQueueGenericSend+0x60>
 80017ea:	2300      	movs	r3, #0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d105      	bne.n	80017fc <xQueueGenericSend+0x70>
 80017f0:	f240 22db 	movw	r2, #731	; 0x2db
 80017f4:	49a3      	ldr	r1, [pc, #652]	; (8001a84 <xQueueGenericSend+0x2f8>)
 80017f6:	48a4      	ldr	r0, [pc, #656]	; (8001a88 <xQueueGenericSend+0x2fc>)
 80017f8:	f004 f920 	bl	8005a3c <iprintf>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80017fc:	f001 fd12 	bl	8003224 <xTaskGetSchedulerState>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d102      	bne.n	800180c <xQueueGenericSend+0x80>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d101      	bne.n	8001810 <xQueueGenericSend+0x84>
 800180c:	2301      	movs	r3, #1
 800180e:	e000      	b.n	8001812 <xQueueGenericSend+0x86>
 8001810:	2300      	movs	r3, #0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d105      	bne.n	8001822 <xQueueGenericSend+0x96>
 8001816:	f240 22de 	movw	r2, #734	; 0x2de
 800181a:	499a      	ldr	r1, [pc, #616]	; (8001a84 <xQueueGenericSend+0x2f8>)
 800181c:	489a      	ldr	r0, [pc, #616]	; (8001a88 <xQueueGenericSend+0x2fc>)
 800181e:	f004 f90d 	bl	8005a3c <iprintf>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001822:	f7ff fbf9 	bl	8001018 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001826:	6a3b      	ldr	r3, [r7, #32]
 8001828:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800182a:	6a3b      	ldr	r3, [r7, #32]
 800182c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800182e:	429a      	cmp	r2, r3
 8001830:	d302      	bcc.n	8001838 <xQueueGenericSend+0xac>
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	2b02      	cmp	r3, #2
 8001836:	d16c      	bne.n	8001912 <xQueueGenericSend+0x186>
			{
				traceQUEUE_SEND( pxQueue );
 8001838:	6a3b      	ldr	r3, [r7, #32]
 800183a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800183e:	2b04      	cmp	r3, #4
 8001840:	d829      	bhi.n	8001896 <xQueueGenericSend+0x10a>
 8001842:	a201      	add	r2, pc, #4	; (adr r2, 8001848 <xQueueGenericSend+0xbc>)
 8001844:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001848:	0800185d 	.word	0x0800185d
 800184c:	0800188b 	.word	0x0800188b
 8001850:	08001879 	.word	0x08001879
 8001854:	08001879 	.word	0x08001879
 8001858:	0800188b 	.word	0x0800188b
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d101      	bne.n	8001866 <xQueueGenericSend+0xda>
 8001862:	2050      	movs	r0, #80	; 0x50
 8001864:	e000      	b.n	8001868 <xQueueGenericSend+0xdc>
 8001866:	20c0      	movs	r0, #192	; 0xc0
 8001868:	6a39      	ldr	r1, [r7, #32]
 800186a:	6a3b      	ldr	r3, [r7, #32]
 800186c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800186e:	3301      	adds	r3, #1
 8001870:	461a      	mov	r2, r3
 8001872:	f003 fa97 	bl	8004da4 <prvTraceStoreEvent2>
 8001876:	e00d      	b.n	8001894 <xQueueGenericSend+0x108>
 8001878:	6a39      	ldr	r1, [r7, #32]
 800187a:	6a3b      	ldr	r3, [r7, #32]
 800187c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800187e:	3301      	adds	r3, #1
 8001880:	461a      	mov	r2, r3
 8001882:	2051      	movs	r0, #81	; 0x51
 8001884:	f003 fa8e 	bl	8004da4 <prvTraceStoreEvent2>
 8001888:	e004      	b.n	8001894 <xQueueGenericSend+0x108>
 800188a:	6a3b      	ldr	r3, [r7, #32]
 800188c:	4619      	mov	r1, r3
 800188e:	2052      	movs	r0, #82	; 0x52
 8001890:	f003 fa3c 	bl	8004d0c <prvTraceStoreEvent1>
 8001894:	bf00      	nop
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001896:	683a      	ldr	r2, [r7, #0]
 8001898:	68b9      	ldr	r1, [r7, #8]
 800189a:	6a38      	ldr	r0, [r7, #32]
 800189c:	f000 fc1a 	bl	80020d4 <prvCopyDataToQueue>
 80018a0:	61f8      	str	r0, [r7, #28]

				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
 80018a2:	6a3b      	ldr	r3, [r7, #32]
 80018a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d00f      	beq.n	80018ca <xQueueGenericSend+0x13e>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
 80018aa:	6839      	ldr	r1, [r7, #0]
 80018ac:	6a38      	ldr	r0, [r7, #32]
 80018ae:	f000 fd93 	bl	80023d8 <prvNotifyQueueSetContainer>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d028      	beq.n	800190a <xQueueGenericSend+0x17e>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
 80018b8:	4b74      	ldr	r3, [pc, #464]	; (8001a8c <xQueueGenericSend+0x300>)
 80018ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80018be:	601a      	str	r2, [r3, #0]
 80018c0:	f3bf 8f4f 	dsb	sy
 80018c4:	f3bf 8f6f 	isb	sy
 80018c8:	e01f      	b.n	800190a <xQueueGenericSend+0x17e>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80018ca:	6a3b      	ldr	r3, [r7, #32]
 80018cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d010      	beq.n	80018f4 <xQueueGenericSend+0x168>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80018d2:	6a3b      	ldr	r3, [r7, #32]
 80018d4:	3324      	adds	r3, #36	; 0x24
 80018d6:	4618      	mov	r0, r3
 80018d8:	f001 fadc 	bl	8002e94 <xTaskRemoveFromEventList>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d013      	beq.n	800190a <xQueueGenericSend+0x17e>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
 80018e2:	4b6a      	ldr	r3, [pc, #424]	; (8001a8c <xQueueGenericSend+0x300>)
 80018e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80018e8:	601a      	str	r2, [r3, #0]
 80018ea:	f3bf 8f4f 	dsb	sy
 80018ee:	f3bf 8f6f 	isb	sy
 80018f2:	e00a      	b.n	800190a <xQueueGenericSend+0x17e>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
 80018f4:	69fb      	ldr	r3, [r7, #28]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d007      	beq.n	800190a <xQueueGenericSend+0x17e>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
 80018fa:	4b64      	ldr	r3, [pc, #400]	; (8001a8c <xQueueGenericSend+0x300>)
 80018fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001900:	601a      	str	r2, [r3, #0]
 8001902:	f3bf 8f4f 	dsb	sy
 8001906:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800190a:	f7ff fbb1 	bl	8001070 <vPortExitCritical>
				return pdPASS;
 800190e:	2301      	movs	r3, #1
 8001910:	e0f2      	b.n	8001af8 <xQueueGenericSend+0x36c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d130      	bne.n	800197a <xQueueGenericSend+0x1ee>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001918:	f7ff fbaa 	bl	8001070 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
 800191c:	6a3b      	ldr	r3, [r7, #32]
 800191e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001922:	2b04      	cmp	r3, #4
 8001924:	d827      	bhi.n	8001976 <xQueueGenericSend+0x1ea>
 8001926:	a201      	add	r2, pc, #4	; (adr r2, 800192c <xQueueGenericSend+0x1a0>)
 8001928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800192c:	08001941 	.word	0x08001941
 8001930:	0800196b 	.word	0x0800196b
 8001934:	0800195b 	.word	0x0800195b
 8001938:	0800195b 	.word	0x0800195b
 800193c:	0800196b 	.word	0x0800196b
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d101      	bne.n	800194a <xQueueGenericSend+0x1be>
 8001946:	2053      	movs	r0, #83	; 0x53
 8001948:	e000      	b.n	800194c <xQueueGenericSend+0x1c0>
 800194a:	20c1      	movs	r0, #193	; 0xc1
 800194c:	6a39      	ldr	r1, [r7, #32]
 800194e:	6a3b      	ldr	r3, [r7, #32]
 8001950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001952:	461a      	mov	r2, r3
 8001954:	f003 fa26 	bl	8004da4 <prvTraceStoreEvent2>
 8001958:	e00c      	b.n	8001974 <xQueueGenericSend+0x1e8>
 800195a:	6a39      	ldr	r1, [r7, #32]
 800195c:	6a3b      	ldr	r3, [r7, #32]
 800195e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001960:	461a      	mov	r2, r3
 8001962:	2054      	movs	r0, #84	; 0x54
 8001964:	f003 fa1e 	bl	8004da4 <prvTraceStoreEvent2>
 8001968:	e004      	b.n	8001974 <xQueueGenericSend+0x1e8>
 800196a:	6a3b      	ldr	r3, [r7, #32]
 800196c:	4619      	mov	r1, r3
 800196e:	2055      	movs	r0, #85	; 0x55
 8001970:	f003 f9cc 	bl	8004d0c <prvTraceStoreEvent1>
 8001974:	bf00      	nop
					return errQUEUE_FULL;
 8001976:	2300      	movs	r3, #0
 8001978:	e0be      	b.n	8001af8 <xQueueGenericSend+0x36c>
				}
				else if( xEntryTimeSet == pdFALSE )
 800197a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800197c:	2b00      	cmp	r3, #0
 800197e:	d106      	bne.n	800198e <xQueueGenericSend+0x202>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8001980:	f107 0314 	add.w	r3, r7, #20
 8001984:	4618      	mov	r0, r3
 8001986:	f001 faeb 	bl	8002f60 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800198a:	2301      	movs	r3, #1
 800198c:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800198e:	f7ff fb6f 	bl	8001070 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001992:	f001 f823 	bl	80029dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001996:	f7ff fb3f 	bl	8001018 <vPortEnterCritical>
 800199a:	6a3b      	ldr	r3, [r7, #32]
 800199c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80019a0:	b25b      	sxtb	r3, r3
 80019a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80019a6:	d103      	bne.n	80019b0 <xQueueGenericSend+0x224>
 80019a8:	6a3b      	ldr	r3, [r7, #32]
 80019aa:	2200      	movs	r2, #0
 80019ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80019b0:	6a3b      	ldr	r3, [r7, #32]
 80019b2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80019b6:	b25b      	sxtb	r3, r3
 80019b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80019bc:	d103      	bne.n	80019c6 <xQueueGenericSend+0x23a>
 80019be:	6a3b      	ldr	r3, [r7, #32]
 80019c0:	2200      	movs	r2, #0
 80019c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80019c6:	f7ff fb53 	bl	8001070 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80019ca:	1d3a      	adds	r2, r7, #4
 80019cc:	f107 0314 	add.w	r3, r7, #20
 80019d0:	4611      	mov	r1, r2
 80019d2:	4618      	mov	r0, r3
 80019d4:	f001 fae6 	bl	8002fa4 <xTaskCheckForTimeOut>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d158      	bne.n	8001a90 <xQueueGenericSend+0x304>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80019de:	6a38      	ldr	r0, [r7, #32]
 80019e0:	f000 fc7e 	bl	80022e0 <prvIsQueueFull>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d046      	beq.n	8001a78 <xQueueGenericSend+0x2ec>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
 80019ea:	6a3b      	ldr	r3, [r7, #32]
 80019ec:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80019f0:	2b04      	cmp	r3, #4
 80019f2:	d828      	bhi.n	8001a46 <xQueueGenericSend+0x2ba>
 80019f4:	a201      	add	r2, pc, #4	; (adr r2, 80019fc <xQueueGenericSend+0x270>)
 80019f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019fa:	bf00      	nop
 80019fc:	08001a11 	.word	0x08001a11
 8001a00:	08001a3b 	.word	0x08001a3b
 8001a04:	08001a2b 	.word	0x08001a2b
 8001a08:	08001a2b 	.word	0x08001a2b
 8001a0c:	08001a3b 	.word	0x08001a3b
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d101      	bne.n	8001a1a <xQueueGenericSend+0x28e>
 8001a16:	2056      	movs	r0, #86	; 0x56
 8001a18:	e000      	b.n	8001a1c <xQueueGenericSend+0x290>
 8001a1a:	20c2      	movs	r0, #194	; 0xc2
 8001a1c:	6a39      	ldr	r1, [r7, #32]
 8001a1e:	6a3b      	ldr	r3, [r7, #32]
 8001a20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a22:	461a      	mov	r2, r3
 8001a24:	f003 f9be 	bl	8004da4 <prvTraceStoreEvent2>
 8001a28:	e00c      	b.n	8001a44 <xQueueGenericSend+0x2b8>
 8001a2a:	6a39      	ldr	r1, [r7, #32]
 8001a2c:	6a3b      	ldr	r3, [r7, #32]
 8001a2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a30:	461a      	mov	r2, r3
 8001a32:	2057      	movs	r0, #87	; 0x57
 8001a34:	f003 f9b6 	bl	8004da4 <prvTraceStoreEvent2>
 8001a38:	e004      	b.n	8001a44 <xQueueGenericSend+0x2b8>
 8001a3a:	6a3b      	ldr	r3, [r7, #32]
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	2058      	movs	r0, #88	; 0x58
 8001a40:	f003 f964 	bl	8004d0c <prvTraceStoreEvent1>
 8001a44:	bf00      	nop
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001a46:	6a3b      	ldr	r3, [r7, #32]
 8001a48:	3310      	adds	r3, #16
 8001a4a:	687a      	ldr	r2, [r7, #4]
 8001a4c:	4611      	mov	r1, r2
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f001 f9c8 	bl	8002de4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001a54:	6a38      	ldr	r0, [r7, #32]
 8001a56:	f000 fbcd 	bl	80021f4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8001a5a:	f000 ffcd 	bl	80029f8 <xTaskResumeAll>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	f47f aede 	bne.w	8001822 <xQueueGenericSend+0x96>
				{
					portYIELD_WITHIN_API();
 8001a66:	4b09      	ldr	r3, [pc, #36]	; (8001a8c <xQueueGenericSend+0x300>)
 8001a68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001a6c:	601a      	str	r2, [r3, #0]
 8001a6e:	f3bf 8f4f 	dsb	sy
 8001a72:	f3bf 8f6f 	isb	sy
 8001a76:	e6d4      	b.n	8001822 <xQueueGenericSend+0x96>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001a78:	6a38      	ldr	r0, [r7, #32]
 8001a7a:	f000 fbbb 	bl	80021f4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001a7e:	f000 ffbb 	bl	80029f8 <xTaskResumeAll>
 8001a82:	e6ce      	b.n	8001822 <xQueueGenericSend+0x96>
 8001a84:	080069fc 	.word	0x080069fc
 8001a88:	08006a10 	.word	0x08006a10
 8001a8c:	e000ed04 	.word	0xe000ed04
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001a90:	6a38      	ldr	r0, [r7, #32]
 8001a92:	f000 fbaf 	bl	80021f4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001a96:	f000 ffaf 	bl	80029f8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
 8001a9a:	6a3b      	ldr	r3, [r7, #32]
 8001a9c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001aa0:	2b04      	cmp	r3, #4
 8001aa2:	d828      	bhi.n	8001af6 <xQueueGenericSend+0x36a>
 8001aa4:	a201      	add	r2, pc, #4	; (adr r2, 8001aac <xQueueGenericSend+0x320>)
 8001aa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001aaa:	bf00      	nop
 8001aac:	08001ac1 	.word	0x08001ac1
 8001ab0:	08001aeb 	.word	0x08001aeb
 8001ab4:	08001adb 	.word	0x08001adb
 8001ab8:	08001adb 	.word	0x08001adb
 8001abc:	08001aeb 	.word	0x08001aeb
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d101      	bne.n	8001aca <xQueueGenericSend+0x33e>
 8001ac6:	2053      	movs	r0, #83	; 0x53
 8001ac8:	e000      	b.n	8001acc <xQueueGenericSend+0x340>
 8001aca:	20c1      	movs	r0, #193	; 0xc1
 8001acc:	6a39      	ldr	r1, [r7, #32]
 8001ace:	6a3b      	ldr	r3, [r7, #32]
 8001ad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ad2:	461a      	mov	r2, r3
 8001ad4:	f003 f966 	bl	8004da4 <prvTraceStoreEvent2>
 8001ad8:	e00c      	b.n	8001af4 <xQueueGenericSend+0x368>
 8001ada:	6a39      	ldr	r1, [r7, #32]
 8001adc:	6a3b      	ldr	r3, [r7, #32]
 8001ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	2054      	movs	r0, #84	; 0x54
 8001ae4:	f003 f95e 	bl	8004da4 <prvTraceStoreEvent2>
 8001ae8:	e004      	b.n	8001af4 <xQueueGenericSend+0x368>
 8001aea:	6a3b      	ldr	r3, [r7, #32]
 8001aec:	4619      	mov	r1, r3
 8001aee:	2055      	movs	r0, #85	; 0x55
 8001af0:	f003 f90c 	bl	8004d0c <prvTraceStoreEvent1>
 8001af4:	bf00      	nop
			return errQUEUE_FULL;
 8001af6:	2300      	movs	r3, #0
		}
	}
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	3728      	adds	r7, #40	; 0x28
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}

08001b00 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b08c      	sub	sp, #48	; 0x30
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	60f8      	str	r0, [r7, #12]
 8001b08:	60b9      	str	r1, [r7, #8]
 8001b0a:	607a      	str	r2, [r7, #4]
 8001b0c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	62bb      	str	r3, [r7, #40]	; 0x28

	configASSERT( pxQueue );
 8001b12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d105      	bne.n	8001b24 <xQueueGenericSendFromISR+0x24>
 8001b18:	f240 329f 	movw	r2, #927	; 0x39f
 8001b1c:	4966      	ldr	r1, [pc, #408]	; (8001cb8 <xQueueGenericSendFromISR+0x1b8>)
 8001b1e:	4867      	ldr	r0, [pc, #412]	; (8001cbc <xQueueGenericSendFromISR+0x1bc>)
 8001b20:	f003 ff8c 	bl	8005a3c <iprintf>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001b24:	68bb      	ldr	r3, [r7, #8]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d103      	bne.n	8001b32 <xQueueGenericSendFromISR+0x32>
 8001b2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d101      	bne.n	8001b36 <xQueueGenericSendFromISR+0x36>
 8001b32:	2301      	movs	r3, #1
 8001b34:	e000      	b.n	8001b38 <xQueueGenericSendFromISR+0x38>
 8001b36:	2300      	movs	r3, #0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d105      	bne.n	8001b48 <xQueueGenericSendFromISR+0x48>
 8001b3c:	f44f 7268 	mov.w	r2, #928	; 0x3a0
 8001b40:	495d      	ldr	r1, [pc, #372]	; (8001cb8 <xQueueGenericSendFromISR+0x1b8>)
 8001b42:	485e      	ldr	r0, [pc, #376]	; (8001cbc <xQueueGenericSendFromISR+0x1bc>)
 8001b44:	f003 ff7a 	bl	8005a3c <iprintf>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	2b02      	cmp	r3, #2
 8001b4c:	d103      	bne.n	8001b56 <xQueueGenericSendFromISR+0x56>
 8001b4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b52:	2b01      	cmp	r3, #1
 8001b54:	d101      	bne.n	8001b5a <xQueueGenericSendFromISR+0x5a>
 8001b56:	2301      	movs	r3, #1
 8001b58:	e000      	b.n	8001b5c <xQueueGenericSendFromISR+0x5c>
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d105      	bne.n	8001b6c <xQueueGenericSendFromISR+0x6c>
 8001b60:	f240 32a1 	movw	r2, #929	; 0x3a1
 8001b64:	4954      	ldr	r1, [pc, #336]	; (8001cb8 <xQueueGenericSendFromISR+0x1b8>)
 8001b66:	4855      	ldr	r0, [pc, #340]	; (8001cbc <xQueueGenericSendFromISR+0x1bc>)
 8001b68:	f003 ff68 	bl	8005a3c <iprintf>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001b6c:	f7ff fb22 	bl	80011b4 <vPortValidateInterruptPriority>
	__asm volatile
 8001b70:	f3ef 8211 	mrs	r2, BASEPRI
 8001b74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b78:	f383 8811 	msr	BASEPRI, r3
 8001b7c:	f3bf 8f6f 	isb	sy
 8001b80:	f3bf 8f4f 	dsb	sy
 8001b84:	61fa      	str	r2, [r7, #28]
 8001b86:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8001b88:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001b8a:	627b      	str	r3, [r7, #36]	; 0x24
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001b8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b8e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001b90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b94:	429a      	cmp	r2, r3
 8001b96:	d302      	bcc.n	8001b9e <xQueueGenericSendFromISR+0x9e>
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	2b02      	cmp	r3, #2
 8001b9c:	d160      	bne.n	8001c60 <xQueueGenericSendFromISR+0x160>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8001b9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ba0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001ba4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8001ba8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001baa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d005      	beq.n	8001bbe <xQueueGenericSendFromISR+0xbe>
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	db1a      	blt.n	8001bec <xQueueGenericSendFromISR+0xec>
 8001bb6:	3b02      	subs	r3, #2
 8001bb8:	2b01      	cmp	r3, #1
 8001bba:	d817      	bhi.n	8001bec <xQueueGenericSendFromISR+0xec>
 8001bbc:	e00d      	b.n	8001bda <xQueueGenericSendFromISR+0xda>
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d101      	bne.n	8001bc8 <xQueueGenericSendFromISR+0xc8>
 8001bc4:	2059      	movs	r0, #89	; 0x59
 8001bc6:	e000      	b.n	8001bca <xQueueGenericSendFromISR+0xca>
 8001bc8:	20c3      	movs	r0, #195	; 0xc3
 8001bca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	461a      	mov	r2, r3
 8001bd4:	f003 f8e6 	bl	8004da4 <prvTraceStoreEvent2>
 8001bd8:	e007      	b.n	8001bea <xQueueGenericSendFromISR+0xea>
 8001bda:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001bdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001be0:	3301      	adds	r3, #1
 8001be2:	461a      	mov	r2, r3
 8001be4:	205a      	movs	r0, #90	; 0x5a
 8001be6:	f003 f8dd 	bl	8004da4 <prvTraceStoreEvent2>
 8001bea:	bf00      	nop
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001bec:	683a      	ldr	r2, [r7, #0]
 8001bee:	68b9      	ldr	r1, [r7, #8]
 8001bf0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001bf2:	f000 fa6f 	bl	80020d4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8001bf6:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8001bfa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001bfe:	d124      	bne.n	8001c4a <xQueueGenericSendFromISR+0x14a>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
 8001c00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d00d      	beq.n	8001c24 <xQueueGenericSendFromISR+0x124>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
 8001c08:	6839      	ldr	r1, [r7, #0]
 8001c0a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001c0c:	f000 fbe4 	bl	80023d8 <prvNotifyQueueSetContainer>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d021      	beq.n	8001c5a <xQueueGenericSendFromISR+0x15a>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d01e      	beq.n	8001c5a <xQueueGenericSendFromISR+0x15a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2201      	movs	r2, #1
 8001c20:	601a      	str	r2, [r3, #0]
 8001c22:	e01a      	b.n	8001c5a <xQueueGenericSendFromISR+0x15a>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001c24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d016      	beq.n	8001c5a <xQueueGenericSendFromISR+0x15a>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c2e:	3324      	adds	r3, #36	; 0x24
 8001c30:	4618      	mov	r0, r3
 8001c32:	f001 f92f 	bl	8002e94 <xTaskRemoveFromEventList>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d00e      	beq.n	8001c5a <xQueueGenericSendFromISR+0x15a>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d00b      	beq.n	8001c5a <xQueueGenericSendFromISR+0x15a>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2201      	movs	r2, #1
 8001c46:	601a      	str	r2, [r3, #0]
 8001c48:	e007      	b.n	8001c5a <xQueueGenericSendFromISR+0x15a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001c4a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001c4e:	3301      	adds	r3, #1
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	b25a      	sxtb	r2, r3
 8001c54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
 8001c5e:	e021      	b.n	8001ca4 <xQueueGenericSendFromISR+0x1a4>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8001c60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c62:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d005      	beq.n	8001c76 <xQueueGenericSendFromISR+0x176>
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	db18      	blt.n	8001ca0 <xQueueGenericSendFromISR+0x1a0>
 8001c6e:	3b02      	subs	r3, #2
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	d815      	bhi.n	8001ca0 <xQueueGenericSendFromISR+0x1a0>
 8001c74:	e00c      	b.n	8001c90 <xQueueGenericSendFromISR+0x190>
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d101      	bne.n	8001c80 <xQueueGenericSendFromISR+0x180>
 8001c7c:	205c      	movs	r0, #92	; 0x5c
 8001c7e:	e000      	b.n	8001c82 <xQueueGenericSendFromISR+0x182>
 8001c80:	20c4      	movs	r0, #196	; 0xc4
 8001c82:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001c84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c88:	461a      	mov	r2, r3
 8001c8a:	f003 f88b 	bl	8004da4 <prvTraceStoreEvent2>
 8001c8e:	e006      	b.n	8001c9e <xQueueGenericSendFromISR+0x19e>
 8001c90:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001c92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c96:	461a      	mov	r2, r3
 8001c98:	205d      	movs	r0, #93	; 0x5d
 8001c9a:	f003 f883 	bl	8004da4 <prvTraceStoreEvent2>
 8001c9e:	bf00      	nop
			xReturn = errQUEUE_FULL;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca6:	617b      	str	r3, [r7, #20]
	__asm volatile
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8001cae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	3730      	adds	r7, #48	; 0x30
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	080069fc 	.word	0x080069fc
 8001cbc:	08006a10 	.word	0x08006a10

08001cc0 <xQueueGenericReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b08a      	sub	sp, #40	; 0x28
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	60f8      	str	r0, [r7, #12]
 8001cc8:	60b9      	str	r1, [r7, #8]
 8001cca:	607a      	str	r2, [r7, #4]
 8001ccc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8001cd6:	6a3b      	ldr	r3, [r7, #32]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d105      	bne.n	8001ce8 <xQueueGenericReceive+0x28>
 8001cdc:	f240 42dc 	movw	r2, #1244	; 0x4dc
 8001ce0:	49b3      	ldr	r1, [pc, #716]	; (8001fb0 <xQueueGenericReceive+0x2f0>)
 8001ce2:	48b4      	ldr	r0, [pc, #720]	; (8001fb4 <xQueueGenericReceive+0x2f4>)
 8001ce4:	f003 feaa 	bl	8005a3c <iprintf>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d103      	bne.n	8001cf6 <xQueueGenericReceive+0x36>
 8001cee:	6a3b      	ldr	r3, [r7, #32]
 8001cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d101      	bne.n	8001cfa <xQueueGenericReceive+0x3a>
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e000      	b.n	8001cfc <xQueueGenericReceive+0x3c>
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d105      	bne.n	8001d0c <xQueueGenericReceive+0x4c>
 8001d00:	f240 42dd 	movw	r2, #1245	; 0x4dd
 8001d04:	49aa      	ldr	r1, [pc, #680]	; (8001fb0 <xQueueGenericReceive+0x2f0>)
 8001d06:	48ab      	ldr	r0, [pc, #684]	; (8001fb4 <xQueueGenericReceive+0x2f4>)
 8001d08:	f003 fe98 	bl	8005a3c <iprintf>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001d0c:	f001 fa8a 	bl	8003224 <xTaskGetSchedulerState>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d102      	bne.n	8001d1c <xQueueGenericReceive+0x5c>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d101      	bne.n	8001d20 <xQueueGenericReceive+0x60>
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	e000      	b.n	8001d22 <xQueueGenericReceive+0x62>
 8001d20:	2300      	movs	r3, #0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d105      	bne.n	8001d32 <xQueueGenericReceive+0x72>
 8001d26:	f44f 629c 	mov.w	r2, #1248	; 0x4e0
 8001d2a:	49a1      	ldr	r1, [pc, #644]	; (8001fb0 <xQueueGenericReceive+0x2f0>)
 8001d2c:	48a1      	ldr	r0, [pc, #644]	; (8001fb4 <xQueueGenericReceive+0x2f4>)
 8001d2e:	f003 fe85 	bl	8005a3c <iprintf>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8001d32:	f7ff f971 	bl	8001018 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001d36:	6a3b      	ldr	r3, [r7, #32]
 8001d38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d3a:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001d3c:	69fb      	ldr	r3, [r7, #28]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	f000 809b 	beq.w	8001e7a <xQueueGenericReceive+0x1ba>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8001d44:	6a3b      	ldr	r3, [r7, #32]
 8001d46:	68db      	ldr	r3, [r3, #12]
 8001d48:	61bb      	str	r3, [r7, #24]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001d4a:	68b9      	ldr	r1, [r7, #8]
 8001d4c:	6a38      	ldr	r0, [r7, #32]
 8001d4e:	f000 fa2b 	bl	80021a8 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d14c      	bne.n	8001df2 <xQueueGenericReceive+0x132>
				{
					traceQUEUE_RECEIVE( pxQueue );
 8001d58:	6a3b      	ldr	r3, [r7, #32]
 8001d5a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001d5e:	2b04      	cmp	r3, #4
 8001d60:	d825      	bhi.n	8001dae <xQueueGenericReceive+0xee>
 8001d62:	a201      	add	r2, pc, #4	; (adr r2, 8001d68 <xQueueGenericReceive+0xa8>)
 8001d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d68:	08001d7d 	.word	0x08001d7d
 8001d6c:	08001da1 	.word	0x08001da1
 8001d70:	08001d8f 	.word	0x08001d8f
 8001d74:	08001d8f 	.word	0x08001d8f
 8001d78:	08001da1 	.word	0x08001da1
 8001d7c:	6a39      	ldr	r1, [r7, #32]
 8001d7e:	687a      	ldr	r2, [r7, #4]
 8001d80:	6a3b      	ldr	r3, [r7, #32]
 8001d82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d84:	3b01      	subs	r3, #1
 8001d86:	2060      	movs	r0, #96	; 0x60
 8001d88:	f003 f85c 	bl	8004e44 <prvTraceStoreEvent3>
 8001d8c:	e00e      	b.n	8001dac <xQueueGenericReceive+0xec>
 8001d8e:	6a39      	ldr	r1, [r7, #32]
 8001d90:	687a      	ldr	r2, [r7, #4]
 8001d92:	6a3b      	ldr	r3, [r7, #32]
 8001d94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d96:	3b01      	subs	r3, #1
 8001d98:	2061      	movs	r0, #97	; 0x61
 8001d9a:	f003 f853 	bl	8004e44 <prvTraceStoreEvent3>
 8001d9e:	e005      	b.n	8001dac <xQueueGenericReceive+0xec>
 8001da0:	6a3b      	ldr	r3, [r7, #32]
 8001da2:	687a      	ldr	r2, [r7, #4]
 8001da4:	4619      	mov	r1, r3
 8001da6:	2062      	movs	r0, #98	; 0x62
 8001da8:	f002 fffc 	bl	8004da4 <prvTraceStoreEvent2>
 8001dac:	bf00      	nop

					/* Actually removing data, not just peeking. */
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8001dae:	69fb      	ldr	r3, [r7, #28]
 8001db0:	1e5a      	subs	r2, r3, #1
 8001db2:	6a3b      	ldr	r3, [r7, #32]
 8001db4:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001db6:	6a3b      	ldr	r3, [r7, #32]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d104      	bne.n	8001dc8 <xQueueGenericReceive+0x108>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8001dbe:	f001 fb5f 	bl	8003480 <pvTaskIncrementMutexHeldCount>
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	6a3b      	ldr	r3, [r7, #32]
 8001dc6:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001dc8:	6a3b      	ldr	r3, [r7, #32]
 8001dca:	691b      	ldr	r3, [r3, #16]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d050      	beq.n	8001e72 <xQueueGenericReceive+0x1b2>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001dd0:	6a3b      	ldr	r3, [r7, #32]
 8001dd2:	3310      	adds	r3, #16
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f001 f85d 	bl	8002e94 <xTaskRemoveFromEventList>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d048      	beq.n	8001e72 <xQueueGenericReceive+0x1b2>
						{
							queueYIELD_IF_USING_PREEMPTION();
 8001de0:	4b75      	ldr	r3, [pc, #468]	; (8001fb8 <xQueueGenericReceive+0x2f8>)
 8001de2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001de6:	601a      	str	r2, [r3, #0]
 8001de8:	f3bf 8f4f 	dsb	sy
 8001dec:	f3bf 8f6f 	isb	sy
 8001df0:	e03f      	b.n	8001e72 <xQueueGenericReceive+0x1b2>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					traceQUEUE_PEEK( pxQueue );
 8001df2:	6a3b      	ldr	r3, [r7, #32]
 8001df4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001df8:	2b04      	cmp	r3, #4
 8001dfa:	d823      	bhi.n	8001e44 <xQueueGenericReceive+0x184>
 8001dfc:	a201      	add	r2, pc, #4	; (adr r2, 8001e04 <xQueueGenericReceive+0x144>)
 8001dfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e02:	bf00      	nop
 8001e04:	08001e19 	.word	0x08001e19
 8001e08:	08001e39 	.word	0x08001e39
 8001e0c:	08001e29 	.word	0x08001e29
 8001e10:	08001e29 	.word	0x08001e29
 8001e14:	08001e39 	.word	0x08001e39
 8001e18:	6a39      	ldr	r1, [r7, #32]
 8001e1a:	687a      	ldr	r2, [r7, #4]
 8001e1c:	6a3b      	ldr	r3, [r7, #32]
 8001e1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e20:	2070      	movs	r0, #112	; 0x70
 8001e22:	f003 f80f 	bl	8004e44 <prvTraceStoreEvent3>
 8001e26:	e00c      	b.n	8001e42 <xQueueGenericReceive+0x182>
 8001e28:	6a39      	ldr	r1, [r7, #32]
 8001e2a:	687a      	ldr	r2, [r7, #4]
 8001e2c:	6a3b      	ldr	r3, [r7, #32]
 8001e2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e30:	2071      	movs	r0, #113	; 0x71
 8001e32:	f003 f807 	bl	8004e44 <prvTraceStoreEvent3>
 8001e36:	e004      	b.n	8001e42 <xQueueGenericReceive+0x182>
 8001e38:	6a3b      	ldr	r3, [r7, #32]
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	2072      	movs	r0, #114	; 0x72
 8001e3e:	f002 ff65 	bl	8004d0c <prvTraceStoreEvent1>
 8001e42:	bf00      	nop

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8001e44:	6a3b      	ldr	r3, [r7, #32]
 8001e46:	69ba      	ldr	r2, [r7, #24]
 8001e48:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001e4a:	6a3b      	ldr	r3, [r7, #32]
 8001e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d00f      	beq.n	8001e72 <xQueueGenericReceive+0x1b2>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001e52:	6a3b      	ldr	r3, [r7, #32]
 8001e54:	3324      	adds	r3, #36	; 0x24
 8001e56:	4618      	mov	r0, r3
 8001e58:	f001 f81c 	bl	8002e94 <xTaskRemoveFromEventList>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d007      	beq.n	8001e72 <xQueueGenericReceive+0x1b2>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
 8001e62:	4b55      	ldr	r3, [pc, #340]	; (8001fb8 <xQueueGenericReceive+0x2f8>)
 8001e64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001e68:	601a      	str	r2, [r3, #0]
 8001e6a:	f3bf 8f4f 	dsb	sy
 8001e6e:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 8001e72:	f7ff f8fd 	bl	8001070 <vPortExitCritical>
				return pdPASS;
 8001e76:	2301      	movs	r3, #1
 8001e78:	e125      	b.n	80020c6 <xQueueGenericReceive+0x406>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d13b      	bne.n	8001ef8 <xQueueGenericReceive+0x238>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001e80:	f7ff f8f6 	bl	8001070 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 8001e84:	6a3b      	ldr	r3, [r7, #32]
 8001e86:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001e8a:	2b04      	cmp	r3, #4
 8001e8c:	d832      	bhi.n	8001ef4 <xQueueGenericReceive+0x234>
 8001e8e:	a201      	add	r2, pc, #4	; (adr r2, 8001e94 <xQueueGenericReceive+0x1d4>)
 8001e90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e94:	08001ea9 	.word	0x08001ea9
 8001e98:	08001edd 	.word	0x08001edd
 8001e9c:	08001ec3 	.word	0x08001ec3
 8001ea0:	08001ec3 	.word	0x08001ec3
 8001ea4:	08001edd 	.word	0x08001edd
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d101      	bne.n	8001eb2 <xQueueGenericReceive+0x1f2>
 8001eae:	2063      	movs	r0, #99	; 0x63
 8001eb0:	e000      	b.n	8001eb4 <xQueueGenericReceive+0x1f4>
 8001eb2:	2073      	movs	r0, #115	; 0x73
 8001eb4:	6a39      	ldr	r1, [r7, #32]
 8001eb6:	687a      	ldr	r2, [r7, #4]
 8001eb8:	6a3b      	ldr	r3, [r7, #32]
 8001eba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ebc:	f002 ffc2 	bl	8004e44 <prvTraceStoreEvent3>
 8001ec0:	e017      	b.n	8001ef2 <xQueueGenericReceive+0x232>
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d101      	bne.n	8001ecc <xQueueGenericReceive+0x20c>
 8001ec8:	2064      	movs	r0, #100	; 0x64
 8001eca:	e000      	b.n	8001ece <xQueueGenericReceive+0x20e>
 8001ecc:	2074      	movs	r0, #116	; 0x74
 8001ece:	6a39      	ldr	r1, [r7, #32]
 8001ed0:	687a      	ldr	r2, [r7, #4]
 8001ed2:	6a3b      	ldr	r3, [r7, #32]
 8001ed4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ed6:	f002 ffb5 	bl	8004e44 <prvTraceStoreEvent3>
 8001eda:	e00a      	b.n	8001ef2 <xQueueGenericReceive+0x232>
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d101      	bne.n	8001ee6 <xQueueGenericReceive+0x226>
 8001ee2:	2365      	movs	r3, #101	; 0x65
 8001ee4:	e000      	b.n	8001ee8 <xQueueGenericReceive+0x228>
 8001ee6:	2375      	movs	r3, #117	; 0x75
 8001ee8:	6a39      	ldr	r1, [r7, #32]
 8001eea:	687a      	ldr	r2, [r7, #4]
 8001eec:	4618      	mov	r0, r3
 8001eee:	f002 ff59 	bl	8004da4 <prvTraceStoreEvent2>
 8001ef2:	bf00      	nop
					return errQUEUE_EMPTY;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	e0e6      	b.n	80020c6 <xQueueGenericReceive+0x406>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d106      	bne.n	8001f0c <xQueueGenericReceive+0x24c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8001efe:	f107 0310 	add.w	r3, r7, #16
 8001f02:	4618      	mov	r0, r3
 8001f04:	f001 f82c 	bl	8002f60 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001f0c:	f7ff f8b0 	bl	8001070 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001f10:	f000 fd64 	bl	80029dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001f14:	f7ff f880 	bl	8001018 <vPortEnterCritical>
 8001f18:	6a3b      	ldr	r3, [r7, #32]
 8001f1a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001f1e:	b25b      	sxtb	r3, r3
 8001f20:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001f24:	d103      	bne.n	8001f2e <xQueueGenericReceive+0x26e>
 8001f26:	6a3b      	ldr	r3, [r7, #32]
 8001f28:	2200      	movs	r2, #0
 8001f2a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001f2e:	6a3b      	ldr	r3, [r7, #32]
 8001f30:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001f34:	b25b      	sxtb	r3, r3
 8001f36:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001f3a:	d103      	bne.n	8001f44 <xQueueGenericReceive+0x284>
 8001f3c:	6a3b      	ldr	r3, [r7, #32]
 8001f3e:	2200      	movs	r2, #0
 8001f40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001f44:	f7ff f894 	bl	8001070 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001f48:	1d3a      	adds	r2, r7, #4
 8001f4a:	f107 0310 	add.w	r3, r7, #16
 8001f4e:	4611      	mov	r1, r2
 8001f50:	4618      	mov	r0, r3
 8001f52:	f001 f827 	bl	8002fa4 <xTaskCheckForTimeOut>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d16f      	bne.n	800203c <xQueueGenericReceive+0x37c>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001f5c:	6a38      	ldr	r0, [r7, #32]
 8001f5e:	f000 f9a9 	bl	80022b4 <prvIsQueueEmpty>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d063      	beq.n	8002030 <xQueueGenericReceive+0x370>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
 8001f68:	6a3b      	ldr	r3, [r7, #32]
 8001f6a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001f6e:	2b04      	cmp	r3, #4
 8001f70:	d838      	bhi.n	8001fe4 <xQueueGenericReceive+0x324>
 8001f72:	a201      	add	r2, pc, #4	; (adr r2, 8001f78 <xQueueGenericReceive+0x2b8>)
 8001f74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f78:	08001f8d 	.word	0x08001f8d
 8001f7c:	08001fcd 	.word	0x08001fcd
 8001f80:	08001fa7 	.word	0x08001fa7
 8001f84:	08001fa7 	.word	0x08001fa7
 8001f88:	08001fcd 	.word	0x08001fcd
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d101      	bne.n	8001f96 <xQueueGenericReceive+0x2d6>
 8001f92:	2066      	movs	r0, #102	; 0x66
 8001f94:	e000      	b.n	8001f98 <xQueueGenericReceive+0x2d8>
 8001f96:	2076      	movs	r0, #118	; 0x76
 8001f98:	6a39      	ldr	r1, [r7, #32]
 8001f9a:	687a      	ldr	r2, [r7, #4]
 8001f9c:	6a3b      	ldr	r3, [r7, #32]
 8001f9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fa0:	f002 ff50 	bl	8004e44 <prvTraceStoreEvent3>
 8001fa4:	e01d      	b.n	8001fe2 <xQueueGenericReceive+0x322>
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d107      	bne.n	8001fbc <xQueueGenericReceive+0x2fc>
 8001fac:	2067      	movs	r0, #103	; 0x67
 8001fae:	e006      	b.n	8001fbe <xQueueGenericReceive+0x2fe>
 8001fb0:	080069fc 	.word	0x080069fc
 8001fb4:	08006a10 	.word	0x08006a10
 8001fb8:	e000ed04 	.word	0xe000ed04
 8001fbc:	2077      	movs	r0, #119	; 0x77
 8001fbe:	6a39      	ldr	r1, [r7, #32]
 8001fc0:	687a      	ldr	r2, [r7, #4]
 8001fc2:	6a3b      	ldr	r3, [r7, #32]
 8001fc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fc6:	f002 ff3d 	bl	8004e44 <prvTraceStoreEvent3>
 8001fca:	e00a      	b.n	8001fe2 <xQueueGenericReceive+0x322>
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d101      	bne.n	8001fd6 <xQueueGenericReceive+0x316>
 8001fd2:	2368      	movs	r3, #104	; 0x68
 8001fd4:	e000      	b.n	8001fd8 <xQueueGenericReceive+0x318>
 8001fd6:	2378      	movs	r3, #120	; 0x78
 8001fd8:	6a39      	ldr	r1, [r7, #32]
 8001fda:	687a      	ldr	r2, [r7, #4]
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f002 fee1 	bl	8004da4 <prvTraceStoreEvent2>
 8001fe2:	bf00      	nop

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001fe4:	6a3b      	ldr	r3, [r7, #32]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d108      	bne.n	8001ffe <xQueueGenericReceive+0x33e>
					{
						taskENTER_CRITICAL();
 8001fec:	f7ff f814 	bl	8001018 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8001ff0:	6a3b      	ldr	r3, [r7, #32]
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f001 f933 	bl	8003260 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 8001ffa:	f7ff f839 	bl	8001070 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001ffe:	6a3b      	ldr	r3, [r7, #32]
 8002000:	3324      	adds	r3, #36	; 0x24
 8002002:	687a      	ldr	r2, [r7, #4]
 8002004:	4611      	mov	r1, r2
 8002006:	4618      	mov	r0, r3
 8002008:	f000 feec 	bl	8002de4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800200c:	6a38      	ldr	r0, [r7, #32]
 800200e:	f000 f8f1 	bl	80021f4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002012:	f000 fcf1 	bl	80029f8 <xTaskResumeAll>
 8002016:	4603      	mov	r3, r0
 8002018:	2b00      	cmp	r3, #0
 800201a:	f47f ae8a 	bne.w	8001d32 <xQueueGenericReceive+0x72>
				{
					portYIELD_WITHIN_API();
 800201e:	4b2c      	ldr	r3, [pc, #176]	; (80020d0 <xQueueGenericReceive+0x410>)
 8002020:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002024:	601a      	str	r2, [r3, #0]
 8002026:	f3bf 8f4f 	dsb	sy
 800202a:	f3bf 8f6f 	isb	sy
 800202e:	e680      	b.n	8001d32 <xQueueGenericReceive+0x72>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002030:	6a38      	ldr	r0, [r7, #32]
 8002032:	f000 f8df 	bl	80021f4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002036:	f000 fcdf 	bl	80029f8 <xTaskResumeAll>
 800203a:	e67a      	b.n	8001d32 <xQueueGenericReceive+0x72>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 800203c:	6a38      	ldr	r0, [r7, #32]
 800203e:	f000 f8d9 	bl	80021f4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002042:	f000 fcd9 	bl	80029f8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002046:	6a38      	ldr	r0, [r7, #32]
 8002048:	f000 f934 	bl	80022b4 <prvIsQueueEmpty>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	f43f ae6f 	beq.w	8001d32 <xQueueGenericReceive+0x72>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002054:	6a3b      	ldr	r3, [r7, #32]
 8002056:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800205a:	2b04      	cmp	r3, #4
 800205c:	d832      	bhi.n	80020c4 <xQueueGenericReceive+0x404>
 800205e:	a201      	add	r2, pc, #4	; (adr r2, 8002064 <xQueueGenericReceive+0x3a4>)
 8002060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002064:	08002079 	.word	0x08002079
 8002068:	080020ad 	.word	0x080020ad
 800206c:	08002093 	.word	0x08002093
 8002070:	08002093 	.word	0x08002093
 8002074:	080020ad 	.word	0x080020ad
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d101      	bne.n	8002082 <xQueueGenericReceive+0x3c2>
 800207e:	2063      	movs	r0, #99	; 0x63
 8002080:	e000      	b.n	8002084 <xQueueGenericReceive+0x3c4>
 8002082:	2073      	movs	r0, #115	; 0x73
 8002084:	6a39      	ldr	r1, [r7, #32]
 8002086:	687a      	ldr	r2, [r7, #4]
 8002088:	6a3b      	ldr	r3, [r7, #32]
 800208a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800208c:	f002 feda 	bl	8004e44 <prvTraceStoreEvent3>
 8002090:	e017      	b.n	80020c2 <xQueueGenericReceive+0x402>
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d101      	bne.n	800209c <xQueueGenericReceive+0x3dc>
 8002098:	2064      	movs	r0, #100	; 0x64
 800209a:	e000      	b.n	800209e <xQueueGenericReceive+0x3de>
 800209c:	2074      	movs	r0, #116	; 0x74
 800209e:	6a39      	ldr	r1, [r7, #32]
 80020a0:	687a      	ldr	r2, [r7, #4]
 80020a2:	6a3b      	ldr	r3, [r7, #32]
 80020a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020a6:	f002 fecd 	bl	8004e44 <prvTraceStoreEvent3>
 80020aa:	e00a      	b.n	80020c2 <xQueueGenericReceive+0x402>
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d101      	bne.n	80020b6 <xQueueGenericReceive+0x3f6>
 80020b2:	2365      	movs	r3, #101	; 0x65
 80020b4:	e000      	b.n	80020b8 <xQueueGenericReceive+0x3f8>
 80020b6:	2375      	movs	r3, #117	; 0x75
 80020b8:	6a39      	ldr	r1, [r7, #32]
 80020ba:	687a      	ldr	r2, [r7, #4]
 80020bc:	4618      	mov	r0, r3
 80020be:	f002 fe71 	bl	8004da4 <prvTraceStoreEvent2>
 80020c2:	bf00      	nop
				return errQUEUE_EMPTY;
 80020c4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3728      	adds	r7, #40	; 0x28
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	e000ed04 	.word	0xe000ed04

080020d4 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b086      	sub	sp, #24
 80020d8:	af00      	add	r7, sp, #0
 80020da:	60f8      	str	r0, [r7, #12]
 80020dc:	60b9      	str	r1, [r7, #8]
 80020de:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80020e0:	2300      	movs	r3, #0
 80020e2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020e8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d10d      	bne.n	800210e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d14d      	bne.n	8002196 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	4618      	mov	r0, r3
 8002100:	f001 f932 	bl	8003368 <xTaskPriorityDisinherit>
 8002104:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	2200      	movs	r2, #0
 800210a:	605a      	str	r2, [r3, #4]
 800210c:	e043      	b.n	8002196 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d119      	bne.n	8002148 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	6898      	ldr	r0, [r3, #8]
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800211c:	461a      	mov	r2, r3
 800211e:	68b9      	ldr	r1, [r7, #8]
 8002120:	f003 fc78 	bl	8005a14 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	689a      	ldr	r2, [r3, #8]
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800212c:	441a      	add	r2, r3
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	689a      	ldr	r2, [r3, #8]
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	429a      	cmp	r2, r3
 800213c:	d32b      	bcc.n	8002196 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	609a      	str	r2, [r3, #8]
 8002146:	e026      	b.n	8002196 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	68d8      	ldr	r0, [r3, #12]
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002150:	461a      	mov	r2, r3
 8002152:	68b9      	ldr	r1, [r7, #8]
 8002154:	f003 fc5e 	bl	8005a14 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	68da      	ldr	r2, [r3, #12]
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002160:	425b      	negs	r3, r3
 8002162:	441a      	add	r2, r3
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	68da      	ldr	r2, [r3, #12]
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	429a      	cmp	r2, r3
 8002172:	d207      	bcs.n	8002184 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	685a      	ldr	r2, [r3, #4]
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217c:	425b      	negs	r3, r3
 800217e:	441a      	add	r2, r3
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2b02      	cmp	r3, #2
 8002188:	d105      	bne.n	8002196 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800218a:	693b      	ldr	r3, [r7, #16]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d002      	beq.n	8002196 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002190:	693b      	ldr	r3, [r7, #16]
 8002192:	3b01      	subs	r3, #1
 8002194:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	1c5a      	adds	r2, r3, #1
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800219e:	697b      	ldr	r3, [r7, #20]
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	3718      	adds	r7, #24
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}

080021a8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
 80021b0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d018      	beq.n	80021ec <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	68da      	ldr	r2, [r3, #12]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c2:	441a      	add	r2, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	68da      	ldr	r2, [r3, #12]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	429a      	cmp	r2, r3
 80021d2:	d303      	bcc.n	80021dc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	68d9      	ldr	r1, [r3, #12]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e4:	461a      	mov	r2, r3
 80021e6:	6838      	ldr	r0, [r7, #0]
 80021e8:	f003 fc14 	bl	8005a14 <memcpy>
	}
}
 80021ec:	bf00      	nop
 80021ee:	3708      	adds	r7, #8
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}

080021f4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b084      	sub	sp, #16
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80021fc:	f7fe ff0c 	bl	8001018 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002206:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002208:	e01f      	b.n	800224a <prvUnlockQueue+0x56>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800220e:	2b00      	cmp	r3, #0
 8002210:	d009      	beq.n	8002226 <prvUnlockQueue+0x32>
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
 8002212:	2100      	movs	r1, #0
 8002214:	6878      	ldr	r0, [r7, #4]
 8002216:	f000 f8df 	bl	80023d8 <prvNotifyQueueSetContainer>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d010      	beq.n	8002242 <prvUnlockQueue+0x4e>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
 8002220:	f000 ff1a 	bl	8003058 <vTaskMissedYield>
 8002224:	e00d      	b.n	8002242 <prvUnlockQueue+0x4e>
				else
				{
					/* Tasks that are removed from the event list will get
					added to the pending ready list as the scheduler is still
					suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800222a:	2b00      	cmp	r3, #0
 800222c:	d012      	beq.n	8002254 <prvUnlockQueue+0x60>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	3324      	adds	r3, #36	; 0x24
 8002232:	4618      	mov	r0, r3
 8002234:	f000 fe2e 	bl	8002e94 <xTaskRemoveFromEventList>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d001      	beq.n	8002242 <prvUnlockQueue+0x4e>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
 800223e:	f000 ff0b 	bl	8003058 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002242:	7bfb      	ldrb	r3, [r7, #15]
 8002244:	3b01      	subs	r3, #1
 8002246:	b2db      	uxtb	r3, r3
 8002248:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800224a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800224e:	2b00      	cmp	r3, #0
 8002250:	dcdb      	bgt.n	800220a <prvUnlockQueue+0x16>
 8002252:	e000      	b.n	8002256 <prvUnlockQueue+0x62>
						break;
 8002254:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	22ff      	movs	r2, #255	; 0xff
 800225a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800225e:	f7fe ff07 	bl	8001070 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002262:	f7fe fed9 	bl	8001018 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800226c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800226e:	e011      	b.n	8002294 <prvUnlockQueue+0xa0>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	691b      	ldr	r3, [r3, #16]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d012      	beq.n	800229e <prvUnlockQueue+0xaa>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	3310      	adds	r3, #16
 800227c:	4618      	mov	r0, r3
 800227e:	f000 fe09 	bl	8002e94 <xTaskRemoveFromEventList>
 8002282:	4603      	mov	r3, r0
 8002284:	2b00      	cmp	r3, #0
 8002286:	d001      	beq.n	800228c <prvUnlockQueue+0x98>
				{
					vTaskMissedYield();
 8002288:	f000 fee6 	bl	8003058 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800228c:	7bbb      	ldrb	r3, [r7, #14]
 800228e:	3b01      	subs	r3, #1
 8002290:	b2db      	uxtb	r3, r3
 8002292:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002294:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002298:	2b00      	cmp	r3, #0
 800229a:	dce9      	bgt.n	8002270 <prvUnlockQueue+0x7c>
 800229c:	e000      	b.n	80022a0 <prvUnlockQueue+0xac>
			}
			else
			{
				break;
 800229e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	22ff      	movs	r2, #255	; 0xff
 80022a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80022a8:	f7fe fee2 	bl	8001070 <vPortExitCritical>
}
 80022ac:	bf00      	nop
 80022ae:	3710      	adds	r7, #16
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}

080022b4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b084      	sub	sp, #16
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80022bc:	f7fe feac 	bl	8001018 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d102      	bne.n	80022ce <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80022c8:	2301      	movs	r3, #1
 80022ca:	60fb      	str	r3, [r7, #12]
 80022cc:	e001      	b.n	80022d2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80022ce:	2300      	movs	r3, #0
 80022d0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80022d2:	f7fe fecd 	bl	8001070 <vPortExitCritical>

	return xReturn;
 80022d6:	68fb      	ldr	r3, [r7, #12]
}
 80022d8:	4618      	mov	r0, r3
 80022da:	3710      	adds	r7, #16
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}

080022e0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b084      	sub	sp, #16
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80022e8:	f7fe fe96 	bl	8001018 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d102      	bne.n	80022fe <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80022f8:	2301      	movs	r3, #1
 80022fa:	60fb      	str	r3, [r7, #12]
 80022fc:	e001      	b.n	8002302 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80022fe:	2300      	movs	r3, #0
 8002300:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002302:	f7fe feb5 	bl	8001070 <vPortExitCritical>

	return xReturn;
 8002306:	68fb      	ldr	r3, [r7, #12]
}
 8002308:	4618      	mov	r0, r3
 800230a:	3710      	adds	r7, #16
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}

08002310 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
 8002318:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800231a:	2300      	movs	r3, #0
 800231c:	60fb      	str	r3, [r7, #12]
 800231e:	e01e      	b.n	800235e <vQueueAddToRegistry+0x4e>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002320:	4a12      	ldr	r2, [pc, #72]	; (800236c <vQueueAddToRegistry+0x5c>)
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d115      	bne.n	8002358 <vQueueAddToRegistry+0x48>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800232c:	490f      	ldr	r1, [pc, #60]	; (800236c <vQueueAddToRegistry+0x5c>)
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	683a      	ldr	r2, [r7, #0]
 8002332:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002336:	4a0d      	ldr	r2, [pc, #52]	; (800236c <vQueueAddToRegistry+0x5c>)
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	00db      	lsls	r3, r3, #3
 800233c:	4413      	add	r3, r2
 800233e:	687a      	ldr	r2, [r7, #4]
 8002340:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8002342:	6839      	ldr	r1, [r7, #0]
 8002344:	6878      	ldr	r0, [r7, #4]
 8002346:	f002 ff59 	bl	80051fc <prvTraceSaveSymbol>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	683a      	ldr	r2, [r7, #0]
 800234e:	2103      	movs	r1, #3
 8002350:	2001      	movs	r0, #1
 8002352:	f002 fe39 	bl	8004fc8 <prvTraceStoreStringEvent>
				break;
 8002356:	e005      	b.n	8002364 <vQueueAddToRegistry+0x54>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	3301      	adds	r3, #1
 800235c:	60fb      	str	r3, [r7, #12]
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	2b07      	cmp	r3, #7
 8002362:	d9dd      	bls.n	8002320 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002364:	bf00      	nop
 8002366:	3710      	adds	r7, #16
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}
 800236c:	20005b30 	.word	0x20005b30

08002370 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002370:	b580      	push	{r7, lr}
 8002372:	b086      	sub	sp, #24
 8002374:	af00      	add	r7, sp, #0
 8002376:	60f8      	str	r0, [r7, #12]
 8002378:	60b9      	str	r1, [r7, #8]
 800237a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002380:	f7fe fe4a 	bl	8001018 <vPortEnterCritical>
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800238a:	b25b      	sxtb	r3, r3
 800238c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002390:	d103      	bne.n	800239a <vQueueWaitForMessageRestricted+0x2a>
 8002392:	697b      	ldr	r3, [r7, #20]
 8002394:	2200      	movs	r2, #0
 8002396:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80023a0:	b25b      	sxtb	r3, r3
 80023a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80023a6:	d103      	bne.n	80023b0 <vQueueWaitForMessageRestricted+0x40>
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	2200      	movs	r2, #0
 80023ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80023b0:	f7fe fe5e 	bl	8001070 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d106      	bne.n	80023ca <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	3324      	adds	r3, #36	; 0x24
 80023c0:	687a      	ldr	r2, [r7, #4]
 80023c2:	68b9      	ldr	r1, [r7, #8]
 80023c4:	4618      	mov	r0, r3
 80023c6:	f000 fd31 	bl	8002e2c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80023ca:	6978      	ldr	r0, [r7, #20]
 80023cc:	f7ff ff12 	bl	80021f4 <prvUnlockQueue>
	}
 80023d0:	bf00      	nop
 80023d2:	3718      	adds	r7, #24
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}

080023d8 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b086      	sub	sp, #24
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
 80023e0:	6039      	str	r1, [r7, #0]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023e6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80023e8:	2300      	movs	r3, #0
 80023ea:	617b      	str	r3, [r7, #20]

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
 80023ec:	693b      	ldr	r3, [r7, #16]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d105      	bne.n	80023fe <prvNotifyQueueSetContainer+0x26>
 80023f2:	f640 12ce 	movw	r2, #2510	; 0x9ce
 80023f6:	4938      	ldr	r1, [pc, #224]	; (80024d8 <prvNotifyQueueSetContainer+0x100>)
 80023f8:	4838      	ldr	r0, [pc, #224]	; (80024dc <prvNotifyQueueSetContainer+0x104>)
 80023fa:	f003 fb1f 	bl	8005a3c <iprintf>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002402:	693b      	ldr	r3, [r7, #16]
 8002404:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002406:	429a      	cmp	r2, r3
 8002408:	d305      	bcc.n	8002416 <prvNotifyQueueSetContainer+0x3e>
 800240a:	f640 12cf 	movw	r2, #2511	; 0x9cf
 800240e:	4932      	ldr	r1, [pc, #200]	; (80024d8 <prvNotifyQueueSetContainer+0x100>)
 8002410:	4832      	ldr	r0, [pc, #200]	; (80024dc <prvNotifyQueueSetContainer+0x104>)
 8002412:	f003 fb13 	bl	8005a3c <iprintf>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800241a:	693b      	ldr	r3, [r7, #16]
 800241c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800241e:	429a      	cmp	r2, r3
 8002420:	d255      	bcs.n	80024ce <prvNotifyQueueSetContainer+0xf6>
		{
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002428:	73fb      	strb	r3, [r7, #15]

			traceQUEUE_SEND( pxQueueSetContainer );
 800242a:	693b      	ldr	r3, [r7, #16]
 800242c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002430:	2b04      	cmp	r3, #4
 8002432:	d82a      	bhi.n	800248a <prvNotifyQueueSetContainer+0xb2>
 8002434:	a201      	add	r2, pc, #4	; (adr r2, 800243c <prvNotifyQueueSetContainer+0x64>)
 8002436:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800243a:	bf00      	nop
 800243c:	08002451 	.word	0x08002451
 8002440:	0800247f 	.word	0x0800247f
 8002444:	0800246d 	.word	0x0800246d
 8002448:	0800246d 	.word	0x0800246d
 800244c:	0800247f 	.word	0x0800247f
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d101      	bne.n	800245a <prvNotifyQueueSetContainer+0x82>
 8002456:	2050      	movs	r0, #80	; 0x50
 8002458:	e000      	b.n	800245c <prvNotifyQueueSetContainer+0x84>
 800245a:	20c0      	movs	r0, #192	; 0xc0
 800245c:	6939      	ldr	r1, [r7, #16]
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002462:	3301      	adds	r3, #1
 8002464:	461a      	mov	r2, r3
 8002466:	f002 fc9d 	bl	8004da4 <prvTraceStoreEvent2>
 800246a:	e00d      	b.n	8002488 <prvNotifyQueueSetContainer+0xb0>
 800246c:	6939      	ldr	r1, [r7, #16]
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002472:	3301      	adds	r3, #1
 8002474:	461a      	mov	r2, r3
 8002476:	2051      	movs	r0, #81	; 0x51
 8002478:	f002 fc94 	bl	8004da4 <prvTraceStoreEvent2>
 800247c:	e004      	b.n	8002488 <prvNotifyQueueSetContainer+0xb0>
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	4619      	mov	r1, r3
 8002482:	2052      	movs	r0, #82	; 0x52
 8002484:	f002 fc42 	bl	8004d0c <prvTraceStoreEvent1>
 8002488:	bf00      	nop

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
 800248a:	1d3b      	adds	r3, r7, #4
 800248c:	683a      	ldr	r2, [r7, #0]
 800248e:	4619      	mov	r1, r3
 8002490:	6938      	ldr	r0, [r7, #16]
 8002492:	f7ff fe1f 	bl	80020d4 <prvCopyDataToQueue>
 8002496:	6178      	str	r0, [r7, #20]

			if( cTxLock == queueUNLOCKED )
 8002498:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800249c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80024a0:	d10e      	bne.n	80024c0 <prvNotifyQueueSetContainer+0xe8>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
 80024a2:	693b      	ldr	r3, [r7, #16]
 80024a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d011      	beq.n	80024ce <prvNotifyQueueSetContainer+0xf6>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	3324      	adds	r3, #36	; 0x24
 80024ae:	4618      	mov	r0, r3
 80024b0:	f000 fcf0 	bl	8002e94 <xTaskRemoveFromEventList>
 80024b4:	4603      	mov	r3, r0
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d009      	beq.n	80024ce <prvNotifyQueueSetContainer+0xf6>
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
 80024ba:	2301      	movs	r3, #1
 80024bc:	617b      	str	r3, [r7, #20]
 80024be:	e006      	b.n	80024ce <prvNotifyQueueSetContainer+0xf6>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80024c0:	7bfb      	ldrb	r3, [r7, #15]
 80024c2:	3301      	adds	r3, #1
 80024c4:	b2db      	uxtb	r3, r3
 80024c6:	b25a      	sxtb	r2, r3
 80024c8:	693b      	ldr	r3, [r7, #16]
 80024ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80024ce:	697b      	ldr	r3, [r7, #20]
	}
 80024d0:	4618      	mov	r0, r3
 80024d2:	3718      	adds	r7, #24
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	080069fc 	.word	0x080069fc
 80024dc:	08006a10 	.word	0x08006a10

080024e0 <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b08c      	sub	sp, #48	; 0x30
 80024e4:	af04      	add	r7, sp, #16
 80024e6:	60f8      	str	r0, [r7, #12]
 80024e8:	60b9      	str	r1, [r7, #8]
 80024ea:	603b      	str	r3, [r7, #0]
 80024ec:	4613      	mov	r3, r2
 80024ee:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80024f0:	88fb      	ldrh	r3, [r7, #6]
 80024f2:	009b      	lsls	r3, r3, #2
 80024f4:	4618      	mov	r0, r3
 80024f6:	f7fe fe95 	bl	8001224 <pvPortMalloc>
 80024fa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d00e      	beq.n	8002520 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8002502:	205c      	movs	r0, #92	; 0x5c
 8002504:	f7fe fe8e 	bl	8001224 <pvPortMalloc>
 8002508:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800250a:	69fb      	ldr	r3, [r7, #28]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d003      	beq.n	8002518 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	697a      	ldr	r2, [r7, #20]
 8002514:	631a      	str	r2, [r3, #48]	; 0x30
 8002516:	e005      	b.n	8002524 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002518:	6978      	ldr	r0, [r7, #20]
 800251a:	f7fe ff41 	bl	80013a0 <vPortFree>
 800251e:	e001      	b.n	8002524 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002520:	2300      	movs	r3, #0
 8002522:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002524:	69fb      	ldr	r3, [r7, #28]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d013      	beq.n	8002552 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800252a:	88fa      	ldrh	r2, [r7, #6]
 800252c:	2300      	movs	r3, #0
 800252e:	9303      	str	r3, [sp, #12]
 8002530:	69fb      	ldr	r3, [r7, #28]
 8002532:	9302      	str	r3, [sp, #8]
 8002534:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002536:	9301      	str	r3, [sp, #4]
 8002538:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800253a:	9300      	str	r3, [sp, #0]
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	68b9      	ldr	r1, [r7, #8]
 8002540:	68f8      	ldr	r0, [r7, #12]
 8002542:	f000 f80f 	bl	8002564 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002546:	69f8      	ldr	r0, [r7, #28]
 8002548:	f000 f892 	bl	8002670 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800254c:	2301      	movs	r3, #1
 800254e:	61bb      	str	r3, [r7, #24]
 8002550:	e002      	b.n	8002558 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002552:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002556:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002558:	69bb      	ldr	r3, [r7, #24]
	}
 800255a:	4618      	mov	r0, r3
 800255c:	3720      	adds	r7, #32
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
	...

08002564 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b086      	sub	sp, #24
 8002568:	af00      	add	r7, sp, #0
 800256a:	60f8      	str	r0, [r7, #12]
 800256c:	60b9      	str	r1, [r7, #8]
 800256e:	607a      	str	r2, [r7, #4]
 8002570:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002572:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002574:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	009b      	lsls	r3, r3, #2
 800257a:	461a      	mov	r2, r3
 800257c:	21a5      	movs	r1, #165	; 0xa5
 800257e:	f003 fa54 	bl	8005a2a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8002582:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002584:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800258c:	3b01      	subs	r3, #1
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	4413      	add	r3, r2
 8002592:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	f023 0307 	bic.w	r3, r3, #7
 800259a:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800259c:	693b      	ldr	r3, [r7, #16]
 800259e:	f003 0307 	and.w	r3, r3, #7
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d005      	beq.n	80025b2 <prvInitialiseNewTask+0x4e>
 80025a6:	f240 322b 	movw	r2, #811	; 0x32b
 80025aa:	492f      	ldr	r1, [pc, #188]	; (8002668 <prvInitialiseNewTask+0x104>)
 80025ac:	482f      	ldr	r0, [pc, #188]	; (800266c <prvInitialiseNewTask+0x108>)
 80025ae:	f003 fa45 	bl	8005a3c <iprintf>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80025b2:	2300      	movs	r3, #0
 80025b4:	617b      	str	r3, [r7, #20]
 80025b6:	e012      	b.n	80025de <prvInitialiseNewTask+0x7a>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80025b8:	68ba      	ldr	r2, [r7, #8]
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	4413      	add	r3, r2
 80025be:	7819      	ldrb	r1, [r3, #0]
 80025c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	4413      	add	r3, r2
 80025c6:	3334      	adds	r3, #52	; 0x34
 80025c8:	460a      	mov	r2, r1
 80025ca:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80025cc:	68ba      	ldr	r2, [r7, #8]
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	4413      	add	r3, r2
 80025d2:	781b      	ldrb	r3, [r3, #0]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d006      	beq.n	80025e6 <prvInitialiseNewTask+0x82>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	3301      	adds	r3, #1
 80025dc:	617b      	str	r3, [r7, #20]
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	2b0f      	cmp	r3, #15
 80025e2:	d9e9      	bls.n	80025b8 <prvInitialiseNewTask+0x54>
 80025e4:	e000      	b.n	80025e8 <prvInitialiseNewTask+0x84>
		{
			break;
 80025e6:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80025e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025ea:	2200      	movs	r2, #0
 80025ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80025f0:	6a3b      	ldr	r3, [r7, #32]
 80025f2:	2b1f      	cmp	r3, #31
 80025f4:	d901      	bls.n	80025fa <prvInitialiseNewTask+0x96>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80025f6:	231f      	movs	r3, #31
 80025f8:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80025fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025fc:	6a3a      	ldr	r2, [r7, #32]
 80025fe:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002602:	6a3a      	ldr	r2, [r7, #32]
 8002604:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8002606:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002608:	2200      	movs	r2, #0
 800260a:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800260c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800260e:	3304      	adds	r3, #4
 8002610:	4618      	mov	r0, r3
 8002612:	f7fe fb6c 	bl	8000cee <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002618:	3318      	adds	r3, #24
 800261a:	4618      	mov	r0, r3
 800261c:	f7fe fb67 	bl	8000cee <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002622:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002624:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002626:	6a3b      	ldr	r3, [r7, #32]
 8002628:	f1c3 0220 	rsb	r2, r3, #32
 800262c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800262e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002632:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002634:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002636:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002638:	2200      	movs	r2, #0
 800263a:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800263c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800263e:	2200      	movs	r2, #0
 8002640:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002644:	683a      	ldr	r2, [r7, #0]
 8002646:	68f9      	ldr	r1, [r7, #12]
 8002648:	6938      	ldr	r0, [r7, #16]
 800264a:	f7fe fbe5 	bl	8000e18 <pxPortInitialiseStack>
 800264e:	4602      	mov	r2, r0
 8002650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002652:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8002654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002656:	2b00      	cmp	r3, #0
 8002658:	d002      	beq.n	8002660 <prvInitialiseNewTask+0xfc>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800265a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800265c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800265e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002660:	bf00      	nop
 8002662:	3718      	adds	r7, #24
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}
 8002668:	08006a20 	.word	0x08006a20
 800266c:	08006a34 	.word	0x08006a34

08002670 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b082      	sub	sp, #8
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002678:	f7fe fcce 	bl	8001018 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800267c:	4b3e      	ldr	r3, [pc, #248]	; (8002778 <prvAddNewTaskToReadyList+0x108>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	3301      	adds	r3, #1
 8002682:	4a3d      	ldr	r2, [pc, #244]	; (8002778 <prvAddNewTaskToReadyList+0x108>)
 8002684:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002686:	4b3d      	ldr	r3, [pc, #244]	; (800277c <prvAddNewTaskToReadyList+0x10c>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d109      	bne.n	80026a2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800268e:	4a3b      	ldr	r2, [pc, #236]	; (800277c <prvAddNewTaskToReadyList+0x10c>)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002694:	4b38      	ldr	r3, [pc, #224]	; (8002778 <prvAddNewTaskToReadyList+0x108>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	2b01      	cmp	r3, #1
 800269a:	d110      	bne.n	80026be <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800269c:	f000 fd00 	bl	80030a0 <prvInitialiseTaskLists>
 80026a0:	e00d      	b.n	80026be <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80026a2:	4b37      	ldr	r3, [pc, #220]	; (8002780 <prvAddNewTaskToReadyList+0x110>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d109      	bne.n	80026be <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80026aa:	4b34      	ldr	r3, [pc, #208]	; (800277c <prvAddNewTaskToReadyList+0x10c>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026b4:	429a      	cmp	r2, r3
 80026b6:	d802      	bhi.n	80026be <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80026b8:	4a30      	ldr	r2, [pc, #192]	; (800277c <prvAddNewTaskToReadyList+0x10c>)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80026be:	4b31      	ldr	r3, [pc, #196]	; (8002784 <prvAddNewTaskToReadyList+0x114>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	3301      	adds	r3, #1
 80026c4:	4a2f      	ldr	r2, [pc, #188]	; (8002784 <prvAddNewTaskToReadyList+0x114>)
 80026c6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80026c8:	4b2e      	ldr	r3, [pc, #184]	; (8002784 <prvAddNewTaskToReadyList+0x114>)
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d01a      	beq.n	800270c <prvAddNewTaskToReadyList+0x9c>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	3334      	adds	r3, #52	; 0x34
 80026da:	4619      	mov	r1, r3
 80026dc:	6878      	ldr	r0, [r7, #4]
 80026de:	f002 fd8d 	bl	80051fc <prvTraceSaveSymbol>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026e6:	4619      	mov	r1, r3
 80026e8:	6878      	ldr	r0, [r7, #4]
 80026ea:	f002 fe79 	bl	80053e0 <prvTraceSaveObjectData>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2103      	movs	r1, #3
 80026f8:	2001      	movs	r0, #1
 80026fa:	f002 fc65 	bl	8004fc8 <prvTraceStoreStringEvent>
 80026fe:	6879      	ldr	r1, [r7, #4]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002704:	461a      	mov	r2, r3
 8002706:	2010      	movs	r0, #16
 8002708:	f002 fb4c 	bl	8004da4 <prvTraceStoreEvent2>

		prvAddTaskToReadyList( pxNewTCB );
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	4619      	mov	r1, r3
 8002710:	2030      	movs	r0, #48	; 0x30
 8002712:	f002 fafb 	bl	8004d0c <prvTraceStoreEvent1>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800271a:	2201      	movs	r2, #1
 800271c:	409a      	lsls	r2, r3
 800271e:	4b1a      	ldr	r3, [pc, #104]	; (8002788 <prvAddNewTaskToReadyList+0x118>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4313      	orrs	r3, r2
 8002724:	4a18      	ldr	r2, [pc, #96]	; (8002788 <prvAddNewTaskToReadyList+0x118>)
 8002726:	6013      	str	r3, [r2, #0]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800272c:	4613      	mov	r3, r2
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	4413      	add	r3, r2
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	4a15      	ldr	r2, [pc, #84]	; (800278c <prvAddNewTaskToReadyList+0x11c>)
 8002736:	441a      	add	r2, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	3304      	adds	r3, #4
 800273c:	4619      	mov	r1, r3
 800273e:	4610      	mov	r0, r2
 8002740:	f7fe fae2 	bl	8000d08 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002744:	f7fe fc94 	bl	8001070 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002748:	4b0d      	ldr	r3, [pc, #52]	; (8002780 <prvAddNewTaskToReadyList+0x110>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d00e      	beq.n	800276e <prvAddNewTaskToReadyList+0xfe>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002750:	4b0a      	ldr	r3, [pc, #40]	; (800277c <prvAddNewTaskToReadyList+0x10c>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800275a:	429a      	cmp	r2, r3
 800275c:	d207      	bcs.n	800276e <prvAddNewTaskToReadyList+0xfe>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800275e:	4b0c      	ldr	r3, [pc, #48]	; (8002790 <prvAddNewTaskToReadyList+0x120>)
 8002760:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002764:	601a      	str	r2, [r3, #0]
 8002766:	f3bf 8f4f 	dsb	sy
 800276a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800276e:	bf00      	nop
 8002770:	3708      	adds	r7, #8
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	200053b8 	.word	0x200053b8
 800277c:	200050c4 	.word	0x200050c4
 8002780:	200053c4 	.word	0x200053c4
 8002784:	200053d4 	.word	0x200053d4
 8002788:	200053c0 	.word	0x200053c0
 800278c:	200050c8 	.word	0x200050c8
 8002790:	e000ed04 	.word	0xe000ed04

08002794 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8002794:	b580      	push	{r7, lr}
 8002796:	b084      	sub	sp, #16
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800279c:	f7fe fc3c 	bl	8001018 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d102      	bne.n	80027ac <vTaskDelete+0x18>
 80027a6:	4b3f      	ldr	r3, [pc, #252]	; (80028a4 <vTaskDelete+0x110>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	e000      	b.n	80027ae <vTaskDelete+0x1a>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	3304      	adds	r3, #4
 80027b4:	4618      	mov	r0, r3
 80027b6:	f7fe fb04 	bl	8000dc2 <uxListRemove>
 80027ba:	4603      	mov	r3, r0
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d115      	bne.n	80027ec <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027c4:	4938      	ldr	r1, [pc, #224]	; (80028a8 <vTaskDelete+0x114>)
 80027c6:	4613      	mov	r3, r2
 80027c8:	009b      	lsls	r3, r3, #2
 80027ca:	4413      	add	r3, r2
 80027cc:	009b      	lsls	r3, r3, #2
 80027ce:	440b      	add	r3, r1
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d10a      	bne.n	80027ec <vTaskDelete+0x58>
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027da:	2201      	movs	r2, #1
 80027dc:	fa02 f303 	lsl.w	r3, r2, r3
 80027e0:	43da      	mvns	r2, r3
 80027e2:	4b32      	ldr	r3, [pc, #200]	; (80028ac <vTaskDelete+0x118>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4013      	ands	r3, r2
 80027e8:	4a30      	ldr	r2, [pc, #192]	; (80028ac <vTaskDelete+0x118>)
 80027ea:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d004      	beq.n	80027fe <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	3318      	adds	r3, #24
 80027f8:	4618      	mov	r0, r3
 80027fa:	f7fe fae2 	bl	8000dc2 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 80027fe:	4b2c      	ldr	r3, [pc, #176]	; (80028b0 <vTaskDelete+0x11c>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	3301      	adds	r3, #1
 8002804:	4a2a      	ldr	r2, [pc, #168]	; (80028b0 <vTaskDelete+0x11c>)
 8002806:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8002808:	4b26      	ldr	r3, [pc, #152]	; (80028a4 <vTaskDelete+0x110>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	68fa      	ldr	r2, [r7, #12]
 800280e:	429a      	cmp	r2, r3
 8002810:	d10b      	bne.n	800282a <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	3304      	adds	r3, #4
 8002816:	4619      	mov	r1, r3
 8002818:	4826      	ldr	r0, [pc, #152]	; (80028b4 <vTaskDelete+0x120>)
 800281a:	f7fe fa75 	bl	8000d08 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800281e:	4b26      	ldr	r3, [pc, #152]	; (80028b8 <vTaskDelete+0x124>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	3301      	adds	r3, #1
 8002824:	4a24      	ldr	r2, [pc, #144]	; (80028b8 <vTaskDelete+0x124>)
 8002826:	6013      	str	r3, [r2, #0]
 8002828:	e009      	b.n	800283e <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800282a:	4b24      	ldr	r3, [pc, #144]	; (80028bc <vTaskDelete+0x128>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	3b01      	subs	r3, #1
 8002830:	4a22      	ldr	r2, [pc, #136]	; (80028bc <vTaskDelete+0x128>)
 8002832:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 8002834:	68f8      	ldr	r0, [r7, #12]
 8002836:	f000 fcaf 	bl	8003198 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800283a:	f000 fcbd 	bl	80031b8 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
 800283e:	68f9      	ldr	r1, [r7, #12]
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d002      	beq.n	800284c <vTaskDelete+0xb8>
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800284a:	e000      	b.n	800284e <vTaskDelete+0xba>
 800284c:	2300      	movs	r3, #0
 800284e:	461a      	mov	r2, r3
 8002850:	2020      	movs	r0, #32
 8002852:	f002 faa7 	bl	8004da4 <prvTraceStoreEvent2>
 8002856:	68f8      	ldr	r0, [r7, #12]
 8002858:	f002 fd5c 	bl	8005314 <prvTraceDeleteSymbol>
 800285c:	68f8      	ldr	r0, [r7, #12]
 800285e:	f002 fe1d 	bl	800549c <prvTraceDeleteObjectData>
		}
		taskEXIT_CRITICAL();
 8002862:	f7fe fc05 	bl	8001070 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8002866:	4b16      	ldr	r3, [pc, #88]	; (80028c0 <vTaskDelete+0x12c>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d016      	beq.n	800289c <vTaskDelete+0x108>
		{
			if( pxTCB == pxCurrentTCB )
 800286e:	4b0d      	ldr	r3, [pc, #52]	; (80028a4 <vTaskDelete+0x110>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	68fa      	ldr	r2, [r7, #12]
 8002874:	429a      	cmp	r2, r3
 8002876:	d111      	bne.n	800289c <vTaskDelete+0x108>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8002878:	4b12      	ldr	r3, [pc, #72]	; (80028c4 <vTaskDelete+0x130>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d005      	beq.n	800288c <vTaskDelete+0xf8>
 8002880:	f240 4265 	movw	r2, #1125	; 0x465
 8002884:	4910      	ldr	r1, [pc, #64]	; (80028c8 <vTaskDelete+0x134>)
 8002886:	4811      	ldr	r0, [pc, #68]	; (80028cc <vTaskDelete+0x138>)
 8002888:	f003 f8d8 	bl	8005a3c <iprintf>
				portYIELD_WITHIN_API();
 800288c:	4b10      	ldr	r3, [pc, #64]	; (80028d0 <vTaskDelete+0x13c>)
 800288e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002892:	601a      	str	r2, [r3, #0]
 8002894:	f3bf 8f4f 	dsb	sy
 8002898:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800289c:	bf00      	nop
 800289e:	3710      	adds	r7, #16
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	200050c4 	.word	0x200050c4
 80028a8:	200050c8 	.word	0x200050c8
 80028ac:	200053c0 	.word	0x200053c0
 80028b0:	200053d4 	.word	0x200053d4
 80028b4:	2000538c 	.word	0x2000538c
 80028b8:	200053a0 	.word	0x200053a0
 80028bc:	200053b8 	.word	0x200053b8
 80028c0:	200053c4 	.word	0x200053c4
 80028c4:	200053e0 	.word	0x200053e0
 80028c8:	08006a20 	.word	0x08006a20
 80028cc:	08006a34 	.word	0x08006a34
 80028d0:	e000ed04 	.word	0xe000ed04

080028d4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80028dc:	2300      	movs	r3, #0
 80028de:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d016      	beq.n	8002914 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80028e6:	4b13      	ldr	r3, [pc, #76]	; (8002934 <vTaskDelay+0x60>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d005      	beq.n	80028fa <vTaskDelay+0x26>
 80028ee:	f240 42cf 	movw	r2, #1231	; 0x4cf
 80028f2:	4911      	ldr	r1, [pc, #68]	; (8002938 <vTaskDelay+0x64>)
 80028f4:	4811      	ldr	r0, [pc, #68]	; (800293c <vTaskDelay+0x68>)
 80028f6:	f003 f8a1 	bl	8005a3c <iprintf>
			vTaskSuspendAll();
 80028fa:	f000 f86f 	bl	80029dc <vTaskSuspendAll>
			{
				traceTASK_DELAY();
 80028fe:	6879      	ldr	r1, [r7, #4]
 8002900:	207a      	movs	r0, #122	; 0x7a
 8002902:	f002 fa03 	bl	8004d0c <prvTraceStoreEvent1>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002906:	2100      	movs	r1, #0
 8002908:	6878      	ldr	r0, [r7, #4]
 800290a:	f000 fdcd 	bl	80034a8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800290e:	f000 f873 	bl	80029f8 <xTaskResumeAll>
 8002912:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d107      	bne.n	800292a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800291a:	4b09      	ldr	r3, [pc, #36]	; (8002940 <vTaskDelay+0x6c>)
 800291c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002920:	601a      	str	r2, [r3, #0]
 8002922:	f3bf 8f4f 	dsb	sy
 8002926:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800292a:	bf00      	nop
 800292c:	3710      	adds	r7, #16
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	200053e0 	.word	0x200053e0
 8002938:	08006a20 	.word	0x08006a20
 800293c:	08006a34 	.word	0x08006a34
 8002940:	e000ed04 	.word	0xe000ed04

08002944 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800294a:	4b1c      	ldr	r3, [pc, #112]	; (80029bc <vTaskStartScheduler+0x78>)
 800294c:	9301      	str	r3, [sp, #4]
 800294e:	2300      	movs	r3, #0
 8002950:	9300      	str	r3, [sp, #0]
 8002952:	2300      	movs	r3, #0
 8002954:	2282      	movs	r2, #130	; 0x82
 8002956:	491a      	ldr	r1, [pc, #104]	; (80029c0 <vTaskStartScheduler+0x7c>)
 8002958:	481a      	ldr	r0, [pc, #104]	; (80029c4 <vTaskStartScheduler+0x80>)
 800295a:	f7ff fdc1 	bl	80024e0 <xTaskCreate>
 800295e:	6078      	str	r0, [r7, #4]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2b01      	cmp	r3, #1
 8002964:	d102      	bne.n	800296c <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 8002966:	f000 fe05 	bl	8003574 <xTimerCreateTimerTask>
 800296a:	6078      	str	r0, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2b01      	cmp	r3, #1
 8002970:	d115      	bne.n	800299e <vTaskStartScheduler+0x5a>
	__asm volatile
 8002972:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002976:	f383 8811 	msr	BASEPRI, r3
 800297a:	f3bf 8f6f 	isb	sy
 800297e:	f3bf 8f4f 	dsb	sy
 8002982:	603b      	str	r3, [r7, #0]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002984:	4b10      	ldr	r3, [pc, #64]	; (80029c8 <vTaskStartScheduler+0x84>)
 8002986:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800298a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800298c:	4b0f      	ldr	r3, [pc, #60]	; (80029cc <vTaskStartScheduler+0x88>)
 800298e:	2201      	movs	r2, #1
 8002990:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8002992:	4b0f      	ldr	r3, [pc, #60]	; (80029d0 <vTaskStartScheduler+0x8c>)
 8002994:	2200      	movs	r2, #0
 8002996:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002998:	f7fe fab6 	bl	8000f08 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800299c:	e009      	b.n	80029b2 <vTaskStartScheduler+0x6e>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80029a4:	d105      	bne.n	80029b2 <vTaskStartScheduler+0x6e>
 80029a6:	f240 7284 	movw	r2, #1924	; 0x784
 80029aa:	490a      	ldr	r1, [pc, #40]	; (80029d4 <vTaskStartScheduler+0x90>)
 80029ac:	480a      	ldr	r0, [pc, #40]	; (80029d8 <vTaskStartScheduler+0x94>)
 80029ae:	f003 f845 	bl	8005a3c <iprintf>
}
 80029b2:	bf00      	nop
 80029b4:	3708      	adds	r7, #8
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	bf00      	nop
 80029bc:	200053dc 	.word	0x200053dc
 80029c0:	08006a44 	.word	0x08006a44
 80029c4:	08003071 	.word	0x08003071
 80029c8:	200053d8 	.word	0x200053d8
 80029cc:	200053c4 	.word	0x200053c4
 80029d0:	200053bc 	.word	0x200053bc
 80029d4:	08006a20 	.word	0x08006a20
 80029d8:	08006a34 	.word	0x08006a34

080029dc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80029dc:	b480      	push	{r7}
 80029de:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80029e0:	4b04      	ldr	r3, [pc, #16]	; (80029f4 <vTaskSuspendAll+0x18>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	3301      	adds	r3, #1
 80029e6:	4a03      	ldr	r2, [pc, #12]	; (80029f4 <vTaskSuspendAll+0x18>)
 80029e8:	6013      	str	r3, [r2, #0]
}
 80029ea:	bf00      	nop
 80029ec:	46bd      	mov	sp, r7
 80029ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f2:	4770      	bx	lr
 80029f4:	200053e0 	.word	0x200053e0

080029f8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b084      	sub	sp, #16
 80029fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80029fe:	2300      	movs	r3, #0
 8002a00:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002a02:	2300      	movs	r3, #0
 8002a04:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002a06:	4b41      	ldr	r3, [pc, #260]	; (8002b0c <xTaskResumeAll+0x114>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d105      	bne.n	8002a1a <xTaskResumeAll+0x22>
 8002a0e:	f44f 62fd 	mov.w	r2, #2024	; 0x7e8
 8002a12:	493f      	ldr	r1, [pc, #252]	; (8002b10 <xTaskResumeAll+0x118>)
 8002a14:	483f      	ldr	r0, [pc, #252]	; (8002b14 <xTaskResumeAll+0x11c>)
 8002a16:	f003 f811 	bl	8005a3c <iprintf>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002a1a:	f7fe fafd 	bl	8001018 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002a1e:	4b3b      	ldr	r3, [pc, #236]	; (8002b0c <xTaskResumeAll+0x114>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	3b01      	subs	r3, #1
 8002a24:	4a39      	ldr	r2, [pc, #228]	; (8002b0c <xTaskResumeAll+0x114>)
 8002a26:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002a28:	4b38      	ldr	r3, [pc, #224]	; (8002b0c <xTaskResumeAll+0x114>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d166      	bne.n	8002afe <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002a30:	4b39      	ldr	r3, [pc, #228]	; (8002b18 <xTaskResumeAll+0x120>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d062      	beq.n	8002afe <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002a38:	e033      	b.n	8002aa2 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8002a3a:	4b38      	ldr	r3, [pc, #224]	; (8002b1c <xTaskResumeAll+0x124>)
 8002a3c:	68db      	ldr	r3, [r3, #12]
 8002a3e:	68db      	ldr	r3, [r3, #12]
 8002a40:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	3318      	adds	r3, #24
 8002a46:	4618      	mov	r0, r3
 8002a48:	f7fe f9bb 	bl	8000dc2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	3304      	adds	r3, #4
 8002a50:	4618      	mov	r0, r3
 8002a52:	f7fe f9b6 	bl	8000dc2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	4619      	mov	r1, r3
 8002a5a:	2030      	movs	r0, #48	; 0x30
 8002a5c:	f002 f956 	bl	8004d0c <prvTraceStoreEvent1>
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a64:	2201      	movs	r2, #1
 8002a66:	409a      	lsls	r2, r3
 8002a68:	4b2d      	ldr	r3, [pc, #180]	; (8002b20 <xTaskResumeAll+0x128>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	4a2c      	ldr	r2, [pc, #176]	; (8002b20 <xTaskResumeAll+0x128>)
 8002a70:	6013      	str	r3, [r2, #0]
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a76:	4613      	mov	r3, r2
 8002a78:	009b      	lsls	r3, r3, #2
 8002a7a:	4413      	add	r3, r2
 8002a7c:	009b      	lsls	r3, r3, #2
 8002a7e:	4a29      	ldr	r2, [pc, #164]	; (8002b24 <xTaskResumeAll+0x12c>)
 8002a80:	441a      	add	r2, r3
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	3304      	adds	r3, #4
 8002a86:	4619      	mov	r1, r3
 8002a88:	4610      	mov	r0, r2
 8002a8a:	f7fe f93d 	bl	8000d08 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a92:	4b25      	ldr	r3, [pc, #148]	; (8002b28 <xTaskResumeAll+0x130>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a98:	429a      	cmp	r2, r3
 8002a9a:	d302      	bcc.n	8002aa2 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8002a9c:	4b23      	ldr	r3, [pc, #140]	; (8002b2c <xTaskResumeAll+0x134>)
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002aa2:	4b1e      	ldr	r3, [pc, #120]	; (8002b1c <xTaskResumeAll+0x124>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d1c7      	bne.n	8002a3a <xTaskResumeAll+0x42>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d001      	beq.n	8002ab4 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002ab0:	f000 fb82 	bl	80031b8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002ab4:	4b1e      	ldr	r3, [pc, #120]	; (8002b30 <xTaskResumeAll+0x138>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d010      	beq.n	8002ae2 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002ac0:	f000 f84a 	bl	8002b58 <xTaskIncrementTick>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d002      	beq.n	8002ad0 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8002aca:	4b18      	ldr	r3, [pc, #96]	; (8002b2c <xTaskResumeAll+0x134>)
 8002acc:	2201      	movs	r2, #1
 8002ace:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	3b01      	subs	r3, #1
 8002ad4:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d1f1      	bne.n	8002ac0 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8002adc:	4b14      	ldr	r3, [pc, #80]	; (8002b30 <xTaskResumeAll+0x138>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002ae2:	4b12      	ldr	r3, [pc, #72]	; (8002b2c <xTaskResumeAll+0x134>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d009      	beq.n	8002afe <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002aea:	2301      	movs	r3, #1
 8002aec:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002aee:	4b11      	ldr	r3, [pc, #68]	; (8002b34 <xTaskResumeAll+0x13c>)
 8002af0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002af4:	601a      	str	r2, [r3, #0]
 8002af6:	f3bf 8f4f 	dsb	sy
 8002afa:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002afe:	f7fe fab7 	bl	8001070 <vPortExitCritical>

	return xAlreadyYielded;
 8002b02:	68bb      	ldr	r3, [r7, #8]
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	3710      	adds	r7, #16
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	200053e0 	.word	0x200053e0
 8002b10:	08006a20 	.word	0x08006a20
 8002b14:	08006a34 	.word	0x08006a34
 8002b18:	200053b8 	.word	0x200053b8
 8002b1c:	20005378 	.word	0x20005378
 8002b20:	200053c0 	.word	0x200053c0
 8002b24:	200050c8 	.word	0x200050c8
 8002b28:	200050c4 	.word	0x200050c4
 8002b2c:	200053cc 	.word	0x200053cc
 8002b30:	200053c8 	.word	0x200053c8
 8002b34:	e000ed04 	.word	0xe000ed04

08002b38 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b083      	sub	sp, #12
 8002b3c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8002b3e:	4b05      	ldr	r3, [pc, #20]	; (8002b54 <xTaskGetTickCount+0x1c>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002b44:	687b      	ldr	r3, [r7, #4]
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	370c      	adds	r7, #12
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr
 8002b52:	bf00      	nop
 8002b54:	200053bc 	.word	0x200053bc

08002b58 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b086      	sub	sp, #24
 8002b5c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
 8002b62:	4b5d      	ldr	r3, [pc, #372]	; (8002cd8 <xTaskIncrementTick+0x180>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	2b01      	cmp	r3, #1
 8002b68:	d003      	beq.n	8002b72 <xTaskIncrementTick+0x1a>
 8002b6a:	4b5c      	ldr	r3, [pc, #368]	; (8002cdc <xTaskIncrementTick+0x184>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d104      	bne.n	8002b7c <xTaskIncrementTick+0x24>
 8002b72:	4b5b      	ldr	r3, [pc, #364]	; (8002ce0 <xTaskIncrementTick+0x188>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	3301      	adds	r3, #1
 8002b78:	4a59      	ldr	r2, [pc, #356]	; (8002ce0 <xTaskIncrementTick+0x188>)
 8002b7a:	6013      	str	r3, [r2, #0]
 8002b7c:	4b56      	ldr	r3, [pc, #344]	; (8002cd8 <xTaskIncrementTick+0x180>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d106      	bne.n	8002b92 <xTaskIncrementTick+0x3a>
 8002b84:	4b57      	ldr	r3, [pc, #348]	; (8002ce4 <xTaskIncrementTick+0x18c>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	3301      	adds	r3, #1
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	2031      	movs	r0, #49	; 0x31
 8002b8e:	f002 f8bd 	bl	8004d0c <prvTraceStoreEvent1>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002b92:	4b51      	ldr	r3, [pc, #324]	; (8002cd8 <xTaskIncrementTick+0x180>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	f040 808d 	bne.w	8002cb6 <xTaskIncrementTick+0x15e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 8002b9c:	4b51      	ldr	r3, [pc, #324]	; (8002ce4 <xTaskIncrementTick+0x18c>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	3301      	adds	r3, #1
 8002ba2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002ba4:	4a4f      	ldr	r2, [pc, #316]	; (8002ce4 <xTaskIncrementTick+0x18c>)
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d11b      	bne.n	8002be8 <xTaskIncrementTick+0x90>
		{
			taskSWITCH_DELAYED_LISTS();
 8002bb0:	4b4d      	ldr	r3, [pc, #308]	; (8002ce8 <xTaskIncrementTick+0x190>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d005      	beq.n	8002bc6 <xTaskIncrementTick+0x6e>
 8002bba:	f640 12d9 	movw	r2, #2521	; 0x9d9
 8002bbe:	494b      	ldr	r1, [pc, #300]	; (8002cec <xTaskIncrementTick+0x194>)
 8002bc0:	484b      	ldr	r0, [pc, #300]	; (8002cf0 <xTaskIncrementTick+0x198>)
 8002bc2:	f002 ff3b 	bl	8005a3c <iprintf>
 8002bc6:	4b48      	ldr	r3, [pc, #288]	; (8002ce8 <xTaskIncrementTick+0x190>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	60fb      	str	r3, [r7, #12]
 8002bcc:	4b49      	ldr	r3, [pc, #292]	; (8002cf4 <xTaskIncrementTick+0x19c>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a45      	ldr	r2, [pc, #276]	; (8002ce8 <xTaskIncrementTick+0x190>)
 8002bd2:	6013      	str	r3, [r2, #0]
 8002bd4:	4a47      	ldr	r2, [pc, #284]	; (8002cf4 <xTaskIncrementTick+0x19c>)
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	6013      	str	r3, [r2, #0]
 8002bda:	4b47      	ldr	r3, [pc, #284]	; (8002cf8 <xTaskIncrementTick+0x1a0>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	3301      	adds	r3, #1
 8002be0:	4a45      	ldr	r2, [pc, #276]	; (8002cf8 <xTaskIncrementTick+0x1a0>)
 8002be2:	6013      	str	r3, [r2, #0]
 8002be4:	f000 fae8 	bl	80031b8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002be8:	4b44      	ldr	r3, [pc, #272]	; (8002cfc <xTaskIncrementTick+0x1a4>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	693a      	ldr	r2, [r7, #16]
 8002bee:	429a      	cmp	r2, r3
 8002bf0:	d352      	bcc.n	8002c98 <xTaskIncrementTick+0x140>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002bf2:	4b3d      	ldr	r3, [pc, #244]	; (8002ce8 <xTaskIncrementTick+0x190>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d101      	bne.n	8002c00 <xTaskIncrementTick+0xa8>
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	e000      	b.n	8002c02 <xTaskIncrementTick+0xaa>
 8002c00:	2300      	movs	r3, #0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d004      	beq.n	8002c10 <xTaskIncrementTick+0xb8>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002c06:	4b3d      	ldr	r3, [pc, #244]	; (8002cfc <xTaskIncrementTick+0x1a4>)
 8002c08:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002c0c:	601a      	str	r2, [r3, #0]
					break;
 8002c0e:	e043      	b.n	8002c98 <xTaskIncrementTick+0x140>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002c10:	4b35      	ldr	r3, [pc, #212]	; (8002ce8 <xTaskIncrementTick+0x190>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	68db      	ldr	r3, [r3, #12]
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002c1a:	68bb      	ldr	r3, [r7, #8]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002c20:	693a      	ldr	r2, [r7, #16]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d203      	bcs.n	8002c30 <xTaskIncrementTick+0xd8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002c28:	4a34      	ldr	r2, [pc, #208]	; (8002cfc <xTaskIncrementTick+0x1a4>)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6013      	str	r3, [r2, #0]
						break;
 8002c2e:	e033      	b.n	8002c98 <xTaskIncrementTick+0x140>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002c30:	68bb      	ldr	r3, [r7, #8]
 8002c32:	3304      	adds	r3, #4
 8002c34:	4618      	mov	r0, r3
 8002c36:	f7fe f8c4 	bl	8000dc2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d004      	beq.n	8002c4c <xTaskIncrementTick+0xf4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002c42:	68bb      	ldr	r3, [r7, #8]
 8002c44:	3318      	adds	r3, #24
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7fe f8bb 	bl	8000dc2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	4619      	mov	r1, r3
 8002c50:	2030      	movs	r0, #48	; 0x30
 8002c52:	f002 f85b 	bl	8004d0c <prvTraceStoreEvent1>
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	409a      	lsls	r2, r3
 8002c5e:	4b28      	ldr	r3, [pc, #160]	; (8002d00 <xTaskIncrementTick+0x1a8>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4313      	orrs	r3, r2
 8002c64:	4a26      	ldr	r2, [pc, #152]	; (8002d00 <xTaskIncrementTick+0x1a8>)
 8002c66:	6013      	str	r3, [r2, #0]
 8002c68:	68bb      	ldr	r3, [r7, #8]
 8002c6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c6c:	4613      	mov	r3, r2
 8002c6e:	009b      	lsls	r3, r3, #2
 8002c70:	4413      	add	r3, r2
 8002c72:	009b      	lsls	r3, r3, #2
 8002c74:	4a23      	ldr	r2, [pc, #140]	; (8002d04 <xTaskIncrementTick+0x1ac>)
 8002c76:	441a      	add	r2, r3
 8002c78:	68bb      	ldr	r3, [r7, #8]
 8002c7a:	3304      	adds	r3, #4
 8002c7c:	4619      	mov	r1, r3
 8002c7e:	4610      	mov	r0, r2
 8002c80:	f7fe f842 	bl	8000d08 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c88:	4b1f      	ldr	r3, [pc, #124]	; (8002d08 <xTaskIncrementTick+0x1b0>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c8e:	429a      	cmp	r2, r3
 8002c90:	d3af      	bcc.n	8002bf2 <xTaskIncrementTick+0x9a>
						{
							xSwitchRequired = pdTRUE;
 8002c92:	2301      	movs	r3, #1
 8002c94:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002c96:	e7ac      	b.n	8002bf2 <xTaskIncrementTick+0x9a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002c98:	4b1b      	ldr	r3, [pc, #108]	; (8002d08 <xTaskIncrementTick+0x1b0>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c9e:	4919      	ldr	r1, [pc, #100]	; (8002d04 <xTaskIncrementTick+0x1ac>)
 8002ca0:	4613      	mov	r3, r2
 8002ca2:	009b      	lsls	r3, r3, #2
 8002ca4:	4413      	add	r3, r2
 8002ca6:	009b      	lsls	r3, r3, #2
 8002ca8:	440b      	add	r3, r1
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d907      	bls.n	8002cc0 <xTaskIncrementTick+0x168>
			{
				xSwitchRequired = pdTRUE;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	617b      	str	r3, [r7, #20]
 8002cb4:	e004      	b.n	8002cc0 <xTaskIncrementTick+0x168>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8002cb6:	4b09      	ldr	r3, [pc, #36]	; (8002cdc <xTaskIncrementTick+0x184>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	3301      	adds	r3, #1
 8002cbc:	4a07      	ldr	r2, [pc, #28]	; (8002cdc <xTaskIncrementTick+0x184>)
 8002cbe:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8002cc0:	4b12      	ldr	r3, [pc, #72]	; (8002d0c <xTaskIncrementTick+0x1b4>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d001      	beq.n	8002ccc <xTaskIncrementTick+0x174>
		{
			xSwitchRequired = pdTRUE;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8002ccc:	697b      	ldr	r3, [r7, #20]
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3718      	adds	r7, #24
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	200053e0 	.word	0x200053e0
 8002cdc:	200053c8 	.word	0x200053c8
 8002ce0:	20005b08 	.word	0x20005b08
 8002ce4:	200053bc 	.word	0x200053bc
 8002ce8:	20005370 	.word	0x20005370
 8002cec:	08006a20 	.word	0x08006a20
 8002cf0:	08006a34 	.word	0x08006a34
 8002cf4:	20005374 	.word	0x20005374
 8002cf8:	200053d0 	.word	0x200053d0
 8002cfc:	200053d8 	.word	0x200053d8
 8002d00:	200053c0 	.word	0x200053c0
 8002d04:	200050c8 	.word	0x200050c8
 8002d08:	200050c4 	.word	0x200050c4
 8002d0c:	200053cc 	.word	0x200053cc

08002d10 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b084      	sub	sp, #16
 8002d14:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002d16:	4b2c      	ldr	r3, [pc, #176]	; (8002dc8 <vTaskSwitchContext+0xb8>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d003      	beq.n	8002d26 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002d1e:	4b2b      	ldr	r3, [pc, #172]	; (8002dcc <vTaskSwitchContext+0xbc>)
 8002d20:	2201      	movs	r2, #1
 8002d22:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002d24:	e04c      	b.n	8002dc0 <vTaskSwitchContext+0xb0>
		xYieldPending = pdFALSE;
 8002d26:	4b29      	ldr	r3, [pc, #164]	; (8002dcc <vTaskSwitchContext+0xbc>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002d2c:	4b28      	ldr	r3, [pc, #160]	; (8002dd0 <vTaskSwitchContext+0xc0>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	607b      	str	r3, [r7, #4]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	fab3 f383 	clz	r3, r3
 8002d38:	70fb      	strb	r3, [r7, #3]
		return ucReturn;
 8002d3a:	78fb      	ldrb	r3, [r7, #3]
 8002d3c:	f1c3 031f 	rsb	r3, r3, #31
 8002d40:	60fb      	str	r3, [r7, #12]
 8002d42:	4924      	ldr	r1, [pc, #144]	; (8002dd4 <vTaskSwitchContext+0xc4>)
 8002d44:	68fa      	ldr	r2, [r7, #12]
 8002d46:	4613      	mov	r3, r2
 8002d48:	009b      	lsls	r3, r3, #2
 8002d4a:	4413      	add	r3, r2
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	440b      	add	r3, r1
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d105      	bne.n	8002d62 <vTaskSwitchContext+0x52>
 8002d56:	f640 22f6 	movw	r2, #2806	; 0xaf6
 8002d5a:	491f      	ldr	r1, [pc, #124]	; (8002dd8 <vTaskSwitchContext+0xc8>)
 8002d5c:	481f      	ldr	r0, [pc, #124]	; (8002ddc <vTaskSwitchContext+0xcc>)
 8002d5e:	f002 fe6d 	bl	8005a3c <iprintf>
 8002d62:	68fa      	ldr	r2, [r7, #12]
 8002d64:	4613      	mov	r3, r2
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	4413      	add	r3, r2
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	4a19      	ldr	r2, [pc, #100]	; (8002dd4 <vTaskSwitchContext+0xc4>)
 8002d6e:	4413      	add	r3, r2
 8002d70:	60bb      	str	r3, [r7, #8]
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	685a      	ldr	r2, [r3, #4]
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	605a      	str	r2, [r3, #4]
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	685a      	ldr	r2, [r3, #4]
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	3308      	adds	r3, #8
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d104      	bne.n	8002d92 <vTaskSwitchContext+0x82>
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	685a      	ldr	r2, [r3, #4]
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	605a      	str	r2, [r3, #4]
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	68db      	ldr	r3, [r3, #12]
 8002d98:	4a11      	ldr	r2, [pc, #68]	; (8002de0 <vTaskSwitchContext+0xd0>)
 8002d9a:	6013      	str	r3, [r2, #0]
		traceTASK_SWITCHED_IN();
 8002d9c:	4b10      	ldr	r3, [pc, #64]	; (8002de0 <vTaskSwitchContext+0xd0>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4618      	mov	r0, r3
 8002da2:	f001 fce1 	bl	8004768 <prvIsNewTCB>
 8002da6:	4603      	mov	r3, r0
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d009      	beq.n	8002dc0 <vTaskSwitchContext+0xb0>
 8002dac:	4b0c      	ldr	r3, [pc, #48]	; (8002de0 <vTaskSwitchContext+0xd0>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4619      	mov	r1, r3
 8002db2:	4b0b      	ldr	r3, [pc, #44]	; (8002de0 <vTaskSwitchContext+0xd0>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002db8:	461a      	mov	r2, r3
 8002dba:	2037      	movs	r0, #55	; 0x37
 8002dbc:	f001 fff2 	bl	8004da4 <prvTraceStoreEvent2>
}
 8002dc0:	bf00      	nop
 8002dc2:	3710      	adds	r7, #16
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	200053e0 	.word	0x200053e0
 8002dcc:	200053cc 	.word	0x200053cc
 8002dd0:	200053c0 	.word	0x200053c0
 8002dd4:	200050c8 	.word	0x200050c8
 8002dd8:	08006a20 	.word	0x08006a20
 8002ddc:	08006a34 	.word	0x08006a34
 8002de0:	200050c4 	.word	0x200050c4

08002de4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b082      	sub	sp, #8
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d105      	bne.n	8002e00 <vTaskPlaceOnEventList+0x1c>
 8002df4:	f640 3206 	movw	r2, #2822	; 0xb06
 8002df8:	4909      	ldr	r1, [pc, #36]	; (8002e20 <vTaskPlaceOnEventList+0x3c>)
 8002dfa:	480a      	ldr	r0, [pc, #40]	; (8002e24 <vTaskPlaceOnEventList+0x40>)
 8002dfc:	f002 fe1e 	bl	8005a3c <iprintf>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002e00:	4b09      	ldr	r3, [pc, #36]	; (8002e28 <vTaskPlaceOnEventList+0x44>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	3318      	adds	r3, #24
 8002e06:	4619      	mov	r1, r3
 8002e08:	6878      	ldr	r0, [r7, #4]
 8002e0a:	f7fd ffa1 	bl	8000d50 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002e0e:	2101      	movs	r1, #1
 8002e10:	6838      	ldr	r0, [r7, #0]
 8002e12:	f000 fb49 	bl	80034a8 <prvAddCurrentTaskToDelayedList>
}
 8002e16:	bf00      	nop
 8002e18:	3708      	adds	r7, #8
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	08006a20 	.word	0x08006a20
 8002e24:	08006a34 	.word	0x08006a34
 8002e28:	200050c4 	.word	0x200050c4

08002e2c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b084      	sub	sp, #16
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	60f8      	str	r0, [r7, #12]
 8002e34:	60b9      	str	r1, [r7, #8]
 8002e36:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d105      	bne.n	8002e4a <vTaskPlaceOnEventListRestricted+0x1e>
 8002e3e:	f640 3231 	movw	r2, #2865	; 0xb31
 8002e42:	4910      	ldr	r1, [pc, #64]	; (8002e84 <vTaskPlaceOnEventListRestricted+0x58>)
 8002e44:	4810      	ldr	r0, [pc, #64]	; (8002e88 <vTaskPlaceOnEventListRestricted+0x5c>)
 8002e46:	f002 fdf9 	bl	8005a3c <iprintf>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002e4a:	4b10      	ldr	r3, [pc, #64]	; (8002e8c <vTaskPlaceOnEventListRestricted+0x60>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	3318      	adds	r3, #24
 8002e50:	4619      	mov	r1, r3
 8002e52:	68f8      	ldr	r0, [r7, #12]
 8002e54:	f7fd ff58 	bl	8000d08 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d002      	beq.n	8002e64 <vTaskPlaceOnEventListRestricted+0x38>
		{
			xTicksToWait = portMAX_DELAY;
 8002e5e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002e62:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8002e64:	4b0a      	ldr	r3, [pc, #40]	; (8002e90 <vTaskPlaceOnEventListRestricted+0x64>)
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	4413      	add	r3, r2
 8002e6c:	4619      	mov	r1, r3
 8002e6e:	2079      	movs	r0, #121	; 0x79
 8002e70:	f001 ff4c 	bl	8004d0c <prvTraceStoreEvent1>
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002e74:	6879      	ldr	r1, [r7, #4]
 8002e76:	68b8      	ldr	r0, [r7, #8]
 8002e78:	f000 fb16 	bl	80034a8 <prvAddCurrentTaskToDelayedList>
	}
 8002e7c:	bf00      	nop
 8002e7e:	3710      	adds	r7, #16
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	08006a20 	.word	0x08006a20
 8002e88:	08006a34 	.word	0x08006a34
 8002e8c:	200050c4 	.word	0x200050c4
 8002e90:	200053bc 	.word	0x200053bc

08002e94 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b084      	sub	sp, #16
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	68db      	ldr	r3, [r3, #12]
 8002ea2:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d105      	bne.n	8002eb6 <xTaskRemoveFromEventList+0x22>
 8002eaa:	f640 3261 	movw	r2, #2913	; 0xb61
 8002eae:	4924      	ldr	r1, [pc, #144]	; (8002f40 <xTaskRemoveFromEventList+0xac>)
 8002eb0:	4824      	ldr	r0, [pc, #144]	; (8002f44 <xTaskRemoveFromEventList+0xb0>)
 8002eb2:	f002 fdc3 	bl	8005a3c <iprintf>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002eb6:	68bb      	ldr	r3, [r7, #8]
 8002eb8:	3318      	adds	r3, #24
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f7fd ff81 	bl	8000dc2 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002ec0:	4b21      	ldr	r3, [pc, #132]	; (8002f48 <xTaskRemoveFromEventList+0xb4>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d121      	bne.n	8002f0c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	3304      	adds	r3, #4
 8002ecc:	4618      	mov	r0, r3
 8002ece:	f7fd ff78 	bl	8000dc2 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002ed2:	68bb      	ldr	r3, [r7, #8]
 8002ed4:	4619      	mov	r1, r3
 8002ed6:	2030      	movs	r0, #48	; 0x30
 8002ed8:	f001 ff18 	bl	8004d0c <prvTraceStoreEvent1>
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	409a      	lsls	r2, r3
 8002ee4:	4b19      	ldr	r3, [pc, #100]	; (8002f4c <xTaskRemoveFromEventList+0xb8>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	4a18      	ldr	r2, [pc, #96]	; (8002f4c <xTaskRemoveFromEventList+0xb8>)
 8002eec:	6013      	str	r3, [r2, #0]
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ef2:	4613      	mov	r3, r2
 8002ef4:	009b      	lsls	r3, r3, #2
 8002ef6:	4413      	add	r3, r2
 8002ef8:	009b      	lsls	r3, r3, #2
 8002efa:	4a15      	ldr	r2, [pc, #84]	; (8002f50 <xTaskRemoveFromEventList+0xbc>)
 8002efc:	441a      	add	r2, r3
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	3304      	adds	r3, #4
 8002f02:	4619      	mov	r1, r3
 8002f04:	4610      	mov	r0, r2
 8002f06:	f7fd feff 	bl	8000d08 <vListInsertEnd>
 8002f0a:	e005      	b.n	8002f18 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	3318      	adds	r3, #24
 8002f10:	4619      	mov	r1, r3
 8002f12:	4810      	ldr	r0, [pc, #64]	; (8002f54 <xTaskRemoveFromEventList+0xc0>)
 8002f14:	f7fd fef8 	bl	8000d08 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f1c:	4b0e      	ldr	r3, [pc, #56]	; (8002f58 <xTaskRemoveFromEventList+0xc4>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f22:	429a      	cmp	r2, r3
 8002f24:	d905      	bls.n	8002f32 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8002f26:	2301      	movs	r3, #1
 8002f28:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8002f2a:	4b0c      	ldr	r3, [pc, #48]	; (8002f5c <xTaskRemoveFromEventList+0xc8>)
 8002f2c:	2201      	movs	r2, #1
 8002f2e:	601a      	str	r2, [r3, #0]
 8002f30:	e001      	b.n	8002f36 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8002f32:	2300      	movs	r3, #0
 8002f34:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8002f36:	68fb      	ldr	r3, [r7, #12]
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	3710      	adds	r7, #16
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	08006a20 	.word	0x08006a20
 8002f44:	08006a34 	.word	0x08006a34
 8002f48:	200053e0 	.word	0x200053e0
 8002f4c:	200053c0 	.word	0x200053c0
 8002f50:	200050c8 	.word	0x200050c8
 8002f54:	20005378 	.word	0x20005378
 8002f58:	200050c4 	.word	0x200050c4
 8002f5c:	200053cc 	.word	0x200053cc

08002f60 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b082      	sub	sp, #8
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d105      	bne.n	8002f7a <vTaskSetTimeOutState+0x1a>
 8002f6e:	f640 32c1 	movw	r2, #3009	; 0xbc1
 8002f72:	4908      	ldr	r1, [pc, #32]	; (8002f94 <vTaskSetTimeOutState+0x34>)
 8002f74:	4808      	ldr	r0, [pc, #32]	; (8002f98 <vTaskSetTimeOutState+0x38>)
 8002f76:	f002 fd61 	bl	8005a3c <iprintf>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002f7a:	4b08      	ldr	r3, [pc, #32]	; (8002f9c <vTaskSetTimeOutState+0x3c>)
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002f82:	4b07      	ldr	r3, [pc, #28]	; (8002fa0 <vTaskSetTimeOutState+0x40>)
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	605a      	str	r2, [r3, #4]
}
 8002f8a:	bf00      	nop
 8002f8c:	3708      	adds	r7, #8
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	08006a20 	.word	0x08006a20
 8002f98:	08006a34 	.word	0x08006a34
 8002f9c:	200053d0 	.word	0x200053d0
 8002fa0:	200053bc 	.word	0x200053bc

08002fa4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b084      	sub	sp, #16
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
 8002fac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d105      	bne.n	8002fc0 <xTaskCheckForTimeOut+0x1c>
 8002fb4:	f640 32cb 	movw	r2, #3019	; 0xbcb
 8002fb8:	4923      	ldr	r1, [pc, #140]	; (8003048 <xTaskCheckForTimeOut+0xa4>)
 8002fba:	4824      	ldr	r0, [pc, #144]	; (800304c <xTaskCheckForTimeOut+0xa8>)
 8002fbc:	f002 fd3e 	bl	8005a3c <iprintf>
	configASSERT( pxTicksToWait );
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d105      	bne.n	8002fd2 <xTaskCheckForTimeOut+0x2e>
 8002fc6:	f640 32cc 	movw	r2, #3020	; 0xbcc
 8002fca:	491f      	ldr	r1, [pc, #124]	; (8003048 <xTaskCheckForTimeOut+0xa4>)
 8002fcc:	481f      	ldr	r0, [pc, #124]	; (800304c <xTaskCheckForTimeOut+0xa8>)
 8002fce:	f002 fd35 	bl	8005a3c <iprintf>

	taskENTER_CRITICAL();
 8002fd2:	f7fe f821 	bl	8001018 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8002fd6:	4b1e      	ldr	r3, [pc, #120]	; (8003050 <xTaskCheckForTimeOut+0xac>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	60bb      	str	r3, [r7, #8]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002fe4:	d102      	bne.n	8002fec <xTaskCheckForTimeOut+0x48>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	60fb      	str	r3, [r7, #12]
 8002fea:	e026      	b.n	800303a <xTaskCheckForTimeOut+0x96>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	4b18      	ldr	r3, [pc, #96]	; (8003054 <xTaskCheckForTimeOut+0xb0>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	429a      	cmp	r2, r3
 8002ff6:	d007      	beq.n	8003008 <xTaskCheckForTimeOut+0x64>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	685a      	ldr	r2, [r3, #4]
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	429a      	cmp	r2, r3
 8003000:	d802      	bhi.n	8003008 <xTaskCheckForTimeOut+0x64>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003002:	2301      	movs	r3, #1
 8003004:	60fb      	str	r3, [r7, #12]
 8003006:	e018      	b.n	800303a <xTaskCheckForTimeOut+0x96>
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	68ba      	ldr	r2, [r7, #8]
 800300e:	1ad2      	subs	r2, r2, r3
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	429a      	cmp	r2, r3
 8003016:	d20e      	bcs.n	8003036 <xTaskCheckForTimeOut+0x92>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	681a      	ldr	r2, [r3, #0]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6859      	ldr	r1, [r3, #4]
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	1acb      	subs	r3, r1, r3
 8003024:	441a      	add	r2, r3
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	f7ff ff98 	bl	8002f60 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 8003030:	2300      	movs	r3, #0
 8003032:	60fb      	str	r3, [r7, #12]
 8003034:	e001      	b.n	800303a <xTaskCheckForTimeOut+0x96>
		}
		else
		{
			xReturn = pdTRUE;
 8003036:	2301      	movs	r3, #1
 8003038:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800303a:	f7fe f819 	bl	8001070 <vPortExitCritical>

	return xReturn;
 800303e:	68fb      	ldr	r3, [r7, #12]
}
 8003040:	4618      	mov	r0, r3
 8003042:	3710      	adds	r7, #16
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}
 8003048:	08006a20 	.word	0x08006a20
 800304c:	08006a34 	.word	0x08006a34
 8003050:	200053bc 	.word	0x200053bc
 8003054:	200053d0 	.word	0x200053d0

08003058 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003058:	b480      	push	{r7}
 800305a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800305c:	4b03      	ldr	r3, [pc, #12]	; (800306c <vTaskMissedYield+0x14>)
 800305e:	2201      	movs	r2, #1
 8003060:	601a      	str	r2, [r3, #0]
}
 8003062:	bf00      	nop
 8003064:	46bd      	mov	sp, r7
 8003066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306a:	4770      	bx	lr
 800306c:	200053cc 	.word	0x200053cc

08003070 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b082      	sub	sp, #8
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003078:	f000 f852 	bl	8003120 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800307c:	4b06      	ldr	r3, [pc, #24]	; (8003098 <prvIdleTask+0x28>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	2b01      	cmp	r3, #1
 8003082:	d9f9      	bls.n	8003078 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003084:	4b05      	ldr	r3, [pc, #20]	; (800309c <prvIdleTask+0x2c>)
 8003086:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800308a:	601a      	str	r2, [r3, #0]
 800308c:	f3bf 8f4f 	dsb	sy
 8003090:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003094:	e7f0      	b.n	8003078 <prvIdleTask+0x8>
 8003096:	bf00      	nop
 8003098:	200050c8 	.word	0x200050c8
 800309c:	e000ed04 	.word	0xe000ed04

080030a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b082      	sub	sp, #8
 80030a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80030a6:	2300      	movs	r3, #0
 80030a8:	607b      	str	r3, [r7, #4]
 80030aa:	e00c      	b.n	80030c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80030ac:	687a      	ldr	r2, [r7, #4]
 80030ae:	4613      	mov	r3, r2
 80030b0:	009b      	lsls	r3, r3, #2
 80030b2:	4413      	add	r3, r2
 80030b4:	009b      	lsls	r3, r3, #2
 80030b6:	4a12      	ldr	r2, [pc, #72]	; (8003100 <prvInitialiseTaskLists+0x60>)
 80030b8:	4413      	add	r3, r2
 80030ba:	4618      	mov	r0, r3
 80030bc:	f7fd fdf7 	bl	8000cae <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	3301      	adds	r3, #1
 80030c4:	607b      	str	r3, [r7, #4]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2b1f      	cmp	r3, #31
 80030ca:	d9ef      	bls.n	80030ac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80030cc:	480d      	ldr	r0, [pc, #52]	; (8003104 <prvInitialiseTaskLists+0x64>)
 80030ce:	f7fd fdee 	bl	8000cae <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80030d2:	480d      	ldr	r0, [pc, #52]	; (8003108 <prvInitialiseTaskLists+0x68>)
 80030d4:	f7fd fdeb 	bl	8000cae <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80030d8:	480c      	ldr	r0, [pc, #48]	; (800310c <prvInitialiseTaskLists+0x6c>)
 80030da:	f7fd fde8 	bl	8000cae <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80030de:	480c      	ldr	r0, [pc, #48]	; (8003110 <prvInitialiseTaskLists+0x70>)
 80030e0:	f7fd fde5 	bl	8000cae <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80030e4:	480b      	ldr	r0, [pc, #44]	; (8003114 <prvInitialiseTaskLists+0x74>)
 80030e6:	f7fd fde2 	bl	8000cae <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80030ea:	4b0b      	ldr	r3, [pc, #44]	; (8003118 <prvInitialiseTaskLists+0x78>)
 80030ec:	4a05      	ldr	r2, [pc, #20]	; (8003104 <prvInitialiseTaskLists+0x64>)
 80030ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80030f0:	4b0a      	ldr	r3, [pc, #40]	; (800311c <prvInitialiseTaskLists+0x7c>)
 80030f2:	4a05      	ldr	r2, [pc, #20]	; (8003108 <prvInitialiseTaskLists+0x68>)
 80030f4:	601a      	str	r2, [r3, #0]
}
 80030f6:	bf00      	nop
 80030f8:	3708      	adds	r7, #8
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	200050c8 	.word	0x200050c8
 8003104:	20005348 	.word	0x20005348
 8003108:	2000535c 	.word	0x2000535c
 800310c:	20005378 	.word	0x20005378
 8003110:	2000538c 	.word	0x2000538c
 8003114:	200053a4 	.word	0x200053a4
 8003118:	20005370 	.word	0x20005370
 800311c:	20005374 	.word	0x20005374

08003120 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b082      	sub	sp, #8
 8003124:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003126:	e028      	b.n	800317a <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 8003128:	f7ff fc58 	bl	80029dc <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 800312c:	4b17      	ldr	r3, [pc, #92]	; (800318c <prvCheckTasksWaitingTermination+0x6c>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	2b00      	cmp	r3, #0
 8003132:	bf0c      	ite	eq
 8003134:	2301      	moveq	r3, #1
 8003136:	2300      	movne	r3, #0
 8003138:	b2db      	uxtb	r3, r3
 800313a:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 800313c:	f7ff fc5c 	bl	80029f8 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d119      	bne.n	800317a <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 8003146:	f7fd ff67 	bl	8001018 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800314a:	4b10      	ldr	r3, [pc, #64]	; (800318c <prvCheckTasksWaitingTermination+0x6c>)
 800314c:	68db      	ldr	r3, [r3, #12]
 800314e:	68db      	ldr	r3, [r3, #12]
 8003150:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	3304      	adds	r3, #4
 8003156:	4618      	mov	r0, r3
 8003158:	f7fd fe33 	bl	8000dc2 <uxListRemove>
					--uxCurrentNumberOfTasks;
 800315c:	4b0c      	ldr	r3, [pc, #48]	; (8003190 <prvCheckTasksWaitingTermination+0x70>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	3b01      	subs	r3, #1
 8003162:	4a0b      	ldr	r2, [pc, #44]	; (8003190 <prvCheckTasksWaitingTermination+0x70>)
 8003164:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8003166:	4b0b      	ldr	r3, [pc, #44]	; (8003194 <prvCheckTasksWaitingTermination+0x74>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	3b01      	subs	r3, #1
 800316c:	4a09      	ldr	r2, [pc, #36]	; (8003194 <prvCheckTasksWaitingTermination+0x74>)
 800316e:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 8003170:	f7fd ff7e 	bl	8001070 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 8003174:	6838      	ldr	r0, [r7, #0]
 8003176:	f000 f80f 	bl	8003198 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800317a:	4b06      	ldr	r3, [pc, #24]	; (8003194 <prvCheckTasksWaitingTermination+0x74>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d1d2      	bne.n	8003128 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003182:	bf00      	nop
 8003184:	3708      	adds	r7, #8
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	2000538c 	.word	0x2000538c
 8003190:	200053b8 	.word	0x200053b8
 8003194:	200053a0 	.word	0x200053a0

08003198 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031a4:	4618      	mov	r0, r3
 80031a6:	f7fe f8fb 	bl	80013a0 <vPortFree>
			vPortFree( pxTCB );
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	f7fe f8f8 	bl	80013a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80031b0:	bf00      	nop
 80031b2:	3708      	adds	r7, #8
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}

080031b8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80031b8:	b480      	push	{r7}
 80031ba:	b083      	sub	sp, #12
 80031bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80031be:	4b0f      	ldr	r3, [pc, #60]	; (80031fc <prvResetNextTaskUnblockTime+0x44>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d101      	bne.n	80031cc <prvResetNextTaskUnblockTime+0x14>
 80031c8:	2301      	movs	r3, #1
 80031ca:	e000      	b.n	80031ce <prvResetNextTaskUnblockTime+0x16>
 80031cc:	2300      	movs	r3, #0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d004      	beq.n	80031dc <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80031d2:	4b0b      	ldr	r3, [pc, #44]	; (8003200 <prvResetNextTaskUnblockTime+0x48>)
 80031d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80031d8:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80031da:	e008      	b.n	80031ee <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80031dc:	4b07      	ldr	r3, [pc, #28]	; (80031fc <prvResetNextTaskUnblockTime+0x44>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	68db      	ldr	r3, [r3, #12]
 80031e2:	68db      	ldr	r3, [r3, #12]
 80031e4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	4a05      	ldr	r2, [pc, #20]	; (8003200 <prvResetNextTaskUnblockTime+0x48>)
 80031ec:	6013      	str	r3, [r2, #0]
}
 80031ee:	bf00      	nop
 80031f0:	370c      	adds	r7, #12
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr
 80031fa:	bf00      	nop
 80031fc:	20005370 	.word	0x20005370
 8003200:	200053d8 	.word	0x200053d8

08003204 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8003204:	b480      	push	{r7}
 8003206:	b083      	sub	sp, #12
 8003208:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800320a:	4b05      	ldr	r3, [pc, #20]	; (8003220 <xTaskGetCurrentTaskHandle+0x1c>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	607b      	str	r3, [r7, #4]

		return xReturn;
 8003210:	687b      	ldr	r3, [r7, #4]
	}
 8003212:	4618      	mov	r0, r3
 8003214:	370c      	adds	r7, #12
 8003216:	46bd      	mov	sp, r7
 8003218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321c:	4770      	bx	lr
 800321e:	bf00      	nop
 8003220:	200050c4 	.word	0x200050c4

08003224 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003224:	b480      	push	{r7}
 8003226:	b083      	sub	sp, #12
 8003228:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800322a:	4b0b      	ldr	r3, [pc, #44]	; (8003258 <xTaskGetSchedulerState+0x34>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d102      	bne.n	8003238 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003232:	2301      	movs	r3, #1
 8003234:	607b      	str	r3, [r7, #4]
 8003236:	e008      	b.n	800324a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003238:	4b08      	ldr	r3, [pc, #32]	; (800325c <xTaskGetSchedulerState+0x38>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d102      	bne.n	8003246 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003240:	2302      	movs	r3, #2
 8003242:	607b      	str	r3, [r7, #4]
 8003244:	e001      	b.n	800324a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003246:	2300      	movs	r3, #0
 8003248:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800324a:	687b      	ldr	r3, [r7, #4]
	}
 800324c:	4618      	mov	r0, r3
 800324e:	370c      	adds	r7, #12
 8003250:	46bd      	mov	sp, r7
 8003252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003256:	4770      	bx	lr
 8003258:	200053c4 	.word	0x200053c4
 800325c:	200053e0 	.word	0x200053e0

08003260 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8003260:	b580      	push	{r7, lr}
 8003262:	b084      	sub	sp, #16
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d06f      	beq.n	8003352 <vTaskPriorityInherit+0xf2>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003276:	4b39      	ldr	r3, [pc, #228]	; (800335c <vTaskPriorityInherit+0xfc>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800327c:	429a      	cmp	r2, r3
 800327e:	d268      	bcs.n	8003352 <vTaskPriorityInherit+0xf2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	699b      	ldr	r3, [r3, #24]
 8003284:	2b00      	cmp	r3, #0
 8003286:	db06      	blt.n	8003296 <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003288:	4b34      	ldr	r3, [pc, #208]	; (800335c <vTaskPriorityInherit+0xfc>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800328e:	f1c3 0220 	rsb	r2, r3, #32
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	6959      	ldr	r1, [r3, #20]
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800329e:	4613      	mov	r3, r2
 80032a0:	009b      	lsls	r3, r3, #2
 80032a2:	4413      	add	r3, r2
 80032a4:	009b      	lsls	r3, r3, #2
 80032a6:	4a2e      	ldr	r2, [pc, #184]	; (8003360 <vTaskPriorityInherit+0x100>)
 80032a8:	4413      	add	r3, r2
 80032aa:	4299      	cmp	r1, r3
 80032ac:	d101      	bne.n	80032b2 <vTaskPriorityInherit+0x52>
 80032ae:	2301      	movs	r3, #1
 80032b0:	e000      	b.n	80032b4 <vTaskPriorityInherit+0x54>
 80032b2:	2300      	movs	r3, #0
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d03f      	beq.n	8003338 <vTaskPriorityInherit+0xd8>
				{
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	3304      	adds	r3, #4
 80032bc:	4618      	mov	r0, r3
 80032be:	f7fd fd80 	bl	8000dc2 <uxListRemove>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d115      	bne.n	80032f4 <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032cc:	4924      	ldr	r1, [pc, #144]	; (8003360 <vTaskPriorityInherit+0x100>)
 80032ce:	4613      	mov	r3, r2
 80032d0:	009b      	lsls	r3, r3, #2
 80032d2:	4413      	add	r3, r2
 80032d4:	009b      	lsls	r3, r3, #2
 80032d6:	440b      	add	r3, r1
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d10a      	bne.n	80032f4 <vTaskPriorityInherit+0x94>
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032e2:	2201      	movs	r2, #1
 80032e4:	fa02 f303 	lsl.w	r3, r2, r3
 80032e8:	43da      	mvns	r2, r3
 80032ea:	4b1e      	ldr	r3, [pc, #120]	; (8003364 <vTaskPriorityInherit+0x104>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4013      	ands	r3, r2
 80032f0:	4a1c      	ldr	r2, [pc, #112]	; (8003364 <vTaskPriorityInherit+0x104>)
 80032f2:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80032f4:	4b19      	ldr	r3, [pc, #100]	; (800335c <vTaskPriorityInherit+0xfc>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	4619      	mov	r1, r3
 8003302:	2030      	movs	r0, #48	; 0x30
 8003304:	f001 fd02 	bl	8004d0c <prvTraceStoreEvent1>
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800330c:	2201      	movs	r2, #1
 800330e:	409a      	lsls	r2, r3
 8003310:	4b14      	ldr	r3, [pc, #80]	; (8003364 <vTaskPriorityInherit+0x104>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4313      	orrs	r3, r2
 8003316:	4a13      	ldr	r2, [pc, #76]	; (8003364 <vTaskPriorityInherit+0x104>)
 8003318:	6013      	str	r3, [r2, #0]
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800331e:	4613      	mov	r3, r2
 8003320:	009b      	lsls	r3, r3, #2
 8003322:	4413      	add	r3, r2
 8003324:	009b      	lsls	r3, r3, #2
 8003326:	4a0e      	ldr	r2, [pc, #56]	; (8003360 <vTaskPriorityInherit+0x100>)
 8003328:	441a      	add	r2, r3
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	3304      	adds	r3, #4
 800332e:	4619      	mov	r1, r3
 8003330:	4610      	mov	r0, r2
 8003332:	f7fd fce9 	bl	8000d08 <vListInsertEnd>
 8003336:	e004      	b.n	8003342 <vTaskPriorityInherit+0xe2>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003338:	4b08      	ldr	r3, [pc, #32]	; (800335c <vTaskPriorityInherit+0xfc>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
 8003342:	68f9      	ldr	r1, [r7, #12]
 8003344:	4b05      	ldr	r3, [pc, #20]	; (800335c <vTaskPriorityInherit+0xfc>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800334a:	461a      	mov	r2, r3
 800334c:	2005      	movs	r0, #5
 800334e:	f001 fd29 	bl	8004da4 <prvTraceStoreEvent2>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003352:	bf00      	nop
 8003354:	3710      	adds	r7, #16
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}
 800335a:	bf00      	nop
 800335c:	200050c4 	.word	0x200050c4
 8003360:	200050c8 	.word	0x200050c8
 8003364:	200053c0 	.word	0x200053c0

08003368 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003368:	b580      	push	{r7, lr}
 800336a:	b084      	sub	sp, #16
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8003374:	2300      	movs	r3, #0
 8003376:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d070      	beq.n	8003460 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800337e:	4b3b      	ldr	r3, [pc, #236]	; (800346c <xTaskPriorityDisinherit+0x104>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	68ba      	ldr	r2, [r7, #8]
 8003384:	429a      	cmp	r2, r3
 8003386:	d005      	beq.n	8003394 <xTaskPriorityDisinherit+0x2c>
 8003388:	f640 62c7 	movw	r2, #3783	; 0xec7
 800338c:	4938      	ldr	r1, [pc, #224]	; (8003470 <xTaskPriorityDisinherit+0x108>)
 800338e:	4839      	ldr	r0, [pc, #228]	; (8003474 <xTaskPriorityDisinherit+0x10c>)
 8003390:	f002 fb54 	bl	8005a3c <iprintf>

			configASSERT( pxTCB->uxMutexesHeld );
 8003394:	68bb      	ldr	r3, [r7, #8]
 8003396:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003398:	2b00      	cmp	r3, #0
 800339a:	d105      	bne.n	80033a8 <xTaskPriorityDisinherit+0x40>
 800339c:	f640 62c9 	movw	r2, #3785	; 0xec9
 80033a0:	4933      	ldr	r1, [pc, #204]	; (8003470 <xTaskPriorityDisinherit+0x108>)
 80033a2:	4834      	ldr	r0, [pc, #208]	; (8003474 <xTaskPriorityDisinherit+0x10c>)
 80033a4:	f002 fb4a 	bl	8005a3c <iprintf>
			( pxTCB->uxMutexesHeld )--;
 80033a8:	68bb      	ldr	r3, [r7, #8]
 80033aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033ac:	1e5a      	subs	r2, r3, #1
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d050      	beq.n	8003460 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d14c      	bne.n	8003460 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	3304      	adds	r3, #4
 80033ca:	4618      	mov	r0, r3
 80033cc:	f7fd fcf9 	bl	8000dc2 <uxListRemove>
 80033d0:	4603      	mov	r3, r0
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d115      	bne.n	8003402 <xTaskPriorityDisinherit+0x9a>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80033d6:	68bb      	ldr	r3, [r7, #8]
 80033d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033da:	4927      	ldr	r1, [pc, #156]	; (8003478 <xTaskPriorityDisinherit+0x110>)
 80033dc:	4613      	mov	r3, r2
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	4413      	add	r3, r2
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	440b      	add	r3, r1
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d10a      	bne.n	8003402 <xTaskPriorityDisinherit+0x9a>
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033f0:	2201      	movs	r2, #1
 80033f2:	fa02 f303 	lsl.w	r3, r2, r3
 80033f6:	43da      	mvns	r2, r3
 80033f8:	4b20      	ldr	r3, [pc, #128]	; (800347c <xTaskPriorityDisinherit+0x114>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4013      	ands	r3, r2
 80033fe:	4a1f      	ldr	r2, [pc, #124]	; (800347c <xTaskPriorityDisinherit+0x114>)
 8003400:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 8003402:	68b9      	ldr	r1, [r7, #8]
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003408:	461a      	mov	r2, r3
 800340a:	2006      	movs	r0, #6
 800340c:	f001 fcca 	bl	8004da4 <prvTraceStoreEvent2>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800341c:	f1c3 0220 	rsb	r2, r3, #32
 8003420:	68bb      	ldr	r3, [r7, #8]
 8003422:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	4619      	mov	r1, r3
 8003428:	2030      	movs	r0, #48	; 0x30
 800342a:	f001 fc6f 	bl	8004d0c <prvTraceStoreEvent1>
 800342e:	68bb      	ldr	r3, [r7, #8]
 8003430:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003432:	2201      	movs	r2, #1
 8003434:	409a      	lsls	r2, r3
 8003436:	4b11      	ldr	r3, [pc, #68]	; (800347c <xTaskPriorityDisinherit+0x114>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4313      	orrs	r3, r2
 800343c:	4a0f      	ldr	r2, [pc, #60]	; (800347c <xTaskPriorityDisinherit+0x114>)
 800343e:	6013      	str	r3, [r2, #0]
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003444:	4613      	mov	r3, r2
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	4413      	add	r3, r2
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	4a0a      	ldr	r2, [pc, #40]	; (8003478 <xTaskPriorityDisinherit+0x110>)
 800344e:	441a      	add	r2, r3
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	3304      	adds	r3, #4
 8003454:	4619      	mov	r1, r3
 8003456:	4610      	mov	r0, r2
 8003458:	f7fd fc56 	bl	8000d08 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800345c:	2301      	movs	r3, #1
 800345e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003460:	68fb      	ldr	r3, [r7, #12]
	}
 8003462:	4618      	mov	r0, r3
 8003464:	3710      	adds	r7, #16
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	200050c4 	.word	0x200050c4
 8003470:	08006a20 	.word	0x08006a20
 8003474:	08006a34 	.word	0x08006a34
 8003478:	200050c8 	.word	0x200050c8
 800347c:	200053c0 	.word	0x200053c0

08003480 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8003480:	b480      	push	{r7}
 8003482:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8003484:	4b07      	ldr	r3, [pc, #28]	; (80034a4 <pvTaskIncrementMutexHeldCount+0x24>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d004      	beq.n	8003496 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800348c:	4b05      	ldr	r3, [pc, #20]	; (80034a4 <pvTaskIncrementMutexHeldCount+0x24>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003492:	3201      	adds	r2, #1
 8003494:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8003496:	4b03      	ldr	r3, [pc, #12]	; (80034a4 <pvTaskIncrementMutexHeldCount+0x24>)
 8003498:	681b      	ldr	r3, [r3, #0]
	}
 800349a:	4618      	mov	r0, r3
 800349c:	46bd      	mov	sp, r7
 800349e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a2:	4770      	bx	lr
 80034a4:	200050c4 	.word	0x200050c4

080034a8 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b084      	sub	sp, #16
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
 80034b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80034b2:	4b29      	ldr	r3, [pc, #164]	; (8003558 <prvAddCurrentTaskToDelayedList+0xb0>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80034b8:	4b28      	ldr	r3, [pc, #160]	; (800355c <prvAddCurrentTaskToDelayedList+0xb4>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	3304      	adds	r3, #4
 80034be:	4618      	mov	r0, r3
 80034c0:	f7fd fc7f 	bl	8000dc2 <uxListRemove>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d10b      	bne.n	80034e2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80034ca:	4b24      	ldr	r3, [pc, #144]	; (800355c <prvAddCurrentTaskToDelayedList+0xb4>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034d0:	2201      	movs	r2, #1
 80034d2:	fa02 f303 	lsl.w	r3, r2, r3
 80034d6:	43da      	mvns	r2, r3
 80034d8:	4b21      	ldr	r3, [pc, #132]	; (8003560 <prvAddCurrentTaskToDelayedList+0xb8>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4013      	ands	r3, r2
 80034de:	4a20      	ldr	r2, [pc, #128]	; (8003560 <prvAddCurrentTaskToDelayedList+0xb8>)
 80034e0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80034e8:	d10a      	bne.n	8003500 <prvAddCurrentTaskToDelayedList+0x58>
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d007      	beq.n	8003500 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80034f0:	4b1a      	ldr	r3, [pc, #104]	; (800355c <prvAddCurrentTaskToDelayedList+0xb4>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	3304      	adds	r3, #4
 80034f6:	4619      	mov	r1, r3
 80034f8:	481a      	ldr	r0, [pc, #104]	; (8003564 <prvAddCurrentTaskToDelayedList+0xbc>)
 80034fa:	f7fd fc05 	bl	8000d08 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80034fe:	e026      	b.n	800354e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003500:	68fa      	ldr	r2, [r7, #12]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	4413      	add	r3, r2
 8003506:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003508:	4b14      	ldr	r3, [pc, #80]	; (800355c <prvAddCurrentTaskToDelayedList+0xb4>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	68ba      	ldr	r2, [r7, #8]
 800350e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003510:	68ba      	ldr	r2, [r7, #8]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	429a      	cmp	r2, r3
 8003516:	d209      	bcs.n	800352c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003518:	4b13      	ldr	r3, [pc, #76]	; (8003568 <prvAddCurrentTaskToDelayedList+0xc0>)
 800351a:	681a      	ldr	r2, [r3, #0]
 800351c:	4b0f      	ldr	r3, [pc, #60]	; (800355c <prvAddCurrentTaskToDelayedList+0xb4>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	3304      	adds	r3, #4
 8003522:	4619      	mov	r1, r3
 8003524:	4610      	mov	r0, r2
 8003526:	f7fd fc13 	bl	8000d50 <vListInsert>
}
 800352a:	e010      	b.n	800354e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800352c:	4b0f      	ldr	r3, [pc, #60]	; (800356c <prvAddCurrentTaskToDelayedList+0xc4>)
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	4b0a      	ldr	r3, [pc, #40]	; (800355c <prvAddCurrentTaskToDelayedList+0xb4>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	3304      	adds	r3, #4
 8003536:	4619      	mov	r1, r3
 8003538:	4610      	mov	r0, r2
 800353a:	f7fd fc09 	bl	8000d50 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800353e:	4b0c      	ldr	r3, [pc, #48]	; (8003570 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	68ba      	ldr	r2, [r7, #8]
 8003544:	429a      	cmp	r2, r3
 8003546:	d202      	bcs.n	800354e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8003548:	4a09      	ldr	r2, [pc, #36]	; (8003570 <prvAddCurrentTaskToDelayedList+0xc8>)
 800354a:	68bb      	ldr	r3, [r7, #8]
 800354c:	6013      	str	r3, [r2, #0]
}
 800354e:	bf00      	nop
 8003550:	3710      	adds	r7, #16
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	200053bc 	.word	0x200053bc
 800355c:	200050c4 	.word	0x200050c4
 8003560:	200053c0 	.word	0x200053c0
 8003564:	200053a4 	.word	0x200053a4
 8003568:	20005374 	.word	0x20005374
 800356c:	20005370 	.word	0x20005370
 8003570:	200053d8 	.word	0x200053d8

08003574 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION; /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b084      	sub	sp, #16
 8003578:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 800357a:	2300      	movs	r3, #0
 800357c:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800357e:	f000 fb2b 	bl	8003bd8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8003582:	4b0f      	ldr	r3, [pc, #60]	; (80035c0 <xTimerCreateTimerTask+0x4c>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d00b      	beq.n	80035a2 <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 800358a:	4b0e      	ldr	r3, [pc, #56]	; (80035c4 <xTimerCreateTimerTask+0x50>)
 800358c:	9301      	str	r3, [sp, #4]
 800358e:	231f      	movs	r3, #31
 8003590:	9300      	str	r3, [sp, #0]
 8003592:	2300      	movs	r3, #0
 8003594:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003598:	490b      	ldr	r1, [pc, #44]	; (80035c8 <xTimerCreateTimerTask+0x54>)
 800359a:	480c      	ldr	r0, [pc, #48]	; (80035cc <xTimerCreateTimerTask+0x58>)
 800359c:	f7fe ffa0 	bl	80024e0 <xTaskCreate>
 80035a0:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d105      	bne.n	80035b4 <xTimerCreateTimerTask+0x40>
 80035a8:	f240 1233 	movw	r2, #307	; 0x133
 80035ac:	4908      	ldr	r1, [pc, #32]	; (80035d0 <xTimerCreateTimerTask+0x5c>)
 80035ae:	4809      	ldr	r0, [pc, #36]	; (80035d4 <xTimerCreateTimerTask+0x60>)
 80035b0:	f002 fa44 	bl	8005a3c <iprintf>
	return xReturn;
 80035b4:	687b      	ldr	r3, [r7, #4]
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3708      	adds	r7, #8
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}
 80035be:	bf00      	nop
 80035c0:	20005414 	.word	0x20005414
 80035c4:	20005418 	.word	0x20005418
 80035c8:	08006a5c 	.word	0x08006a5c
 80035cc:	08003801 	.word	0x08003801
 80035d0:	08006a64 	.word	0x08006a64
 80035d4:	08006a7c 	.word	0x08006a7c

080035d8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b08a      	sub	sp, #40	; 0x28
 80035dc:	af00      	add	r7, sp, #0
 80035de:	60f8      	str	r0, [r7, #12]
 80035e0:	60b9      	str	r1, [r7, #8]
 80035e2:	607a      	str	r2, [r7, #4]
 80035e4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80035e6:	2300      	movs	r3, #0
 80035e8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d105      	bne.n	80035fc <xTimerGenericCommand+0x24>
 80035f0:	f44f 72d3 	mov.w	r2, #422	; 0x1a6
 80035f4:	495f      	ldr	r1, [pc, #380]	; (8003774 <xTimerGenericCommand+0x19c>)
 80035f6:	4860      	ldr	r0, [pc, #384]	; (8003778 <xTimerGenericCommand+0x1a0>)
 80035f8:	f002 fa20 	bl	8005a3c <iprintf>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80035fc:	4b5f      	ldr	r3, [pc, #380]	; (800377c <xTimerGenericCommand+0x1a4>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	2b00      	cmp	r3, #0
 8003602:	f000 80b1 	beq.w	8003768 <xTimerGenericCommand+0x190>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003612:	68bb      	ldr	r3, [r7, #8]
 8003614:	2b05      	cmp	r3, #5
 8003616:	dc18      	bgt.n	800364a <xTimerGenericCommand+0x72>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003618:	f7ff fe04 	bl	8003224 <xTaskGetSchedulerState>
 800361c:	4603      	mov	r3, r0
 800361e:	2b02      	cmp	r3, #2
 8003620:	d109      	bne.n	8003636 <xTimerGenericCommand+0x5e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003622:	4b56      	ldr	r3, [pc, #344]	; (800377c <xTimerGenericCommand+0x1a4>)
 8003624:	6818      	ldr	r0, [r3, #0]
 8003626:	f107 0114 	add.w	r1, r7, #20
 800362a:	2300      	movs	r3, #0
 800362c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800362e:	f7fe f8ad 	bl	800178c <xQueueGenericSend>
 8003632:	6278      	str	r0, [r7, #36]	; 0x24
 8003634:	e012      	b.n	800365c <xTimerGenericCommand+0x84>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003636:	4b51      	ldr	r3, [pc, #324]	; (800377c <xTimerGenericCommand+0x1a4>)
 8003638:	6818      	ldr	r0, [r3, #0]
 800363a:	f107 0114 	add.w	r1, r7, #20
 800363e:	2300      	movs	r3, #0
 8003640:	2200      	movs	r2, #0
 8003642:	f7fe f8a3 	bl	800178c <xQueueGenericSend>
 8003646:	6278      	str	r0, [r7, #36]	; 0x24
 8003648:	e008      	b.n	800365c <xTimerGenericCommand+0x84>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800364a:	4b4c      	ldr	r3, [pc, #304]	; (800377c <xTimerGenericCommand+0x1a4>)
 800364c:	6818      	ldr	r0, [r3, #0]
 800364e:	f107 0114 	add.w	r1, r7, #20
 8003652:	2300      	movs	r3, #0
 8003654:	683a      	ldr	r2, [r7, #0]
 8003656:	f7fe fa53 	bl	8001b00 <xQueueGenericSendFromISR>
 800365a:	6278      	str	r0, [r7, #36]	; 0x24
		}

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	3b01      	subs	r3, #1
 8003660:	2b08      	cmp	r3, #8
 8003662:	f200 8081 	bhi.w	8003768 <xTimerGenericCommand+0x190>
 8003666:	a201      	add	r2, pc, #4	; (adr r2, 800366c <xTimerGenericCommand+0x94>)
 8003668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800366c:	08003691 	.word	0x08003691
 8003670:	080036f1 	.word	0x080036f1
 8003674:	080036a9 	.word	0x080036a9
 8003678:	080036c1 	.word	0x080036c1
 800367c:	080036d9 	.word	0x080036d9
 8003680:	08003709 	.word	0x08003709
 8003684:	08003721 	.word	0x08003721
 8003688:	08003739 	.word	0x08003739
 800368c:	08003751 	.word	0x08003751
 8003690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003692:	2b01      	cmp	r3, #1
 8003694:	d101      	bne.n	800369a <xTimerGenericCommand+0xc2>
 8003696:	23a0      	movs	r3, #160	; 0xa0
 8003698:	e000      	b.n	800369c <xTimerGenericCommand+0xc4>
 800369a:	23a8      	movs	r3, #168	; 0xa8
 800369c:	68fa      	ldr	r2, [r7, #12]
 800369e:	4611      	mov	r1, r2
 80036a0:	4618      	mov	r0, r3
 80036a2:	f001 fb33 	bl	8004d0c <prvTraceStoreEvent1>
 80036a6:	e05f      	b.n	8003768 <xTimerGenericCommand+0x190>
 80036a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036aa:	2b01      	cmp	r3, #1
 80036ac:	d101      	bne.n	80036b2 <xTimerGenericCommand+0xda>
 80036ae:	23a2      	movs	r3, #162	; 0xa2
 80036b0:	e000      	b.n	80036b4 <xTimerGenericCommand+0xdc>
 80036b2:	23aa      	movs	r3, #170	; 0xaa
 80036b4:	68fa      	ldr	r2, [r7, #12]
 80036b6:	4611      	mov	r1, r2
 80036b8:	4618      	mov	r0, r3
 80036ba:	f001 fb27 	bl	8004d0c <prvTraceStoreEvent1>
 80036be:	e053      	b.n	8003768 <xTimerGenericCommand+0x190>
 80036c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	d101      	bne.n	80036ca <xTimerGenericCommand+0xf2>
 80036c6:	23a3      	movs	r3, #163	; 0xa3
 80036c8:	e000      	b.n	80036cc <xTimerGenericCommand+0xf4>
 80036ca:	23ab      	movs	r3, #171	; 0xab
 80036cc:	68f9      	ldr	r1, [r7, #12]
 80036ce:	687a      	ldr	r2, [r7, #4]
 80036d0:	4618      	mov	r0, r3
 80036d2:	f001 fb67 	bl	8004da4 <prvTraceStoreEvent2>
 80036d6:	e047      	b.n	8003768 <xTimerGenericCommand+0x190>
 80036d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d101      	bne.n	80036e2 <xTimerGenericCommand+0x10a>
 80036de:	2324      	movs	r3, #36	; 0x24
 80036e0:	e000      	b.n	80036e4 <xTimerGenericCommand+0x10c>
 80036e2:	2348      	movs	r3, #72	; 0x48
 80036e4:	68fa      	ldr	r2, [r7, #12]
 80036e6:	4611      	mov	r1, r2
 80036e8:	4618      	mov	r0, r3
 80036ea:	f001 fb0f 	bl	8004d0c <prvTraceStoreEvent1>
 80036ee:	e03b      	b.n	8003768 <xTimerGenericCommand+0x190>
 80036f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f2:	2b01      	cmp	r3, #1
 80036f4:	d101      	bne.n	80036fa <xTimerGenericCommand+0x122>
 80036f6:	23a1      	movs	r3, #161	; 0xa1
 80036f8:	e000      	b.n	80036fc <xTimerGenericCommand+0x124>
 80036fa:	23a9      	movs	r3, #169	; 0xa9
 80036fc:	68f9      	ldr	r1, [r7, #12]
 80036fe:	687a      	ldr	r2, [r7, #4]
 8003700:	4618      	mov	r0, r3
 8003702:	f001 fb4f 	bl	8004da4 <prvTraceStoreEvent2>
 8003706:	e02f      	b.n	8003768 <xTimerGenericCommand+0x190>
 8003708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800370a:	2b01      	cmp	r3, #1
 800370c:	d101      	bne.n	8003712 <xTimerGenericCommand+0x13a>
 800370e:	23a4      	movs	r3, #164	; 0xa4
 8003710:	e000      	b.n	8003714 <xTimerGenericCommand+0x13c>
 8003712:	23ac      	movs	r3, #172	; 0xac
 8003714:	68f9      	ldr	r1, [r7, #12]
 8003716:	687a      	ldr	r2, [r7, #4]
 8003718:	4618      	mov	r0, r3
 800371a:	f001 fb43 	bl	8004da4 <prvTraceStoreEvent2>
 800371e:	e023      	b.n	8003768 <xTimerGenericCommand+0x190>
 8003720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003722:	2b01      	cmp	r3, #1
 8003724:	d101      	bne.n	800372a <xTimerGenericCommand+0x152>
 8003726:	23a5      	movs	r3, #165	; 0xa5
 8003728:	e000      	b.n	800372c <xTimerGenericCommand+0x154>
 800372a:	23ad      	movs	r3, #173	; 0xad
 800372c:	68f9      	ldr	r1, [r7, #12]
 800372e:	687a      	ldr	r2, [r7, #4]
 8003730:	4618      	mov	r0, r3
 8003732:	f001 fb37 	bl	8004da4 <prvTraceStoreEvent2>
 8003736:	e017      	b.n	8003768 <xTimerGenericCommand+0x190>
 8003738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800373a:	2b01      	cmp	r3, #1
 800373c:	d101      	bne.n	8003742 <xTimerGenericCommand+0x16a>
 800373e:	23a6      	movs	r3, #166	; 0xa6
 8003740:	e000      	b.n	8003744 <xTimerGenericCommand+0x16c>
 8003742:	23ae      	movs	r3, #174	; 0xae
 8003744:	68f9      	ldr	r1, [r7, #12]
 8003746:	687a      	ldr	r2, [r7, #4]
 8003748:	4618      	mov	r0, r3
 800374a:	f001 fb2b 	bl	8004da4 <prvTraceStoreEvent2>
 800374e:	e00b      	b.n	8003768 <xTimerGenericCommand+0x190>
 8003750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003752:	2b01      	cmp	r3, #1
 8003754:	d101      	bne.n	800375a <xTimerGenericCommand+0x182>
 8003756:	23a7      	movs	r3, #167	; 0xa7
 8003758:	e000      	b.n	800375c <xTimerGenericCommand+0x184>
 800375a:	23af      	movs	r3, #175	; 0xaf
 800375c:	68f9      	ldr	r1, [r7, #12]
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	4618      	mov	r0, r3
 8003762:	f001 fb1f 	bl	8004da4 <prvTraceStoreEvent2>
 8003766:	bf00      	nop
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8003768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800376a:	4618      	mov	r0, r3
 800376c:	3728      	adds	r7, #40	; 0x28
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	08006a64 	.word	0x08006a64
 8003778:	08006a7c 	.word	0x08006a7c
 800377c:	20005414 	.word	0x20005414

08003780 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b086      	sub	sp, #24
 8003784:	af02      	add	r7, sp, #8
 8003786:	6078      	str	r0, [r7, #4]
 8003788:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800378a:	4b1a      	ldr	r3, [pc, #104]	; (80037f4 <prvProcessExpiredTimer+0x74>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	68db      	ldr	r3, [r3, #12]
 8003790:	68db      	ldr	r3, [r3, #12]
 8003792:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	3304      	adds	r3, #4
 8003798:	4618      	mov	r0, r3
 800379a:	f7fd fb12 	bl	8000dc2 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	69db      	ldr	r3, [r3, #28]
 80037a2:	2b01      	cmp	r3, #1
 80037a4:	d11d      	bne.n	80037e2 <prvProcessExpiredTimer+0x62>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	699a      	ldr	r2, [r3, #24]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	18d1      	adds	r1, r2, r3
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	683a      	ldr	r2, [r7, #0]
 80037b2:	68f8      	ldr	r0, [r7, #12]
 80037b4:	f000 f8c8 	bl	8003948 <prvInsertTimerInActiveList>
 80037b8:	4603      	mov	r3, r0
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d011      	beq.n	80037e2 <prvProcessExpiredTimer+0x62>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80037be:	2300      	movs	r3, #0
 80037c0:	9300      	str	r3, [sp, #0]
 80037c2:	2300      	movs	r3, #0
 80037c4:	687a      	ldr	r2, [r7, #4]
 80037c6:	2100      	movs	r1, #0
 80037c8:	68f8      	ldr	r0, [r7, #12]
 80037ca:	f7ff ff05 	bl	80035d8 <xTimerGenericCommand>
 80037ce:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d105      	bne.n	80037e2 <prvProcessExpiredTimer+0x62>
 80037d6:	f44f 7202 	mov.w	r2, #520	; 0x208
 80037da:	4907      	ldr	r1, [pc, #28]	; (80037f8 <prvProcessExpiredTimer+0x78>)
 80037dc:	4807      	ldr	r0, [pc, #28]	; (80037fc <prvProcessExpiredTimer+0x7c>)
 80037de:	f002 f92d 	bl	8005a3c <iprintf>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e6:	68f8      	ldr	r0, [r7, #12]
 80037e8:	4798      	blx	r3
}
 80037ea:	bf00      	nop
 80037ec:	3710      	adds	r7, #16
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}
 80037f2:	bf00      	nop
 80037f4:	2000540c 	.word	0x2000540c
 80037f8:	08006a64 	.word	0x08006a64
 80037fc:	08006a7c 	.word	0x08006a7c

08003800 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b084      	sub	sp, #16
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003808:	f107 0308 	add.w	r3, r7, #8
 800380c:	4618      	mov	r0, r3
 800380e:	f000 f857 	bl	80038c0 <prvGetNextExpireTime>
 8003812:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	4619      	mov	r1, r3
 8003818:	68f8      	ldr	r0, [r7, #12]
 800381a:	f000 f803 	bl	8003824 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800381e:	f000 f8d5 	bl	80039cc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003822:	e7f1      	b.n	8003808 <prvTimerTask+0x8>

08003824 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b084      	sub	sp, #16
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
 800382c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800382e:	f7ff f8d5 	bl	80029dc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003832:	f107 0308 	add.w	r3, r7, #8
 8003836:	4618      	mov	r0, r3
 8003838:	f000 f866 	bl	8003908 <prvSampleTimeNow>
 800383c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d130      	bne.n	80038a6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d10a      	bne.n	8003860 <prvProcessTimerOrBlockTask+0x3c>
 800384a:	687a      	ldr	r2, [r7, #4]
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	429a      	cmp	r2, r3
 8003850:	d806      	bhi.n	8003860 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8003852:	f7ff f8d1 	bl	80029f8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003856:	68f9      	ldr	r1, [r7, #12]
 8003858:	6878      	ldr	r0, [r7, #4]
 800385a:	f7ff ff91 	bl	8003780 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800385e:	e024      	b.n	80038aa <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d008      	beq.n	8003878 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003866:	4b13      	ldr	r3, [pc, #76]	; (80038b4 <prvProcessTimerOrBlockTask+0x90>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	2b00      	cmp	r3, #0
 800386e:	bf0c      	ite	eq
 8003870:	2301      	moveq	r3, #1
 8003872:	2300      	movne	r3, #0
 8003874:	b2db      	uxtb	r3, r3
 8003876:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003878:	4b0f      	ldr	r3, [pc, #60]	; (80038b8 <prvProcessTimerOrBlockTask+0x94>)
 800387a:	6818      	ldr	r0, [r3, #0]
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	1ad3      	subs	r3, r2, r3
 8003882:	683a      	ldr	r2, [r7, #0]
 8003884:	4619      	mov	r1, r3
 8003886:	f7fe fd73 	bl	8002370 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800388a:	f7ff f8b5 	bl	80029f8 <xTaskResumeAll>
 800388e:	4603      	mov	r3, r0
 8003890:	2b00      	cmp	r3, #0
 8003892:	d10a      	bne.n	80038aa <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003894:	4b09      	ldr	r3, [pc, #36]	; (80038bc <prvProcessTimerOrBlockTask+0x98>)
 8003896:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800389a:	601a      	str	r2, [r3, #0]
 800389c:	f3bf 8f4f 	dsb	sy
 80038a0:	f3bf 8f6f 	isb	sy
}
 80038a4:	e001      	b.n	80038aa <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80038a6:	f7ff f8a7 	bl	80029f8 <xTaskResumeAll>
}
 80038aa:	bf00      	nop
 80038ac:	3710      	adds	r7, #16
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}
 80038b2:	bf00      	nop
 80038b4:	20005410 	.word	0x20005410
 80038b8:	20005414 	.word	0x20005414
 80038bc:	e000ed04 	.word	0xe000ed04

080038c0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80038c0:	b480      	push	{r7}
 80038c2:	b085      	sub	sp, #20
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80038c8:	4b0e      	ldr	r3, [pc, #56]	; (8003904 <prvGetNextExpireTime+0x44>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	bf0c      	ite	eq
 80038d2:	2301      	moveq	r3, #1
 80038d4:	2300      	movne	r3, #0
 80038d6:	b2db      	uxtb	r3, r3
 80038d8:	461a      	mov	r2, r3
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d105      	bne.n	80038f2 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80038e6:	4b07      	ldr	r3, [pc, #28]	; (8003904 <prvGetNextExpireTime+0x44>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	68db      	ldr	r3, [r3, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	60fb      	str	r3, [r7, #12]
 80038f0:	e001      	b.n	80038f6 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80038f2:	2300      	movs	r3, #0
 80038f4:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80038f6:	68fb      	ldr	r3, [r7, #12]
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	3714      	adds	r7, #20
 80038fc:	46bd      	mov	sp, r7
 80038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003902:	4770      	bx	lr
 8003904:	2000540c 	.word	0x2000540c

08003908 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b084      	sub	sp, #16
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003910:	f7ff f912 	bl	8002b38 <xTaskGetTickCount>
 8003914:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8003916:	4b0b      	ldr	r3, [pc, #44]	; (8003944 <prvSampleTimeNow+0x3c>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	68fa      	ldr	r2, [r7, #12]
 800391c:	429a      	cmp	r2, r3
 800391e:	d205      	bcs.n	800392c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8003920:	f000 f8fa 	bl	8003b18 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2201      	movs	r2, #1
 8003928:	601a      	str	r2, [r3, #0]
 800392a:	e002      	b.n	8003932 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2200      	movs	r2, #0
 8003930:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8003932:	4a04      	ldr	r2, [pc, #16]	; (8003944 <prvSampleTimeNow+0x3c>)
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8003938:	68fb      	ldr	r3, [r7, #12]
}
 800393a:	4618      	mov	r0, r3
 800393c:	3710      	adds	r7, #16
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}
 8003942:	bf00      	nop
 8003944:	2000541c 	.word	0x2000541c

08003948 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b086      	sub	sp, #24
 800394c:	af00      	add	r7, sp, #0
 800394e:	60f8      	str	r0, [r7, #12]
 8003950:	60b9      	str	r1, [r7, #8]
 8003952:	607a      	str	r2, [r7, #4]
 8003954:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8003956:	2300      	movs	r3, #0
 8003958:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	68ba      	ldr	r2, [r7, #8]
 800395e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	68fa      	ldr	r2, [r7, #12]
 8003964:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003966:	68ba      	ldr	r2, [r7, #8]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	429a      	cmp	r2, r3
 800396c:	d812      	bhi.n	8003994 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800396e:	687a      	ldr	r2, [r7, #4]
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	1ad2      	subs	r2, r2, r3
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	699b      	ldr	r3, [r3, #24]
 8003978:	429a      	cmp	r2, r3
 800397a:	d302      	bcc.n	8003982 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800397c:	2301      	movs	r3, #1
 800397e:	617b      	str	r3, [r7, #20]
 8003980:	e01b      	b.n	80039ba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003982:	4b10      	ldr	r3, [pc, #64]	; (80039c4 <prvInsertTimerInActiveList+0x7c>)
 8003984:	681a      	ldr	r2, [r3, #0]
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	3304      	adds	r3, #4
 800398a:	4619      	mov	r1, r3
 800398c:	4610      	mov	r0, r2
 800398e:	f7fd f9df 	bl	8000d50 <vListInsert>
 8003992:	e012      	b.n	80039ba <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003994:	687a      	ldr	r2, [r7, #4]
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	429a      	cmp	r2, r3
 800399a:	d206      	bcs.n	80039aa <prvInsertTimerInActiveList+0x62>
 800399c:	68ba      	ldr	r2, [r7, #8]
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d302      	bcc.n	80039aa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80039a4:	2301      	movs	r3, #1
 80039a6:	617b      	str	r3, [r7, #20]
 80039a8:	e007      	b.n	80039ba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80039aa:	4b07      	ldr	r3, [pc, #28]	; (80039c8 <prvInsertTimerInActiveList+0x80>)
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	3304      	adds	r3, #4
 80039b2:	4619      	mov	r1, r3
 80039b4:	4610      	mov	r0, r2
 80039b6:	f7fd f9cb 	bl	8000d50 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80039ba:	697b      	ldr	r3, [r7, #20]
}
 80039bc:	4618      	mov	r0, r3
 80039be:	3718      	adds	r7, #24
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}
 80039c4:	20005410 	.word	0x20005410
 80039c8:	2000540c 	.word	0x2000540c

080039cc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b08c      	sub	sp, #48	; 0x30
 80039d0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80039d2:	e08b      	b.n	8003aec <prvProcessReceivedCommands+0x120>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	da14      	bge.n	8003a04 <prvProcessReceivedCommands+0x38>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80039da:	f107 0308 	add.w	r3, r7, #8
 80039de:	3304      	adds	r3, #4
 80039e0:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80039e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d105      	bne.n	80039f4 <prvProcessReceivedCommands+0x28>
 80039e8:	f240 22e7 	movw	r2, #743	; 0x2e7
 80039ec:	4947      	ldr	r1, [pc, #284]	; (8003b0c <prvProcessReceivedCommands+0x140>)
 80039ee:	4848      	ldr	r0, [pc, #288]	; (8003b10 <prvProcessReceivedCommands+0x144>)
 80039f0:	f002 f824 	bl	8005a3c <iprintf>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80039f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039fa:	6850      	ldr	r0, [r2, #4]
 80039fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039fe:	6892      	ldr	r2, [r2, #8]
 8003a00:	4611      	mov	r1, r2
 8003a02:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	db70      	blt.n	8003aec <prvProcessReceivedCommands+0x120>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8003a0e:	6a3b      	ldr	r3, [r7, #32]
 8003a10:	695b      	ldr	r3, [r3, #20]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d004      	beq.n	8003a20 <prvProcessReceivedCommands+0x54>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003a16:	6a3b      	ldr	r3, [r7, #32]
 8003a18:	3304      	adds	r3, #4
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f7fd f9d1 	bl	8000dc2 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003a20:	1d3b      	adds	r3, r7, #4
 8003a22:	4618      	mov	r0, r3
 8003a24:	f7ff ff70 	bl	8003908 <prvSampleTimeNow>
 8003a28:	61f8      	str	r0, [r7, #28]

			switch( xMessage.xMessageID )
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	2b09      	cmp	r3, #9
 8003a2e:	d85c      	bhi.n	8003aea <prvProcessReceivedCommands+0x11e>
 8003a30:	a201      	add	r2, pc, #4	; (adr r2, 8003a38 <prvProcessReceivedCommands+0x6c>)
 8003a32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a36:	bf00      	nop
 8003a38:	08003a61 	.word	0x08003a61
 8003a3c:	08003a61 	.word	0x08003a61
 8003a40:	08003a61 	.word	0x08003a61
 8003a44:	08003aed 	.word	0x08003aed
 8003a48:	08003ab5 	.word	0x08003ab5
 8003a4c:	08003ae3 	.word	0x08003ae3
 8003a50:	08003a61 	.word	0x08003a61
 8003a54:	08003a61 	.word	0x08003a61
 8003a58:	08003aed 	.word	0x08003aed
 8003a5c:	08003ab5 	.word	0x08003ab5
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003a60:	68fa      	ldr	r2, [r7, #12]
 8003a62:	6a3b      	ldr	r3, [r7, #32]
 8003a64:	699b      	ldr	r3, [r3, #24]
 8003a66:	18d1      	adds	r1, r2, r3
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	69fa      	ldr	r2, [r7, #28]
 8003a6c:	6a38      	ldr	r0, [r7, #32]
 8003a6e:	f7ff ff6b 	bl	8003948 <prvInsertTimerInActiveList>
 8003a72:	4603      	mov	r3, r0
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d039      	beq.n	8003aec <prvProcessReceivedCommands+0x120>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003a78:	6a3b      	ldr	r3, [r7, #32]
 8003a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a7c:	6a38      	ldr	r0, [r7, #32]
 8003a7e:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003a80:	6a3b      	ldr	r3, [r7, #32]
 8003a82:	69db      	ldr	r3, [r3, #28]
 8003a84:	2b01      	cmp	r3, #1
 8003a86:	d131      	bne.n	8003aec <prvProcessReceivedCommands+0x120>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003a88:	68fa      	ldr	r2, [r7, #12]
 8003a8a:	6a3b      	ldr	r3, [r7, #32]
 8003a8c:	699b      	ldr	r3, [r3, #24]
 8003a8e:	441a      	add	r2, r3
 8003a90:	2300      	movs	r3, #0
 8003a92:	9300      	str	r3, [sp, #0]
 8003a94:	2300      	movs	r3, #0
 8003a96:	2100      	movs	r1, #0
 8003a98:	6a38      	ldr	r0, [r7, #32]
 8003a9a:	f7ff fd9d 	bl	80035d8 <xTimerGenericCommand>
 8003a9e:	61b8      	str	r0, [r7, #24]
							configASSERT( xResult );
 8003aa0:	69bb      	ldr	r3, [r7, #24]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d122      	bne.n	8003aec <prvProcessReceivedCommands+0x120>
 8003aa6:	f240 3221 	movw	r2, #801	; 0x321
 8003aaa:	4918      	ldr	r1, [pc, #96]	; (8003b0c <prvProcessReceivedCommands+0x140>)
 8003aac:	4818      	ldr	r0, [pc, #96]	; (8003b10 <prvProcessReceivedCommands+0x144>)
 8003aae:	f001 ffc5 	bl	8005a3c <iprintf>
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
 8003ab2:	e01b      	b.n	8003aec <prvProcessReceivedCommands+0x120>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003ab4:	68fa      	ldr	r2, [r7, #12]
 8003ab6:	6a3b      	ldr	r3, [r7, #32]
 8003ab8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003aba:	6a3b      	ldr	r3, [r7, #32]
 8003abc:	699b      	ldr	r3, [r3, #24]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d105      	bne.n	8003ace <prvProcessReceivedCommands+0x102>
 8003ac2:	f44f 724e 	mov.w	r2, #824	; 0x338
 8003ac6:	4911      	ldr	r1, [pc, #68]	; (8003b0c <prvProcessReceivedCommands+0x140>)
 8003ac8:	4811      	ldr	r0, [pc, #68]	; (8003b10 <prvProcessReceivedCommands+0x144>)
 8003aca:	f001 ffb7 	bl	8005a3c <iprintf>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003ace:	6a3b      	ldr	r3, [r7, #32]
 8003ad0:	699a      	ldr	r2, [r3, #24]
 8003ad2:	69fb      	ldr	r3, [r7, #28]
 8003ad4:	18d1      	adds	r1, r2, r3
 8003ad6:	69fb      	ldr	r3, [r7, #28]
 8003ad8:	69fa      	ldr	r2, [r7, #28]
 8003ada:	6a38      	ldr	r0, [r7, #32]
 8003adc:	f7ff ff34 	bl	8003948 <prvInsertTimerInActiveList>
					break;
 8003ae0:	e004      	b.n	8003aec <prvProcessReceivedCommands+0x120>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
 8003ae2:	6a38      	ldr	r0, [r7, #32]
 8003ae4:	f7fd fc5c 	bl	80013a0 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8003ae8:	e000      	b.n	8003aec <prvProcessReceivedCommands+0x120>

				default	:
					/* Don't expect to get here. */
					break;
 8003aea:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003aec:	4b09      	ldr	r3, [pc, #36]	; (8003b14 <prvProcessReceivedCommands+0x148>)
 8003aee:	6818      	ldr	r0, [r3, #0]
 8003af0:	f107 0108 	add.w	r1, r7, #8
 8003af4:	2300      	movs	r3, #0
 8003af6:	2200      	movs	r2, #0
 8003af8:	f7fe f8e2 	bl	8001cc0 <xQueueGenericReceive>
 8003afc:	4603      	mov	r3, r0
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	f47f af68 	bne.w	80039d4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8003b04:	bf00      	nop
 8003b06:	3728      	adds	r7, #40	; 0x28
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	08006a64 	.word	0x08006a64
 8003b10:	08006a7c 	.word	0x08006a7c
 8003b14:	20005414 	.word	0x20005414

08003b18 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b088      	sub	sp, #32
 8003b1c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003b1e:	e040      	b.n	8003ba2 <prvSwitchTimerLists+0x8a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003b20:	4b29      	ldr	r3, [pc, #164]	; (8003bc8 <prvSwitchTimerLists+0xb0>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	68db      	ldr	r3, [r3, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003b2a:	4b27      	ldr	r3, [pc, #156]	; (8003bc8 <prvSwitchTimerLists+0xb0>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	68db      	ldr	r3, [r3, #12]
 8003b30:	68db      	ldr	r3, [r3, #12]
 8003b32:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003b34:	693b      	ldr	r3, [r7, #16]
 8003b36:	3304      	adds	r3, #4
 8003b38:	4618      	mov	r0, r3
 8003b3a:	f7fd f942 	bl	8000dc2 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b42:	6938      	ldr	r0, [r7, #16]
 8003b44:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	69db      	ldr	r3, [r3, #28]
 8003b4a:	2b01      	cmp	r3, #1
 8003b4c:	d129      	bne.n	8003ba2 <prvSwitchTimerLists+0x8a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	699a      	ldr	r2, [r3, #24]
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	4413      	add	r3, r2
 8003b56:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
 8003b58:	68fa      	ldr	r2, [r7, #12]
 8003b5a:	697b      	ldr	r3, [r7, #20]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d90e      	bls.n	8003b7e <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	68fa      	ldr	r2, [r7, #12]
 8003b64:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	693a      	ldr	r2, [r7, #16]
 8003b6a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003b6c:	4b16      	ldr	r3, [pc, #88]	; (8003bc8 <prvSwitchTimerLists+0xb0>)
 8003b6e:	681a      	ldr	r2, [r3, #0]
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	3304      	adds	r3, #4
 8003b74:	4619      	mov	r1, r3
 8003b76:	4610      	mov	r0, r2
 8003b78:	f7fd f8ea 	bl	8000d50 <vListInsert>
 8003b7c:	e011      	b.n	8003ba2 <prvSwitchTimerLists+0x8a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003b7e:	2300      	movs	r3, #0
 8003b80:	9300      	str	r3, [sp, #0]
 8003b82:	2300      	movs	r3, #0
 8003b84:	697a      	ldr	r2, [r7, #20]
 8003b86:	2100      	movs	r1, #0
 8003b88:	6938      	ldr	r0, [r7, #16]
 8003b8a:	f7ff fd25 	bl	80035d8 <xTimerGenericCommand>
 8003b8e:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d105      	bne.n	8003ba2 <prvSwitchTimerLists+0x8a>
 8003b96:	f240 3292 	movw	r2, #914	; 0x392
 8003b9a:	490c      	ldr	r1, [pc, #48]	; (8003bcc <prvSwitchTimerLists+0xb4>)
 8003b9c:	480c      	ldr	r0, [pc, #48]	; (8003bd0 <prvSwitchTimerLists+0xb8>)
 8003b9e:	f001 ff4d 	bl	8005a3c <iprintf>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003ba2:	4b09      	ldr	r3, [pc, #36]	; (8003bc8 <prvSwitchTimerLists+0xb0>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d1b9      	bne.n	8003b20 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8003bac:	4b06      	ldr	r3, [pc, #24]	; (8003bc8 <prvSwitchTimerLists+0xb0>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
 8003bb2:	4b08      	ldr	r3, [pc, #32]	; (8003bd4 <prvSwitchTimerLists+0xbc>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a04      	ldr	r2, [pc, #16]	; (8003bc8 <prvSwitchTimerLists+0xb0>)
 8003bb8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8003bba:	4a06      	ldr	r2, [pc, #24]	; (8003bd4 <prvSwitchTimerLists+0xbc>)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6013      	str	r3, [r2, #0]
}
 8003bc0:	bf00      	nop
 8003bc2:	3718      	adds	r7, #24
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bd80      	pop	{r7, pc}
 8003bc8:	2000540c 	.word	0x2000540c
 8003bcc:	08006a64 	.word	0x08006a64
 8003bd0:	08006a7c 	.word	0x08006a7c
 8003bd4:	20005410 	.word	0x20005410

08003bd8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8003bdc:	f7fd fa1c 	bl	8001018 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8003be0:	4b12      	ldr	r3, [pc, #72]	; (8003c2c <prvCheckForValidListAndQueue+0x54>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d11d      	bne.n	8003c24 <prvCheckForValidListAndQueue+0x4c>
		{
			vListInitialise( &xActiveTimerList1 );
 8003be8:	4811      	ldr	r0, [pc, #68]	; (8003c30 <prvCheckForValidListAndQueue+0x58>)
 8003bea:	f7fd f860 	bl	8000cae <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8003bee:	4811      	ldr	r0, [pc, #68]	; (8003c34 <prvCheckForValidListAndQueue+0x5c>)
 8003bf0:	f7fd f85d 	bl	8000cae <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8003bf4:	4b10      	ldr	r3, [pc, #64]	; (8003c38 <prvCheckForValidListAndQueue+0x60>)
 8003bf6:	4a0e      	ldr	r2, [pc, #56]	; (8003c30 <prvCheckForValidListAndQueue+0x58>)
 8003bf8:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8003bfa:	4b10      	ldr	r3, [pc, #64]	; (8003c3c <prvCheckForValidListAndQueue+0x64>)
 8003bfc:	4a0d      	ldr	r2, [pc, #52]	; (8003c34 <prvCheckForValidListAndQueue+0x5c>)
 8003bfe:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8003c00:	2200      	movs	r2, #0
 8003c02:	2110      	movs	r1, #16
 8003c04:	2005      	movs	r0, #5
 8003c06:	f7fd fd4b 	bl	80016a0 <xQueueGenericCreate>
 8003c0a:	4602      	mov	r2, r0
 8003c0c:	4b07      	ldr	r3, [pc, #28]	; (8003c2c <prvCheckForValidListAndQueue+0x54>)
 8003c0e:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8003c10:	4b06      	ldr	r3, [pc, #24]	; (8003c2c <prvCheckForValidListAndQueue+0x54>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d005      	beq.n	8003c24 <prvCheckForValidListAndQueue+0x4c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003c18:	4b04      	ldr	r3, [pc, #16]	; (8003c2c <prvCheckForValidListAndQueue+0x54>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4908      	ldr	r1, [pc, #32]	; (8003c40 <prvCheckForValidListAndQueue+0x68>)
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f7fe fb76 	bl	8002310 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003c24:	f7fd fa24 	bl	8001070 <vPortExitCritical>
}
 8003c28:	bf00      	nop
 8003c2a:	bd80      	pop	{r7, pc}
 8003c2c:	20005414 	.word	0x20005414
 8003c30:	200053e4 	.word	0x200053e4
 8003c34:	200053f8 	.word	0x200053f8
 8003c38:	2000540c 	.word	0x2000540c
 8003c3c:	20005410 	.word	0x20005410
 8003c40:	08006a8c 	.word	0x08006a8c

08003c44 <LED_Init>:
////////////////////////////////////////////////////////////////////////////////// 	 

//PF9PF10.		    
//LED IO
void LED_Init(void)
{    	 
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b082      	sub	sp, #8
 8003c48:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef  GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);	//GPIOF
 8003c4a:	2101      	movs	r1, #1
 8003c4c:	2020      	movs	r0, #32
 8003c4e:	f7fc fd55 	bl	80006fc <RCC_AHB1PeriphClockCmd>

	//GPIOF9,F10
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10;	//LED0LED1IO
 8003c52:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003c56:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;			//
 8003c58:	2301      	movs	r3, #1
 8003c5a:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;			//
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;		//100MHz
 8003c60:	2303      	movs	r3, #3
 8003c62:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;			//
 8003c64:	2301      	movs	r3, #1
 8003c66:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOF, &GPIO_InitStructure);					//GPIO
 8003c68:	463b      	mov	r3, r7
 8003c6a:	4619      	mov	r1, r3
 8003c6c:	4805      	ldr	r0, [pc, #20]	; (8003c84 <LED_Init+0x40>)
 8003c6e:	f7fc fbb7 	bl	80003e0 <GPIO_Init>
	GPIO_SetBits(GPIOF,GPIO_Pin_9 | GPIO_Pin_10);			//GPIOF9,F10
 8003c72:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003c76:	4803      	ldr	r0, [pc, #12]	; (8003c84 <LED_Init+0x40>)
 8003c78:	f7fc fc40 	bl	80004fc <GPIO_SetBits>

}
 8003c7c:	bf00      	nop
 8003c7e:	3708      	adds	r7, #8
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd80      	pop	{r7, pc}
 8003c84:	40021400 	.word	0x40021400

08003c88 <TIM3_Int_Init>:
//psc
//:Tout=((arr+1)*(psc+1))/Ft us.
//Ft=,:Mhz
//3!
void TIM3_Int_Init(u16 arr,u16 psc)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b086      	sub	sp, #24
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	4603      	mov	r3, r0
 8003c90:	460a      	mov	r2, r1
 8003c92:	80fb      	strh	r3, [r7, #6]
 8003c94:	4613      	mov	r3, r2
 8003c96:	80bb      	strh	r3, [r7, #4]
	TIM_TimeBaseInitTypeDef TIM_TimeBaseInitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;
	
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3,ENABLE);  ///TIM3
 8003c98:	2101      	movs	r1, #1
 8003c9a:	2002      	movs	r0, #2
 8003c9c:	f7fc fd4e 	bl	800073c <RCC_APB1PeriphClockCmd>
	
	TIM_TimeBaseInitStructure.TIM_Period = arr; 	//
 8003ca0:	88fb      	ldrh	r3, [r7, #6]
 8003ca2:	613b      	str	r3, [r7, #16]
	TIM_TimeBaseInitStructure.TIM_Prescaler=psc;  //
 8003ca4:	88bb      	ldrh	r3, [r7, #4]
 8003ca6:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseInitStructure.TIM_CounterMode=TIM_CounterMode_Up; //
 8003ca8:	2300      	movs	r3, #0
 8003caa:	81fb      	strh	r3, [r7, #14]
	TIM_TimeBaseInitStructure.TIM_ClockDivision=TIM_CKD_DIV1; 
 8003cac:	2300      	movs	r3, #0
 8003cae:	82bb      	strh	r3, [r7, #20]
	
	TIM_TimeBaseInit(TIM3,&TIM_TimeBaseInitStructure);//TIM3
 8003cb0:	f107 030c 	add.w	r3, r7, #12
 8003cb4:	4619      	mov	r1, r3
 8003cb6:	480e      	ldr	r0, [pc, #56]	; (8003cf0 <TIM3_Int_Init+0x68>)
 8003cb8:	f7fc fd80 	bl	80007bc <TIM_TimeBaseInit>
	
	TIM_ITConfig(TIM3,TIM_IT_Update,ENABLE); //3
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	2101      	movs	r1, #1
 8003cc0:	480b      	ldr	r0, [pc, #44]	; (8003cf0 <TIM3_Int_Init+0x68>)
 8003cc2:	f7fc fe07 	bl	80008d4 <TIM_ITConfig>
	TIM_Cmd(TIM3,ENABLE); //3
 8003cc6:	2101      	movs	r1, #1
 8003cc8:	4809      	ldr	r0, [pc, #36]	; (8003cf0 <TIM3_Int_Init+0x68>)
 8003cca:	f7fc fde3 	bl	8000894 <TIM_Cmd>
	
	NVIC_InitStructure.NVIC_IRQChannel=TIM3_IRQn; //3
 8003cce:	231d      	movs	r3, #29
 8003cd0:	723b      	strb	r3, [r7, #8]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority=0x04; //4
 8003cd2:	2304      	movs	r3, #4
 8003cd4:	727b      	strb	r3, [r7, #9]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority=0x00; //0
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	72bb      	strb	r3, [r7, #10]
	NVIC_InitStructure.NVIC_IRQChannelCmd=ENABLE;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	72fb      	strb	r3, [r7, #11]
	NVIC_Init(&NVIC_InitStructure);
 8003cde:	f107 0308 	add.w	r3, r7, #8
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f7fc fafe 	bl	80002e4 <NVIC_Init>
}
 8003ce8:	bf00      	nop
 8003cea:	3718      	adds	r7, #24
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}
 8003cf0:	40000400 	.word	0x40000400

08003cf4 <TIM5_Int_Init>:
//psc
//:Tout=((arr+1)*(psc+1))/Ft us.
//Ft=,:Mhz
//5!
void TIM5_Int_Init(u16 arr,u16 psc)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b086      	sub	sp, #24
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	460a      	mov	r2, r1
 8003cfe:	80fb      	strh	r3, [r7, #6]
 8003d00:	4613      	mov	r3, r2
 8003d02:	80bb      	strh	r3, [r7, #4]
	TIM_TimeBaseInitTypeDef TIM_TimeBaseInitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;
	
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5,ENABLE);	//TIM5
 8003d04:	2101      	movs	r1, #1
 8003d06:	2008      	movs	r0, #8
 8003d08:	f7fc fd18 	bl	800073c <RCC_APB1PeriphClockCmd>
	
	TIM_TimeBaseInitStructure.TIM_Period = arr; 		//
 8003d0c:	88fb      	ldrh	r3, [r7, #6]
 8003d0e:	613b      	str	r3, [r7, #16]
	TIM_TimeBaseInitStructure.TIM_Prescaler=psc;  		//
 8003d10:	88bb      	ldrh	r3, [r7, #4]
 8003d12:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseInitStructure.TIM_CounterMode=TIM_CounterMode_Up; //
 8003d14:	2300      	movs	r3, #0
 8003d16:	81fb      	strh	r3, [r7, #14]
	TIM_TimeBaseInitStructure.TIM_ClockDivision=TIM_CKD_DIV1; 
 8003d18:	2300      	movs	r3, #0
 8003d1a:	82bb      	strh	r3, [r7, #20]
	
	TIM_TimeBaseInit(TIM5,&TIM_TimeBaseInitStructure);	//TIM5
 8003d1c:	f107 030c 	add.w	r3, r7, #12
 8003d20:	4619      	mov	r1, r3
 8003d22:	480e      	ldr	r0, [pc, #56]	; (8003d5c <TIM5_Int_Init+0x68>)
 8003d24:	f7fc fd4a 	bl	80007bc <TIM_TimeBaseInit>
	
	TIM_ITConfig(TIM5,TIM_IT_Update,ENABLE); 			//5
 8003d28:	2201      	movs	r2, #1
 8003d2a:	2101      	movs	r1, #1
 8003d2c:	480b      	ldr	r0, [pc, #44]	; (8003d5c <TIM5_Int_Init+0x68>)
 8003d2e:	f7fc fdd1 	bl	80008d4 <TIM_ITConfig>
	TIM_Cmd(TIM5,ENABLE); 								//5
 8003d32:	2101      	movs	r1, #1
 8003d34:	4809      	ldr	r0, [pc, #36]	; (8003d5c <TIM5_Int_Init+0x68>)
 8003d36:	f7fc fdad 	bl	8000894 <TIM_Cmd>
	
	NVIC_InitStructure.NVIC_IRQChannel=TIM5_IRQn; 		//5
 8003d3a:	2332      	movs	r3, #50	; 0x32
 8003d3c:	723b      	strb	r3, [r7, #8]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority=0x05; 	//5
 8003d3e:	2305      	movs	r3, #5
 8003d40:	727b      	strb	r3, [r7, #9]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority=0x00; 		//0
 8003d42:	2300      	movs	r3, #0
 8003d44:	72bb      	strb	r3, [r7, #10]
	NVIC_InitStructure.NVIC_IRQChannelCmd=ENABLE;
 8003d46:	2301      	movs	r3, #1
 8003d48:	72fb      	strb	r3, [r7, #11]
	NVIC_Init(&NVIC_InitStructure);
 8003d4a:	f107 0308 	add.w	r3, r7, #8
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f7fc fac8 	bl	80002e4 <NVIC_Init>
}
 8003d54:	bf00      	nop
 8003d56:	3718      	adds	r7, #24
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bd80      	pop	{r7, pc}
 8003d5c:	40000c00 	.word	0x40000c00

08003d60 <TIM3_IRQHandler>:

//3
void TIM3_IRQHandler(void)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	af00      	add	r7, sp, #0
	if(TIM_GetITStatus(TIM3,TIM_IT_Update)==SET) //
 8003d64:	2101      	movs	r1, #1
 8003d66:	4807      	ldr	r0, [pc, #28]	; (8003d84 <TIM3_IRQHandler+0x24>)
 8003d68:	f7fc fdd8 	bl	800091c <TIM_GetITStatus>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d102      	bne.n	8003d78 <TIM3_IRQHandler+0x18>
	{
		printf("TIM3.......\r\n");
 8003d72:	4805      	ldr	r0, [pc, #20]	; (8003d88 <TIM3_IRQHandler+0x28>)
 8003d74:	f001 fed6 	bl	8005b24 <puts>
	}
	TIM_ClearITPendingBit(TIM3,TIM_IT_Update);  //
 8003d78:	2101      	movs	r1, #1
 8003d7a:	4802      	ldr	r0, [pc, #8]	; (8003d84 <TIM3_IRQHandler+0x24>)
 8003d7c:	f7fc fdf8 	bl	8000970 <TIM_ClearITPendingBit>
}
 8003d80:	bf00      	nop
 8003d82:	bd80      	pop	{r7, pc}
 8003d84:	40000400 	.word	0x40000400
 8003d88:	08006a94 	.word	0x08006a94

08003d8c <TIM5_IRQHandler>:


//5
void TIM5_IRQHandler(void)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	af00      	add	r7, sp, #0
	if(TIM_GetITStatus(TIM5,TIM_IT_Update)==SET) //
 8003d90:	2101      	movs	r1, #1
 8003d92:	4807      	ldr	r0, [pc, #28]	; (8003db0 <TIM5_IRQHandler+0x24>)
 8003d94:	f7fc fdc2 	bl	800091c <TIM_GetITStatus>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	2b01      	cmp	r3, #1
 8003d9c:	d102      	bne.n	8003da4 <TIM5_IRQHandler+0x18>
	{
		printf("TIM5.......\r\n");
 8003d9e:	4805      	ldr	r0, [pc, #20]	; (8003db4 <TIM5_IRQHandler+0x28>)
 8003da0:	f001 fec0 	bl	8005b24 <puts>
	}
	TIM_ClearITPendingBit(TIM5,TIM_IT_Update);  //
 8003da4:	2101      	movs	r1, #1
 8003da6:	4802      	ldr	r0, [pc, #8]	; (8003db0 <TIM5_IRQHandler+0x24>)
 8003da8:	f7fc fde2 	bl	8000970 <TIM_ClearITPendingBit>
}
 8003dac:	bf00      	nop
 8003dae:	bd80      	pop	{r7, pc}
 8003db0:	40000c00 	.word	0x40000c00
 8003db4:	08006aa8 	.word	0x08006aa8

08003db8 <SysTick_Handler>:
 
extern void xPortSysTickHandler(void);
 
//systick,OS
void SysTick_Handler(void)
{	
 8003db8:	b580      	push	{r7, lr}
 8003dba:	af00      	add	r7, sp, #0
    if(xTaskGetSchedulerState()!=taskSCHEDULER_NOT_STARTED)//
 8003dbc:	f7ff fa32 	bl	8003224 <xTaskGetSchedulerState>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	d001      	beq.n	8003dca <SysTick_Handler+0x12>
    {
        xPortSysTickHandler();	
 8003dc6:	f7fd f9af 	bl	8001128 <xPortSysTickHandler>
    }
}
 8003dca:	bf00      	nop
 8003dcc:	bd80      	pop	{r7, pc}
	...

08003dd0 <delay_init>:
//
//SYSTICKAHBSYSTICKAHB/8
//FreeRTOSSYSTICKAHB
//SYSCLK:
void delay_init(u8 SYSCLK)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b084      	sub	sp, #16
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	71fb      	strb	r3, [r7, #7]
	u32 reload;
 	SysTick_CLKSourceConfig(SysTick_CLKSource_HCLK); 
 8003dda:	2004      	movs	r0, #4
 8003ddc:	f7fc fae4 	bl	80003a8 <SysTick_CLKSourceConfig>
	fac_us=SYSCLK;							//OS,fac_us
 8003de0:	4a10      	ldr	r2, [pc, #64]	; (8003e24 <delay_init+0x54>)
 8003de2:	79fb      	ldrb	r3, [r7, #7]
 8003de4:	7013      	strb	r3, [r2, #0]
	reload=SYSCLK;							// M	   
 8003de6:	79fb      	ldrb	r3, [r7, #7]
 8003de8:	60fb      	str	r3, [r7, #12]
	reload*=1000000/configTICK_RATE_HZ;		//delay_ostickspersec
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003df0:	fb02 f303 	mul.w	r3, r2, r3
 8003df4:	60fb      	str	r3, [r7, #12]
											//reload24,:16777216,168M,0.0998s	
	fac_ms=1000/configTICK_RATE_HZ;			//OS	   
 8003df6:	4b0c      	ldr	r3, [pc, #48]	; (8003e28 <delay_init+0x58>)
 8003df8:	2201      	movs	r2, #1
 8003dfa:	801a      	strh	r2, [r3, #0]
	SysTick->CTRL|=SysTick_CTRL_TICKINT_Msk;//SYSTICK
 8003dfc:	4a0b      	ldr	r2, [pc, #44]	; (8003e2c <delay_init+0x5c>)
 8003dfe:	4b0b      	ldr	r3, [pc, #44]	; (8003e2c <delay_init+0x5c>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f043 0302 	orr.w	r3, r3, #2
 8003e06:	6013      	str	r3, [r2, #0]
	SysTick->LOAD=reload; 					//1/configTICK_RATE_HZ	
 8003e08:	4a08      	ldr	r2, [pc, #32]	; (8003e2c <delay_init+0x5c>)
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	6053      	str	r3, [r2, #4]
	SysTick->CTRL|=SysTick_CTRL_ENABLE_Msk; //SYSTICK     
 8003e0e:	4a07      	ldr	r2, [pc, #28]	; (8003e2c <delay_init+0x5c>)
 8003e10:	4b06      	ldr	r3, [pc, #24]	; (8003e2c <delay_init+0x5c>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f043 0301 	orr.w	r3, r3, #1
 8003e18:	6013      	str	r3, [r2, #0]
}								    
 8003e1a:	bf00      	nop
 8003e1c:	3710      	adds	r7, #16
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop
 8003e24:	20005420 	.word	0x20005420
 8003e28:	20005422 	.word	0x20005422
 8003e2c:	e000e010 	.word	0xe000e010

08003e30 <delay_us>:

//nus
//nus:us.	
//nus:0~204522252(2^32/fac_us@fac_us=168)	    								   
void delay_us(u32 nus)
{		
 8003e30:	b480      	push	{r7}
 8003e32:	b089      	sub	sp, #36	; 0x24
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
	u32 ticks;
	u32 told,tnow,tcnt=0;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	61bb      	str	r3, [r7, #24]
	u32 reload=SysTick->LOAD;				//LOAD	    	 
 8003e3c:	4b1a      	ldr	r3, [pc, #104]	; (8003ea8 <delay_us+0x78>)
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	617b      	str	r3, [r7, #20]
	ticks=nus*fac_us; 						// 
 8003e42:	4b1a      	ldr	r3, [pc, #104]	; (8003eac <delay_us+0x7c>)
 8003e44:	781b      	ldrb	r3, [r3, #0]
 8003e46:	461a      	mov	r2, r3
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	fb03 f302 	mul.w	r3, r3, r2
 8003e4e:	613b      	str	r3, [r7, #16]
	told=SysTick->VAL;        				//
 8003e50:	4b15      	ldr	r3, [pc, #84]	; (8003ea8 <delay_us+0x78>)
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	61fb      	str	r3, [r7, #28]
	while(1)
	{
		tnow=SysTick->VAL;	
 8003e56:	4b14      	ldr	r3, [pc, #80]	; (8003ea8 <delay_us+0x78>)
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	60fb      	str	r3, [r7, #12]
		if(tnow!=told)
 8003e5c:	68fa      	ldr	r2, [r7, #12]
 8003e5e:	69fb      	ldr	r3, [r7, #28]
 8003e60:	429a      	cmp	r2, r3
 8003e62:	d0f8      	beq.n	8003e56 <delay_us+0x26>
		{	    
			if(tnow<told)tcnt+=told-tnow;	//SYSTICK.
 8003e64:	68fa      	ldr	r2, [r7, #12]
 8003e66:	69fb      	ldr	r3, [r7, #28]
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	d206      	bcs.n	8003e7a <delay_us+0x4a>
 8003e6c:	69fa      	ldr	r2, [r7, #28]
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	69ba      	ldr	r2, [r7, #24]
 8003e74:	4413      	add	r3, r2
 8003e76:	61bb      	str	r3, [r7, #24]
 8003e78:	e007      	b.n	8003e8a <delay_us+0x5a>
			else tcnt+=reload-tnow+told;	    
 8003e7a:	697a      	ldr	r2, [r7, #20]
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	1ad2      	subs	r2, r2, r3
 8003e80:	69fb      	ldr	r3, [r7, #28]
 8003e82:	4413      	add	r3, r2
 8003e84:	69ba      	ldr	r2, [r7, #24]
 8003e86:	4413      	add	r3, r2
 8003e88:	61bb      	str	r3, [r7, #24]
			told=tnow;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	61fb      	str	r3, [r7, #28]
			if(tcnt>=ticks)break;			///,.
 8003e8e:	69ba      	ldr	r2, [r7, #24]
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	429a      	cmp	r2, r3
 8003e94:	d200      	bcs.n	8003e98 <delay_us+0x68>
		tnow=SysTick->VAL;	
 8003e96:	e7de      	b.n	8003e56 <delay_us+0x26>
			if(tcnt>=ticks)break;			///,.
 8003e98:	bf00      	nop
		}  
	};										    
}  
 8003e9a:	bf00      	nop
 8003e9c:	3724      	adds	r7, #36	; 0x24
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr
 8003ea6:	bf00      	nop
 8003ea8:	e000e010 	.word	0xe000e010
 8003eac:	20005420 	.word	0x20005420

08003eb0 <delay_xms>:
}

//nms,
//nms:ms
void delay_xms(u32 nms)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b084      	sub	sp, #16
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
	u32 i;
	for(i=0;i<nms;i++) delay_us(1000);
 8003eb8:	2300      	movs	r3, #0
 8003eba:	60fb      	str	r3, [r7, #12]
 8003ebc:	e006      	b.n	8003ecc <delay_xms+0x1c>
 8003ebe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003ec2:	f7ff ffb5 	bl	8003e30 <delay_us>
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	3301      	adds	r3, #1
 8003eca:	60fb      	str	r3, [r7, #12]
 8003ecc:	68fa      	ldr	r2, [r7, #12]
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d3f4      	bcc.n	8003ebe <delay_xms+0xe>
}
 8003ed4:	bf00      	nop
 8003ed6:	3710      	adds	r7, #16
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}

08003edc <uart_init>:
//bit13~0	
u16 USART_RX_STA=0;       //	

//IO 1 
//bound:
void uart_init(u32 bound){
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b08a      	sub	sp, #40	; 0x28
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
	//GPIO
	GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;
	
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE); //GPIOA
 8003ee4:	2101      	movs	r1, #1
 8003ee6:	2001      	movs	r0, #1
 8003ee8:	f7fc fc08 	bl	80006fc <RCC_AHB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1,ENABLE);//USART1
 8003eec:	2101      	movs	r1, #1
 8003eee:	2010      	movs	r0, #16
 8003ef0:	f7fc fc44 	bl	800077c <RCC_APB2PeriphClockCmd>
 
	//1
	GPIO_PinAFConfig(GPIOA,GPIO_PinSource9,GPIO_AF_USART1); //GPIOA9USART1
 8003ef4:	2207      	movs	r2, #7
 8003ef6:	2109      	movs	r1, #9
 8003ef8:	4824      	ldr	r0, [pc, #144]	; (8003f8c <uart_init+0xb0>)
 8003efa:	f7fc fb0e 	bl	800051a <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA,GPIO_PinSource10,GPIO_AF_USART1); //GPIOA10USART1
 8003efe:	2207      	movs	r2, #7
 8003f00:	210a      	movs	r1, #10
 8003f02:	4822      	ldr	r0, [pc, #136]	; (8003f8c <uart_init+0xb0>)
 8003f04:	f7fc fb09 	bl	800051a <GPIO_PinAFConfig>
	
	//USART1
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10; //GPIOA9GPIOA10
 8003f08:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003f0c:	623b      	str	r3, [r7, #32]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;//
 8003f0e:	2302      	movs	r3, #2
 8003f10:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;	//50MHz
 8003f14:	2302      	movs	r3, #2
 8003f16:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP; //
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP; //
 8003f20:	2301      	movs	r3, #1
 8003f22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	GPIO_Init(GPIOA,&GPIO_InitStructure); //PA9PA10
 8003f26:	f107 0320 	add.w	r3, r7, #32
 8003f2a:	4619      	mov	r1, r3
 8003f2c:	4817      	ldr	r0, [pc, #92]	; (8003f8c <uart_init+0xb0>)
 8003f2e:	f7fc fa57 	bl	80003e0 <GPIO_Init>

   //USART1 
	USART_InitStructure.USART_BaudRate = bound;//
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	613b      	str	r3, [r7, #16]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;//8
 8003f36:	2300      	movs	r3, #0
 8003f38:	82bb      	strh	r3, [r7, #20]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;//
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	82fb      	strh	r3, [r7, #22]
	USART_InitStructure.USART_Parity = USART_Parity_No;//
 8003f3e:	2300      	movs	r3, #0
 8003f40:	833b      	strh	r3, [r7, #24]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;//
 8003f42:	2300      	movs	r3, #0
 8003f44:	83bb      	strh	r3, [r7, #28]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;	//
 8003f46:	230c      	movs	r3, #12
 8003f48:	837b      	strh	r3, [r7, #26]
	USART_Init(USART1, &USART_InitStructure); //1
 8003f4a:	f107 0310 	add.w	r3, r7, #16
 8003f4e:	4619      	mov	r1, r3
 8003f50:	480f      	ldr	r0, [pc, #60]	; (8003f90 <uart_init+0xb4>)
 8003f52:	f7fc fd1f 	bl	8000994 <USART_Init>
	
	USART_Cmd(USART1, ENABLE);  //1 
 8003f56:	2101      	movs	r1, #1
 8003f58:	480d      	ldr	r0, [pc, #52]	; (8003f90 <uart_init+0xb4>)
 8003f5a:	f7fc fdd5 	bl	8000b08 <USART_Cmd>
	
	//USART_ClearFlag(USART1, USART_FLAG_TC);
	
#if EN_USART1_RX	
	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);//
 8003f5e:	2201      	movs	r2, #1
 8003f60:	f240 5125 	movw	r1, #1317	; 0x525
 8003f64:	480a      	ldr	r0, [pc, #40]	; (8003f90 <uart_init+0xb4>)
 8003f66:	f7fc fdff 	bl	8000b68 <USART_ITConfig>

	//Usart1 NVIC 
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;//1
 8003f6a:	2325      	movs	r3, #37	; 0x25
 8003f6c:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority=3;//3
 8003f6e:	2303      	movs	r3, #3
 8003f70:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority =3;		//3
 8003f72:	2303      	movs	r3, #3
 8003f74:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;			//IRQ
 8003f76:	2301      	movs	r3, #1
 8003f78:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVIC_InitStructure);	//VIC
 8003f7a:	f107 030c 	add.w	r3, r7, #12
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f7fc f9b0 	bl	80002e4 <NVIC_Init>

#endif
	
}
 8003f84:	bf00      	nop
 8003f86:	3728      	adds	r7, #40	; 0x28
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bd80      	pop	{r7, pc}
 8003f8c:	40020000 	.word	0x40020000
 8003f90:	40011000 	.word	0x40011000

08003f94 <USART1_IRQHandler>:


void USART1_IRQHandler(void)                	//1
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b082      	sub	sp, #8
 8003f98:	af00      	add	r7, sp, #0
	u8 Res;
	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET)  //(0x0d 0x0a)
 8003f9a:	f240 5125 	movw	r1, #1317	; 0x525
 8003f9e:	4825      	ldr	r0, [pc, #148]	; (8004034 <USART1_IRQHandler+0xa0>)
 8003fa0:	f7fc fe2a 	bl	8000bf8 <USART_GetITStatus>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d03f      	beq.n	800402a <USART1_IRQHandler+0x96>
	{
		Res =USART_ReceiveData(USART1);//(USART1->DR);	//
 8003faa:	4822      	ldr	r0, [pc, #136]	; (8004034 <USART1_IRQHandler+0xa0>)
 8003fac:	f7fc fdcc 	bl	8000b48 <USART_ReceiveData>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	71fb      	strb	r3, [r7, #7]
		
		if((USART_RX_STA&0x8000)==0)//
 8003fb4:	4b20      	ldr	r3, [pc, #128]	; (8004038 <USART1_IRQHandler+0xa4>)
 8003fb6:	881b      	ldrh	r3, [r3, #0]
 8003fb8:	b21b      	sxth	r3, r3
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	db35      	blt.n	800402a <USART1_IRQHandler+0x96>
		{
			if(USART_RX_STA&0x4000)//0x0d
 8003fbe:	4b1e      	ldr	r3, [pc, #120]	; (8004038 <USART1_IRQHandler+0xa4>)
 8003fc0:	881b      	ldrh	r3, [r3, #0]
 8003fc2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d010      	beq.n	8003fec <USART1_IRQHandler+0x58>
			{
				if(Res!=0x0a)USART_RX_STA=0;//,
 8003fca:	79fb      	ldrb	r3, [r7, #7]
 8003fcc:	2b0a      	cmp	r3, #10
 8003fce:	d003      	beq.n	8003fd8 <USART1_IRQHandler+0x44>
 8003fd0:	4b19      	ldr	r3, [pc, #100]	; (8004038 <USART1_IRQHandler+0xa4>)
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	801a      	strh	r2, [r3, #0]
					if(USART_RX_STA>(USART_REC_LEN-1))USART_RX_STA=0;//,	  
				}		 
			}
		}   		 
  } 
} 
 8003fd6:	e028      	b.n	800402a <USART1_IRQHandler+0x96>
				else USART_RX_STA|=0x8000;	// 
 8003fd8:	4b17      	ldr	r3, [pc, #92]	; (8004038 <USART1_IRQHandler+0xa4>)
 8003fda:	881b      	ldrh	r3, [r3, #0]
 8003fdc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003fe0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003fe4:	b29a      	uxth	r2, r3
 8003fe6:	4b14      	ldr	r3, [pc, #80]	; (8004038 <USART1_IRQHandler+0xa4>)
 8003fe8:	801a      	strh	r2, [r3, #0]
} 
 8003fea:	e01e      	b.n	800402a <USART1_IRQHandler+0x96>
				if(Res==0x0d)USART_RX_STA|=0x4000;
 8003fec:	79fb      	ldrb	r3, [r7, #7]
 8003fee:	2b0d      	cmp	r3, #13
 8003ff0:	d107      	bne.n	8004002 <USART1_IRQHandler+0x6e>
 8003ff2:	4b11      	ldr	r3, [pc, #68]	; (8004038 <USART1_IRQHandler+0xa4>)
 8003ff4:	881b      	ldrh	r3, [r3, #0]
 8003ff6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ffa:	b29a      	uxth	r2, r3
 8003ffc:	4b0e      	ldr	r3, [pc, #56]	; (8004038 <USART1_IRQHandler+0xa4>)
 8003ffe:	801a      	strh	r2, [r3, #0]
} 
 8004000:	e013      	b.n	800402a <USART1_IRQHandler+0x96>
					USART_RX_BUF[USART_RX_STA&0X3FFF]=Res ;
 8004002:	4b0d      	ldr	r3, [pc, #52]	; (8004038 <USART1_IRQHandler+0xa4>)
 8004004:	881b      	ldrh	r3, [r3, #0]
 8004006:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800400a:	490c      	ldr	r1, [pc, #48]	; (800403c <USART1_IRQHandler+0xa8>)
 800400c:	79fa      	ldrb	r2, [r7, #7]
 800400e:	54ca      	strb	r2, [r1, r3]
					USART_RX_STA++;
 8004010:	4b09      	ldr	r3, [pc, #36]	; (8004038 <USART1_IRQHandler+0xa4>)
 8004012:	881b      	ldrh	r3, [r3, #0]
 8004014:	3301      	adds	r3, #1
 8004016:	b29a      	uxth	r2, r3
 8004018:	4b07      	ldr	r3, [pc, #28]	; (8004038 <USART1_IRQHandler+0xa4>)
 800401a:	801a      	strh	r2, [r3, #0]
					if(USART_RX_STA>(USART_REC_LEN-1))USART_RX_STA=0;//,	  
 800401c:	4b06      	ldr	r3, [pc, #24]	; (8004038 <USART1_IRQHandler+0xa4>)
 800401e:	881b      	ldrh	r3, [r3, #0]
 8004020:	2bc7      	cmp	r3, #199	; 0xc7
 8004022:	d902      	bls.n	800402a <USART1_IRQHandler+0x96>
 8004024:	4b04      	ldr	r3, [pc, #16]	; (8004038 <USART1_IRQHandler+0xa4>)
 8004026:	2200      	movs	r2, #0
 8004028:	801a      	strh	r2, [r3, #0]
} 
 800402a:	bf00      	nop
 800402c:	3708      	adds	r7, #8
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}
 8004032:	bf00      	nop
 8004034:	40011000 	.word	0x40011000
 8004038:	20005424 	.word	0x20005424
 800403c:	20005b70 	.word	0x20005b70

08004040 <_DoInit>:
*
*/
#define INIT()  do {                                            \
                  if (_SEGGER_RTT.acID[0] == '\0') { _DoInit(); }  \
                } while (0)
static void _DoInit(void) {
 8004040:	b480      	push	{r7}
 8004042:	b083      	sub	sp, #12
 8004044:	af00      	add	r7, sp, #0
  SEGGER_RTT_CB* p;
  //
  // Initialize control block
  //
  p = &_SEGGER_RTT;
 8004046:	4b21      	ldr	r3, [pc, #132]	; (80040cc <_DoInit+0x8c>)
 8004048:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2203      	movs	r2, #3
 800404e:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2203      	movs	r2, #3
 8004054:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	4a1d      	ldr	r2, [pc, #116]	; (80040d0 <_DoInit+0x90>)
 800405a:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	4a1d      	ldr	r2, [pc, #116]	; (80040d4 <_DoInit+0x94>)
 8004060:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = sizeof(_acUpBuffer);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2240      	movs	r2, #64	; 0x40
 8004066:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2200      	movs	r2, #0
 800406c:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2200      	movs	r2, #0
 8004072:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2200      	movs	r2, #0
 8004078:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	4a14      	ldr	r2, [pc, #80]	; (80040d0 <_DoInit+0x90>)
 800407e:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	4a15      	ldr	r2, [pc, #84]	; (80040d8 <_DoInit+0x98>)
 8004084:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = sizeof(_acDownBuffer);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2210      	movs	r2, #16
 800408a:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2200      	movs	r2, #0
 8004090:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2200      	movs	r2, #0
 8004096:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2200      	movs	r2, #0
 800409c:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  strcpy(&p->acID[7], "RTT");
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	3307      	adds	r3, #7
 80040a2:	4a0e      	ldr	r2, [pc, #56]	; (80040dc <_DoInit+0x9c>)
 80040a4:	6810      	ldr	r0, [r2, #0]
 80040a6:	6018      	str	r0, [r3, #0]
  strcpy(&p->acID[0], "SEGGER");
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	4a0d      	ldr	r2, [pc, #52]	; (80040e0 <_DoInit+0xa0>)
 80040ac:	6810      	ldr	r0, [r2, #0]
 80040ae:	6018      	str	r0, [r3, #0]
 80040b0:	8891      	ldrh	r1, [r2, #4]
 80040b2:	7992      	ldrb	r2, [r2, #6]
 80040b4:	8099      	strh	r1, [r3, #4]
 80040b6:	719a      	strb	r2, [r3, #6]
  p->acID[6] = ' ';
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2220      	movs	r2, #32
 80040bc:	719a      	strb	r2, [r3, #6]
}
 80040be:	bf00      	nop
 80040c0:	370c      	adds	r7, #12
 80040c2:	46bd      	mov	sp, r7
 80040c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c8:	4770      	bx	lr
 80040ca:	bf00      	nop
 80040cc:	20005ca0 	.word	0x20005ca0
 80040d0:	08006abc 	.word	0x08006abc
 80040d4:	20005428 	.word	0x20005428
 80040d8:	20005468 	.word	0x20005468
 80040dc:	08006ac8 	.word	0x08006ac8
 80040e0:	08006acc 	.word	0x08006acc

080040e4 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b088      	sub	sp, #32
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	60f8      	str	r0, [r7, #12]
 80040ec:	60b9      	str	r1, [r7, #8]
 80040ee:	607a      	str	r2, [r7, #4]
  unsigned RdOff;
  unsigned WrOff;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 80040f0:	2300      	movs	r3, #0
 80040f2:	61bb      	str	r3, [r7, #24]
  WrOff = pRing->WrOff;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	68db      	ldr	r3, [r3, #12]
 80040f8:	617b      	str	r3, [r7, #20]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	691b      	ldr	r3, [r3, #16]
 80040fe:	613b      	str	r3, [r7, #16]
    if (RdOff > WrOff) {
 8004100:	693a      	ldr	r2, [r7, #16]
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	429a      	cmp	r2, r3
 8004106:	d905      	bls.n	8004114 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8004108:	693a      	ldr	r2, [r7, #16]
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	1ad3      	subs	r3, r2, r3
 800410e:	3b01      	subs	r3, #1
 8004110:	61fb      	str	r3, [r7, #28]
 8004112:	e007      	b.n	8004124 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	689a      	ldr	r2, [r3, #8]
 8004118:	6939      	ldr	r1, [r7, #16]
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	1acb      	subs	r3, r1, r3
 800411e:	4413      	add	r3, r2
 8004120:	3b01      	subs	r3, #1
 8004122:	61fb      	str	r3, [r7, #28]
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	689a      	ldr	r2, [r3, #8]
 8004128:	697b      	ldr	r3, [r7, #20]
 800412a:	1ad3      	subs	r3, r2, r3
 800412c:	69fa      	ldr	r2, [r7, #28]
 800412e:	4293      	cmp	r3, r2
 8004130:	bf28      	it	cs
 8004132:	4613      	movcs	r3, r2
 8004134:	61fb      	str	r3, [r7, #28]
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8004136:	69fa      	ldr	r2, [r7, #28]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	4293      	cmp	r3, r2
 800413c:	bf28      	it	cs
 800413e:	4613      	movcs	r3, r2
 8004140:	61fb      	str	r3, [r7, #28]
    memcpy(pRing->pBuffer + WrOff, pBuffer, NumBytesToWrite);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	685a      	ldr	r2, [r3, #4]
 8004146:	697b      	ldr	r3, [r7, #20]
 8004148:	4413      	add	r3, r2
 800414a:	69fa      	ldr	r2, [r7, #28]
 800414c:	68b9      	ldr	r1, [r7, #8]
 800414e:	4618      	mov	r0, r3
 8004150:	f001 fc60 	bl	8005a14 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8004154:	69ba      	ldr	r2, [r7, #24]
 8004156:	69fb      	ldr	r3, [r7, #28]
 8004158:	4413      	add	r3, r2
 800415a:	61bb      	str	r3, [r7, #24]
    pBuffer         += NumBytesToWrite;
 800415c:	68ba      	ldr	r2, [r7, #8]
 800415e:	69fb      	ldr	r3, [r7, #28]
 8004160:	4413      	add	r3, r2
 8004162:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8004164:	687a      	ldr	r2, [r7, #4]
 8004166:	69fb      	ldr	r3, [r7, #28]
 8004168:	1ad3      	subs	r3, r2, r3
 800416a:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 800416c:	697a      	ldr	r2, [r7, #20]
 800416e:	69fb      	ldr	r3, [r7, #28]
 8004170:	4413      	add	r3, r2
 8004172:	617b      	str	r3, [r7, #20]
    if (WrOff == pRing->SizeOfBuffer) {
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	689a      	ldr	r2, [r3, #8]
 8004178:	697b      	ldr	r3, [r7, #20]
 800417a:	429a      	cmp	r2, r3
 800417c:	d101      	bne.n	8004182 <_WriteBlocking+0x9e>
      WrOff = 0u;
 800417e:	2300      	movs	r3, #0
 8004180:	617b      	str	r3, [r7, #20]
    }
    pRing->WrOff = WrOff;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	697a      	ldr	r2, [r7, #20]
 8004186:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d1b5      	bne.n	80040fa <_WriteBlocking+0x16>
  //
  return NumBytesWritten;
 800418e:	69bb      	ldr	r3, [r7, #24]
}
 8004190:	4618      	mov	r0, r3
 8004192:	3720      	adds	r7, #32
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}

08004198 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8004198:	b580      	push	{r7, lr}
 800419a:	b088      	sub	sp, #32
 800419c:	af00      	add	r7, sp, #0
 800419e:	60f8      	str	r0, [r7, #12]
 80041a0:	60b9      	str	r1, [r7, #8]
 80041a2:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;

  WrOff = pRing->WrOff;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	68db      	ldr	r3, [r3, #12]
 80041a8:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	689a      	ldr	r2, [r3, #8]
 80041ae:	69fb      	ldr	r3, [r7, #28]
 80041b0:	1ad3      	subs	r3, r2, r3
 80041b2:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 80041b4:	69ba      	ldr	r2, [r7, #24]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	429a      	cmp	r2, r3
 80041ba:	d90e      	bls.n	80041da <_WriteNoCheck+0x42>
    //
    // All data fits before wrap around
    //
    memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	685a      	ldr	r2, [r3, #4]
 80041c0:	69fb      	ldr	r3, [r7, #28]
 80041c2:	4413      	add	r3, r2
 80041c4:	687a      	ldr	r2, [r7, #4]
 80041c6:	68b9      	ldr	r1, [r7, #8]
 80041c8:	4618      	mov	r0, r3
 80041ca:	f001 fc23 	bl	8005a14 <memcpy>
    pRing->WrOff = WrOff + NumBytes;
 80041ce:	69fa      	ldr	r2, [r7, #28]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	441a      	add	r2, r3
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	60da      	str	r2, [r3, #12]
    memcpy(pRing->pBuffer + WrOff, pData, NumBytesAtOnce);
    NumBytesAtOnce = NumBytes - Rem;
    memcpy(pRing->pBuffer, pData + Rem, NumBytesAtOnce);
    pRing->WrOff = NumBytesAtOnce;
  }
}
 80041d8:	e01a      	b.n	8004210 <_WriteNoCheck+0x78>
    NumBytesAtOnce = Rem;
 80041da:	69bb      	ldr	r3, [r7, #24]
 80041dc:	617b      	str	r3, [r7, #20]
    memcpy(pRing->pBuffer + WrOff, pData, NumBytesAtOnce);
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	685a      	ldr	r2, [r3, #4]
 80041e2:	69fb      	ldr	r3, [r7, #28]
 80041e4:	4413      	add	r3, r2
 80041e6:	697a      	ldr	r2, [r7, #20]
 80041e8:	68b9      	ldr	r1, [r7, #8]
 80041ea:	4618      	mov	r0, r3
 80041ec:	f001 fc12 	bl	8005a14 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 80041f0:	687a      	ldr	r2, [r7, #4]
 80041f2:	69bb      	ldr	r3, [r7, #24]
 80041f4:	1ad3      	subs	r3, r2, r3
 80041f6:	617b      	str	r3, [r7, #20]
    memcpy(pRing->pBuffer, pData + Rem, NumBytesAtOnce);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	6858      	ldr	r0, [r3, #4]
 80041fc:	68ba      	ldr	r2, [r7, #8]
 80041fe:	69bb      	ldr	r3, [r7, #24]
 8004200:	4413      	add	r3, r2
 8004202:	697a      	ldr	r2, [r7, #20]
 8004204:	4619      	mov	r1, r3
 8004206:	f001 fc05 	bl	8005a14 <memcpy>
    pRing->WrOff = NumBytesAtOnce;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	697a      	ldr	r2, [r7, #20]
 800420e:	60da      	str	r2, [r3, #12]
}
 8004210:	bf00      	nop
 8004212:	3720      	adds	r7, #32
 8004214:	46bd      	mov	sp, r7
 8004216:	bd80      	pop	{r7, pc}

08004218 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8004218:	b480      	push	{r7}
 800421a:	b087      	sub	sp, #28
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	691b      	ldr	r3, [r3, #16]
 8004224:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	68db      	ldr	r3, [r3, #12]
 800422a:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 800422c:	693a      	ldr	r2, [r7, #16]
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	429a      	cmp	r2, r3
 8004232:	d808      	bhi.n	8004246 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	689a      	ldr	r2, [r3, #8]
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	1ad2      	subs	r2, r2, r3
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	4413      	add	r3, r2
 8004240:	3b01      	subs	r3, #1
 8004242:	617b      	str	r3, [r7, #20]
 8004244:	e004      	b.n	8004250 <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8004246:	693a      	ldr	r2, [r7, #16]
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	1ad3      	subs	r3, r2, r3
 800424c:	3b01      	subs	r3, #1
 800424e:	617b      	str	r3, [r7, #20]
  }
  return r;
 8004250:	697b      	ldr	r3, [r7, #20]
}
 8004252:	4618      	mov	r0, r3
 8004254:	371c      	adds	r7, #28
 8004256:	46bd      	mov	sp, r7
 8004258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425c:	4770      	bx	lr
	...

08004260 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8004260:	b580      	push	{r7, lr}
 8004262:	b08a      	sub	sp, #40	; 0x28
 8004264:	af00      	add	r7, sp, #0
 8004266:	60f8      	str	r0, [r7, #12]
 8004268:	60b9      	str	r1, [r7, #8]
 800426a:	607a      	str	r2, [r7, #4]
  unsigned                RdOff;
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  //
  INIT();
 800426c:	4b3c      	ldr	r3, [pc, #240]	; (8004360 <SEGGER_RTT_ReadNoLock+0x100>)
 800426e:	781b      	ldrb	r3, [r3, #0]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d101      	bne.n	8004278 <SEGGER_RTT_ReadNoLock+0x18>
 8004274:	f7ff fee4 	bl	8004040 <_DoInit>
  pRing = &_SEGGER_RTT.aDown[BufferIndex];
 8004278:	68fa      	ldr	r2, [r7, #12]
 800427a:	4613      	mov	r3, r2
 800427c:	005b      	lsls	r3, r3, #1
 800427e:	4413      	add	r3, r2
 8004280:	00db      	lsls	r3, r3, #3
 8004282:	3360      	adds	r3, #96	; 0x60
 8004284:	4a36      	ldr	r2, [pc, #216]	; (8004360 <SEGGER_RTT_ReadNoLock+0x100>)
 8004286:	4413      	add	r3, r2
 8004288:	61bb      	str	r3, [r7, #24]
  pBuffer = (unsigned char*)pData;
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	61fb      	str	r3, [r7, #28]
  RdOff = pRing->RdOff;
 800428e:	69bb      	ldr	r3, [r7, #24]
 8004290:	691b      	ldr	r3, [r3, #16]
 8004292:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8004294:	69bb      	ldr	r3, [r7, #24]
 8004296:	68db      	ldr	r3, [r3, #12]
 8004298:	617b      	str	r3, [r7, #20]
  NumBytesRead = 0u;
 800429a:	2300      	movs	r3, #0
 800429c:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 800429e:	6a3a      	ldr	r2, [r7, #32]
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	429a      	cmp	r2, r3
 80042a4:	d92a      	bls.n	80042fc <SEGGER_RTT_ReadNoLock+0x9c>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80042a6:	69bb      	ldr	r3, [r7, #24]
 80042a8:	689a      	ldr	r2, [r3, #8]
 80042aa:	6a3b      	ldr	r3, [r7, #32]
 80042ac:	1ad3      	subs	r3, r2, r3
 80042ae:	613b      	str	r3, [r7, #16]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 80042b0:	693a      	ldr	r2, [r7, #16]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	4293      	cmp	r3, r2
 80042b6:	bf28      	it	cs
 80042b8:	4613      	movcs	r3, r2
 80042ba:	613b      	str	r3, [r7, #16]
    memcpy(pBuffer, pRing->pBuffer + RdOff, NumBytesRem);
 80042bc:	69bb      	ldr	r3, [r7, #24]
 80042be:	685a      	ldr	r2, [r3, #4]
 80042c0:	6a3b      	ldr	r3, [r7, #32]
 80042c2:	4413      	add	r3, r2
 80042c4:	693a      	ldr	r2, [r7, #16]
 80042c6:	4619      	mov	r1, r3
 80042c8:	69f8      	ldr	r0, [r7, #28]
 80042ca:	f001 fba3 	bl	8005a14 <memcpy>
    NumBytesRead += NumBytesRem;
 80042ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042d0:	693b      	ldr	r3, [r7, #16]
 80042d2:	4413      	add	r3, r2
 80042d4:	627b      	str	r3, [r7, #36]	; 0x24
    pBuffer      += NumBytesRem;
 80042d6:	69fa      	ldr	r2, [r7, #28]
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	4413      	add	r3, r2
 80042dc:	61fb      	str	r3, [r7, #28]
    BufferSize   -= NumBytesRem;
 80042de:	687a      	ldr	r2, [r7, #4]
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	1ad3      	subs	r3, r2, r3
 80042e4:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80042e6:	6a3a      	ldr	r2, [r7, #32]
 80042e8:	693b      	ldr	r3, [r7, #16]
 80042ea:	4413      	add	r3, r2
 80042ec:	623b      	str	r3, [r7, #32]
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 80042ee:	69bb      	ldr	r3, [r7, #24]
 80042f0:	689a      	ldr	r2, [r3, #8]
 80042f2:	6a3b      	ldr	r3, [r7, #32]
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d101      	bne.n	80042fc <SEGGER_RTT_ReadNoLock+0x9c>
      RdOff = 0u;
 80042f8:	2300      	movs	r3, #0
 80042fa:	623b      	str	r3, [r7, #32]
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 80042fc:	697a      	ldr	r2, [r7, #20]
 80042fe:	6a3b      	ldr	r3, [r7, #32]
 8004300:	1ad3      	subs	r3, r2, r3
 8004302:	613b      	str	r3, [r7, #16]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004304:	693a      	ldr	r2, [r7, #16]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	4293      	cmp	r3, r2
 800430a:	bf28      	it	cs
 800430c:	4613      	movcs	r3, r2
 800430e:	613b      	str	r3, [r7, #16]
  if (NumBytesRem > 0u) {
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d018      	beq.n	8004348 <SEGGER_RTT_ReadNoLock+0xe8>
    memcpy(pBuffer, pRing->pBuffer + RdOff, NumBytesRem);
 8004316:	69bb      	ldr	r3, [r7, #24]
 8004318:	685a      	ldr	r2, [r3, #4]
 800431a:	6a3b      	ldr	r3, [r7, #32]
 800431c:	4413      	add	r3, r2
 800431e:	693a      	ldr	r2, [r7, #16]
 8004320:	4619      	mov	r1, r3
 8004322:	69f8      	ldr	r0, [r7, #28]
 8004324:	f001 fb76 	bl	8005a14 <memcpy>
    NumBytesRead += NumBytesRem;
 8004328:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	4413      	add	r3, r2
 800432e:	627b      	str	r3, [r7, #36]	; 0x24
    pBuffer      += NumBytesRem;
 8004330:	69fa      	ldr	r2, [r7, #28]
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	4413      	add	r3, r2
 8004336:	61fb      	str	r3, [r7, #28]
    BufferSize   -= NumBytesRem;
 8004338:	687a      	ldr	r2, [r7, #4]
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	1ad3      	subs	r3, r2, r3
 800433e:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004340:	6a3a      	ldr	r2, [r7, #32]
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	4413      	add	r3, r2
 8004346:	623b      	str	r3, [r7, #32]
  }
  if (NumBytesRead) {
 8004348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800434a:	2b00      	cmp	r3, #0
 800434c:	d002      	beq.n	8004354 <SEGGER_RTT_ReadNoLock+0xf4>
    pRing->RdOff = RdOff;
 800434e:	69bb      	ldr	r3, [r7, #24]
 8004350:	6a3a      	ldr	r2, [r7, #32]
 8004352:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8004354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004356:	4618      	mov	r0, r3
 8004358:	3728      	adds	r7, #40	; 0x28
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}
 800435e:	bf00      	nop
 8004360:	20005ca0 	.word	0x20005ca0

08004364 <SEGGER_RTT_Read>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_Read(unsigned BufferIndex, void* pBuffer, unsigned BufferSize) {
 8004364:	b580      	push	{r7, lr}
 8004366:	b086      	sub	sp, #24
 8004368:	af00      	add	r7, sp, #0
 800436a:	60f8      	str	r0, [r7, #12]
 800436c:	60b9      	str	r1, [r7, #8]
 800436e:	607a      	str	r2, [r7, #4]
  unsigned NumBytesRead;
  //
  SEGGER_RTT_LOCK();
 8004370:	f3ef 8311 	mrs	r3, BASEPRI
 8004374:	f04f 0120 	mov.w	r1, #32
 8004378:	f381 8811 	msr	BASEPRI, r1
 800437c:	617b      	str	r3, [r7, #20]
  //
  // Call the non-locking read function
  //
  NumBytesRead = SEGGER_RTT_ReadNoLock(BufferIndex, pBuffer, BufferSize);
 800437e:	687a      	ldr	r2, [r7, #4]
 8004380:	68b9      	ldr	r1, [r7, #8]
 8004382:	68f8      	ldr	r0, [r7, #12]
 8004384:	f7ff ff6c 	bl	8004260 <SEGGER_RTT_ReadNoLock>
 8004388:	6138      	str	r0, [r7, #16]
  //
  // Finish up.
  //
  SEGGER_RTT_UNLOCK();
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	f383 8811 	msr	BASEPRI, r3
  //
  return NumBytesRead;
 8004390:	693b      	ldr	r3, [r7, #16]
}
 8004392:	4618      	mov	r0, r3
 8004394:	3718      	adds	r7, #24
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}
	...

0800439c <SEGGER_RTT_WriteNoLock>:
*    (1) If there is not enough space in the "Up"-buffer, remaining characters of pBuffer are dropped.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 800439c:	b580      	push	{r7, lr}
 800439e:	b088      	sub	sp, #32
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	60f8      	str	r0, [r7, #12]
 80043a4:	60b9      	str	r1, [r7, #8]
 80043a6:	607a      	str	r2, [r7, #4]
  unsigned              Status;
  unsigned              Avail;
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;

  pData = (const char *)pBuffer;
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	61bb      	str	r3, [r7, #24]
  //
  // Get "to-host" ring buffer.
  //
  pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	1c5a      	adds	r2, r3, #1
 80043b0:	4613      	mov	r3, r2
 80043b2:	005b      	lsls	r3, r3, #1
 80043b4:	4413      	add	r3, r2
 80043b6:	00db      	lsls	r3, r3, #3
 80043b8:	4a1e      	ldr	r2, [pc, #120]	; (8004434 <SEGGER_RTT_WriteNoLock+0x98>)
 80043ba:	4413      	add	r3, r2
 80043bc:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	695b      	ldr	r3, [r3, #20]
 80043c2:	2b01      	cmp	r3, #1
 80043c4:	d017      	beq.n	80043f6 <SEGGER_RTT_WriteNoLock+0x5a>
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d302      	bcc.n	80043d0 <SEGGER_RTT_WriteNoLock+0x34>
 80043ca:	2b02      	cmp	r3, #2
 80043cc:	d023      	beq.n	8004416 <SEGGER_RTT_WriteNoLock+0x7a>
 80043ce:	e029      	b.n	8004424 <SEGGER_RTT_WriteNoLock+0x88>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80043d0:	6978      	ldr	r0, [r7, #20]
 80043d2:	f7ff ff21 	bl	8004218 <_GetAvailWriteSpace>
 80043d6:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 80043d8:	693a      	ldr	r2, [r7, #16]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	429a      	cmp	r2, r3
 80043de:	d202      	bcs.n	80043e6 <SEGGER_RTT_WriteNoLock+0x4a>
      Status = 0u;
 80043e0:	2300      	movs	r3, #0
 80043e2:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 80043e4:	e021      	b.n	800442a <SEGGER_RTT_WriteNoLock+0x8e>
      Status = NumBytes;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 80043ea:	687a      	ldr	r2, [r7, #4]
 80043ec:	69b9      	ldr	r1, [r7, #24]
 80043ee:	6978      	ldr	r0, [r7, #20]
 80043f0:	f7ff fed2 	bl	8004198 <_WriteNoCheck>
    break;
 80043f4:	e019      	b.n	800442a <SEGGER_RTT_WriteNoLock+0x8e>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80043f6:	6978      	ldr	r0, [r7, #20]
 80043f8:	f7ff ff0e 	bl	8004218 <_GetAvailWriteSpace>
 80043fc:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 80043fe:	687a      	ldr	r2, [r7, #4]
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	4293      	cmp	r3, r2
 8004404:	bf28      	it	cs
 8004406:	4613      	movcs	r3, r2
 8004408:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 800440a:	69fa      	ldr	r2, [r7, #28]
 800440c:	69b9      	ldr	r1, [r7, #24]
 800440e:	6978      	ldr	r0, [r7, #20]
 8004410:	f7ff fec2 	bl	8004198 <_WriteNoCheck>
    break;
 8004414:	e009      	b.n	800442a <SEGGER_RTT_WriteNoLock+0x8e>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8004416:	687a      	ldr	r2, [r7, #4]
 8004418:	69b9      	ldr	r1, [r7, #24]
 800441a:	6978      	ldr	r0, [r7, #20]
 800441c:	f7ff fe62 	bl	80040e4 <_WriteBlocking>
 8004420:	61f8      	str	r0, [r7, #28]
    break;
 8004422:	e002      	b.n	800442a <SEGGER_RTT_WriteNoLock+0x8e>
  default:
    Status = 0u;
 8004424:	2300      	movs	r3, #0
 8004426:	61fb      	str	r3, [r7, #28]
    break;
 8004428:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 800442a:	69fb      	ldr	r3, [r7, #28]
}
 800442c:	4618      	mov	r0, r3
 800442e:	3720      	adds	r7, #32
 8004430:	46bd      	mov	sp, r7
 8004432:	bd80      	pop	{r7, pc}
 8004434:	20005ca0 	.word	0x20005ca0

08004438 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) If there is not enough space in the "Up"-buffer, remaining characters of pBuffer are dropped.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8004438:	b580      	push	{r7, lr}
 800443a:	b086      	sub	sp, #24
 800443c:	af00      	add	r7, sp, #0
 800443e:	60f8      	str	r0, [r7, #12]
 8004440:	60b9      	str	r1, [r7, #8]
 8004442:	607a      	str	r2, [r7, #4]
  unsigned Status;
  //
  INIT();
 8004444:	4b0d      	ldr	r3, [pc, #52]	; (800447c <SEGGER_RTT_Write+0x44>)
 8004446:	781b      	ldrb	r3, [r3, #0]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d101      	bne.n	8004450 <SEGGER_RTT_Write+0x18>
 800444c:	f7ff fdf8 	bl	8004040 <_DoInit>
  SEGGER_RTT_LOCK();
 8004450:	f3ef 8311 	mrs	r3, BASEPRI
 8004454:	f04f 0120 	mov.w	r1, #32
 8004458:	f381 8811 	msr	BASEPRI, r1
 800445c:	617b      	str	r3, [r7, #20]
  //
  // Call the non-locking write function
  //
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);
 800445e:	687a      	ldr	r2, [r7, #4]
 8004460:	68b9      	ldr	r1, [r7, #8]
 8004462:	68f8      	ldr	r0, [r7, #12]
 8004464:	f7ff ff9a 	bl	800439c <SEGGER_RTT_WriteNoLock>
 8004468:	6138      	str	r0, [r7, #16]
  //
  // Finish up.
  //
  SEGGER_RTT_UNLOCK();
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	f383 8811 	msr	BASEPRI, r3
  //
  return Status;
 8004470:	693b      	ldr	r3, [r7, #16]
}
 8004472:	4618      	mov	r0, r3
 8004474:	3718      	adds	r7, #24
 8004476:	46bd      	mov	sp, r7
 8004478:	bd80      	pop	{r7, pc}
 800447a:	bf00      	nop
 800447c:	20005ca0 	.word	0x20005ca0

08004480 <SEGGER_RTT_ConfigUpBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigUpBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8004480:	b580      	push	{r7, lr}
 8004482:	b086      	sub	sp, #24
 8004484:	af00      	add	r7, sp, #0
 8004486:	60f8      	str	r0, [r7, #12]
 8004488:	60b9      	str	r1, [r7, #8]
 800448a:	607a      	str	r2, [r7, #4]
 800448c:	603b      	str	r3, [r7, #0]
  int r;

  INIT();
 800448e:	4b30      	ldr	r3, [pc, #192]	; (8004550 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8004490:	781b      	ldrb	r3, [r3, #0]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d101      	bne.n	800449a <SEGGER_RTT_ConfigUpBuffer+0x1a>
 8004496:	f7ff fdd3 	bl	8004040 <_DoInit>
  if (BufferIndex < (unsigned)_SEGGER_RTT.MaxNumUpBuffers) {
 800449a:	4b2d      	ldr	r3, [pc, #180]	; (8004550 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 800449c:	691b      	ldr	r3, [r3, #16]
 800449e:	461a      	mov	r2, r3
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	429a      	cmp	r2, r3
 80044a4:	d94c      	bls.n	8004540 <SEGGER_RTT_ConfigUpBuffer+0xc0>
    SEGGER_RTT_LOCK();
 80044a6:	f3ef 8311 	mrs	r3, BASEPRI
 80044aa:	f04f 0120 	mov.w	r1, #32
 80044ae:	f381 8811 	msr	BASEPRI, r1
 80044b2:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d032      	beq.n	8004520 <SEGGER_RTT_ConfigUpBuffer+0xa0>
      _SEGGER_RTT.aUp[BufferIndex].sName        = sName;
 80044ba:	4925      	ldr	r1, [pc, #148]	; (8004550 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	1c5a      	adds	r2, r3, #1
 80044c0:	4613      	mov	r3, r2
 80044c2:	005b      	lsls	r3, r3, #1
 80044c4:	4413      	add	r3, r2
 80044c6:	00db      	lsls	r3, r3, #3
 80044c8:	440b      	add	r3, r1
 80044ca:	68ba      	ldr	r2, [r7, #8]
 80044cc:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 80044ce:	4920      	ldr	r1, [pc, #128]	; (8004550 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	1c5a      	adds	r2, r3, #1
 80044d4:	4613      	mov	r3, r2
 80044d6:	005b      	lsls	r3, r3, #1
 80044d8:	4413      	add	r3, r2
 80044da:	00db      	lsls	r3, r3, #3
 80044dc:	440b      	add	r3, r1
 80044de:	3304      	adds	r3, #4
 80044e0:	687a      	ldr	r2, [r7, #4]
 80044e2:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aUp[BufferIndex].SizeOfBuffer = BufferSize;
 80044e4:	491a      	ldr	r1, [pc, #104]	; (8004550 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 80044e6:	68fa      	ldr	r2, [r7, #12]
 80044e8:	4613      	mov	r3, r2
 80044ea:	005b      	lsls	r3, r3, #1
 80044ec:	4413      	add	r3, r2
 80044ee:	00db      	lsls	r3, r3, #3
 80044f0:	440b      	add	r3, r1
 80044f2:	3320      	adds	r3, #32
 80044f4:	683a      	ldr	r2, [r7, #0]
 80044f6:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aUp[BufferIndex].RdOff        = 0u;
 80044f8:	4915      	ldr	r1, [pc, #84]	; (8004550 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 80044fa:	68fa      	ldr	r2, [r7, #12]
 80044fc:	4613      	mov	r3, r2
 80044fe:	005b      	lsls	r3, r3, #1
 8004500:	4413      	add	r3, r2
 8004502:	00db      	lsls	r3, r3, #3
 8004504:	440b      	add	r3, r1
 8004506:	3328      	adds	r3, #40	; 0x28
 8004508:	2200      	movs	r2, #0
 800450a:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aUp[BufferIndex].WrOff        = 0u;
 800450c:	4910      	ldr	r1, [pc, #64]	; (8004550 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 800450e:	68fa      	ldr	r2, [r7, #12]
 8004510:	4613      	mov	r3, r2
 8004512:	005b      	lsls	r3, r3, #1
 8004514:	4413      	add	r3, r2
 8004516:	00db      	lsls	r3, r3, #3
 8004518:	440b      	add	r3, r1
 800451a:	3324      	adds	r3, #36	; 0x24
 800451c:	2200      	movs	r2, #0
 800451e:	601a      	str	r2, [r3, #0]
    }
    _SEGGER_RTT.aUp[BufferIndex].Flags          = Flags;
 8004520:	490b      	ldr	r1, [pc, #44]	; (8004550 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8004522:	68fa      	ldr	r2, [r7, #12]
 8004524:	4613      	mov	r3, r2
 8004526:	005b      	lsls	r3, r3, #1
 8004528:	4413      	add	r3, r2
 800452a:	00db      	lsls	r3, r3, #3
 800452c:	440b      	add	r3, r1
 800452e:	332c      	adds	r3, #44	; 0x2c
 8004530:	6a3a      	ldr	r2, [r7, #32]
 8004532:	601a      	str	r2, [r3, #0]
    SEGGER_RTT_UNLOCK();
 8004534:	693b      	ldr	r3, [r7, #16]
 8004536:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800453a:	2300      	movs	r3, #0
 800453c:	617b      	str	r3, [r7, #20]
 800453e:	e002      	b.n	8004546 <SEGGER_RTT_ConfigUpBuffer+0xc6>
  } else {
    r = -1;
 8004540:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004544:	617b      	str	r3, [r7, #20]
  }
  return r;
 8004546:	697b      	ldr	r3, [r7, #20]
}
 8004548:	4618      	mov	r0, r3
 800454a:	3718      	adds	r7, #24
 800454c:	46bd      	mov	sp, r7
 800454e:	bd80      	pop	{r7, pc}
 8004550:	20005ca0 	.word	0x20005ca0

08004554 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8004554:	b580      	push	{r7, lr}
 8004556:	b086      	sub	sp, #24
 8004558:	af00      	add	r7, sp, #0
 800455a:	60f8      	str	r0, [r7, #12]
 800455c:	60b9      	str	r1, [r7, #8]
 800455e:	607a      	str	r2, [r7, #4]
 8004560:	603b      	str	r3, [r7, #0]
  int r;

  INIT();
 8004562:	4b30      	ldr	r3, [pc, #192]	; (8004624 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 8004564:	781b      	ldrb	r3, [r3, #0]
 8004566:	2b00      	cmp	r3, #0
 8004568:	d101      	bne.n	800456e <SEGGER_RTT_ConfigDownBuffer+0x1a>
 800456a:	f7ff fd69 	bl	8004040 <_DoInit>
  if (BufferIndex < (unsigned)_SEGGER_RTT.MaxNumDownBuffers) {
 800456e:	4b2d      	ldr	r3, [pc, #180]	; (8004624 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 8004570:	695b      	ldr	r3, [r3, #20]
 8004572:	461a      	mov	r2, r3
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	429a      	cmp	r2, r3
 8004578:	d94b      	bls.n	8004612 <SEGGER_RTT_ConfigDownBuffer+0xbe>
    SEGGER_RTT_LOCK();
 800457a:	f3ef 8311 	mrs	r3, BASEPRI
 800457e:	f04f 0120 	mov.w	r1, #32
 8004582:	f381 8811 	msr	BASEPRI, r1
 8004586:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d031      	beq.n	80045f2 <SEGGER_RTT_ConfigDownBuffer+0x9e>
      _SEGGER_RTT.aDown[BufferIndex].sName        = sName;
 800458e:	4925      	ldr	r1, [pc, #148]	; (8004624 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 8004590:	68fa      	ldr	r2, [r7, #12]
 8004592:	4613      	mov	r3, r2
 8004594:	005b      	lsls	r3, r3, #1
 8004596:	4413      	add	r3, r2
 8004598:	00db      	lsls	r3, r3, #3
 800459a:	440b      	add	r3, r1
 800459c:	3360      	adds	r3, #96	; 0x60
 800459e:	68ba      	ldr	r2, [r7, #8]
 80045a0:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 80045a2:	4920      	ldr	r1, [pc, #128]	; (8004624 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 80045a4:	68fa      	ldr	r2, [r7, #12]
 80045a6:	4613      	mov	r3, r2
 80045a8:	005b      	lsls	r3, r3, #1
 80045aa:	4413      	add	r3, r2
 80045ac:	00db      	lsls	r3, r3, #3
 80045ae:	440b      	add	r3, r1
 80045b0:	3364      	adds	r3, #100	; 0x64
 80045b2:	687a      	ldr	r2, [r7, #4]
 80045b4:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aDown[BufferIndex].SizeOfBuffer = BufferSize;
 80045b6:	491b      	ldr	r1, [pc, #108]	; (8004624 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 80045b8:	68fa      	ldr	r2, [r7, #12]
 80045ba:	4613      	mov	r3, r2
 80045bc:	005b      	lsls	r3, r3, #1
 80045be:	4413      	add	r3, r2
 80045c0:	00db      	lsls	r3, r3, #3
 80045c2:	440b      	add	r3, r1
 80045c4:	3368      	adds	r3, #104	; 0x68
 80045c6:	683a      	ldr	r2, [r7, #0]
 80045c8:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aDown[BufferIndex].RdOff        = 0u;
 80045ca:	4916      	ldr	r1, [pc, #88]	; (8004624 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 80045cc:	68fa      	ldr	r2, [r7, #12]
 80045ce:	4613      	mov	r3, r2
 80045d0:	005b      	lsls	r3, r3, #1
 80045d2:	4413      	add	r3, r2
 80045d4:	00db      	lsls	r3, r3, #3
 80045d6:	440b      	add	r3, r1
 80045d8:	3370      	adds	r3, #112	; 0x70
 80045da:	2200      	movs	r2, #0
 80045dc:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aDown[BufferIndex].WrOff        = 0u;
 80045de:	4911      	ldr	r1, [pc, #68]	; (8004624 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 80045e0:	68fa      	ldr	r2, [r7, #12]
 80045e2:	4613      	mov	r3, r2
 80045e4:	005b      	lsls	r3, r3, #1
 80045e6:	4413      	add	r3, r2
 80045e8:	00db      	lsls	r3, r3, #3
 80045ea:	440b      	add	r3, r1
 80045ec:	336c      	adds	r3, #108	; 0x6c
 80045ee:	2200      	movs	r2, #0
 80045f0:	601a      	str	r2, [r3, #0]
    }
    _SEGGER_RTT.aDown[BufferIndex].Flags          = Flags;
 80045f2:	490c      	ldr	r1, [pc, #48]	; (8004624 <SEGGER_RTT_ConfigDownBuffer+0xd0>)
 80045f4:	68fa      	ldr	r2, [r7, #12]
 80045f6:	4613      	mov	r3, r2
 80045f8:	005b      	lsls	r3, r3, #1
 80045fa:	4413      	add	r3, r2
 80045fc:	00db      	lsls	r3, r3, #3
 80045fe:	440b      	add	r3, r1
 8004600:	3374      	adds	r3, #116	; 0x74
 8004602:	6a3a      	ldr	r2, [r7, #32]
 8004604:	601a      	str	r2, [r3, #0]
    SEGGER_RTT_UNLOCK();
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800460c:	2300      	movs	r3, #0
 800460e:	617b      	str	r3, [r7, #20]
 8004610:	e002      	b.n	8004618 <SEGGER_RTT_ConfigDownBuffer+0xc4>
  } else {
    r = -1;
 8004612:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004616:	617b      	str	r3, [r7, #20]
  }
  return r;
 8004618:	697b      	ldr	r3, [r7, #20]
}
 800461a:	4618      	mov	r0, r3
 800461c:	3718      	adds	r7, #24
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}
 8004622:	bf00      	nop
 8004624:	20005ca0 	.word	0x20005ca0

08004628 <vTraceEnable>:
 * Function that enables the tracing and creates the control task. It will halt
 * execution until a Start command has been received if haltUntilStart is true.
 *
 ******************************************************************************/
void vTraceEnable(int startOption)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b088      	sub	sp, #32
 800462c:	af02      	add	r7, sp, #8
 800462e:	6078      	str	r0, [r7, #4]
	int bytes = 0;
 8004630:	2300      	movs	r3, #0
 8004632:	617b      	str	r3, [r7, #20]
	extern uint32_t RecorderEnabled;
	TracealyzerCommandType msg;
	
	if (HandleTzCtrl != NULL)
 8004634:	4b37      	ldr	r3, [pc, #220]	; (8004714 <vTraceEnable+0xec>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d166      	bne.n	800470a <vTraceEnable+0xe2>
		return;	/* Seems we already initiated */
	
	TRC_STREAM_PORT_INIT();
 800463c:	2302      	movs	r3, #2
 800463e:	9300      	str	r3, [sp, #0]
 8004640:	f241 3388 	movw	r3, #5000	; 0x1388
 8004644:	4a34      	ldr	r2, [pc, #208]	; (8004718 <vTraceEnable+0xf0>)
 8004646:	4935      	ldr	r1, [pc, #212]	; (800471c <vTraceEnable+0xf4>)
 8004648:	2001      	movs	r0, #1
 800464a:	f7ff ff19 	bl	8004480 <SEGGER_RTT_ConfigUpBuffer>
 800464e:	2302      	movs	r3, #2
 8004650:	9300      	str	r3, [sp, #0]
 8004652:	2320      	movs	r3, #32
 8004654:	4a32      	ldr	r2, [pc, #200]	; (8004720 <vTraceEnable+0xf8>)
 8004656:	4933      	ldr	r1, [pc, #204]	; (8004724 <vTraceEnable+0xfc>)
 8004658:	2001      	movs	r0, #1
 800465a:	f7ff ff7b 	bl	8004554 <SEGGER_RTT_ConfigDownBuffer>
	
	if (startOption == TRC_START_AWAIT_HOST)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2b02      	cmp	r3, #2
 8004662:	d12f      	bne.n	80046c4 <vTraceEnable+0x9c>
	{
		/* We keep trying to read commands until the recorder has been started */
		do
		{
			bytes = 0;
 8004664:	2300      	movs	r3, #0
 8004666:	617b      	str	r3, [r7, #20]
			TRC_STREAM_PORT_READ_DATA(&msg, sizeof(TracealyzerCommandType), &bytes);
 8004668:	4b2f      	ldr	r3, [pc, #188]	; (8004728 <vTraceEnable+0x100>)
 800466a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800466e:	4b2e      	ldr	r3, [pc, #184]	; (8004728 <vTraceEnable+0x100>)
 8004670:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004674:	429a      	cmp	r2, r3
 8004676:	d008      	beq.n	800468a <vTraceEnable+0x62>
 8004678:	f107 030c 	add.w	r3, r7, #12
 800467c:	2208      	movs	r2, #8
 800467e:	4619      	mov	r1, r3
 8004680:	2001      	movs	r0, #1
 8004682:	f7ff fe6f 	bl	8004364 <SEGGER_RTT_Read>
 8004686:	4603      	mov	r3, r0
 8004688:	617b      	str	r3, [r7, #20]

			if (bytes == sizeof(TracealyzerCommandType))
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	2b08      	cmp	r3, #8
 800468e:	d114      	bne.n	80046ba <vTraceEnable+0x92>
			{
				if (prvIsValidCommand(&msg))
 8004690:	f107 030c 	add.w	r3, r7, #12
 8004694:	4618      	mov	r0, r3
 8004696:	f000 ff67 	bl	8005568 <prvIsValidCommand>
 800469a:	4603      	mov	r3, r0
 800469c:	2b00      	cmp	r3, #0
 800469e:	d00c      	beq.n	80046ba <vTraceEnable+0x92>
				{
					if (msg.cmdCode == CMD_SET_ACTIVE && msg.param1 == 1)
 80046a0:	7b3b      	ldrb	r3, [r7, #12]
 80046a2:	2b01      	cmp	r3, #1
 80046a4:	d104      	bne.n	80046b0 <vTraceEnable+0x88>
 80046a6:	7b7b      	ldrb	r3, [r7, #13]
 80046a8:	2b01      	cmp	r3, #1
 80046aa:	d101      	bne.n	80046b0 <vTraceEnable+0x88>
					{
						/* On start, init and reset the timestamping */
						TRC_PORT_SPECIFIC_INIT();
 80046ac:	f000 ffd0 	bl	8005650 <prvTraceInitCortexM>
					}
					
					prvProcessCommand(&msg);
 80046b0:	f107 030c 	add.w	r3, r7, #12
 80046b4:	4618      	mov	r0, r3
 80046b6:	f000 ff98 	bl	80055ea <prvProcessCommand>
				}
			}
		}
		while (RecorderEnabled == 0);
 80046ba:	4b1c      	ldr	r3, [pc, #112]	; (800472c <vTraceEnable+0x104>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d0d0      	beq.n	8004664 <vTraceEnable+0x3c>
 80046c2:	e010      	b.n	80046e6 <vTraceEnable+0xbe>
	}
	else if (startOption == TRC_START)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2b01      	cmp	r3, #1
 80046c8:	d10b      	bne.n	80046e2 <vTraceEnable+0xba>
	{
		/* We start streaming directly - this assumes that the interface is ready! */
		TRC_PORT_SPECIFIC_INIT();
 80046ca:	f000 ffc1 	bl	8005650 <prvTraceInitCortexM>
		
		msg.cmdCode = CMD_SET_ACTIVE;
 80046ce:	2301      	movs	r3, #1
 80046d0:	733b      	strb	r3, [r7, #12]
		msg.param1 = 1;
 80046d2:	2301      	movs	r3, #1
 80046d4:	737b      	strb	r3, [r7, #13]
		prvProcessCommand(&msg);
 80046d6:	f107 030c 	add.w	r3, r7, #12
 80046da:	4618      	mov	r0, r3
 80046dc:	f000 ff85 	bl	80055ea <prvProcessCommand>
 80046e0:	e001      	b.n	80046e6 <vTraceEnable+0xbe>
	}
	else
	{
		/* On TRC_INIT */
		TRC_PORT_SPECIFIC_INIT();
 80046e2:	f000 ffb5 	bl	8005650 <prvTraceInitCortexM>
	}

	trcWarningChannel = xTraceRegisterString("Warnings from Recorder");
 80046e6:	4812      	ldr	r0, [pc, #72]	; (8004730 <vTraceEnable+0x108>)
 80046e8:	f000 f8f6 	bl	80048d8 <xTraceRegisterString>
 80046ec:	4602      	mov	r2, r0
 80046ee:	4b11      	ldr	r3, [pc, #68]	; (8004734 <vTraceEnable+0x10c>)
 80046f0:	601a      	str	r2, [r3, #0]
  	/* Creates the TzCtrl task - receives trace commands (start, stop, ...) */
#if (configSUPPORT_STATIC_ALLOCATION == 1)
	HandleTzCtrl = xTaskCreateStatic(TzCtrl, "TzCtrl", TRC_CFG_CTRL_TASK_STACK_SIZE, NULL, TRC_CFG_CTRL_TASK_PRIORITY, stackTzCtrl, &tcbTzCtrl);
	(void)HandleTzCtrl;
#else 
	xTaskCreate( TzCtrl, "TzCtrl", TRC_CFG_CTRL_TASK_STACK_SIZE, NULL, TRC_CFG_CTRL_TASK_PRIORITY, &HandleTzCtrl );
 80046f2:	4b08      	ldr	r3, [pc, #32]	; (8004714 <vTraceEnable+0xec>)
 80046f4:	9301      	str	r3, [sp, #4]
 80046f6:	2301      	movs	r3, #1
 80046f8:	9300      	str	r3, [sp, #0]
 80046fa:	2300      	movs	r3, #0
 80046fc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004700:	4908      	ldr	r1, [pc, #32]	; (8004724 <vTraceEnable+0xfc>)
 8004702:	480d      	ldr	r0, [pc, #52]	; (8004738 <vTraceEnable+0x110>)
 8004704:	f7fd feec 	bl	80024e0 <xTaskCreate>
 8004708:	e000      	b.n	800470c <vTraceEnable+0xe4>
		return;	/* Seems we already initiated */
 800470a:	bf00      	nop
#endif
}
 800470c:	3718      	adds	r7, #24
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}
 8004712:	bf00      	nop
 8004714:	2000547c 	.word	0x2000547c
 8004718:	20005d48 	.word	0x20005d48
 800471c:	08006ad4 	.word	0x08006ad4
 8004720:	20005490 	.word	0x20005490
 8004724:	08006adc 	.word	0x08006adc
 8004728:	20005ca0 	.word	0x20005ca0
 800472c:	20005b00 	.word	0x20005b00
 8004730:	08006ae4 	.word	0x08006ae4
 8004734:	200070d0 	.word	0x200070d0
 8004738:	0800486d 	.word	0x0800486d

0800473c <prvTraceOnBegin>:
 * prvTraceOnBegin
 *
 * Called on trace begin.
 ******************************************************************************/
void prvTraceOnBegin()
{
 800473c:	b480      	push	{r7}
 800473e:	af00      	add	r7, sp, #0
	TRC_STREAM_PORT_ON_TRACE_BEGIN();
}
 8004740:	bf00      	nop
 8004742:	46bd      	mov	sp, r7
 8004744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004748:	4770      	bx	lr

0800474a <prvTraceOnEnd>:
 * prvTraceOnEnd
 *
 * Called on trace end.
 ******************************************************************************/
void prvTraceOnEnd()
{
 800474a:	b480      	push	{r7}
 800474c:	af00      	add	r7, sp, #0
	TRC_STREAM_PORT_ON_TRACE_END();
}
 800474e:	bf00      	nop
 8004750:	46bd      	mov	sp, r7
 8004752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004756:	4770      	bx	lr

08004758 <prvTraceGetCurrentTaskHandle>:
 *
 * Function that returns the handle to the currently executing task.
 *
 ******************************************************************************/
void* prvTraceGetCurrentTaskHandle(void)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	af00      	add	r7, sp, #0
	return xTaskGetCurrentTaskHandle();
 800475c:	f7fe fd52 	bl	8003204 <xTaskGetCurrentTaskHandle>
 8004760:	4603      	mov	r3, r0
}
 8004762:	4618      	mov	r0, r3
 8004764:	bd80      	pop	{r7, pc}
	...

08004768 <prvIsNewTCB>:
 *
 * Tells if this task is already executing, or if there has been a task-switch.
 * Assumed to be called within a trace hook in kernel context.
 ******************************************************************************/
uint32_t prvIsNewTCB(void* pNewTCB)
{
 8004768:	b480      	push	{r7}
 800476a:	b083      	sub	sp, #12
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
	if (pCurrentTCB != pNewTCB)
 8004770:	4b08      	ldr	r3, [pc, #32]	; (8004794 <prvIsNewTCB+0x2c>)
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	429a      	cmp	r2, r3
 8004778:	d004      	beq.n	8004784 <prvIsNewTCB+0x1c>
	{
		pCurrentTCB = pNewTCB;
 800477a:	4a06      	ldr	r2, [pc, #24]	; (8004794 <prvIsNewTCB+0x2c>)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6013      	str	r3, [r2, #0]
		return 1;
 8004780:	2301      	movs	r3, #1
 8004782:	e000      	b.n	8004786 <prvIsNewTCB+0x1e>
	}
	return 0;
 8004784:	2300      	movs	r3, #0
}
 8004786:	4618      	mov	r0, r3
 8004788:	370c      	adds	r7, #12
 800478a:	46bd      	mov	sp, r7
 800478c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004790:	4770      	bx	lr
 8004792:	bf00      	nop
 8004794:	20005478 	.word	0x20005478

08004798 <prvCheckRecorderStatus>:
 * Called by TzCtrl task periodically (every 100 ms - seems reasonable).
 * Checks a number of diagnostic variables and give warnings as user events,
 * in most cases including a suggested solution.
 ******************************************************************************/
static void prvCheckRecorderStatus(void)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	af00      	add	r7, sp, #0
	if (NoRoomForSymbol > NoRoomForSymbol_last)
 800479c:	4b26      	ldr	r3, [pc, #152]	; (8004838 <prvCheckRecorderStatus+0xa0>)
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	4b26      	ldr	r3, [pc, #152]	; (800483c <prvCheckRecorderStatus+0xa4>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	429a      	cmp	r2, r3
 80047a6:	d90b      	bls.n	80047c0 <prvCheckRecorderStatus+0x28>
	{
		vTracePrintF(trcWarningChannel, "TRC_CFG_SYMBOL_TABLE_SLOTS too small. Add %d slots.",
 80047a8:	4b25      	ldr	r3, [pc, #148]	; (8004840 <prvCheckRecorderStatus+0xa8>)
 80047aa:	6818      	ldr	r0, [r3, #0]
 80047ac:	4b22      	ldr	r3, [pc, #136]	; (8004838 <prvCheckRecorderStatus+0xa0>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	461a      	mov	r2, r3
 80047b2:	4924      	ldr	r1, [pc, #144]	; (8004844 <prvCheckRecorderStatus+0xac>)
 80047b4:	f000 f8a3 	bl	80048fe <vTracePrintF>
			NoRoomForSymbol);

		NoRoomForSymbol_last = NoRoomForSymbol;
 80047b8:	4b1f      	ldr	r3, [pc, #124]	; (8004838 <prvCheckRecorderStatus+0xa0>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a1f      	ldr	r2, [pc, #124]	; (800483c <prvCheckRecorderStatus+0xa4>)
 80047be:	6013      	str	r3, [r2, #0]
	}

	if (NoRoomForObjectData > NoRoomForObjectData_last)
 80047c0:	4b21      	ldr	r3, [pc, #132]	; (8004848 <prvCheckRecorderStatus+0xb0>)
 80047c2:	681a      	ldr	r2, [r3, #0]
 80047c4:	4b21      	ldr	r3, [pc, #132]	; (800484c <prvCheckRecorderStatus+0xb4>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	429a      	cmp	r2, r3
 80047ca:	d90b      	bls.n	80047e4 <prvCheckRecorderStatus+0x4c>
	{
		vTracePrintF(trcWarningChannel, "TRC_CFG_OBJECT_DATA_SLOTS too small. Add %d slots.",
 80047cc:	4b1c      	ldr	r3, [pc, #112]	; (8004840 <prvCheckRecorderStatus+0xa8>)
 80047ce:	6818      	ldr	r0, [r3, #0]
 80047d0:	4b1d      	ldr	r3, [pc, #116]	; (8004848 <prvCheckRecorderStatus+0xb0>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	461a      	mov	r2, r3
 80047d6:	491e      	ldr	r1, [pc, #120]	; (8004850 <prvCheckRecorderStatus+0xb8>)
 80047d8:	f000 f891 	bl	80048fe <vTracePrintF>
			NoRoomForObjectData);

		NoRoomForObjectData_last = NoRoomForObjectData;
 80047dc:	4b1a      	ldr	r3, [pc, #104]	; (8004848 <prvCheckRecorderStatus+0xb0>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a1a      	ldr	r2, [pc, #104]	; (800484c <prvCheckRecorderStatus+0xb4>)
 80047e2:	6013      	str	r3, [r2, #0]
	}

	if (LongestSymbolName > LongestSymbolName_last)
 80047e4:	4b1b      	ldr	r3, [pc, #108]	; (8004854 <prvCheckRecorderStatus+0xbc>)
 80047e6:	681a      	ldr	r2, [r3, #0]
 80047e8:	4b1b      	ldr	r3, [pc, #108]	; (8004858 <prvCheckRecorderStatus+0xc0>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	429a      	cmp	r2, r3
 80047ee:	d90f      	bls.n	8004810 <prvCheckRecorderStatus+0x78>
	{
		if (LongestSymbolName > TRC_CFG_SYMBOL_MAX_LENGTH)
 80047f0:	4b18      	ldr	r3, [pc, #96]	; (8004854 <prvCheckRecorderStatus+0xbc>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	2b19      	cmp	r3, #25
 80047f6:	d907      	bls.n	8004808 <prvCheckRecorderStatus+0x70>
		{
			vTracePrintF(trcWarningChannel, "TRC_CFG_SYMBOL_MAX_LENGTH too small. Add %d chars.",
 80047f8:	4b11      	ldr	r3, [pc, #68]	; (8004840 <prvCheckRecorderStatus+0xa8>)
 80047fa:	6818      	ldr	r0, [r3, #0]
 80047fc:	4b15      	ldr	r3, [pc, #84]	; (8004854 <prvCheckRecorderStatus+0xbc>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	461a      	mov	r2, r3
 8004802:	4916      	ldr	r1, [pc, #88]	; (800485c <prvCheckRecorderStatus+0xc4>)
 8004804:	f000 f87b 	bl	80048fe <vTracePrintF>
				LongestSymbolName);
		}
		LongestSymbolName_last = LongestSymbolName;
 8004808:	4b12      	ldr	r3, [pc, #72]	; (8004854 <prvCheckRecorderStatus+0xbc>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a12      	ldr	r2, [pc, #72]	; (8004858 <prvCheckRecorderStatus+0xc0>)
 800480e:	6013      	str	r3, [r2, #0]
	}

	if (MaxBytesTruncated > MaxBytesTruncated_last)
 8004810:	4b13      	ldr	r3, [pc, #76]	; (8004860 <prvCheckRecorderStatus+0xc8>)
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	4b13      	ldr	r3, [pc, #76]	; (8004864 <prvCheckRecorderStatus+0xcc>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	429a      	cmp	r2, r3
 800481a:	d90b      	bls.n	8004834 <prvCheckRecorderStatus+0x9c>

		A PSF event may store maximum 60 bytes payload, including data arguments
		and string characters. For User Events, also the User Event Channel ptr
		must be squeezed in, if a channel is specified. */

		vTracePrintF(trcWarningChannel, "String event too long, up to %d bytes truncated.",
 800481c:	4b08      	ldr	r3, [pc, #32]	; (8004840 <prvCheckRecorderStatus+0xa8>)
 800481e:	6818      	ldr	r0, [r3, #0]
 8004820:	4b0f      	ldr	r3, [pc, #60]	; (8004860 <prvCheckRecorderStatus+0xc8>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	461a      	mov	r2, r3
 8004826:	4910      	ldr	r1, [pc, #64]	; (8004868 <prvCheckRecorderStatus+0xd0>)
 8004828:	f000 f869 	bl	80048fe <vTracePrintF>
			MaxBytesTruncated);

		MaxBytesTruncated_last = MaxBytesTruncated;
 800482c:	4b0c      	ldr	r3, [pc, #48]	; (8004860 <prvCheckRecorderStatus+0xc8>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a0c      	ldr	r2, [pc, #48]	; (8004864 <prvCheckRecorderStatus+0xcc>)
 8004832:	6013      	str	r3, [r2, #0]
	}
}
 8004834:	bf00      	nop
 8004836:	bd80      	pop	{r7, pc}
 8004838:	20005b10 	.word	0x20005b10
 800483c:	20005480 	.word	0x20005480
 8004840:	200070d0 	.word	0x200070d0
 8004844:	08006afc 	.word	0x08006afc
 8004848:	20005b14 	.word	0x20005b14
 800484c:	20005484 	.word	0x20005484
 8004850:	08006b30 	.word	0x08006b30
 8004854:	20005b18 	.word	0x20005b18
 8004858:	20005488 	.word	0x20005488
 800485c:	08006b64 	.word	0x08006b64
 8004860:	20005b1c 	.word	0x20005b1c
 8004864:	2000548c 	.word	0x2000548c
 8004868:	08006b98 	.word	0x08006b98

0800486c <TzCtrl>:
 *
 * Task for receiving commands from Tracealyzer and for recorder diagnostics.
 *
 ******************************************************************************/
static portTASK_FUNCTION( TzCtrl, pvParameters )
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b086      	sub	sp, #24
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
	TracealyzerCommandType msg;
	int bytes = 0;
 8004874:	2300      	movs	r3, #0
 8004876:	60fb      	str	r3, [r7, #12]
	while (1)
	{
		do
		{
			/* Listen for new commands */
			bytes = 0;
 8004878:	2300      	movs	r3, #0
 800487a:	60fb      	str	r3, [r7, #12]
			TRC_STREAM_PORT_READ_DATA(&msg, sizeof(TracealyzerCommandType), &bytes);
 800487c:	4b15      	ldr	r3, [pc, #84]	; (80048d4 <TzCtrl+0x68>)
 800487e:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8004882:	4b14      	ldr	r3, [pc, #80]	; (80048d4 <TzCtrl+0x68>)
 8004884:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004888:	429a      	cmp	r2, r3
 800488a:	d008      	beq.n	800489e <TzCtrl+0x32>
 800488c:	f107 0310 	add.w	r3, r7, #16
 8004890:	2208      	movs	r2, #8
 8004892:	4619      	mov	r1, r3
 8004894:	2001      	movs	r0, #1
 8004896:	f7ff fd65 	bl	8004364 <SEGGER_RTT_Read>
 800489a:	4603      	mov	r3, r0
 800489c:	60fb      	str	r3, [r7, #12]
			if (bytes == sizeof(TracealyzerCommandType))
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2b08      	cmp	r3, #8
 80048a2:	d10c      	bne.n	80048be <TzCtrl+0x52>
			{
				if (prvIsValidCommand(&msg))
 80048a4:	f107 0310 	add.w	r3, r7, #16
 80048a8:	4618      	mov	r0, r3
 80048aa:	f000 fe5d 	bl	8005568 <prvIsValidCommand>
 80048ae:	4603      	mov	r3, r0
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d004      	beq.n	80048be <TzCtrl+0x52>
				{
					prvProcessCommand(&msg); /* Start or Stop currently... */
 80048b4:	f107 0310 	add.w	r3, r7, #16
 80048b8:	4618      	mov	r0, r3
 80048ba:	f000 fe96 	bl	80055ea <prvProcessCommand>
				}
			}
			
			/* Send periodic data */
			bytes = 0;
 80048be:	2300      	movs	r3, #0
 80048c0:	60fb      	str	r3, [r7, #12]
			TRC_STREAM_PORT_PERIODIC_SEND_DATA(&bytes);
			/* If there was data sent (bytes != 0), immediately loop around and do all this again. Otherwise, step out of this loop and sleep for a while. */
		}
		while (bytes != 0);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d1d7      	bne.n	8004878 <TzCtrl+0xc>

		prvCheckRecorderStatus();
 80048c8:	f7ff ff66 	bl	8004798 <prvCheckRecorderStatus>
		vTaskDelay(TRC_CFG_CTRL_TASK_DELAY);	/* 10ms */
 80048cc:	200a      	movs	r0, #10
 80048ce:	f7fe f801 	bl	80028d4 <vTaskDelay>
	while (1)
 80048d2:	e7d1      	b.n	8004878 <TzCtrl+0xc>
 80048d4:	20005ca0 	.word	0x20005ca0

080048d8 <xTraceRegisterString>:
 * xTraceRegisterString
 *
 * Stores a name for a user event channel, returns the handle.
 ******************************************************************************/
traceString xTraceRegisterString(const char* name)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b082      	sub	sp, #8
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
    prvTraceSaveSymbol((const void*)name, name);
 80048e0:	6879      	ldr	r1, [r7, #4]
 80048e2:	6878      	ldr	r0, [r7, #4]
 80048e4:	f000 fc8a 	bl	80051fc <prvTraceSaveSymbol>

	/* Always save in symbol table, if the recording has not yet started */
	prvTraceStoreStringEvent(1, PSF_EVENT_OBJ_NAME, (const char*)name, (uint32_t)name);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	687a      	ldr	r2, [r7, #4]
 80048ec:	2103      	movs	r1, #3
 80048ee:	2001      	movs	r0, #1
 80048f0:	f000 fb6a 	bl	8004fc8 <prvTraceStoreStringEvent>

	return (traceString)name;
 80048f4:	687b      	ldr	r3, [r7, #4]
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3708      	adds	r7, #8
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bd80      	pop	{r7, pc}

080048fe <vTracePrintF>:
 * one data argument, the maximum string length is 48 chars. If this is exceeded
 * the string is truncated (4 bytes at a time).
 *
 ******************************************************************************/
void vTracePrintF(traceString chn, const char* fmt, ...)
{
 80048fe:	b40e      	push	{r1, r2, r3}
 8004900:	b580      	push	{r7, lr}
 8004902:	b089      	sub	sp, #36	; 0x24
 8004904:	af02      	add	r7, sp, #8
 8004906:	6078      	str	r0, [r7, #4]
	va_list vl;
	int i = 0;
 8004908:	2300      	movs	r3, #0
 800490a:	617b      	str	r3, [r7, #20]

	int nArgs = 0;
 800490c:	2300      	movs	r3, #0
 800490e:	613b      	str	r3, [r7, #16]

	/* Count the number of arguments in the format string (e.g., %d) */
	for (i = 0; (fmt[i] != 0) && (i < 52); i++)
 8004910:	2300      	movs	r3, #0
 8004912:	617b      	str	r3, [r7, #20]
 8004914:	e015      	b.n	8004942 <vTracePrintF+0x44>
	{
		if (fmt[i] == '%')
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800491a:	4413      	add	r3, r2
 800491c:	781b      	ldrb	r3, [r3, #0]
 800491e:	2b25      	cmp	r3, #37	; 0x25
 8004920:	d10c      	bne.n	800493c <vTracePrintF+0x3e>
		{
			if (fmt[i + 1] != '%')
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	3301      	adds	r3, #1
 8004926:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004928:	4413      	add	r3, r2
 800492a:	781b      	ldrb	r3, [r3, #0]
 800492c:	2b25      	cmp	r3, #37	; 0x25
 800492e:	d002      	beq.n	8004936 <vTracePrintF+0x38>
			{
				nArgs++;        /* Found an argument */
 8004930:	693b      	ldr	r3, [r7, #16]
 8004932:	3301      	adds	r3, #1
 8004934:	613b      	str	r3, [r7, #16]
			}
			
			i++;      /* Move past format specifier or non-argument '%' */
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	3301      	adds	r3, #1
 800493a:	617b      	str	r3, [r7, #20]
	for (i = 0; (fmt[i] != 0) && (i < 52); i++)
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	3301      	adds	r3, #1
 8004940:	617b      	str	r3, [r7, #20]
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004946:	4413      	add	r3, r2
 8004948:	781b      	ldrb	r3, [r3, #0]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d002      	beq.n	8004954 <vTracePrintF+0x56>
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	2b33      	cmp	r3, #51	; 0x33
 8004952:	dde0      	ble.n	8004916 <vTracePrintF+0x18>
		}
	}

	va_start(vl, fmt);
 8004954:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004958:	60fb      	str	r3, [r7, #12]
	
	if (chn != NULL)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d00c      	beq.n	800497a <vTracePrintF+0x7c>
	{
		prvTraceStoreStringEventHelper(nArgs, (uint16_t)(PSF_EVENT_USER_EVENT + nArgs + 1), chn, fmt, &vl);
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	b29b      	uxth	r3, r3
 8004964:	3391      	adds	r3, #145	; 0x91
 8004966:	b299      	uxth	r1, r3
 8004968:	f107 030c 	add.w	r3, r7, #12
 800496c:	9300      	str	r3, [sp, #0]
 800496e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004970:	687a      	ldr	r2, [r7, #4]
 8004972:	6938      	ldr	r0, [r7, #16]
 8004974:	f000 fb42 	bl	8004ffc <prvTraceStoreStringEventHelper>
	{
		prvTraceStoreStringEventHelper(nArgs, (uint16_t)(PSF_EVENT_USER_EVENT + nArgs), chn, fmt, &vl);
	}

	va_end(vl);
}
 8004978:	e00b      	b.n	8004992 <vTracePrintF+0x94>
		prvTraceStoreStringEventHelper(nArgs, (uint16_t)(PSF_EVENT_USER_EVENT + nArgs), chn, fmt, &vl);
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	b29b      	uxth	r3, r3
 800497e:	3390      	adds	r3, #144	; 0x90
 8004980:	b299      	uxth	r1, r3
 8004982:	f107 030c 	add.w	r3, r7, #12
 8004986:	9300      	str	r3, [sp, #0]
 8004988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800498a:	687a      	ldr	r2, [r7, #4]
 800498c:	6938      	ldr	r0, [r7, #16]
 800498e:	f000 fb35 	bl	8004ffc <prvTraceStoreStringEventHelper>
}
 8004992:	bf00      	nop
 8004994:	371c      	adds	r7, #28
 8004996:	46bd      	mov	sp, r7
 8004998:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800499c:	b003      	add	sp, #12
 800499e:	4770      	bx	lr

080049a0 <prvSetRecorderEnabled>:
/*** INTERNAL FUNCTIONS *******************************************************/
/******************************************************************************/

/* Internal function for starting/stopping the recorder. */
static void prvSetRecorderEnabled(uint32_t isEnabled)
{
 80049a0:	b590      	push	{r4, r7, lr}
 80049a2:	b089      	sub	sp, #36	; 0x24
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
  	void* currentTask;
	
	TRACE_ALLOC_CRITICAL_SECTION();
	
	currentTask = TRACE_GET_CURRENT_TASK();
 80049a8:	f7ff fed6 	bl	8004758 <prvTraceGetCurrentTaskHandle>
 80049ac:	61f8      	str	r0, [r7, #28]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80049ae:	f3ef 8310 	mrs	r3, PRIMASK
 80049b2:	613b      	str	r3, [r7, #16]
  return(result);
 80049b4:	693b      	ldr	r3, [r7, #16]

	TRACE_ENTER_CRITICAL_SECTION();
 80049b6:	61bb      	str	r3, [r7, #24]
 80049b8:	2301      	movs	r3, #1
 80049ba:	617b      	str	r3, [r7, #20]

    \param [in]    priMask  Priority Mask
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049bc:	697b      	ldr	r3, [r7, #20]
 80049be:	f383 8810 	msr	PRIMASK, r3

    RecorderEnabled = isEnabled;
 80049c2:	4a1b      	ldr	r2, [pc, #108]	; (8004a30 <prvSetRecorderEnabled+0x90>)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6013      	str	r3, [r2, #0]

    if (currentTask == NULL)
 80049c8:	69fb      	ldr	r3, [r7, #28]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d101      	bne.n	80049d2 <prvSetRecorderEnabled+0x32>
    {
		currentTask = (void*)HANDLE_NO_TASK;
 80049ce:	2302      	movs	r3, #2
 80049d0:	61fb      	str	r3, [r7, #28]
	}

	if (RecorderEnabled)
 80049d2:	4b17      	ldr	r3, [pc, #92]	; (8004a30 <prvSetRecorderEnabled+0x90>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d01f      	beq.n	8004a1a <prvSetRecorderEnabled+0x7a>
	{
        prvTraceOnBegin();
 80049da:	f7ff feaf 	bl	800473c <prvTraceOnBegin>
        
     	eventCounter = 0;
 80049de:	4b15      	ldr	r3, [pc, #84]	; (8004a34 <prvSetRecorderEnabled+0x94>)
 80049e0:	2200      	movs	r2, #0
 80049e2:	601a      	str	r2, [r3, #0]
        ISR_stack_index = -1;
 80049e4:	4b14      	ldr	r3, [pc, #80]	; (8004a38 <prvSetRecorderEnabled+0x98>)
 80049e6:	22ff      	movs	r2, #255	; 0xff
 80049e8:	701a      	strb	r2, [r3, #0]
        prvTraceStoreHeader();
 80049ea:	f000 f8bf 	bl	8004b6c <prvTraceStoreHeader>
		prvTraceStoreSymbolTable();
 80049ee:	f000 f829 	bl	8004a44 <prvTraceStoreSymbolTable>
    	prvTraceStoreObjectDataTable();
 80049f2:	f000 f871 	bl	8004ad8 <prvTraceStoreObjectDataTable>
        prvTraceStoreEvent3(	PSF_EVENT_TRACE_START,
 80049f6:	4b11      	ldr	r3, [pc, #68]	; (8004a3c <prvSetRecorderEnabled+0x9c>)
 80049f8:	6818      	ldr	r0, [r3, #0]
 80049fa:	69fc      	ldr	r4, [r7, #28]
 80049fc:	4b10      	ldr	r3, [pc, #64]	; (8004a40 <prvSetRecorderEnabled+0xa0>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	1c5a      	adds	r2, r3, #1
 8004a02:	490f      	ldr	r1, [pc, #60]	; (8004a40 <prvSetRecorderEnabled+0xa0>)
 8004a04:	600a      	str	r2, [r1, #0]
 8004a06:	4622      	mov	r2, r4
 8004a08:	4601      	mov	r1, r0
 8004a0a:	2001      	movs	r0, #1
 8004a0c:	f000 fa1a 	bl	8004e44 <prvTraceStoreEvent3>
							(uint32_t)TRACE_GET_OS_TICKS(),
							(uint32_t)currentTask,
							SessionCounter++);
        prvTraceStoreTSConfig();
 8004a10:	f000 fe5c 	bl	80056cc <prvTraceStoreTSConfig>
		prvTraceStoreWarnings();
 8004a14:	f000 f8f4 	bl	8004c00 <prvTraceStoreWarnings>
 8004a18:	e001      	b.n	8004a1e <prvSetRecorderEnabled+0x7e>
	}
    else
    {
        prvTraceOnEnd();
 8004a1a:	f7ff fe96 	bl	800474a <prvTraceOnEnd>
 8004a1e:	69bb      	ldr	r3, [r7, #24]
 8004a20:	60fb      	str	r3, [r7, #12]
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	f383 8810 	msr	PRIMASK, r3
    }

	TRACE_EXIT_CRITICAL_SECTION();
}
 8004a28:	bf00      	nop
 8004a2a:	3724      	adds	r7, #36	; 0x24
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd90      	pop	{r4, r7, pc}
 8004a30:	20005b00 	.word	0x20005b00
 8004a34:	20005b04 	.word	0x20005b04
 8004a38:	20000014 	.word	0x20000014
 8004a3c:	20005b08 	.word	0x20005b08
 8004a40:	20005afc 	.word	0x20005afc

08004a44 <prvTraceStoreSymbolTable>:

/* Stores the symbol table on Start */
static void prvTraceStoreSymbolTable()
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b090      	sub	sp, #64	; 0x40
 8004a48:	af00      	add	r7, sp, #0
	uint32_t i = 0;
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t j = 0;
 8004a4e:	2300      	movs	r3, #0
 8004a50:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004a52:	f3ef 8310 	mrs	r3, PRIMASK
 8004a56:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004a58:	6abb      	ldr	r3, [r7, #40]	; 0x28
	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ENTER_CRITICAL_SECTION();
 8004a5a:	637b      	str	r3, [r7, #52]	; 0x34
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a62:	f383 8810 	msr	PRIMASK, r3
	
	if (RecorderEnabled)
 8004a66:	4b1a      	ldr	r3, [pc, #104]	; (8004ad0 <prvTraceStoreSymbolTable+0x8c>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d027      	beq.n	8004abe <prvTraceStoreSymbolTable+0x7a>
	{
		for (i = 0; i < (sizeof(SymbolTable) / sizeof(uint32_t)); i += (SYMBOL_TABLE_SLOT_SIZE / sizeof(uint32_t)))
 8004a6e:	2300      	movs	r3, #0
 8004a70:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004a72:	e020      	b.n	8004ab6 <prvTraceStoreSymbolTable+0x72>
		{
            TRC_STREAM_PORT_ALLOCATE_EVENT(uint32_t, data, SYMBOL_TABLE_SLOT_SIZE);
 8004a74:	1d3b      	adds	r3, r7, #4
 8004a76:	633b      	str	r3, [r7, #48]	; 0x30
            if (data != NULL)
 8004a78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d018      	beq.n	8004ab0 <prvTraceStoreSymbolTable+0x6c>
            {
                for (j = 0; j < (SYMBOL_TABLE_SLOT_SIZE / sizeof(uint32_t)); j++)
 8004a7e:	2300      	movs	r3, #0
 8004a80:	63bb      	str	r3, [r7, #56]	; 0x38
 8004a82:	e00d      	b.n	8004aa0 <prvTraceStoreSymbolTable+0x5c>
                {
                        data[j] = symbolTable.SymbolTableBuffer.pSymbolTableBufferUINT32[i+j];
 8004a84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a86:	009b      	lsls	r3, r3, #2
 8004a88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a8a:	4413      	add	r3, r2
 8004a8c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004a8e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004a90:	440a      	add	r2, r1
 8004a92:	4910      	ldr	r1, [pc, #64]	; (8004ad4 <prvTraceStoreSymbolTable+0x90>)
 8004a94:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004a98:	601a      	str	r2, [r3, #0]
                for (j = 0; j < (SYMBOL_TABLE_SLOT_SIZE / sizeof(uint32_t)); j++)
 8004a9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a9c:	3301      	adds	r3, #1
 8004a9e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004aa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aa2:	2b07      	cmp	r3, #7
 8004aa4:	d9ee      	bls.n	8004a84 <prvTraceStoreSymbolTable+0x40>
                }
			    TRC_STREAM_PORT_COMMIT_EVENT(data, SYMBOL_TABLE_SLOT_SIZE);
 8004aa6:	2220      	movs	r2, #32
 8004aa8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004aaa:	2001      	movs	r0, #1
 8004aac:	f7ff fcc4 	bl	8004438 <SEGGER_RTT_Write>
		for (i = 0; i < (sizeof(SymbolTable) / sizeof(uint32_t)); i += (SYMBOL_TABLE_SLOT_SIZE / sizeof(uint32_t)))
 8004ab0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ab2:	3308      	adds	r3, #8
 8004ab4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ab6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ab8:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8004abc:	d3da      	bcc.n	8004a74 <prvTraceStoreSymbolTable+0x30>
 8004abe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ac0:	627b      	str	r3, [r7, #36]	; 0x24
 8004ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ac4:	f383 8810 	msr	PRIMASK, r3
			}
		}
	}
	TRACE_EXIT_CRITICAL_SECTION();
}
 8004ac8:	bf00      	nop
 8004aca:	3740      	adds	r7, #64	; 0x40
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}
 8004ad0:	20005b00 	.word	0x20005b00
 8004ad4:	200054b0 	.word	0x200054b0

08004ad8 <prvTraceStoreObjectDataTable>:

/* Stores the object table on Start */
static void prvTraceStoreObjectDataTable()
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b08a      	sub	sp, #40	; 0x28
 8004adc:	af00      	add	r7, sp, #0
	uint32_t i = 0;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t j = 0;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004ae6:	f3ef 8310 	mrs	r3, PRIMASK
 8004aea:	613b      	str	r3, [r7, #16]
  return(result);
 8004aec:	693b      	ldr	r3, [r7, #16]
	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ENTER_CRITICAL_SECTION();
 8004aee:	61fb      	str	r3, [r7, #28]
 8004af0:	2301      	movs	r3, #1
 8004af2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004af4:	697b      	ldr	r3, [r7, #20]
 8004af6:	f383 8810 	msr	PRIMASK, r3

	if (RecorderEnabled)
 8004afa:	4b1a      	ldr	r3, [pc, #104]	; (8004b64 <prvTraceStoreObjectDataTable+0x8c>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d026      	beq.n	8004b50 <prvTraceStoreObjectDataTable+0x78>
	{
		for (i = 0; i < (sizeof(ObjectDataTable) / sizeof(uint32_t)); i += (OBJECT_DATA_SLOT_SIZE / sizeof(uint32_t)))
 8004b02:	2300      	movs	r3, #0
 8004b04:	627b      	str	r3, [r7, #36]	; 0x24
 8004b06:	e020      	b.n	8004b4a <prvTraceStoreObjectDataTable+0x72>
        {
            TRC_STREAM_PORT_ALLOCATE_EVENT(uint32_t, data, OBJECT_DATA_SLOT_SIZE);
 8004b08:	1d3b      	adds	r3, r7, #4
 8004b0a:	61bb      	str	r3, [r7, #24]
            if (data != NULL)
 8004b0c:	69bb      	ldr	r3, [r7, #24]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d018      	beq.n	8004b44 <prvTraceStoreObjectDataTable+0x6c>
            {
                for (j = 0; j < (OBJECT_DATA_SLOT_SIZE / sizeof(uint32_t)); j++)
 8004b12:	2300      	movs	r3, #0
 8004b14:	623b      	str	r3, [r7, #32]
 8004b16:	e00d      	b.n	8004b34 <prvTraceStoreObjectDataTable+0x5c>
                {
                        data[j] = objectDataTable.ObjectDataTableBuffer.pObjectDataTableBufferUINT32[i+j];
 8004b18:	6a3b      	ldr	r3, [r7, #32]
 8004b1a:	009b      	lsls	r3, r3, #2
 8004b1c:	69ba      	ldr	r2, [r7, #24]
 8004b1e:	4413      	add	r3, r2
 8004b20:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004b22:	6a3a      	ldr	r2, [r7, #32]
 8004b24:	440a      	add	r2, r1
 8004b26:	4910      	ldr	r1, [pc, #64]	; (8004b68 <prvTraceStoreObjectDataTable+0x90>)
 8004b28:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004b2c:	601a      	str	r2, [r3, #0]
                for (j = 0; j < (OBJECT_DATA_SLOT_SIZE / sizeof(uint32_t)); j++)
 8004b2e:	6a3b      	ldr	r3, [r7, #32]
 8004b30:	3301      	adds	r3, #1
 8004b32:	623b      	str	r3, [r7, #32]
 8004b34:	6a3b      	ldr	r3, [r7, #32]
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d9ee      	bls.n	8004b18 <prvTraceStoreObjectDataTable+0x40>
                }
                TRC_STREAM_PORT_COMMIT_EVENT(data, OBJECT_DATA_SLOT_SIZE);
 8004b3a:	2208      	movs	r2, #8
 8004b3c:	69b9      	ldr	r1, [r7, #24]
 8004b3e:	2001      	movs	r0, #1
 8004b40:	f7ff fc7a 	bl	8004438 <SEGGER_RTT_Write>
		for (i = 0; i < (sizeof(ObjectDataTable) / sizeof(uint32_t)); i += (OBJECT_DATA_SLOT_SIZE / sizeof(uint32_t)))
 8004b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b46:	3302      	adds	r3, #2
 8004b48:	627b      	str	r3, [r7, #36]	; 0x24
 8004b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b4c:	2b4f      	cmp	r3, #79	; 0x4f
 8004b4e:	d9db      	bls.n	8004b08 <prvTraceStoreObjectDataTable+0x30>
 8004b50:	69fb      	ldr	r3, [r7, #28]
 8004b52:	60fb      	str	r3, [r7, #12]
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	f383 8810 	msr	PRIMASK, r3
			}
        }
	}
	TRACE_EXIT_CRITICAL_SECTION();
}
 8004b5a:	bf00      	nop
 8004b5c:	3728      	adds	r7, #40	; 0x28
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	bd80      	pop	{r7, pc}
 8004b62:	bf00      	nop
 8004b64:	20005b00 	.word	0x20005b00
 8004b68:	200059b4 	.word	0x200059b4

08004b6c <prvTraceStoreHeader>:

/* Stores the header information on Start */
static void prvTraceStoreHeader()
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b08a      	sub	sp, #40	; 0x28
 8004b70:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004b72:	f3ef 8310 	mrs	r3, PRIMASK
 8004b76:	61bb      	str	r3, [r7, #24]
  return(result);
 8004b78:	69bb      	ldr	r3, [r7, #24]
  	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ENTER_CRITICAL_SECTION();
 8004b7a:	627b      	str	r3, [r7, #36]	; 0x24
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b80:	69fb      	ldr	r3, [r7, #28]
 8004b82:	f383 8810 	msr	PRIMASK, r3

	if (RecorderEnabled)
 8004b86:	4b1b      	ldr	r3, [pc, #108]	; (8004bf4 <prvTraceStoreHeader+0x88>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d028      	beq.n	8004be0 <prvTraceStoreHeader+0x74>
	{
	  	TRC_STREAM_PORT_ALLOCATE_EVENT(PSFHeaderInfo, header, sizeof(PSFHeaderInfo));
 8004b8e:	463b      	mov	r3, r7
 8004b90:	623b      	str	r3, [r7, #32]
		if (header != NULL)
 8004b92:	6a3b      	ldr	r3, [r7, #32]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d023      	beq.n	8004be0 <prvTraceStoreHeader+0x74>
		{
			header->psf = PSFEndianessIdentifier;
 8004b98:	4b17      	ldr	r3, [pc, #92]	; (8004bf8 <prvTraceStoreHeader+0x8c>)
 8004b9a:	681a      	ldr	r2, [r3, #0]
 8004b9c:	6a3b      	ldr	r3, [r7, #32]
 8004b9e:	601a      	str	r2, [r3, #0]
			header->version = FormatVersion;
 8004ba0:	4b16      	ldr	r3, [pc, #88]	; (8004bfc <prvTraceStoreHeader+0x90>)
 8004ba2:	881a      	ldrh	r2, [r3, #0]
 8004ba4:	6a3b      	ldr	r3, [r7, #32]
 8004ba6:	809a      	strh	r2, [r3, #4]
			header->platform = TRACE_KERNEL_VERSION;
 8004ba8:	6a3b      	ldr	r3, [r7, #32]
 8004baa:	f641 22a1 	movw	r2, #6817	; 0x1aa1
 8004bae:	80da      	strh	r2, [r3, #6]
            header->options = 0;
 8004bb0:	6a3b      	ldr	r3, [r7, #32]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	609a      	str	r2, [r3, #8]
            /* Lowest bit used for TRC_IRQ_PRIORITY_ORDER */
            header->options = header->options | (TRC_IRQ_PRIORITY_ORDER << 0);
 8004bb6:	6a3b      	ldr	r3, [r7, #32]
 8004bb8:	689a      	ldr	r2, [r3, #8]
 8004bba:	6a3b      	ldr	r3, [r7, #32]
 8004bbc:	609a      	str	r2, [r3, #8]
			header->symbolSize = SYMBOL_TABLE_SLOT_SIZE;
 8004bbe:	6a3b      	ldr	r3, [r7, #32]
 8004bc0:	2220      	movs	r2, #32
 8004bc2:	819a      	strh	r2, [r3, #12]
			header->symbolCount = (TRC_CFG_SYMBOL_TABLE_SLOTS);
 8004bc4:	6a3b      	ldr	r3, [r7, #32]
 8004bc6:	2228      	movs	r2, #40	; 0x28
 8004bc8:	81da      	strh	r2, [r3, #14]
			header->objectDataSize = 8;
 8004bca:	6a3b      	ldr	r3, [r7, #32]
 8004bcc:	2208      	movs	r2, #8
 8004bce:	821a      	strh	r2, [r3, #16]
			header->objectDataCount = TRC_CFG_OBJECT_DATA_SLOTS;
 8004bd0:	6a3b      	ldr	r3, [r7, #32]
 8004bd2:	2228      	movs	r2, #40	; 0x28
 8004bd4:	825a      	strh	r2, [r3, #18]
			TRC_STREAM_PORT_COMMIT_EVENT(header, sizeof(PSFHeaderInfo));
 8004bd6:	2214      	movs	r2, #20
 8004bd8:	6a39      	ldr	r1, [r7, #32]
 8004bda:	2001      	movs	r0, #1
 8004bdc:	f7ff fc2c 	bl	8004438 <SEGGER_RTT_Write>
 8004be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004be2:	617b      	str	r3, [r7, #20]
 8004be4:	697b      	ldr	r3, [r7, #20]
 8004be6:	f383 8810 	msr	PRIMASK, r3
		}
	}
	TRACE_EXIT_CRITICAL_SECTION();
}
 8004bea:	bf00      	nop
 8004bec:	3728      	adds	r7, #40	; 0x28
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}
 8004bf2:	bf00      	nop
 8004bf4:	20005b00 	.word	0x20005b00
 8004bf8:	20000018 	.word	0x20000018
 8004bfc:	2000001c 	.word	0x2000001c

08004c00 <prvTraceStoreWarnings>:

/* Store the current warnings */
static void prvTraceStoreWarnings()
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b084      	sub	sp, #16
 8004c04:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004c06:	f3ef 8310 	mrs	r3, PRIMASK
 8004c0a:	607b      	str	r3, [r7, #4]
  return(result);
 8004c0c:	687b      	ldr	r3, [r7, #4]
	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ENTER_CRITICAL_SECTION();
 8004c0e:	60fb      	str	r3, [r7, #12]
 8004c10:	2301      	movs	r3, #1
 8004c12:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	f383 8810 	msr	PRIMASK, r3

	if (RecorderEnabled)
 8004c1a:	4b2f      	ldr	r3, [pc, #188]	; (8004cd8 <prvTraceStoreWarnings+0xd8>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d050      	beq.n	8004cc4 <prvTraceStoreWarnings+0xc4>
	{
		if (NoRoomForSymbol > 0)
 8004c22:	4b2e      	ldr	r3, [pc, #184]	; (8004cdc <prvTraceStoreWarnings+0xdc>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d007      	beq.n	8004c3a <prvTraceStoreWarnings+0x3a>
		{
			vTracePrintF(trcWarningChannel, "TRC_CFG_SYMBOL_TABLE_SLOTS too small. Add %d slots.", NoRoomForSymbol);
 8004c2a:	4b2d      	ldr	r3, [pc, #180]	; (8004ce0 <prvTraceStoreWarnings+0xe0>)
 8004c2c:	6818      	ldr	r0, [r3, #0]
 8004c2e:	4b2b      	ldr	r3, [pc, #172]	; (8004cdc <prvTraceStoreWarnings+0xdc>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	461a      	mov	r2, r3
 8004c34:	492b      	ldr	r1, [pc, #172]	; (8004ce4 <prvTraceStoreWarnings+0xe4>)
 8004c36:	f7ff fe62 	bl	80048fe <vTracePrintF>
		}

		if (LongestSymbolName > 0)
 8004c3a:	4b2b      	ldr	r3, [pc, #172]	; (8004ce8 <prvTraceStoreWarnings+0xe8>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d00c      	beq.n	8004c5c <prvTraceStoreWarnings+0x5c>
		{
			if (LongestSymbolName > (TRC_CFG_SYMBOL_MAX_LENGTH))
 8004c42:	4b29      	ldr	r3, [pc, #164]	; (8004ce8 <prvTraceStoreWarnings+0xe8>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	2b19      	cmp	r3, #25
 8004c48:	d908      	bls.n	8004c5c <prvTraceStoreWarnings+0x5c>
			{
				vTracePrintF(trcWarningChannel, "TRC_CFG_SYMBOL_MAX_LENGTH too small. Add %d chars.", LongestSymbolName - (TRC_CFG_SYMBOL_MAX_LENGTH));
 8004c4a:	4b25      	ldr	r3, [pc, #148]	; (8004ce0 <prvTraceStoreWarnings+0xe0>)
 8004c4c:	6818      	ldr	r0, [r3, #0]
 8004c4e:	4b26      	ldr	r3, [pc, #152]	; (8004ce8 <prvTraceStoreWarnings+0xe8>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	3b19      	subs	r3, #25
 8004c54:	461a      	mov	r2, r3
 8004c56:	4925      	ldr	r1, [pc, #148]	; (8004cec <prvTraceStoreWarnings+0xec>)
 8004c58:	f7ff fe51 	bl	80048fe <vTracePrintF>
			}
		}

		if (NoRoomForObjectData > 0)
 8004c5c:	4b24      	ldr	r3, [pc, #144]	; (8004cf0 <prvTraceStoreWarnings+0xf0>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d005      	beq.n	8004c70 <prvTraceStoreWarnings+0x70>
		{
			/* We don't know how many objects we actually need to make room for since NoRoomForObjectData can be increased multiple times for the same object! */
			vTracePrintF(trcWarningChannel, "TRC_CFG_OBJECT_DATA_SLOTS too small. Add more slots.");
 8004c64:	4b1e      	ldr	r3, [pc, #120]	; (8004ce0 <prvTraceStoreWarnings+0xe0>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4922      	ldr	r1, [pc, #136]	; (8004cf4 <prvTraceStoreWarnings+0xf4>)
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	f7ff fe47 	bl	80048fe <vTracePrintF>
		}

		if (MaxBytesTruncated > 0)
 8004c70:	4b21      	ldr	r3, [pc, #132]	; (8004cf8 <prvTraceStoreWarnings+0xf8>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d007      	beq.n	8004c88 <prvTraceStoreWarnings+0x88>

			A PSF event may store maximum 60 bytes payload, including data arguments
			and string characters. For User Events, also the User Event Channel ptr
			must be squeezed in, if a channel is specified. */

			vTracePrintF(trcWarningChannel, "String event too long, up to %d bytes truncated.", MaxBytesTruncated);
 8004c78:	4b19      	ldr	r3, [pc, #100]	; (8004ce0 <prvTraceStoreWarnings+0xe0>)
 8004c7a:	6818      	ldr	r0, [r3, #0]
 8004c7c:	4b1e      	ldr	r3, [pc, #120]	; (8004cf8 <prvTraceStoreWarnings+0xf8>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	461a      	mov	r2, r3
 8004c82:	491e      	ldr	r1, [pc, #120]	; (8004cfc <prvTraceStoreWarnings+0xfc>)
 8004c84:	f7ff fe3b 	bl	80048fe <vTracePrintF>
		}

		switch (errorCode)
 8004c88:	4b1d      	ldr	r3, [pc, #116]	; (8004d00 <prvTraceStoreWarnings+0x100>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	3b01      	subs	r3, #1
 8004c8e:	2b03      	cmp	r3, #3
 8004c90:	d818      	bhi.n	8004cc4 <prvTraceStoreWarnings+0xc4>
 8004c92:	a201      	add	r2, pc, #4	; (adr r2, 8004c98 <prvTraceStoreWarnings+0x98>)
 8004c94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c98:	08004cc5 	.word	0x08004cc5
 8004c9c:	08004cc5 	.word	0x08004cc5
 8004ca0:	08004ca9 	.word	0x08004ca9
 8004ca4:	08004cb7 	.word	0x08004cb7
		case PSF_ERROR_EVENT_CODE_TOO_LARGE:
			break;
		case PSF_ERROR_ISR_NESTING_OVERFLOW:			
			break;
		case PSF_ERROR_DWT_NOT_SUPPORTED:
			vTracePrintF(trcWarningChannel, "DWT not supported, see prvTraceInitCortexM.");
 8004ca8:	4b0d      	ldr	r3, [pc, #52]	; (8004ce0 <prvTraceStoreWarnings+0xe0>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4915      	ldr	r1, [pc, #84]	; (8004d04 <prvTraceStoreWarnings+0x104>)
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f7ff fe25 	bl	80048fe <vTracePrintF>
			break;
 8004cb4:	e006      	b.n	8004cc4 <prvTraceStoreWarnings+0xc4>
		case PSF_ERROR_DWT_CYCCNT_NOT_SUPPORTED:
			vTracePrintF(trcWarningChannel, "DWT_CYCCNT not supported, see prvTraceInitCortexM.");
 8004cb6:	4b0a      	ldr	r3, [pc, #40]	; (8004ce0 <prvTraceStoreWarnings+0xe0>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4913      	ldr	r1, [pc, #76]	; (8004d08 <prvTraceStoreWarnings+0x108>)
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	f7ff fe1e 	bl	80048fe <vTracePrintF>
			break;
 8004cc2:	bf00      	nop
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	603b      	str	r3, [r7, #0]
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	f383 8810 	msr	PRIMASK, r3
		}
	}
	TRACE_EXIT_CRITICAL_SECTION();
}
 8004cce:	bf00      	nop
 8004cd0:	3710      	adds	r7, #16
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}
 8004cd6:	bf00      	nop
 8004cd8:	20005b00 	.word	0x20005b00
 8004cdc:	20005b10 	.word	0x20005b10
 8004ce0:	200070d0 	.word	0x200070d0
 8004ce4:	08006ce8 	.word	0x08006ce8
 8004ce8:	20005b18 	.word	0x20005b18
 8004cec:	08006d1c 	.word	0x08006d1c
 8004cf0:	20005b14 	.word	0x20005b14
 8004cf4:	08006d50 	.word	0x08006d50
 8004cf8:	20005b1c 	.word	0x20005b1c
 8004cfc:	08006d88 	.word	0x08006d88
 8004d00:	20005af8 	.word	0x20005af8
 8004d04:	08006dbc 	.word	0x08006dbc
 8004d08:	08006de8 	.word	0x08006de8

08004d0c <prvTraceStoreEvent1>:
	TRACE_EXIT_CRITICAL_SECTION();
}

/* Store an event with one 32-bit parameter (pointer address or an int) */
void prvTraceStoreEvent1(uint16_t eventID, uint32_t param1)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b08a      	sub	sp, #40	; 0x28
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	4603      	mov	r3, r0
 8004d14:	6039      	str	r1, [r7, #0]
 8004d16:	80fb      	strh	r3, [r7, #6]
  	TRACE_ALLOC_CRITICAL_SECTION();

	PSF_ASSERT(eventID < 4096, PSF_ERROR_EVENT_CODE_TOO_LARGE);
 8004d18:	88fb      	ldrh	r3, [r7, #6]
 8004d1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d1e:	d303      	bcc.n	8004d28 <prvTraceStoreEvent1+0x1c>
 8004d20:	2001      	movs	r0, #1
 8004d22:	f000 fc75 	bl	8005610 <prvTraceError>
 8004d26:	e035      	b.n	8004d94 <prvTraceStoreEvent1+0x88>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004d28:	f3ef 8310 	mrs	r3, PRIMASK
 8004d2c:	61bb      	str	r3, [r7, #24]
  return(result);
 8004d2e:	69bb      	ldr	r3, [r7, #24]

	TRACE_ENTER_CRITICAL_SECTION();
 8004d30:	627b      	str	r3, [r7, #36]	; 0x24
 8004d32:	2301      	movs	r3, #1
 8004d34:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d36:	69fb      	ldr	r3, [r7, #28]
 8004d38:	f383 8810 	msr	PRIMASK, r3

	if (RecorderEnabled)
 8004d3c:	4b17      	ldr	r3, [pc, #92]	; (8004d9c <prvTraceStoreEvent1+0x90>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d022      	beq.n	8004d8a <prvTraceStoreEvent1+0x7e>
	{
		eventCounter++;
 8004d44:	4b16      	ldr	r3, [pc, #88]	; (8004da0 <prvTraceStoreEvent1+0x94>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	3301      	adds	r3, #1
 8004d4a:	4a15      	ldr	r2, [pc, #84]	; (8004da0 <prvTraceStoreEvent1+0x94>)
 8004d4c:	6013      	str	r3, [r2, #0]
		
		{
			TRC_STREAM_PORT_ALLOCATE_EVENT(EventWithParam_1, event, sizeof(EventWithParam_1));
 8004d4e:	f107 0308 	add.w	r3, r7, #8
 8004d52:	623b      	str	r3, [r7, #32]
			if (event != NULL)
 8004d54:	6a3b      	ldr	r3, [r7, #32]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d017      	beq.n	8004d8a <prvTraceStoreEvent1+0x7e>
			{
				event->base.EventID = eventID | PARAM_COUNT(1);
 8004d5a:	88fb      	ldrh	r3, [r7, #6]
 8004d5c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004d60:	b29a      	uxth	r2, r3
 8004d62:	6a3b      	ldr	r3, [r7, #32]
 8004d64:	801a      	strh	r2, [r3, #0]
				event->base.EventCount = (uint16_t)eventCounter;
 8004d66:	4b0e      	ldr	r3, [pc, #56]	; (8004da0 <prvTraceStoreEvent1+0x94>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	b29a      	uxth	r2, r3
 8004d6c:	6a3b      	ldr	r3, [r7, #32]
 8004d6e:	805a      	strh	r2, [r3, #2]
				event->base.TS = prvGetTimestamp32();
 8004d70:	f000 fca0 	bl	80056b4 <prvGetTimestamp32>
 8004d74:	4602      	mov	r2, r0
 8004d76:	6a3b      	ldr	r3, [r7, #32]
 8004d78:	605a      	str	r2, [r3, #4]
				event->param1 = (uint32_t)param1;
 8004d7a:	6a3b      	ldr	r3, [r7, #32]
 8004d7c:	683a      	ldr	r2, [r7, #0]
 8004d7e:	609a      	str	r2, [r3, #8]
				TRC_STREAM_PORT_COMMIT_EVENT(event, sizeof(EventWithParam_1));
 8004d80:	220c      	movs	r2, #12
 8004d82:	6a39      	ldr	r1, [r7, #32]
 8004d84:	2001      	movs	r0, #1
 8004d86:	f7ff fb57 	bl	8004438 <SEGGER_RTT_Write>
 8004d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d8c:	617b      	str	r3, [r7, #20]
 8004d8e:	697b      	ldr	r3, [r7, #20]
 8004d90:	f383 8810 	msr	PRIMASK, r3
			}
		}
	}
	TRACE_EXIT_CRITICAL_SECTION();
}
 8004d94:	3728      	adds	r7, #40	; 0x28
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}
 8004d9a:	bf00      	nop
 8004d9c:	20005b00 	.word	0x20005b00
 8004da0:	20005b04 	.word	0x20005b04

08004da4 <prvTraceStoreEvent2>:

/* Store an event with two 32-bit parameters */
void prvTraceStoreEvent2(uint16_t eventID, uint32_t param1, uint32_t param2)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b08e      	sub	sp, #56	; 0x38
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	4603      	mov	r3, r0
 8004dac:	60b9      	str	r1, [r7, #8]
 8004dae:	607a      	str	r2, [r7, #4]
 8004db0:	81fb      	strh	r3, [r7, #14]
  	TRACE_ALLOC_CRITICAL_SECTION();

	PSF_ASSERT(eventID < 4096, PSF_ERROR_EVENT_CODE_TOO_LARGE);
 8004db2:	89fb      	ldrh	r3, [r7, #14]
 8004db4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004db8:	d303      	bcc.n	8004dc2 <prvTraceStoreEvent2+0x1e>
 8004dba:	2001      	movs	r0, #1
 8004dbc:	f000 fc28 	bl	8005610 <prvTraceError>
 8004dc0:	e038      	b.n	8004e34 <prvTraceStoreEvent2+0x90>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004dc2:	f3ef 8310 	mrs	r3, PRIMASK
 8004dc6:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004dc8:	6abb      	ldr	r3, [r7, #40]	; 0x28

	TRACE_ENTER_CRITICAL_SECTION();
 8004dca:	637b      	str	r3, [r7, #52]	; 0x34
 8004dcc:	2301      	movs	r3, #1
 8004dce:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dd2:	f383 8810 	msr	PRIMASK, r3

	if (RecorderEnabled)
 8004dd6:	4b19      	ldr	r3, [pc, #100]	; (8004e3c <prvTraceStoreEvent2+0x98>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d025      	beq.n	8004e2a <prvTraceStoreEvent2+0x86>
	{
		eventCounter++;
 8004dde:	4b18      	ldr	r3, [pc, #96]	; (8004e40 <prvTraceStoreEvent2+0x9c>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	3301      	adds	r3, #1
 8004de4:	4a16      	ldr	r2, [pc, #88]	; (8004e40 <prvTraceStoreEvent2+0x9c>)
 8004de6:	6013      	str	r3, [r2, #0]

		{
			TRC_STREAM_PORT_ALLOCATE_EVENT(EventWithParam_2, event, sizeof(EventWithParam_2));
 8004de8:	f107 0314 	add.w	r3, r7, #20
 8004dec:	633b      	str	r3, [r7, #48]	; 0x30
			if (event != NULL)
 8004dee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d01a      	beq.n	8004e2a <prvTraceStoreEvent2+0x86>
			{
				event->base.EventID = eventID | PARAM_COUNT(2);
 8004df4:	89fb      	ldrh	r3, [r7, #14]
 8004df6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004dfa:	b29a      	uxth	r2, r3
 8004dfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dfe:	801a      	strh	r2, [r3, #0]
				event->base.EventCount = (uint16_t)eventCounter;
 8004e00:	4b0f      	ldr	r3, [pc, #60]	; (8004e40 <prvTraceStoreEvent2+0x9c>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	b29a      	uxth	r2, r3
 8004e06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e08:	805a      	strh	r2, [r3, #2]
				event->base.TS = prvGetTimestamp32();
 8004e0a:	f000 fc53 	bl	80056b4 <prvGetTimestamp32>
 8004e0e:	4602      	mov	r2, r0
 8004e10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e12:	605a      	str	r2, [r3, #4]
				event->param1 = (uint32_t)param1;
 8004e14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e16:	68ba      	ldr	r2, [r7, #8]
 8004e18:	609a      	str	r2, [r3, #8]
				event->param2 = param2;
 8004e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e1c:	687a      	ldr	r2, [r7, #4]
 8004e1e:	60da      	str	r2, [r3, #12]
				TRC_STREAM_PORT_COMMIT_EVENT(event, sizeof(EventWithParam_2));
 8004e20:	2210      	movs	r2, #16
 8004e22:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004e24:	2001      	movs	r0, #1
 8004e26:	f7ff fb07 	bl	8004438 <SEGGER_RTT_Write>
 8004e2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e2c:	627b      	str	r3, [r7, #36]	; 0x24
 8004e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e30:	f383 8810 	msr	PRIMASK, r3
			}
		}
	}
	TRACE_EXIT_CRITICAL_SECTION();
}
 8004e34:	3738      	adds	r7, #56	; 0x38
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	20005b00 	.word	0x20005b00
 8004e40:	20005b04 	.word	0x20005b04

08004e44 <prvTraceStoreEvent3>:
/* Store an event with three 32-bit parameters */
void prvTraceStoreEvent3(	uint16_t eventID,
						uint32_t param1,
						uint32_t param2,
						uint32_t param3)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b08e      	sub	sp, #56	; 0x38
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	60b9      	str	r1, [r7, #8]
 8004e4c:	607a      	str	r2, [r7, #4]
 8004e4e:	603b      	str	r3, [r7, #0]
 8004e50:	4603      	mov	r3, r0
 8004e52:	81fb      	strh	r3, [r7, #14]
  	TRACE_ALLOC_CRITICAL_SECTION();

	PSF_ASSERT(eventID < 4096, PSF_ERROR_EVENT_CODE_TOO_LARGE);
 8004e54:	89fb      	ldrh	r3, [r7, #14]
 8004e56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e5a:	d303      	bcc.n	8004e64 <prvTraceStoreEvent3+0x20>
 8004e5c:	2001      	movs	r0, #1
 8004e5e:	f000 fbd7 	bl	8005610 <prvTraceError>
 8004e62:	e03b      	b.n	8004edc <prvTraceStoreEvent3+0x98>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004e64:	f3ef 8310 	mrs	r3, PRIMASK
 8004e68:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004e6a:	6abb      	ldr	r3, [r7, #40]	; 0x28

	TRACE_ENTER_CRITICAL_SECTION();
 8004e6c:	637b      	str	r3, [r7, #52]	; 0x34
 8004e6e:	2301      	movs	r3, #1
 8004e70:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e74:	f383 8810 	msr	PRIMASK, r3

	if (RecorderEnabled)
 8004e78:	4b1a      	ldr	r3, [pc, #104]	; (8004ee4 <prvTraceStoreEvent3+0xa0>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d028      	beq.n	8004ed2 <prvTraceStoreEvent3+0x8e>
	{
  		eventCounter++;
 8004e80:	4b19      	ldr	r3, [pc, #100]	; (8004ee8 <prvTraceStoreEvent3+0xa4>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	3301      	adds	r3, #1
 8004e86:	4a18      	ldr	r2, [pc, #96]	; (8004ee8 <prvTraceStoreEvent3+0xa4>)
 8004e88:	6013      	str	r3, [r2, #0]

		{
			TRC_STREAM_PORT_ALLOCATE_EVENT(EventWithParam_3, event, sizeof(EventWithParam_3));
 8004e8a:	f107 0310 	add.w	r3, r7, #16
 8004e8e:	633b      	str	r3, [r7, #48]	; 0x30
			if (event != NULL)
 8004e90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d01d      	beq.n	8004ed2 <prvTraceStoreEvent3+0x8e>
			{
				event->base.EventID = eventID | PARAM_COUNT(3);
 8004e96:	89fb      	ldrh	r3, [r7, #14]
 8004e98:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8004e9c:	b29a      	uxth	r2, r3
 8004e9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ea0:	801a      	strh	r2, [r3, #0]
				event->base.EventCount = (uint16_t)eventCounter;
 8004ea2:	4b11      	ldr	r3, [pc, #68]	; (8004ee8 <prvTraceStoreEvent3+0xa4>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	b29a      	uxth	r2, r3
 8004ea8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eaa:	805a      	strh	r2, [r3, #2]
				event->base.TS = prvGetTimestamp32();
 8004eac:	f000 fc02 	bl	80056b4 <prvGetTimestamp32>
 8004eb0:	4602      	mov	r2, r0
 8004eb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eb4:	605a      	str	r2, [r3, #4]
				event->param1 = (uint32_t)param1;
 8004eb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eb8:	68ba      	ldr	r2, [r7, #8]
 8004eba:	609a      	str	r2, [r3, #8]
				event->param2 = param2;
 8004ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ebe:	687a      	ldr	r2, [r7, #4]
 8004ec0:	60da      	str	r2, [r3, #12]
				event->param3 = param3;
 8004ec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ec4:	683a      	ldr	r2, [r7, #0]
 8004ec6:	611a      	str	r2, [r3, #16]
				TRC_STREAM_PORT_COMMIT_EVENT(event, sizeof(EventWithParam_3));
 8004ec8:	2214      	movs	r2, #20
 8004eca:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004ecc:	2001      	movs	r0, #1
 8004ece:	f7ff fab3 	bl	8004438 <SEGGER_RTT_Write>
 8004ed2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ed4:	627b      	str	r3, [r7, #36]	; 0x24
 8004ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed8:	f383 8810 	msr	PRIMASK, r3
			}
		}
	}
	TRACE_EXIT_CRITICAL_SECTION();
}
 8004edc:	3738      	adds	r7, #56	; 0x38
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bd80      	pop	{r7, pc}
 8004ee2:	bf00      	nop
 8004ee4:	20005b00 	.word	0x20005b00
 8004ee8:	20005b04 	.word	0x20005b04

08004eec <prvTraceStoreEvent>:

/* Stores an event with <nParam> 32-bit integer parameters */
void prvTraceStoreEvent(int nParam, uint16_t eventID, ...)
{
 8004eec:	b40e      	push	{r1, r2, r3}
 8004eee:	b580      	push	{r7, lr}
 8004ef0:	b09d      	sub	sp, #116	; 0x74
 8004ef2:	af00      	add	r7, sp, #0
 8004ef4:	6078      	str	r0, [r7, #4]
	va_list vl;
	int i;
    TRACE_ALLOC_CRITICAL_SECTION();

	PSF_ASSERT(eventID < 4096, PSF_ERROR_EVENT_CODE_TOO_LARGE);
 8004ef6:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8004efa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004efe:	d303      	bcc.n	8004f08 <prvTraceStoreEvent+0x1c>
 8004f00:	2001      	movs	r0, #1
 8004f02:	f000 fb85 	bl	8005610 <prvTraceError>
 8004f06:	e054      	b.n	8004fb2 <prvTraceStoreEvent+0xc6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004f08:	f3ef 8310 	mrs	r3, PRIMASK
 8004f0c:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8004f0e:	6d7b      	ldr	r3, [r7, #84]	; 0x54

	TRACE_ENTER_CRITICAL_SECTION();
 8004f10:	66bb      	str	r3, [r7, #104]	; 0x68
 8004f12:	2301      	movs	r3, #1
 8004f14:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f16:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004f18:	f383 8810 	msr	PRIMASK, r3

	if (RecorderEnabled)
 8004f1c:	4b28      	ldr	r3, [pc, #160]	; (8004fc0 <prvTraceStoreEvent+0xd4>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d041      	beq.n	8004fa8 <prvTraceStoreEvent+0xbc>
	{
	  	int eventSize = (int)sizeof(BaseEvent) + nParam * (int)sizeof(uint32_t);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	3302      	adds	r3, #2
 8004f28:	009b      	lsls	r3, r3, #2
 8004f2a:	667b      	str	r3, [r7, #100]	; 0x64

		eventCounter++;
 8004f2c:	4b25      	ldr	r3, [pc, #148]	; (8004fc4 <prvTraceStoreEvent+0xd8>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	3301      	adds	r3, #1
 8004f32:	4a24      	ldr	r2, [pc, #144]	; (8004fc4 <prvTraceStoreEvent+0xd8>)
 8004f34:	6013      	str	r3, [r2, #0]

		{
			TRC_STREAM_PORT_ALLOCATE_DYNAMIC_EVENT(largestEventType, event, eventSize);
 8004f36:	f107 0308 	add.w	r3, r7, #8
 8004f3a:	663b      	str	r3, [r7, #96]	; 0x60
			if (event != NULL)
 8004f3c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d032      	beq.n	8004fa8 <prvTraceStoreEvent+0xbc>
			{
				event->base.EventID = eventID | (uint16_t)PARAM_COUNT(nParam);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	b29b      	uxth	r3, r3
 8004f46:	031b      	lsls	r3, r3, #12
 8004f48:	b29a      	uxth	r2, r3
 8004f4a:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	b29a      	uxth	r2, r3
 8004f52:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004f54:	801a      	strh	r2, [r3, #0]
				event->base.EventCount = (uint16_t)eventCounter;
 8004f56:	4b1b      	ldr	r3, [pc, #108]	; (8004fc4 <prvTraceStoreEvent+0xd8>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	b29a      	uxth	r2, r3
 8004f5c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004f5e:	805a      	strh	r2, [r3, #2]
				event->base.TS = prvGetTimestamp32();
 8004f60:	f000 fba8 	bl	80056b4 <prvGetTimestamp32>
 8004f64:	4602      	mov	r2, r0
 8004f66:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004f68:	605a      	str	r2, [r3, #4]

				va_start(vl, eventID);
 8004f6a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004f6e:	64fb      	str	r3, [r7, #76]	; 0x4c
				for (i = 0; i < nParam; i++)
 8004f70:	2300      	movs	r3, #0
 8004f72:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004f74:	e00e      	b.n	8004f94 <prvTraceStoreEvent+0xa8>
				{
					uint32_t* tmp = (uint32_t*) &(event->data[i]);
 8004f76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f78:	3302      	adds	r3, #2
 8004f7a:	009b      	lsls	r3, r3, #2
 8004f7c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004f7e:	4413      	add	r3, r2
 8004f80:	65fb      	str	r3, [r7, #92]	; 0x5c
					*tmp = va_arg(vl, uint32_t);
 8004f82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f84:	1d1a      	adds	r2, r3, #4
 8004f86:	64fa      	str	r2, [r7, #76]	; 0x4c
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f8c:	601a      	str	r2, [r3, #0]
				for (i = 0; i < nParam; i++)
 8004f8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f90:	3301      	adds	r3, #1
 8004f92:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004f94:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	dbec      	blt.n	8004f76 <prvTraceStoreEvent+0x8a>
				}
				va_end(vl);

				TRC_STREAM_PORT_COMMIT_EVENT(event, (uint32_t)eventSize);
 8004f9c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004f9e:	461a      	mov	r2, r3
 8004fa0:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8004fa2:	2001      	movs	r0, #1
 8004fa4:	f7ff fa48 	bl	8004438 <SEGGER_RTT_Write>
 8004fa8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004faa:	653b      	str	r3, [r7, #80]	; 0x50
 8004fac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004fae:	f383 8810 	msr	PRIMASK, r3
			}
		}
	}
	TRACE_EXIT_CRITICAL_SECTION();
}
 8004fb2:	3774      	adds	r7, #116	; 0x74
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004fba:	b003      	add	sp, #12
 8004fbc:	4770      	bx	lr
 8004fbe:	bf00      	nop
 8004fc0:	20005b00 	.word	0x20005b00
 8004fc4:	20005b04 	.word	0x20005b04

08004fc8 <prvTraceStoreStringEvent>:

/* Stories an event with a string and <nParam> 32-bit integer parameters */
void prvTraceStoreStringEvent(int nArgs, uint16_t eventID, const char* str, ...)
{
 8004fc8:	b40c      	push	{r2, r3}
 8004fca:	b580      	push	{r7, lr}
 8004fcc:	b086      	sub	sp, #24
 8004fce:	af02      	add	r7, sp, #8
 8004fd0:	6078      	str	r0, [r7, #4]
 8004fd2:	460b      	mov	r3, r1
 8004fd4:	807b      	strh	r3, [r7, #2]
  	va_list vl;

	va_start(vl, str);
 8004fd6:	f107 031c 	add.w	r3, r7, #28
 8004fda:	60fb      	str	r3, [r7, #12]
	prvTraceStoreStringEventHelper(nArgs, eventID, NULL, str, &vl);
 8004fdc:	8879      	ldrh	r1, [r7, #2]
 8004fde:	f107 030c 	add.w	r3, r7, #12
 8004fe2:	9300      	str	r3, [sp, #0]
 8004fe4:	69bb      	ldr	r3, [r7, #24]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	6878      	ldr	r0, [r7, #4]
 8004fea:	f000 f807 	bl	8004ffc <prvTraceStoreStringEventHelper>
	va_end(vl);
}
 8004fee:	bf00      	nop
 8004ff0:	3710      	adds	r7, #16
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004ff8:	b002      	add	sp, #8
 8004ffa:	4770      	bx	lr

08004ffc <prvTraceStoreStringEventHelper>:
/* Internal common function for storing string events */
static void prvTraceStoreStringEventHelper(	int nArgs,
										uint16_t eventID,
										traceString userEvtChannel,
										const char* str, va_list* vl)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b0a4      	sub	sp, #144	; 0x90
 8005000:	af00      	add	r7, sp, #0
 8005002:	60f8      	str	r0, [r7, #12]
 8005004:	607a      	str	r2, [r7, #4]
 8005006:	603b      	str	r3, [r7, #0]
 8005008:	460b      	mov	r3, r1
 800500a:	817b      	strh	r3, [r7, #10]
	int len;
  	int nWords;
	int nStrWords;
	int i;
	int offset = 0;
 800500c:	2300      	movs	r3, #0
 800500e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  	TRACE_ALLOC_CRITICAL_SECTION();

	PSF_ASSERT(eventID < 4096, PSF_ERROR_EVENT_CODE_TOO_LARGE);
 8005012:	897b      	ldrh	r3, [r7, #10]
 8005014:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005018:	d303      	bcc.n	8005022 <prvTraceStoreStringEventHelper+0x26>
 800501a:	2001      	movs	r0, #1
 800501c:	f000 faf8 	bl	8005610 <prvTraceError>
 8005020:	e0e2      	b.n	80051e8 <prvTraceStoreStringEventHelper+0x1ec>

	for (len = 0; (str[len] != 0) && (len < 52); len++); /* empty loop */
 8005022:	2300      	movs	r3, #0
 8005024:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8005028:	e004      	b.n	8005034 <prvTraceStoreStringEventHelper+0x38>
 800502a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800502e:	3301      	adds	r3, #1
 8005030:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8005034:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005038:	683a      	ldr	r2, [r7, #0]
 800503a:	4413      	add	r3, r2
 800503c:	781b      	ldrb	r3, [r3, #0]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d003      	beq.n	800504a <prvTraceStoreStringEventHelper+0x4e>
 8005042:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005046:	2b33      	cmp	r3, #51	; 0x33
 8005048:	ddef      	ble.n	800502a <prvTraceStoreStringEventHelper+0x2e>
	
	/* The string length in multiples of 32 bit words (+1 for null character) */
	nStrWords = (len+1+3)/4;
 800504a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800504e:	3304      	adds	r3, #4
 8005050:	2b00      	cmp	r3, #0
 8005052:	da00      	bge.n	8005056 <prvTraceStoreStringEventHelper+0x5a>
 8005054:	3303      	adds	r3, #3
 8005056:	109b      	asrs	r3, r3, #2
 8005058:	67fb      	str	r3, [r7, #124]	; 0x7c

	/* If a user event channel is specified, add in the list */
	if (userEvtChannel)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d002      	beq.n	8005066 <prvTraceStoreStringEventHelper+0x6a>
		nArgs++;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	3301      	adds	r3, #1
 8005064:	60fb      	str	r3, [r7, #12]

	offset = nArgs * 4;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	009b      	lsls	r3, r3, #2
 800506a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

	/* The total number of 32-bit words needed for the whole payload */
	nWords = nStrWords + nArgs;
 800506e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	4413      	add	r3, r2
 8005074:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

	if (nWords > 15) /* if attempting to store more than 60 byte (= max) */
 8005078:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800507c:	2b0f      	cmp	r3, #15
 800507e:	dd15      	ble.n	80050ac <prvTraceStoreStringEventHelper+0xb0>
		/* Truncate event if too large. The	string characters are stored
		last, so usually only the string is truncated, unless there a lot
		of parameters... */

		/* Diagnostics ... */
		uint32_t bytesTruncated = (uint32_t)(nWords - 15) * 4;
 8005080:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005084:	3b0f      	subs	r3, #15
 8005086:	009b      	lsls	r3, r3, #2
 8005088:	67bb      	str	r3, [r7, #120]	; 0x78

		if (bytesTruncated > MaxBytesTruncated)
 800508a:	4b59      	ldr	r3, [pc, #356]	; (80051f0 <prvTraceStoreStringEventHelper+0x1f4>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005090:	429a      	cmp	r2, r3
 8005092:	d902      	bls.n	800509a <prvTraceStoreStringEventHelper+0x9e>
		{
			MaxBytesTruncated = bytesTruncated;
 8005094:	4a56      	ldr	r2, [pc, #344]	; (80051f0 <prvTraceStoreStringEventHelper+0x1f4>)
 8005096:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005098:	6013      	str	r3, [r2, #0]
		}

		nWords = 15;
 800509a:	230f      	movs	r3, #15
 800509c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
		len = 15 * 4 - offset;
 80050a0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80050a4:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
 80050a8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80050ac:	f3ef 8310 	mrs	r3, PRIMASK
 80050b0:	65fb      	str	r3, [r7, #92]	; 0x5c
  return(result);
 80050b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
	}

	TRACE_ENTER_CRITICAL_SECTION();
 80050b4:	677b      	str	r3, [r7, #116]	; 0x74
 80050b6:	2301      	movs	r3, #1
 80050b8:	663b      	str	r3, [r7, #96]	; 0x60
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80050bc:	f383 8810 	msr	PRIMASK, r3

	if (RecorderEnabled)
 80050c0:	4b4c      	ldr	r3, [pc, #304]	; (80051f4 <prvTraceStoreStringEventHelper+0x1f8>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	f000 808a 	beq.w	80051de <prvTraceStoreStringEventHelper+0x1e2>
	{
		int eventSize = (int)sizeof(BaseEvent) + nWords * (int)sizeof(uint32_t);
 80050ca:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80050ce:	3302      	adds	r3, #2
 80050d0:	009b      	lsls	r3, r3, #2
 80050d2:	673b      	str	r3, [r7, #112]	; 0x70

		eventCounter++;
 80050d4:	4b48      	ldr	r3, [pc, #288]	; (80051f8 <prvTraceStoreStringEventHelper+0x1fc>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	3301      	adds	r3, #1
 80050da:	4a47      	ldr	r2, [pc, #284]	; (80051f8 <prvTraceStoreStringEventHelper+0x1fc>)
 80050dc:	6013      	str	r3, [r2, #0]

		{
			TRC_STREAM_PORT_ALLOCATE_DYNAMIC_EVENT(largestEventType, event, eventSize);
 80050de:	f107 0314 	add.w	r3, r7, #20
 80050e2:	66fb      	str	r3, [r7, #108]	; 0x6c
			if (event != NULL)
 80050e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d079      	beq.n	80051de <prvTraceStoreStringEventHelper+0x1e2>
			{
				uint32_t* data32;
				uint8_t* data8;
				event->base.EventID = (eventID) | (uint16_t)PARAM_COUNT(nWords);
 80050ea:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80050ee:	b29b      	uxth	r3, r3
 80050f0:	031b      	lsls	r3, r3, #12
 80050f2:	b29a      	uxth	r2, r3
 80050f4:	897b      	ldrh	r3, [r7, #10]
 80050f6:	4313      	orrs	r3, r2
 80050f8:	b29a      	uxth	r2, r3
 80050fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80050fc:	801a      	strh	r2, [r3, #0]
				event->base.EventCount = (uint16_t)eventCounter;
 80050fe:	4b3e      	ldr	r3, [pc, #248]	; (80051f8 <prvTraceStoreStringEventHelper+0x1fc>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	b29a      	uxth	r2, r3
 8005104:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005106:	805a      	strh	r2, [r3, #2]
				event->base.TS = prvGetTimestamp32();
 8005108:	f000 fad4 	bl	80056b4 <prvGetTimestamp32>
 800510c:	4602      	mov	r2, r0
 800510e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005110:	605a      	str	r2, [r3, #4]

				/* 32-bit write-pointer for the data argument */
				data32 = (uint32_t*) &(event->data[0]);
 8005112:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005114:	3308      	adds	r3, #8
 8005116:	66bb      	str	r3, [r7, #104]	; 0x68

				for (i = 0; i < nArgs; i++)
 8005118:	2300      	movs	r3, #0
 800511a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800511e:	e021      	b.n	8005164 <prvTraceStoreStringEventHelper+0x168>
				{
					if ((userEvtChannel != NULL) && (i == 0))
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d00b      	beq.n	800513e <prvTraceStoreStringEventHelper+0x142>
 8005126:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800512a:	2b00      	cmp	r3, #0
 800512c:	d107      	bne.n	800513e <prvTraceStoreStringEventHelper+0x142>
					{
						/* First, add the User Event Channel if not NULL */
						data32[i] = (uint32_t)userEvtChannel;
 800512e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005132:	009b      	lsls	r3, r3, #2
 8005134:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005136:	4413      	add	r3, r2
 8005138:	687a      	ldr	r2, [r7, #4]
 800513a:	601a      	str	r2, [r3, #0]
 800513c:	e00d      	b.n	800515a <prvTraceStoreStringEventHelper+0x15e>
					}
					else
					{
						/* Add data arguments... */
						data32[i] = va_arg(*vl, uint32_t);
 800513e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005142:	009b      	lsls	r3, r3, #2
 8005144:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005146:	441a      	add	r2, r3
 8005148:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	1d18      	adds	r0, r3, #4
 8005150:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 8005154:	6008      	str	r0, [r1, #0]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	6013      	str	r3, [r2, #0]
				for (i = 0; i < nArgs; i++)
 800515a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800515e:	3301      	adds	r3, #1
 8005160:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005164:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	429a      	cmp	r2, r3
 800516c:	dbd8      	blt.n	8005120 <prvTraceStoreStringEventHelper+0x124>
					}
				}
				data8 = (uint8_t*)&(event->data[0]);
 800516e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005170:	3308      	adds	r3, #8
 8005172:	667b      	str	r3, [r7, #100]	; 0x64
				for (i = 0; i < len; i++)
 8005174:	2300      	movs	r3, #0
 8005176:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800517a:	e012      	b.n	80051a2 <prvTraceStoreStringEventHelper+0x1a6>
				{
					data8[offset + i] = str[i];
 800517c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005180:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005184:	4413      	add	r3, r2
 8005186:	461a      	mov	r2, r3
 8005188:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800518a:	4413      	add	r3, r2
 800518c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8005190:	6839      	ldr	r1, [r7, #0]
 8005192:	440a      	add	r2, r1
 8005194:	7812      	ldrb	r2, [r2, #0]
 8005196:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < len; i++)
 8005198:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800519c:	3301      	adds	r3, #1
 800519e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80051a2:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80051a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80051aa:	429a      	cmp	r2, r3
 80051ac:	dbe6      	blt.n	800517c <prvTraceStoreStringEventHelper+0x180>
				}

				if (len < (15 * 4 - offset))
 80051ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80051b2:	f1c3 023c 	rsb	r2, r3, #60	; 0x3c
 80051b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80051ba:	429a      	cmp	r2, r3
 80051bc:	dd09      	ble.n	80051d2 <prvTraceStoreStringEventHelper+0x1d6>
					data8[offset + len] = 0;	/* Only truncate if we don't fill up the buffer completely */
 80051be:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80051c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80051c6:	4413      	add	r3, r2
 80051c8:	461a      	mov	r2, r3
 80051ca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80051cc:	4413      	add	r3, r2
 80051ce:	2200      	movs	r2, #0
 80051d0:	701a      	strb	r2, [r3, #0]
				TRC_STREAM_PORT_COMMIT_EVENT(event, (uint32_t)eventSize);
 80051d2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80051d4:	461a      	mov	r2, r3
 80051d6:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80051d8:	2001      	movs	r0, #1
 80051da:	f7ff f92d 	bl	8004438 <SEGGER_RTT_Write>
 80051de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80051e0:	65bb      	str	r3, [r7, #88]	; 0x58
 80051e2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80051e4:	f383 8810 	msr	PRIMASK, r3
			}
		}
	}
	
	TRACE_EXIT_CRITICAL_SECTION();
}
 80051e8:	3790      	adds	r7, #144	; 0x90
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}
 80051ee:	bf00      	nop
 80051f0:	20005b1c 	.word	0x20005b1c
 80051f4:	20005b00 	.word	0x20005b00
 80051f8:	20005b04 	.word	0x20005b04

080051fc <prvTraceSaveSymbol>:
	TRACE_EXIT_CRITICAL_SECTION();
}

/* Saves a symbol name (task name etc.) in symbol table */
void prvTraceSaveSymbol(const void *address, const char *name)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b08b      	sub	sp, #44	; 0x2c
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
 8005204:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8005206:	f3ef 8310 	mrs	r3, PRIMASK
 800520a:	60fb      	str	r3, [r7, #12]
  return(result);
 800520c:	68fb      	ldr	r3, [r7, #12]
	uint32_t foundSlot;
	uint32_t *ptrAddress;
	uint8_t *ptrSymbol;
	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ENTER_CRITICAL_SECTION();
 800520e:	61fb      	str	r3, [r7, #28]
 8005210:	2301      	movs	r3, #1
 8005212:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	f383 8810 	msr	PRIMASK, r3
	
	foundSlot = firstFreeSymbolTableIndex;
 800521a:	4b3a      	ldr	r3, [pc, #232]	; (8005304 <prvTraceSaveSymbol+0x108>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	623b      	str	r3, [r7, #32]

	/* First look for previous entries using this address */
	for (i = 0; i < firstFreeSymbolTableIndex; i += SYMBOL_TABLE_SLOT_SIZE)
 8005220:	2300      	movs	r3, #0
 8005222:	627b      	str	r3, [r7, #36]	; 0x24
 8005224:	e010      	b.n	8005248 <prvTraceSaveSymbol+0x4c>
	{
		/* We access the symbol table via the union member pSymbolTableBufferUINT32 to avoid strict-aliasing issues */
		ptrAddress = &symbolTable.SymbolTableBuffer.pSymbolTableBufferUINT32[i / sizeof(uint32_t)];
 8005226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005228:	089b      	lsrs	r3, r3, #2
 800522a:	009b      	lsls	r3, r3, #2
 800522c:	4a36      	ldr	r2, [pc, #216]	; (8005308 <prvTraceSaveSymbol+0x10c>)
 800522e:	4413      	add	r3, r2
 8005230:	61bb      	str	r3, [r7, #24]
		if (*ptrAddress == (uint32_t)address)
 8005232:	69bb      	ldr	r3, [r7, #24]
 8005234:	681a      	ldr	r2, [r3, #0]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	429a      	cmp	r2, r3
 800523a:	d102      	bne.n	8005242 <prvTraceSaveSymbol+0x46>
		{
			foundSlot = i;
 800523c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800523e:	623b      	str	r3, [r7, #32]
			break;
 8005240:	e007      	b.n	8005252 <prvTraceSaveSymbol+0x56>
	for (i = 0; i < firstFreeSymbolTableIndex; i += SYMBOL_TABLE_SLOT_SIZE)
 8005242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005244:	3320      	adds	r3, #32
 8005246:	627b      	str	r3, [r7, #36]	; 0x24
 8005248:	4b2e      	ldr	r3, [pc, #184]	; (8005304 <prvTraceSaveSymbol+0x108>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800524e:	429a      	cmp	r2, r3
 8005250:	d3e9      	bcc.n	8005226 <prvTraceSaveSymbol+0x2a>
		}
	}

	if (foundSlot < SYMBOL_TABLE_BUFFER_SIZE)
 8005252:	6a3b      	ldr	r3, [r7, #32]
 8005254:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8005258:	d243      	bcs.n	80052e2 <prvTraceSaveSymbol+0xe6>
	{
		/* We access the symbol table via the union member pSymbolTableBufferUINT32 to avoid strict-aliasing issues */
		symbolTable.SymbolTableBuffer.pSymbolTableBufferUINT32[foundSlot / sizeof(uint32_t)] = (uint32_t)address;
 800525a:	6a3b      	ldr	r3, [r7, #32]
 800525c:	089b      	lsrs	r3, r3, #2
 800525e:	687a      	ldr	r2, [r7, #4]
 8005260:	4929      	ldr	r1, [pc, #164]	; (8005308 <prvTraceSaveSymbol+0x10c>)
 8005262:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		
		/* We access the symbol table via the union member pSymbolTableBufferUINT8 to avoid strict-aliasing issues */
		ptrSymbol = &symbolTable.SymbolTableBuffer.pSymbolTableBufferUINT8[foundSlot + sizeof(uint32_t)];
 8005266:	6a3b      	ldr	r3, [r7, #32]
 8005268:	3304      	adds	r3, #4
 800526a:	4a27      	ldr	r2, [pc, #156]	; (8005308 <prvTraceSaveSymbol+0x10c>)
 800526c:	4413      	add	r3, r2
 800526e:	617b      	str	r3, [r7, #20]
		for (i = 0; i < (TRC_CFG_SYMBOL_MAX_LENGTH); i++)
 8005270:	2300      	movs	r3, #0
 8005272:	627b      	str	r3, [r7, #36]	; 0x24
 8005274:	e010      	b.n	8005298 <prvTraceSaveSymbol+0x9c>
        {
			ptrSymbol[i] = (uint8_t)name[i];	/* We do this first to ensure we also get the 0 termination, if there is one */
 8005276:	697a      	ldr	r2, [r7, #20]
 8005278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800527a:	4413      	add	r3, r2
 800527c:	6839      	ldr	r1, [r7, #0]
 800527e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005280:	440a      	add	r2, r1
 8005282:	7812      	ldrb	r2, [r2, #0]
 8005284:	701a      	strb	r2, [r3, #0]

			if (name[i] == 0)
 8005286:	683a      	ldr	r2, [r7, #0]
 8005288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800528a:	4413      	add	r3, r2
 800528c:	781b      	ldrb	r3, [r3, #0]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d006      	beq.n	80052a0 <prvTraceSaveSymbol+0xa4>
		for (i = 0; i < (TRC_CFG_SYMBOL_MAX_LENGTH); i++)
 8005292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005294:	3301      	adds	r3, #1
 8005296:	627b      	str	r3, [r7, #36]	; 0x24
 8005298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800529a:	2b18      	cmp	r3, #24
 800529c:	d9eb      	bls.n	8005276 <prvTraceSaveSymbol+0x7a>
 800529e:	e004      	b.n	80052aa <prvTraceSaveSymbol+0xae>
				break;
 80052a0:	bf00      	nop
		}

		/* Check the length of "name", if longer than SYMBOL_MAX_LENGTH */
		while ((name[i] != 0) && i < 128)
 80052a2:	e002      	b.n	80052aa <prvTraceSaveSymbol+0xae>
		{
			i++;
 80052a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052a6:	3301      	adds	r3, #1
 80052a8:	627b      	str	r3, [r7, #36]	; 0x24
		while ((name[i] != 0) && i < 128)
 80052aa:	683a      	ldr	r2, [r7, #0]
 80052ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ae:	4413      	add	r3, r2
 80052b0:	781b      	ldrb	r3, [r3, #0]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d002      	beq.n	80052bc <prvTraceSaveSymbol+0xc0>
 80052b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052b8:	2b7f      	cmp	r3, #127	; 0x7f
 80052ba:	d9f3      	bls.n	80052a4 <prvTraceSaveSymbol+0xa8>
		}

		/* Remember the longest symbol name, for diagnostic purposes */
		if (i > LongestSymbolName)
 80052bc:	4b13      	ldr	r3, [pc, #76]	; (800530c <prvTraceSaveSymbol+0x110>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052c2:	429a      	cmp	r2, r3
 80052c4:	d902      	bls.n	80052cc <prvTraceSaveSymbol+0xd0>
		{
			LongestSymbolName = i;
 80052c6:	4a11      	ldr	r2, [pc, #68]	; (800530c <prvTraceSaveSymbol+0x110>)
 80052c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ca:	6013      	str	r3, [r2, #0]
		}

		/* Is this the last entry in the symbol table? */
		if (foundSlot == firstFreeSymbolTableIndex)
 80052cc:	4b0d      	ldr	r3, [pc, #52]	; (8005304 <prvTraceSaveSymbol+0x108>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	6a3a      	ldr	r2, [r7, #32]
 80052d2:	429a      	cmp	r2, r3
 80052d4:	d10a      	bne.n	80052ec <prvTraceSaveSymbol+0xf0>
		{
			firstFreeSymbolTableIndex += SYMBOL_TABLE_SLOT_SIZE;
 80052d6:	4b0b      	ldr	r3, [pc, #44]	; (8005304 <prvTraceSaveSymbol+0x108>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	3320      	adds	r3, #32
 80052dc:	4a09      	ldr	r2, [pc, #36]	; (8005304 <prvTraceSaveSymbol+0x108>)
 80052de:	6013      	str	r3, [r2, #0]
 80052e0:	e004      	b.n	80052ec <prvTraceSaveSymbol+0xf0>
		}
	}
	else
	{
		NoRoomForSymbol++;
 80052e2:	4b0b      	ldr	r3, [pc, #44]	; (8005310 <prvTraceSaveSymbol+0x114>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	3301      	adds	r3, #1
 80052e8:	4a09      	ldr	r2, [pc, #36]	; (8005310 <prvTraceSaveSymbol+0x114>)
 80052ea:	6013      	str	r3, [r2, #0]
 80052ec:	69fb      	ldr	r3, [r7, #28]
 80052ee:	60bb      	str	r3, [r7, #8]
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	f383 8810 	msr	PRIMASK, r3
	}

	TRACE_EXIT_CRITICAL_SECTION();
}
 80052f6:	bf00      	nop
 80052f8:	372c      	adds	r7, #44	; 0x2c
 80052fa:	46bd      	mov	sp, r7
 80052fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005300:	4770      	bx	lr
 8005302:	bf00      	nop
 8005304:	200059b0 	.word	0x200059b0
 8005308:	200054b0 	.word	0x200054b0
 800530c:	20005b18 	.word	0x20005b18
 8005310:	20005b10 	.word	0x20005b10

08005314 <prvTraceDeleteSymbol>:

/* Deletes a symbol name (task name etc.) from symbol table */
void prvTraceDeleteSymbol(void *address)
{
 8005314:	b480      	push	{r7}
 8005316:	b08b      	sub	sp, #44	; 0x2c
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800531c:	f3ef 8310 	mrs	r3, PRIMASK
 8005320:	60fb      	str	r3, [r7, #12]
  return(result);
 8005322:	68fb      	ldr	r3, [r7, #12]
	uint32_t i, j;
	uint32_t *ptr, *lastEntryPtr;
	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ENTER_CRITICAL_SECTION();
 8005324:	61fb      	str	r3, [r7, #28]
 8005326:	2301      	movs	r3, #1
 8005328:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	f383 8810 	msr	PRIMASK, r3

	for (i = 0; i < firstFreeSymbolTableIndex; i += SYMBOL_TABLE_SLOT_SIZE)
 8005330:	2300      	movs	r3, #0
 8005332:	627b      	str	r3, [r7, #36]	; 0x24
 8005334:	e040      	b.n	80053b8 <prvTraceDeleteSymbol+0xa4>
	{
		/* We access the symbol table via the union member pSymbolTableBufferUINT32 to avoid strict-aliasing issues */
		ptr = &symbolTable.SymbolTableBuffer.pSymbolTableBufferUINT32[i / sizeof(uint32_t)];
 8005336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005338:	089b      	lsrs	r3, r3, #2
 800533a:	009b      	lsls	r3, r3, #2
 800533c:	4a26      	ldr	r2, [pc, #152]	; (80053d8 <prvTraceDeleteSymbol+0xc4>)
 800533e:	4413      	add	r3, r2
 8005340:	61bb      	str	r3, [r7, #24]
		if (*ptr == (uint32_t)address)
 8005342:	69bb      	ldr	r3, [r7, #24]
 8005344:	681a      	ldr	r2, [r3, #0]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	429a      	cmp	r2, r3
 800534a:	d132      	bne.n	80053b2 <prvTraceDeleteSymbol+0x9e>
		{
			/* See if we have another entry in the table, and that this isn't already the last entry */
			if (firstFreeSymbolTableIndex > SYMBOL_TABLE_SLOT_SIZE && i != (firstFreeSymbolTableIndex - SYMBOL_TABLE_SLOT_SIZE))
 800534c:	4b23      	ldr	r3, [pc, #140]	; (80053dc <prvTraceDeleteSymbol+0xc8>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	2b20      	cmp	r3, #32
 8005352:	d925      	bls.n	80053a0 <prvTraceDeleteSymbol+0x8c>
 8005354:	4b21      	ldr	r3, [pc, #132]	; (80053dc <prvTraceDeleteSymbol+0xc8>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f1a3 0220 	sub.w	r2, r3, #32
 800535c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800535e:	429a      	cmp	r2, r3
 8005360:	d01e      	beq.n	80053a0 <prvTraceDeleteSymbol+0x8c>
			{
				/* Another entry is available, get pointer to the last one */
				/* We access the symbol table via the union member pSymbolTableBufferUINT32 to avoid strict-aliasing issues */
				lastEntryPtr = &symbolTable.SymbolTableBuffer.pSymbolTableBufferUINT32[(firstFreeSymbolTableIndex - SYMBOL_TABLE_SLOT_SIZE) / sizeof(uint32_t)];
 8005362:	4b1e      	ldr	r3, [pc, #120]	; (80053dc <prvTraceDeleteSymbol+0xc8>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	3b20      	subs	r3, #32
 8005368:	089b      	lsrs	r3, r3, #2
 800536a:	009b      	lsls	r3, r3, #2
 800536c:	4a1a      	ldr	r2, [pc, #104]	; (80053d8 <prvTraceDeleteSymbol+0xc4>)
 800536e:	4413      	add	r3, r2
 8005370:	617b      	str	r3, [r7, #20]
				
				/* Copy last entry to this position */
				for (j = 0; j < (SYMBOL_TABLE_SLOT_SIZE) / sizeof(uint32_t); j++)
 8005372:	2300      	movs	r3, #0
 8005374:	623b      	str	r3, [r7, #32]
 8005376:	e00c      	b.n	8005392 <prvTraceDeleteSymbol+0x7e>
				{
					ptr[j] = lastEntryPtr[j];
 8005378:	6a3b      	ldr	r3, [r7, #32]
 800537a:	009b      	lsls	r3, r3, #2
 800537c:	69ba      	ldr	r2, [r7, #24]
 800537e:	4413      	add	r3, r2
 8005380:	6a3a      	ldr	r2, [r7, #32]
 8005382:	0092      	lsls	r2, r2, #2
 8005384:	6979      	ldr	r1, [r7, #20]
 8005386:	440a      	add	r2, r1
 8005388:	6812      	ldr	r2, [r2, #0]
 800538a:	601a      	str	r2, [r3, #0]
				for (j = 0; j < (SYMBOL_TABLE_SLOT_SIZE) / sizeof(uint32_t); j++)
 800538c:	6a3b      	ldr	r3, [r7, #32]
 800538e:	3301      	adds	r3, #1
 8005390:	623b      	str	r3, [r7, #32]
 8005392:	6a3b      	ldr	r3, [r7, #32]
 8005394:	2b07      	cmp	r3, #7
 8005396:	d9ef      	bls.n	8005378 <prvTraceDeleteSymbol+0x64>
				}

				/* For good measure we also zero out the original position */
				*lastEntryPtr = 0;
 8005398:	697b      	ldr	r3, [r7, #20]
 800539a:	2200      	movs	r2, #0
 800539c:	601a      	str	r2, [r3, #0]
 800539e:	e002      	b.n	80053a6 <prvTraceDeleteSymbol+0x92>
			}
			else
				*ptr = 0; /* No other entry found, or this is the last entry */
 80053a0:	69bb      	ldr	r3, [r7, #24]
 80053a2:	2200      	movs	r2, #0
 80053a4:	601a      	str	r2, [r3, #0]

			/* Lower index */
			firstFreeSymbolTableIndex -= SYMBOL_TABLE_SLOT_SIZE;
 80053a6:	4b0d      	ldr	r3, [pc, #52]	; (80053dc <prvTraceDeleteSymbol+0xc8>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	3b20      	subs	r3, #32
 80053ac:	4a0b      	ldr	r2, [pc, #44]	; (80053dc <prvTraceDeleteSymbol+0xc8>)
 80053ae:	6013      	str	r3, [r2, #0]

			break;
 80053b0:	e007      	b.n	80053c2 <prvTraceDeleteSymbol+0xae>
	for (i = 0; i < firstFreeSymbolTableIndex; i += SYMBOL_TABLE_SLOT_SIZE)
 80053b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053b4:	3320      	adds	r3, #32
 80053b6:	627b      	str	r3, [r7, #36]	; 0x24
 80053b8:	4b08      	ldr	r3, [pc, #32]	; (80053dc <prvTraceDeleteSymbol+0xc8>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053be:	429a      	cmp	r2, r3
 80053c0:	d3b9      	bcc.n	8005336 <prvTraceDeleteSymbol+0x22>
 80053c2:	69fb      	ldr	r3, [r7, #28]
 80053c4:	60bb      	str	r3, [r7, #8]
 80053c6:	68bb      	ldr	r3, [r7, #8]
 80053c8:	f383 8810 	msr	PRIMASK, r3
		}
	}

	TRACE_EXIT_CRITICAL_SECTION();
}
 80053cc:	bf00      	nop
 80053ce:	372c      	adds	r7, #44	; 0x2c
 80053d0:	46bd      	mov	sp, r7
 80053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d6:	4770      	bx	lr
 80053d8:	200054b0 	.word	0x200054b0
 80053dc:	200059b0 	.word	0x200059b0

080053e0 <prvTraceSaveObjectData>:

/* Saves an object data entry (current task priority) in object data table */
void prvTraceSaveObjectData(const void *address, uint32_t data)
{
 80053e0:	b480      	push	{r7}
 80053e2:	b08b      	sub	sp, #44	; 0x2c
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
 80053e8:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80053ea:	f3ef 8310 	mrs	r3, PRIMASK
 80053ee:	613b      	str	r3, [r7, #16]
  return(result);
 80053f0:	693b      	ldr	r3, [r7, #16]
	uint32_t i;
	uint32_t foundSlot;
	uint32_t *ptr;
	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ENTER_CRITICAL_SECTION();
 80053f2:	61fb      	str	r3, [r7, #28]
 80053f4:	2301      	movs	r3, #1
 80053f6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053f8:	697b      	ldr	r3, [r7, #20]
 80053fa:	f383 8810 	msr	PRIMASK, r3
	
	foundSlot = firstFreeObjectDataTableIndex;
 80053fe:	4b24      	ldr	r3, [pc, #144]	; (8005490 <prvTraceSaveObjectData+0xb0>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	623b      	str	r3, [r7, #32]

	/* First look for previous entries using this address */
	for (i = 0; i < firstFreeObjectDataTableIndex; i += OBJECT_DATA_SLOT_SIZE)
 8005404:	2300      	movs	r3, #0
 8005406:	627b      	str	r3, [r7, #36]	; 0x24
 8005408:	e010      	b.n	800542c <prvTraceSaveObjectData+0x4c>
	{
		/* We access the data table via the union member pObjectDataTableBufferUINT32 to avoid strict-aliasing issues */
		ptr = &objectDataTable.ObjectDataTableBuffer.pObjectDataTableBufferUINT32[i / sizeof(uint32_t)];
 800540a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800540c:	089b      	lsrs	r3, r3, #2
 800540e:	009b      	lsls	r3, r3, #2
 8005410:	4a20      	ldr	r2, [pc, #128]	; (8005494 <prvTraceSaveObjectData+0xb4>)
 8005412:	4413      	add	r3, r2
 8005414:	61bb      	str	r3, [r7, #24]
		if (*ptr == (uint32_t)address)
 8005416:	69bb      	ldr	r3, [r7, #24]
 8005418:	681a      	ldr	r2, [r3, #0]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	429a      	cmp	r2, r3
 800541e:	d102      	bne.n	8005426 <prvTraceSaveObjectData+0x46>
		{
			foundSlot = i;
 8005420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005422:	623b      	str	r3, [r7, #32]
			break;
 8005424:	e007      	b.n	8005436 <prvTraceSaveObjectData+0x56>
	for (i = 0; i < firstFreeObjectDataTableIndex; i += OBJECT_DATA_SLOT_SIZE)
 8005426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005428:	3308      	adds	r3, #8
 800542a:	627b      	str	r3, [r7, #36]	; 0x24
 800542c:	4b18      	ldr	r3, [pc, #96]	; (8005490 <prvTraceSaveObjectData+0xb0>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005432:	429a      	cmp	r2, r3
 8005434:	d3e9      	bcc.n	800540a <prvTraceSaveObjectData+0x2a>
		}
	}

	if (foundSlot < OBJECT_DATA_TABLE_BUFFER_SIZE)
 8005436:	6a3b      	ldr	r3, [r7, #32]
 8005438:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800543c:	d217      	bcs.n	800546e <prvTraceSaveObjectData+0x8e>
	{
		/* We access the data table via the union member pObjectDataTableBufferUINT32 to avoid strict-aliasing issues */
		objectDataTable.ObjectDataTableBuffer.pObjectDataTableBufferUINT32[foundSlot / sizeof(uint32_t)] = (uint32_t)address;
 800543e:	6a3b      	ldr	r3, [r7, #32]
 8005440:	089b      	lsrs	r3, r3, #2
 8005442:	687a      	ldr	r2, [r7, #4]
 8005444:	4913      	ldr	r1, [pc, #76]	; (8005494 <prvTraceSaveObjectData+0xb4>)
 8005446:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		objectDataTable.ObjectDataTableBuffer.pObjectDataTableBufferUINT32[foundSlot / sizeof(uint32_t) + 1] = data;
 800544a:	6a3b      	ldr	r3, [r7, #32]
 800544c:	089b      	lsrs	r3, r3, #2
 800544e:	3301      	adds	r3, #1
 8005450:	4910      	ldr	r1, [pc, #64]	; (8005494 <prvTraceSaveObjectData+0xb4>)
 8005452:	683a      	ldr	r2, [r7, #0]
 8005454:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		/* Is this the last entry in the object data table? */
		if (foundSlot == firstFreeObjectDataTableIndex)
 8005458:	4b0d      	ldr	r3, [pc, #52]	; (8005490 <prvTraceSaveObjectData+0xb0>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	6a3a      	ldr	r2, [r7, #32]
 800545e:	429a      	cmp	r2, r3
 8005460:	d10a      	bne.n	8005478 <prvTraceSaveObjectData+0x98>
		{
			firstFreeObjectDataTableIndex += OBJECT_DATA_SLOT_SIZE;
 8005462:	4b0b      	ldr	r3, [pc, #44]	; (8005490 <prvTraceSaveObjectData+0xb0>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	3308      	adds	r3, #8
 8005468:	4a09      	ldr	r2, [pc, #36]	; (8005490 <prvTraceSaveObjectData+0xb0>)
 800546a:	6013      	str	r3, [r2, #0]
 800546c:	e004      	b.n	8005478 <prvTraceSaveObjectData+0x98>
		}
	}
	else
	{
		NoRoomForObjectData++;
 800546e:	4b0a      	ldr	r3, [pc, #40]	; (8005498 <prvTraceSaveObjectData+0xb8>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	3301      	adds	r3, #1
 8005474:	4a08      	ldr	r2, [pc, #32]	; (8005498 <prvTraceSaveObjectData+0xb8>)
 8005476:	6013      	str	r3, [r2, #0]
 8005478:	69fb      	ldr	r3, [r7, #28]
 800547a:	60fb      	str	r3, [r7, #12]
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	f383 8810 	msr	PRIMASK, r3
	}

	TRACE_EXIT_CRITICAL_SECTION();
}
 8005482:	bf00      	nop
 8005484:	372c      	adds	r7, #44	; 0x2c
 8005486:	46bd      	mov	sp, r7
 8005488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548c:	4770      	bx	lr
 800548e:	bf00      	nop
 8005490:	20005af4 	.word	0x20005af4
 8005494:	200059b4 	.word	0x200059b4
 8005498:	20005b14 	.word	0x20005b14

0800549c <prvTraceDeleteObjectData>:

/* Removes an object data entry (task base priority) from object data table */
void prvTraceDeleteObjectData(void *address)
{
 800549c:	b480      	push	{r7}
 800549e:	b08b      	sub	sp, #44	; 0x2c
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80054a4:	f3ef 8310 	mrs	r3, PRIMASK
 80054a8:	60fb      	str	r3, [r7, #12]
  return(result);
 80054aa:	68fb      	ldr	r3, [r7, #12]
	uint32_t i, j;
	uint32_t *ptr, *lastEntryPtr;
	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ENTER_CRITICAL_SECTION();
 80054ac:	61fb      	str	r3, [r7, #28]
 80054ae:	2301      	movs	r3, #1
 80054b0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054b2:	693b      	ldr	r3, [r7, #16]
 80054b4:	f383 8810 	msr	PRIMASK, r3

	for (i = 0; i < firstFreeObjectDataTableIndex; i += OBJECT_DATA_SLOT_SIZE)
 80054b8:	2300      	movs	r3, #0
 80054ba:	627b      	str	r3, [r7, #36]	; 0x24
 80054bc:	e040      	b.n	8005540 <prvTraceDeleteObjectData+0xa4>
	{
		/* We access the data table via the union member pObjectDataTableBufferUINT32 to avoid strict-aliasing issues */
		ptr = &objectDataTable.ObjectDataTableBuffer.pObjectDataTableBufferUINT32[i / sizeof(uint32_t)];
 80054be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054c0:	089b      	lsrs	r3, r3, #2
 80054c2:	009b      	lsls	r3, r3, #2
 80054c4:	4a26      	ldr	r2, [pc, #152]	; (8005560 <prvTraceDeleteObjectData+0xc4>)
 80054c6:	4413      	add	r3, r2
 80054c8:	61bb      	str	r3, [r7, #24]
		if (*ptr == (uint32_t)address)
 80054ca:	69bb      	ldr	r3, [r7, #24]
 80054cc:	681a      	ldr	r2, [r3, #0]
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	429a      	cmp	r2, r3
 80054d2:	d132      	bne.n	800553a <prvTraceDeleteObjectData+0x9e>
		{
			/* See if we have another entry in the table, and that this isn't already the last entry */
			if (firstFreeObjectDataTableIndex > OBJECT_DATA_SLOT_SIZE && i != (firstFreeObjectDataTableIndex - OBJECT_DATA_SLOT_SIZE))
 80054d4:	4b23      	ldr	r3, [pc, #140]	; (8005564 <prvTraceDeleteObjectData+0xc8>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	2b08      	cmp	r3, #8
 80054da:	d925      	bls.n	8005528 <prvTraceDeleteObjectData+0x8c>
 80054dc:	4b21      	ldr	r3, [pc, #132]	; (8005564 <prvTraceDeleteObjectData+0xc8>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f1a3 0208 	sub.w	r2, r3, #8
 80054e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e6:	429a      	cmp	r2, r3
 80054e8:	d01e      	beq.n	8005528 <prvTraceDeleteObjectData+0x8c>
			{
				/* Another entry is available, get pointer to the last one */
				/* We access the data table via the union member pObjectDataTableBufferUINT32 to avoid strict-aliasing issues */
				lastEntryPtr = &objectDataTable.ObjectDataTableBuffer.pObjectDataTableBufferUINT32[(firstFreeObjectDataTableIndex - OBJECT_DATA_SLOT_SIZE) / sizeof(uint32_t)];
 80054ea:	4b1e      	ldr	r3, [pc, #120]	; (8005564 <prvTraceDeleteObjectData+0xc8>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	3b08      	subs	r3, #8
 80054f0:	089b      	lsrs	r3, r3, #2
 80054f2:	009b      	lsls	r3, r3, #2
 80054f4:	4a1a      	ldr	r2, [pc, #104]	; (8005560 <prvTraceDeleteObjectData+0xc4>)
 80054f6:	4413      	add	r3, r2
 80054f8:	617b      	str	r3, [r7, #20]
				
				/* Copy last entry to this position */
				for (j = 0; j < (OBJECT_DATA_SLOT_SIZE) / sizeof(uint32_t); j++)
 80054fa:	2300      	movs	r3, #0
 80054fc:	623b      	str	r3, [r7, #32]
 80054fe:	e00c      	b.n	800551a <prvTraceDeleteObjectData+0x7e>
				{
					ptr[j] = lastEntryPtr[j];
 8005500:	6a3b      	ldr	r3, [r7, #32]
 8005502:	009b      	lsls	r3, r3, #2
 8005504:	69ba      	ldr	r2, [r7, #24]
 8005506:	4413      	add	r3, r2
 8005508:	6a3a      	ldr	r2, [r7, #32]
 800550a:	0092      	lsls	r2, r2, #2
 800550c:	6979      	ldr	r1, [r7, #20]
 800550e:	440a      	add	r2, r1
 8005510:	6812      	ldr	r2, [r2, #0]
 8005512:	601a      	str	r2, [r3, #0]
				for (j = 0; j < (OBJECT_DATA_SLOT_SIZE) / sizeof(uint32_t); j++)
 8005514:	6a3b      	ldr	r3, [r7, #32]
 8005516:	3301      	adds	r3, #1
 8005518:	623b      	str	r3, [r7, #32]
 800551a:	6a3b      	ldr	r3, [r7, #32]
 800551c:	2b01      	cmp	r3, #1
 800551e:	d9ef      	bls.n	8005500 <prvTraceDeleteObjectData+0x64>
				}

				/* For good measure we also zero out the original position */
				*lastEntryPtr = 0;
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	2200      	movs	r2, #0
 8005524:	601a      	str	r2, [r3, #0]
 8005526:	e002      	b.n	800552e <prvTraceDeleteObjectData+0x92>
			}
			else
				*ptr = 0; /* No other entry found, or this is the last entry */
 8005528:	69bb      	ldr	r3, [r7, #24]
 800552a:	2200      	movs	r2, #0
 800552c:	601a      	str	r2, [r3, #0]

			/* Lower index */
			firstFreeObjectDataTableIndex -= OBJECT_DATA_SLOT_SIZE;
 800552e:	4b0d      	ldr	r3, [pc, #52]	; (8005564 <prvTraceDeleteObjectData+0xc8>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	3b08      	subs	r3, #8
 8005534:	4a0b      	ldr	r2, [pc, #44]	; (8005564 <prvTraceDeleteObjectData+0xc8>)
 8005536:	6013      	str	r3, [r2, #0]

			break;
 8005538:	e007      	b.n	800554a <prvTraceDeleteObjectData+0xae>
	for (i = 0; i < firstFreeObjectDataTableIndex; i += OBJECT_DATA_SLOT_SIZE)
 800553a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800553c:	3308      	adds	r3, #8
 800553e:	627b      	str	r3, [r7, #36]	; 0x24
 8005540:	4b08      	ldr	r3, [pc, #32]	; (8005564 <prvTraceDeleteObjectData+0xc8>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005546:	429a      	cmp	r2, r3
 8005548:	d3b9      	bcc.n	80054be <prvTraceDeleteObjectData+0x22>
 800554a:	69fb      	ldr	r3, [r7, #28]
 800554c:	60bb      	str	r3, [r7, #8]
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	f383 8810 	msr	PRIMASK, r3
		}
	}

	TRACE_EXIT_CRITICAL_SECTION();
}
 8005554:	bf00      	nop
 8005556:	372c      	adds	r7, #44	; 0x2c
 8005558:	46bd      	mov	sp, r7
 800555a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555e:	4770      	bx	lr
 8005560:	200059b4 	.word	0x200059b4
 8005564:	20005af4 	.word	0x20005af4

08005568 <prvIsValidCommand>:

/* Checks if the provided command is a valid command */
int prvIsValidCommand(TracealyzerCommandType* cmd)
{
 8005568:	b480      	push	{r7}
 800556a:	b085      	sub	sp, #20
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
  	uint16_t checksum = (uint16_t)(0xFFFF - (	cmd->cmdCode +
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	781b      	ldrb	r3, [r3, #0]
 8005574:	b29a      	uxth	r2, r3
												cmd->param1 +
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	785b      	ldrb	r3, [r3, #1]
 800557a:	b29b      	uxth	r3, r3
  	uint16_t checksum = (uint16_t)(0xFFFF - (	cmd->cmdCode +
 800557c:	4413      	add	r3, r2
 800557e:	b29a      	uxth	r2, r3
												cmd->param2 +
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	789b      	ldrb	r3, [r3, #2]
 8005584:	b29b      	uxth	r3, r3
												cmd->param1 +
 8005586:	4413      	add	r3, r2
 8005588:	b29a      	uxth	r2, r3
												cmd->param3 +
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	78db      	ldrb	r3, [r3, #3]
 800558e:	b29b      	uxth	r3, r3
												cmd->param2 +
 8005590:	4413      	add	r3, r2
 8005592:	b29a      	uxth	r2, r3
												cmd->param4 +
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	791b      	ldrb	r3, [r3, #4]
 8005598:	b29b      	uxth	r3, r3
												cmd->param3 +
 800559a:	4413      	add	r3, r2
 800559c:	b29a      	uxth	r2, r3
												cmd->param5));
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	795b      	ldrb	r3, [r3, #5]
 80055a2:	b29b      	uxth	r3, r3
												cmd->param4 +
 80055a4:	4413      	add	r3, r2
 80055a6:	b29b      	uxth	r3, r3
  	uint16_t checksum = (uint16_t)(0xFFFF - (	cmd->cmdCode +
 80055a8:	43db      	mvns	r3, r3
 80055aa:	81fb      	strh	r3, [r7, #14]

	if (cmd->checksumMSB != (unsigned char)(checksum >> 8))
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	79da      	ldrb	r2, [r3, #7]
 80055b0:	89fb      	ldrh	r3, [r7, #14]
 80055b2:	0a1b      	lsrs	r3, r3, #8
 80055b4:	b29b      	uxth	r3, r3
 80055b6:	b2db      	uxtb	r3, r3
 80055b8:	429a      	cmp	r2, r3
 80055ba:	d001      	beq.n	80055c0 <prvIsValidCommand+0x58>
		return 0;
 80055bc:	2300      	movs	r3, #0
 80055be:	e00e      	b.n	80055de <prvIsValidCommand+0x76>

	if (cmd->checksumLSB != (unsigned char)(checksum & 0xFF))
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	799a      	ldrb	r2, [r3, #6]
 80055c4:	89fb      	ldrh	r3, [r7, #14]
 80055c6:	b2db      	uxtb	r3, r3
 80055c8:	429a      	cmp	r2, r3
 80055ca:	d001      	beq.n	80055d0 <prvIsValidCommand+0x68>
		return 0;
 80055cc:	2300      	movs	r3, #0
 80055ce:	e006      	b.n	80055de <prvIsValidCommand+0x76>

	if (cmd->cmdCode > CMD_LAST_COMMAND)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	781b      	ldrb	r3, [r3, #0]
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d901      	bls.n	80055dc <prvIsValidCommand+0x74>
		return 0;
 80055d8:	2300      	movs	r3, #0
 80055da:	e000      	b.n	80055de <prvIsValidCommand+0x76>

	return 1;
 80055dc:	2301      	movs	r3, #1
}
 80055de:	4618      	mov	r0, r3
 80055e0:	3714      	adds	r7, #20
 80055e2:	46bd      	mov	sp, r7
 80055e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e8:	4770      	bx	lr

080055ea <prvProcessCommand>:

/* Executed the received command (Start or Stop) */
void prvProcessCommand(TracealyzerCommandType* cmd)
{
 80055ea:	b580      	push	{r7, lr}
 80055ec:	b082      	sub	sp, #8
 80055ee:	af00      	add	r7, sp, #0
 80055f0:	6078      	str	r0, [r7, #4]
  	switch(cmd->cmdCode)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	781b      	ldrb	r3, [r3, #0]
 80055f6:	2b01      	cmp	r3, #1
 80055f8:	d000      	beq.n	80055fc <prvProcessCommand+0x12>
	{
		case CMD_SET_ACTIVE:
		  	prvSetRecorderEnabled(cmd->param1);
		  	break;
		default:
		  	break;
 80055fa:	e005      	b.n	8005608 <prvProcessCommand+0x1e>
		  	prvSetRecorderEnabled(cmd->param1);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	785b      	ldrb	r3, [r3, #1]
 8005600:	4618      	mov	r0, r3
 8005602:	f7ff f9cd 	bl	80049a0 <prvSetRecorderEnabled>
		  	break;
 8005606:	bf00      	nop
	}
}
 8005608:	bf00      	nop
 800560a:	3708      	adds	r7, #8
 800560c:	46bd      	mov	sp, r7
 800560e:	bd80      	pop	{r7, pc}

08005610 <prvTraceError>:

/* Called on critical errors in the recorder. Stops the recorder! */
void prvTraceError(int errCode)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b082      	sub	sp, #8
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
	if (! errorCode)
 8005618:	4b0a      	ldr	r3, [pc, #40]	; (8005644 <prvTraceError+0x34>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d10d      	bne.n	800563c <prvTraceError+0x2c>
	{
		errorCode = errCode;
 8005620:	4a08      	ldr	r2, [pc, #32]	; (8005644 <prvTraceError+0x34>)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6013      	str	r3, [r2, #0]
		prvTraceStoreWarnings();
 8005626:	f7ff faeb 	bl	8004c00 <prvTraceStoreWarnings>
		vTracePrintF(trcWarningChannel, "Error detected. Stopped recorder.");
 800562a:	4b07      	ldr	r3, [pc, #28]	; (8005648 <prvTraceError+0x38>)
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	4907      	ldr	r1, [pc, #28]	; (800564c <prvTraceError+0x3c>)
 8005630:	4618      	mov	r0, r3
 8005632:	f7ff f964 	bl	80048fe <vTracePrintF>

		prvSetRecorderEnabled(0);
 8005636:	2000      	movs	r0, #0
 8005638:	f7ff f9b2 	bl	80049a0 <prvSetRecorderEnabled>
	}
}
 800563c:	bf00      	nop
 800563e:	3708      	adds	r7, #8
 8005640:	46bd      	mov	sp, r7
 8005642:	bd80      	pop	{r7, pc}
 8005644:	20005af8 	.word	0x20005af8
 8005648:	200070d0 	.word	0x200070d0
 800564c:	08006e1c 	.word	0x08006e1c

08005650 <prvTraceInitCortexM>:
/* If using DWT timestamping (default on ARM Cortex-M3, M4 and M7), make sure the DWT unit is initialized. */
#ifndef TRC_CFG_ARM_CM_USE_SYSTICK
#if ((TRC_CFG_HARDWARE_PORT == TRC_HARDWARE_PORT_ARM_Cortex_M) && (defined (__CORTEX_M) && (__CORTEX_M >= 0x03)))

void prvTraceInitCortexM()
{
 8005650:	b580      	push	{r7, lr}
 8005652:	af00      	add	r7, sp, #0
	/* Make sure the DWT registers are unlocked, in case the debugger doesn't do this. */
	TRC_REG_ITM_LOCKACCESS = TRC_ITM_LOCKACCESS_UNLOCK;
 8005654:	4b12      	ldr	r3, [pc, #72]	; (80056a0 <prvTraceInitCortexM+0x50>)
 8005656:	4a13      	ldr	r2, [pc, #76]	; (80056a4 <prvTraceInitCortexM+0x54>)
 8005658:	601a      	str	r2, [r3, #0]

	/* Make sure DWT is enabled is enabled, if supported */
	TRC_REG_DEMCR |= TRC_DEMCR_TRCENA;
 800565a:	4a13      	ldr	r2, [pc, #76]	; (80056a8 <prvTraceInitCortexM+0x58>)
 800565c:	4b12      	ldr	r3, [pc, #72]	; (80056a8 <prvTraceInitCortexM+0x58>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005664:	6013      	str	r3, [r2, #0]

	do
	{
		/* Verify that DWT is supported */
		if (TRC_REG_DEMCR == 0)
 8005666:	4b10      	ldr	r3, [pc, #64]	; (80056a8 <prvTraceInitCortexM+0x58>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d103      	bne.n	8005676 <prvTraceInitCortexM+0x26>
			In that case, define the macro TRC_CFG_ARM_CM_USE_SYSTICK in your build
			to use SysTick timestamping instead, or define your own timestamping by 
			setting TRC_CFG_HARDWARE_PORT to TRC_HARDWARE_PORT_APPLICATION_DEFINED
			and make the necessary definitions, as explained in trcHardwarePort.h.*/
			
			prvTraceError(PSF_ERROR_DWT_NOT_SUPPORTED);
 800566e:	2003      	movs	r0, #3
 8005670:	f7ff ffce 	bl	8005610 <prvTraceError>
			break;
 8005674:	e012      	b.n	800569c <prvTraceInitCortexM+0x4c>
		}

		/* Verify that DWT_CYCCNT is supported */
		if (TRC_REG_DWT_CTRL & TRC_DWT_CTRL_NOCYCCNT)
 8005676:	4b0d      	ldr	r3, [pc, #52]	; (80056ac <prvTraceInitCortexM+0x5c>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800567e:	2b00      	cmp	r3, #0
 8005680:	d003      	beq.n	800568a <prvTraceInitCortexM+0x3a>
			In that case, define the macro TRC_CFG_ARM_CM_USE_SYSTICK in your build
			to use SysTick timestamping instead, or define your own timestamping by 
			setting TRC_CFG_HARDWARE_PORT to TRC_HARDWARE_PORT_APPLICATION_DEFINED
			and make the necessary definitions, as explained in trcHardwarePort.h.*/

			prvTraceError(PSF_ERROR_DWT_CYCCNT_NOT_SUPPORTED);
 8005682:	2004      	movs	r0, #4
 8005684:	f7ff ffc4 	bl	8005610 <prvTraceError>
			break;
 8005688:	e008      	b.n	800569c <prvTraceInitCortexM+0x4c>
		}

		/* Reset the cycle counter */
		TRC_REG_DWT_CYCCNT = 0;
 800568a:	4b09      	ldr	r3, [pc, #36]	; (80056b0 <prvTraceInitCortexM+0x60>)
 800568c:	2200      	movs	r2, #0
 800568e:	601a      	str	r2, [r3, #0]

		/* Enable the cycle counter */
		TRC_REG_DWT_CTRL |= TRC_DWT_CTRL_CYCCNTENA;
 8005690:	4a06      	ldr	r2, [pc, #24]	; (80056ac <prvTraceInitCortexM+0x5c>)
 8005692:	4b06      	ldr	r3, [pc, #24]	; (80056ac <prvTraceInitCortexM+0x5c>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f043 0301 	orr.w	r3, r3, #1
 800569a:	6013      	str	r3, [r2, #0]

	} while(0);	/* breaks above jump here */
}
 800569c:	bf00      	nop
 800569e:	bd80      	pop	{r7, pc}
 80056a0:	e0001fb0 	.word	0xe0001fb0
 80056a4:	c5acce55 	.word	0xc5acce55
 80056a8:	e000edfc 	.word	0xe000edfc
 80056ac:	e0001000 	.word	0xe0001000
 80056b0:	e0001004 	.word	0xe0001004

080056b4 <prvGetTimestamp32>:
#endif
#endif

/* Performs timestamping using definitions in trcHardwarePort.h */
static uint32_t prvGetTimestamp32(void)
{
 80056b4:	b480      	push	{r7}
 80056b6:	af00      	add	r7, sp, #0
#if ((TRC_HWTC_TYPE == TRC_FREE_RUNNING_32BIT_INCR) || (TRC_HWTC_TYPE == TRC_FREE_RUNNING_32BIT_DECR))
	return TRC_HWTC_COUNT;
 80056b8:	4b03      	ldr	r3, [pc, #12]	; (80056c8 <prvGetTimestamp32+0x14>)
 80056ba:	681b      	ldr	r3, [r3, #0]
	
#if ((TRC_HWTC_TYPE == TRC_OS_TIMER_INCR) || (TRC_HWTC_TYPE == TRC_OS_TIMER_DECR))
	uint32_t ticks = TRACE_GET_OS_TICKS();
	return (TRC_HWTC_COUNT & 0x00FFFFFFU) + ((ticks & 0x000000FFU) << 24);
#endif
}
 80056bc:	4618      	mov	r0, r3
 80056be:	46bd      	mov	sp, r7
 80056c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c4:	4770      	bx	lr
 80056c6:	bf00      	nop
 80056c8:	e0001004 	.word	0xe0001004

080056cc <prvTraceStoreTSConfig>:

/* Store the Timestamp Config event */
static void prvTraceStoreTSConfig(void)
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b082      	sub	sp, #8
 80056d0:	af02      	add	r7, sp, #8
	/* If not overridden using vTraceSetFrequency, use default value */
	if (timestampFrequency == 0)
 80056d2:	4b0b      	ldr	r3, [pc, #44]	; (8005700 <prvTraceStoreTSConfig+0x34>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d103      	bne.n	80056e2 <prvTraceStoreTSConfig+0x16>
	{
		timestampFrequency = TRC_HWTC_FREQ_HZ;
 80056da:	4b0a      	ldr	r3, [pc, #40]	; (8005704 <prvTraceStoreTSConfig+0x38>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	4a08      	ldr	r2, [pc, #32]	; (8005700 <prvTraceStoreTSConfig+0x34>)
 80056e0:	6013      	str	r3, [r2, #0]
							(uint32_t)TRC_CFG_ISR_TAILCHAINING_THRESHOLD,
							(uint32_t)TRC_HWTC_PERIOD);
	}
	else
	{
	prvTraceStoreEvent(4, 
 80056e2:	4b07      	ldr	r3, [pc, #28]	; (8005700 <prvTraceStoreTSConfig+0x34>)
 80056e4:	681a      	ldr	r2, [r3, #0]
 80056e6:	2300      	movs	r3, #0
 80056e8:	9301      	str	r3, [sp, #4]
 80056ea:	2301      	movs	r3, #1
 80056ec:	9300      	str	r3, [sp, #0]
 80056ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80056f2:	2102      	movs	r1, #2
 80056f4:	2004      	movs	r0, #4
 80056f6:	f7ff fbf9 	bl	8004eec <prvTraceStoreEvent>
						(uint32_t)timestampFrequency,	                    
						(uint32_t)TRACE_TICK_RATE_HZ,
						(uint32_t)TRC_HWTC_TYPE,
						(uint32_t)TRC_CFG_ISR_TAILCHAINING_THRESHOLD);
	}
}
 80056fa:	bf00      	nop
 80056fc:	46bd      	mov	sp, r7
 80056fe:	bd80      	pop	{r7, pc}
 8005700:	20005b0c 	.word	0x20005b0c
 8005704:	20000020 	.word	0x20000020

08005708 <main>:
TaskHandle_t INTERRUPTTask_Handler;
//
void interrupt_task(void *p_arg);

int main(void)
{ 
 8005708:	b580      	push	{r7, lr}
 800570a:	b082      	sub	sp, #8
 800570c:	af02      	add	r7, sp, #8
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);//4
 800570e:	f44f 7040 	mov.w	r0, #768	; 0x300
 8005712:	f7fa fdd3 	bl	80002bc <NVIC_PriorityGroupConfig>
	delay_init(168);					//
 8005716:	20a8      	movs	r0, #168	; 0xa8
 8005718:	f7fe fb5a 	bl	8003dd0 <delay_init>
	uart_init(115200);     				//
 800571c:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8005720:	f7fe fbdc 	bl	8003edc <uart_init>
	LED_Init();		        			//LED
 8005724:	f7fe fa8e 	bl	8003c44 <LED_Init>

	vTraceEnable(TRC_START);//start tracealyzer
 8005728:	2001      	movs	r0, #1
 800572a:	f7fe ff7d 	bl	8004628 <vTraceEnable>


	TIM3_Int_Init(10000-1,8400-1);		//31S
 800572e:	f242 01cf 	movw	r1, #8399	; 0x20cf
 8005732:	f242 700f 	movw	r0, #9999	; 0x270f
 8005736:	f7fe faa7 	bl	8003c88 <TIM3_Int_Init>
	TIM5_Int_Init(10000-1,8400-1);		//51S
 800573a:	f242 01cf 	movw	r1, #8399	; 0x20cf
 800573e:	f242 700f 	movw	r0, #9999	; 0x270f
 8005742:	f7fe fad7 	bl	8003cf4 <TIM5_Int_Init>
	
	vTraceEnable(TRC_START);//start tracealyzer
 8005746:	2001      	movs	r0, #1
 8005748:	f7fe ff6e 	bl	8004628 <vTraceEnable>

	//
    xTaskCreate((TaskFunction_t )start_task,            //
 800574c:	4b08      	ldr	r3, [pc, #32]	; (8005770 <main+0x68>)
 800574e:	9301      	str	r3, [sp, #4]
 8005750:	2301      	movs	r3, #1
 8005752:	9300      	str	r3, [sp, #0]
 8005754:	2300      	movs	r3, #0
 8005756:	f44f 7280 	mov.w	r2, #256	; 0x100
 800575a:	4906      	ldr	r1, [pc, #24]	; (8005774 <main+0x6c>)
 800575c:	4806      	ldr	r0, [pc, #24]	; (8005778 <main+0x70>)
 800575e:	f7fc febf 	bl	80024e0 <xTaskCreate>
                (const char*    )"start_task",          //
                (uint16_t       )START_STK_SIZE,        //
                (void*          )NULL,                  //
                (UBaseType_t    )START_TASK_PRIO,       //
                (TaskHandle_t*  )&StartTask_Handler);   //              
    vTaskStartScheduler();          //
 8005762:	f7fd f8ef 	bl	8002944 <vTaskStartScheduler>
 8005766:	2300      	movs	r3, #0
}
 8005768:	4618      	mov	r0, r3
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}
 800576e:	bf00      	nop
 8005770:	200070d4 	.word	0x200070d4
 8005774:	08006e40 	.word	0x08006e40
 8005778:	0800577d 	.word	0x0800577d

0800577c <start_task>:

//
void start_task(void *pvParameters)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b084      	sub	sp, #16
 8005780:	af02      	add	r7, sp, #8
 8005782:	6078      	str	r0, [r7, #4]
    taskENTER_CRITICAL();           //
 8005784:	f7fb fc48 	bl	8001018 <vPortEnterCritical>
    //
    xTaskCreate((TaskFunction_t )interrupt_task,  			//
 8005788:	4b0a      	ldr	r3, [pc, #40]	; (80057b4 <start_task+0x38>)
 800578a:	9301      	str	r3, [sp, #4]
 800578c:	2302      	movs	r3, #2
 800578e:	9300      	str	r3, [sp, #0]
 8005790:	2300      	movs	r3, #0
 8005792:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005796:	4908      	ldr	r1, [pc, #32]	; (80057b8 <start_task+0x3c>)
 8005798:	4808      	ldr	r0, [pc, #32]	; (80057bc <start_task+0x40>)
 800579a:	f7fc fea1 	bl	80024e0 <xTaskCreate>
                (const char*    )"interrupt_task", 			//
                (uint16_t       )INTERRUPT_STK_SIZE,		//
                (void*          )NULL,						//
                (UBaseType_t    )INTERRUPT_TASK_PRIO,		//
                (TaskHandle_t*  )&INTERRUPTTask_Handler); 	//
	vTaskDelete(StartTask_Handler); //
 800579e:	4b08      	ldr	r3, [pc, #32]	; (80057c0 <start_task+0x44>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	4618      	mov	r0, r3
 80057a4:	f7fc fff6 	bl	8002794 <vTaskDelete>
    taskEXIT_CRITICAL();            //
 80057a8:	f7fb fc62 	bl	8001070 <vPortExitCritical>
}
 80057ac:	bf00      	nop
 80057ae:	3708      	adds	r7, #8
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}
 80057b4:	200070d8 	.word	0x200070d8
 80057b8:	08006e4c 	.word	0x08006e4c
 80057bc:	080057c5 	.word	0x080057c5
 80057c0:	200070d4 	.word	0x200070d4

080057c4 <interrupt_task>:

// 
void interrupt_task(void *pvParameters)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b084      	sub	sp, #16
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
	static u32 total_num=0;
    while(1)
    {
		total_num+=1;
 80057cc:	4b15      	ldr	r3, [pc, #84]	; (8005824 <interrupt_task+0x60>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	3301      	adds	r3, #1
 80057d2:	4a14      	ldr	r2, [pc, #80]	; (8005824 <interrupt_task+0x60>)
 80057d4:	6013      	str	r3, [r2, #0]
		if(total_num==5) 
 80057d6:	4b13      	ldr	r3, [pc, #76]	; (8005824 <interrupt_task+0x60>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	2b05      	cmp	r3, #5
 80057dc:	d117      	bne.n	800580e <interrupt_task+0x4a>
		{
			printf(".............\r\n");
 80057de:	4812      	ldr	r0, [pc, #72]	; (8005828 <interrupt_task+0x64>)
 80057e0:	f000 f9a0 	bl	8005b24 <puts>
	__asm volatile
 80057e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057e8:	f383 8811 	msr	BASEPRI, r3
 80057ec:	f3bf 8f6f 	isb	sy
 80057f0:	f3bf 8f4f 	dsb	sy
 80057f4:	60bb      	str	r3, [r7, #8]
			portDISABLE_INTERRUPTS();				//
			delay_xms(5000);						//5s
 80057f6:	f241 3088 	movw	r0, #5000	; 0x1388
 80057fa:	f7fe fb59 	bl	8003eb0 <delay_xms>
			printf(".............\r\n");	//
 80057fe:	480b      	ldr	r0, [pc, #44]	; (800582c <interrupt_task+0x68>)
 8005800:	f000 f990 	bl	8005b24 <puts>
 8005804:	2300      	movs	r3, #0
 8005806:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	f383 8811 	msr	BASEPRI, r3
			portENABLE_INTERRUPTS();
		}
        LED0=~LED0;
 800580e:	4a08      	ldr	r2, [pc, #32]	; (8005830 <interrupt_task+0x6c>)
 8005810:	4b07      	ldr	r3, [pc, #28]	; (8005830 <interrupt_task+0x6c>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	43db      	mvns	r3, r3
 8005816:	6013      	str	r3, [r2, #0]
        vTaskDelay(1000);
 8005818:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800581c:	f7fd f85a 	bl	80028d4 <vTaskDelay>
		total_num+=1;
 8005820:	e7d4      	b.n	80057cc <interrupt_task+0x8>
 8005822:	bf00      	nop
 8005824:	20005b20 	.word	0x20005b20
 8005828:	08006e5c 	.word	0x08006e5c
 800582c:	08006e7c 	.word	0x08006e7c
 8005830:	424282a4 	.word	0x424282a4

08005834 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8005834:	b480      	push	{r7}
 8005836:	af00      	add	r7, sp, #0
}
 8005838:	bf00      	nop
 800583a:	46bd      	mov	sp, r7
 800583c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005840:	4770      	bx	lr

08005842 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8005842:	b480      	push	{r7}
 8005844:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8005846:	e7fe      	b.n	8005846 <HardFault_Handler+0x4>

08005848 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8005848:	b480      	push	{r7}
 800584a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800584c:	e7fe      	b.n	800584c <MemManage_Handler+0x4>

0800584e <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800584e:	b480      	push	{r7}
 8005850:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8005852:	e7fe      	b.n	8005852 <BusFault_Handler+0x4>

08005854 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8005854:	b480      	push	{r7}
 8005856:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8005858:	e7fe      	b.n	8005858 <UsageFault_Handler+0x4>

0800585a <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800585a:	b480      	push	{r7}
 800585c:	af00      	add	r7, sp, #0
}
 800585e:	bf00      	nop
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr

08005868 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800586c:	4a16      	ldr	r2, [pc, #88]	; (80058c8 <SystemInit+0x60>)
 800586e:	4b16      	ldr	r3, [pc, #88]	; (80058c8 <SystemInit+0x60>)
 8005870:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005874:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005878:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800587c:	4a13      	ldr	r2, [pc, #76]	; (80058cc <SystemInit+0x64>)
 800587e:	4b13      	ldr	r3, [pc, #76]	; (80058cc <SystemInit+0x64>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f043 0301 	orr.w	r3, r3, #1
 8005886:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005888:	4b10      	ldr	r3, [pc, #64]	; (80058cc <SystemInit+0x64>)
 800588a:	2200      	movs	r2, #0
 800588c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800588e:	4a0f      	ldr	r2, [pc, #60]	; (80058cc <SystemInit+0x64>)
 8005890:	4b0e      	ldr	r3, [pc, #56]	; (80058cc <SystemInit+0x64>)
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8005898:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800589c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800589e:	4b0b      	ldr	r3, [pc, #44]	; (80058cc <SystemInit+0x64>)
 80058a0:	4a0b      	ldr	r2, [pc, #44]	; (80058d0 <SystemInit+0x68>)
 80058a2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80058a4:	4a09      	ldr	r2, [pc, #36]	; (80058cc <SystemInit+0x64>)
 80058a6:	4b09      	ldr	r3, [pc, #36]	; (80058cc <SystemInit+0x64>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80058ae:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80058b0:	4b06      	ldr	r3, [pc, #24]	; (80058cc <SystemInit+0x64>)
 80058b2:	2200      	movs	r2, #0
 80058b4:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80058b6:	f000 f80d 	bl	80058d4 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80058ba:	4b03      	ldr	r3, [pc, #12]	; (80058c8 <SystemInit+0x60>)
 80058bc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80058c0:	609a      	str	r2, [r3, #8]
#endif
}
 80058c2:	bf00      	nop
 80058c4:	bd80      	pop	{r7, pc}
 80058c6:	bf00      	nop
 80058c8:	e000ed00 	.word	0xe000ed00
 80058cc:	40023800 	.word	0x40023800
 80058d0:	24003010 	.word	0x24003010

080058d4 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80058d4:	b480      	push	{r7}
 80058d6:	b083      	sub	sp, #12
 80058d8:	af00      	add	r7, sp, #0
#if defined (STM32F40_41xxx) || defined (STM32F427_437xx) || defined (STM32F429_439xx) || defined (STM32F401xx)
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80058da:	2300      	movs	r3, #0
 80058dc:	607b      	str	r3, [r7, #4]
 80058de:	2300      	movs	r3, #0
 80058e0:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80058e2:	4a36      	ldr	r2, [pc, #216]	; (80059bc <SetSysClock+0xe8>)
 80058e4:	4b35      	ldr	r3, [pc, #212]	; (80059bc <SetSysClock+0xe8>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80058ec:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80058ee:	4b33      	ldr	r3, [pc, #204]	; (80059bc <SetSysClock+0xe8>)
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058f6:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	3301      	adds	r3, #1
 80058fc:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d103      	bne.n	800590c <SetSysClock+0x38>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 800590a:	d1f0      	bne.n	80058ee <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800590c:	4b2b      	ldr	r3, [pc, #172]	; (80059bc <SetSysClock+0xe8>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005914:	2b00      	cmp	r3, #0
 8005916:	d002      	beq.n	800591e <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8005918:	2301      	movs	r3, #1
 800591a:	603b      	str	r3, [r7, #0]
 800591c:	e001      	b.n	8005922 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800591e:	2300      	movs	r3, #0
 8005920:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	2b01      	cmp	r3, #1
 8005926:	d142      	bne.n	80059ae <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8005928:	4a24      	ldr	r2, [pc, #144]	; (80059bc <SetSysClock+0xe8>)
 800592a:	4b24      	ldr	r3, [pc, #144]	; (80059bc <SetSysClock+0xe8>)
 800592c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800592e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005932:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8005934:	4a22      	ldr	r2, [pc, #136]	; (80059c0 <SetSysClock+0xec>)
 8005936:	4b22      	ldr	r3, [pc, #136]	; (80059c0 <SetSysClock+0xec>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800593e:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8005940:	4a1e      	ldr	r2, [pc, #120]	; (80059bc <SetSysClock+0xe8>)
 8005942:	4b1e      	ldr	r3, [pc, #120]	; (80059bc <SetSysClock+0xe8>)
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	6093      	str	r3, [r2, #8]

#if defined (STM32F40_41xxx) || defined (STM32F427_437xx) || defined (STM32F429_439xx)      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8005948:	4a1c      	ldr	r2, [pc, #112]	; (80059bc <SetSysClock+0xe8>)
 800594a:	4b1c      	ldr	r3, [pc, #112]	; (80059bc <SetSysClock+0xe8>)
 800594c:	689b      	ldr	r3, [r3, #8]
 800594e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005952:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8005954:	4a19      	ldr	r2, [pc, #100]	; (80059bc <SetSysClock+0xe8>)
 8005956:	4b19      	ldr	r3, [pc, #100]	; (80059bc <SetSysClock+0xe8>)
 8005958:	689b      	ldr	r3, [r3, #8]
 800595a:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 800595e:	6093      	str	r3, [r2, #8]
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
#endif /* STM32F401xx */
   
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8005960:	4b16      	ldr	r3, [pc, #88]	; (80059bc <SetSysClock+0xe8>)
 8005962:	4a18      	ldr	r2, [pc, #96]	; (80059c4 <SetSysClock+0xf0>)
 8005964:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8005966:	4a15      	ldr	r2, [pc, #84]	; (80059bc <SetSysClock+0xe8>)
 8005968:	4b14      	ldr	r3, [pc, #80]	; (80059bc <SetSysClock+0xe8>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005970:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8005972:	bf00      	nop
 8005974:	4b11      	ldr	r3, [pc, #68]	; (80059bc <SetSysClock+0xe8>)
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800597c:	2b00      	cmp	r3, #0
 800597e:	d0f9      	beq.n	8005974 <SetSysClock+0xa0>
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
#endif /* STM32F427_437x || STM32F429_439xx  */

#if defined (STM32F40_41xxx)     
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8005980:	4b11      	ldr	r3, [pc, #68]	; (80059c8 <SetSysClock+0xf4>)
 8005982:	f240 7205 	movw	r2, #1797	; 0x705
 8005986:	601a      	str	r2, [r3, #0]
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
#endif /* STM32F401xx */

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8005988:	4a0c      	ldr	r2, [pc, #48]	; (80059bc <SetSysClock+0xe8>)
 800598a:	4b0c      	ldr	r3, [pc, #48]	; (80059bc <SetSysClock+0xe8>)
 800598c:	689b      	ldr	r3, [r3, #8]
 800598e:	f023 0303 	bic.w	r3, r3, #3
 8005992:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8005994:	4a09      	ldr	r2, [pc, #36]	; (80059bc <SetSysClock+0xe8>)
 8005996:	4b09      	ldr	r3, [pc, #36]	; (80059bc <SetSysClock+0xe8>)
 8005998:	689b      	ldr	r3, [r3, #8]
 800599a:	f043 0302 	orr.w	r3, r3, #2
 800599e:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80059a0:	bf00      	nop
 80059a2:	4b06      	ldr	r3, [pc, #24]	; (80059bc <SetSysClock+0xe8>)
 80059a4:	689b      	ldr	r3, [r3, #8]
 80059a6:	f003 030c 	and.w	r3, r3, #12
 80059aa:	2b08      	cmp	r3, #8
 80059ac:	d1f9      	bne.n	80059a2 <SetSysClock+0xce>
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
  {
  }
#endif /* USE_HSE_BYPASS */  
#endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx */  
}
 80059ae:	bf00      	nop
 80059b0:	370c      	adds	r7, #12
 80059b2:	46bd      	mov	sp, r7
 80059b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b8:	4770      	bx	lr
 80059ba:	bf00      	nop
 80059bc:	40023800 	.word	0x40023800
 80059c0:	40007000 	.word	0x40007000
 80059c4:	07405408 	.word	0x07405408
 80059c8:	40023c00 	.word	0x40023c00

080059cc <__libc_init_array>:
 80059cc:	b570      	push	{r4, r5, r6, lr}
 80059ce:	4e0d      	ldr	r6, [pc, #52]	; (8005a04 <__libc_init_array+0x38>)
 80059d0:	4c0d      	ldr	r4, [pc, #52]	; (8005a08 <__libc_init_array+0x3c>)
 80059d2:	1ba4      	subs	r4, r4, r6
 80059d4:	10a4      	asrs	r4, r4, #2
 80059d6:	2500      	movs	r5, #0
 80059d8:	42a5      	cmp	r5, r4
 80059da:	d109      	bne.n	80059f0 <__libc_init_array+0x24>
 80059dc:	4e0b      	ldr	r6, [pc, #44]	; (8005a0c <__libc_init_array+0x40>)
 80059de:	4c0c      	ldr	r4, [pc, #48]	; (8005a10 <__libc_init_array+0x44>)
 80059e0:	f000 ffc6 	bl	8006970 <_init>
 80059e4:	1ba4      	subs	r4, r4, r6
 80059e6:	10a4      	asrs	r4, r4, #2
 80059e8:	2500      	movs	r5, #0
 80059ea:	42a5      	cmp	r5, r4
 80059ec:	d105      	bne.n	80059fa <__libc_init_array+0x2e>
 80059ee:	bd70      	pop	{r4, r5, r6, pc}
 80059f0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80059f4:	4798      	blx	r3
 80059f6:	3501      	adds	r5, #1
 80059f8:	e7ee      	b.n	80059d8 <__libc_init_array+0xc>
 80059fa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80059fe:	4798      	blx	r3
 8005a00:	3501      	adds	r5, #1
 8005a02:	e7f2      	b.n	80059ea <__libc_init_array+0x1e>
 8005a04:	08006f34 	.word	0x08006f34
 8005a08:	08006f34 	.word	0x08006f34
 8005a0c:	08006f34 	.word	0x08006f34
 8005a10:	08006f38 	.word	0x08006f38

08005a14 <memcpy>:
 8005a14:	b510      	push	{r4, lr}
 8005a16:	1e43      	subs	r3, r0, #1
 8005a18:	440a      	add	r2, r1
 8005a1a:	4291      	cmp	r1, r2
 8005a1c:	d100      	bne.n	8005a20 <memcpy+0xc>
 8005a1e:	bd10      	pop	{r4, pc}
 8005a20:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a24:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a28:	e7f7      	b.n	8005a1a <memcpy+0x6>

08005a2a <memset>:
 8005a2a:	4402      	add	r2, r0
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d100      	bne.n	8005a34 <memset+0xa>
 8005a32:	4770      	bx	lr
 8005a34:	f803 1b01 	strb.w	r1, [r3], #1
 8005a38:	e7f9      	b.n	8005a2e <memset+0x4>
	...

08005a3c <iprintf>:
 8005a3c:	b40f      	push	{r0, r1, r2, r3}
 8005a3e:	4b0a      	ldr	r3, [pc, #40]	; (8005a68 <iprintf+0x2c>)
 8005a40:	b513      	push	{r0, r1, r4, lr}
 8005a42:	681c      	ldr	r4, [r3, #0]
 8005a44:	b124      	cbz	r4, 8005a50 <iprintf+0x14>
 8005a46:	69a3      	ldr	r3, [r4, #24]
 8005a48:	b913      	cbnz	r3, 8005a50 <iprintf+0x14>
 8005a4a:	4620      	mov	r0, r4
 8005a4c:	f000 fa24 	bl	8005e98 <__sinit>
 8005a50:	ab05      	add	r3, sp, #20
 8005a52:	9a04      	ldr	r2, [sp, #16]
 8005a54:	68a1      	ldr	r1, [r4, #8]
 8005a56:	9301      	str	r3, [sp, #4]
 8005a58:	4620      	mov	r0, r4
 8005a5a:	f000 fbe1 	bl	8006220 <_vfiprintf_r>
 8005a5e:	b002      	add	sp, #8
 8005a60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a64:	b004      	add	sp, #16
 8005a66:	4770      	bx	lr
 8005a68:	20000024 	.word	0x20000024

08005a6c <_puts_r>:
 8005a6c:	b570      	push	{r4, r5, r6, lr}
 8005a6e:	460e      	mov	r6, r1
 8005a70:	4605      	mov	r5, r0
 8005a72:	b118      	cbz	r0, 8005a7c <_puts_r+0x10>
 8005a74:	6983      	ldr	r3, [r0, #24]
 8005a76:	b90b      	cbnz	r3, 8005a7c <_puts_r+0x10>
 8005a78:	f000 fa0e 	bl	8005e98 <__sinit>
 8005a7c:	69ab      	ldr	r3, [r5, #24]
 8005a7e:	68ac      	ldr	r4, [r5, #8]
 8005a80:	b913      	cbnz	r3, 8005a88 <_puts_r+0x1c>
 8005a82:	4628      	mov	r0, r5
 8005a84:	f000 fa08 	bl	8005e98 <__sinit>
 8005a88:	4b23      	ldr	r3, [pc, #140]	; (8005b18 <_puts_r+0xac>)
 8005a8a:	429c      	cmp	r4, r3
 8005a8c:	d117      	bne.n	8005abe <_puts_r+0x52>
 8005a8e:	686c      	ldr	r4, [r5, #4]
 8005a90:	89a3      	ldrh	r3, [r4, #12]
 8005a92:	071b      	lsls	r3, r3, #28
 8005a94:	d51d      	bpl.n	8005ad2 <_puts_r+0x66>
 8005a96:	6923      	ldr	r3, [r4, #16]
 8005a98:	b1db      	cbz	r3, 8005ad2 <_puts_r+0x66>
 8005a9a:	3e01      	subs	r6, #1
 8005a9c:	68a3      	ldr	r3, [r4, #8]
 8005a9e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005aa2:	3b01      	subs	r3, #1
 8005aa4:	60a3      	str	r3, [r4, #8]
 8005aa6:	b9e9      	cbnz	r1, 8005ae4 <_puts_r+0x78>
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	da2e      	bge.n	8005b0a <_puts_r+0x9e>
 8005aac:	4622      	mov	r2, r4
 8005aae:	210a      	movs	r1, #10
 8005ab0:	4628      	mov	r0, r5
 8005ab2:	f000 f83f 	bl	8005b34 <__swbuf_r>
 8005ab6:	3001      	adds	r0, #1
 8005ab8:	d011      	beq.n	8005ade <_puts_r+0x72>
 8005aba:	200a      	movs	r0, #10
 8005abc:	bd70      	pop	{r4, r5, r6, pc}
 8005abe:	4b17      	ldr	r3, [pc, #92]	; (8005b1c <_puts_r+0xb0>)
 8005ac0:	429c      	cmp	r4, r3
 8005ac2:	d101      	bne.n	8005ac8 <_puts_r+0x5c>
 8005ac4:	68ac      	ldr	r4, [r5, #8]
 8005ac6:	e7e3      	b.n	8005a90 <_puts_r+0x24>
 8005ac8:	4b15      	ldr	r3, [pc, #84]	; (8005b20 <_puts_r+0xb4>)
 8005aca:	429c      	cmp	r4, r3
 8005acc:	bf08      	it	eq
 8005ace:	68ec      	ldreq	r4, [r5, #12]
 8005ad0:	e7de      	b.n	8005a90 <_puts_r+0x24>
 8005ad2:	4621      	mov	r1, r4
 8005ad4:	4628      	mov	r0, r5
 8005ad6:	f000 f87f 	bl	8005bd8 <__swsetup_r>
 8005ada:	2800      	cmp	r0, #0
 8005adc:	d0dd      	beq.n	8005a9a <_puts_r+0x2e>
 8005ade:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ae2:	bd70      	pop	{r4, r5, r6, pc}
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	da04      	bge.n	8005af2 <_puts_r+0x86>
 8005ae8:	69a2      	ldr	r2, [r4, #24]
 8005aea:	4293      	cmp	r3, r2
 8005aec:	db06      	blt.n	8005afc <_puts_r+0x90>
 8005aee:	290a      	cmp	r1, #10
 8005af0:	d004      	beq.n	8005afc <_puts_r+0x90>
 8005af2:	6823      	ldr	r3, [r4, #0]
 8005af4:	1c5a      	adds	r2, r3, #1
 8005af6:	6022      	str	r2, [r4, #0]
 8005af8:	7019      	strb	r1, [r3, #0]
 8005afa:	e7cf      	b.n	8005a9c <_puts_r+0x30>
 8005afc:	4622      	mov	r2, r4
 8005afe:	4628      	mov	r0, r5
 8005b00:	f000 f818 	bl	8005b34 <__swbuf_r>
 8005b04:	3001      	adds	r0, #1
 8005b06:	d1c9      	bne.n	8005a9c <_puts_r+0x30>
 8005b08:	e7e9      	b.n	8005ade <_puts_r+0x72>
 8005b0a:	6823      	ldr	r3, [r4, #0]
 8005b0c:	200a      	movs	r0, #10
 8005b0e:	1c5a      	adds	r2, r3, #1
 8005b10:	6022      	str	r2, [r4, #0]
 8005b12:	7018      	strb	r0, [r3, #0]
 8005b14:	bd70      	pop	{r4, r5, r6, pc}
 8005b16:	bf00      	nop
 8005b18:	08006ebc 	.word	0x08006ebc
 8005b1c:	08006edc 	.word	0x08006edc
 8005b20:	08006e9c 	.word	0x08006e9c

08005b24 <puts>:
 8005b24:	4b02      	ldr	r3, [pc, #8]	; (8005b30 <puts+0xc>)
 8005b26:	4601      	mov	r1, r0
 8005b28:	6818      	ldr	r0, [r3, #0]
 8005b2a:	f7ff bf9f 	b.w	8005a6c <_puts_r>
 8005b2e:	bf00      	nop
 8005b30:	20000024 	.word	0x20000024

08005b34 <__swbuf_r>:
 8005b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b36:	460e      	mov	r6, r1
 8005b38:	4614      	mov	r4, r2
 8005b3a:	4605      	mov	r5, r0
 8005b3c:	b118      	cbz	r0, 8005b46 <__swbuf_r+0x12>
 8005b3e:	6983      	ldr	r3, [r0, #24]
 8005b40:	b90b      	cbnz	r3, 8005b46 <__swbuf_r+0x12>
 8005b42:	f000 f9a9 	bl	8005e98 <__sinit>
 8005b46:	4b21      	ldr	r3, [pc, #132]	; (8005bcc <__swbuf_r+0x98>)
 8005b48:	429c      	cmp	r4, r3
 8005b4a:	d12a      	bne.n	8005ba2 <__swbuf_r+0x6e>
 8005b4c:	686c      	ldr	r4, [r5, #4]
 8005b4e:	69a3      	ldr	r3, [r4, #24]
 8005b50:	60a3      	str	r3, [r4, #8]
 8005b52:	89a3      	ldrh	r3, [r4, #12]
 8005b54:	071a      	lsls	r2, r3, #28
 8005b56:	d52e      	bpl.n	8005bb6 <__swbuf_r+0x82>
 8005b58:	6923      	ldr	r3, [r4, #16]
 8005b5a:	b363      	cbz	r3, 8005bb6 <__swbuf_r+0x82>
 8005b5c:	6923      	ldr	r3, [r4, #16]
 8005b5e:	6820      	ldr	r0, [r4, #0]
 8005b60:	1ac0      	subs	r0, r0, r3
 8005b62:	6963      	ldr	r3, [r4, #20]
 8005b64:	b2f6      	uxtb	r6, r6
 8005b66:	4298      	cmp	r0, r3
 8005b68:	4637      	mov	r7, r6
 8005b6a:	db04      	blt.n	8005b76 <__swbuf_r+0x42>
 8005b6c:	4621      	mov	r1, r4
 8005b6e:	4628      	mov	r0, r5
 8005b70:	f000 f928 	bl	8005dc4 <_fflush_r>
 8005b74:	bb28      	cbnz	r0, 8005bc2 <__swbuf_r+0x8e>
 8005b76:	68a3      	ldr	r3, [r4, #8]
 8005b78:	3b01      	subs	r3, #1
 8005b7a:	60a3      	str	r3, [r4, #8]
 8005b7c:	6823      	ldr	r3, [r4, #0]
 8005b7e:	1c5a      	adds	r2, r3, #1
 8005b80:	6022      	str	r2, [r4, #0]
 8005b82:	701e      	strb	r6, [r3, #0]
 8005b84:	6963      	ldr	r3, [r4, #20]
 8005b86:	3001      	adds	r0, #1
 8005b88:	4298      	cmp	r0, r3
 8005b8a:	d004      	beq.n	8005b96 <__swbuf_r+0x62>
 8005b8c:	89a3      	ldrh	r3, [r4, #12]
 8005b8e:	07db      	lsls	r3, r3, #31
 8005b90:	d519      	bpl.n	8005bc6 <__swbuf_r+0x92>
 8005b92:	2e0a      	cmp	r6, #10
 8005b94:	d117      	bne.n	8005bc6 <__swbuf_r+0x92>
 8005b96:	4621      	mov	r1, r4
 8005b98:	4628      	mov	r0, r5
 8005b9a:	f000 f913 	bl	8005dc4 <_fflush_r>
 8005b9e:	b190      	cbz	r0, 8005bc6 <__swbuf_r+0x92>
 8005ba0:	e00f      	b.n	8005bc2 <__swbuf_r+0x8e>
 8005ba2:	4b0b      	ldr	r3, [pc, #44]	; (8005bd0 <__swbuf_r+0x9c>)
 8005ba4:	429c      	cmp	r4, r3
 8005ba6:	d101      	bne.n	8005bac <__swbuf_r+0x78>
 8005ba8:	68ac      	ldr	r4, [r5, #8]
 8005baa:	e7d0      	b.n	8005b4e <__swbuf_r+0x1a>
 8005bac:	4b09      	ldr	r3, [pc, #36]	; (8005bd4 <__swbuf_r+0xa0>)
 8005bae:	429c      	cmp	r4, r3
 8005bb0:	bf08      	it	eq
 8005bb2:	68ec      	ldreq	r4, [r5, #12]
 8005bb4:	e7cb      	b.n	8005b4e <__swbuf_r+0x1a>
 8005bb6:	4621      	mov	r1, r4
 8005bb8:	4628      	mov	r0, r5
 8005bba:	f000 f80d 	bl	8005bd8 <__swsetup_r>
 8005bbe:	2800      	cmp	r0, #0
 8005bc0:	d0cc      	beq.n	8005b5c <__swbuf_r+0x28>
 8005bc2:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005bc6:	4638      	mov	r0, r7
 8005bc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005bca:	bf00      	nop
 8005bcc:	08006ebc 	.word	0x08006ebc
 8005bd0:	08006edc 	.word	0x08006edc
 8005bd4:	08006e9c 	.word	0x08006e9c

08005bd8 <__swsetup_r>:
 8005bd8:	4b32      	ldr	r3, [pc, #200]	; (8005ca4 <__swsetup_r+0xcc>)
 8005bda:	b570      	push	{r4, r5, r6, lr}
 8005bdc:	681d      	ldr	r5, [r3, #0]
 8005bde:	4606      	mov	r6, r0
 8005be0:	460c      	mov	r4, r1
 8005be2:	b125      	cbz	r5, 8005bee <__swsetup_r+0x16>
 8005be4:	69ab      	ldr	r3, [r5, #24]
 8005be6:	b913      	cbnz	r3, 8005bee <__swsetup_r+0x16>
 8005be8:	4628      	mov	r0, r5
 8005bea:	f000 f955 	bl	8005e98 <__sinit>
 8005bee:	4b2e      	ldr	r3, [pc, #184]	; (8005ca8 <__swsetup_r+0xd0>)
 8005bf0:	429c      	cmp	r4, r3
 8005bf2:	d10f      	bne.n	8005c14 <__swsetup_r+0x3c>
 8005bf4:	686c      	ldr	r4, [r5, #4]
 8005bf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005bfa:	b29a      	uxth	r2, r3
 8005bfc:	0715      	lsls	r5, r2, #28
 8005bfe:	d42c      	bmi.n	8005c5a <__swsetup_r+0x82>
 8005c00:	06d0      	lsls	r0, r2, #27
 8005c02:	d411      	bmi.n	8005c28 <__swsetup_r+0x50>
 8005c04:	2209      	movs	r2, #9
 8005c06:	6032      	str	r2, [r6, #0]
 8005c08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c0c:	81a3      	strh	r3, [r4, #12]
 8005c0e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c12:	bd70      	pop	{r4, r5, r6, pc}
 8005c14:	4b25      	ldr	r3, [pc, #148]	; (8005cac <__swsetup_r+0xd4>)
 8005c16:	429c      	cmp	r4, r3
 8005c18:	d101      	bne.n	8005c1e <__swsetup_r+0x46>
 8005c1a:	68ac      	ldr	r4, [r5, #8]
 8005c1c:	e7eb      	b.n	8005bf6 <__swsetup_r+0x1e>
 8005c1e:	4b24      	ldr	r3, [pc, #144]	; (8005cb0 <__swsetup_r+0xd8>)
 8005c20:	429c      	cmp	r4, r3
 8005c22:	bf08      	it	eq
 8005c24:	68ec      	ldreq	r4, [r5, #12]
 8005c26:	e7e6      	b.n	8005bf6 <__swsetup_r+0x1e>
 8005c28:	0751      	lsls	r1, r2, #29
 8005c2a:	d512      	bpl.n	8005c52 <__swsetup_r+0x7a>
 8005c2c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005c2e:	b141      	cbz	r1, 8005c42 <__swsetup_r+0x6a>
 8005c30:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005c34:	4299      	cmp	r1, r3
 8005c36:	d002      	beq.n	8005c3e <__swsetup_r+0x66>
 8005c38:	4630      	mov	r0, r6
 8005c3a:	f000 fa1b 	bl	8006074 <_free_r>
 8005c3e:	2300      	movs	r3, #0
 8005c40:	6363      	str	r3, [r4, #52]	; 0x34
 8005c42:	89a3      	ldrh	r3, [r4, #12]
 8005c44:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005c48:	81a3      	strh	r3, [r4, #12]
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	6063      	str	r3, [r4, #4]
 8005c4e:	6923      	ldr	r3, [r4, #16]
 8005c50:	6023      	str	r3, [r4, #0]
 8005c52:	89a3      	ldrh	r3, [r4, #12]
 8005c54:	f043 0308 	orr.w	r3, r3, #8
 8005c58:	81a3      	strh	r3, [r4, #12]
 8005c5a:	6923      	ldr	r3, [r4, #16]
 8005c5c:	b94b      	cbnz	r3, 8005c72 <__swsetup_r+0x9a>
 8005c5e:	89a3      	ldrh	r3, [r4, #12]
 8005c60:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005c64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c68:	d003      	beq.n	8005c72 <__swsetup_r+0x9a>
 8005c6a:	4621      	mov	r1, r4
 8005c6c:	4630      	mov	r0, r6
 8005c6e:	f000 f9c1 	bl	8005ff4 <__smakebuf_r>
 8005c72:	89a2      	ldrh	r2, [r4, #12]
 8005c74:	f012 0301 	ands.w	r3, r2, #1
 8005c78:	d00c      	beq.n	8005c94 <__swsetup_r+0xbc>
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	60a3      	str	r3, [r4, #8]
 8005c7e:	6963      	ldr	r3, [r4, #20]
 8005c80:	425b      	negs	r3, r3
 8005c82:	61a3      	str	r3, [r4, #24]
 8005c84:	6923      	ldr	r3, [r4, #16]
 8005c86:	b953      	cbnz	r3, 8005c9e <__swsetup_r+0xc6>
 8005c88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c8c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8005c90:	d1ba      	bne.n	8005c08 <__swsetup_r+0x30>
 8005c92:	bd70      	pop	{r4, r5, r6, pc}
 8005c94:	0792      	lsls	r2, r2, #30
 8005c96:	bf58      	it	pl
 8005c98:	6963      	ldrpl	r3, [r4, #20]
 8005c9a:	60a3      	str	r3, [r4, #8]
 8005c9c:	e7f2      	b.n	8005c84 <__swsetup_r+0xac>
 8005c9e:	2000      	movs	r0, #0
 8005ca0:	e7f7      	b.n	8005c92 <__swsetup_r+0xba>
 8005ca2:	bf00      	nop
 8005ca4:	20000024 	.word	0x20000024
 8005ca8:	08006ebc 	.word	0x08006ebc
 8005cac:	08006edc 	.word	0x08006edc
 8005cb0:	08006e9c 	.word	0x08006e9c

08005cb4 <__sflush_r>:
 8005cb4:	898a      	ldrh	r2, [r1, #12]
 8005cb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cba:	4605      	mov	r5, r0
 8005cbc:	0710      	lsls	r0, r2, #28
 8005cbe:	460c      	mov	r4, r1
 8005cc0:	d45a      	bmi.n	8005d78 <__sflush_r+0xc4>
 8005cc2:	684b      	ldr	r3, [r1, #4]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	dc05      	bgt.n	8005cd4 <__sflush_r+0x20>
 8005cc8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	dc02      	bgt.n	8005cd4 <__sflush_r+0x20>
 8005cce:	2000      	movs	r0, #0
 8005cd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cd4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005cd6:	2e00      	cmp	r6, #0
 8005cd8:	d0f9      	beq.n	8005cce <__sflush_r+0x1a>
 8005cda:	2300      	movs	r3, #0
 8005cdc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005ce0:	682f      	ldr	r7, [r5, #0]
 8005ce2:	602b      	str	r3, [r5, #0]
 8005ce4:	d033      	beq.n	8005d4e <__sflush_r+0x9a>
 8005ce6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005ce8:	89a3      	ldrh	r3, [r4, #12]
 8005cea:	075a      	lsls	r2, r3, #29
 8005cec:	d505      	bpl.n	8005cfa <__sflush_r+0x46>
 8005cee:	6863      	ldr	r3, [r4, #4]
 8005cf0:	1ac0      	subs	r0, r0, r3
 8005cf2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005cf4:	b10b      	cbz	r3, 8005cfa <__sflush_r+0x46>
 8005cf6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005cf8:	1ac0      	subs	r0, r0, r3
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	4602      	mov	r2, r0
 8005cfe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005d00:	6a21      	ldr	r1, [r4, #32]
 8005d02:	4628      	mov	r0, r5
 8005d04:	47b0      	blx	r6
 8005d06:	1c43      	adds	r3, r0, #1
 8005d08:	89a3      	ldrh	r3, [r4, #12]
 8005d0a:	d106      	bne.n	8005d1a <__sflush_r+0x66>
 8005d0c:	6829      	ldr	r1, [r5, #0]
 8005d0e:	291d      	cmp	r1, #29
 8005d10:	d84b      	bhi.n	8005daa <__sflush_r+0xf6>
 8005d12:	4a2b      	ldr	r2, [pc, #172]	; (8005dc0 <__sflush_r+0x10c>)
 8005d14:	40ca      	lsrs	r2, r1
 8005d16:	07d6      	lsls	r6, r2, #31
 8005d18:	d547      	bpl.n	8005daa <__sflush_r+0xf6>
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	6062      	str	r2, [r4, #4]
 8005d1e:	04d9      	lsls	r1, r3, #19
 8005d20:	6922      	ldr	r2, [r4, #16]
 8005d22:	6022      	str	r2, [r4, #0]
 8005d24:	d504      	bpl.n	8005d30 <__sflush_r+0x7c>
 8005d26:	1c42      	adds	r2, r0, #1
 8005d28:	d101      	bne.n	8005d2e <__sflush_r+0x7a>
 8005d2a:	682b      	ldr	r3, [r5, #0]
 8005d2c:	b903      	cbnz	r3, 8005d30 <__sflush_r+0x7c>
 8005d2e:	6560      	str	r0, [r4, #84]	; 0x54
 8005d30:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005d32:	602f      	str	r7, [r5, #0]
 8005d34:	2900      	cmp	r1, #0
 8005d36:	d0ca      	beq.n	8005cce <__sflush_r+0x1a>
 8005d38:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005d3c:	4299      	cmp	r1, r3
 8005d3e:	d002      	beq.n	8005d46 <__sflush_r+0x92>
 8005d40:	4628      	mov	r0, r5
 8005d42:	f000 f997 	bl	8006074 <_free_r>
 8005d46:	2000      	movs	r0, #0
 8005d48:	6360      	str	r0, [r4, #52]	; 0x34
 8005d4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d4e:	6a21      	ldr	r1, [r4, #32]
 8005d50:	2301      	movs	r3, #1
 8005d52:	4628      	mov	r0, r5
 8005d54:	47b0      	blx	r6
 8005d56:	1c41      	adds	r1, r0, #1
 8005d58:	d1c6      	bne.n	8005ce8 <__sflush_r+0x34>
 8005d5a:	682b      	ldr	r3, [r5, #0]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d0c3      	beq.n	8005ce8 <__sflush_r+0x34>
 8005d60:	2b1d      	cmp	r3, #29
 8005d62:	d001      	beq.n	8005d68 <__sflush_r+0xb4>
 8005d64:	2b16      	cmp	r3, #22
 8005d66:	d101      	bne.n	8005d6c <__sflush_r+0xb8>
 8005d68:	602f      	str	r7, [r5, #0]
 8005d6a:	e7b0      	b.n	8005cce <__sflush_r+0x1a>
 8005d6c:	89a3      	ldrh	r3, [r4, #12]
 8005d6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d72:	81a3      	strh	r3, [r4, #12]
 8005d74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d78:	690f      	ldr	r7, [r1, #16]
 8005d7a:	2f00      	cmp	r7, #0
 8005d7c:	d0a7      	beq.n	8005cce <__sflush_r+0x1a>
 8005d7e:	0793      	lsls	r3, r2, #30
 8005d80:	680e      	ldr	r6, [r1, #0]
 8005d82:	bf08      	it	eq
 8005d84:	694b      	ldreq	r3, [r1, #20]
 8005d86:	600f      	str	r7, [r1, #0]
 8005d88:	bf18      	it	ne
 8005d8a:	2300      	movne	r3, #0
 8005d8c:	eba6 0807 	sub.w	r8, r6, r7
 8005d90:	608b      	str	r3, [r1, #8]
 8005d92:	f1b8 0f00 	cmp.w	r8, #0
 8005d96:	dd9a      	ble.n	8005cce <__sflush_r+0x1a>
 8005d98:	4643      	mov	r3, r8
 8005d9a:	463a      	mov	r2, r7
 8005d9c:	6a21      	ldr	r1, [r4, #32]
 8005d9e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005da0:	4628      	mov	r0, r5
 8005da2:	47b0      	blx	r6
 8005da4:	2800      	cmp	r0, #0
 8005da6:	dc07      	bgt.n	8005db8 <__sflush_r+0x104>
 8005da8:	89a3      	ldrh	r3, [r4, #12]
 8005daa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005dae:	81a3      	strh	r3, [r4, #12]
 8005db0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005db4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005db8:	4407      	add	r7, r0
 8005dba:	eba8 0800 	sub.w	r8, r8, r0
 8005dbe:	e7e8      	b.n	8005d92 <__sflush_r+0xde>
 8005dc0:	20400001 	.word	0x20400001

08005dc4 <_fflush_r>:
 8005dc4:	b538      	push	{r3, r4, r5, lr}
 8005dc6:	690b      	ldr	r3, [r1, #16]
 8005dc8:	4605      	mov	r5, r0
 8005dca:	460c      	mov	r4, r1
 8005dcc:	b1db      	cbz	r3, 8005e06 <_fflush_r+0x42>
 8005dce:	b118      	cbz	r0, 8005dd8 <_fflush_r+0x14>
 8005dd0:	6983      	ldr	r3, [r0, #24]
 8005dd2:	b90b      	cbnz	r3, 8005dd8 <_fflush_r+0x14>
 8005dd4:	f000 f860 	bl	8005e98 <__sinit>
 8005dd8:	4b0c      	ldr	r3, [pc, #48]	; (8005e0c <_fflush_r+0x48>)
 8005dda:	429c      	cmp	r4, r3
 8005ddc:	d109      	bne.n	8005df2 <_fflush_r+0x2e>
 8005dde:	686c      	ldr	r4, [r5, #4]
 8005de0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005de4:	b17b      	cbz	r3, 8005e06 <_fflush_r+0x42>
 8005de6:	4621      	mov	r1, r4
 8005de8:	4628      	mov	r0, r5
 8005dea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005dee:	f7ff bf61 	b.w	8005cb4 <__sflush_r>
 8005df2:	4b07      	ldr	r3, [pc, #28]	; (8005e10 <_fflush_r+0x4c>)
 8005df4:	429c      	cmp	r4, r3
 8005df6:	d101      	bne.n	8005dfc <_fflush_r+0x38>
 8005df8:	68ac      	ldr	r4, [r5, #8]
 8005dfa:	e7f1      	b.n	8005de0 <_fflush_r+0x1c>
 8005dfc:	4b05      	ldr	r3, [pc, #20]	; (8005e14 <_fflush_r+0x50>)
 8005dfe:	429c      	cmp	r4, r3
 8005e00:	bf08      	it	eq
 8005e02:	68ec      	ldreq	r4, [r5, #12]
 8005e04:	e7ec      	b.n	8005de0 <_fflush_r+0x1c>
 8005e06:	2000      	movs	r0, #0
 8005e08:	bd38      	pop	{r3, r4, r5, pc}
 8005e0a:	bf00      	nop
 8005e0c:	08006ebc 	.word	0x08006ebc
 8005e10:	08006edc 	.word	0x08006edc
 8005e14:	08006e9c 	.word	0x08006e9c

08005e18 <_cleanup_r>:
 8005e18:	4901      	ldr	r1, [pc, #4]	; (8005e20 <_cleanup_r+0x8>)
 8005e1a:	f000 b8a9 	b.w	8005f70 <_fwalk_reent>
 8005e1e:	bf00      	nop
 8005e20:	08005dc5 	.word	0x08005dc5

08005e24 <std.isra.0>:
 8005e24:	2300      	movs	r3, #0
 8005e26:	b510      	push	{r4, lr}
 8005e28:	4604      	mov	r4, r0
 8005e2a:	6003      	str	r3, [r0, #0]
 8005e2c:	6043      	str	r3, [r0, #4]
 8005e2e:	6083      	str	r3, [r0, #8]
 8005e30:	8181      	strh	r1, [r0, #12]
 8005e32:	6643      	str	r3, [r0, #100]	; 0x64
 8005e34:	81c2      	strh	r2, [r0, #14]
 8005e36:	6103      	str	r3, [r0, #16]
 8005e38:	6143      	str	r3, [r0, #20]
 8005e3a:	6183      	str	r3, [r0, #24]
 8005e3c:	4619      	mov	r1, r3
 8005e3e:	2208      	movs	r2, #8
 8005e40:	305c      	adds	r0, #92	; 0x5c
 8005e42:	f7ff fdf2 	bl	8005a2a <memset>
 8005e46:	4b05      	ldr	r3, [pc, #20]	; (8005e5c <std.isra.0+0x38>)
 8005e48:	6263      	str	r3, [r4, #36]	; 0x24
 8005e4a:	4b05      	ldr	r3, [pc, #20]	; (8005e60 <std.isra.0+0x3c>)
 8005e4c:	62a3      	str	r3, [r4, #40]	; 0x28
 8005e4e:	4b05      	ldr	r3, [pc, #20]	; (8005e64 <std.isra.0+0x40>)
 8005e50:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005e52:	4b05      	ldr	r3, [pc, #20]	; (8005e68 <std.isra.0+0x44>)
 8005e54:	6224      	str	r4, [r4, #32]
 8005e56:	6323      	str	r3, [r4, #48]	; 0x30
 8005e58:	bd10      	pop	{r4, pc}
 8005e5a:	bf00      	nop
 8005e5c:	08006799 	.word	0x08006799
 8005e60:	080067bb 	.word	0x080067bb
 8005e64:	080067f3 	.word	0x080067f3
 8005e68:	08006817 	.word	0x08006817

08005e6c <__sfmoreglue>:
 8005e6c:	b570      	push	{r4, r5, r6, lr}
 8005e6e:	1e4a      	subs	r2, r1, #1
 8005e70:	2568      	movs	r5, #104	; 0x68
 8005e72:	4355      	muls	r5, r2
 8005e74:	460e      	mov	r6, r1
 8005e76:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005e7a:	f000 f949 	bl	8006110 <_malloc_r>
 8005e7e:	4604      	mov	r4, r0
 8005e80:	b140      	cbz	r0, 8005e94 <__sfmoreglue+0x28>
 8005e82:	2100      	movs	r1, #0
 8005e84:	e880 0042 	stmia.w	r0, {r1, r6}
 8005e88:	300c      	adds	r0, #12
 8005e8a:	60a0      	str	r0, [r4, #8]
 8005e8c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005e90:	f7ff fdcb 	bl	8005a2a <memset>
 8005e94:	4620      	mov	r0, r4
 8005e96:	bd70      	pop	{r4, r5, r6, pc}

08005e98 <__sinit>:
 8005e98:	6983      	ldr	r3, [r0, #24]
 8005e9a:	b510      	push	{r4, lr}
 8005e9c:	4604      	mov	r4, r0
 8005e9e:	bb33      	cbnz	r3, 8005eee <__sinit+0x56>
 8005ea0:	6483      	str	r3, [r0, #72]	; 0x48
 8005ea2:	64c3      	str	r3, [r0, #76]	; 0x4c
 8005ea4:	6503      	str	r3, [r0, #80]	; 0x50
 8005ea6:	4b12      	ldr	r3, [pc, #72]	; (8005ef0 <__sinit+0x58>)
 8005ea8:	4a12      	ldr	r2, [pc, #72]	; (8005ef4 <__sinit+0x5c>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	6282      	str	r2, [r0, #40]	; 0x28
 8005eae:	4298      	cmp	r0, r3
 8005eb0:	bf04      	itt	eq
 8005eb2:	2301      	moveq	r3, #1
 8005eb4:	6183      	streq	r3, [r0, #24]
 8005eb6:	f000 f81f 	bl	8005ef8 <__sfp>
 8005eba:	6060      	str	r0, [r4, #4]
 8005ebc:	4620      	mov	r0, r4
 8005ebe:	f000 f81b 	bl	8005ef8 <__sfp>
 8005ec2:	60a0      	str	r0, [r4, #8]
 8005ec4:	4620      	mov	r0, r4
 8005ec6:	f000 f817 	bl	8005ef8 <__sfp>
 8005eca:	2200      	movs	r2, #0
 8005ecc:	60e0      	str	r0, [r4, #12]
 8005ece:	2104      	movs	r1, #4
 8005ed0:	6860      	ldr	r0, [r4, #4]
 8005ed2:	f7ff ffa7 	bl	8005e24 <std.isra.0>
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	2109      	movs	r1, #9
 8005eda:	68a0      	ldr	r0, [r4, #8]
 8005edc:	f7ff ffa2 	bl	8005e24 <std.isra.0>
 8005ee0:	2202      	movs	r2, #2
 8005ee2:	2112      	movs	r1, #18
 8005ee4:	68e0      	ldr	r0, [r4, #12]
 8005ee6:	f7ff ff9d 	bl	8005e24 <std.isra.0>
 8005eea:	2301      	movs	r3, #1
 8005eec:	61a3      	str	r3, [r4, #24]
 8005eee:	bd10      	pop	{r4, pc}
 8005ef0:	08006efc 	.word	0x08006efc
 8005ef4:	08005e19 	.word	0x08005e19

08005ef8 <__sfp>:
 8005ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005efa:	4b1c      	ldr	r3, [pc, #112]	; (8005f6c <__sfp+0x74>)
 8005efc:	681e      	ldr	r6, [r3, #0]
 8005efe:	69b3      	ldr	r3, [r6, #24]
 8005f00:	4607      	mov	r7, r0
 8005f02:	b913      	cbnz	r3, 8005f0a <__sfp+0x12>
 8005f04:	4630      	mov	r0, r6
 8005f06:	f7ff ffc7 	bl	8005e98 <__sinit>
 8005f0a:	3648      	adds	r6, #72	; 0x48
 8005f0c:	68b4      	ldr	r4, [r6, #8]
 8005f0e:	6873      	ldr	r3, [r6, #4]
 8005f10:	3b01      	subs	r3, #1
 8005f12:	d503      	bpl.n	8005f1c <__sfp+0x24>
 8005f14:	6833      	ldr	r3, [r6, #0]
 8005f16:	b133      	cbz	r3, 8005f26 <__sfp+0x2e>
 8005f18:	6836      	ldr	r6, [r6, #0]
 8005f1a:	e7f7      	b.n	8005f0c <__sfp+0x14>
 8005f1c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005f20:	b16d      	cbz	r5, 8005f3e <__sfp+0x46>
 8005f22:	3468      	adds	r4, #104	; 0x68
 8005f24:	e7f4      	b.n	8005f10 <__sfp+0x18>
 8005f26:	2104      	movs	r1, #4
 8005f28:	4638      	mov	r0, r7
 8005f2a:	f7ff ff9f 	bl	8005e6c <__sfmoreglue>
 8005f2e:	6030      	str	r0, [r6, #0]
 8005f30:	2800      	cmp	r0, #0
 8005f32:	d1f1      	bne.n	8005f18 <__sfp+0x20>
 8005f34:	230c      	movs	r3, #12
 8005f36:	603b      	str	r3, [r7, #0]
 8005f38:	4604      	mov	r4, r0
 8005f3a:	4620      	mov	r0, r4
 8005f3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f3e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005f42:	81e3      	strh	r3, [r4, #14]
 8005f44:	2301      	movs	r3, #1
 8005f46:	81a3      	strh	r3, [r4, #12]
 8005f48:	6665      	str	r5, [r4, #100]	; 0x64
 8005f4a:	6025      	str	r5, [r4, #0]
 8005f4c:	60a5      	str	r5, [r4, #8]
 8005f4e:	6065      	str	r5, [r4, #4]
 8005f50:	6125      	str	r5, [r4, #16]
 8005f52:	6165      	str	r5, [r4, #20]
 8005f54:	61a5      	str	r5, [r4, #24]
 8005f56:	2208      	movs	r2, #8
 8005f58:	4629      	mov	r1, r5
 8005f5a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005f5e:	f7ff fd64 	bl	8005a2a <memset>
 8005f62:	6365      	str	r5, [r4, #52]	; 0x34
 8005f64:	63a5      	str	r5, [r4, #56]	; 0x38
 8005f66:	64a5      	str	r5, [r4, #72]	; 0x48
 8005f68:	64e5      	str	r5, [r4, #76]	; 0x4c
 8005f6a:	e7e6      	b.n	8005f3a <__sfp+0x42>
 8005f6c:	08006efc 	.word	0x08006efc

08005f70 <_fwalk_reent>:
 8005f70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f74:	4680      	mov	r8, r0
 8005f76:	4689      	mov	r9, r1
 8005f78:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005f7c:	2600      	movs	r6, #0
 8005f7e:	b914      	cbnz	r4, 8005f86 <_fwalk_reent+0x16>
 8005f80:	4630      	mov	r0, r6
 8005f82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f86:	68a5      	ldr	r5, [r4, #8]
 8005f88:	6867      	ldr	r7, [r4, #4]
 8005f8a:	3f01      	subs	r7, #1
 8005f8c:	d501      	bpl.n	8005f92 <_fwalk_reent+0x22>
 8005f8e:	6824      	ldr	r4, [r4, #0]
 8005f90:	e7f5      	b.n	8005f7e <_fwalk_reent+0xe>
 8005f92:	89ab      	ldrh	r3, [r5, #12]
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d907      	bls.n	8005fa8 <_fwalk_reent+0x38>
 8005f98:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005f9c:	3301      	adds	r3, #1
 8005f9e:	d003      	beq.n	8005fa8 <_fwalk_reent+0x38>
 8005fa0:	4629      	mov	r1, r5
 8005fa2:	4640      	mov	r0, r8
 8005fa4:	47c8      	blx	r9
 8005fa6:	4306      	orrs	r6, r0
 8005fa8:	3568      	adds	r5, #104	; 0x68
 8005faa:	e7ee      	b.n	8005f8a <_fwalk_reent+0x1a>

08005fac <__swhatbuf_r>:
 8005fac:	b570      	push	{r4, r5, r6, lr}
 8005fae:	460e      	mov	r6, r1
 8005fb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fb4:	2900      	cmp	r1, #0
 8005fb6:	b090      	sub	sp, #64	; 0x40
 8005fb8:	4614      	mov	r4, r2
 8005fba:	461d      	mov	r5, r3
 8005fbc:	da07      	bge.n	8005fce <__swhatbuf_r+0x22>
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	602b      	str	r3, [r5, #0]
 8005fc2:	89b3      	ldrh	r3, [r6, #12]
 8005fc4:	061a      	lsls	r2, r3, #24
 8005fc6:	d410      	bmi.n	8005fea <__swhatbuf_r+0x3e>
 8005fc8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005fcc:	e00e      	b.n	8005fec <__swhatbuf_r+0x40>
 8005fce:	aa01      	add	r2, sp, #4
 8005fd0:	f000 fc48 	bl	8006864 <_fstat_r>
 8005fd4:	2800      	cmp	r0, #0
 8005fd6:	dbf2      	blt.n	8005fbe <__swhatbuf_r+0x12>
 8005fd8:	9a02      	ldr	r2, [sp, #8]
 8005fda:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005fde:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005fe2:	425a      	negs	r2, r3
 8005fe4:	415a      	adcs	r2, r3
 8005fe6:	602a      	str	r2, [r5, #0]
 8005fe8:	e7ee      	b.n	8005fc8 <__swhatbuf_r+0x1c>
 8005fea:	2340      	movs	r3, #64	; 0x40
 8005fec:	2000      	movs	r0, #0
 8005fee:	6023      	str	r3, [r4, #0]
 8005ff0:	b010      	add	sp, #64	; 0x40
 8005ff2:	bd70      	pop	{r4, r5, r6, pc}

08005ff4 <__smakebuf_r>:
 8005ff4:	898b      	ldrh	r3, [r1, #12]
 8005ff6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005ff8:	079d      	lsls	r5, r3, #30
 8005ffa:	4606      	mov	r6, r0
 8005ffc:	460c      	mov	r4, r1
 8005ffe:	d507      	bpl.n	8006010 <__smakebuf_r+0x1c>
 8006000:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006004:	6023      	str	r3, [r4, #0]
 8006006:	6123      	str	r3, [r4, #16]
 8006008:	2301      	movs	r3, #1
 800600a:	6163      	str	r3, [r4, #20]
 800600c:	b002      	add	sp, #8
 800600e:	bd70      	pop	{r4, r5, r6, pc}
 8006010:	ab01      	add	r3, sp, #4
 8006012:	466a      	mov	r2, sp
 8006014:	f7ff ffca 	bl	8005fac <__swhatbuf_r>
 8006018:	9900      	ldr	r1, [sp, #0]
 800601a:	4605      	mov	r5, r0
 800601c:	4630      	mov	r0, r6
 800601e:	f000 f877 	bl	8006110 <_malloc_r>
 8006022:	b948      	cbnz	r0, 8006038 <__smakebuf_r+0x44>
 8006024:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006028:	059a      	lsls	r2, r3, #22
 800602a:	d4ef      	bmi.n	800600c <__smakebuf_r+0x18>
 800602c:	f023 0303 	bic.w	r3, r3, #3
 8006030:	f043 0302 	orr.w	r3, r3, #2
 8006034:	81a3      	strh	r3, [r4, #12]
 8006036:	e7e3      	b.n	8006000 <__smakebuf_r+0xc>
 8006038:	4b0d      	ldr	r3, [pc, #52]	; (8006070 <__smakebuf_r+0x7c>)
 800603a:	62b3      	str	r3, [r6, #40]	; 0x28
 800603c:	89a3      	ldrh	r3, [r4, #12]
 800603e:	6020      	str	r0, [r4, #0]
 8006040:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006044:	81a3      	strh	r3, [r4, #12]
 8006046:	9b00      	ldr	r3, [sp, #0]
 8006048:	6163      	str	r3, [r4, #20]
 800604a:	9b01      	ldr	r3, [sp, #4]
 800604c:	6120      	str	r0, [r4, #16]
 800604e:	b15b      	cbz	r3, 8006068 <__smakebuf_r+0x74>
 8006050:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006054:	4630      	mov	r0, r6
 8006056:	f000 fc17 	bl	8006888 <_isatty_r>
 800605a:	b128      	cbz	r0, 8006068 <__smakebuf_r+0x74>
 800605c:	89a3      	ldrh	r3, [r4, #12]
 800605e:	f023 0303 	bic.w	r3, r3, #3
 8006062:	f043 0301 	orr.w	r3, r3, #1
 8006066:	81a3      	strh	r3, [r4, #12]
 8006068:	89a3      	ldrh	r3, [r4, #12]
 800606a:	431d      	orrs	r5, r3
 800606c:	81a5      	strh	r5, [r4, #12]
 800606e:	e7cd      	b.n	800600c <__smakebuf_r+0x18>
 8006070:	08005e19 	.word	0x08005e19

08006074 <_free_r>:
 8006074:	b538      	push	{r3, r4, r5, lr}
 8006076:	4605      	mov	r5, r0
 8006078:	2900      	cmp	r1, #0
 800607a:	d045      	beq.n	8006108 <_free_r+0x94>
 800607c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006080:	1f0c      	subs	r4, r1, #4
 8006082:	2b00      	cmp	r3, #0
 8006084:	bfb8      	it	lt
 8006086:	18e4      	addlt	r4, r4, r3
 8006088:	f000 fc20 	bl	80068cc <__malloc_lock>
 800608c:	4a1f      	ldr	r2, [pc, #124]	; (800610c <_free_r+0x98>)
 800608e:	6813      	ldr	r3, [r2, #0]
 8006090:	4610      	mov	r0, r2
 8006092:	b933      	cbnz	r3, 80060a2 <_free_r+0x2e>
 8006094:	6063      	str	r3, [r4, #4]
 8006096:	6014      	str	r4, [r2, #0]
 8006098:	4628      	mov	r0, r5
 800609a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800609e:	f000 bc16 	b.w	80068ce <__malloc_unlock>
 80060a2:	42a3      	cmp	r3, r4
 80060a4:	d90c      	bls.n	80060c0 <_free_r+0x4c>
 80060a6:	6821      	ldr	r1, [r4, #0]
 80060a8:	1862      	adds	r2, r4, r1
 80060aa:	4293      	cmp	r3, r2
 80060ac:	bf04      	itt	eq
 80060ae:	681a      	ldreq	r2, [r3, #0]
 80060b0:	685b      	ldreq	r3, [r3, #4]
 80060b2:	6063      	str	r3, [r4, #4]
 80060b4:	bf04      	itt	eq
 80060b6:	1852      	addeq	r2, r2, r1
 80060b8:	6022      	streq	r2, [r4, #0]
 80060ba:	6004      	str	r4, [r0, #0]
 80060bc:	e7ec      	b.n	8006098 <_free_r+0x24>
 80060be:	4613      	mov	r3, r2
 80060c0:	685a      	ldr	r2, [r3, #4]
 80060c2:	b10a      	cbz	r2, 80060c8 <_free_r+0x54>
 80060c4:	42a2      	cmp	r2, r4
 80060c6:	d9fa      	bls.n	80060be <_free_r+0x4a>
 80060c8:	6819      	ldr	r1, [r3, #0]
 80060ca:	1858      	adds	r0, r3, r1
 80060cc:	42a0      	cmp	r0, r4
 80060ce:	d10b      	bne.n	80060e8 <_free_r+0x74>
 80060d0:	6820      	ldr	r0, [r4, #0]
 80060d2:	4401      	add	r1, r0
 80060d4:	1858      	adds	r0, r3, r1
 80060d6:	4282      	cmp	r2, r0
 80060d8:	6019      	str	r1, [r3, #0]
 80060da:	d1dd      	bne.n	8006098 <_free_r+0x24>
 80060dc:	6810      	ldr	r0, [r2, #0]
 80060de:	6852      	ldr	r2, [r2, #4]
 80060e0:	605a      	str	r2, [r3, #4]
 80060e2:	4401      	add	r1, r0
 80060e4:	6019      	str	r1, [r3, #0]
 80060e6:	e7d7      	b.n	8006098 <_free_r+0x24>
 80060e8:	d902      	bls.n	80060f0 <_free_r+0x7c>
 80060ea:	230c      	movs	r3, #12
 80060ec:	602b      	str	r3, [r5, #0]
 80060ee:	e7d3      	b.n	8006098 <_free_r+0x24>
 80060f0:	6820      	ldr	r0, [r4, #0]
 80060f2:	1821      	adds	r1, r4, r0
 80060f4:	428a      	cmp	r2, r1
 80060f6:	bf04      	itt	eq
 80060f8:	6811      	ldreq	r1, [r2, #0]
 80060fa:	6852      	ldreq	r2, [r2, #4]
 80060fc:	6062      	str	r2, [r4, #4]
 80060fe:	bf04      	itt	eq
 8006100:	1809      	addeq	r1, r1, r0
 8006102:	6021      	streq	r1, [r4, #0]
 8006104:	605c      	str	r4, [r3, #4]
 8006106:	e7c7      	b.n	8006098 <_free_r+0x24>
 8006108:	bd38      	pop	{r3, r4, r5, pc}
 800610a:	bf00      	nop
 800610c:	20005b24 	.word	0x20005b24

08006110 <_malloc_r>:
 8006110:	b570      	push	{r4, r5, r6, lr}
 8006112:	1ccd      	adds	r5, r1, #3
 8006114:	f025 0503 	bic.w	r5, r5, #3
 8006118:	3508      	adds	r5, #8
 800611a:	2d0c      	cmp	r5, #12
 800611c:	bf38      	it	cc
 800611e:	250c      	movcc	r5, #12
 8006120:	2d00      	cmp	r5, #0
 8006122:	4606      	mov	r6, r0
 8006124:	db01      	blt.n	800612a <_malloc_r+0x1a>
 8006126:	42a9      	cmp	r1, r5
 8006128:	d903      	bls.n	8006132 <_malloc_r+0x22>
 800612a:	230c      	movs	r3, #12
 800612c:	6033      	str	r3, [r6, #0]
 800612e:	2000      	movs	r0, #0
 8006130:	bd70      	pop	{r4, r5, r6, pc}
 8006132:	f000 fbcb 	bl	80068cc <__malloc_lock>
 8006136:	4a23      	ldr	r2, [pc, #140]	; (80061c4 <_malloc_r+0xb4>)
 8006138:	6814      	ldr	r4, [r2, #0]
 800613a:	4621      	mov	r1, r4
 800613c:	b991      	cbnz	r1, 8006164 <_malloc_r+0x54>
 800613e:	4c22      	ldr	r4, [pc, #136]	; (80061c8 <_malloc_r+0xb8>)
 8006140:	6823      	ldr	r3, [r4, #0]
 8006142:	b91b      	cbnz	r3, 800614c <_malloc_r+0x3c>
 8006144:	4630      	mov	r0, r6
 8006146:	f000 fb17 	bl	8006778 <_sbrk_r>
 800614a:	6020      	str	r0, [r4, #0]
 800614c:	4629      	mov	r1, r5
 800614e:	4630      	mov	r0, r6
 8006150:	f000 fb12 	bl	8006778 <_sbrk_r>
 8006154:	1c43      	adds	r3, r0, #1
 8006156:	d126      	bne.n	80061a6 <_malloc_r+0x96>
 8006158:	230c      	movs	r3, #12
 800615a:	6033      	str	r3, [r6, #0]
 800615c:	4630      	mov	r0, r6
 800615e:	f000 fbb6 	bl	80068ce <__malloc_unlock>
 8006162:	e7e4      	b.n	800612e <_malloc_r+0x1e>
 8006164:	680b      	ldr	r3, [r1, #0]
 8006166:	1b5b      	subs	r3, r3, r5
 8006168:	d41a      	bmi.n	80061a0 <_malloc_r+0x90>
 800616a:	2b0b      	cmp	r3, #11
 800616c:	d90f      	bls.n	800618e <_malloc_r+0x7e>
 800616e:	600b      	str	r3, [r1, #0]
 8006170:	50cd      	str	r5, [r1, r3]
 8006172:	18cc      	adds	r4, r1, r3
 8006174:	4630      	mov	r0, r6
 8006176:	f000 fbaa 	bl	80068ce <__malloc_unlock>
 800617a:	f104 000b 	add.w	r0, r4, #11
 800617e:	1d23      	adds	r3, r4, #4
 8006180:	f020 0007 	bic.w	r0, r0, #7
 8006184:	1ac3      	subs	r3, r0, r3
 8006186:	d01b      	beq.n	80061c0 <_malloc_r+0xb0>
 8006188:	425a      	negs	r2, r3
 800618a:	50e2      	str	r2, [r4, r3]
 800618c:	bd70      	pop	{r4, r5, r6, pc}
 800618e:	428c      	cmp	r4, r1
 8006190:	bf0d      	iteet	eq
 8006192:	6863      	ldreq	r3, [r4, #4]
 8006194:	684b      	ldrne	r3, [r1, #4]
 8006196:	6063      	strne	r3, [r4, #4]
 8006198:	6013      	streq	r3, [r2, #0]
 800619a:	bf18      	it	ne
 800619c:	460c      	movne	r4, r1
 800619e:	e7e9      	b.n	8006174 <_malloc_r+0x64>
 80061a0:	460c      	mov	r4, r1
 80061a2:	6849      	ldr	r1, [r1, #4]
 80061a4:	e7ca      	b.n	800613c <_malloc_r+0x2c>
 80061a6:	1cc4      	adds	r4, r0, #3
 80061a8:	f024 0403 	bic.w	r4, r4, #3
 80061ac:	42a0      	cmp	r0, r4
 80061ae:	d005      	beq.n	80061bc <_malloc_r+0xac>
 80061b0:	1a21      	subs	r1, r4, r0
 80061b2:	4630      	mov	r0, r6
 80061b4:	f000 fae0 	bl	8006778 <_sbrk_r>
 80061b8:	3001      	adds	r0, #1
 80061ba:	d0cd      	beq.n	8006158 <_malloc_r+0x48>
 80061bc:	6025      	str	r5, [r4, #0]
 80061be:	e7d9      	b.n	8006174 <_malloc_r+0x64>
 80061c0:	bd70      	pop	{r4, r5, r6, pc}
 80061c2:	bf00      	nop
 80061c4:	20005b24 	.word	0x20005b24
 80061c8:	20005b28 	.word	0x20005b28

080061cc <__sfputc_r>:
 80061cc:	6893      	ldr	r3, [r2, #8]
 80061ce:	3b01      	subs	r3, #1
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	b410      	push	{r4}
 80061d4:	6093      	str	r3, [r2, #8]
 80061d6:	da09      	bge.n	80061ec <__sfputc_r+0x20>
 80061d8:	6994      	ldr	r4, [r2, #24]
 80061da:	42a3      	cmp	r3, r4
 80061dc:	db02      	blt.n	80061e4 <__sfputc_r+0x18>
 80061de:	b2cb      	uxtb	r3, r1
 80061e0:	2b0a      	cmp	r3, #10
 80061e2:	d103      	bne.n	80061ec <__sfputc_r+0x20>
 80061e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80061e8:	f7ff bca4 	b.w	8005b34 <__swbuf_r>
 80061ec:	6813      	ldr	r3, [r2, #0]
 80061ee:	1c58      	adds	r0, r3, #1
 80061f0:	6010      	str	r0, [r2, #0]
 80061f2:	7019      	strb	r1, [r3, #0]
 80061f4:	b2c8      	uxtb	r0, r1
 80061f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80061fa:	4770      	bx	lr

080061fc <__sfputs_r>:
 80061fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061fe:	4606      	mov	r6, r0
 8006200:	460f      	mov	r7, r1
 8006202:	4614      	mov	r4, r2
 8006204:	18d5      	adds	r5, r2, r3
 8006206:	42ac      	cmp	r4, r5
 8006208:	d101      	bne.n	800620e <__sfputs_r+0x12>
 800620a:	2000      	movs	r0, #0
 800620c:	e007      	b.n	800621e <__sfputs_r+0x22>
 800620e:	463a      	mov	r2, r7
 8006210:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006214:	4630      	mov	r0, r6
 8006216:	f7ff ffd9 	bl	80061cc <__sfputc_r>
 800621a:	1c43      	adds	r3, r0, #1
 800621c:	d1f3      	bne.n	8006206 <__sfputs_r+0xa>
 800621e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006220 <_vfiprintf_r>:
 8006220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006224:	b09d      	sub	sp, #116	; 0x74
 8006226:	460c      	mov	r4, r1
 8006228:	4617      	mov	r7, r2
 800622a:	9303      	str	r3, [sp, #12]
 800622c:	4606      	mov	r6, r0
 800622e:	b118      	cbz	r0, 8006238 <_vfiprintf_r+0x18>
 8006230:	6983      	ldr	r3, [r0, #24]
 8006232:	b90b      	cbnz	r3, 8006238 <_vfiprintf_r+0x18>
 8006234:	f7ff fe30 	bl	8005e98 <__sinit>
 8006238:	4b7c      	ldr	r3, [pc, #496]	; (800642c <_vfiprintf_r+0x20c>)
 800623a:	429c      	cmp	r4, r3
 800623c:	d157      	bne.n	80062ee <_vfiprintf_r+0xce>
 800623e:	6874      	ldr	r4, [r6, #4]
 8006240:	89a3      	ldrh	r3, [r4, #12]
 8006242:	0718      	lsls	r0, r3, #28
 8006244:	d55d      	bpl.n	8006302 <_vfiprintf_r+0xe2>
 8006246:	6923      	ldr	r3, [r4, #16]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d05a      	beq.n	8006302 <_vfiprintf_r+0xe2>
 800624c:	2300      	movs	r3, #0
 800624e:	9309      	str	r3, [sp, #36]	; 0x24
 8006250:	2320      	movs	r3, #32
 8006252:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006256:	2330      	movs	r3, #48	; 0x30
 8006258:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800625c:	f04f 0b01 	mov.w	fp, #1
 8006260:	46b8      	mov	r8, r7
 8006262:	4645      	mov	r5, r8
 8006264:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006268:	2b00      	cmp	r3, #0
 800626a:	d155      	bne.n	8006318 <_vfiprintf_r+0xf8>
 800626c:	ebb8 0a07 	subs.w	sl, r8, r7
 8006270:	d00b      	beq.n	800628a <_vfiprintf_r+0x6a>
 8006272:	4653      	mov	r3, sl
 8006274:	463a      	mov	r2, r7
 8006276:	4621      	mov	r1, r4
 8006278:	4630      	mov	r0, r6
 800627a:	f7ff ffbf 	bl	80061fc <__sfputs_r>
 800627e:	3001      	adds	r0, #1
 8006280:	f000 80c4 	beq.w	800640c <_vfiprintf_r+0x1ec>
 8006284:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006286:	4453      	add	r3, sl
 8006288:	9309      	str	r3, [sp, #36]	; 0x24
 800628a:	f898 3000 	ldrb.w	r3, [r8]
 800628e:	2b00      	cmp	r3, #0
 8006290:	f000 80bc 	beq.w	800640c <_vfiprintf_r+0x1ec>
 8006294:	2300      	movs	r3, #0
 8006296:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800629a:	9304      	str	r3, [sp, #16]
 800629c:	9307      	str	r3, [sp, #28]
 800629e:	9205      	str	r2, [sp, #20]
 80062a0:	9306      	str	r3, [sp, #24]
 80062a2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80062a6:	931a      	str	r3, [sp, #104]	; 0x68
 80062a8:	2205      	movs	r2, #5
 80062aa:	7829      	ldrb	r1, [r5, #0]
 80062ac:	4860      	ldr	r0, [pc, #384]	; (8006430 <_vfiprintf_r+0x210>)
 80062ae:	f7f9 ff8f 	bl	80001d0 <memchr>
 80062b2:	f105 0801 	add.w	r8, r5, #1
 80062b6:	9b04      	ldr	r3, [sp, #16]
 80062b8:	2800      	cmp	r0, #0
 80062ba:	d131      	bne.n	8006320 <_vfiprintf_r+0x100>
 80062bc:	06d9      	lsls	r1, r3, #27
 80062be:	bf44      	itt	mi
 80062c0:	2220      	movmi	r2, #32
 80062c2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80062c6:	071a      	lsls	r2, r3, #28
 80062c8:	bf44      	itt	mi
 80062ca:	222b      	movmi	r2, #43	; 0x2b
 80062cc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80062d0:	782a      	ldrb	r2, [r5, #0]
 80062d2:	2a2a      	cmp	r2, #42	; 0x2a
 80062d4:	d02c      	beq.n	8006330 <_vfiprintf_r+0x110>
 80062d6:	9a07      	ldr	r2, [sp, #28]
 80062d8:	2100      	movs	r1, #0
 80062da:	200a      	movs	r0, #10
 80062dc:	46a8      	mov	r8, r5
 80062de:	3501      	adds	r5, #1
 80062e0:	f898 3000 	ldrb.w	r3, [r8]
 80062e4:	3b30      	subs	r3, #48	; 0x30
 80062e6:	2b09      	cmp	r3, #9
 80062e8:	d96d      	bls.n	80063c6 <_vfiprintf_r+0x1a6>
 80062ea:	b371      	cbz	r1, 800634a <_vfiprintf_r+0x12a>
 80062ec:	e026      	b.n	800633c <_vfiprintf_r+0x11c>
 80062ee:	4b51      	ldr	r3, [pc, #324]	; (8006434 <_vfiprintf_r+0x214>)
 80062f0:	429c      	cmp	r4, r3
 80062f2:	d101      	bne.n	80062f8 <_vfiprintf_r+0xd8>
 80062f4:	68b4      	ldr	r4, [r6, #8]
 80062f6:	e7a3      	b.n	8006240 <_vfiprintf_r+0x20>
 80062f8:	4b4f      	ldr	r3, [pc, #316]	; (8006438 <_vfiprintf_r+0x218>)
 80062fa:	429c      	cmp	r4, r3
 80062fc:	bf08      	it	eq
 80062fe:	68f4      	ldreq	r4, [r6, #12]
 8006300:	e79e      	b.n	8006240 <_vfiprintf_r+0x20>
 8006302:	4621      	mov	r1, r4
 8006304:	4630      	mov	r0, r6
 8006306:	f7ff fc67 	bl	8005bd8 <__swsetup_r>
 800630a:	2800      	cmp	r0, #0
 800630c:	d09e      	beq.n	800624c <_vfiprintf_r+0x2c>
 800630e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006312:	b01d      	add	sp, #116	; 0x74
 8006314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006318:	2b25      	cmp	r3, #37	; 0x25
 800631a:	d0a7      	beq.n	800626c <_vfiprintf_r+0x4c>
 800631c:	46a8      	mov	r8, r5
 800631e:	e7a0      	b.n	8006262 <_vfiprintf_r+0x42>
 8006320:	4a43      	ldr	r2, [pc, #268]	; (8006430 <_vfiprintf_r+0x210>)
 8006322:	1a80      	subs	r0, r0, r2
 8006324:	fa0b f000 	lsl.w	r0, fp, r0
 8006328:	4318      	orrs	r0, r3
 800632a:	9004      	str	r0, [sp, #16]
 800632c:	4645      	mov	r5, r8
 800632e:	e7bb      	b.n	80062a8 <_vfiprintf_r+0x88>
 8006330:	9a03      	ldr	r2, [sp, #12]
 8006332:	1d11      	adds	r1, r2, #4
 8006334:	6812      	ldr	r2, [r2, #0]
 8006336:	9103      	str	r1, [sp, #12]
 8006338:	2a00      	cmp	r2, #0
 800633a:	db01      	blt.n	8006340 <_vfiprintf_r+0x120>
 800633c:	9207      	str	r2, [sp, #28]
 800633e:	e004      	b.n	800634a <_vfiprintf_r+0x12a>
 8006340:	4252      	negs	r2, r2
 8006342:	f043 0302 	orr.w	r3, r3, #2
 8006346:	9207      	str	r2, [sp, #28]
 8006348:	9304      	str	r3, [sp, #16]
 800634a:	f898 3000 	ldrb.w	r3, [r8]
 800634e:	2b2e      	cmp	r3, #46	; 0x2e
 8006350:	d110      	bne.n	8006374 <_vfiprintf_r+0x154>
 8006352:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006356:	2b2a      	cmp	r3, #42	; 0x2a
 8006358:	f108 0101 	add.w	r1, r8, #1
 800635c:	d137      	bne.n	80063ce <_vfiprintf_r+0x1ae>
 800635e:	9b03      	ldr	r3, [sp, #12]
 8006360:	1d1a      	adds	r2, r3, #4
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	9203      	str	r2, [sp, #12]
 8006366:	2b00      	cmp	r3, #0
 8006368:	bfb8      	it	lt
 800636a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800636e:	f108 0802 	add.w	r8, r8, #2
 8006372:	9305      	str	r3, [sp, #20]
 8006374:	4d31      	ldr	r5, [pc, #196]	; (800643c <_vfiprintf_r+0x21c>)
 8006376:	f898 1000 	ldrb.w	r1, [r8]
 800637a:	2203      	movs	r2, #3
 800637c:	4628      	mov	r0, r5
 800637e:	f7f9 ff27 	bl	80001d0 <memchr>
 8006382:	b140      	cbz	r0, 8006396 <_vfiprintf_r+0x176>
 8006384:	2340      	movs	r3, #64	; 0x40
 8006386:	1b40      	subs	r0, r0, r5
 8006388:	fa03 f000 	lsl.w	r0, r3, r0
 800638c:	9b04      	ldr	r3, [sp, #16]
 800638e:	4303      	orrs	r3, r0
 8006390:	9304      	str	r3, [sp, #16]
 8006392:	f108 0801 	add.w	r8, r8, #1
 8006396:	f898 1000 	ldrb.w	r1, [r8]
 800639a:	4829      	ldr	r0, [pc, #164]	; (8006440 <_vfiprintf_r+0x220>)
 800639c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80063a0:	2206      	movs	r2, #6
 80063a2:	f108 0701 	add.w	r7, r8, #1
 80063a6:	f7f9 ff13 	bl	80001d0 <memchr>
 80063aa:	2800      	cmp	r0, #0
 80063ac:	d034      	beq.n	8006418 <_vfiprintf_r+0x1f8>
 80063ae:	4b25      	ldr	r3, [pc, #148]	; (8006444 <_vfiprintf_r+0x224>)
 80063b0:	bb03      	cbnz	r3, 80063f4 <_vfiprintf_r+0x1d4>
 80063b2:	9b03      	ldr	r3, [sp, #12]
 80063b4:	3307      	adds	r3, #7
 80063b6:	f023 0307 	bic.w	r3, r3, #7
 80063ba:	3308      	adds	r3, #8
 80063bc:	9303      	str	r3, [sp, #12]
 80063be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063c0:	444b      	add	r3, r9
 80063c2:	9309      	str	r3, [sp, #36]	; 0x24
 80063c4:	e74c      	b.n	8006260 <_vfiprintf_r+0x40>
 80063c6:	fb00 3202 	mla	r2, r0, r2, r3
 80063ca:	2101      	movs	r1, #1
 80063cc:	e786      	b.n	80062dc <_vfiprintf_r+0xbc>
 80063ce:	2300      	movs	r3, #0
 80063d0:	9305      	str	r3, [sp, #20]
 80063d2:	4618      	mov	r0, r3
 80063d4:	250a      	movs	r5, #10
 80063d6:	4688      	mov	r8, r1
 80063d8:	3101      	adds	r1, #1
 80063da:	f898 2000 	ldrb.w	r2, [r8]
 80063de:	3a30      	subs	r2, #48	; 0x30
 80063e0:	2a09      	cmp	r2, #9
 80063e2:	d903      	bls.n	80063ec <_vfiprintf_r+0x1cc>
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d0c5      	beq.n	8006374 <_vfiprintf_r+0x154>
 80063e8:	9005      	str	r0, [sp, #20]
 80063ea:	e7c3      	b.n	8006374 <_vfiprintf_r+0x154>
 80063ec:	fb05 2000 	mla	r0, r5, r0, r2
 80063f0:	2301      	movs	r3, #1
 80063f2:	e7f0      	b.n	80063d6 <_vfiprintf_r+0x1b6>
 80063f4:	ab03      	add	r3, sp, #12
 80063f6:	9300      	str	r3, [sp, #0]
 80063f8:	4622      	mov	r2, r4
 80063fa:	4b13      	ldr	r3, [pc, #76]	; (8006448 <_vfiprintf_r+0x228>)
 80063fc:	a904      	add	r1, sp, #16
 80063fe:	4630      	mov	r0, r6
 8006400:	f3af 8000 	nop.w
 8006404:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8006408:	4681      	mov	r9, r0
 800640a:	d1d8      	bne.n	80063be <_vfiprintf_r+0x19e>
 800640c:	89a3      	ldrh	r3, [r4, #12]
 800640e:	065b      	lsls	r3, r3, #25
 8006410:	f53f af7d 	bmi.w	800630e <_vfiprintf_r+0xee>
 8006414:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006416:	e77c      	b.n	8006312 <_vfiprintf_r+0xf2>
 8006418:	ab03      	add	r3, sp, #12
 800641a:	9300      	str	r3, [sp, #0]
 800641c:	4622      	mov	r2, r4
 800641e:	4b0a      	ldr	r3, [pc, #40]	; (8006448 <_vfiprintf_r+0x228>)
 8006420:	a904      	add	r1, sp, #16
 8006422:	4630      	mov	r0, r6
 8006424:	f000 f888 	bl	8006538 <_printf_i>
 8006428:	e7ec      	b.n	8006404 <_vfiprintf_r+0x1e4>
 800642a:	bf00      	nop
 800642c:	08006ebc 	.word	0x08006ebc
 8006430:	08006f00 	.word	0x08006f00
 8006434:	08006edc 	.word	0x08006edc
 8006438:	08006e9c 	.word	0x08006e9c
 800643c:	08006f06 	.word	0x08006f06
 8006440:	08006f0a 	.word	0x08006f0a
 8006444:	00000000 	.word	0x00000000
 8006448:	080061fd 	.word	0x080061fd

0800644c <_printf_common>:
 800644c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006450:	4691      	mov	r9, r2
 8006452:	461f      	mov	r7, r3
 8006454:	688a      	ldr	r2, [r1, #8]
 8006456:	690b      	ldr	r3, [r1, #16]
 8006458:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800645c:	4293      	cmp	r3, r2
 800645e:	bfb8      	it	lt
 8006460:	4613      	movlt	r3, r2
 8006462:	f8c9 3000 	str.w	r3, [r9]
 8006466:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800646a:	4606      	mov	r6, r0
 800646c:	460c      	mov	r4, r1
 800646e:	b112      	cbz	r2, 8006476 <_printf_common+0x2a>
 8006470:	3301      	adds	r3, #1
 8006472:	f8c9 3000 	str.w	r3, [r9]
 8006476:	6823      	ldr	r3, [r4, #0]
 8006478:	0699      	lsls	r1, r3, #26
 800647a:	bf42      	ittt	mi
 800647c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006480:	3302      	addmi	r3, #2
 8006482:	f8c9 3000 	strmi.w	r3, [r9]
 8006486:	6825      	ldr	r5, [r4, #0]
 8006488:	f015 0506 	ands.w	r5, r5, #6
 800648c:	d107      	bne.n	800649e <_printf_common+0x52>
 800648e:	f104 0a19 	add.w	sl, r4, #25
 8006492:	68e3      	ldr	r3, [r4, #12]
 8006494:	f8d9 2000 	ldr.w	r2, [r9]
 8006498:	1a9b      	subs	r3, r3, r2
 800649a:	429d      	cmp	r5, r3
 800649c:	db29      	blt.n	80064f2 <_printf_common+0xa6>
 800649e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80064a2:	6822      	ldr	r2, [r4, #0]
 80064a4:	3300      	adds	r3, #0
 80064a6:	bf18      	it	ne
 80064a8:	2301      	movne	r3, #1
 80064aa:	0692      	lsls	r2, r2, #26
 80064ac:	d42e      	bmi.n	800650c <_printf_common+0xc0>
 80064ae:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80064b2:	4639      	mov	r1, r7
 80064b4:	4630      	mov	r0, r6
 80064b6:	47c0      	blx	r8
 80064b8:	3001      	adds	r0, #1
 80064ba:	d021      	beq.n	8006500 <_printf_common+0xb4>
 80064bc:	6823      	ldr	r3, [r4, #0]
 80064be:	68e5      	ldr	r5, [r4, #12]
 80064c0:	f8d9 2000 	ldr.w	r2, [r9]
 80064c4:	f003 0306 	and.w	r3, r3, #6
 80064c8:	2b04      	cmp	r3, #4
 80064ca:	bf08      	it	eq
 80064cc:	1aad      	subeq	r5, r5, r2
 80064ce:	68a3      	ldr	r3, [r4, #8]
 80064d0:	6922      	ldr	r2, [r4, #16]
 80064d2:	bf0c      	ite	eq
 80064d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80064d8:	2500      	movne	r5, #0
 80064da:	4293      	cmp	r3, r2
 80064dc:	bfc4      	itt	gt
 80064de:	1a9b      	subgt	r3, r3, r2
 80064e0:	18ed      	addgt	r5, r5, r3
 80064e2:	f04f 0900 	mov.w	r9, #0
 80064e6:	341a      	adds	r4, #26
 80064e8:	454d      	cmp	r5, r9
 80064ea:	d11b      	bne.n	8006524 <_printf_common+0xd8>
 80064ec:	2000      	movs	r0, #0
 80064ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064f2:	2301      	movs	r3, #1
 80064f4:	4652      	mov	r2, sl
 80064f6:	4639      	mov	r1, r7
 80064f8:	4630      	mov	r0, r6
 80064fa:	47c0      	blx	r8
 80064fc:	3001      	adds	r0, #1
 80064fe:	d103      	bne.n	8006508 <_printf_common+0xbc>
 8006500:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006504:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006508:	3501      	adds	r5, #1
 800650a:	e7c2      	b.n	8006492 <_printf_common+0x46>
 800650c:	18e1      	adds	r1, r4, r3
 800650e:	1c5a      	adds	r2, r3, #1
 8006510:	2030      	movs	r0, #48	; 0x30
 8006512:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006516:	4422      	add	r2, r4
 8006518:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800651c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006520:	3302      	adds	r3, #2
 8006522:	e7c4      	b.n	80064ae <_printf_common+0x62>
 8006524:	2301      	movs	r3, #1
 8006526:	4622      	mov	r2, r4
 8006528:	4639      	mov	r1, r7
 800652a:	4630      	mov	r0, r6
 800652c:	47c0      	blx	r8
 800652e:	3001      	adds	r0, #1
 8006530:	d0e6      	beq.n	8006500 <_printf_common+0xb4>
 8006532:	f109 0901 	add.w	r9, r9, #1
 8006536:	e7d7      	b.n	80064e8 <_printf_common+0x9c>

08006538 <_printf_i>:
 8006538:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800653c:	4617      	mov	r7, r2
 800653e:	7e0a      	ldrb	r2, [r1, #24]
 8006540:	b085      	sub	sp, #20
 8006542:	2a6e      	cmp	r2, #110	; 0x6e
 8006544:	4698      	mov	r8, r3
 8006546:	4606      	mov	r6, r0
 8006548:	460c      	mov	r4, r1
 800654a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800654c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8006550:	f000 80bc 	beq.w	80066cc <_printf_i+0x194>
 8006554:	d81a      	bhi.n	800658c <_printf_i+0x54>
 8006556:	2a63      	cmp	r2, #99	; 0x63
 8006558:	d02e      	beq.n	80065b8 <_printf_i+0x80>
 800655a:	d80a      	bhi.n	8006572 <_printf_i+0x3a>
 800655c:	2a00      	cmp	r2, #0
 800655e:	f000 80c8 	beq.w	80066f2 <_printf_i+0x1ba>
 8006562:	2a58      	cmp	r2, #88	; 0x58
 8006564:	f000 808a 	beq.w	800667c <_printf_i+0x144>
 8006568:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800656c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8006570:	e02a      	b.n	80065c8 <_printf_i+0x90>
 8006572:	2a64      	cmp	r2, #100	; 0x64
 8006574:	d001      	beq.n	800657a <_printf_i+0x42>
 8006576:	2a69      	cmp	r2, #105	; 0x69
 8006578:	d1f6      	bne.n	8006568 <_printf_i+0x30>
 800657a:	6821      	ldr	r1, [r4, #0]
 800657c:	681a      	ldr	r2, [r3, #0]
 800657e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8006582:	d023      	beq.n	80065cc <_printf_i+0x94>
 8006584:	1d11      	adds	r1, r2, #4
 8006586:	6019      	str	r1, [r3, #0]
 8006588:	6813      	ldr	r3, [r2, #0]
 800658a:	e027      	b.n	80065dc <_printf_i+0xa4>
 800658c:	2a73      	cmp	r2, #115	; 0x73
 800658e:	f000 80b4 	beq.w	80066fa <_printf_i+0x1c2>
 8006592:	d808      	bhi.n	80065a6 <_printf_i+0x6e>
 8006594:	2a6f      	cmp	r2, #111	; 0x6f
 8006596:	d02a      	beq.n	80065ee <_printf_i+0xb6>
 8006598:	2a70      	cmp	r2, #112	; 0x70
 800659a:	d1e5      	bne.n	8006568 <_printf_i+0x30>
 800659c:	680a      	ldr	r2, [r1, #0]
 800659e:	f042 0220 	orr.w	r2, r2, #32
 80065a2:	600a      	str	r2, [r1, #0]
 80065a4:	e003      	b.n	80065ae <_printf_i+0x76>
 80065a6:	2a75      	cmp	r2, #117	; 0x75
 80065a8:	d021      	beq.n	80065ee <_printf_i+0xb6>
 80065aa:	2a78      	cmp	r2, #120	; 0x78
 80065ac:	d1dc      	bne.n	8006568 <_printf_i+0x30>
 80065ae:	2278      	movs	r2, #120	; 0x78
 80065b0:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80065b4:	496e      	ldr	r1, [pc, #440]	; (8006770 <_printf_i+0x238>)
 80065b6:	e064      	b.n	8006682 <_printf_i+0x14a>
 80065b8:	681a      	ldr	r2, [r3, #0]
 80065ba:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80065be:	1d11      	adds	r1, r2, #4
 80065c0:	6019      	str	r1, [r3, #0]
 80065c2:	6813      	ldr	r3, [r2, #0]
 80065c4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80065c8:	2301      	movs	r3, #1
 80065ca:	e0a3      	b.n	8006714 <_printf_i+0x1dc>
 80065cc:	f011 0f40 	tst.w	r1, #64	; 0x40
 80065d0:	f102 0104 	add.w	r1, r2, #4
 80065d4:	6019      	str	r1, [r3, #0]
 80065d6:	d0d7      	beq.n	8006588 <_printf_i+0x50>
 80065d8:	f9b2 3000 	ldrsh.w	r3, [r2]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	da03      	bge.n	80065e8 <_printf_i+0xb0>
 80065e0:	222d      	movs	r2, #45	; 0x2d
 80065e2:	425b      	negs	r3, r3
 80065e4:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80065e8:	4962      	ldr	r1, [pc, #392]	; (8006774 <_printf_i+0x23c>)
 80065ea:	220a      	movs	r2, #10
 80065ec:	e017      	b.n	800661e <_printf_i+0xe6>
 80065ee:	6820      	ldr	r0, [r4, #0]
 80065f0:	6819      	ldr	r1, [r3, #0]
 80065f2:	f010 0f80 	tst.w	r0, #128	; 0x80
 80065f6:	d003      	beq.n	8006600 <_printf_i+0xc8>
 80065f8:	1d08      	adds	r0, r1, #4
 80065fa:	6018      	str	r0, [r3, #0]
 80065fc:	680b      	ldr	r3, [r1, #0]
 80065fe:	e006      	b.n	800660e <_printf_i+0xd6>
 8006600:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006604:	f101 0004 	add.w	r0, r1, #4
 8006608:	6018      	str	r0, [r3, #0]
 800660a:	d0f7      	beq.n	80065fc <_printf_i+0xc4>
 800660c:	880b      	ldrh	r3, [r1, #0]
 800660e:	4959      	ldr	r1, [pc, #356]	; (8006774 <_printf_i+0x23c>)
 8006610:	2a6f      	cmp	r2, #111	; 0x6f
 8006612:	bf14      	ite	ne
 8006614:	220a      	movne	r2, #10
 8006616:	2208      	moveq	r2, #8
 8006618:	2000      	movs	r0, #0
 800661a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800661e:	6865      	ldr	r5, [r4, #4]
 8006620:	60a5      	str	r5, [r4, #8]
 8006622:	2d00      	cmp	r5, #0
 8006624:	f2c0 809c 	blt.w	8006760 <_printf_i+0x228>
 8006628:	6820      	ldr	r0, [r4, #0]
 800662a:	f020 0004 	bic.w	r0, r0, #4
 800662e:	6020      	str	r0, [r4, #0]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d13f      	bne.n	80066b4 <_printf_i+0x17c>
 8006634:	2d00      	cmp	r5, #0
 8006636:	f040 8095 	bne.w	8006764 <_printf_i+0x22c>
 800663a:	4675      	mov	r5, lr
 800663c:	2a08      	cmp	r2, #8
 800663e:	d10b      	bne.n	8006658 <_printf_i+0x120>
 8006640:	6823      	ldr	r3, [r4, #0]
 8006642:	07da      	lsls	r2, r3, #31
 8006644:	d508      	bpl.n	8006658 <_printf_i+0x120>
 8006646:	6923      	ldr	r3, [r4, #16]
 8006648:	6862      	ldr	r2, [r4, #4]
 800664a:	429a      	cmp	r2, r3
 800664c:	bfde      	ittt	le
 800664e:	2330      	movle	r3, #48	; 0x30
 8006650:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006654:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8006658:	ebae 0305 	sub.w	r3, lr, r5
 800665c:	6123      	str	r3, [r4, #16]
 800665e:	f8cd 8000 	str.w	r8, [sp]
 8006662:	463b      	mov	r3, r7
 8006664:	aa03      	add	r2, sp, #12
 8006666:	4621      	mov	r1, r4
 8006668:	4630      	mov	r0, r6
 800666a:	f7ff feef 	bl	800644c <_printf_common>
 800666e:	3001      	adds	r0, #1
 8006670:	d155      	bne.n	800671e <_printf_i+0x1e6>
 8006672:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006676:	b005      	add	sp, #20
 8006678:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800667c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8006680:	493c      	ldr	r1, [pc, #240]	; (8006774 <_printf_i+0x23c>)
 8006682:	6822      	ldr	r2, [r4, #0]
 8006684:	6818      	ldr	r0, [r3, #0]
 8006686:	f012 0f80 	tst.w	r2, #128	; 0x80
 800668a:	f100 0504 	add.w	r5, r0, #4
 800668e:	601d      	str	r5, [r3, #0]
 8006690:	d001      	beq.n	8006696 <_printf_i+0x15e>
 8006692:	6803      	ldr	r3, [r0, #0]
 8006694:	e002      	b.n	800669c <_printf_i+0x164>
 8006696:	0655      	lsls	r5, r2, #25
 8006698:	d5fb      	bpl.n	8006692 <_printf_i+0x15a>
 800669a:	8803      	ldrh	r3, [r0, #0]
 800669c:	07d0      	lsls	r0, r2, #31
 800669e:	bf44      	itt	mi
 80066a0:	f042 0220 	orrmi.w	r2, r2, #32
 80066a4:	6022      	strmi	r2, [r4, #0]
 80066a6:	b91b      	cbnz	r3, 80066b0 <_printf_i+0x178>
 80066a8:	6822      	ldr	r2, [r4, #0]
 80066aa:	f022 0220 	bic.w	r2, r2, #32
 80066ae:	6022      	str	r2, [r4, #0]
 80066b0:	2210      	movs	r2, #16
 80066b2:	e7b1      	b.n	8006618 <_printf_i+0xe0>
 80066b4:	4675      	mov	r5, lr
 80066b6:	fbb3 f0f2 	udiv	r0, r3, r2
 80066ba:	fb02 3310 	mls	r3, r2, r0, r3
 80066be:	5ccb      	ldrb	r3, [r1, r3]
 80066c0:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80066c4:	4603      	mov	r3, r0
 80066c6:	2800      	cmp	r0, #0
 80066c8:	d1f5      	bne.n	80066b6 <_printf_i+0x17e>
 80066ca:	e7b7      	b.n	800663c <_printf_i+0x104>
 80066cc:	6808      	ldr	r0, [r1, #0]
 80066ce:	681a      	ldr	r2, [r3, #0]
 80066d0:	6949      	ldr	r1, [r1, #20]
 80066d2:	f010 0f80 	tst.w	r0, #128	; 0x80
 80066d6:	d004      	beq.n	80066e2 <_printf_i+0x1aa>
 80066d8:	1d10      	adds	r0, r2, #4
 80066da:	6018      	str	r0, [r3, #0]
 80066dc:	6813      	ldr	r3, [r2, #0]
 80066de:	6019      	str	r1, [r3, #0]
 80066e0:	e007      	b.n	80066f2 <_printf_i+0x1ba>
 80066e2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80066e6:	f102 0004 	add.w	r0, r2, #4
 80066ea:	6018      	str	r0, [r3, #0]
 80066ec:	6813      	ldr	r3, [r2, #0]
 80066ee:	d0f6      	beq.n	80066de <_printf_i+0x1a6>
 80066f0:	8019      	strh	r1, [r3, #0]
 80066f2:	2300      	movs	r3, #0
 80066f4:	6123      	str	r3, [r4, #16]
 80066f6:	4675      	mov	r5, lr
 80066f8:	e7b1      	b.n	800665e <_printf_i+0x126>
 80066fa:	681a      	ldr	r2, [r3, #0]
 80066fc:	1d11      	adds	r1, r2, #4
 80066fe:	6019      	str	r1, [r3, #0]
 8006700:	6815      	ldr	r5, [r2, #0]
 8006702:	6862      	ldr	r2, [r4, #4]
 8006704:	2100      	movs	r1, #0
 8006706:	4628      	mov	r0, r5
 8006708:	f7f9 fd62 	bl	80001d0 <memchr>
 800670c:	b108      	cbz	r0, 8006712 <_printf_i+0x1da>
 800670e:	1b40      	subs	r0, r0, r5
 8006710:	6060      	str	r0, [r4, #4]
 8006712:	6863      	ldr	r3, [r4, #4]
 8006714:	6123      	str	r3, [r4, #16]
 8006716:	2300      	movs	r3, #0
 8006718:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800671c:	e79f      	b.n	800665e <_printf_i+0x126>
 800671e:	6923      	ldr	r3, [r4, #16]
 8006720:	462a      	mov	r2, r5
 8006722:	4639      	mov	r1, r7
 8006724:	4630      	mov	r0, r6
 8006726:	47c0      	blx	r8
 8006728:	3001      	adds	r0, #1
 800672a:	d0a2      	beq.n	8006672 <_printf_i+0x13a>
 800672c:	6823      	ldr	r3, [r4, #0]
 800672e:	079b      	lsls	r3, r3, #30
 8006730:	d507      	bpl.n	8006742 <_printf_i+0x20a>
 8006732:	2500      	movs	r5, #0
 8006734:	f104 0919 	add.w	r9, r4, #25
 8006738:	68e3      	ldr	r3, [r4, #12]
 800673a:	9a03      	ldr	r2, [sp, #12]
 800673c:	1a9b      	subs	r3, r3, r2
 800673e:	429d      	cmp	r5, r3
 8006740:	db05      	blt.n	800674e <_printf_i+0x216>
 8006742:	68e0      	ldr	r0, [r4, #12]
 8006744:	9b03      	ldr	r3, [sp, #12]
 8006746:	4298      	cmp	r0, r3
 8006748:	bfb8      	it	lt
 800674a:	4618      	movlt	r0, r3
 800674c:	e793      	b.n	8006676 <_printf_i+0x13e>
 800674e:	2301      	movs	r3, #1
 8006750:	464a      	mov	r2, r9
 8006752:	4639      	mov	r1, r7
 8006754:	4630      	mov	r0, r6
 8006756:	47c0      	blx	r8
 8006758:	3001      	adds	r0, #1
 800675a:	d08a      	beq.n	8006672 <_printf_i+0x13a>
 800675c:	3501      	adds	r5, #1
 800675e:	e7eb      	b.n	8006738 <_printf_i+0x200>
 8006760:	2b00      	cmp	r3, #0
 8006762:	d1a7      	bne.n	80066b4 <_printf_i+0x17c>
 8006764:	780b      	ldrb	r3, [r1, #0]
 8006766:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800676a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800676e:	e765      	b.n	800663c <_printf_i+0x104>
 8006770:	08006f22 	.word	0x08006f22
 8006774:	08006f11 	.word	0x08006f11

08006778 <_sbrk_r>:
 8006778:	b538      	push	{r3, r4, r5, lr}
 800677a:	4c06      	ldr	r4, [pc, #24]	; (8006794 <_sbrk_r+0x1c>)
 800677c:	2300      	movs	r3, #0
 800677e:	4605      	mov	r5, r0
 8006780:	4608      	mov	r0, r1
 8006782:	6023      	str	r3, [r4, #0]
 8006784:	f000 f8de 	bl	8006944 <_sbrk>
 8006788:	1c43      	adds	r3, r0, #1
 800678a:	d102      	bne.n	8006792 <_sbrk_r+0x1a>
 800678c:	6823      	ldr	r3, [r4, #0]
 800678e:	b103      	cbz	r3, 8006792 <_sbrk_r+0x1a>
 8006790:	602b      	str	r3, [r5, #0]
 8006792:	bd38      	pop	{r3, r4, r5, pc}
 8006794:	200070dc 	.word	0x200070dc

08006798 <__sread>:
 8006798:	b510      	push	{r4, lr}
 800679a:	460c      	mov	r4, r1
 800679c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067a0:	f000 f896 	bl	80068d0 <_read_r>
 80067a4:	2800      	cmp	r0, #0
 80067a6:	bfab      	itete	ge
 80067a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80067aa:	89a3      	ldrhlt	r3, [r4, #12]
 80067ac:	181b      	addge	r3, r3, r0
 80067ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80067b2:	bfac      	ite	ge
 80067b4:	6563      	strge	r3, [r4, #84]	; 0x54
 80067b6:	81a3      	strhlt	r3, [r4, #12]
 80067b8:	bd10      	pop	{r4, pc}

080067ba <__swrite>:
 80067ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067be:	461f      	mov	r7, r3
 80067c0:	898b      	ldrh	r3, [r1, #12]
 80067c2:	05db      	lsls	r3, r3, #23
 80067c4:	4605      	mov	r5, r0
 80067c6:	460c      	mov	r4, r1
 80067c8:	4616      	mov	r6, r2
 80067ca:	d505      	bpl.n	80067d8 <__swrite+0x1e>
 80067cc:	2302      	movs	r3, #2
 80067ce:	2200      	movs	r2, #0
 80067d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067d4:	f000 f868 	bl	80068a8 <_lseek_r>
 80067d8:	89a3      	ldrh	r3, [r4, #12]
 80067da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80067de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80067e2:	81a3      	strh	r3, [r4, #12]
 80067e4:	4632      	mov	r2, r6
 80067e6:	463b      	mov	r3, r7
 80067e8:	4628      	mov	r0, r5
 80067ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80067ee:	f000 b817 	b.w	8006820 <_write_r>

080067f2 <__sseek>:
 80067f2:	b510      	push	{r4, lr}
 80067f4:	460c      	mov	r4, r1
 80067f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067fa:	f000 f855 	bl	80068a8 <_lseek_r>
 80067fe:	1c43      	adds	r3, r0, #1
 8006800:	89a3      	ldrh	r3, [r4, #12]
 8006802:	bf15      	itete	ne
 8006804:	6560      	strne	r0, [r4, #84]	; 0x54
 8006806:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800680a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800680e:	81a3      	strheq	r3, [r4, #12]
 8006810:	bf18      	it	ne
 8006812:	81a3      	strhne	r3, [r4, #12]
 8006814:	bd10      	pop	{r4, pc}

08006816 <__sclose>:
 8006816:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800681a:	f000 b813 	b.w	8006844 <_close_r>
	...

08006820 <_write_r>:
 8006820:	b538      	push	{r3, r4, r5, lr}
 8006822:	4c07      	ldr	r4, [pc, #28]	; (8006840 <_write_r+0x20>)
 8006824:	4605      	mov	r5, r0
 8006826:	4608      	mov	r0, r1
 8006828:	4611      	mov	r1, r2
 800682a:	2200      	movs	r2, #0
 800682c:	6022      	str	r2, [r4, #0]
 800682e:	461a      	mov	r2, r3
 8006830:	f000 f896 	bl	8006960 <_write>
 8006834:	1c43      	adds	r3, r0, #1
 8006836:	d102      	bne.n	800683e <_write_r+0x1e>
 8006838:	6823      	ldr	r3, [r4, #0]
 800683a:	b103      	cbz	r3, 800683e <_write_r+0x1e>
 800683c:	602b      	str	r3, [r5, #0]
 800683e:	bd38      	pop	{r3, r4, r5, pc}
 8006840:	200070dc 	.word	0x200070dc

08006844 <_close_r>:
 8006844:	b538      	push	{r3, r4, r5, lr}
 8006846:	4c06      	ldr	r4, [pc, #24]	; (8006860 <_close_r+0x1c>)
 8006848:	2300      	movs	r3, #0
 800684a:	4605      	mov	r5, r0
 800684c:	4608      	mov	r0, r1
 800684e:	6023      	str	r3, [r4, #0]
 8006850:	f000 f850 	bl	80068f4 <_close>
 8006854:	1c43      	adds	r3, r0, #1
 8006856:	d102      	bne.n	800685e <_close_r+0x1a>
 8006858:	6823      	ldr	r3, [r4, #0]
 800685a:	b103      	cbz	r3, 800685e <_close_r+0x1a>
 800685c:	602b      	str	r3, [r5, #0]
 800685e:	bd38      	pop	{r3, r4, r5, pc}
 8006860:	200070dc 	.word	0x200070dc

08006864 <_fstat_r>:
 8006864:	b538      	push	{r3, r4, r5, lr}
 8006866:	4c07      	ldr	r4, [pc, #28]	; (8006884 <_fstat_r+0x20>)
 8006868:	2300      	movs	r3, #0
 800686a:	4605      	mov	r5, r0
 800686c:	4608      	mov	r0, r1
 800686e:	4611      	mov	r1, r2
 8006870:	6023      	str	r3, [r4, #0]
 8006872:	f000 f847 	bl	8006904 <_fstat>
 8006876:	1c43      	adds	r3, r0, #1
 8006878:	d102      	bne.n	8006880 <_fstat_r+0x1c>
 800687a:	6823      	ldr	r3, [r4, #0]
 800687c:	b103      	cbz	r3, 8006880 <_fstat_r+0x1c>
 800687e:	602b      	str	r3, [r5, #0]
 8006880:	bd38      	pop	{r3, r4, r5, pc}
 8006882:	bf00      	nop
 8006884:	200070dc 	.word	0x200070dc

08006888 <_isatty_r>:
 8006888:	b538      	push	{r3, r4, r5, lr}
 800688a:	4c06      	ldr	r4, [pc, #24]	; (80068a4 <_isatty_r+0x1c>)
 800688c:	2300      	movs	r3, #0
 800688e:	4605      	mov	r5, r0
 8006890:	4608      	mov	r0, r1
 8006892:	6023      	str	r3, [r4, #0]
 8006894:	f000 f83e 	bl	8006914 <_isatty>
 8006898:	1c43      	adds	r3, r0, #1
 800689a:	d102      	bne.n	80068a2 <_isatty_r+0x1a>
 800689c:	6823      	ldr	r3, [r4, #0]
 800689e:	b103      	cbz	r3, 80068a2 <_isatty_r+0x1a>
 80068a0:	602b      	str	r3, [r5, #0]
 80068a2:	bd38      	pop	{r3, r4, r5, pc}
 80068a4:	200070dc 	.word	0x200070dc

080068a8 <_lseek_r>:
 80068a8:	b538      	push	{r3, r4, r5, lr}
 80068aa:	4c07      	ldr	r4, [pc, #28]	; (80068c8 <_lseek_r+0x20>)
 80068ac:	4605      	mov	r5, r0
 80068ae:	4608      	mov	r0, r1
 80068b0:	4611      	mov	r1, r2
 80068b2:	2200      	movs	r2, #0
 80068b4:	6022      	str	r2, [r4, #0]
 80068b6:	461a      	mov	r2, r3
 80068b8:	f000 f834 	bl	8006924 <_lseek>
 80068bc:	1c43      	adds	r3, r0, #1
 80068be:	d102      	bne.n	80068c6 <_lseek_r+0x1e>
 80068c0:	6823      	ldr	r3, [r4, #0]
 80068c2:	b103      	cbz	r3, 80068c6 <_lseek_r+0x1e>
 80068c4:	602b      	str	r3, [r5, #0]
 80068c6:	bd38      	pop	{r3, r4, r5, pc}
 80068c8:	200070dc 	.word	0x200070dc

080068cc <__malloc_lock>:
 80068cc:	4770      	bx	lr

080068ce <__malloc_unlock>:
 80068ce:	4770      	bx	lr

080068d0 <_read_r>:
 80068d0:	b538      	push	{r3, r4, r5, lr}
 80068d2:	4c07      	ldr	r4, [pc, #28]	; (80068f0 <_read_r+0x20>)
 80068d4:	4605      	mov	r5, r0
 80068d6:	4608      	mov	r0, r1
 80068d8:	4611      	mov	r1, r2
 80068da:	2200      	movs	r2, #0
 80068dc:	6022      	str	r2, [r4, #0]
 80068de:	461a      	mov	r2, r3
 80068e0:	f000 f828 	bl	8006934 <_read>
 80068e4:	1c43      	adds	r3, r0, #1
 80068e6:	d102      	bne.n	80068ee <_read_r+0x1e>
 80068e8:	6823      	ldr	r3, [r4, #0]
 80068ea:	b103      	cbz	r3, 80068ee <_read_r+0x1e>
 80068ec:	602b      	str	r3, [r5, #0]
 80068ee:	bd38      	pop	{r3, r4, r5, pc}
 80068f0:	200070dc 	.word	0x200070dc

080068f4 <_close>:
 80068f4:	4b02      	ldr	r3, [pc, #8]	; (8006900 <_close+0xc>)
 80068f6:	2258      	movs	r2, #88	; 0x58
 80068f8:	601a      	str	r2, [r3, #0]
 80068fa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80068fe:	4770      	bx	lr
 8006900:	200070dc 	.word	0x200070dc

08006904 <_fstat>:
 8006904:	4b02      	ldr	r3, [pc, #8]	; (8006910 <_fstat+0xc>)
 8006906:	2258      	movs	r2, #88	; 0x58
 8006908:	601a      	str	r2, [r3, #0]
 800690a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800690e:	4770      	bx	lr
 8006910:	200070dc 	.word	0x200070dc

08006914 <_isatty>:
 8006914:	4b02      	ldr	r3, [pc, #8]	; (8006920 <_isatty+0xc>)
 8006916:	2258      	movs	r2, #88	; 0x58
 8006918:	601a      	str	r2, [r3, #0]
 800691a:	2000      	movs	r0, #0
 800691c:	4770      	bx	lr
 800691e:	bf00      	nop
 8006920:	200070dc 	.word	0x200070dc

08006924 <_lseek>:
 8006924:	4b02      	ldr	r3, [pc, #8]	; (8006930 <_lseek+0xc>)
 8006926:	2258      	movs	r2, #88	; 0x58
 8006928:	601a      	str	r2, [r3, #0]
 800692a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800692e:	4770      	bx	lr
 8006930:	200070dc 	.word	0x200070dc

08006934 <_read>:
 8006934:	4b02      	ldr	r3, [pc, #8]	; (8006940 <_read+0xc>)
 8006936:	2258      	movs	r2, #88	; 0x58
 8006938:	601a      	str	r2, [r3, #0]
 800693a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800693e:	4770      	bx	lr
 8006940:	200070dc 	.word	0x200070dc

08006944 <_sbrk>:
 8006944:	4b04      	ldr	r3, [pc, #16]	; (8006958 <_sbrk+0x14>)
 8006946:	6819      	ldr	r1, [r3, #0]
 8006948:	4602      	mov	r2, r0
 800694a:	b909      	cbnz	r1, 8006950 <_sbrk+0xc>
 800694c:	4903      	ldr	r1, [pc, #12]	; (800695c <_sbrk+0x18>)
 800694e:	6019      	str	r1, [r3, #0]
 8006950:	6818      	ldr	r0, [r3, #0]
 8006952:	4402      	add	r2, r0
 8006954:	601a      	str	r2, [r3, #0]
 8006956:	4770      	bx	lr
 8006958:	20005b2c 	.word	0x20005b2c
 800695c:	200070e0 	.word	0x200070e0

08006960 <_write>:
 8006960:	4b02      	ldr	r3, [pc, #8]	; (800696c <_write+0xc>)
 8006962:	2258      	movs	r2, #88	; 0x58
 8006964:	601a      	str	r2, [r3, #0]
 8006966:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800696a:	4770      	bx	lr
 800696c:	200070dc 	.word	0x200070dc

08006970 <_init>:
 8006970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006972:	bf00      	nop
 8006974:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006976:	bc08      	pop	{r3}
 8006978:	469e      	mov	lr, r3
 800697a:	4770      	bx	lr

0800697c <_fini>:
 800697c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800697e:	bf00      	nop
 8006980:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006982:	bc08      	pop	{r3}
 8006984:	469e      	mov	lr, r3
 8006986:	4770      	bx	lr
