
IMU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008164  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a0  08008278  08008278  00018278  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008718  08008718  0002020c  2**0
                  CONTENTS
  4 .ARM          00000000  08008718  08008718  0002020c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008718  08008718  0002020c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008718  08008718  00018718  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800871c  0800871c  0001871c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000020c  20000000  08008720  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000134  2000020c  0800892c  0002020c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000340  0800892c  00020340  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bfcf  00000000  00000000  00020235  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000248e  00000000  00000000  0002c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c78  00000000  00000000  0002e698  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b90  00000000  00000000  0002f310  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018d85  00000000  00000000  0002fea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e78c  00000000  00000000  00048c25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089b27  00000000  00000000  000573b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e0ed8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000044dc  00000000  00000000  000e0f28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000020c 	.word	0x2000020c
 800012c:	00000000 	.word	0x00000000
 8000130:	0800825c 	.word	0x0800825c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000210 	.word	0x20000210
 800014c:	0800825c 	.word	0x0800825c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <MPU6050_Init>:
uint8_t MPU6050_rx_buf[6];
uint8_t MPU6050_tx;
//float MPU6050_Gyro_LSB = 32.8;
//float MPU6050_Acc_LSB = 4096.0;

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx) {
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b086      	sub	sp, #24
 8000acc:	af04      	add	r7, sp, #16
 8000ace:	6078      	str	r0, [r7, #4]
//	default:
//		break;
//	}

// Read Who am I
	HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &MPU6050_rx, 1, 100);
 8000ad0:	2364      	movs	r3, #100	; 0x64
 8000ad2:	9302      	str	r3, [sp, #8]
 8000ad4:	2301      	movs	r3, #1
 8000ad6:	9301      	str	r3, [sp, #4]
 8000ad8:	4b13      	ldr	r3, [pc, #76]	; (8000b28 <MPU6050_Init+0x60>)
 8000ada:	9300      	str	r3, [sp, #0]
 8000adc:	2301      	movs	r3, #1
 8000ade:	2275      	movs	r2, #117	; 0x75
 8000ae0:	21d0      	movs	r1, #208	; 0xd0
 8000ae2:	6878      	ldr	r0, [r7, #4]
 8000ae4:	f002 fa12 	bl	8002f0c <HAL_I2C_Mem_Read>
	MPU6050_tx = 0; //Will return this value if code ends here
 8000ae8:	4b10      	ldr	r3, [pc, #64]	; (8000b2c <MPU6050_Init+0x64>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	701a      	strb	r2, [r3, #0]

	// 0x68 will be returned if sensor accessed correctly
	if (MPU6050_rx == 0x68) {
 8000aee:	4b0e      	ldr	r3, [pc, #56]	; (8000b28 <MPU6050_Init+0x60>)
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	2b68      	cmp	r3, #104	; 0x68
 8000af4:	d113      	bne.n	8000b1e <MPU6050_Init+0x56>
		MPU6050_tx = 0;
 8000af6:	4b0d      	ldr	r3, [pc, #52]	; (8000b2c <MPU6050_Init+0x64>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &MPU6050_tx, 1,
 8000afc:	2364      	movs	r3, #100	; 0x64
 8000afe:	9302      	str	r3, [sp, #8]
 8000b00:	2301      	movs	r3, #1
 8000b02:	9301      	str	r3, [sp, #4]
 8000b04:	4b09      	ldr	r3, [pc, #36]	; (8000b2c <MPU6050_Init+0x64>)
 8000b06:	9300      	str	r3, [sp, #0]
 8000b08:	2301      	movs	r3, #1
 8000b0a:	226b      	movs	r2, #107	; 0x6b
 8000b0c:	21d0      	movs	r1, #208	; 0xd0
 8000b0e:	6878      	ldr	r0, [r7, #4]
 8000b10:	f002 f902 	bl	8002d18 <HAL_I2C_Mem_Write>
				100);
		HAL_Delay(10);
 8000b14:	200a      	movs	r0, #10
 8000b16:	f001 fc77 	bl	8002408 <HAL_Delay>
//		MPU6050_tx = Acc_FS << 3;
//		HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &MPU6050_tx,
//				1, 100);
//		HAL_Delay(10);

		return 0;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	e000      	b.n	8000b20 <MPU6050_Init+0x58>
	}
	return 1;
 8000b1e:	2301      	movs	r3, #1
}
 8000b20:	4618      	mov	r0, r3
 8000b22:	3708      	adds	r7, #8
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd80      	pop	{r7, pc}
 8000b28:	20000228 	.word	0x20000228
 8000b2c:	20000232 	.word	0x20000232

08000b30 <MPU6050_Bypass>:

void MPU6050_Bypass(I2C_HandleTypeDef *I2Cx) {
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b086      	sub	sp, #24
 8000b34:	af04      	add	r7, sp, #16
 8000b36:	6078      	str	r0, [r7, #4]
	MPU6050_tx = 0b00000000; //
 8000b38:	4b13      	ldr	r3, [pc, #76]	; (8000b88 <MPU6050_Bypass+0x58>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, 0x6A, 1, &MPU6050_tx, 1, 100); //Master Disable
 8000b3e:	2364      	movs	r3, #100	; 0x64
 8000b40:	9302      	str	r3, [sp, #8]
 8000b42:	2301      	movs	r3, #1
 8000b44:	9301      	str	r3, [sp, #4]
 8000b46:	4b10      	ldr	r3, [pc, #64]	; (8000b88 <MPU6050_Bypass+0x58>)
 8000b48:	9300      	str	r3, [sp, #0]
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	226a      	movs	r2, #106	; 0x6a
 8000b4e:	21d0      	movs	r1, #208	; 0xd0
 8000b50:	6878      	ldr	r0, [r7, #4]
 8000b52:	f002 f8e1 	bl	8002d18 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000b56:	200a      	movs	r0, #10
 8000b58:	f001 fc56 	bl	8002408 <HAL_Delay>

	MPU6050_tx = 0b00000010; //
 8000b5c:	4b0a      	ldr	r3, [pc, #40]	; (8000b88 <MPU6050_Bypass+0x58>)
 8000b5e:	2202      	movs	r2, #2
 8000b60:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, 0x37, 1, &MPU6050_tx, 1, 100); //Bypass Enable
 8000b62:	2364      	movs	r3, #100	; 0x64
 8000b64:	9302      	str	r3, [sp, #8]
 8000b66:	2301      	movs	r3, #1
 8000b68:	9301      	str	r3, [sp, #4]
 8000b6a:	4b07      	ldr	r3, [pc, #28]	; (8000b88 <MPU6050_Bypass+0x58>)
 8000b6c:	9300      	str	r3, [sp, #0]
 8000b6e:	2301      	movs	r3, #1
 8000b70:	2237      	movs	r2, #55	; 0x37
 8000b72:	21d0      	movs	r1, #208	; 0xd0
 8000b74:	6878      	ldr	r0, [r7, #4]
 8000b76:	f002 f8cf 	bl	8002d18 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000b7a:	200a      	movs	r0, #10
 8000b7c:	f001 fc44 	bl	8002408 <HAL_Delay>
}
 8000b80:	bf00      	nop
 8000b82:	3708      	adds	r7, #8
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	20000232 	.word	0x20000232

08000b8c <MPU6050_Master>:

void MPU6050_Master(I2C_HandleTypeDef *I2Cx) {
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b086      	sub	sp, #24
 8000b90:	af04      	add	r7, sp, #16
 8000b92:	6078      	str	r0, [r7, #4]
	MPU6050_tx = 0x00; //
 8000b94:	4b25      	ldr	r3, [pc, #148]	; (8000c2c <MPU6050_Master+0xa0>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, 0x37, 1, &MPU6050_tx, 1, 100); //Disable Bypass
 8000b9a:	2364      	movs	r3, #100	; 0x64
 8000b9c:	9302      	str	r3, [sp, #8]
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	9301      	str	r3, [sp, #4]
 8000ba2:	4b22      	ldr	r3, [pc, #136]	; (8000c2c <MPU6050_Master+0xa0>)
 8000ba4:	9300      	str	r3, [sp, #0]
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	2237      	movs	r2, #55	; 0x37
 8000baa:	21d0      	movs	r1, #208	; 0xd0
 8000bac:	6878      	ldr	r0, [r7, #4]
 8000bae:	f002 f8b3 	bl	8002d18 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000bb2:	200a      	movs	r0, #10
 8000bb4:	f001 fc28 	bl	8002408 <HAL_Delay>

	MPU6050_tx = 0b00100010; //
 8000bb8:	4b1c      	ldr	r3, [pc, #112]	; (8000c2c <MPU6050_Master+0xa0>)
 8000bba:	2222      	movs	r2, #34	; 0x22
 8000bbc:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, 0x6A, 1, &MPU6050_tx, 1, 100); //Master Enable
 8000bbe:	2364      	movs	r3, #100	; 0x64
 8000bc0:	9302      	str	r3, [sp, #8]
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	9301      	str	r3, [sp, #4]
 8000bc6:	4b19      	ldr	r3, [pc, #100]	; (8000c2c <MPU6050_Master+0xa0>)
 8000bc8:	9300      	str	r3, [sp, #0]
 8000bca:	2301      	movs	r3, #1
 8000bcc:	226a      	movs	r2, #106	; 0x6a
 8000bce:	21d0      	movs	r1, #208	; 0xd0
 8000bd0:	6878      	ldr	r0, [r7, #4]
 8000bd2:	f002 f8a1 	bl	8002d18 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000bd6:	200a      	movs	r0, #10
 8000bd8:	f001 fc16 	bl	8002408 <HAL_Delay>

	MPU6050_tx = 0b00001101; //
 8000bdc:	4b13      	ldr	r3, [pc, #76]	; (8000c2c <MPU6050_Master+0xa0>)
 8000bde:	220d      	movs	r2, #13
 8000be0:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, 0x24, 1, &MPU6050_tx, 1, 100); //Master Clock to 400kHz
 8000be2:	2364      	movs	r3, #100	; 0x64
 8000be4:	9302      	str	r3, [sp, #8]
 8000be6:	2301      	movs	r3, #1
 8000be8:	9301      	str	r3, [sp, #4]
 8000bea:	4b10      	ldr	r3, [pc, #64]	; (8000c2c <MPU6050_Master+0xa0>)
 8000bec:	9300      	str	r3, [sp, #0]
 8000bee:	2301      	movs	r3, #1
 8000bf0:	2224      	movs	r2, #36	; 0x24
 8000bf2:	21d0      	movs	r1, #208	; 0xd0
 8000bf4:	6878      	ldr	r0, [r7, #4]
 8000bf6:	f002 f88f 	bl	8002d18 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000bfa:	200a      	movs	r0, #10
 8000bfc:	f001 fc04 	bl	8002408 <HAL_Delay>

	MPU6050_tx = 0x00;
 8000c00:	4b0a      	ldr	r3, [pc, #40]	; (8000c2c <MPU6050_Master+0xa0>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &MPU6050_tx, 1,
 8000c06:	2364      	movs	r3, #100	; 0x64
 8000c08:	9302      	str	r3, [sp, #8]
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	9301      	str	r3, [sp, #4]
 8000c0e:	4b07      	ldr	r3, [pc, #28]	; (8000c2c <MPU6050_Master+0xa0>)
 8000c10:	9300      	str	r3, [sp, #0]
 8000c12:	2301      	movs	r3, #1
 8000c14:	226b      	movs	r2, #107	; 0x6b
 8000c16:	21d0      	movs	r1, #208	; 0xd0
 8000c18:	6878      	ldr	r0, [r7, #4]
 8000c1a:	f002 f87d 	bl	8002d18 <HAL_I2C_Mem_Write>
			100);
	HAL_Delay(10);
 8000c1e:	200a      	movs	r0, #10
 8000c20:	f001 fbf2 	bl	8002408 <HAL_Delay>
}
 8000c24:	bf00      	nop
 8000c26:	3708      	adds	r7, #8
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	20000232 	.word	0x20000232

08000c30 <HMC5883L_Setup>:

void HMC5883L_Setup(I2C_HandleTypeDef *I2Cx) {
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b086      	sub	sp, #24
 8000c34:	af04      	add	r7, sp, #16
 8000c36:	6078      	str	r0, [r7, #4]
	MPU6050_tx = 0b00011000; //Fill Slave0 DO
 8000c38:	4b1c      	ldr	r3, [pc, #112]	; (8000cac <HMC5883L_Setup+0x7c>)
 8000c3a:	2218      	movs	r2, #24
 8000c3c:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, HMC5883L_ADDRESS << 1, 0x00, 1, &MPU6050_tx, 1,
 8000c3e:	2364      	movs	r3, #100	; 0x64
 8000c40:	9302      	str	r3, [sp, #8]
 8000c42:	2301      	movs	r3, #1
 8000c44:	9301      	str	r3, [sp, #4]
 8000c46:	4b19      	ldr	r3, [pc, #100]	; (8000cac <HMC5883L_Setup+0x7c>)
 8000c48:	9300      	str	r3, [sp, #0]
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	213c      	movs	r1, #60	; 0x3c
 8000c50:	6878      	ldr	r0, [r7, #4]
 8000c52:	f002 f861 	bl	8002d18 <HAL_I2C_Mem_Write>
			100);
	HAL_Delay(10);
 8000c56:	200a      	movs	r0, #10
 8000c58:	f001 fbd6 	bl	8002408 <HAL_Delay>

	MPU6050_tx = 0b00100000; //Fill Slave0 DO
 8000c5c:	4b13      	ldr	r3, [pc, #76]	; (8000cac <HMC5883L_Setup+0x7c>)
 8000c5e:	2220      	movs	r2, #32
 8000c60:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, HMC5883L_ADDRESS << 1, 0x01, 1, &MPU6050_tx, 1,
 8000c62:	2364      	movs	r3, #100	; 0x64
 8000c64:	9302      	str	r3, [sp, #8]
 8000c66:	2301      	movs	r3, #1
 8000c68:	9301      	str	r3, [sp, #4]
 8000c6a:	4b10      	ldr	r3, [pc, #64]	; (8000cac <HMC5883L_Setup+0x7c>)
 8000c6c:	9300      	str	r3, [sp, #0]
 8000c6e:	2301      	movs	r3, #1
 8000c70:	2201      	movs	r2, #1
 8000c72:	213c      	movs	r1, #60	; 0x3c
 8000c74:	6878      	ldr	r0, [r7, #4]
 8000c76:	f002 f84f 	bl	8002d18 <HAL_I2C_Mem_Write>
			100);
	HAL_Delay(10);
 8000c7a:	200a      	movs	r0, #10
 8000c7c:	f001 fbc4 	bl	8002408 <HAL_Delay>

	MPU6050_tx = 0x00;
 8000c80:	4b0a      	ldr	r3, [pc, #40]	; (8000cac <HMC5883L_Setup+0x7c>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, HMC5883L_ADDRESS << 1, 0x02, 1, &MPU6050_tx, 1,
 8000c86:	2364      	movs	r3, #100	; 0x64
 8000c88:	9302      	str	r3, [sp, #8]
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	9301      	str	r3, [sp, #4]
 8000c8e:	4b07      	ldr	r3, [pc, #28]	; (8000cac <HMC5883L_Setup+0x7c>)
 8000c90:	9300      	str	r3, [sp, #0]
 8000c92:	2301      	movs	r3, #1
 8000c94:	2202      	movs	r2, #2
 8000c96:	213c      	movs	r1, #60	; 0x3c
 8000c98:	6878      	ldr	r0, [r7, #4]
 8000c9a:	f002 f83d 	bl	8002d18 <HAL_I2C_Mem_Write>
			100); //Mode: Continuous
	HAL_Delay(10);
 8000c9e:	200a      	movs	r0, #10
 8000ca0:	f001 fbb2 	bl	8002408 <HAL_Delay>
}
 8000ca4:	bf00      	nop
 8000ca6:	3708      	adds	r7, #8
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	20000232 	.word	0x20000232

08000cb0 <MPU6050_Slave_Read>:

void MPU6050_Slave_Read(I2C_HandleTypeDef *I2Cx) {
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b086      	sub	sp, #24
 8000cb4:	af04      	add	r7, sp, #16
 8000cb6:	6078      	str	r0, [r7, #4]
	MPU6050_tx = HMC5883L_ADDRESS | 0x80; //Access Slave into read mode
 8000cb8:	4b1c      	ldr	r3, [pc, #112]	; (8000d2c <MPU6050_Slave_Read+0x7c>)
 8000cba:	229e      	movs	r2, #158	; 0x9e
 8000cbc:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, 0x25, 1, &MPU6050_tx, 1, 100);
 8000cbe:	2364      	movs	r3, #100	; 0x64
 8000cc0:	9302      	str	r3, [sp, #8]
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	9301      	str	r3, [sp, #4]
 8000cc6:	4b19      	ldr	r3, [pc, #100]	; (8000d2c <MPU6050_Slave_Read+0x7c>)
 8000cc8:	9300      	str	r3, [sp, #0]
 8000cca:	2301      	movs	r3, #1
 8000ccc:	2225      	movs	r2, #37	; 0x25
 8000cce:	21d0      	movs	r1, #208	; 0xd0
 8000cd0:	6878      	ldr	r0, [r7, #4]
 8000cd2:	f002 f821 	bl	8002d18 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000cd6:	200a      	movs	r0, #10
 8000cd8:	f001 fb96 	bl	8002408 <HAL_Delay>

	MPU6050_tx = 0x03; //Slave REG for reading to take place
 8000cdc:	4b13      	ldr	r3, [pc, #76]	; (8000d2c <MPU6050_Slave_Read+0x7c>)
 8000cde:	2203      	movs	r2, #3
 8000ce0:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, 0x26, 1, &MPU6050_tx, 1, 100);
 8000ce2:	2364      	movs	r3, #100	; 0x64
 8000ce4:	9302      	str	r3, [sp, #8]
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	9301      	str	r3, [sp, #4]
 8000cea:	4b10      	ldr	r3, [pc, #64]	; (8000d2c <MPU6050_Slave_Read+0x7c>)
 8000cec:	9300      	str	r3, [sp, #0]
 8000cee:	2301      	movs	r3, #1
 8000cf0:	2226      	movs	r2, #38	; 0x26
 8000cf2:	21d0      	movs	r1, #208	; 0xd0
 8000cf4:	6878      	ldr	r0, [r7, #4]
 8000cf6:	f002 f80f 	bl	8002d18 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000cfa:	200a      	movs	r0, #10
 8000cfc:	f001 fb84 	bl	8002408 <HAL_Delay>

	MPU6050_tx = 0x80 | 0x06; //Number of data bytes
 8000d00:	4b0a      	ldr	r3, [pc, #40]	; (8000d2c <MPU6050_Slave_Read+0x7c>)
 8000d02:	2286      	movs	r2, #134	; 0x86
 8000d04:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, 0x27, 1, &MPU6050_tx, 1, 100);
 8000d06:	2364      	movs	r3, #100	; 0x64
 8000d08:	9302      	str	r3, [sp, #8]
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	9301      	str	r3, [sp, #4]
 8000d0e:	4b07      	ldr	r3, [pc, #28]	; (8000d2c <MPU6050_Slave_Read+0x7c>)
 8000d10:	9300      	str	r3, [sp, #0]
 8000d12:	2301      	movs	r3, #1
 8000d14:	2227      	movs	r2, #39	; 0x27
 8000d16:	21d0      	movs	r1, #208	; 0xd0
 8000d18:	6878      	ldr	r0, [r7, #4]
 8000d1a:	f001 fffd 	bl	8002d18 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000d1e:	200a      	movs	r0, #10
 8000d20:	f001 fb72 	bl	8002408 <HAL_Delay>
}
 8000d24:	bf00      	nop
 8000d26:	3708      	adds	r7, #8
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	20000232 	.word	0x20000232

08000d30 <MPU6050_Read_All>:
	HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, INT_STATUS_REG, 1, &MPU6050_rx, 1,
			100);
	return MPU6050_rx;
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx) {
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b086      	sub	sp, #24
 8000d34:	af04      	add	r7, sp, #16
 8000d36:	6078      	str	r0, [r7, #4]
	HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, EXT_SENS_DATA_00, 1, MPU6050_rx_buf,
 8000d38:	2364      	movs	r3, #100	; 0x64
 8000d3a:	9302      	str	r3, [sp, #8]
 8000d3c:	2306      	movs	r3, #6
 8000d3e:	9301      	str	r3, [sp, #4]
 8000d40:	4b05      	ldr	r3, [pc, #20]	; (8000d58 <MPU6050_Read_All+0x28>)
 8000d42:	9300      	str	r3, [sp, #0]
 8000d44:	2301      	movs	r3, #1
 8000d46:	2249      	movs	r2, #73	; 0x49
 8000d48:	21d0      	movs	r1, #208	; 0xd0
 8000d4a:	6878      	ldr	r0, [r7, #4]
 8000d4c:	f002 f8de 	bl	8002f0c <HAL_I2C_Mem_Read>
			6, 100);
}
 8000d50:	bf00      	nop
 8000d52:	3708      	adds	r7, #8
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	2000022c 	.word	0x2000022c
 8000d5c:	00000000 	.word	0x00000000

08000d60 <MPU6050_Parsing_NoOffest>:
//	DataStruct->Ax = DataStruct->Accel_X_RAW / MPU6050_Acc_LSB;
//	DataStruct->Ay = DataStruct->Accel_Y_RAW / MPU6050_Acc_LSB;
//	DataStruct->Az = DataStruct->Accel_Z_RAW / MPU6050_Acc_LSB;
//}

uint16_t MPU6050_Parsing_NoOffest(MPU6050_t *DataStruct) {
 8000d60:	b5b0      	push	{r4, r5, r7, lr}
 8000d62:	b084      	sub	sp, #16
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
//	// Didn't Save Temp Value
//	DataStruct->Gyro_X_RAW = (MPU6050_rx_buf[8] << 8 | MPU6050_rx_buf[9]);
//	DataStruct->Gyro_Y_RAW = -(MPU6050_rx_buf[10] << 8 | MPU6050_rx_buf[11]);
//	DataStruct->Gyro_Z_RAW = -(MPU6050_rx_buf[12] << 8 | MPU6050_rx_buf[13]);

	DataStruct->Mag_X_RAW = (MPU6050_rx_buf[0] << 8 | MPU6050_rx_buf[1]);
 8000d68:	4b47      	ldr	r3, [pc, #284]	; (8000e88 <MPU6050_Parsing_NoOffest+0x128>)
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	021b      	lsls	r3, r3, #8
 8000d6e:	b21a      	sxth	r2, r3
 8000d70:	4b45      	ldr	r3, [pc, #276]	; (8000e88 <MPU6050_Parsing_NoOffest+0x128>)
 8000d72:	785b      	ldrb	r3, [r3, #1]
 8000d74:	b21b      	sxth	r3, r3
 8000d76:	4313      	orrs	r3, r2
 8000d78:	b21a      	sxth	r2, r3
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	801a      	strh	r2, [r3, #0]
	DataStruct->Mag_Z_RAW = -(MPU6050_rx_buf[2] << 8 | MPU6050_rx_buf[3]);
 8000d7e:	4b42      	ldr	r3, [pc, #264]	; (8000e88 <MPU6050_Parsing_NoOffest+0x128>)
 8000d80:	789b      	ldrb	r3, [r3, #2]
 8000d82:	021b      	lsls	r3, r3, #8
 8000d84:	b21a      	sxth	r2, r3
 8000d86:	4b40      	ldr	r3, [pc, #256]	; (8000e88 <MPU6050_Parsing_NoOffest+0x128>)
 8000d88:	78db      	ldrb	r3, [r3, #3]
 8000d8a:	b21b      	sxth	r3, r3
 8000d8c:	4313      	orrs	r3, r2
 8000d8e:	b21b      	sxth	r3, r3
 8000d90:	b29b      	uxth	r3, r3
 8000d92:	425b      	negs	r3, r3
 8000d94:	b29b      	uxth	r3, r3
 8000d96:	b21a      	sxth	r2, r3
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	809a      	strh	r2, [r3, #4]
	DataStruct->Mag_Y_RAW = -(MPU6050_rx_buf[4] << 8 | MPU6050_rx_buf[5]);
 8000d9c:	4b3a      	ldr	r3, [pc, #232]	; (8000e88 <MPU6050_Parsing_NoOffest+0x128>)
 8000d9e:	791b      	ldrb	r3, [r3, #4]
 8000da0:	021b      	lsls	r3, r3, #8
 8000da2:	b21a      	sxth	r2, r3
 8000da4:	4b38      	ldr	r3, [pc, #224]	; (8000e88 <MPU6050_Parsing_NoOffest+0x128>)
 8000da6:	795b      	ldrb	r3, [r3, #5]
 8000da8:	b21b      	sxth	r3, r3
 8000daa:	4313      	orrs	r3, r2
 8000dac:	b21b      	sxth	r3, r3
 8000dae:	b29b      	uxth	r3, r3
 8000db0:	425b      	negs	r3, r3
 8000db2:	b29b      	uxth	r3, r3
 8000db4:	b21a      	sxth	r2, r3
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	805a      	strh	r2, [r3, #2]
//	DataStruct->Gy = DataStruct->Gyro_Y_RAW / MPU6050_Gyro_LSB * D2R;
//	DataStruct->Gz = DataStruct->Gyro_Z_RAW / MPU6050_Gyro_LSB * D2R;
//	DataStruct->Ax = DataStruct->Accel_X_RAW / MPU6050_Acc_LSB;
//	DataStruct->Ay = DataStruct->Accel_Y_RAW / MPU6050_Acc_LSB;
//	DataStruct->Az = DataStruct->Accel_Z_RAW / MPU6050_Acc_LSB;
	Heading = atan2((double) DataStruct->Mag_Y_RAW,
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f7ff fb1f 	bl	8000404 <__aeabi_i2d>
 8000dc6:	4604      	mov	r4, r0
 8000dc8:	460d      	mov	r5, r1
			(double) DataStruct->Mag_X_RAW);
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	f9b3 3000 	ldrsh.w	r3, [r3]
	Heading = atan2((double) DataStruct->Mag_Y_RAW,
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	f7ff fb17 	bl	8000404 <__aeabi_i2d>
 8000dd6:	4602      	mov	r2, r0
 8000dd8:	460b      	mov	r3, r1
 8000dda:	4620      	mov	r0, r4
 8000ddc:	4629      	mov	r1, r5
 8000dde:	f006 ffd7 	bl	8007d90 <atan2>
 8000de2:	e9c7 0102 	strd	r0, r1, [r7, #8]
	if (Heading > 2 * PI) /* Due to declination check for >360 degree */
 8000de6:	a324      	add	r3, pc, #144	; (adr r3, 8000e78 <MPU6050_Parsing_NoOffest+0x118>)
 8000de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dec:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000df0:	f7ff fe02 	bl	80009f8 <__aeabi_dcmpgt>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d00a      	beq.n	8000e10 <MPU6050_Parsing_NoOffest+0xb0>
		Heading = Heading - 2 * PI;
 8000dfa:	a31f      	add	r3, pc, #124	; (adr r3, 8000e78 <MPU6050_Parsing_NoOffest+0x118>)
 8000dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e00:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000e04:	f7ff f9b0 	bl	8000168 <__aeabi_dsub>
 8000e08:	4602      	mov	r2, r0
 8000e0a:	460b      	mov	r3, r1
 8000e0c:	e9c7 2302 	strd	r2, r3, [r7, #8]
	if (Heading < 0) /* Check for sign */
 8000e10:	f04f 0200 	mov.w	r2, #0
 8000e14:	f04f 0300 	mov.w	r3, #0
 8000e18:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000e1c:	f7ff fdce 	bl	80009bc <__aeabi_dcmplt>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d00a      	beq.n	8000e3c <MPU6050_Parsing_NoOffest+0xdc>
		Heading = Heading + 2 * PI;
 8000e26:	a314      	add	r3, pc, #80	; (adr r3, 8000e78 <MPU6050_Parsing_NoOffest+0x118>)
 8000e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e2c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000e30:	f7ff f99c 	bl	800016c <__adddf3>
 8000e34:	4602      	mov	r2, r0
 8000e36:	460b      	mov	r3, r1
 8000e38:	e9c7 2302 	strd	r2, r3, [r7, #8]
	return (Heading * 180 / PI);
 8000e3c:	f04f 0200 	mov.w	r2, #0
 8000e40:	4b12      	ldr	r3, [pc, #72]	; (8000e8c <MPU6050_Parsing_NoOffest+0x12c>)
 8000e42:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000e46:	f7ff fb47 	bl	80004d8 <__aeabi_dmul>
 8000e4a:	4602      	mov	r2, r0
 8000e4c:	460b      	mov	r3, r1
 8000e4e:	4610      	mov	r0, r2
 8000e50:	4619      	mov	r1, r3
 8000e52:	a30b      	add	r3, pc, #44	; (adr r3, 8000e80 <MPU6050_Parsing_NoOffest+0x120>)
 8000e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e58:	f7ff fc68 	bl	800072c <__aeabi_ddiv>
 8000e5c:	4602      	mov	r2, r0
 8000e5e:	460b      	mov	r3, r1
 8000e60:	4610      	mov	r0, r2
 8000e62:	4619      	mov	r1, r3
 8000e64:	f7ff fe10 	bl	8000a88 <__aeabi_d2uiz>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	b29b      	uxth	r3, r3
}
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	3710      	adds	r7, #16
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bdb0      	pop	{r4, r5, r7, pc}
 8000e74:	f3af 8000 	nop.w
 8000e78:	54442eea 	.word	0x54442eea
 8000e7c:	401921fb 	.word	0x401921fb
 8000e80:	54442eea 	.word	0x54442eea
 8000e84:	400921fb 	.word	0x400921fb
 8000e88:	2000022c 	.word	0x2000022c
 8000e8c:	40668000 	.word	0x40668000

08000e90 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b088      	sub	sp, #32
 8000e94:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000e96:	f001 fa55 	bl	8002344 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000e9a:	f000 f875 	bl	8000f88 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000e9e:	f000 f91d 	bl	80010dc <MX_GPIO_Init>
	MX_I2C1_Init();
 8000ea2:	f000 f8b7 	bl	8001014 <MX_I2C1_Init>
	MX_SPI1_Init();
 8000ea6:	f000 f8e3 	bl	8001070 <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */

	MPU6050_t MPU6050;

	MPU6050_Init(&hi2c1);
 8000eaa:	482e      	ldr	r0, [pc, #184]	; (8000f64 <main+0xd4>)
 8000eac:	f7ff fe0c 	bl	8000ac8 <MPU6050_Init>
	// sprintf(str, "Success");
	// else
	// sprintf(str, "Failed");
	// HAL_UART_Transmit(&huart1, str, sizeof(str), 100);
	// HAL_Delay(1000);
	MPU6050_Bypass(&hi2c1);
 8000eb0:	482c      	ldr	r0, [pc, #176]	; (8000f64 <main+0xd4>)
 8000eb2:	f7ff fe3d 	bl	8000b30 <MPU6050_Bypass>
	HMC5883L_Setup(&hi2c1);
 8000eb6:	482b      	ldr	r0, [pc, #172]	; (8000f64 <main+0xd4>)
 8000eb8:	f7ff feba 	bl	8000c30 <HMC5883L_Setup>
	MPU6050_Master(&hi2c1);
 8000ebc:	4829      	ldr	r0, [pc, #164]	; (8000f64 <main+0xd4>)
 8000ebe:	f7ff fe65 	bl	8000b8c <MPU6050_Master>
	MPU6050_Slave_Read(&hi2c1);
 8000ec2:	4828      	ldr	r0, [pc, #160]	; (8000f64 <main+0xd4>)
 8000ec4:	f7ff fef4 	bl	8000cb0 <MPU6050_Slave_Read>
	static uint16_t heading;
	static uint8_t str[30];

	uint8_t socNum = 0;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	77fb      	strb	r3, [r7, #31]

	uint8_t mac[] = {0x00, 0x08, 0xdc, 0xab, 0xcd, 0xef}; // Mac address
 8000ecc:	4a26      	ldr	r2, [pc, #152]	; (8000f68 <main+0xd8>)
 8000ece:	f107 0310 	add.w	r3, r7, #16
 8000ed2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ed6:	6018      	str	r0, [r3, #0]
 8000ed8:	3304      	adds	r3, #4
 8000eda:	8019      	strh	r1, [r3, #0]
	uint8_t ip[] = {192, 168, 1, 15};					  // IP address
 8000edc:	4b23      	ldr	r3, [pc, #140]	; (8000f6c <main+0xdc>)
 8000ede:	60fb      	str	r3, [r7, #12]
	uint8_t sn[] = {255, 255, 255, 0};					  // Subnet mask
 8000ee0:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8000ee4:	60bb      	str	r3, [r7, #8]
	uint8_t gw[] = {192, 168, 1, 1};					  // Gateway address
 8000ee6:	4b22      	ldr	r3, [pc, #136]	; (8000f70 <main+0xe0>)
 8000ee8:	607b      	str	r3, [r7, #4]

	initializeW5500(mac, ip, sn, gw); // configures the MAC address, IP address, subnet mask and gateway of the device or node.
 8000eea:	1d3b      	adds	r3, r7, #4
 8000eec:	f107 0208 	add.w	r2, r7, #8
 8000ef0:	f107 010c 	add.w	r1, r7, #12
 8000ef4:	f107 0010 	add.w	r0, r7, #16
 8000ef8:	f000 ffe2 	bl	8001ec0 <initializeW5500>

	uint8_t dstip[4] = {192, 168, 1, 4}; // destination ip address
 8000efc:	4b1d      	ldr	r3, [pc, #116]	; (8000f74 <main+0xe4>)
 8000efe:	603b      	str	r3, [r7, #0]

	while (socket(socNum, Sn_MR_UDP, SRC_PORT, FLAG) != socNum)
 8000f00:	bf00      	nop
 8000f02:	7ff8      	ldrb	r0, [r7, #31]
 8000f04:	2300      	movs	r3, #0
 8000f06:	f241 7271 	movw	r2, #6001	; 0x1771
 8000f0a:	2102      	movs	r1, #2
 8000f0c:	f000 f936 	bl	800117c <socket>
 8000f10:	4603      	mov	r3, r0
 8000f12:	461a      	mov	r2, r3
 8000f14:	7ffb      	ldrb	r3, [r7, #31]
 8000f16:	429a      	cmp	r2, r3
 8000f18:	d1f3      	bne.n	8000f02 <main+0x72>
		;

	Socket_sendUDP(socNum, "done initialization!!!", dstip, DST_PORT); // sends message to a destination ip address and port
 8000f1a:	463a      	mov	r2, r7
 8000f1c:	7ff8      	ldrb	r0, [r7, #31]
 8000f1e:	f241 3389 	movw	r3, #5001	; 0x1389
 8000f22:	4915      	ldr	r1, [pc, #84]	; (8000f78 <main+0xe8>)
 8000f24:	f001 f81a 	bl	8001f5c <Socket_sendUDP>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		/* USER CODE END WHILE */
		MPU6050_Read_All(&hi2c1);
 8000f28:	480e      	ldr	r0, [pc, #56]	; (8000f64 <main+0xd4>)
 8000f2a:	f7ff ff01 	bl	8000d30 <MPU6050_Read_All>
		HAL_Delay(20);
 8000f2e:	2014      	movs	r0, #20
 8000f30:	f001 fa6a 	bl	8002408 <HAL_Delay>
		heading = MPU6050_Parsing_NoOffest(&MPU6050);
 8000f34:	f107 0318 	add.w	r3, r7, #24
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f7ff ff11 	bl	8000d60 <MPU6050_Parsing_NoOffest>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	461a      	mov	r2, r3
 8000f42:	4b0e      	ldr	r3, [pc, #56]	; (8000f7c <main+0xec>)
 8000f44:	801a      	strh	r2, [r3, #0]
		sprintf(str, "%d", heading);
 8000f46:	4b0d      	ldr	r3, [pc, #52]	; (8000f7c <main+0xec>)
 8000f48:	881b      	ldrh	r3, [r3, #0]
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	490c      	ldr	r1, [pc, #48]	; (8000f80 <main+0xf0>)
 8000f4e:	480d      	ldr	r0, [pc, #52]	; (8000f84 <main+0xf4>)
 8000f50:	f004 fca6 	bl	80058a0 <siprintf>
		Socket_sendUDP(socNum, str, dstip, DST_PORT); // sends message to a destination ip address and port
 8000f54:	463a      	mov	r2, r7
 8000f56:	7ff8      	ldrb	r0, [r7, #31]
 8000f58:	f241 3389 	movw	r3, #5001	; 0x1389
 8000f5c:	4909      	ldr	r1, [pc, #36]	; (8000f84 <main+0xf4>)
 8000f5e:	f000 fffd 	bl	8001f5c <Socket_sendUDP>
	{
 8000f62:	e7e1      	b.n	8000f28 <main+0x98>
 8000f64:	20000234 	.word	0x20000234
 8000f68:	08008294 	.word	0x08008294
 8000f6c:	0f01a8c0 	.word	0x0f01a8c0
 8000f70:	0101a8c0 	.word	0x0101a8c0
 8000f74:	0401a8c0 	.word	0x0401a8c0
 8000f78:	08008278 	.word	0x08008278
 8000f7c:	200002e0 	.word	0x200002e0
 8000f80:	08008290 	.word	0x08008290
 8000f84:	200002e4 	.word	0x200002e4

08000f88 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b090      	sub	sp, #64	; 0x40
 8000f8c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f8e:	f107 0318 	add.w	r3, r7, #24
 8000f92:	2228      	movs	r2, #40	; 0x28
 8000f94:	2100      	movs	r1, #0
 8000f96:	4618      	mov	r0, r3
 8000f98:	f004 f81a 	bl	8004fd0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f9c:	1d3b      	adds	r3, r7, #4
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	601a      	str	r2, [r3, #0]
 8000fa2:	605a      	str	r2, [r3, #4]
 8000fa4:	609a      	str	r2, [r3, #8]
 8000fa6:	60da      	str	r2, [r3, #12]
 8000fa8:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000faa:	2301      	movs	r3, #1
 8000fac:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000fae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fb2:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fbc:	2302      	movs	r3, #2
 8000fbe:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fc0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fc4:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000fc6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000fca:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fcc:	f107 0318 	add.w	r3, r7, #24
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f002 fd5d 	bl	8003a90 <HAL_RCC_OscConfig>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <SystemClock_Config+0x58>
	{
		Error_Handler();
 8000fdc:	f000 f8c8 	bl	8001170 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000fe0:	230f      	movs	r3, #15
 8000fe2:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fe4:	2302      	movs	r3, #2
 8000fe6:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ff0:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ff6:	1d3b      	adds	r3, r7, #4
 8000ff8:	2102      	movs	r1, #2
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f002 ffca 	bl	8003f94 <HAL_RCC_ClockConfig>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <SystemClock_Config+0x82>
	{
		Error_Handler();
 8001006:	f000 f8b3 	bl	8001170 <Error_Handler>
	}
}
 800100a:	bf00      	nop
 800100c:	3740      	adds	r7, #64	; 0x40
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
	...

08001014 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8001018:	4b12      	ldr	r3, [pc, #72]	; (8001064 <MX_I2C1_Init+0x50>)
 800101a:	4a13      	ldr	r2, [pc, #76]	; (8001068 <MX_I2C1_Init+0x54>)
 800101c:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 400000;
 800101e:	4b11      	ldr	r3, [pc, #68]	; (8001064 <MX_I2C1_Init+0x50>)
 8001020:	4a12      	ldr	r2, [pc, #72]	; (800106c <MX_I2C1_Init+0x58>)
 8001022:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001024:	4b0f      	ldr	r3, [pc, #60]	; (8001064 <MX_I2C1_Init+0x50>)
 8001026:	2200      	movs	r2, #0
 8001028:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 800102a:	4b0e      	ldr	r3, [pc, #56]	; (8001064 <MX_I2C1_Init+0x50>)
 800102c:	2200      	movs	r2, #0
 800102e:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001030:	4b0c      	ldr	r3, [pc, #48]	; (8001064 <MX_I2C1_Init+0x50>)
 8001032:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001036:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001038:	4b0a      	ldr	r3, [pc, #40]	; (8001064 <MX_I2C1_Init+0x50>)
 800103a:	2200      	movs	r2, #0
 800103c:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 800103e:	4b09      	ldr	r3, [pc, #36]	; (8001064 <MX_I2C1_Init+0x50>)
 8001040:	2200      	movs	r2, #0
 8001042:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001044:	4b07      	ldr	r3, [pc, #28]	; (8001064 <MX_I2C1_Init+0x50>)
 8001046:	2200      	movs	r2, #0
 8001048:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800104a:	4b06      	ldr	r3, [pc, #24]	; (8001064 <MX_I2C1_Init+0x50>)
 800104c:	2200      	movs	r2, #0
 800104e:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001050:	4804      	ldr	r0, [pc, #16]	; (8001064 <MX_I2C1_Init+0x50>)
 8001052:	f001 fd1d 	bl	8002a90 <HAL_I2C_Init>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d001      	beq.n	8001060 <MX_I2C1_Init+0x4c>
	{
		Error_Handler();
 800105c:	f000 f888 	bl	8001170 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */
}
 8001060:	bf00      	nop
 8001062:	bd80      	pop	{r7, pc}
 8001064:	20000234 	.word	0x20000234
 8001068:	40005400 	.word	0x40005400
 800106c:	00061a80 	.word	0x00061a80

08001070 <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8001074:	4b17      	ldr	r3, [pc, #92]	; (80010d4 <MX_SPI1_Init+0x64>)
 8001076:	4a18      	ldr	r2, [pc, #96]	; (80010d8 <MX_SPI1_Init+0x68>)
 8001078:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 800107a:	4b16      	ldr	r3, [pc, #88]	; (80010d4 <MX_SPI1_Init+0x64>)
 800107c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001080:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001082:	4b14      	ldr	r3, [pc, #80]	; (80010d4 <MX_SPI1_Init+0x64>)
 8001084:	2200      	movs	r2, #0
 8001086:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001088:	4b12      	ldr	r3, [pc, #72]	; (80010d4 <MX_SPI1_Init+0x64>)
 800108a:	2200      	movs	r2, #0
 800108c:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800108e:	4b11      	ldr	r3, [pc, #68]	; (80010d4 <MX_SPI1_Init+0x64>)
 8001090:	2200      	movs	r2, #0
 8001092:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001094:	4b0f      	ldr	r3, [pc, #60]	; (80010d4 <MX_SPI1_Init+0x64>)
 8001096:	2200      	movs	r2, #0
 8001098:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 800109a:	4b0e      	ldr	r3, [pc, #56]	; (80010d4 <MX_SPI1_Init+0x64>)
 800109c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010a0:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80010a2:	4b0c      	ldr	r3, [pc, #48]	; (80010d4 <MX_SPI1_Init+0x64>)
 80010a4:	2210      	movs	r2, #16
 80010a6:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010a8:	4b0a      	ldr	r3, [pc, #40]	; (80010d4 <MX_SPI1_Init+0x64>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80010ae:	4b09      	ldr	r3, [pc, #36]	; (80010d4 <MX_SPI1_Init+0x64>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010b4:	4b07      	ldr	r3, [pc, #28]	; (80010d4 <MX_SPI1_Init+0x64>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 80010ba:	4b06      	ldr	r3, [pc, #24]	; (80010d4 <MX_SPI1_Init+0x64>)
 80010bc:	220a      	movs	r2, #10
 80010be:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80010c0:	4804      	ldr	r0, [pc, #16]	; (80010d4 <MX_SPI1_Init+0x64>)
 80010c2:	f003 f8eb 	bl	800429c <HAL_SPI_Init>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <MX_SPI1_Init+0x60>
	{
		Error_Handler();
 80010cc:	f000 f850 	bl	8001170 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */
}
 80010d0:	bf00      	nop
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	20000288 	.word	0x20000288
 80010d8:	40013000 	.word	0x40013000

080010dc <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b088      	sub	sp, #32
 80010e0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e2:	f107 0310 	add.w	r3, r7, #16
 80010e6:	2200      	movs	r2, #0
 80010e8:	601a      	str	r2, [r3, #0]
 80010ea:	605a      	str	r2, [r3, #4]
 80010ec:	609a      	str	r2, [r3, #8]
 80010ee:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80010f0:	4b1d      	ldr	r3, [pc, #116]	; (8001168 <MX_GPIO_Init+0x8c>)
 80010f2:	699b      	ldr	r3, [r3, #24]
 80010f4:	4a1c      	ldr	r2, [pc, #112]	; (8001168 <MX_GPIO_Init+0x8c>)
 80010f6:	f043 0320 	orr.w	r3, r3, #32
 80010fa:	6193      	str	r3, [r2, #24]
 80010fc:	4b1a      	ldr	r3, [pc, #104]	; (8001168 <MX_GPIO_Init+0x8c>)
 80010fe:	699b      	ldr	r3, [r3, #24]
 8001100:	f003 0320 	and.w	r3, r3, #32
 8001104:	60fb      	str	r3, [r7, #12]
 8001106:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001108:	4b17      	ldr	r3, [pc, #92]	; (8001168 <MX_GPIO_Init+0x8c>)
 800110a:	699b      	ldr	r3, [r3, #24]
 800110c:	4a16      	ldr	r2, [pc, #88]	; (8001168 <MX_GPIO_Init+0x8c>)
 800110e:	f043 0304 	orr.w	r3, r3, #4
 8001112:	6193      	str	r3, [r2, #24]
 8001114:	4b14      	ldr	r3, [pc, #80]	; (8001168 <MX_GPIO_Init+0x8c>)
 8001116:	699b      	ldr	r3, [r3, #24]
 8001118:	f003 0304 	and.w	r3, r3, #4
 800111c:	60bb      	str	r3, [r7, #8]
 800111e:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001120:	4b11      	ldr	r3, [pc, #68]	; (8001168 <MX_GPIO_Init+0x8c>)
 8001122:	699b      	ldr	r3, [r3, #24]
 8001124:	4a10      	ldr	r2, [pc, #64]	; (8001168 <MX_GPIO_Init+0x8c>)
 8001126:	f043 0308 	orr.w	r3, r3, #8
 800112a:	6193      	str	r3, [r2, #24]
 800112c:	4b0e      	ldr	r3, [pc, #56]	; (8001168 <MX_GPIO_Init+0x8c>)
 800112e:	699b      	ldr	r3, [r3, #24]
 8001130:	f003 0308 	and.w	r3, r3, #8
 8001134:	607b      	str	r3, [r7, #4]
 8001136:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001138:	2200      	movs	r2, #0
 800113a:	2110      	movs	r1, #16
 800113c:	480b      	ldr	r0, [pc, #44]	; (800116c <MX_GPIO_Init+0x90>)
 800113e:	f001 fc8f 	bl	8002a60 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PA4 */
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001142:	2310      	movs	r3, #16
 8001144:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001146:	2301      	movs	r3, #1
 8001148:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800114a:	2301      	movs	r3, #1
 800114c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800114e:	2302      	movs	r3, #2
 8001150:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001152:	f107 0310 	add.w	r3, r7, #16
 8001156:	4619      	mov	r1, r3
 8001158:	4804      	ldr	r0, [pc, #16]	; (800116c <MX_GPIO_Init+0x90>)
 800115a:	f001 fafd 	bl	8002758 <HAL_GPIO_Init>
}
 800115e:	bf00      	nop
 8001160:	3720      	adds	r7, #32
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	40021000 	.word	0x40021000
 800116c:	40010800 	.word	0x40010800

08001170 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001174:	b672      	cpsid	i
}
 8001176:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001178:	e7fe      	b.n	8001178 <Error_Handler+0x8>
	...

0800117c <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 800117c:	b590      	push	{r4, r7, lr}
 800117e:	b085      	sub	sp, #20
 8001180:	af00      	add	r7, sp, #0
 8001182:	4604      	mov	r4, r0
 8001184:	4608      	mov	r0, r1
 8001186:	4611      	mov	r1, r2
 8001188:	461a      	mov	r2, r3
 800118a:	4623      	mov	r3, r4
 800118c:	71fb      	strb	r3, [r7, #7]
 800118e:	4603      	mov	r3, r0
 8001190:	71bb      	strb	r3, [r7, #6]
 8001192:	460b      	mov	r3, r1
 8001194:	80bb      	strh	r3, [r7, #4]
 8001196:	4613      	mov	r3, r2
 8001198:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 800119a:	79fb      	ldrb	r3, [r7, #7]
 800119c:	2b08      	cmp	r3, #8
 800119e:	d902      	bls.n	80011a6 <socket+0x2a>
 80011a0:	f04f 33ff 	mov.w	r3, #4294967295
 80011a4:	e0f2      	b.n	800138c <socket+0x210>
	switch(protocol)
 80011a6:	79bb      	ldrb	r3, [r7, #6]
 80011a8:	2b01      	cmp	r3, #1
 80011aa:	d005      	beq.n	80011b8 <socket+0x3c>
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	dd11      	ble.n	80011d4 <socket+0x58>
 80011b0:	3b02      	subs	r3, #2
 80011b2:	2b02      	cmp	r3, #2
 80011b4:	d80e      	bhi.n	80011d4 <socket+0x58>
	    break;
         }
      case Sn_MR_UDP :
      case Sn_MR_MACRAW :
	  case Sn_MR_IPRAW :
         break;
 80011b6:	e011      	b.n	80011dc <socket+0x60>
            getSIPR((uint8_t*)&taddr);
 80011b8:	f107 030c 	add.w	r3, r7, #12
 80011bc:	2204      	movs	r2, #4
 80011be:	4619      	mov	r1, r3
 80011c0:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 80011c4:	f000 fcd8 	bl	8001b78 <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d105      	bne.n	80011da <socket+0x5e>
 80011ce:	f06f 0302 	mvn.w	r3, #2
 80011d2:	e0db      	b.n	800138c <socket+0x210>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 80011d4:	f06f 0304 	mvn.w	r3, #4
 80011d8:	e0d8      	b.n	800138c <socket+0x210>
	    break;
 80011da:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 80011dc:	78fb      	ldrb	r3, [r7, #3]
 80011de:	f003 0304 	and.w	r3, r3, #4
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d002      	beq.n	80011ec <socket+0x70>
 80011e6:	f06f 0305 	mvn.w	r3, #5
 80011ea:	e0cf      	b.n	800138c <socket+0x210>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 80011ec:	78fb      	ldrb	r3, [r7, #3]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d025      	beq.n	800123e <socket+0xc2>
	{
   	switch(protocol)
 80011f2:	79bb      	ldrb	r3, [r7, #6]
 80011f4:	2b01      	cmp	r3, #1
 80011f6:	d002      	beq.n	80011fe <socket+0x82>
 80011f8:	2b02      	cmp	r3, #2
 80011fa:	d008      	beq.n	800120e <socket+0x92>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 80011fc:	e024      	b.n	8001248 <socket+0xcc>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 80011fe:	78fb      	ldrb	r3, [r7, #3]
 8001200:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8001204:	2b00      	cmp	r3, #0
 8001206:	d11c      	bne.n	8001242 <socket+0xc6>
 8001208:	f06f 0305 	mvn.w	r3, #5
 800120c:	e0be      	b.n	800138c <socket+0x210>
   	      if(flag & SF_IGMP_VER2)
 800120e:	78fb      	ldrb	r3, [r7, #3]
 8001210:	f003 0320 	and.w	r3, r3, #32
 8001214:	2b00      	cmp	r3, #0
 8001216:	d006      	beq.n	8001226 <socket+0xaa>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8001218:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800121c:	2b00      	cmp	r3, #0
 800121e:	db02      	blt.n	8001226 <socket+0xaa>
 8001220:	f06f 0305 	mvn.w	r3, #5
 8001224:	e0b2      	b.n	800138c <socket+0x210>
      	      if(flag & SF_UNI_BLOCK)
 8001226:	78fb      	ldrb	r3, [r7, #3]
 8001228:	f003 0310 	and.w	r3, r3, #16
 800122c:	2b00      	cmp	r3, #0
 800122e:	d00a      	beq.n	8001246 <socket+0xca>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 8001230:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001234:	2b00      	cmp	r3, #0
 8001236:	db06      	blt.n	8001246 <socket+0xca>
 8001238:	f06f 0305 	mvn.w	r3, #5
 800123c:	e0a6      	b.n	800138c <socket+0x210>
   	}
   }
 800123e:	bf00      	nop
 8001240:	e002      	b.n	8001248 <socket+0xcc>
   	      break;
 8001242:	bf00      	nop
 8001244:	e000      	b.n	8001248 <socket+0xcc>
   	      break;
 8001246:	bf00      	nop
	close(sn);
 8001248:	79fb      	ldrb	r3, [r7, #7]
 800124a:	4618      	mov	r0, r3
 800124c:	f000 f8ac 	bl	80013a8 <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	009b      	lsls	r3, r3, #2
 8001254:	3301      	adds	r3, #1
 8001256:	00db      	lsls	r3, r3, #3
 8001258:	4618      	mov	r0, r3
 800125a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800125e:	f023 030f 	bic.w	r3, r3, #15
 8001262:	b25a      	sxtb	r2, r3
 8001264:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001268:	4313      	orrs	r3, r2
 800126a:	b25b      	sxtb	r3, r3
 800126c:	b2db      	uxtb	r3, r3
 800126e:	4619      	mov	r1, r3
 8001270:	f000 fc34 	bl	8001adc <WIZCHIP_WRITE>
    #endif
	if(!port)
 8001274:	88bb      	ldrh	r3, [r7, #4]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d110      	bne.n	800129c <socket+0x120>
	{
	   port = sock_any_port++;
 800127a:	4b46      	ldr	r3, [pc, #280]	; (8001394 <socket+0x218>)
 800127c:	881b      	ldrh	r3, [r3, #0]
 800127e:	1c5a      	adds	r2, r3, #1
 8001280:	b291      	uxth	r1, r2
 8001282:	4a44      	ldr	r2, [pc, #272]	; (8001394 <socket+0x218>)
 8001284:	8011      	strh	r1, [r2, #0]
 8001286:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8001288:	4b42      	ldr	r3, [pc, #264]	; (8001394 <socket+0x218>)
 800128a:	881b      	ldrh	r3, [r3, #0]
 800128c:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 8001290:	4293      	cmp	r3, r2
 8001292:	d103      	bne.n	800129c <socket+0x120>
 8001294:	4b3f      	ldr	r3, [pc, #252]	; (8001394 <socket+0x218>)
 8001296:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 800129a:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 800129c:	79fb      	ldrb	r3, [r7, #7]
 800129e:	009b      	lsls	r3, r3, #2
 80012a0:	3301      	adds	r3, #1
 80012a2:	00db      	lsls	r3, r3, #3
 80012a4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80012a8:	461a      	mov	r2, r3
 80012aa:	88bb      	ldrh	r3, [r7, #4]
 80012ac:	0a1b      	lsrs	r3, r3, #8
 80012ae:	b29b      	uxth	r3, r3
 80012b0:	b2db      	uxtb	r3, r3
 80012b2:	4619      	mov	r1, r3
 80012b4:	4610      	mov	r0, r2
 80012b6:	f000 fc11 	bl	8001adc <WIZCHIP_WRITE>
 80012ba:	79fb      	ldrb	r3, [r7, #7]
 80012bc:	009b      	lsls	r3, r3, #2
 80012be:	3301      	adds	r3, #1
 80012c0:	00db      	lsls	r3, r3, #3
 80012c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80012c6:	461a      	mov	r2, r3
 80012c8:	88bb      	ldrh	r3, [r7, #4]
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	4619      	mov	r1, r3
 80012ce:	4610      	mov	r0, r2
 80012d0:	f000 fc04 	bl	8001adc <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 80012d4:	79fb      	ldrb	r3, [r7, #7]
 80012d6:	009b      	lsls	r3, r3, #2
 80012d8:	3301      	adds	r3, #1
 80012da:	00db      	lsls	r3, r3, #3
 80012dc:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80012e0:	2101      	movs	r1, #1
 80012e2:	4618      	mov	r0, r3
 80012e4:	f000 fbfa 	bl	8001adc <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 80012e8:	bf00      	nop
 80012ea:	79fb      	ldrb	r3, [r7, #7]
 80012ec:	009b      	lsls	r3, r3, #2
 80012ee:	3301      	adds	r3, #1
 80012f0:	00db      	lsls	r3, r3, #3
 80012f2:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80012f6:	4618      	mov	r0, r3
 80012f8:	f000 fba4 	bl	8001a44 <WIZCHIP_READ>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d1f3      	bne.n	80012ea <socket+0x16e>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 8001302:	79fb      	ldrb	r3, [r7, #7]
 8001304:	2201      	movs	r2, #1
 8001306:	fa02 f303 	lsl.w	r3, r2, r3
 800130a:	b21b      	sxth	r3, r3
 800130c:	43db      	mvns	r3, r3
 800130e:	b21a      	sxth	r2, r3
 8001310:	4b21      	ldr	r3, [pc, #132]	; (8001398 <socket+0x21c>)
 8001312:	881b      	ldrh	r3, [r3, #0]
 8001314:	b21b      	sxth	r3, r3
 8001316:	4013      	ands	r3, r2
 8001318:	b21b      	sxth	r3, r3
 800131a:	b29a      	uxth	r2, r3
 800131c:	4b1e      	ldr	r3, [pc, #120]	; (8001398 <socket+0x21c>)
 800131e:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8001320:	78fb      	ldrb	r3, [r7, #3]
 8001322:	f003 0201 	and.w	r2, r3, #1
 8001326:	79fb      	ldrb	r3, [r7, #7]
 8001328:	fa02 f303 	lsl.w	r3, r2, r3
 800132c:	b21a      	sxth	r2, r3
 800132e:	4b1a      	ldr	r3, [pc, #104]	; (8001398 <socket+0x21c>)
 8001330:	881b      	ldrh	r3, [r3, #0]
 8001332:	b21b      	sxth	r3, r3
 8001334:	4313      	orrs	r3, r2
 8001336:	b21b      	sxth	r3, r3
 8001338:	b29a      	uxth	r2, r3
 800133a:	4b17      	ldr	r3, [pc, #92]	; (8001398 <socket+0x21c>)
 800133c:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 800133e:	79fb      	ldrb	r3, [r7, #7]
 8001340:	2201      	movs	r2, #1
 8001342:	fa02 f303 	lsl.w	r3, r2, r3
 8001346:	b21b      	sxth	r3, r3
 8001348:	43db      	mvns	r3, r3
 800134a:	b21a      	sxth	r2, r3
 800134c:	4b13      	ldr	r3, [pc, #76]	; (800139c <socket+0x220>)
 800134e:	881b      	ldrh	r3, [r3, #0]
 8001350:	b21b      	sxth	r3, r3
 8001352:	4013      	ands	r3, r2
 8001354:	b21b      	sxth	r3, r3
 8001356:	b29a      	uxth	r2, r3
 8001358:	4b10      	ldr	r3, [pc, #64]	; (800139c <socket+0x220>)
 800135a:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 800135c:	79fb      	ldrb	r3, [r7, #7]
 800135e:	4a10      	ldr	r2, [pc, #64]	; (80013a0 <socket+0x224>)
 8001360:	2100      	movs	r1, #0
 8001362:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 8001366:	79fb      	ldrb	r3, [r7, #7]
 8001368:	4a0e      	ldr	r2, [pc, #56]	; (80013a4 <socket+0x228>)
 800136a:	2100      	movs	r1, #0
 800136c:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 800136e:	bf00      	nop
 8001370:	79fb      	ldrb	r3, [r7, #7]
 8001372:	009b      	lsls	r3, r3, #2
 8001374:	3301      	adds	r3, #1
 8001376:	00db      	lsls	r3, r3, #3
 8001378:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800137c:	4618      	mov	r0, r3
 800137e:	f000 fb61 	bl	8001a44 <WIZCHIP_READ>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d0f3      	beq.n	8001370 <socket+0x1f4>
   return (int8_t)sn;
 8001388:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 800138c:	4618      	mov	r0, r3
 800138e:	3714      	adds	r7, #20
 8001390:	46bd      	mov	sp, r7
 8001392:	bd90      	pop	{r4, r7, pc}
 8001394:	20000000 	.word	0x20000000
 8001398:	20000302 	.word	0x20000302
 800139c:	20000304 	.word	0x20000304
 80013a0:	20000308 	.word	0x20000308
 80013a4:	20000318 	.word	0x20000318

080013a8 <close>:

int8_t close(uint8_t sn)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	4603      	mov	r3, r0
 80013b0:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 80013b2:	79fb      	ldrb	r3, [r7, #7]
 80013b4:	2b08      	cmp	r3, #8
 80013b6:	d902      	bls.n	80013be <close+0x16>
 80013b8:	f04f 33ff 	mov.w	r3, #4294967295
 80013bc:	e055      	b.n	800146a <close+0xc2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 80013be:	79fb      	ldrb	r3, [r7, #7]
 80013c0:	009b      	lsls	r3, r3, #2
 80013c2:	3301      	adds	r3, #1
 80013c4:	00db      	lsls	r3, r3, #3
 80013c6:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80013ca:	2110      	movs	r1, #16
 80013cc:	4618      	mov	r0, r3
 80013ce:	f000 fb85 	bl	8001adc <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 80013d2:	bf00      	nop
 80013d4:	79fb      	ldrb	r3, [r7, #7]
 80013d6:	009b      	lsls	r3, r3, #2
 80013d8:	3301      	adds	r3, #1
 80013da:	00db      	lsls	r3, r3, #3
 80013dc:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80013e0:	4618      	mov	r0, r3
 80013e2:	f000 fb2f 	bl	8001a44 <WIZCHIP_READ>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d1f3      	bne.n	80013d4 <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 80013ec:	79fb      	ldrb	r3, [r7, #7]
 80013ee:	009b      	lsls	r3, r3, #2
 80013f0:	3301      	adds	r3, #1
 80013f2:	00db      	lsls	r3, r3, #3
 80013f4:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80013f8:	211f      	movs	r1, #31
 80013fa:	4618      	mov	r0, r3
 80013fc:	f000 fb6e 	bl	8001adc <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 8001400:	79fb      	ldrb	r3, [r7, #7]
 8001402:	2201      	movs	r2, #1
 8001404:	fa02 f303 	lsl.w	r3, r2, r3
 8001408:	b21b      	sxth	r3, r3
 800140a:	43db      	mvns	r3, r3
 800140c:	b21a      	sxth	r2, r3
 800140e:	4b19      	ldr	r3, [pc, #100]	; (8001474 <close+0xcc>)
 8001410:	881b      	ldrh	r3, [r3, #0]
 8001412:	b21b      	sxth	r3, r3
 8001414:	4013      	ands	r3, r2
 8001416:	b21b      	sxth	r3, r3
 8001418:	b29a      	uxth	r2, r3
 800141a:	4b16      	ldr	r3, [pc, #88]	; (8001474 <close+0xcc>)
 800141c:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 800141e:	79fb      	ldrb	r3, [r7, #7]
 8001420:	2201      	movs	r2, #1
 8001422:	fa02 f303 	lsl.w	r3, r2, r3
 8001426:	b21b      	sxth	r3, r3
 8001428:	43db      	mvns	r3, r3
 800142a:	b21a      	sxth	r2, r3
 800142c:	4b12      	ldr	r3, [pc, #72]	; (8001478 <close+0xd0>)
 800142e:	881b      	ldrh	r3, [r3, #0]
 8001430:	b21b      	sxth	r3, r3
 8001432:	4013      	ands	r3, r2
 8001434:	b21b      	sxth	r3, r3
 8001436:	b29a      	uxth	r2, r3
 8001438:	4b0f      	ldr	r3, [pc, #60]	; (8001478 <close+0xd0>)
 800143a:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 800143c:	79fb      	ldrb	r3, [r7, #7]
 800143e:	4a0f      	ldr	r2, [pc, #60]	; (800147c <close+0xd4>)
 8001440:	2100      	movs	r1, #0
 8001442:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 8001446:	79fb      	ldrb	r3, [r7, #7]
 8001448:	4a0d      	ldr	r2, [pc, #52]	; (8001480 <close+0xd8>)
 800144a:	2100      	movs	r1, #0
 800144c:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 800144e:	bf00      	nop
 8001450:	79fb      	ldrb	r3, [r7, #7]
 8001452:	009b      	lsls	r3, r3, #2
 8001454:	3301      	adds	r3, #1
 8001456:	00db      	lsls	r3, r3, #3
 8001458:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800145c:	4618      	mov	r0, r3
 800145e:	f000 faf1 	bl	8001a44 <WIZCHIP_READ>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d1f3      	bne.n	8001450 <close+0xa8>
	return SOCK_OK;
 8001468:	2301      	movs	r3, #1
}
 800146a:	4618      	mov	r0, r3
 800146c:	3708      	adds	r7, #8
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	20000302 	.word	0x20000302
 8001478:	20000304 	.word	0x20000304
 800147c:	20000308 	.word	0x20000308
 8001480:	20000318 	.word	0x20000318

08001484 <sendto>:
   //return len;
   return (int32_t)len;
}

int32_t sendto(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t port)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b086      	sub	sp, #24
 8001488:	af00      	add	r7, sp, #0
 800148a:	60b9      	str	r1, [r7, #8]
 800148c:	607b      	str	r3, [r7, #4]
 800148e:	4603      	mov	r3, r0
 8001490:	73fb      	strb	r3, [r7, #15]
 8001492:	4613      	mov	r3, r2
 8001494:	81bb      	strh	r3, [r7, #12]
   uint8_t tmp = 0;
 8001496:	2300      	movs	r3, #0
 8001498:	75fb      	strb	r3, [r7, #23]
   uint16_t freesize = 0;
 800149a:	2300      	movs	r3, #0
 800149c:	82bb      	strh	r3, [r7, #20]
   uint32_t taddr;

   CHECK_SOCKNUM();
 800149e:	7bfb      	ldrb	r3, [r7, #15]
 80014a0:	2b08      	cmp	r3, #8
 80014a2:	d902      	bls.n	80014aa <sendto+0x26>
 80014a4:	f04f 33ff 	mov.w	r3, #4294967295
 80014a8:	e11b      	b.n	80016e2 <sendto+0x25e>
   switch(getSn_MR(sn) & 0x0F)
 80014aa:	7bfb      	ldrb	r3, [r7, #15]
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	3301      	adds	r3, #1
 80014b0:	00db      	lsls	r3, r3, #3
 80014b2:	4618      	mov	r0, r3
 80014b4:	f000 fac6 	bl	8001a44 <WIZCHIP_READ>
 80014b8:	4603      	mov	r3, r0
 80014ba:	f003 030f 	and.w	r3, r3, #15
 80014be:	3b02      	subs	r3, #2
 80014c0:	2b02      	cmp	r3, #2
 80014c2:	d902      	bls.n	80014ca <sendto+0x46>
//   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_IPRAW:
         break;
//   #endif
      default:
         return SOCKERR_SOCKMODE;
 80014c4:	f06f 0304 	mvn.w	r3, #4
 80014c8:	e10b      	b.n	80016e2 <sendto+0x25e>
         break;
 80014ca:	bf00      	nop
   }
   CHECK_SOCKDATA();
 80014cc:	89bb      	ldrh	r3, [r7, #12]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d102      	bne.n	80014d8 <sendto+0x54>
 80014d2:	f06f 030d 	mvn.w	r3, #13
 80014d6:	e104      	b.n	80016e2 <sendto+0x25e>
   //M20140501 : For avoiding fatal error on memory align mismatched
   //if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   //{
      //uint32_t taddr;
      taddr = ((uint32_t)addr[0]) & 0x000000FF;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	021b      	lsls	r3, r3, #8
 80014e2:	687a      	ldr	r2, [r7, #4]
 80014e4:	3201      	adds	r2, #1
 80014e6:	7812      	ldrb	r2, [r2, #0]
 80014e8:	4413      	add	r3, r2
 80014ea:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	021b      	lsls	r3, r3, #8
 80014f0:	687a      	ldr	r2, [r7, #4]
 80014f2:	3202      	adds	r2, #2
 80014f4:	7812      	ldrb	r2, [r2, #0]
 80014f6:	4413      	add	r3, r2
 80014f8:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	021b      	lsls	r3, r3, #8
 80014fe:	687a      	ldr	r2, [r7, #4]
 8001500:	3203      	adds	r2, #3
 8001502:	7812      	ldrb	r2, [r2, #0]
 8001504:	4413      	add	r3, r2
 8001506:	613b      	str	r3, [r7, #16]
   //}
   //
   //if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   if((taddr == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) return SOCKERR_IPINVALID;
 8001508:	693b      	ldr	r3, [r7, #16]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d10e      	bne.n	800152c <sendto+0xa8>
 800150e:	7bfb      	ldrb	r3, [r7, #15]
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	3301      	adds	r3, #1
 8001514:	00db      	lsls	r3, r3, #3
 8001516:	4618      	mov	r0, r3
 8001518:	f000 fa94 	bl	8001a44 <WIZCHIP_READ>
 800151c:	4603      	mov	r3, r0
 800151e:	f003 0304 	and.w	r3, r3, #4
 8001522:	2b04      	cmp	r3, #4
 8001524:	d002      	beq.n	800152c <sendto+0xa8>
 8001526:	f06f 030b 	mvn.w	r3, #11
 800152a:	e0da      	b.n	80016e2 <sendto+0x25e>
   if((port  == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) return SOCKERR_PORTZERO;
 800152c:	8c3b      	ldrh	r3, [r7, #32]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d10e      	bne.n	8001550 <sendto+0xcc>
 8001532:	7bfb      	ldrb	r3, [r7, #15]
 8001534:	009b      	lsls	r3, r3, #2
 8001536:	3301      	adds	r3, #1
 8001538:	00db      	lsls	r3, r3, #3
 800153a:	4618      	mov	r0, r3
 800153c:	f000 fa82 	bl	8001a44 <WIZCHIP_READ>
 8001540:	4603      	mov	r3, r0
 8001542:	f003 0304 	and.w	r3, r3, #4
 8001546:	2b04      	cmp	r3, #4
 8001548:	d002      	beq.n	8001550 <sendto+0xcc>
 800154a:	f06f 030a 	mvn.w	r3, #10
 800154e:	e0c8      	b.n	80016e2 <sendto+0x25e>
   tmp = getSn_SR(sn);
 8001550:	7bfb      	ldrb	r3, [r7, #15]
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	3301      	adds	r3, #1
 8001556:	00db      	lsls	r3, r3, #3
 8001558:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800155c:	4618      	mov	r0, r3
 800155e:	f000 fa71 	bl	8001a44 <WIZCHIP_READ>
 8001562:	4603      	mov	r3, r0
 8001564:	75fb      	strb	r3, [r7, #23]
//#if ( _WIZCHIP_ < 5200 )
   if((tmp != SOCK_MACRAW) && (tmp != SOCK_UDP) && (tmp != SOCK_IPRAW)) return SOCKERR_SOCKSTATUS;
 8001566:	7dfb      	ldrb	r3, [r7, #23]
 8001568:	2b42      	cmp	r3, #66	; 0x42
 800156a:	d008      	beq.n	800157e <sendto+0xfa>
 800156c:	7dfb      	ldrb	r3, [r7, #23]
 800156e:	2b22      	cmp	r3, #34	; 0x22
 8001570:	d005      	beq.n	800157e <sendto+0xfa>
 8001572:	7dfb      	ldrb	r3, [r7, #23]
 8001574:	2b32      	cmp	r3, #50	; 0x32
 8001576:	d002      	beq.n	800157e <sendto+0xfa>
 8001578:	f06f 0306 	mvn.w	r3, #6
 800157c:	e0b1      	b.n	80016e2 <sendto+0x25e>
//#else
//   if(tmp != SOCK_MACRAW && tmp != SOCK_UDP) return SOCKERR_SOCKSTATUS;
//#endif
      
   setSn_DIPR(sn,addr);
 800157e:	7bfb      	ldrb	r3, [r7, #15]
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	3301      	adds	r3, #1
 8001584:	00db      	lsls	r3, r3, #3
 8001586:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800158a:	2204      	movs	r2, #4
 800158c:	6879      	ldr	r1, [r7, #4]
 800158e:	4618      	mov	r0, r3
 8001590:	f000 fb52 	bl	8001c38 <WIZCHIP_WRITE_BUF>
   setSn_DPORT(sn,port);      
 8001594:	7bfb      	ldrb	r3, [r7, #15]
 8001596:	009b      	lsls	r3, r3, #2
 8001598:	3301      	adds	r3, #1
 800159a:	00db      	lsls	r3, r3, #3
 800159c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80015a0:	461a      	mov	r2, r3
 80015a2:	8c3b      	ldrh	r3, [r7, #32]
 80015a4:	0a1b      	lsrs	r3, r3, #8
 80015a6:	b29b      	uxth	r3, r3
 80015a8:	b2db      	uxtb	r3, r3
 80015aa:	4619      	mov	r1, r3
 80015ac:	4610      	mov	r0, r2
 80015ae:	f000 fa95 	bl	8001adc <WIZCHIP_WRITE>
 80015b2:	7bfb      	ldrb	r3, [r7, #15]
 80015b4:	009b      	lsls	r3, r3, #2
 80015b6:	3301      	adds	r3, #1
 80015b8:	00db      	lsls	r3, r3, #3
 80015ba:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 80015be:	461a      	mov	r2, r3
 80015c0:	8c3b      	ldrh	r3, [r7, #32]
 80015c2:	b2db      	uxtb	r3, r3
 80015c4:	4619      	mov	r1, r3
 80015c6:	4610      	mov	r0, r2
 80015c8:	f000 fa88 	bl	8001adc <WIZCHIP_WRITE>
   freesize = getSn_TxMAX(sn);
 80015cc:	7bfb      	ldrb	r3, [r7, #15]
 80015ce:	009b      	lsls	r3, r3, #2
 80015d0:	3301      	adds	r3, #1
 80015d2:	00db      	lsls	r3, r3, #3
 80015d4:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 80015d8:	4618      	mov	r0, r3
 80015da:	f000 fa33 	bl	8001a44 <WIZCHIP_READ>
 80015de:	4603      	mov	r3, r0
 80015e0:	b29b      	uxth	r3, r3
 80015e2:	029b      	lsls	r3, r3, #10
 80015e4:	82bb      	strh	r3, [r7, #20]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 80015e6:	89ba      	ldrh	r2, [r7, #12]
 80015e8:	8abb      	ldrh	r3, [r7, #20]
 80015ea:	429a      	cmp	r2, r3
 80015ec:	d901      	bls.n	80015f2 <sendto+0x16e>
 80015ee:	8abb      	ldrh	r3, [r7, #20]
 80015f0:	81bb      	strh	r3, [r7, #12]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 80015f2:	7bfb      	ldrb	r3, [r7, #15]
 80015f4:	4618      	mov	r0, r3
 80015f6:	f000 fb7f 	bl	8001cf8 <getSn_TX_FSR>
 80015fa:	4603      	mov	r3, r0
 80015fc:	82bb      	strh	r3, [r7, #20]
      if(getSn_SR(sn) == SOCK_CLOSED) return SOCKERR_SOCKCLOSED;
 80015fe:	7bfb      	ldrb	r3, [r7, #15]
 8001600:	009b      	lsls	r3, r3, #2
 8001602:	3301      	adds	r3, #1
 8001604:	00db      	lsls	r3, r3, #3
 8001606:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800160a:	4618      	mov	r0, r3
 800160c:	f000 fa1a 	bl	8001a44 <WIZCHIP_READ>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d102      	bne.n	800161c <sendto+0x198>
 8001616:	f06f 0303 	mvn.w	r3, #3
 800161a:	e062      	b.n	80016e2 <sendto+0x25e>
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 800161c:	4b33      	ldr	r3, [pc, #204]	; (80016ec <sendto+0x268>)
 800161e:	881b      	ldrh	r3, [r3, #0]
 8001620:	461a      	mov	r2, r3
 8001622:	7bfb      	ldrb	r3, [r7, #15]
 8001624:	fa42 f303 	asr.w	r3, r2, r3
 8001628:	f003 0301 	and.w	r3, r3, #1
 800162c:	2b00      	cmp	r3, #0
 800162e:	d005      	beq.n	800163c <sendto+0x1b8>
 8001630:	89ba      	ldrh	r2, [r7, #12]
 8001632:	8abb      	ldrh	r3, [r7, #20]
 8001634:	429a      	cmp	r2, r3
 8001636:	d901      	bls.n	800163c <sendto+0x1b8>
 8001638:	2300      	movs	r3, #0
 800163a:	e052      	b.n	80016e2 <sendto+0x25e>
      if(len <= freesize) break;
 800163c:	89ba      	ldrh	r2, [r7, #12]
 800163e:	8abb      	ldrh	r3, [r7, #20]
 8001640:	429a      	cmp	r2, r3
 8001642:	d900      	bls.n	8001646 <sendto+0x1c2>
      freesize = getSn_TX_FSR(sn);
 8001644:	e7d5      	b.n	80015f2 <sendto+0x16e>
      if(len <= freesize) break;
 8001646:	bf00      	nop
   };
	wiz_send_data(sn, buf, len);
 8001648:	89ba      	ldrh	r2, [r7, #12]
 800164a:	7bfb      	ldrb	r3, [r7, #15]
 800164c:	68b9      	ldr	r1, [r7, #8]
 800164e:	4618      	mov	r0, r3
 8001650:	f000 fb9d 	bl	8001d8e <wiz_send_data>
//A20150601 : For W5300
#if _WIZCHIP_ == 5300
   setSn_TX_WRSR(sn, len);
#endif
//   
	setSn_CR(sn,Sn_CR_SEND);
 8001654:	7bfb      	ldrb	r3, [r7, #15]
 8001656:	009b      	lsls	r3, r3, #2
 8001658:	3301      	adds	r3, #1
 800165a:	00db      	lsls	r3, r3, #3
 800165c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001660:	2120      	movs	r1, #32
 8001662:	4618      	mov	r0, r3
 8001664:	f000 fa3a 	bl	8001adc <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 8001668:	bf00      	nop
 800166a:	7bfb      	ldrb	r3, [r7, #15]
 800166c:	009b      	lsls	r3, r3, #2
 800166e:	3301      	adds	r3, #1
 8001670:	00db      	lsls	r3, r3, #3
 8001672:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001676:	4618      	mov	r0, r3
 8001678:	f000 f9e4 	bl	8001a44 <WIZCHIP_READ>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d1f3      	bne.n	800166a <sendto+0x1e6>
   while(1)
   {
      tmp = getSn_IR(sn);
 8001682:	7bfb      	ldrb	r3, [r7, #15]
 8001684:	009b      	lsls	r3, r3, #2
 8001686:	3301      	adds	r3, #1
 8001688:	00db      	lsls	r3, r3, #3
 800168a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800168e:	4618      	mov	r0, r3
 8001690:	f000 f9d8 	bl	8001a44 <WIZCHIP_READ>
 8001694:	4603      	mov	r3, r0
 8001696:	f003 031f 	and.w	r3, r3, #31
 800169a:	75fb      	strb	r3, [r7, #23]
      if(tmp & Sn_IR_SENDOK)
 800169c:	7dfb      	ldrb	r3, [r7, #23]
 800169e:	f003 0310 	and.w	r3, r3, #16
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d00c      	beq.n	80016c0 <sendto+0x23c>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 80016a6:	7bfb      	ldrb	r3, [r7, #15]
 80016a8:	009b      	lsls	r3, r3, #2
 80016aa:	3301      	adds	r3, #1
 80016ac:	00db      	lsls	r3, r3, #3
 80016ae:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80016b2:	2110      	movs	r1, #16
 80016b4:	4618      	mov	r0, r3
 80016b6:	f000 fa11 	bl	8001adc <WIZCHIP_WRITE>
         break;
 80016ba:	bf00      	nop
   #if _WIZCHIP_ < 5500   //M20150401 : for WIZCHIP Errata #4, #5 (ARP errata)
      if(taddr) setSUBR((uint8_t*)&taddr);
   #endif
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 80016bc:	89bb      	ldrh	r3, [r7, #12]
 80016be:	e010      	b.n	80016e2 <sendto+0x25e>
      else if(tmp & Sn_IR_TIMEOUT)
 80016c0:	7dfb      	ldrb	r3, [r7, #23]
 80016c2:	f003 0308 	and.w	r3, r3, #8
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d0db      	beq.n	8001682 <sendto+0x1fe>
         setSn_IR(sn, Sn_IR_TIMEOUT);
 80016ca:	7bfb      	ldrb	r3, [r7, #15]
 80016cc:	009b      	lsls	r3, r3, #2
 80016ce:	3301      	adds	r3, #1
 80016d0:	00db      	lsls	r3, r3, #3
 80016d2:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80016d6:	2108      	movs	r1, #8
 80016d8:	4618      	mov	r0, r3
 80016da:	f000 f9ff 	bl	8001adc <WIZCHIP_WRITE>
         return SOCKERR_TIMEOUT;
 80016de:	f06f 030c 	mvn.w	r3, #12
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	3718      	adds	r7, #24
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	20000302 	.word	0x20000302

080016f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80016f6:	4b0e      	ldr	r3, [pc, #56]	; (8001730 <HAL_MspInit+0x40>)
 80016f8:	699b      	ldr	r3, [r3, #24]
 80016fa:	4a0d      	ldr	r2, [pc, #52]	; (8001730 <HAL_MspInit+0x40>)
 80016fc:	f043 0301 	orr.w	r3, r3, #1
 8001700:	6193      	str	r3, [r2, #24]
 8001702:	4b0b      	ldr	r3, [pc, #44]	; (8001730 <HAL_MspInit+0x40>)
 8001704:	699b      	ldr	r3, [r3, #24]
 8001706:	f003 0301 	and.w	r3, r3, #1
 800170a:	607b      	str	r3, [r7, #4]
 800170c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800170e:	4b08      	ldr	r3, [pc, #32]	; (8001730 <HAL_MspInit+0x40>)
 8001710:	69db      	ldr	r3, [r3, #28]
 8001712:	4a07      	ldr	r2, [pc, #28]	; (8001730 <HAL_MspInit+0x40>)
 8001714:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001718:	61d3      	str	r3, [r2, #28]
 800171a:	4b05      	ldr	r3, [pc, #20]	; (8001730 <HAL_MspInit+0x40>)
 800171c:	69db      	ldr	r3, [r3, #28]
 800171e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001722:	603b      	str	r3, [r7, #0]
 8001724:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001726:	bf00      	nop
 8001728:	370c      	adds	r7, #12
 800172a:	46bd      	mov	sp, r7
 800172c:	bc80      	pop	{r7}
 800172e:	4770      	bx	lr
 8001730:	40021000 	.word	0x40021000

08001734 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b088      	sub	sp, #32
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800173c:	f107 0310 	add.w	r3, r7, #16
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	605a      	str	r2, [r3, #4]
 8001746:	609a      	str	r2, [r3, #8]
 8001748:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4a15      	ldr	r2, [pc, #84]	; (80017a4 <HAL_I2C_MspInit+0x70>)
 8001750:	4293      	cmp	r3, r2
 8001752:	d123      	bne.n	800179c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001754:	4b14      	ldr	r3, [pc, #80]	; (80017a8 <HAL_I2C_MspInit+0x74>)
 8001756:	699b      	ldr	r3, [r3, #24]
 8001758:	4a13      	ldr	r2, [pc, #76]	; (80017a8 <HAL_I2C_MspInit+0x74>)
 800175a:	f043 0308 	orr.w	r3, r3, #8
 800175e:	6193      	str	r3, [r2, #24]
 8001760:	4b11      	ldr	r3, [pc, #68]	; (80017a8 <HAL_I2C_MspInit+0x74>)
 8001762:	699b      	ldr	r3, [r3, #24]
 8001764:	f003 0308 	and.w	r3, r3, #8
 8001768:	60fb      	str	r3, [r7, #12]
 800176a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800176c:	23c0      	movs	r3, #192	; 0xc0
 800176e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001770:	2312      	movs	r3, #18
 8001772:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001774:	2303      	movs	r3, #3
 8001776:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001778:	f107 0310 	add.w	r3, r7, #16
 800177c:	4619      	mov	r1, r3
 800177e:	480b      	ldr	r0, [pc, #44]	; (80017ac <HAL_I2C_MspInit+0x78>)
 8001780:	f000 ffea 	bl	8002758 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001784:	4b08      	ldr	r3, [pc, #32]	; (80017a8 <HAL_I2C_MspInit+0x74>)
 8001786:	69db      	ldr	r3, [r3, #28]
 8001788:	4a07      	ldr	r2, [pc, #28]	; (80017a8 <HAL_I2C_MspInit+0x74>)
 800178a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800178e:	61d3      	str	r3, [r2, #28]
 8001790:	4b05      	ldr	r3, [pc, #20]	; (80017a8 <HAL_I2C_MspInit+0x74>)
 8001792:	69db      	ldr	r3, [r3, #28]
 8001794:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001798:	60bb      	str	r3, [r7, #8]
 800179a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800179c:	bf00      	nop
 800179e:	3720      	adds	r7, #32
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	40005400 	.word	0x40005400
 80017a8:	40021000 	.word	0x40021000
 80017ac:	40010c00 	.word	0x40010c00

080017b0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b088      	sub	sp, #32
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b8:	f107 0310 	add.w	r3, r7, #16
 80017bc:	2200      	movs	r2, #0
 80017be:	601a      	str	r2, [r3, #0]
 80017c0:	605a      	str	r2, [r3, #4]
 80017c2:	609a      	str	r2, [r3, #8]
 80017c4:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a1f      	ldr	r2, [pc, #124]	; (8001848 <HAL_SPI_MspInit+0x98>)
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d137      	bne.n	8001840 <HAL_SPI_MspInit+0x90>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80017d0:	4b1e      	ldr	r3, [pc, #120]	; (800184c <HAL_SPI_MspInit+0x9c>)
 80017d2:	699b      	ldr	r3, [r3, #24]
 80017d4:	4a1d      	ldr	r2, [pc, #116]	; (800184c <HAL_SPI_MspInit+0x9c>)
 80017d6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80017da:	6193      	str	r3, [r2, #24]
 80017dc:	4b1b      	ldr	r3, [pc, #108]	; (800184c <HAL_SPI_MspInit+0x9c>)
 80017de:	699b      	ldr	r3, [r3, #24]
 80017e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80017e4:	60fb      	str	r3, [r7, #12]
 80017e6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017e8:	4b18      	ldr	r3, [pc, #96]	; (800184c <HAL_SPI_MspInit+0x9c>)
 80017ea:	699b      	ldr	r3, [r3, #24]
 80017ec:	4a17      	ldr	r2, [pc, #92]	; (800184c <HAL_SPI_MspInit+0x9c>)
 80017ee:	f043 0304 	orr.w	r3, r3, #4
 80017f2:	6193      	str	r3, [r2, #24]
 80017f4:	4b15      	ldr	r3, [pc, #84]	; (800184c <HAL_SPI_MspInit+0x9c>)
 80017f6:	699b      	ldr	r3, [r3, #24]
 80017f8:	f003 0304 	and.w	r3, r3, #4
 80017fc:	60bb      	str	r3, [r7, #8]
 80017fe:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001800:	23a0      	movs	r3, #160	; 0xa0
 8001802:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001804:	2302      	movs	r3, #2
 8001806:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001808:	2303      	movs	r3, #3
 800180a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800180c:	f107 0310 	add.w	r3, r7, #16
 8001810:	4619      	mov	r1, r3
 8001812:	480f      	ldr	r0, [pc, #60]	; (8001850 <HAL_SPI_MspInit+0xa0>)
 8001814:	f000 ffa0 	bl	8002758 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001818:	2340      	movs	r3, #64	; 0x40
 800181a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800181c:	2300      	movs	r3, #0
 800181e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001820:	2300      	movs	r3, #0
 8001822:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001824:	f107 0310 	add.w	r3, r7, #16
 8001828:	4619      	mov	r1, r3
 800182a:	4809      	ldr	r0, [pc, #36]	; (8001850 <HAL_SPI_MspInit+0xa0>)
 800182c:	f000 ff94 	bl	8002758 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001830:	2200      	movs	r2, #0
 8001832:	2100      	movs	r1, #0
 8001834:	2023      	movs	r0, #35	; 0x23
 8001836:	f000 fee2 	bl	80025fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800183a:	2023      	movs	r0, #35	; 0x23
 800183c:	f000 fefb 	bl	8002636 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001840:	bf00      	nop
 8001842:	3720      	adds	r7, #32
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	40013000 	.word	0x40013000
 800184c:	40021000 	.word	0x40021000
 8001850:	40010800 	.word	0x40010800

08001854 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001858:	e7fe      	b.n	8001858 <NMI_Handler+0x4>

0800185a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800185a:	b480      	push	{r7}
 800185c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800185e:	e7fe      	b.n	800185e <HardFault_Handler+0x4>

08001860 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001864:	e7fe      	b.n	8001864 <MemManage_Handler+0x4>

08001866 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001866:	b480      	push	{r7}
 8001868:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800186a:	e7fe      	b.n	800186a <BusFault_Handler+0x4>

0800186c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001870:	e7fe      	b.n	8001870 <UsageFault_Handler+0x4>

08001872 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001872:	b480      	push	{r7}
 8001874:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001876:	bf00      	nop
 8001878:	46bd      	mov	sp, r7
 800187a:	bc80      	pop	{r7}
 800187c:	4770      	bx	lr

0800187e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800187e:	b480      	push	{r7}
 8001880:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001882:	bf00      	nop
 8001884:	46bd      	mov	sp, r7
 8001886:	bc80      	pop	{r7}
 8001888:	4770      	bx	lr

0800188a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800188a:	b480      	push	{r7}
 800188c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800188e:	bf00      	nop
 8001890:	46bd      	mov	sp, r7
 8001892:	bc80      	pop	{r7}
 8001894:	4770      	bx	lr

08001896 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001896:	b580      	push	{r7, lr}
 8001898:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800189a:	f000 fd99 	bl	80023d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800189e:	bf00      	nop
 80018a0:	bd80      	pop	{r7, pc}
	...

080018a4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80018a8:	4802      	ldr	r0, [pc, #8]	; (80018b4 <SPI1_IRQHandler+0x10>)
 80018aa:	f003 f96b 	bl	8004b84 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80018ae:	bf00      	nop
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	20000288 	.word	0x20000288

080018b8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
  return 1;
 80018bc:	2301      	movs	r3, #1
}
 80018be:	4618      	mov	r0, r3
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bc80      	pop	{r7}
 80018c4:	4770      	bx	lr

080018c6 <_kill>:

int _kill(int pid, int sig)
{
 80018c6:	b580      	push	{r7, lr}
 80018c8:	b082      	sub	sp, #8
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	6078      	str	r0, [r7, #4]
 80018ce:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80018d0:	f003 fb54 	bl	8004f7c <__errno>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2216      	movs	r2, #22
 80018d8:	601a      	str	r2, [r3, #0]
  return -1;
 80018da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018de:	4618      	mov	r0, r3
 80018e0:	3708      	adds	r7, #8
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}

080018e6 <_exit>:

void _exit (int status)
{
 80018e6:	b580      	push	{r7, lr}
 80018e8:	b082      	sub	sp, #8
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80018ee:	f04f 31ff 	mov.w	r1, #4294967295
 80018f2:	6878      	ldr	r0, [r7, #4]
 80018f4:	f7ff ffe7 	bl	80018c6 <_kill>
  while (1) {}    /* Make sure we hang here */
 80018f8:	e7fe      	b.n	80018f8 <_exit+0x12>

080018fa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018fa:	b580      	push	{r7, lr}
 80018fc:	b086      	sub	sp, #24
 80018fe:	af00      	add	r7, sp, #0
 8001900:	60f8      	str	r0, [r7, #12]
 8001902:	60b9      	str	r1, [r7, #8]
 8001904:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001906:	2300      	movs	r3, #0
 8001908:	617b      	str	r3, [r7, #20]
 800190a:	e00a      	b.n	8001922 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800190c:	f3af 8000 	nop.w
 8001910:	4601      	mov	r1, r0
 8001912:	68bb      	ldr	r3, [r7, #8]
 8001914:	1c5a      	adds	r2, r3, #1
 8001916:	60ba      	str	r2, [r7, #8]
 8001918:	b2ca      	uxtb	r2, r1
 800191a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	3301      	adds	r3, #1
 8001920:	617b      	str	r3, [r7, #20]
 8001922:	697a      	ldr	r2, [r7, #20]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	429a      	cmp	r2, r3
 8001928:	dbf0      	blt.n	800190c <_read+0x12>
  }

  return len;
 800192a:	687b      	ldr	r3, [r7, #4]
}
 800192c:	4618      	mov	r0, r3
 800192e:	3718      	adds	r7, #24
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}

08001934 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b086      	sub	sp, #24
 8001938:	af00      	add	r7, sp, #0
 800193a:	60f8      	str	r0, [r7, #12]
 800193c:	60b9      	str	r1, [r7, #8]
 800193e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001940:	2300      	movs	r3, #0
 8001942:	617b      	str	r3, [r7, #20]
 8001944:	e009      	b.n	800195a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	1c5a      	adds	r2, r3, #1
 800194a:	60ba      	str	r2, [r7, #8]
 800194c:	781b      	ldrb	r3, [r3, #0]
 800194e:	4618      	mov	r0, r3
 8001950:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	3301      	adds	r3, #1
 8001958:	617b      	str	r3, [r7, #20]
 800195a:	697a      	ldr	r2, [r7, #20]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	429a      	cmp	r2, r3
 8001960:	dbf1      	blt.n	8001946 <_write+0x12>
  }
  return len;
 8001962:	687b      	ldr	r3, [r7, #4]
}
 8001964:	4618      	mov	r0, r3
 8001966:	3718      	adds	r7, #24
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}

0800196c <_close>:

int _close(int file)
{
 800196c:	b480      	push	{r7}
 800196e:	b083      	sub	sp, #12
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001974:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001978:	4618      	mov	r0, r3
 800197a:	370c      	adds	r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	bc80      	pop	{r7}
 8001980:	4770      	bx	lr

08001982 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001982:	b480      	push	{r7}
 8001984:	b083      	sub	sp, #12
 8001986:	af00      	add	r7, sp, #0
 8001988:	6078      	str	r0, [r7, #4]
 800198a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001992:	605a      	str	r2, [r3, #4]
  return 0;
 8001994:	2300      	movs	r3, #0
}
 8001996:	4618      	mov	r0, r3
 8001998:	370c      	adds	r7, #12
 800199a:	46bd      	mov	sp, r7
 800199c:	bc80      	pop	{r7}
 800199e:	4770      	bx	lr

080019a0 <_isatty>:

int _isatty(int file)
{
 80019a0:	b480      	push	{r7}
 80019a2:	b083      	sub	sp, #12
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019a8:	2301      	movs	r3, #1
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	370c      	adds	r7, #12
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bc80      	pop	{r7}
 80019b2:	4770      	bx	lr

080019b4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b085      	sub	sp, #20
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	60f8      	str	r0, [r7, #12]
 80019bc:	60b9      	str	r1, [r7, #8]
 80019be:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019c0:	2300      	movs	r3, #0
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3714      	adds	r7, #20
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bc80      	pop	{r7}
 80019ca:	4770      	bx	lr

080019cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b086      	sub	sp, #24
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019d4:	4a14      	ldr	r2, [pc, #80]	; (8001a28 <_sbrk+0x5c>)
 80019d6:	4b15      	ldr	r3, [pc, #84]	; (8001a2c <_sbrk+0x60>)
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019e0:	4b13      	ldr	r3, [pc, #76]	; (8001a30 <_sbrk+0x64>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d102      	bne.n	80019ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019e8:	4b11      	ldr	r3, [pc, #68]	; (8001a30 <_sbrk+0x64>)
 80019ea:	4a12      	ldr	r2, [pc, #72]	; (8001a34 <_sbrk+0x68>)
 80019ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019ee:	4b10      	ldr	r3, [pc, #64]	; (8001a30 <_sbrk+0x64>)
 80019f0:	681a      	ldr	r2, [r3, #0]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	4413      	add	r3, r2
 80019f6:	693a      	ldr	r2, [r7, #16]
 80019f8:	429a      	cmp	r2, r3
 80019fa:	d207      	bcs.n	8001a0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019fc:	f003 fabe 	bl	8004f7c <__errno>
 8001a00:	4603      	mov	r3, r0
 8001a02:	220c      	movs	r2, #12
 8001a04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a06:	f04f 33ff 	mov.w	r3, #4294967295
 8001a0a:	e009      	b.n	8001a20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a0c:	4b08      	ldr	r3, [pc, #32]	; (8001a30 <_sbrk+0x64>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a12:	4b07      	ldr	r3, [pc, #28]	; (8001a30 <_sbrk+0x64>)
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	4413      	add	r3, r2
 8001a1a:	4a05      	ldr	r2, [pc, #20]	; (8001a30 <_sbrk+0x64>)
 8001a1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a1e:	68fb      	ldr	r3, [r7, #12]
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	3718      	adds	r7, #24
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	20005000 	.word	0x20005000
 8001a2c:	00000400 	.word	0x00000400
 8001a30:	20000320 	.word	0x20000320
 8001a34:	20000340 	.word	0x20000340

08001a38 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a3c:	bf00      	nop
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bc80      	pop	{r7}
 8001a42:	4770      	bx	lr

08001a44 <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b084      	sub	sp, #16
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 8001a4c:	4b22      	ldr	r3, [pc, #136]	; (8001ad8 <WIZCHIP_READ+0x94>)
 8001a4e:	68db      	ldr	r3, [r3, #12]
 8001a50:	4798      	blx	r3
   WIZCHIP.CS._select();
 8001a52:	4b21      	ldr	r3, [pc, #132]	; (8001ad8 <WIZCHIP_READ+0x94>)
 8001a54:	695b      	ldr	r3, [r3, #20]
 8001a56:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8001a58:	4b1f      	ldr	r3, [pc, #124]	; (8001ad8 <WIZCHIP_READ+0x94>)
 8001a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d003      	beq.n	8001a68 <WIZCHIP_READ+0x24>
 8001a60:	4b1d      	ldr	r3, [pc, #116]	; (8001ad8 <WIZCHIP_READ+0x94>)
 8001a62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d114      	bne.n	8001a92 <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8001a68:	4b1b      	ldr	r3, [pc, #108]	; (8001ad8 <WIZCHIP_READ+0x94>)
 8001a6a:	6a1b      	ldr	r3, [r3, #32]
 8001a6c:	687a      	ldr	r2, [r7, #4]
 8001a6e:	0c12      	lsrs	r2, r2, #16
 8001a70:	b2d2      	uxtb	r2, r2
 8001a72:	4610      	mov	r0, r2
 8001a74:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8001a76:	4b18      	ldr	r3, [pc, #96]	; (8001ad8 <WIZCHIP_READ+0x94>)
 8001a78:	6a1b      	ldr	r3, [r3, #32]
 8001a7a:	687a      	ldr	r2, [r7, #4]
 8001a7c:	0a12      	lsrs	r2, r2, #8
 8001a7e:	b2d2      	uxtb	r2, r2
 8001a80:	4610      	mov	r0, r2
 8001a82:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8001a84:	4b14      	ldr	r3, [pc, #80]	; (8001ad8 <WIZCHIP_READ+0x94>)
 8001a86:	6a1b      	ldr	r3, [r3, #32]
 8001a88:	687a      	ldr	r2, [r7, #4]
 8001a8a:	b2d2      	uxtb	r2, r2
 8001a8c:	4610      	mov	r0, r2
 8001a8e:	4798      	blx	r3
 8001a90:	e011      	b.n	8001ab6 <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	0c1b      	lsrs	r3, r3, #16
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	0a1b      	lsrs	r3, r3, #8
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	b2db      	uxtb	r3, r3
 8001aa6:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8001aa8:	4b0b      	ldr	r3, [pc, #44]	; (8001ad8 <WIZCHIP_READ+0x94>)
 8001aaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aac:	f107 020c 	add.w	r2, r7, #12
 8001ab0:	2103      	movs	r1, #3
 8001ab2:	4610      	mov	r0, r2
 8001ab4:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 8001ab6:	4b08      	ldr	r3, [pc, #32]	; (8001ad8 <WIZCHIP_READ+0x94>)
 8001ab8:	69db      	ldr	r3, [r3, #28]
 8001aba:	4798      	blx	r3
 8001abc:	4603      	mov	r3, r0
 8001abe:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 8001ac0:	4b05      	ldr	r3, [pc, #20]	; (8001ad8 <WIZCHIP_READ+0x94>)
 8001ac2:	699b      	ldr	r3, [r3, #24]
 8001ac4:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8001ac6:	4b04      	ldr	r3, [pc, #16]	; (8001ad8 <WIZCHIP_READ+0x94>)
 8001ac8:	691b      	ldr	r3, [r3, #16]
 8001aca:	4798      	blx	r3
   return ret;
 8001acc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	3710      	adds	r7, #16
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	20000008 	.word	0x20000008

08001adc <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b084      	sub	sp, #16
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	460b      	mov	r3, r1
 8001ae6:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 8001ae8:	4b22      	ldr	r3, [pc, #136]	; (8001b74 <WIZCHIP_WRITE+0x98>)
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	4798      	blx	r3
   WIZCHIP.CS._select();
 8001aee:	4b21      	ldr	r3, [pc, #132]	; (8001b74 <WIZCHIP_WRITE+0x98>)
 8001af0:	695b      	ldr	r3, [r3, #20]
 8001af2:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	f043 0304 	orr.w	r3, r3, #4
 8001afa:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8001afc:	4b1d      	ldr	r3, [pc, #116]	; (8001b74 <WIZCHIP_WRITE+0x98>)
 8001afe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d119      	bne.n	8001b38 <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8001b04:	4b1b      	ldr	r3, [pc, #108]	; (8001b74 <WIZCHIP_WRITE+0x98>)
 8001b06:	6a1b      	ldr	r3, [r3, #32]
 8001b08:	687a      	ldr	r2, [r7, #4]
 8001b0a:	0c12      	lsrs	r2, r2, #16
 8001b0c:	b2d2      	uxtb	r2, r2
 8001b0e:	4610      	mov	r0, r2
 8001b10:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8001b12:	4b18      	ldr	r3, [pc, #96]	; (8001b74 <WIZCHIP_WRITE+0x98>)
 8001b14:	6a1b      	ldr	r3, [r3, #32]
 8001b16:	687a      	ldr	r2, [r7, #4]
 8001b18:	0a12      	lsrs	r2, r2, #8
 8001b1a:	b2d2      	uxtb	r2, r2
 8001b1c:	4610      	mov	r0, r2
 8001b1e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8001b20:	4b14      	ldr	r3, [pc, #80]	; (8001b74 <WIZCHIP_WRITE+0x98>)
 8001b22:	6a1b      	ldr	r3, [r3, #32]
 8001b24:	687a      	ldr	r2, [r7, #4]
 8001b26:	b2d2      	uxtb	r2, r2
 8001b28:	4610      	mov	r0, r2
 8001b2a:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 8001b2c:	4b11      	ldr	r3, [pc, #68]	; (8001b74 <WIZCHIP_WRITE+0x98>)
 8001b2e:	6a1b      	ldr	r3, [r3, #32]
 8001b30:	78fa      	ldrb	r2, [r7, #3]
 8001b32:	4610      	mov	r0, r2
 8001b34:	4798      	blx	r3
 8001b36:	e013      	b.n	8001b60 <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	0c1b      	lsrs	r3, r3, #16
 8001b3c:	b2db      	uxtb	r3, r3
 8001b3e:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	0a1b      	lsrs	r3, r3, #8
 8001b44:	b2db      	uxtb	r3, r3
 8001b46:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 8001b4e:	78fb      	ldrb	r3, [r7, #3]
 8001b50:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 8001b52:	4b08      	ldr	r3, [pc, #32]	; (8001b74 <WIZCHIP_WRITE+0x98>)
 8001b54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b56:	f107 020c 	add.w	r2, r7, #12
 8001b5a:	2104      	movs	r1, #4
 8001b5c:	4610      	mov	r0, r2
 8001b5e:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8001b60:	4b04      	ldr	r3, [pc, #16]	; (8001b74 <WIZCHIP_WRITE+0x98>)
 8001b62:	699b      	ldr	r3, [r3, #24]
 8001b64:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8001b66:	4b03      	ldr	r3, [pc, #12]	; (8001b74 <WIZCHIP_WRITE+0x98>)
 8001b68:	691b      	ldr	r3, [r3, #16]
 8001b6a:	4798      	blx	r3
}
 8001b6c:	bf00      	nop
 8001b6e:	3710      	adds	r7, #16
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	20000008 	.word	0x20000008

08001b78 <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8001b78:	b590      	push	{r4, r7, lr}
 8001b7a:	b087      	sub	sp, #28
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	60f8      	str	r0, [r7, #12]
 8001b80:	60b9      	str	r1, [r7, #8]
 8001b82:	4613      	mov	r3, r2
 8001b84:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8001b86:	4b2b      	ldr	r3, [pc, #172]	; (8001c34 <WIZCHIP_READ_BUF+0xbc>)
 8001b88:	68db      	ldr	r3, [r3, #12]
 8001b8a:	4798      	blx	r3
   WIZCHIP.CS._select();
 8001b8c:	4b29      	ldr	r3, [pc, #164]	; (8001c34 <WIZCHIP_READ_BUF+0xbc>)
 8001b8e:	695b      	ldr	r3, [r3, #20]
 8001b90:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8001b92:	4b28      	ldr	r3, [pc, #160]	; (8001c34 <WIZCHIP_READ_BUF+0xbc>)
 8001b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d003      	beq.n	8001ba2 <WIZCHIP_READ_BUF+0x2a>
 8001b9a:	4b26      	ldr	r3, [pc, #152]	; (8001c34 <WIZCHIP_READ_BUF+0xbc>)
 8001b9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d126      	bne.n	8001bf0 <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8001ba2:	4b24      	ldr	r3, [pc, #144]	; (8001c34 <WIZCHIP_READ_BUF+0xbc>)
 8001ba4:	6a1b      	ldr	r3, [r3, #32]
 8001ba6:	68fa      	ldr	r2, [r7, #12]
 8001ba8:	0c12      	lsrs	r2, r2, #16
 8001baa:	b2d2      	uxtb	r2, r2
 8001bac:	4610      	mov	r0, r2
 8001bae:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8001bb0:	4b20      	ldr	r3, [pc, #128]	; (8001c34 <WIZCHIP_READ_BUF+0xbc>)
 8001bb2:	6a1b      	ldr	r3, [r3, #32]
 8001bb4:	68fa      	ldr	r2, [r7, #12]
 8001bb6:	0a12      	lsrs	r2, r2, #8
 8001bb8:	b2d2      	uxtb	r2, r2
 8001bba:	4610      	mov	r0, r2
 8001bbc:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8001bbe:	4b1d      	ldr	r3, [pc, #116]	; (8001c34 <WIZCHIP_READ_BUF+0xbc>)
 8001bc0:	6a1b      	ldr	r3, [r3, #32]
 8001bc2:	68fa      	ldr	r2, [r7, #12]
 8001bc4:	b2d2      	uxtb	r2, r2
 8001bc6:	4610      	mov	r0, r2
 8001bc8:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8001bca:	2300      	movs	r3, #0
 8001bcc:	82fb      	strh	r3, [r7, #22]
 8001bce:	e00a      	b.n	8001be6 <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8001bd0:	4b18      	ldr	r3, [pc, #96]	; (8001c34 <WIZCHIP_READ_BUF+0xbc>)
 8001bd2:	69db      	ldr	r3, [r3, #28]
 8001bd4:	8afa      	ldrh	r2, [r7, #22]
 8001bd6:	68b9      	ldr	r1, [r7, #8]
 8001bd8:	188c      	adds	r4, r1, r2
 8001bda:	4798      	blx	r3
 8001bdc:	4603      	mov	r3, r0
 8001bde:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 8001be0:	8afb      	ldrh	r3, [r7, #22]
 8001be2:	3301      	adds	r3, #1
 8001be4:	82fb      	strh	r3, [r7, #22]
 8001be6:	8afa      	ldrh	r2, [r7, #22]
 8001be8:	88fb      	ldrh	r3, [r7, #6]
 8001bea:	429a      	cmp	r2, r3
 8001bec:	d3f0      	bcc.n	8001bd0 <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8001bee:	e017      	b.n	8001c20 <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	0c1b      	lsrs	r3, r3, #16
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	0a1b      	lsrs	r3, r3, #8
 8001bfc:	b2db      	uxtb	r3, r3
 8001bfe:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8001c06:	4b0b      	ldr	r3, [pc, #44]	; (8001c34 <WIZCHIP_READ_BUF+0xbc>)
 8001c08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c0a:	f107 0210 	add.w	r2, r7, #16
 8001c0e:	2103      	movs	r1, #3
 8001c10:	4610      	mov	r0, r2
 8001c12:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 8001c14:	4b07      	ldr	r3, [pc, #28]	; (8001c34 <WIZCHIP_READ_BUF+0xbc>)
 8001c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c18:	88fa      	ldrh	r2, [r7, #6]
 8001c1a:	4611      	mov	r1, r2
 8001c1c:	68b8      	ldr	r0, [r7, #8]
 8001c1e:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8001c20:	4b04      	ldr	r3, [pc, #16]	; (8001c34 <WIZCHIP_READ_BUF+0xbc>)
 8001c22:	699b      	ldr	r3, [r3, #24]
 8001c24:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8001c26:	4b03      	ldr	r3, [pc, #12]	; (8001c34 <WIZCHIP_READ_BUF+0xbc>)
 8001c28:	691b      	ldr	r3, [r3, #16]
 8001c2a:	4798      	blx	r3
}
 8001c2c:	bf00      	nop
 8001c2e:	371c      	adds	r7, #28
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd90      	pop	{r4, r7, pc}
 8001c34:	20000008 	.word	0x20000008

08001c38 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b086      	sub	sp, #24
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	60f8      	str	r0, [r7, #12]
 8001c40:	60b9      	str	r1, [r7, #8]
 8001c42:	4613      	mov	r3, r2
 8001c44:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8001c46:	4b2b      	ldr	r3, [pc, #172]	; (8001cf4 <WIZCHIP_WRITE_BUF+0xbc>)
 8001c48:	68db      	ldr	r3, [r3, #12]
 8001c4a:	4798      	blx	r3
   WIZCHIP.CS._select();
 8001c4c:	4b29      	ldr	r3, [pc, #164]	; (8001cf4 <WIZCHIP_WRITE_BUF+0xbc>)
 8001c4e:	695b      	ldr	r3, [r3, #20]
 8001c50:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	f043 0304 	orr.w	r3, r3, #4
 8001c58:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8001c5a:	4b26      	ldr	r3, [pc, #152]	; (8001cf4 <WIZCHIP_WRITE_BUF+0xbc>)
 8001c5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d126      	bne.n	8001cb0 <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8001c62:	4b24      	ldr	r3, [pc, #144]	; (8001cf4 <WIZCHIP_WRITE_BUF+0xbc>)
 8001c64:	6a1b      	ldr	r3, [r3, #32]
 8001c66:	68fa      	ldr	r2, [r7, #12]
 8001c68:	0c12      	lsrs	r2, r2, #16
 8001c6a:	b2d2      	uxtb	r2, r2
 8001c6c:	4610      	mov	r0, r2
 8001c6e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8001c70:	4b20      	ldr	r3, [pc, #128]	; (8001cf4 <WIZCHIP_WRITE_BUF+0xbc>)
 8001c72:	6a1b      	ldr	r3, [r3, #32]
 8001c74:	68fa      	ldr	r2, [r7, #12]
 8001c76:	0a12      	lsrs	r2, r2, #8
 8001c78:	b2d2      	uxtb	r2, r2
 8001c7a:	4610      	mov	r0, r2
 8001c7c:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8001c7e:	4b1d      	ldr	r3, [pc, #116]	; (8001cf4 <WIZCHIP_WRITE_BUF+0xbc>)
 8001c80:	6a1b      	ldr	r3, [r3, #32]
 8001c82:	68fa      	ldr	r2, [r7, #12]
 8001c84:	b2d2      	uxtb	r2, r2
 8001c86:	4610      	mov	r0, r2
 8001c88:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	82fb      	strh	r3, [r7, #22]
 8001c8e:	e00a      	b.n	8001ca6 <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 8001c90:	4b18      	ldr	r3, [pc, #96]	; (8001cf4 <WIZCHIP_WRITE_BUF+0xbc>)
 8001c92:	6a1b      	ldr	r3, [r3, #32]
 8001c94:	8afa      	ldrh	r2, [r7, #22]
 8001c96:	68b9      	ldr	r1, [r7, #8]
 8001c98:	440a      	add	r2, r1
 8001c9a:	7812      	ldrb	r2, [r2, #0]
 8001c9c:	4610      	mov	r0, r2
 8001c9e:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8001ca0:	8afb      	ldrh	r3, [r7, #22]
 8001ca2:	3301      	adds	r3, #1
 8001ca4:	82fb      	strh	r3, [r7, #22]
 8001ca6:	8afa      	ldrh	r2, [r7, #22]
 8001ca8:	88fb      	ldrh	r3, [r7, #6]
 8001caa:	429a      	cmp	r2, r3
 8001cac:	d3f0      	bcc.n	8001c90 <WIZCHIP_WRITE_BUF+0x58>
 8001cae:	e017      	b.n	8001ce0 <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	0c1b      	lsrs	r3, r3, #16
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	0a1b      	lsrs	r3, r3, #8
 8001cbc:	b2db      	uxtb	r3, r3
 8001cbe:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	b2db      	uxtb	r3, r3
 8001cc4:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8001cc6:	4b0b      	ldr	r3, [pc, #44]	; (8001cf4 <WIZCHIP_WRITE_BUF+0xbc>)
 8001cc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cca:	f107 0210 	add.w	r2, r7, #16
 8001cce:	2103      	movs	r1, #3
 8001cd0:	4610      	mov	r0, r2
 8001cd2:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 8001cd4:	4b07      	ldr	r3, [pc, #28]	; (8001cf4 <WIZCHIP_WRITE_BUF+0xbc>)
 8001cd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cd8:	88fa      	ldrh	r2, [r7, #6]
 8001cda:	4611      	mov	r1, r2
 8001cdc:	68b8      	ldr	r0, [r7, #8]
 8001cde:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8001ce0:	4b04      	ldr	r3, [pc, #16]	; (8001cf4 <WIZCHIP_WRITE_BUF+0xbc>)
 8001ce2:	699b      	ldr	r3, [r3, #24]
 8001ce4:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8001ce6:	4b03      	ldr	r3, [pc, #12]	; (8001cf4 <WIZCHIP_WRITE_BUF+0xbc>)
 8001ce8:	691b      	ldr	r3, [r3, #16]
 8001cea:	4798      	blx	r3
}
 8001cec:	bf00      	nop
 8001cee:	3718      	adds	r7, #24
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	20000008 	.word	0x20000008

08001cf8 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 8001cf8:	b590      	push	{r4, r7, lr}
 8001cfa:	b085      	sub	sp, #20
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	4603      	mov	r3, r0
 8001d00:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8001d02:	2300      	movs	r3, #0
 8001d04:	81fb      	strh	r3, [r7, #14]
 8001d06:	2300      	movs	r3, #0
 8001d08:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8001d0a:	79fb      	ldrb	r3, [r7, #7]
 8001d0c:	009b      	lsls	r3, r3, #2
 8001d0e:	3301      	adds	r3, #1
 8001d10:	00db      	lsls	r3, r3, #3
 8001d12:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8001d16:	4618      	mov	r0, r3
 8001d18:	f7ff fe94 	bl	8001a44 <WIZCHIP_READ>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8001d20:	89bb      	ldrh	r3, [r7, #12]
 8001d22:	021b      	lsls	r3, r3, #8
 8001d24:	b29c      	uxth	r4, r3
 8001d26:	79fb      	ldrb	r3, [r7, #7]
 8001d28:	009b      	lsls	r3, r3, #2
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	00db      	lsls	r3, r3, #3
 8001d2e:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8001d32:	4618      	mov	r0, r3
 8001d34:	f7ff fe86 	bl	8001a44 <WIZCHIP_READ>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	b29b      	uxth	r3, r3
 8001d3c:	4423      	add	r3, r4
 8001d3e:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8001d40:	89bb      	ldrh	r3, [r7, #12]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d01a      	beq.n	8001d7c <getSn_TX_FSR+0x84>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 8001d46:	79fb      	ldrb	r3, [r7, #7]
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	3301      	adds	r3, #1
 8001d4c:	00db      	lsls	r3, r3, #3
 8001d4e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8001d52:	4618      	mov	r0, r3
 8001d54:	f7ff fe76 	bl	8001a44 <WIZCHIP_READ>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8001d5c:	89fb      	ldrh	r3, [r7, #14]
 8001d5e:	021b      	lsls	r3, r3, #8
 8001d60:	b29c      	uxth	r4, r3
 8001d62:	79fb      	ldrb	r3, [r7, #7]
 8001d64:	009b      	lsls	r3, r3, #2
 8001d66:	3301      	adds	r3, #1
 8001d68:	00db      	lsls	r3, r3, #3
 8001d6a:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f7ff fe68 	bl	8001a44 <WIZCHIP_READ>
 8001d74:	4603      	mov	r3, r0
 8001d76:	b29b      	uxth	r3, r3
 8001d78:	4423      	add	r3, r4
 8001d7a:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8001d7c:	89fa      	ldrh	r2, [r7, #14]
 8001d7e:	89bb      	ldrh	r3, [r7, #12]
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d1c2      	bne.n	8001d0a <getSn_TX_FSR+0x12>
   return val;
 8001d84:	89fb      	ldrh	r3, [r7, #14]
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3714      	adds	r7, #20
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd90      	pop	{r4, r7, pc}

08001d8e <wiz_send_data>:
   }while (val != val1);
   return val;
}

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8001d8e:	b590      	push	{r4, r7, lr}
 8001d90:	b085      	sub	sp, #20
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	4603      	mov	r3, r0
 8001d96:	6039      	str	r1, [r7, #0]
 8001d98:	71fb      	strb	r3, [r7, #7]
 8001d9a:	4613      	mov	r3, r2
 8001d9c:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8001da2:	2300      	movs	r3, #0
 8001da4:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 8001da6:	88bb      	ldrh	r3, [r7, #4]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d048      	beq.n	8001e3e <wiz_send_data+0xb0>
   ptr = getSn_TX_WR(sn);
 8001dac:	79fb      	ldrb	r3, [r7, #7]
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	3301      	adds	r3, #1
 8001db2:	00db      	lsls	r3, r3, #3
 8001db4:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8001db8:	4618      	mov	r0, r3
 8001dba:	f7ff fe43 	bl	8001a44 <WIZCHIP_READ>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	b29b      	uxth	r3, r3
 8001dc2:	021b      	lsls	r3, r3, #8
 8001dc4:	b29c      	uxth	r4, r3
 8001dc6:	79fb      	ldrb	r3, [r7, #7]
 8001dc8:	009b      	lsls	r3, r3, #2
 8001dca:	3301      	adds	r3, #1
 8001dcc:	00db      	lsls	r3, r3, #3
 8001dce:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f7ff fe36 	bl	8001a44 <WIZCHIP_READ>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	b29b      	uxth	r3, r3
 8001ddc:	4423      	add	r3, r4
 8001dde:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 8001de0:	89fb      	ldrh	r3, [r7, #14]
 8001de2:	021b      	lsls	r3, r3, #8
 8001de4:	79fa      	ldrb	r2, [r7, #7]
 8001de6:	0092      	lsls	r2, r2, #2
 8001de8:	3202      	adds	r2, #2
 8001dea:	00d2      	lsls	r2, r2, #3
 8001dec:	4413      	add	r3, r2
 8001dee:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 8001df0:	88bb      	ldrh	r3, [r7, #4]
 8001df2:	461a      	mov	r2, r3
 8001df4:	6839      	ldr	r1, [r7, #0]
 8001df6:	68b8      	ldr	r0, [r7, #8]
 8001df8:	f7ff ff1e 	bl	8001c38 <WIZCHIP_WRITE_BUF>
   
   ptr += len;
 8001dfc:	89fa      	ldrh	r2, [r7, #14]
 8001dfe:	88bb      	ldrh	r3, [r7, #4]
 8001e00:	4413      	add	r3, r2
 8001e02:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 8001e04:	79fb      	ldrb	r3, [r7, #7]
 8001e06:	009b      	lsls	r3, r3, #2
 8001e08:	3301      	adds	r3, #1
 8001e0a:	00db      	lsls	r3, r3, #3
 8001e0c:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8001e10:	461a      	mov	r2, r3
 8001e12:	89fb      	ldrh	r3, [r7, #14]
 8001e14:	0a1b      	lsrs	r3, r3, #8
 8001e16:	b29b      	uxth	r3, r3
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	4610      	mov	r0, r2
 8001e1e:	f7ff fe5d 	bl	8001adc <WIZCHIP_WRITE>
 8001e22:	79fb      	ldrb	r3, [r7, #7]
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	3301      	adds	r3, #1
 8001e28:	00db      	lsls	r3, r3, #3
 8001e2a:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8001e2e:	461a      	mov	r2, r3
 8001e30:	89fb      	ldrh	r3, [r7, #14]
 8001e32:	b2db      	uxtb	r3, r3
 8001e34:	4619      	mov	r1, r3
 8001e36:	4610      	mov	r0, r2
 8001e38:	f7ff fe50 	bl	8001adc <WIZCHIP_WRITE>
 8001e3c:	e000      	b.n	8001e40 <wiz_send_data+0xb2>
   if(len == 0)  return;
 8001e3e:	bf00      	nop
}
 8001e40:	3714      	adds	r7, #20
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd90      	pop	{r4, r7, pc}
	...

08001e48 <cs_sel>:
extern SPI_HandleTypeDef hspi1;

/**
 * @brief function to set cs pin low to start transmission
 */
static void cs_sel(void) {
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); //CS LOW
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	2110      	movs	r1, #16
 8001e50:	4802      	ldr	r0, [pc, #8]	; (8001e5c <cs_sel+0x14>)
 8001e52:	f000 fe05 	bl	8002a60 <HAL_GPIO_WritePin>
}
 8001e56:	bf00      	nop
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	40010800 	.word	0x40010800

08001e60 <cs_desel>:

/**
 * @brief function to set cs pin high to end transmission
 */
static void cs_desel(void) {
 8001e60:	b580      	push	{r7, lr}
 8001e62:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET); //CS HIGH
 8001e64:	2201      	movs	r2, #1
 8001e66:	2110      	movs	r1, #16
 8001e68:	4802      	ldr	r0, [pc, #8]	; (8001e74 <cs_desel+0x14>)
 8001e6a:	f000 fdf9 	bl	8002a60 <HAL_GPIO_WritePin>
}
 8001e6e:	bf00      	nop
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	40010800 	.word	0x40010800

08001e78 <spi_rb>:

/**
 * @brief function to read byte through spi
 */
uint8_t spi_rb(void) {
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0
	uint8_t rbuf;
	HAL_SPI_Receive(&hspi1, &rbuf, 1, 0xFFFFFFFF);
 8001e7e:	1df9      	adds	r1, r7, #7
 8001e80:	f04f 33ff 	mov.w	r3, #4294967295
 8001e84:	2201      	movs	r2, #1
 8001e86:	4804      	ldr	r0, [pc, #16]	; (8001e98 <spi_rb+0x20>)
 8001e88:	f002 fbc8 	bl	800461c <HAL_SPI_Receive>
	return rbuf;
 8001e8c:	79fb      	ldrb	r3, [r7, #7]
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3708      	adds	r7, #8
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	20000288 	.word	0x20000288

08001e9c <spi_wb>:

/**
 * @brief function to write byte through spi
 */
void spi_wb(uint8_t b) {
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi1, &b, 1, 0xFFFFFFFF);
 8001ea6:	1df9      	adds	r1, r7, #7
 8001ea8:	f04f 33ff 	mov.w	r3, #4294967295
 8001eac:	2201      	movs	r2, #1
 8001eae:	4803      	ldr	r0, [pc, #12]	; (8001ebc <spi_wb+0x20>)
 8001eb0:	f002 fa78 	bl	80043a4 <HAL_SPI_Transmit>
}
 8001eb4:	bf00      	nop
 8001eb6:	3708      	adds	r7, #8
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	20000288 	.word	0x20000288

08001ec0 <initializeW5500>:
 * @param ip is the node's IP address
 * @param sn is the node's subnet mask
 * @param gw is the node's gateway address
 */
void initializeW5500(uint8_t mac[], uint8_t ip[], uint8_t sn[], uint8_t gw[])
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b08c      	sub	sp, #48	; 0x30
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	60f8      	str	r0, [r7, #12]
 8001ec8:	60b9      	str	r1, [r7, #8]
 8001eca:	607a      	str	r2, [r7, #4]
 8001ecc:	603b      	str	r3, [r7, #0]
	uint8_t bufSize[] = { 2, 2, 2, 2, 2, 2, 2, 2};//size of each socket number in kilobytes
 8001ece:	4a1e      	ldr	r2, [pc, #120]	; (8001f48 <initializeW5500+0x88>)
 8001ed0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ed4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001ed8:	e883 0003 	stmia.w	r3, {r0, r1}

	reg_wizchip_cs_cbfunc(cs_sel, cs_desel);//passes call back function for pin high and low which needs to be called during the SPI transfer
 8001edc:	491b      	ldr	r1, [pc, #108]	; (8001f4c <initializeW5500+0x8c>)
 8001ede:	481c      	ldr	r0, [pc, #112]	; (8001f50 <initializeW5500+0x90>)
 8001ee0:	f000 f8a2 	bl	8002028 <reg_wizchip_cs_cbfunc>
	reg_wizchip_spi_cbfunc(spi_rb, spi_wb);//passes the call back function for read byte and write byte which needs to be called during the SPI transfer
 8001ee4:	491b      	ldr	r1, [pc, #108]	; (8001f54 <initializeW5500+0x94>)
 8001ee6:	481c      	ldr	r0, [pc, #112]	; (8001f58 <initializeW5500+0x98>)
 8001ee8:	f000 f8c2 	bl	8002070 <reg_wizchip_spi_cbfunc>

	wizchip_init(bufSize, bufSize);//initializes the transmit and receive buffer sizes for each socket
 8001eec:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001ef0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ef4:	4611      	mov	r1, r2
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f000 f932 	bl	8002160 <wizchip_init>
	wiz_NetInfo netInfo = {};
 8001efc:	f107 0310 	add.w	r3, r7, #16
 8001f00:	2200      	movs	r2, #0
 8001f02:	601a      	str	r2, [r3, #0]
 8001f04:	605a      	str	r2, [r3, #4]
 8001f06:	609a      	str	r2, [r3, #8]
 8001f08:	60da      	str	r2, [r3, #12]
 8001f0a:	611a      	str	r2, [r3, #16]
 8001f0c:	f8c3 2013 	str.w	r2, [r3, #19]

	memcpy(&netInfo.mac,mac,6);// Mac address
 8001f10:	68fa      	ldr	r2, [r7, #12]
 8001f12:	f107 0310 	add.w	r3, r7, #16
 8001f16:	6810      	ldr	r0, [r2, #0]
 8001f18:	6018      	str	r0, [r3, #0]
 8001f1a:	8892      	ldrh	r2, [r2, #4]
 8001f1c:	809a      	strh	r2, [r3, #4]
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	681b      	ldr	r3, [r3, #0]
	memcpy(&netInfo.ip,ip,4);// IP address
 8001f22:	f8c7 3016 	str.w	r3, [r7, #22]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
	memcpy(&netInfo.sn,sn,4);// Subnet mask
 8001f2a:	f8c7 301a 	str.w	r3, [r7, #26]
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	681b      	ldr	r3, [r3, #0]
	memcpy(&netInfo.gw,gw,4);// Gateway address
 8001f32:	f8c7 301e 	str.w	r3, [r7, #30]

	wizchip_setnetinfo(&netInfo);//sets the configuration of the MAC address, IP address, subnet mask and gateway
 8001f36:	f107 0310 	add.w	r3, r7, #16
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f000 f99c 	bl	8002278 <wizchip_setnetinfo>
	//wizchip_getnetinfo(&netInfo);
}
 8001f40:	bf00      	nop
 8001f42:	3730      	adds	r7, #48	; 0x30
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	0800829c 	.word	0x0800829c
 8001f4c:	08001e61 	.word	0x08001e61
 8001f50:	08001e49 	.word	0x08001e49
 8001f54:	08001e9d 	.word	0x08001e9d
 8001f58:	08001e79 	.word	0x08001e79

08001f5c <Socket_sendUDP>:
 * @param message is the message that needs to be sent
 * @param dstip is the destination IP address
 * @param portNum is the destination port number
 */
void Socket_sendUDP(uint8_t socNum,uint8_t message[],uint8_t dstip[], uint16_t portNum)
{
 8001f5c:	b590      	push	{r4, r7, lr}
 8001f5e:	b087      	sub	sp, #28
 8001f60:	af02      	add	r7, sp, #8
 8001f62:	60b9      	str	r1, [r7, #8]
 8001f64:	607a      	str	r2, [r7, #4]
 8001f66:	461a      	mov	r2, r3
 8001f68:	4603      	mov	r3, r0
 8001f6a:	73fb      	strb	r3, [r7, #15]
 8001f6c:	4613      	mov	r3, r2
 8001f6e:	81bb      	strh	r3, [r7, #12]
	while(sendto(socNum, message, strlen(message), dstip, portNum)!=strlen(message));//sends message to a destination ip address and port
 8001f70:	bf00      	nop
 8001f72:	68b8      	ldr	r0, [r7, #8]
 8001f74:	f7fe f8ec 	bl	8000150 <strlen>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	b29a      	uxth	r2, r3
 8001f7c:	7bf8      	ldrb	r0, [r7, #15]
 8001f7e:	89bb      	ldrh	r3, [r7, #12]
 8001f80:	9300      	str	r3, [sp, #0]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	68b9      	ldr	r1, [r7, #8]
 8001f86:	f7ff fa7d 	bl	8001484 <sendto>
 8001f8a:	4604      	mov	r4, r0
 8001f8c:	68b8      	ldr	r0, [r7, #8]
 8001f8e:	f7fe f8df 	bl	8000150 <strlen>
 8001f92:	4603      	mov	r3, r0
 8001f94:	429c      	cmp	r4, r3
 8001f96:	d1ec      	bne.n	8001f72 <Socket_sendUDP+0x16>
}
 8001f98:	bf00      	nop
 8001f9a:	bf00      	nop
 8001f9c:	3714      	adds	r7, #20
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd90      	pop	{r4, r7, pc}

08001fa2 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 8001fa2:	b480      	push	{r7}
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	bf00      	nop
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bc80      	pop	{r7}
 8001fac:	4770      	bx	lr

08001fae <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 8001fae:	b480      	push	{r7}
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	bf00      	nop
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bc80      	pop	{r7}
 8001fb8:	4770      	bx	lr

08001fba <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 8001fba:	b480      	push	{r7}
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	bf00      	nop
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bc80      	pop	{r7}
 8001fc4:	4770      	bx	lr

08001fc6 <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 8001fc6:	b480      	push	{r7}
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	bf00      	nop
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bc80      	pop	{r7}
 8001fd0:	4770      	bx	lr

08001fd2 <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 8001fd2:	b480      	push	{r7}
 8001fd4:	b083      	sub	sp, #12
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	6078      	str	r0, [r7, #4]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	781b      	ldrb	r3, [r3, #0]
 8001fde:	b2db      	uxtb	r3, r3
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	370c      	adds	r7, #12
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bc80      	pop	{r7}
 8001fe8:	4770      	bx	lr

08001fea <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 8001fea:	b480      	push	{r7}
 8001fec:	b083      	sub	sp, #12
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	6078      	str	r0, [r7, #4]
 8001ff2:	460b      	mov	r3, r1
 8001ff4:	70fb      	strb	r3, [r7, #3]
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	78fa      	ldrb	r2, [r7, #3]
 8001ffa:	701a      	strb	r2, [r3, #0]
 8001ffc:	bf00      	nop
 8001ffe:	370c      	adds	r7, #12
 8002000:	46bd      	mov	sp, r7
 8002002:	bc80      	pop	{r7}
 8002004:	4770      	bx	lr

08002006 <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 8002006:	b480      	push	{r7}
 8002008:	af00      	add	r7, sp, #0
 800200a:	2300      	movs	r3, #0
 800200c:	4618      	mov	r0, r3
 800200e:	46bd      	mov	sp, r7
 8002010:	bc80      	pop	{r7}
 8002012:	4770      	bx	lr

08002014 <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 8002014:	b480      	push	{r7}
 8002016:	b083      	sub	sp, #12
 8002018:	af00      	add	r7, sp, #0
 800201a:	4603      	mov	r3, r0
 800201c:	71fb      	strb	r3, [r7, #7]
 800201e:	bf00      	nop
 8002020:	370c      	adds	r7, #12
 8002022:	46bd      	mov	sp, r7
 8002024:	bc80      	pop	{r7}
 8002026:	4770      	bx	lr

08002028 <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
 8002030:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d002      	beq.n	800203e <reg_wizchip_cs_cbfunc+0x16>
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d106      	bne.n	800204c <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 800203e:	4b09      	ldr	r3, [pc, #36]	; (8002064 <reg_wizchip_cs_cbfunc+0x3c>)
 8002040:	4a09      	ldr	r2, [pc, #36]	; (8002068 <reg_wizchip_cs_cbfunc+0x40>)
 8002042:	615a      	str	r2, [r3, #20]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 8002044:	4b07      	ldr	r3, [pc, #28]	; (8002064 <reg_wizchip_cs_cbfunc+0x3c>)
 8002046:	4a09      	ldr	r2, [pc, #36]	; (800206c <reg_wizchip_cs_cbfunc+0x44>)
 8002048:	619a      	str	r2, [r3, #24]
 800204a:	e006      	b.n	800205a <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 800204c:	4a05      	ldr	r2, [pc, #20]	; (8002064 <reg_wizchip_cs_cbfunc+0x3c>)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6153      	str	r3, [r2, #20]
      WIZCHIP.CS._deselect = cs_desel;
 8002052:	4a04      	ldr	r2, [pc, #16]	; (8002064 <reg_wizchip_cs_cbfunc+0x3c>)
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	6193      	str	r3, [r2, #24]
   }
}
 8002058:	bf00      	nop
 800205a:	bf00      	nop
 800205c:	370c      	adds	r7, #12
 800205e:	46bd      	mov	sp, r7
 8002060:	bc80      	pop	{r7}
 8002062:	4770      	bx	lr
 8002064:	20000008 	.word	0x20000008
 8002068:	08001fbb 	.word	0x08001fbb
 800206c:	08001fc7 	.word	0x08001fc7

08002070 <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
 8002078:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 800207a:	bf00      	nop
 800207c:	4b0f      	ldr	r3, [pc, #60]	; (80020bc <reg_wizchip_spi_cbfunc+0x4c>)
 800207e:	881b      	ldrh	r3, [r3, #0]
 8002080:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002084:	2b00      	cmp	r3, #0
 8002086:	d0f9      	beq.n	800207c <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d002      	beq.n	8002094 <reg_wizchip_spi_cbfunc+0x24>
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d106      	bne.n	80020a2 <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8002094:	4b09      	ldr	r3, [pc, #36]	; (80020bc <reg_wizchip_spi_cbfunc+0x4c>)
 8002096:	4a0a      	ldr	r2, [pc, #40]	; (80020c0 <reg_wizchip_spi_cbfunc+0x50>)
 8002098:	61da      	str	r2, [r3, #28]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 800209a:	4b08      	ldr	r3, [pc, #32]	; (80020bc <reg_wizchip_spi_cbfunc+0x4c>)
 800209c:	4a09      	ldr	r2, [pc, #36]	; (80020c4 <reg_wizchip_spi_cbfunc+0x54>)
 800209e:	621a      	str	r2, [r3, #32]
 80020a0:	e006      	b.n	80020b0 <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 80020a2:	4a06      	ldr	r2, [pc, #24]	; (80020bc <reg_wizchip_spi_cbfunc+0x4c>)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	61d3      	str	r3, [r2, #28]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 80020a8:	4a04      	ldr	r2, [pc, #16]	; (80020bc <reg_wizchip_spi_cbfunc+0x4c>)
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	6213      	str	r3, [r2, #32]
   }
}
 80020ae:	bf00      	nop
 80020b0:	bf00      	nop
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bc80      	pop	{r7}
 80020b8:	4770      	bx	lr
 80020ba:	bf00      	nop
 80020bc:	20000008 	.word	0x20000008
 80020c0:	08002007 	.word	0x08002007
 80020c4:	08002015 	.word	0x08002015

080020c8 <wizchip_sw_reset>:
   }
   return 0;
}

void wizchip_sw_reset(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b086      	sub	sp, #24
 80020cc:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 80020ce:	1d3b      	adds	r3, r7, #4
 80020d0:	2206      	movs	r2, #6
 80020d2:	4619      	mov	r1, r3
 80020d4:	f44f 6010 	mov.w	r0, #2304	; 0x900
 80020d8:	f7ff fd4e 	bl	8001b78 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 80020dc:	f107 0314 	add.w	r3, r7, #20
 80020e0:	2204      	movs	r2, #4
 80020e2:	4619      	mov	r1, r3
 80020e4:	f44f 7080 	mov.w	r0, #256	; 0x100
 80020e8:	f7ff fd46 	bl	8001b78 <WIZCHIP_READ_BUF>
 80020ec:	f107 0310 	add.w	r3, r7, #16
 80020f0:	2204      	movs	r2, #4
 80020f2:	4619      	mov	r1, r3
 80020f4:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80020f8:	f7ff fd3e 	bl	8001b78 <WIZCHIP_READ_BUF>
 80020fc:	f107 030c 	add.w	r3, r7, #12
 8002100:	2204      	movs	r2, #4
 8002102:	4619      	mov	r1, r3
 8002104:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8002108:	f7ff fd36 	bl	8001b78 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 800210c:	2180      	movs	r1, #128	; 0x80
 800210e:	2000      	movs	r0, #0
 8002110:	f7ff fce4 	bl	8001adc <WIZCHIP_WRITE>
   getMR(); // for delay
 8002114:	2000      	movs	r0, #0
 8002116:	f7ff fc95 	bl	8001a44 <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 800211a:	1d3b      	adds	r3, r7, #4
 800211c:	2206      	movs	r2, #6
 800211e:	4619      	mov	r1, r3
 8002120:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8002124:	f7ff fd88 	bl	8001c38 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 8002128:	f107 0314 	add.w	r3, r7, #20
 800212c:	2204      	movs	r2, #4
 800212e:	4619      	mov	r1, r3
 8002130:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002134:	f7ff fd80 	bl	8001c38 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 8002138:	f107 0310 	add.w	r3, r7, #16
 800213c:	2204      	movs	r2, #4
 800213e:	4619      	mov	r1, r3
 8002140:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8002144:	f7ff fd78 	bl	8001c38 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 8002148:	f107 030c 	add.w	r3, r7, #12
 800214c:	2204      	movs	r2, #4
 800214e:	4619      	mov	r1, r3
 8002150:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8002154:	f7ff fd70 	bl	8001c38 <WIZCHIP_WRITE_BUF>
}
 8002158:	bf00      	nop
 800215a:	3718      	adds	r7, #24
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}

08002160 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b084      	sub	sp, #16
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 800216a:	2300      	movs	r3, #0
 800216c:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 800216e:	f7ff ffab 	bl	80020c8 <wizchip_sw_reset>
   if(txsize)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d03b      	beq.n	80021f0 <wizchip_init+0x90>
   {
      tmp = 0;
 8002178:	2300      	movs	r3, #0
 800217a:	73bb      	strb	r3, [r7, #14]
			tmp += txsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800217c:	2300      	movs	r3, #0
 800217e:	73fb      	strb	r3, [r7, #15]
 8002180:	e015      	b.n	80021ae <wizchip_init+0x4e>
		{
			tmp += txsize[i];
 8002182:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002186:	687a      	ldr	r2, [r7, #4]
 8002188:	4413      	add	r3, r2
 800218a:	781a      	ldrb	r2, [r3, #0]
 800218c:	7bbb      	ldrb	r3, [r7, #14]
 800218e:	4413      	add	r3, r2
 8002190:	b2db      	uxtb	r3, r3
 8002192:	73bb      	strb	r3, [r7, #14]

		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 8002194:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002198:	2b10      	cmp	r3, #16
 800219a:	dd02      	ble.n	80021a2 <wizchip_init+0x42>
 800219c:	f04f 33ff 	mov.w	r3, #4294967295
 80021a0:	e066      	b.n	8002270 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80021a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021a6:	b2db      	uxtb	r3, r3
 80021a8:	3301      	adds	r3, #1
 80021aa:	b2db      	uxtb	r3, r3
 80021ac:	73fb      	strb	r3, [r7, #15]
 80021ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021b2:	2b07      	cmp	r3, #7
 80021b4:	dde5      	ble.n	8002182 <wizchip_init+0x22>
		#endif
		}
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80021b6:	2300      	movs	r3, #0
 80021b8:	73fb      	strb	r3, [r7, #15]
 80021ba:	e015      	b.n	80021e8 <wizchip_init+0x88>
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
			j = 0;
			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_TXBUF_SIZE(i, j);
		#else
			setSn_TXBUF_SIZE(i, txsize[i]);
 80021bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021c0:	009b      	lsls	r3, r3, #2
 80021c2:	3301      	adds	r3, #1
 80021c4:	00db      	lsls	r3, r3, #3
 80021c6:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 80021ca:	4618      	mov	r0, r3
 80021cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021d0:	687a      	ldr	r2, [r7, #4]
 80021d2:	4413      	add	r3, r2
 80021d4:	781b      	ldrb	r3, [r3, #0]
 80021d6:	4619      	mov	r1, r3
 80021d8:	f7ff fc80 	bl	8001adc <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80021dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021e0:	b2db      	uxtb	r3, r3
 80021e2:	3301      	adds	r3, #1
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	73fb      	strb	r3, [r7, #15]
 80021e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021ec:	2b07      	cmp	r3, #7
 80021ee:	dde5      	ble.n	80021bc <wizchip_init+0x5c>
		}

	#endif
   }

   if(rxsize)
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d03b      	beq.n	800226e <wizchip_init+0x10e>
   {
      tmp = 0;
 80021f6:	2300      	movs	r3, #0
 80021f8:	73bb      	strb	r3, [r7, #14]
			tmp += rxsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80021fa:	2300      	movs	r3, #0
 80021fc:	73fb      	strb	r3, [r7, #15]
 80021fe:	e015      	b.n	800222c <wizchip_init+0xcc>
		{
			tmp += rxsize[i];
 8002200:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002204:	683a      	ldr	r2, [r7, #0]
 8002206:	4413      	add	r3, r2
 8002208:	781a      	ldrb	r2, [r3, #0]
 800220a:	7bbb      	ldrb	r3, [r7, #14]
 800220c:	4413      	add	r3, r2
 800220e:	b2db      	uxtb	r3, r3
 8002210:	73bb      	strb	r3, [r7, #14]
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 8002212:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002216:	2b10      	cmp	r3, #16
 8002218:	dd02      	ble.n	8002220 <wizchip_init+0xc0>
 800221a:	f04f 33ff 	mov.w	r3, #4294967295
 800221e:	e027      	b.n	8002270 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002220:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002224:	b2db      	uxtb	r3, r3
 8002226:	3301      	adds	r3, #1
 8002228:	b2db      	uxtb	r3, r3
 800222a:	73fb      	strb	r3, [r7, #15]
 800222c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002230:	2b07      	cmp	r3, #7
 8002232:	dde5      	ble.n	8002200 <wizchip_init+0xa0>
		#endif
		}

		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002234:	2300      	movs	r3, #0
 8002236:	73fb      	strb	r3, [r7, #15]
 8002238:	e015      	b.n	8002266 <wizchip_init+0x106>
		#if _WIZCHIP_ < W5200	// add condition for w5100
			j = 0;
			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_RXBUF_SIZE(i, j);
		#else
			setSn_RXBUF_SIZE(i, rxsize[i]);
 800223a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800223e:	009b      	lsls	r3, r3, #2
 8002240:	3301      	adds	r3, #1
 8002242:	00db      	lsls	r3, r3, #3
 8002244:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 8002248:	4618      	mov	r0, r3
 800224a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800224e:	683a      	ldr	r2, [r7, #0]
 8002250:	4413      	add	r3, r2
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	4619      	mov	r1, r3
 8002256:	f7ff fc41 	bl	8001adc <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800225a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800225e:	b2db      	uxtb	r3, r3
 8002260:	3301      	adds	r3, #1
 8002262:	b2db      	uxtb	r3, r3
 8002264:	73fb      	strb	r3, [r7, #15]
 8002266:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800226a:	2b07      	cmp	r3, #7
 800226c:	dde5      	ble.n	800223a <wizchip_init+0xda>
		#endif
		}
	#endif
   }
   return 0;
 800226e:	2300      	movs	r3, #0
}
 8002270:	4618      	mov	r0, r3
 8002272:	3710      	adds	r7, #16
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}

08002278 <wizchip_setnetinfo>:
}
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2206      	movs	r2, #6
 8002284:	4619      	mov	r1, r3
 8002286:	f44f 6010 	mov.w	r0, #2304	; 0x900
 800228a:	f7ff fcd5 	bl	8001c38 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	330e      	adds	r3, #14
 8002292:	2204      	movs	r2, #4
 8002294:	4619      	mov	r1, r3
 8002296:	f44f 7080 	mov.w	r0, #256	; 0x100
 800229a:	f7ff fccd 	bl	8001c38 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	330a      	adds	r3, #10
 80022a2:	2204      	movs	r2, #4
 80022a4:	4619      	mov	r1, r3
 80022a6:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80022aa:	f7ff fcc5 	bl	8001c38 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	3306      	adds	r3, #6
 80022b2:	2204      	movs	r2, #4
 80022b4:	4619      	mov	r1, r3
 80022b6:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 80022ba:	f7ff fcbd 	bl	8001c38 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	7c9a      	ldrb	r2, [r3, #18]
 80022c2:	4b0b      	ldr	r3, [pc, #44]	; (80022f0 <wizchip_setnetinfo+0x78>)
 80022c4:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	7cda      	ldrb	r2, [r3, #19]
 80022ca:	4b09      	ldr	r3, [pc, #36]	; (80022f0 <wizchip_setnetinfo+0x78>)
 80022cc:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	7d1a      	ldrb	r2, [r3, #20]
 80022d2:	4b07      	ldr	r3, [pc, #28]	; (80022f0 <wizchip_setnetinfo+0x78>)
 80022d4:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	7d5a      	ldrb	r2, [r3, #21]
 80022da:	4b05      	ldr	r3, [pc, #20]	; (80022f0 <wizchip_setnetinfo+0x78>)
 80022dc:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	7d9a      	ldrb	r2, [r3, #22]
 80022e2:	4b04      	ldr	r3, [pc, #16]	; (80022f4 <wizchip_setnetinfo+0x7c>)
 80022e4:	701a      	strb	r2, [r3, #0]
}
 80022e6:	bf00      	nop
 80022e8:	3708      	adds	r7, #8
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	20000324 	.word	0x20000324
 80022f4:	20000328 	.word	0x20000328

080022f8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022f8:	480c      	ldr	r0, [pc, #48]	; (800232c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80022fa:	490d      	ldr	r1, [pc, #52]	; (8002330 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80022fc:	4a0d      	ldr	r2, [pc, #52]	; (8002334 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80022fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002300:	e002      	b.n	8002308 <LoopCopyDataInit>

08002302 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002302:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002304:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002306:	3304      	adds	r3, #4

08002308 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002308:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800230a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800230c:	d3f9      	bcc.n	8002302 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800230e:	4a0a      	ldr	r2, [pc, #40]	; (8002338 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002310:	4c0a      	ldr	r4, [pc, #40]	; (800233c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002312:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002314:	e001      	b.n	800231a <LoopFillZerobss>

08002316 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002316:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002318:	3204      	adds	r2, #4

0800231a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800231a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800231c:	d3fb      	bcc.n	8002316 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800231e:	f7ff fb8b 	bl	8001a38 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002322:	f002 fe31 	bl	8004f88 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002326:	f7fe fdb3 	bl	8000e90 <main>
  bx lr
 800232a:	4770      	bx	lr
  ldr r0, =_sdata
 800232c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002330:	2000020c 	.word	0x2000020c
  ldr r2, =_sidata
 8002334:	08008720 	.word	0x08008720
  ldr r2, =_sbss
 8002338:	2000020c 	.word	0x2000020c
  ldr r4, =_ebss
 800233c:	20000340 	.word	0x20000340

08002340 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002340:	e7fe      	b.n	8002340 <ADC1_2_IRQHandler>
	...

08002344 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002348:	4b08      	ldr	r3, [pc, #32]	; (800236c <HAL_Init+0x28>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a07      	ldr	r2, [pc, #28]	; (800236c <HAL_Init+0x28>)
 800234e:	f043 0310 	orr.w	r3, r3, #16
 8002352:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002354:	2003      	movs	r0, #3
 8002356:	f000 f947 	bl	80025e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800235a:	200f      	movs	r0, #15
 800235c:	f000 f808 	bl	8002370 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002360:	f7ff f9c6 	bl	80016f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002364:	2300      	movs	r3, #0
}
 8002366:	4618      	mov	r0, r3
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	40022000 	.word	0x40022000

08002370 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002378:	4b12      	ldr	r3, [pc, #72]	; (80023c4 <HAL_InitTick+0x54>)
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	4b12      	ldr	r3, [pc, #72]	; (80023c8 <HAL_InitTick+0x58>)
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	4619      	mov	r1, r3
 8002382:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002386:	fbb3 f3f1 	udiv	r3, r3, r1
 800238a:	fbb2 f3f3 	udiv	r3, r2, r3
 800238e:	4618      	mov	r0, r3
 8002390:	f000 f95f 	bl	8002652 <HAL_SYSTICK_Config>
 8002394:	4603      	mov	r3, r0
 8002396:	2b00      	cmp	r3, #0
 8002398:	d001      	beq.n	800239e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800239a:	2301      	movs	r3, #1
 800239c:	e00e      	b.n	80023bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2b0f      	cmp	r3, #15
 80023a2:	d80a      	bhi.n	80023ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023a4:	2200      	movs	r2, #0
 80023a6:	6879      	ldr	r1, [r7, #4]
 80023a8:	f04f 30ff 	mov.w	r0, #4294967295
 80023ac:	f000 f927 	bl	80025fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023b0:	4a06      	ldr	r2, [pc, #24]	; (80023cc <HAL_InitTick+0x5c>)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023b6:	2300      	movs	r3, #0
 80023b8:	e000      	b.n	80023bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3708      	adds	r7, #8
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	20000004 	.word	0x20000004
 80023c8:	20000038 	.word	0x20000038
 80023cc:	20000034 	.word	0x20000034

080023d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023d4:	4b05      	ldr	r3, [pc, #20]	; (80023ec <HAL_IncTick+0x1c>)
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	461a      	mov	r2, r3
 80023da:	4b05      	ldr	r3, [pc, #20]	; (80023f0 <HAL_IncTick+0x20>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4413      	add	r3, r2
 80023e0:	4a03      	ldr	r2, [pc, #12]	; (80023f0 <HAL_IncTick+0x20>)
 80023e2:	6013      	str	r3, [r2, #0]
}
 80023e4:	bf00      	nop
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bc80      	pop	{r7}
 80023ea:	4770      	bx	lr
 80023ec:	20000038 	.word	0x20000038
 80023f0:	2000032c 	.word	0x2000032c

080023f4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
  return uwTick;
 80023f8:	4b02      	ldr	r3, [pc, #8]	; (8002404 <HAL_GetTick+0x10>)
 80023fa:	681b      	ldr	r3, [r3, #0]
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	46bd      	mov	sp, r7
 8002400:	bc80      	pop	{r7}
 8002402:	4770      	bx	lr
 8002404:	2000032c 	.word	0x2000032c

08002408 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b084      	sub	sp, #16
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002410:	f7ff fff0 	bl	80023f4 <HAL_GetTick>
 8002414:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002420:	d005      	beq.n	800242e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002422:	4b0a      	ldr	r3, [pc, #40]	; (800244c <HAL_Delay+0x44>)
 8002424:	781b      	ldrb	r3, [r3, #0]
 8002426:	461a      	mov	r2, r3
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	4413      	add	r3, r2
 800242c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800242e:	bf00      	nop
 8002430:	f7ff ffe0 	bl	80023f4 <HAL_GetTick>
 8002434:	4602      	mov	r2, r0
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	68fa      	ldr	r2, [r7, #12]
 800243c:	429a      	cmp	r2, r3
 800243e:	d8f7      	bhi.n	8002430 <HAL_Delay+0x28>
  {
  }
}
 8002440:	bf00      	nop
 8002442:	bf00      	nop
 8002444:	3710      	adds	r7, #16
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	20000038 	.word	0x20000038

08002450 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002450:	b480      	push	{r7}
 8002452:	b085      	sub	sp, #20
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f003 0307 	and.w	r3, r3, #7
 800245e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002460:	4b0c      	ldr	r3, [pc, #48]	; (8002494 <__NVIC_SetPriorityGrouping+0x44>)
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002466:	68ba      	ldr	r2, [r7, #8]
 8002468:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800246c:	4013      	ands	r3, r2
 800246e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002478:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800247c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002480:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002482:	4a04      	ldr	r2, [pc, #16]	; (8002494 <__NVIC_SetPriorityGrouping+0x44>)
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	60d3      	str	r3, [r2, #12]
}
 8002488:	bf00      	nop
 800248a:	3714      	adds	r7, #20
 800248c:	46bd      	mov	sp, r7
 800248e:	bc80      	pop	{r7}
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop
 8002494:	e000ed00 	.word	0xe000ed00

08002498 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002498:	b480      	push	{r7}
 800249a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800249c:	4b04      	ldr	r3, [pc, #16]	; (80024b0 <__NVIC_GetPriorityGrouping+0x18>)
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	0a1b      	lsrs	r3, r3, #8
 80024a2:	f003 0307 	and.w	r3, r3, #7
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bc80      	pop	{r7}
 80024ac:	4770      	bx	lr
 80024ae:	bf00      	nop
 80024b0:	e000ed00 	.word	0xe000ed00

080024b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	4603      	mov	r3, r0
 80024bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	db0b      	blt.n	80024de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024c6:	79fb      	ldrb	r3, [r7, #7]
 80024c8:	f003 021f 	and.w	r2, r3, #31
 80024cc:	4906      	ldr	r1, [pc, #24]	; (80024e8 <__NVIC_EnableIRQ+0x34>)
 80024ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d2:	095b      	lsrs	r3, r3, #5
 80024d4:	2001      	movs	r0, #1
 80024d6:	fa00 f202 	lsl.w	r2, r0, r2
 80024da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024de:	bf00      	nop
 80024e0:	370c      	adds	r7, #12
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bc80      	pop	{r7}
 80024e6:	4770      	bx	lr
 80024e8:	e000e100 	.word	0xe000e100

080024ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	4603      	mov	r3, r0
 80024f4:	6039      	str	r1, [r7, #0]
 80024f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	db0a      	blt.n	8002516 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	b2da      	uxtb	r2, r3
 8002504:	490c      	ldr	r1, [pc, #48]	; (8002538 <__NVIC_SetPriority+0x4c>)
 8002506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800250a:	0112      	lsls	r2, r2, #4
 800250c:	b2d2      	uxtb	r2, r2
 800250e:	440b      	add	r3, r1
 8002510:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002514:	e00a      	b.n	800252c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	b2da      	uxtb	r2, r3
 800251a:	4908      	ldr	r1, [pc, #32]	; (800253c <__NVIC_SetPriority+0x50>)
 800251c:	79fb      	ldrb	r3, [r7, #7]
 800251e:	f003 030f 	and.w	r3, r3, #15
 8002522:	3b04      	subs	r3, #4
 8002524:	0112      	lsls	r2, r2, #4
 8002526:	b2d2      	uxtb	r2, r2
 8002528:	440b      	add	r3, r1
 800252a:	761a      	strb	r2, [r3, #24]
}
 800252c:	bf00      	nop
 800252e:	370c      	adds	r7, #12
 8002530:	46bd      	mov	sp, r7
 8002532:	bc80      	pop	{r7}
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop
 8002538:	e000e100 	.word	0xe000e100
 800253c:	e000ed00 	.word	0xe000ed00

08002540 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002540:	b480      	push	{r7}
 8002542:	b089      	sub	sp, #36	; 0x24
 8002544:	af00      	add	r7, sp, #0
 8002546:	60f8      	str	r0, [r7, #12]
 8002548:	60b9      	str	r1, [r7, #8]
 800254a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	f003 0307 	and.w	r3, r3, #7
 8002552:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002554:	69fb      	ldr	r3, [r7, #28]
 8002556:	f1c3 0307 	rsb	r3, r3, #7
 800255a:	2b04      	cmp	r3, #4
 800255c:	bf28      	it	cs
 800255e:	2304      	movcs	r3, #4
 8002560:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002562:	69fb      	ldr	r3, [r7, #28]
 8002564:	3304      	adds	r3, #4
 8002566:	2b06      	cmp	r3, #6
 8002568:	d902      	bls.n	8002570 <NVIC_EncodePriority+0x30>
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	3b03      	subs	r3, #3
 800256e:	e000      	b.n	8002572 <NVIC_EncodePriority+0x32>
 8002570:	2300      	movs	r3, #0
 8002572:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002574:	f04f 32ff 	mov.w	r2, #4294967295
 8002578:	69bb      	ldr	r3, [r7, #24]
 800257a:	fa02 f303 	lsl.w	r3, r2, r3
 800257e:	43da      	mvns	r2, r3
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	401a      	ands	r2, r3
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002588:	f04f 31ff 	mov.w	r1, #4294967295
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	fa01 f303 	lsl.w	r3, r1, r3
 8002592:	43d9      	mvns	r1, r3
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002598:	4313      	orrs	r3, r2
         );
}
 800259a:	4618      	mov	r0, r3
 800259c:	3724      	adds	r7, #36	; 0x24
 800259e:	46bd      	mov	sp, r7
 80025a0:	bc80      	pop	{r7}
 80025a2:	4770      	bx	lr

080025a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b082      	sub	sp, #8
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	3b01      	subs	r3, #1
 80025b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025b4:	d301      	bcc.n	80025ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025b6:	2301      	movs	r3, #1
 80025b8:	e00f      	b.n	80025da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025ba:	4a0a      	ldr	r2, [pc, #40]	; (80025e4 <SysTick_Config+0x40>)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	3b01      	subs	r3, #1
 80025c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025c2:	210f      	movs	r1, #15
 80025c4:	f04f 30ff 	mov.w	r0, #4294967295
 80025c8:	f7ff ff90 	bl	80024ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025cc:	4b05      	ldr	r3, [pc, #20]	; (80025e4 <SysTick_Config+0x40>)
 80025ce:	2200      	movs	r2, #0
 80025d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025d2:	4b04      	ldr	r3, [pc, #16]	; (80025e4 <SysTick_Config+0x40>)
 80025d4:	2207      	movs	r2, #7
 80025d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025d8:	2300      	movs	r3, #0
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3708      	adds	r7, #8
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	e000e010 	.word	0xe000e010

080025e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025f0:	6878      	ldr	r0, [r7, #4]
 80025f2:	f7ff ff2d 	bl	8002450 <__NVIC_SetPriorityGrouping>
}
 80025f6:	bf00      	nop
 80025f8:	3708      	adds	r7, #8
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}

080025fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025fe:	b580      	push	{r7, lr}
 8002600:	b086      	sub	sp, #24
 8002602:	af00      	add	r7, sp, #0
 8002604:	4603      	mov	r3, r0
 8002606:	60b9      	str	r1, [r7, #8]
 8002608:	607a      	str	r2, [r7, #4]
 800260a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800260c:	2300      	movs	r3, #0
 800260e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002610:	f7ff ff42 	bl	8002498 <__NVIC_GetPriorityGrouping>
 8002614:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	68b9      	ldr	r1, [r7, #8]
 800261a:	6978      	ldr	r0, [r7, #20]
 800261c:	f7ff ff90 	bl	8002540 <NVIC_EncodePriority>
 8002620:	4602      	mov	r2, r0
 8002622:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002626:	4611      	mov	r1, r2
 8002628:	4618      	mov	r0, r3
 800262a:	f7ff ff5f 	bl	80024ec <__NVIC_SetPriority>
}
 800262e:	bf00      	nop
 8002630:	3718      	adds	r7, #24
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}

08002636 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002636:	b580      	push	{r7, lr}
 8002638:	b082      	sub	sp, #8
 800263a:	af00      	add	r7, sp, #0
 800263c:	4603      	mov	r3, r0
 800263e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002640:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002644:	4618      	mov	r0, r3
 8002646:	f7ff ff35 	bl	80024b4 <__NVIC_EnableIRQ>
}
 800264a:	bf00      	nop
 800264c:	3708      	adds	r7, #8
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}

08002652 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002652:	b580      	push	{r7, lr}
 8002654:	b082      	sub	sp, #8
 8002656:	af00      	add	r7, sp, #0
 8002658:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800265a:	6878      	ldr	r0, [r7, #4]
 800265c:	f7ff ffa2 	bl	80025a4 <SysTick_Config>
 8002660:	4603      	mov	r3, r0
}
 8002662:	4618      	mov	r0, r3
 8002664:	3708      	adds	r7, #8
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
	...

0800266c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800266c:	b580      	push	{r7, lr}
 800266e:	b084      	sub	sp, #16
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002674:	2300      	movs	r3, #0
 8002676:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800267e:	2b02      	cmp	r3, #2
 8002680:	d005      	beq.n	800268e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2204      	movs	r2, #4
 8002686:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	73fb      	strb	r3, [r7, #15]
 800268c:	e051      	b.n	8002732 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f022 020e 	bic.w	r2, r2, #14
 800269c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	681a      	ldr	r2, [r3, #0]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f022 0201 	bic.w	r2, r2, #1
 80026ac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a22      	ldr	r2, [pc, #136]	; (800273c <HAL_DMA_Abort_IT+0xd0>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d029      	beq.n	800270c <HAL_DMA_Abort_IT+0xa0>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a20      	ldr	r2, [pc, #128]	; (8002740 <HAL_DMA_Abort_IT+0xd4>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d022      	beq.n	8002708 <HAL_DMA_Abort_IT+0x9c>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a1f      	ldr	r2, [pc, #124]	; (8002744 <HAL_DMA_Abort_IT+0xd8>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d01a      	beq.n	8002702 <HAL_DMA_Abort_IT+0x96>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a1d      	ldr	r2, [pc, #116]	; (8002748 <HAL_DMA_Abort_IT+0xdc>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d012      	beq.n	80026fc <HAL_DMA_Abort_IT+0x90>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a1c      	ldr	r2, [pc, #112]	; (800274c <HAL_DMA_Abort_IT+0xe0>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d00a      	beq.n	80026f6 <HAL_DMA_Abort_IT+0x8a>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a1a      	ldr	r2, [pc, #104]	; (8002750 <HAL_DMA_Abort_IT+0xe4>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d102      	bne.n	80026f0 <HAL_DMA_Abort_IT+0x84>
 80026ea:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80026ee:	e00e      	b.n	800270e <HAL_DMA_Abort_IT+0xa2>
 80026f0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80026f4:	e00b      	b.n	800270e <HAL_DMA_Abort_IT+0xa2>
 80026f6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80026fa:	e008      	b.n	800270e <HAL_DMA_Abort_IT+0xa2>
 80026fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002700:	e005      	b.n	800270e <HAL_DMA_Abort_IT+0xa2>
 8002702:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002706:	e002      	b.n	800270e <HAL_DMA_Abort_IT+0xa2>
 8002708:	2310      	movs	r3, #16
 800270a:	e000      	b.n	800270e <HAL_DMA_Abort_IT+0xa2>
 800270c:	2301      	movs	r3, #1
 800270e:	4a11      	ldr	r2, [pc, #68]	; (8002754 <HAL_DMA_Abort_IT+0xe8>)
 8002710:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2201      	movs	r2, #1
 8002716:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002726:	2b00      	cmp	r3, #0
 8002728:	d003      	beq.n	8002732 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	4798      	blx	r3
    } 
  }
  return status;
 8002732:	7bfb      	ldrb	r3, [r7, #15]
}
 8002734:	4618      	mov	r0, r3
 8002736:	3710      	adds	r7, #16
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}
 800273c:	40020008 	.word	0x40020008
 8002740:	4002001c 	.word	0x4002001c
 8002744:	40020030 	.word	0x40020030
 8002748:	40020044 	.word	0x40020044
 800274c:	40020058 	.word	0x40020058
 8002750:	4002006c 	.word	0x4002006c
 8002754:	40020000 	.word	0x40020000

08002758 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002758:	b480      	push	{r7}
 800275a:	b08b      	sub	sp, #44	; 0x2c
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
 8002760:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002762:	2300      	movs	r3, #0
 8002764:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002766:	2300      	movs	r3, #0
 8002768:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800276a:	e169      	b.n	8002a40 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800276c:	2201      	movs	r2, #1
 800276e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002770:	fa02 f303 	lsl.w	r3, r2, r3
 8002774:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	69fa      	ldr	r2, [r7, #28]
 800277c:	4013      	ands	r3, r2
 800277e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002780:	69ba      	ldr	r2, [r7, #24]
 8002782:	69fb      	ldr	r3, [r7, #28]
 8002784:	429a      	cmp	r2, r3
 8002786:	f040 8158 	bne.w	8002a3a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	4a9a      	ldr	r2, [pc, #616]	; (80029f8 <HAL_GPIO_Init+0x2a0>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d05e      	beq.n	8002852 <HAL_GPIO_Init+0xfa>
 8002794:	4a98      	ldr	r2, [pc, #608]	; (80029f8 <HAL_GPIO_Init+0x2a0>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d875      	bhi.n	8002886 <HAL_GPIO_Init+0x12e>
 800279a:	4a98      	ldr	r2, [pc, #608]	; (80029fc <HAL_GPIO_Init+0x2a4>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d058      	beq.n	8002852 <HAL_GPIO_Init+0xfa>
 80027a0:	4a96      	ldr	r2, [pc, #600]	; (80029fc <HAL_GPIO_Init+0x2a4>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d86f      	bhi.n	8002886 <HAL_GPIO_Init+0x12e>
 80027a6:	4a96      	ldr	r2, [pc, #600]	; (8002a00 <HAL_GPIO_Init+0x2a8>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d052      	beq.n	8002852 <HAL_GPIO_Init+0xfa>
 80027ac:	4a94      	ldr	r2, [pc, #592]	; (8002a00 <HAL_GPIO_Init+0x2a8>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d869      	bhi.n	8002886 <HAL_GPIO_Init+0x12e>
 80027b2:	4a94      	ldr	r2, [pc, #592]	; (8002a04 <HAL_GPIO_Init+0x2ac>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d04c      	beq.n	8002852 <HAL_GPIO_Init+0xfa>
 80027b8:	4a92      	ldr	r2, [pc, #584]	; (8002a04 <HAL_GPIO_Init+0x2ac>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d863      	bhi.n	8002886 <HAL_GPIO_Init+0x12e>
 80027be:	4a92      	ldr	r2, [pc, #584]	; (8002a08 <HAL_GPIO_Init+0x2b0>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d046      	beq.n	8002852 <HAL_GPIO_Init+0xfa>
 80027c4:	4a90      	ldr	r2, [pc, #576]	; (8002a08 <HAL_GPIO_Init+0x2b0>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d85d      	bhi.n	8002886 <HAL_GPIO_Init+0x12e>
 80027ca:	2b12      	cmp	r3, #18
 80027cc:	d82a      	bhi.n	8002824 <HAL_GPIO_Init+0xcc>
 80027ce:	2b12      	cmp	r3, #18
 80027d0:	d859      	bhi.n	8002886 <HAL_GPIO_Init+0x12e>
 80027d2:	a201      	add	r2, pc, #4	; (adr r2, 80027d8 <HAL_GPIO_Init+0x80>)
 80027d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027d8:	08002853 	.word	0x08002853
 80027dc:	0800282d 	.word	0x0800282d
 80027e0:	0800283f 	.word	0x0800283f
 80027e4:	08002881 	.word	0x08002881
 80027e8:	08002887 	.word	0x08002887
 80027ec:	08002887 	.word	0x08002887
 80027f0:	08002887 	.word	0x08002887
 80027f4:	08002887 	.word	0x08002887
 80027f8:	08002887 	.word	0x08002887
 80027fc:	08002887 	.word	0x08002887
 8002800:	08002887 	.word	0x08002887
 8002804:	08002887 	.word	0x08002887
 8002808:	08002887 	.word	0x08002887
 800280c:	08002887 	.word	0x08002887
 8002810:	08002887 	.word	0x08002887
 8002814:	08002887 	.word	0x08002887
 8002818:	08002887 	.word	0x08002887
 800281c:	08002835 	.word	0x08002835
 8002820:	08002849 	.word	0x08002849
 8002824:	4a79      	ldr	r2, [pc, #484]	; (8002a0c <HAL_GPIO_Init+0x2b4>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d013      	beq.n	8002852 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800282a:	e02c      	b.n	8002886 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	68db      	ldr	r3, [r3, #12]
 8002830:	623b      	str	r3, [r7, #32]
          break;
 8002832:	e029      	b.n	8002888 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	68db      	ldr	r3, [r3, #12]
 8002838:	3304      	adds	r3, #4
 800283a:	623b      	str	r3, [r7, #32]
          break;
 800283c:	e024      	b.n	8002888 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	68db      	ldr	r3, [r3, #12]
 8002842:	3308      	adds	r3, #8
 8002844:	623b      	str	r3, [r7, #32]
          break;
 8002846:	e01f      	b.n	8002888 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	68db      	ldr	r3, [r3, #12]
 800284c:	330c      	adds	r3, #12
 800284e:	623b      	str	r3, [r7, #32]
          break;
 8002850:	e01a      	b.n	8002888 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d102      	bne.n	8002860 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800285a:	2304      	movs	r3, #4
 800285c:	623b      	str	r3, [r7, #32]
          break;
 800285e:	e013      	b.n	8002888 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	2b01      	cmp	r3, #1
 8002866:	d105      	bne.n	8002874 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002868:	2308      	movs	r3, #8
 800286a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	69fa      	ldr	r2, [r7, #28]
 8002870:	611a      	str	r2, [r3, #16]
          break;
 8002872:	e009      	b.n	8002888 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002874:	2308      	movs	r3, #8
 8002876:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	69fa      	ldr	r2, [r7, #28]
 800287c:	615a      	str	r2, [r3, #20]
          break;
 800287e:	e003      	b.n	8002888 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002880:	2300      	movs	r3, #0
 8002882:	623b      	str	r3, [r7, #32]
          break;
 8002884:	e000      	b.n	8002888 <HAL_GPIO_Init+0x130>
          break;
 8002886:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002888:	69bb      	ldr	r3, [r7, #24]
 800288a:	2bff      	cmp	r3, #255	; 0xff
 800288c:	d801      	bhi.n	8002892 <HAL_GPIO_Init+0x13a>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	e001      	b.n	8002896 <HAL_GPIO_Init+0x13e>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	3304      	adds	r3, #4
 8002896:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002898:	69bb      	ldr	r3, [r7, #24]
 800289a:	2bff      	cmp	r3, #255	; 0xff
 800289c:	d802      	bhi.n	80028a4 <HAL_GPIO_Init+0x14c>
 800289e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028a0:	009b      	lsls	r3, r3, #2
 80028a2:	e002      	b.n	80028aa <HAL_GPIO_Init+0x152>
 80028a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028a6:	3b08      	subs	r3, #8
 80028a8:	009b      	lsls	r3, r3, #2
 80028aa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	210f      	movs	r1, #15
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	fa01 f303 	lsl.w	r3, r1, r3
 80028b8:	43db      	mvns	r3, r3
 80028ba:	401a      	ands	r2, r3
 80028bc:	6a39      	ldr	r1, [r7, #32]
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	fa01 f303 	lsl.w	r3, r1, r3
 80028c4:	431a      	orrs	r2, r3
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	f000 80b1 	beq.w	8002a3a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80028d8:	4b4d      	ldr	r3, [pc, #308]	; (8002a10 <HAL_GPIO_Init+0x2b8>)
 80028da:	699b      	ldr	r3, [r3, #24]
 80028dc:	4a4c      	ldr	r2, [pc, #304]	; (8002a10 <HAL_GPIO_Init+0x2b8>)
 80028de:	f043 0301 	orr.w	r3, r3, #1
 80028e2:	6193      	str	r3, [r2, #24]
 80028e4:	4b4a      	ldr	r3, [pc, #296]	; (8002a10 <HAL_GPIO_Init+0x2b8>)
 80028e6:	699b      	ldr	r3, [r3, #24]
 80028e8:	f003 0301 	and.w	r3, r3, #1
 80028ec:	60bb      	str	r3, [r7, #8]
 80028ee:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80028f0:	4a48      	ldr	r2, [pc, #288]	; (8002a14 <HAL_GPIO_Init+0x2bc>)
 80028f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028f4:	089b      	lsrs	r3, r3, #2
 80028f6:	3302      	adds	r3, #2
 80028f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028fc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80028fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002900:	f003 0303 	and.w	r3, r3, #3
 8002904:	009b      	lsls	r3, r3, #2
 8002906:	220f      	movs	r2, #15
 8002908:	fa02 f303 	lsl.w	r3, r2, r3
 800290c:	43db      	mvns	r3, r3
 800290e:	68fa      	ldr	r2, [r7, #12]
 8002910:	4013      	ands	r3, r2
 8002912:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	4a40      	ldr	r2, [pc, #256]	; (8002a18 <HAL_GPIO_Init+0x2c0>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d013      	beq.n	8002944 <HAL_GPIO_Init+0x1ec>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	4a3f      	ldr	r2, [pc, #252]	; (8002a1c <HAL_GPIO_Init+0x2c4>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d00d      	beq.n	8002940 <HAL_GPIO_Init+0x1e8>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	4a3e      	ldr	r2, [pc, #248]	; (8002a20 <HAL_GPIO_Init+0x2c8>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d007      	beq.n	800293c <HAL_GPIO_Init+0x1e4>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	4a3d      	ldr	r2, [pc, #244]	; (8002a24 <HAL_GPIO_Init+0x2cc>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d101      	bne.n	8002938 <HAL_GPIO_Init+0x1e0>
 8002934:	2303      	movs	r3, #3
 8002936:	e006      	b.n	8002946 <HAL_GPIO_Init+0x1ee>
 8002938:	2304      	movs	r3, #4
 800293a:	e004      	b.n	8002946 <HAL_GPIO_Init+0x1ee>
 800293c:	2302      	movs	r3, #2
 800293e:	e002      	b.n	8002946 <HAL_GPIO_Init+0x1ee>
 8002940:	2301      	movs	r3, #1
 8002942:	e000      	b.n	8002946 <HAL_GPIO_Init+0x1ee>
 8002944:	2300      	movs	r3, #0
 8002946:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002948:	f002 0203 	and.w	r2, r2, #3
 800294c:	0092      	lsls	r2, r2, #2
 800294e:	4093      	lsls	r3, r2
 8002950:	68fa      	ldr	r2, [r7, #12]
 8002952:	4313      	orrs	r3, r2
 8002954:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002956:	492f      	ldr	r1, [pc, #188]	; (8002a14 <HAL_GPIO_Init+0x2bc>)
 8002958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800295a:	089b      	lsrs	r3, r3, #2
 800295c:	3302      	adds	r3, #2
 800295e:	68fa      	ldr	r2, [r7, #12]
 8002960:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800296c:	2b00      	cmp	r3, #0
 800296e:	d006      	beq.n	800297e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002970:	4b2d      	ldr	r3, [pc, #180]	; (8002a28 <HAL_GPIO_Init+0x2d0>)
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	492c      	ldr	r1, [pc, #176]	; (8002a28 <HAL_GPIO_Init+0x2d0>)
 8002976:	69bb      	ldr	r3, [r7, #24]
 8002978:	4313      	orrs	r3, r2
 800297a:	600b      	str	r3, [r1, #0]
 800297c:	e006      	b.n	800298c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800297e:	4b2a      	ldr	r3, [pc, #168]	; (8002a28 <HAL_GPIO_Init+0x2d0>)
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	69bb      	ldr	r3, [r7, #24]
 8002984:	43db      	mvns	r3, r3
 8002986:	4928      	ldr	r1, [pc, #160]	; (8002a28 <HAL_GPIO_Init+0x2d0>)
 8002988:	4013      	ands	r3, r2
 800298a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002994:	2b00      	cmp	r3, #0
 8002996:	d006      	beq.n	80029a6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002998:	4b23      	ldr	r3, [pc, #140]	; (8002a28 <HAL_GPIO_Init+0x2d0>)
 800299a:	685a      	ldr	r2, [r3, #4]
 800299c:	4922      	ldr	r1, [pc, #136]	; (8002a28 <HAL_GPIO_Init+0x2d0>)
 800299e:	69bb      	ldr	r3, [r7, #24]
 80029a0:	4313      	orrs	r3, r2
 80029a2:	604b      	str	r3, [r1, #4]
 80029a4:	e006      	b.n	80029b4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80029a6:	4b20      	ldr	r3, [pc, #128]	; (8002a28 <HAL_GPIO_Init+0x2d0>)
 80029a8:	685a      	ldr	r2, [r3, #4]
 80029aa:	69bb      	ldr	r3, [r7, #24]
 80029ac:	43db      	mvns	r3, r3
 80029ae:	491e      	ldr	r1, [pc, #120]	; (8002a28 <HAL_GPIO_Init+0x2d0>)
 80029b0:	4013      	ands	r3, r2
 80029b2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d006      	beq.n	80029ce <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80029c0:	4b19      	ldr	r3, [pc, #100]	; (8002a28 <HAL_GPIO_Init+0x2d0>)
 80029c2:	689a      	ldr	r2, [r3, #8]
 80029c4:	4918      	ldr	r1, [pc, #96]	; (8002a28 <HAL_GPIO_Init+0x2d0>)
 80029c6:	69bb      	ldr	r3, [r7, #24]
 80029c8:	4313      	orrs	r3, r2
 80029ca:	608b      	str	r3, [r1, #8]
 80029cc:	e006      	b.n	80029dc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80029ce:	4b16      	ldr	r3, [pc, #88]	; (8002a28 <HAL_GPIO_Init+0x2d0>)
 80029d0:	689a      	ldr	r2, [r3, #8]
 80029d2:	69bb      	ldr	r3, [r7, #24]
 80029d4:	43db      	mvns	r3, r3
 80029d6:	4914      	ldr	r1, [pc, #80]	; (8002a28 <HAL_GPIO_Init+0x2d0>)
 80029d8:	4013      	ands	r3, r2
 80029da:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d021      	beq.n	8002a2c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80029e8:	4b0f      	ldr	r3, [pc, #60]	; (8002a28 <HAL_GPIO_Init+0x2d0>)
 80029ea:	68da      	ldr	r2, [r3, #12]
 80029ec:	490e      	ldr	r1, [pc, #56]	; (8002a28 <HAL_GPIO_Init+0x2d0>)
 80029ee:	69bb      	ldr	r3, [r7, #24]
 80029f0:	4313      	orrs	r3, r2
 80029f2:	60cb      	str	r3, [r1, #12]
 80029f4:	e021      	b.n	8002a3a <HAL_GPIO_Init+0x2e2>
 80029f6:	bf00      	nop
 80029f8:	10320000 	.word	0x10320000
 80029fc:	10310000 	.word	0x10310000
 8002a00:	10220000 	.word	0x10220000
 8002a04:	10210000 	.word	0x10210000
 8002a08:	10120000 	.word	0x10120000
 8002a0c:	10110000 	.word	0x10110000
 8002a10:	40021000 	.word	0x40021000
 8002a14:	40010000 	.word	0x40010000
 8002a18:	40010800 	.word	0x40010800
 8002a1c:	40010c00 	.word	0x40010c00
 8002a20:	40011000 	.word	0x40011000
 8002a24:	40011400 	.word	0x40011400
 8002a28:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002a2c:	4b0b      	ldr	r3, [pc, #44]	; (8002a5c <HAL_GPIO_Init+0x304>)
 8002a2e:	68da      	ldr	r2, [r3, #12]
 8002a30:	69bb      	ldr	r3, [r7, #24]
 8002a32:	43db      	mvns	r3, r3
 8002a34:	4909      	ldr	r1, [pc, #36]	; (8002a5c <HAL_GPIO_Init+0x304>)
 8002a36:	4013      	ands	r3, r2
 8002a38:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a3c:	3301      	adds	r3, #1
 8002a3e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	681a      	ldr	r2, [r3, #0]
 8002a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a46:	fa22 f303 	lsr.w	r3, r2, r3
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	f47f ae8e 	bne.w	800276c <HAL_GPIO_Init+0x14>
  }
}
 8002a50:	bf00      	nop
 8002a52:	bf00      	nop
 8002a54:	372c      	adds	r7, #44	; 0x2c
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bc80      	pop	{r7}
 8002a5a:	4770      	bx	lr
 8002a5c:	40010400 	.word	0x40010400

08002a60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b083      	sub	sp, #12
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
 8002a68:	460b      	mov	r3, r1
 8002a6a:	807b      	strh	r3, [r7, #2]
 8002a6c:	4613      	mov	r3, r2
 8002a6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a70:	787b      	ldrb	r3, [r7, #1]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d003      	beq.n	8002a7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a76:	887a      	ldrh	r2, [r7, #2]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002a7c:	e003      	b.n	8002a86 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002a7e:	887b      	ldrh	r3, [r7, #2]
 8002a80:	041a      	lsls	r2, r3, #16
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	611a      	str	r2, [r3, #16]
}
 8002a86:	bf00      	nop
 8002a88:	370c      	adds	r7, #12
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bc80      	pop	{r7}
 8002a8e:	4770      	bx	lr

08002a90 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b084      	sub	sp, #16
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d101      	bne.n	8002aa2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e12b      	b.n	8002cfa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d106      	bne.n	8002abc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f7fe fe3c 	bl	8001734 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2224      	movs	r2, #36	; 0x24
 8002ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f022 0201 	bic.w	r2, r2, #1
 8002ad2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002ae2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002af2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002af4:	f001 fba0 	bl	8004238 <HAL_RCC_GetPCLK1Freq>
 8002af8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	4a81      	ldr	r2, [pc, #516]	; (8002d04 <HAL_I2C_Init+0x274>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d807      	bhi.n	8002b14 <HAL_I2C_Init+0x84>
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	4a80      	ldr	r2, [pc, #512]	; (8002d08 <HAL_I2C_Init+0x278>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	bf94      	ite	ls
 8002b0c:	2301      	movls	r3, #1
 8002b0e:	2300      	movhi	r3, #0
 8002b10:	b2db      	uxtb	r3, r3
 8002b12:	e006      	b.n	8002b22 <HAL_I2C_Init+0x92>
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	4a7d      	ldr	r2, [pc, #500]	; (8002d0c <HAL_I2C_Init+0x27c>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	bf94      	ite	ls
 8002b1c:	2301      	movls	r3, #1
 8002b1e:	2300      	movhi	r3, #0
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d001      	beq.n	8002b2a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e0e7      	b.n	8002cfa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	4a78      	ldr	r2, [pc, #480]	; (8002d10 <HAL_I2C_Init+0x280>)
 8002b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b32:	0c9b      	lsrs	r3, r3, #18
 8002b34:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	68ba      	ldr	r2, [r7, #8]
 8002b46:	430a      	orrs	r2, r1
 8002b48:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	6a1b      	ldr	r3, [r3, #32]
 8002b50:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	4a6a      	ldr	r2, [pc, #424]	; (8002d04 <HAL_I2C_Init+0x274>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d802      	bhi.n	8002b64 <HAL_I2C_Init+0xd4>
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	3301      	adds	r3, #1
 8002b62:	e009      	b.n	8002b78 <HAL_I2C_Init+0xe8>
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002b6a:	fb02 f303 	mul.w	r3, r2, r3
 8002b6e:	4a69      	ldr	r2, [pc, #420]	; (8002d14 <HAL_I2C_Init+0x284>)
 8002b70:	fba2 2303 	umull	r2, r3, r2, r3
 8002b74:	099b      	lsrs	r3, r3, #6
 8002b76:	3301      	adds	r3, #1
 8002b78:	687a      	ldr	r2, [r7, #4]
 8002b7a:	6812      	ldr	r2, [r2, #0]
 8002b7c:	430b      	orrs	r3, r1
 8002b7e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	69db      	ldr	r3, [r3, #28]
 8002b86:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002b8a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	495c      	ldr	r1, [pc, #368]	; (8002d04 <HAL_I2C_Init+0x274>)
 8002b94:	428b      	cmp	r3, r1
 8002b96:	d819      	bhi.n	8002bcc <HAL_I2C_Init+0x13c>
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	1e59      	subs	r1, r3, #1
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	005b      	lsls	r3, r3, #1
 8002ba2:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ba6:	1c59      	adds	r1, r3, #1
 8002ba8:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002bac:	400b      	ands	r3, r1
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d00a      	beq.n	8002bc8 <HAL_I2C_Init+0x138>
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	1e59      	subs	r1, r3, #1
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	005b      	lsls	r3, r3, #1
 8002bbc:	fbb1 f3f3 	udiv	r3, r1, r3
 8002bc0:	3301      	adds	r3, #1
 8002bc2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bc6:	e051      	b.n	8002c6c <HAL_I2C_Init+0x1dc>
 8002bc8:	2304      	movs	r3, #4
 8002bca:	e04f      	b.n	8002c6c <HAL_I2C_Init+0x1dc>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d111      	bne.n	8002bf8 <HAL_I2C_Init+0x168>
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	1e58      	subs	r0, r3, #1
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6859      	ldr	r1, [r3, #4]
 8002bdc:	460b      	mov	r3, r1
 8002bde:	005b      	lsls	r3, r3, #1
 8002be0:	440b      	add	r3, r1
 8002be2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002be6:	3301      	adds	r3, #1
 8002be8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	bf0c      	ite	eq
 8002bf0:	2301      	moveq	r3, #1
 8002bf2:	2300      	movne	r3, #0
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	e012      	b.n	8002c1e <HAL_I2C_Init+0x18e>
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	1e58      	subs	r0, r3, #1
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6859      	ldr	r1, [r3, #4]
 8002c00:	460b      	mov	r3, r1
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	440b      	add	r3, r1
 8002c06:	0099      	lsls	r1, r3, #2
 8002c08:	440b      	add	r3, r1
 8002c0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c0e:	3301      	adds	r3, #1
 8002c10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	bf0c      	ite	eq
 8002c18:	2301      	moveq	r3, #1
 8002c1a:	2300      	movne	r3, #0
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d001      	beq.n	8002c26 <HAL_I2C_Init+0x196>
 8002c22:	2301      	movs	r3, #1
 8002c24:	e022      	b.n	8002c6c <HAL_I2C_Init+0x1dc>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d10e      	bne.n	8002c4c <HAL_I2C_Init+0x1bc>
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	1e58      	subs	r0, r3, #1
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6859      	ldr	r1, [r3, #4]
 8002c36:	460b      	mov	r3, r1
 8002c38:	005b      	lsls	r3, r3, #1
 8002c3a:	440b      	add	r3, r1
 8002c3c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c40:	3301      	adds	r3, #1
 8002c42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c4a:	e00f      	b.n	8002c6c <HAL_I2C_Init+0x1dc>
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	1e58      	subs	r0, r3, #1
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6859      	ldr	r1, [r3, #4]
 8002c54:	460b      	mov	r3, r1
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	440b      	add	r3, r1
 8002c5a:	0099      	lsls	r1, r3, #2
 8002c5c:	440b      	add	r3, r1
 8002c5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c62:	3301      	adds	r3, #1
 8002c64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c68:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002c6c:	6879      	ldr	r1, [r7, #4]
 8002c6e:	6809      	ldr	r1, [r1, #0]
 8002c70:	4313      	orrs	r3, r2
 8002c72:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	69da      	ldr	r2, [r3, #28]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6a1b      	ldr	r3, [r3, #32]
 8002c86:	431a      	orrs	r2, r3
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	430a      	orrs	r2, r1
 8002c8e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002c9a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002c9e:	687a      	ldr	r2, [r7, #4]
 8002ca0:	6911      	ldr	r1, [r2, #16]
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	68d2      	ldr	r2, [r2, #12]
 8002ca6:	4311      	orrs	r1, r2
 8002ca8:	687a      	ldr	r2, [r7, #4]
 8002caa:	6812      	ldr	r2, [r2, #0]
 8002cac:	430b      	orrs	r3, r1
 8002cae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	68db      	ldr	r3, [r3, #12]
 8002cb6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	695a      	ldr	r2, [r3, #20]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	699b      	ldr	r3, [r3, #24]
 8002cc2:	431a      	orrs	r2, r3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	430a      	orrs	r2, r1
 8002cca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f042 0201 	orr.w	r2, r2, #1
 8002cda:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2220      	movs	r2, #32
 8002ce6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2200      	movs	r2, #0
 8002cee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002cf8:	2300      	movs	r3, #0
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3710      	adds	r7, #16
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	000186a0 	.word	0x000186a0
 8002d08:	001e847f 	.word	0x001e847f
 8002d0c:	003d08ff 	.word	0x003d08ff
 8002d10:	431bde83 	.word	0x431bde83
 8002d14:	10624dd3 	.word	0x10624dd3

08002d18 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b088      	sub	sp, #32
 8002d1c:	af02      	add	r7, sp, #8
 8002d1e:	60f8      	str	r0, [r7, #12]
 8002d20:	4608      	mov	r0, r1
 8002d22:	4611      	mov	r1, r2
 8002d24:	461a      	mov	r2, r3
 8002d26:	4603      	mov	r3, r0
 8002d28:	817b      	strh	r3, [r7, #10]
 8002d2a:	460b      	mov	r3, r1
 8002d2c:	813b      	strh	r3, [r7, #8]
 8002d2e:	4613      	mov	r3, r2
 8002d30:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d32:	f7ff fb5f 	bl	80023f4 <HAL_GetTick>
 8002d36:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d3e:	b2db      	uxtb	r3, r3
 8002d40:	2b20      	cmp	r3, #32
 8002d42:	f040 80d9 	bne.w	8002ef8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	9300      	str	r3, [sp, #0]
 8002d4a:	2319      	movs	r3, #25
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	496d      	ldr	r1, [pc, #436]	; (8002f04 <HAL_I2C_Mem_Write+0x1ec>)
 8002d50:	68f8      	ldr	r0, [r7, #12]
 8002d52:	f000 fcc1 	bl	80036d8 <I2C_WaitOnFlagUntilTimeout>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d001      	beq.n	8002d60 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002d5c:	2302      	movs	r3, #2
 8002d5e:	e0cc      	b.n	8002efa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d66:	2b01      	cmp	r3, #1
 8002d68:	d101      	bne.n	8002d6e <HAL_I2C_Mem_Write+0x56>
 8002d6a:	2302      	movs	r3, #2
 8002d6c:	e0c5      	b.n	8002efa <HAL_I2C_Mem_Write+0x1e2>
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	2201      	movs	r2, #1
 8002d72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 0301 	and.w	r3, r3, #1
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d007      	beq.n	8002d94 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f042 0201 	orr.w	r2, r2, #1
 8002d92:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002da2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2221      	movs	r2, #33	; 0x21
 8002da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2240      	movs	r2, #64	; 0x40
 8002db0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2200      	movs	r2, #0
 8002db8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	6a3a      	ldr	r2, [r7, #32]
 8002dbe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002dc4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dca:	b29a      	uxth	r2, r3
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	4a4d      	ldr	r2, [pc, #308]	; (8002f08 <HAL_I2C_Mem_Write+0x1f0>)
 8002dd4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002dd6:	88f8      	ldrh	r0, [r7, #6]
 8002dd8:	893a      	ldrh	r2, [r7, #8]
 8002dda:	8979      	ldrh	r1, [r7, #10]
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	9301      	str	r3, [sp, #4]
 8002de0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002de2:	9300      	str	r3, [sp, #0]
 8002de4:	4603      	mov	r3, r0
 8002de6:	68f8      	ldr	r0, [r7, #12]
 8002de8:	f000 faf8 	bl	80033dc <I2C_RequestMemoryWrite>
 8002dec:	4603      	mov	r3, r0
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d052      	beq.n	8002e98 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	e081      	b.n	8002efa <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002df6:	697a      	ldr	r2, [r7, #20]
 8002df8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002dfa:	68f8      	ldr	r0, [r7, #12]
 8002dfc:	f000 fd42 	bl	8003884 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d00d      	beq.n	8002e22 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e0a:	2b04      	cmp	r3, #4
 8002e0c:	d107      	bne.n	8002e1e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e1c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e06b      	b.n	8002efa <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e26:	781a      	ldrb	r2, [r3, #0]
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e32:	1c5a      	adds	r2, r3, #1
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e3c:	3b01      	subs	r3, #1
 8002e3e:	b29a      	uxth	r2, r3
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e48:	b29b      	uxth	r3, r3
 8002e4a:	3b01      	subs	r3, #1
 8002e4c:	b29a      	uxth	r2, r3
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	695b      	ldr	r3, [r3, #20]
 8002e58:	f003 0304 	and.w	r3, r3, #4
 8002e5c:	2b04      	cmp	r3, #4
 8002e5e:	d11b      	bne.n	8002e98 <HAL_I2C_Mem_Write+0x180>
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d017      	beq.n	8002e98 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e6c:	781a      	ldrb	r2, [r3, #0]
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e78:	1c5a      	adds	r2, r3, #1
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e82:	3b01      	subs	r3, #1
 8002e84:	b29a      	uxth	r2, r3
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e8e:	b29b      	uxth	r3, r3
 8002e90:	3b01      	subs	r3, #1
 8002e92:	b29a      	uxth	r2, r3
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d1aa      	bne.n	8002df6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ea0:	697a      	ldr	r2, [r7, #20]
 8002ea2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002ea4:	68f8      	ldr	r0, [r7, #12]
 8002ea6:	f000 fd2e 	bl	8003906 <I2C_WaitOnBTFFlagUntilTimeout>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d00d      	beq.n	8002ecc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb4:	2b04      	cmp	r3, #4
 8002eb6:	d107      	bne.n	8002ec8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ec6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e016      	b.n	8002efa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002eda:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	2220      	movs	r2, #32
 8002ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	e000      	b.n	8002efa <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002ef8:	2302      	movs	r3, #2
  }
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3718      	adds	r7, #24
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	00100002 	.word	0x00100002
 8002f08:	ffff0000 	.word	0xffff0000

08002f0c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b08c      	sub	sp, #48	; 0x30
 8002f10:	af02      	add	r7, sp, #8
 8002f12:	60f8      	str	r0, [r7, #12]
 8002f14:	4608      	mov	r0, r1
 8002f16:	4611      	mov	r1, r2
 8002f18:	461a      	mov	r2, r3
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	817b      	strh	r3, [r7, #10]
 8002f1e:	460b      	mov	r3, r1
 8002f20:	813b      	strh	r3, [r7, #8]
 8002f22:	4613      	mov	r3, r2
 8002f24:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8002f26:	2300      	movs	r3, #0
 8002f28:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002f2a:	f7ff fa63 	bl	80023f4 <HAL_GetTick>
 8002f2e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	2b20      	cmp	r3, #32
 8002f3a:	f040 8244 	bne.w	80033c6 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f40:	9300      	str	r3, [sp, #0]
 8002f42:	2319      	movs	r3, #25
 8002f44:	2201      	movs	r2, #1
 8002f46:	4982      	ldr	r1, [pc, #520]	; (8003150 <HAL_I2C_Mem_Read+0x244>)
 8002f48:	68f8      	ldr	r0, [r7, #12]
 8002f4a:	f000 fbc5 	bl	80036d8 <I2C_WaitOnFlagUntilTimeout>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d001      	beq.n	8002f58 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8002f54:	2302      	movs	r3, #2
 8002f56:	e237      	b.n	80033c8 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f5e:	2b01      	cmp	r3, #1
 8002f60:	d101      	bne.n	8002f66 <HAL_I2C_Mem_Read+0x5a>
 8002f62:	2302      	movs	r3, #2
 8002f64:	e230      	b.n	80033c8 <HAL_I2C_Mem_Read+0x4bc>
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	2201      	movs	r2, #1
 8002f6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f003 0301 	and.w	r3, r3, #1
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d007      	beq.n	8002f8c <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f042 0201 	orr.w	r2, r2, #1
 8002f8a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f9a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2222      	movs	r2, #34	; 0x22
 8002fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	2240      	movs	r2, #64	; 0x40
 8002fa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002fb6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002fbc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fc2:	b29a      	uxth	r2, r3
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	4a62      	ldr	r2, [pc, #392]	; (8003154 <HAL_I2C_Mem_Read+0x248>)
 8002fcc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002fce:	88f8      	ldrh	r0, [r7, #6]
 8002fd0:	893a      	ldrh	r2, [r7, #8]
 8002fd2:	8979      	ldrh	r1, [r7, #10]
 8002fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fd6:	9301      	str	r3, [sp, #4]
 8002fd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fda:	9300      	str	r3, [sp, #0]
 8002fdc:	4603      	mov	r3, r0
 8002fde:	68f8      	ldr	r0, [r7, #12]
 8002fe0:	f000 fa92 	bl	8003508 <I2C_RequestMemoryRead>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d001      	beq.n	8002fee <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e1ec      	b.n	80033c8 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d113      	bne.n	800301e <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	61fb      	str	r3, [r7, #28]
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	695b      	ldr	r3, [r3, #20]
 8003000:	61fb      	str	r3, [r7, #28]
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	699b      	ldr	r3, [r3, #24]
 8003008:	61fb      	str	r3, [r7, #28]
 800300a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800301a:	601a      	str	r2, [r3, #0]
 800301c:	e1c0      	b.n	80033a0 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003022:	2b01      	cmp	r3, #1
 8003024:	d11e      	bne.n	8003064 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003034:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003036:	b672      	cpsid	i
}
 8003038:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800303a:	2300      	movs	r3, #0
 800303c:	61bb      	str	r3, [r7, #24]
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	695b      	ldr	r3, [r3, #20]
 8003044:	61bb      	str	r3, [r7, #24]
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	699b      	ldr	r3, [r3, #24]
 800304c:	61bb      	str	r3, [r7, #24]
 800304e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800305e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003060:	b662      	cpsie	i
}
 8003062:	e035      	b.n	80030d0 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003068:	2b02      	cmp	r3, #2
 800306a:	d11e      	bne.n	80030aa <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800307a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800307c:	b672      	cpsid	i
}
 800307e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003080:	2300      	movs	r3, #0
 8003082:	617b      	str	r3, [r7, #20]
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	695b      	ldr	r3, [r3, #20]
 800308a:	617b      	str	r3, [r7, #20]
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	699b      	ldr	r3, [r3, #24]
 8003092:	617b      	str	r3, [r7, #20]
 8003094:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030a4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80030a6:	b662      	cpsie	i
}
 80030a8:	e012      	b.n	80030d0 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80030b8:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030ba:	2300      	movs	r3, #0
 80030bc:	613b      	str	r3, [r7, #16]
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	695b      	ldr	r3, [r3, #20]
 80030c4:	613b      	str	r3, [r7, #16]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	699b      	ldr	r3, [r3, #24]
 80030cc:	613b      	str	r3, [r7, #16]
 80030ce:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80030d0:	e166      	b.n	80033a0 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030d6:	2b03      	cmp	r3, #3
 80030d8:	f200 811f 	bhi.w	800331a <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d123      	bne.n	800312c <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030e6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80030e8:	68f8      	ldr	r0, [r7, #12]
 80030ea:	f000 fc4d 	bl	8003988 <I2C_WaitOnRXNEFlagUntilTimeout>
 80030ee:	4603      	mov	r3, r0
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d001      	beq.n	80030f8 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	e167      	b.n	80033c8 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	691a      	ldr	r2, [r3, #16]
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003102:	b2d2      	uxtb	r2, r2
 8003104:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800310a:	1c5a      	adds	r2, r3, #1
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003114:	3b01      	subs	r3, #1
 8003116:	b29a      	uxth	r2, r3
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003120:	b29b      	uxth	r3, r3
 8003122:	3b01      	subs	r3, #1
 8003124:	b29a      	uxth	r2, r3
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	855a      	strh	r2, [r3, #42]	; 0x2a
 800312a:	e139      	b.n	80033a0 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003130:	2b02      	cmp	r3, #2
 8003132:	d152      	bne.n	80031da <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003136:	9300      	str	r3, [sp, #0]
 8003138:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800313a:	2200      	movs	r2, #0
 800313c:	4906      	ldr	r1, [pc, #24]	; (8003158 <HAL_I2C_Mem_Read+0x24c>)
 800313e:	68f8      	ldr	r0, [r7, #12]
 8003140:	f000 faca 	bl	80036d8 <I2C_WaitOnFlagUntilTimeout>
 8003144:	4603      	mov	r3, r0
 8003146:	2b00      	cmp	r3, #0
 8003148:	d008      	beq.n	800315c <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e13c      	b.n	80033c8 <HAL_I2C_Mem_Read+0x4bc>
 800314e:	bf00      	nop
 8003150:	00100002 	.word	0x00100002
 8003154:	ffff0000 	.word	0xffff0000
 8003158:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 800315c:	b672      	cpsid	i
}
 800315e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800316e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	691a      	ldr	r2, [r3, #16]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800317a:	b2d2      	uxtb	r2, r2
 800317c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003182:	1c5a      	adds	r2, r3, #1
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800318c:	3b01      	subs	r3, #1
 800318e:	b29a      	uxth	r2, r3
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003198:	b29b      	uxth	r3, r3
 800319a:	3b01      	subs	r3, #1
 800319c:	b29a      	uxth	r2, r3
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80031a2:	b662      	cpsie	i
}
 80031a4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	691a      	ldr	r2, [r3, #16]
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031b0:	b2d2      	uxtb	r2, r2
 80031b2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031b8:	1c5a      	adds	r2, r3, #1
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031c2:	3b01      	subs	r3, #1
 80031c4:	b29a      	uxth	r2, r3
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031ce:	b29b      	uxth	r3, r3
 80031d0:	3b01      	subs	r3, #1
 80031d2:	b29a      	uxth	r2, r3
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80031d8:	e0e2      	b.n	80033a0 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80031da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031dc:	9300      	str	r3, [sp, #0]
 80031de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031e0:	2200      	movs	r2, #0
 80031e2:	497b      	ldr	r1, [pc, #492]	; (80033d0 <HAL_I2C_Mem_Read+0x4c4>)
 80031e4:	68f8      	ldr	r0, [r7, #12]
 80031e6:	f000 fa77 	bl	80036d8 <I2C_WaitOnFlagUntilTimeout>
 80031ea:	4603      	mov	r3, r0
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d001      	beq.n	80031f4 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e0e9      	b.n	80033c8 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003202:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003204:	b672      	cpsid	i
}
 8003206:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	691a      	ldr	r2, [r3, #16]
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003212:	b2d2      	uxtb	r2, r2
 8003214:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800321a:	1c5a      	adds	r2, r3, #1
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003224:	3b01      	subs	r3, #1
 8003226:	b29a      	uxth	r2, r3
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003230:	b29b      	uxth	r3, r3
 8003232:	3b01      	subs	r3, #1
 8003234:	b29a      	uxth	r2, r3
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800323a:	4b66      	ldr	r3, [pc, #408]	; (80033d4 <HAL_I2C_Mem_Read+0x4c8>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	08db      	lsrs	r3, r3, #3
 8003240:	4a65      	ldr	r2, [pc, #404]	; (80033d8 <HAL_I2C_Mem_Read+0x4cc>)
 8003242:	fba2 2303 	umull	r2, r3, r2, r3
 8003246:	0a1a      	lsrs	r2, r3, #8
 8003248:	4613      	mov	r3, r2
 800324a:	009b      	lsls	r3, r3, #2
 800324c:	4413      	add	r3, r2
 800324e:	00da      	lsls	r2, r3, #3
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003254:	6a3b      	ldr	r3, [r7, #32]
 8003256:	3b01      	subs	r3, #1
 8003258:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800325a:	6a3b      	ldr	r3, [r7, #32]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d118      	bne.n	8003292 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2200      	movs	r2, #0
 8003264:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2220      	movs	r2, #32
 800326a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2200      	movs	r2, #0
 8003272:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800327a:	f043 0220 	orr.w	r2, r3, #32
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003282:	b662      	cpsie	i
}
 8003284:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2200      	movs	r2, #0
 800328a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e09a      	b.n	80033c8 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	695b      	ldr	r3, [r3, #20]
 8003298:	f003 0304 	and.w	r3, r3, #4
 800329c:	2b04      	cmp	r3, #4
 800329e:	d1d9      	bne.n	8003254 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	691a      	ldr	r2, [r3, #16]
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ba:	b2d2      	uxtb	r2, r2
 80032bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c2:	1c5a      	adds	r2, r3, #1
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032cc:	3b01      	subs	r3, #1
 80032ce:	b29a      	uxth	r2, r3
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032d8:	b29b      	uxth	r3, r3
 80032da:	3b01      	subs	r3, #1
 80032dc:	b29a      	uxth	r2, r3
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80032e2:	b662      	cpsie	i
}
 80032e4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	691a      	ldr	r2, [r3, #16]
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f0:	b2d2      	uxtb	r2, r2
 80032f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f8:	1c5a      	adds	r2, r3, #1
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003302:	3b01      	subs	r3, #1
 8003304:	b29a      	uxth	r2, r3
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800330e:	b29b      	uxth	r3, r3
 8003310:	3b01      	subs	r3, #1
 8003312:	b29a      	uxth	r2, r3
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003318:	e042      	b.n	80033a0 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800331a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800331c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800331e:	68f8      	ldr	r0, [r7, #12]
 8003320:	f000 fb32 	bl	8003988 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003324:	4603      	mov	r3, r0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d001      	beq.n	800332e <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	e04c      	b.n	80033c8 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	691a      	ldr	r2, [r3, #16]
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003338:	b2d2      	uxtb	r2, r2
 800333a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003340:	1c5a      	adds	r2, r3, #1
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800334a:	3b01      	subs	r3, #1
 800334c:	b29a      	uxth	r2, r3
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003356:	b29b      	uxth	r3, r3
 8003358:	3b01      	subs	r3, #1
 800335a:	b29a      	uxth	r2, r3
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	695b      	ldr	r3, [r3, #20]
 8003366:	f003 0304 	and.w	r3, r3, #4
 800336a:	2b04      	cmp	r3, #4
 800336c:	d118      	bne.n	80033a0 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	691a      	ldr	r2, [r3, #16]
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003378:	b2d2      	uxtb	r2, r2
 800337a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003380:	1c5a      	adds	r2, r3, #1
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800338a:	3b01      	subs	r3, #1
 800338c:	b29a      	uxth	r2, r3
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003396:	b29b      	uxth	r3, r3
 8003398:	3b01      	subs	r3, #1
 800339a:	b29a      	uxth	r2, r3
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	f47f ae94 	bne.w	80030d2 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	2220      	movs	r2, #32
 80033ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	2200      	movs	r2, #0
 80033b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2200      	movs	r2, #0
 80033be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80033c2:	2300      	movs	r3, #0
 80033c4:	e000      	b.n	80033c8 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 80033c6:	2302      	movs	r3, #2
  }
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	3728      	adds	r7, #40	; 0x28
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}
 80033d0:	00010004 	.word	0x00010004
 80033d4:	20000004 	.word	0x20000004
 80033d8:	14f8b589 	.word	0x14f8b589

080033dc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b088      	sub	sp, #32
 80033e0:	af02      	add	r7, sp, #8
 80033e2:	60f8      	str	r0, [r7, #12]
 80033e4:	4608      	mov	r0, r1
 80033e6:	4611      	mov	r1, r2
 80033e8:	461a      	mov	r2, r3
 80033ea:	4603      	mov	r3, r0
 80033ec:	817b      	strh	r3, [r7, #10]
 80033ee:	460b      	mov	r3, r1
 80033f0:	813b      	strh	r3, [r7, #8]
 80033f2:	4613      	mov	r3, r2
 80033f4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003404:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003408:	9300      	str	r3, [sp, #0]
 800340a:	6a3b      	ldr	r3, [r7, #32]
 800340c:	2200      	movs	r2, #0
 800340e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003412:	68f8      	ldr	r0, [r7, #12]
 8003414:	f000 f960 	bl	80036d8 <I2C_WaitOnFlagUntilTimeout>
 8003418:	4603      	mov	r3, r0
 800341a:	2b00      	cmp	r3, #0
 800341c:	d00d      	beq.n	800343a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003428:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800342c:	d103      	bne.n	8003436 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003434:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003436:	2303      	movs	r3, #3
 8003438:	e05f      	b.n	80034fa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800343a:	897b      	ldrh	r3, [r7, #10]
 800343c:	b2db      	uxtb	r3, r3
 800343e:	461a      	mov	r2, r3
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003448:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800344a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800344c:	6a3a      	ldr	r2, [r7, #32]
 800344e:	492d      	ldr	r1, [pc, #180]	; (8003504 <I2C_RequestMemoryWrite+0x128>)
 8003450:	68f8      	ldr	r0, [r7, #12]
 8003452:	f000 f998 	bl	8003786 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003456:	4603      	mov	r3, r0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d001      	beq.n	8003460 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	e04c      	b.n	80034fa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003460:	2300      	movs	r3, #0
 8003462:	617b      	str	r3, [r7, #20]
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	695b      	ldr	r3, [r3, #20]
 800346a:	617b      	str	r3, [r7, #20]
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	699b      	ldr	r3, [r3, #24]
 8003472:	617b      	str	r3, [r7, #20]
 8003474:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003476:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003478:	6a39      	ldr	r1, [r7, #32]
 800347a:	68f8      	ldr	r0, [r7, #12]
 800347c:	f000 fa02 	bl	8003884 <I2C_WaitOnTXEFlagUntilTimeout>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d00d      	beq.n	80034a2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348a:	2b04      	cmp	r3, #4
 800348c:	d107      	bne.n	800349e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	681a      	ldr	r2, [r3, #0]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800349c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e02b      	b.n	80034fa <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80034a2:	88fb      	ldrh	r3, [r7, #6]
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d105      	bne.n	80034b4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80034a8:	893b      	ldrh	r3, [r7, #8]
 80034aa:	b2da      	uxtb	r2, r3
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	611a      	str	r2, [r3, #16]
 80034b2:	e021      	b.n	80034f8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80034b4:	893b      	ldrh	r3, [r7, #8]
 80034b6:	0a1b      	lsrs	r3, r3, #8
 80034b8:	b29b      	uxth	r3, r3
 80034ba:	b2da      	uxtb	r2, r3
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034c4:	6a39      	ldr	r1, [r7, #32]
 80034c6:	68f8      	ldr	r0, [r7, #12]
 80034c8:	f000 f9dc 	bl	8003884 <I2C_WaitOnTXEFlagUntilTimeout>
 80034cc:	4603      	mov	r3, r0
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d00d      	beq.n	80034ee <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d6:	2b04      	cmp	r3, #4
 80034d8:	d107      	bne.n	80034ea <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034e8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	e005      	b.n	80034fa <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80034ee:	893b      	ldrh	r3, [r7, #8]
 80034f0:	b2da      	uxtb	r2, r3
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80034f8:	2300      	movs	r3, #0
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3718      	adds	r7, #24
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	00010002 	.word	0x00010002

08003508 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b088      	sub	sp, #32
 800350c:	af02      	add	r7, sp, #8
 800350e:	60f8      	str	r0, [r7, #12]
 8003510:	4608      	mov	r0, r1
 8003512:	4611      	mov	r1, r2
 8003514:	461a      	mov	r2, r3
 8003516:	4603      	mov	r3, r0
 8003518:	817b      	strh	r3, [r7, #10]
 800351a:	460b      	mov	r3, r1
 800351c:	813b      	strh	r3, [r7, #8]
 800351e:	4613      	mov	r3, r2
 8003520:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003530:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	681a      	ldr	r2, [r3, #0]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003540:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003544:	9300      	str	r3, [sp, #0]
 8003546:	6a3b      	ldr	r3, [r7, #32]
 8003548:	2200      	movs	r2, #0
 800354a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800354e:	68f8      	ldr	r0, [r7, #12]
 8003550:	f000 f8c2 	bl	80036d8 <I2C_WaitOnFlagUntilTimeout>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	d00d      	beq.n	8003576 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003564:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003568:	d103      	bne.n	8003572 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003570:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003572:	2303      	movs	r3, #3
 8003574:	e0aa      	b.n	80036cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003576:	897b      	ldrh	r3, [r7, #10]
 8003578:	b2db      	uxtb	r3, r3
 800357a:	461a      	mov	r2, r3
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003584:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003588:	6a3a      	ldr	r2, [r7, #32]
 800358a:	4952      	ldr	r1, [pc, #328]	; (80036d4 <I2C_RequestMemoryRead+0x1cc>)
 800358c:	68f8      	ldr	r0, [r7, #12]
 800358e:	f000 f8fa 	bl	8003786 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003592:	4603      	mov	r3, r0
 8003594:	2b00      	cmp	r3, #0
 8003596:	d001      	beq.n	800359c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e097      	b.n	80036cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800359c:	2300      	movs	r3, #0
 800359e:	617b      	str	r3, [r7, #20]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	695b      	ldr	r3, [r3, #20]
 80035a6:	617b      	str	r3, [r7, #20]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	699b      	ldr	r3, [r3, #24]
 80035ae:	617b      	str	r3, [r7, #20]
 80035b0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035b4:	6a39      	ldr	r1, [r7, #32]
 80035b6:	68f8      	ldr	r0, [r7, #12]
 80035b8:	f000 f964 	bl	8003884 <I2C_WaitOnTXEFlagUntilTimeout>
 80035bc:	4603      	mov	r3, r0
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d00d      	beq.n	80035de <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c6:	2b04      	cmp	r3, #4
 80035c8:	d107      	bne.n	80035da <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035d8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e076      	b.n	80036cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80035de:	88fb      	ldrh	r3, [r7, #6]
 80035e0:	2b01      	cmp	r3, #1
 80035e2:	d105      	bne.n	80035f0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80035e4:	893b      	ldrh	r3, [r7, #8]
 80035e6:	b2da      	uxtb	r2, r3
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	611a      	str	r2, [r3, #16]
 80035ee:	e021      	b.n	8003634 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80035f0:	893b      	ldrh	r3, [r7, #8]
 80035f2:	0a1b      	lsrs	r3, r3, #8
 80035f4:	b29b      	uxth	r3, r3
 80035f6:	b2da      	uxtb	r2, r3
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003600:	6a39      	ldr	r1, [r7, #32]
 8003602:	68f8      	ldr	r0, [r7, #12]
 8003604:	f000 f93e 	bl	8003884 <I2C_WaitOnTXEFlagUntilTimeout>
 8003608:	4603      	mov	r3, r0
 800360a:	2b00      	cmp	r3, #0
 800360c:	d00d      	beq.n	800362a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003612:	2b04      	cmp	r3, #4
 8003614:	d107      	bne.n	8003626 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	681a      	ldr	r2, [r3, #0]
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003624:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	e050      	b.n	80036cc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800362a:	893b      	ldrh	r3, [r7, #8]
 800362c:	b2da      	uxtb	r2, r3
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003634:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003636:	6a39      	ldr	r1, [r7, #32]
 8003638:	68f8      	ldr	r0, [r7, #12]
 800363a:	f000 f923 	bl	8003884 <I2C_WaitOnTXEFlagUntilTimeout>
 800363e:	4603      	mov	r3, r0
 8003640:	2b00      	cmp	r3, #0
 8003642:	d00d      	beq.n	8003660 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003648:	2b04      	cmp	r3, #4
 800364a:	d107      	bne.n	800365c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800365a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e035      	b.n	80036cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800366e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003672:	9300      	str	r3, [sp, #0]
 8003674:	6a3b      	ldr	r3, [r7, #32]
 8003676:	2200      	movs	r2, #0
 8003678:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800367c:	68f8      	ldr	r0, [r7, #12]
 800367e:	f000 f82b 	bl	80036d8 <I2C_WaitOnFlagUntilTimeout>
 8003682:	4603      	mov	r3, r0
 8003684:	2b00      	cmp	r3, #0
 8003686:	d00d      	beq.n	80036a4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003692:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003696:	d103      	bne.n	80036a0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800369e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80036a0:	2303      	movs	r3, #3
 80036a2:	e013      	b.n	80036cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80036a4:	897b      	ldrh	r3, [r7, #10]
 80036a6:	b2db      	uxtb	r3, r3
 80036a8:	f043 0301 	orr.w	r3, r3, #1
 80036ac:	b2da      	uxtb	r2, r3
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80036b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b6:	6a3a      	ldr	r2, [r7, #32]
 80036b8:	4906      	ldr	r1, [pc, #24]	; (80036d4 <I2C_RequestMemoryRead+0x1cc>)
 80036ba:	68f8      	ldr	r0, [r7, #12]
 80036bc:	f000 f863 	bl	8003786 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036c0:	4603      	mov	r3, r0
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d001      	beq.n	80036ca <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e000      	b.n	80036cc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80036ca:	2300      	movs	r3, #0
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	3718      	adds	r7, #24
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bd80      	pop	{r7, pc}
 80036d4:	00010002 	.word	0x00010002

080036d8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b084      	sub	sp, #16
 80036dc:	af00      	add	r7, sp, #0
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	60b9      	str	r1, [r7, #8]
 80036e2:	603b      	str	r3, [r7, #0]
 80036e4:	4613      	mov	r3, r2
 80036e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036e8:	e025      	b.n	8003736 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036f0:	d021      	beq.n	8003736 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036f2:	f7fe fe7f 	bl	80023f4 <HAL_GetTick>
 80036f6:	4602      	mov	r2, r0
 80036f8:	69bb      	ldr	r3, [r7, #24]
 80036fa:	1ad3      	subs	r3, r2, r3
 80036fc:	683a      	ldr	r2, [r7, #0]
 80036fe:	429a      	cmp	r2, r3
 8003700:	d302      	bcc.n	8003708 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d116      	bne.n	8003736 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2200      	movs	r2, #0
 800370c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2220      	movs	r2, #32
 8003712:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2200      	movs	r2, #0
 800371a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003722:	f043 0220 	orr.w	r2, r3, #32
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	2200      	movs	r2, #0
 800372e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e023      	b.n	800377e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	0c1b      	lsrs	r3, r3, #16
 800373a:	b2db      	uxtb	r3, r3
 800373c:	2b01      	cmp	r3, #1
 800373e:	d10d      	bne.n	800375c <I2C_WaitOnFlagUntilTimeout+0x84>
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	695b      	ldr	r3, [r3, #20]
 8003746:	43da      	mvns	r2, r3
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	4013      	ands	r3, r2
 800374c:	b29b      	uxth	r3, r3
 800374e:	2b00      	cmp	r3, #0
 8003750:	bf0c      	ite	eq
 8003752:	2301      	moveq	r3, #1
 8003754:	2300      	movne	r3, #0
 8003756:	b2db      	uxtb	r3, r3
 8003758:	461a      	mov	r2, r3
 800375a:	e00c      	b.n	8003776 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	699b      	ldr	r3, [r3, #24]
 8003762:	43da      	mvns	r2, r3
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	4013      	ands	r3, r2
 8003768:	b29b      	uxth	r3, r3
 800376a:	2b00      	cmp	r3, #0
 800376c:	bf0c      	ite	eq
 800376e:	2301      	moveq	r3, #1
 8003770:	2300      	movne	r3, #0
 8003772:	b2db      	uxtb	r3, r3
 8003774:	461a      	mov	r2, r3
 8003776:	79fb      	ldrb	r3, [r7, #7]
 8003778:	429a      	cmp	r2, r3
 800377a:	d0b6      	beq.n	80036ea <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800377c:	2300      	movs	r3, #0
}
 800377e:	4618      	mov	r0, r3
 8003780:	3710      	adds	r7, #16
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}

08003786 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003786:	b580      	push	{r7, lr}
 8003788:	b084      	sub	sp, #16
 800378a:	af00      	add	r7, sp, #0
 800378c:	60f8      	str	r0, [r7, #12]
 800378e:	60b9      	str	r1, [r7, #8]
 8003790:	607a      	str	r2, [r7, #4]
 8003792:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003794:	e051      	b.n	800383a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	695b      	ldr	r3, [r3, #20]
 800379c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037a4:	d123      	bne.n	80037ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037b4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80037be:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	2200      	movs	r2, #0
 80037c4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2220      	movs	r2, #32
 80037ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2200      	movs	r2, #0
 80037d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037da:	f043 0204 	orr.w	r2, r3, #4
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	2200      	movs	r2, #0
 80037e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	e046      	b.n	800387c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037f4:	d021      	beq.n	800383a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037f6:	f7fe fdfd 	bl	80023f4 <HAL_GetTick>
 80037fa:	4602      	mov	r2, r0
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	1ad3      	subs	r3, r2, r3
 8003800:	687a      	ldr	r2, [r7, #4]
 8003802:	429a      	cmp	r2, r3
 8003804:	d302      	bcc.n	800380c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d116      	bne.n	800383a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2200      	movs	r2, #0
 8003810:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2220      	movs	r2, #32
 8003816:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2200      	movs	r2, #0
 800381e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003826:	f043 0220 	orr.w	r2, r3, #32
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2200      	movs	r2, #0
 8003832:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	e020      	b.n	800387c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	0c1b      	lsrs	r3, r3, #16
 800383e:	b2db      	uxtb	r3, r3
 8003840:	2b01      	cmp	r3, #1
 8003842:	d10c      	bne.n	800385e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	695b      	ldr	r3, [r3, #20]
 800384a:	43da      	mvns	r2, r3
 800384c:	68bb      	ldr	r3, [r7, #8]
 800384e:	4013      	ands	r3, r2
 8003850:	b29b      	uxth	r3, r3
 8003852:	2b00      	cmp	r3, #0
 8003854:	bf14      	ite	ne
 8003856:	2301      	movne	r3, #1
 8003858:	2300      	moveq	r3, #0
 800385a:	b2db      	uxtb	r3, r3
 800385c:	e00b      	b.n	8003876 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	699b      	ldr	r3, [r3, #24]
 8003864:	43da      	mvns	r2, r3
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	4013      	ands	r3, r2
 800386a:	b29b      	uxth	r3, r3
 800386c:	2b00      	cmp	r3, #0
 800386e:	bf14      	ite	ne
 8003870:	2301      	movne	r3, #1
 8003872:	2300      	moveq	r3, #0
 8003874:	b2db      	uxtb	r3, r3
 8003876:	2b00      	cmp	r3, #0
 8003878:	d18d      	bne.n	8003796 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800387a:	2300      	movs	r3, #0
}
 800387c:	4618      	mov	r0, r3
 800387e:	3710      	adds	r7, #16
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}

08003884 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b084      	sub	sp, #16
 8003888:	af00      	add	r7, sp, #0
 800388a:	60f8      	str	r0, [r7, #12]
 800388c:	60b9      	str	r1, [r7, #8]
 800388e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003890:	e02d      	b.n	80038ee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003892:	68f8      	ldr	r0, [r7, #12]
 8003894:	f000 f8ce 	bl	8003a34 <I2C_IsAcknowledgeFailed>
 8003898:	4603      	mov	r3, r0
 800389a:	2b00      	cmp	r3, #0
 800389c:	d001      	beq.n	80038a2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	e02d      	b.n	80038fe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038a2:	68bb      	ldr	r3, [r7, #8]
 80038a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038a8:	d021      	beq.n	80038ee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038aa:	f7fe fda3 	bl	80023f4 <HAL_GetTick>
 80038ae:	4602      	mov	r2, r0
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	1ad3      	subs	r3, r2, r3
 80038b4:	68ba      	ldr	r2, [r7, #8]
 80038b6:	429a      	cmp	r2, r3
 80038b8:	d302      	bcc.n	80038c0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d116      	bne.n	80038ee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2200      	movs	r2, #0
 80038c4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2220      	movs	r2, #32
 80038ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2200      	movs	r2, #0
 80038d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038da:	f043 0220 	orr.w	r2, r3, #32
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2200      	movs	r2, #0
 80038e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	e007      	b.n	80038fe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	695b      	ldr	r3, [r3, #20]
 80038f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038f8:	2b80      	cmp	r3, #128	; 0x80
 80038fa:	d1ca      	bne.n	8003892 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80038fc:	2300      	movs	r3, #0
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3710      	adds	r7, #16
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}

08003906 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003906:	b580      	push	{r7, lr}
 8003908:	b084      	sub	sp, #16
 800390a:	af00      	add	r7, sp, #0
 800390c:	60f8      	str	r0, [r7, #12]
 800390e:	60b9      	str	r1, [r7, #8]
 8003910:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003912:	e02d      	b.n	8003970 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003914:	68f8      	ldr	r0, [r7, #12]
 8003916:	f000 f88d 	bl	8003a34 <I2C_IsAcknowledgeFailed>
 800391a:	4603      	mov	r3, r0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d001      	beq.n	8003924 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	e02d      	b.n	8003980 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	f1b3 3fff 	cmp.w	r3, #4294967295
 800392a:	d021      	beq.n	8003970 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800392c:	f7fe fd62 	bl	80023f4 <HAL_GetTick>
 8003930:	4602      	mov	r2, r0
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	1ad3      	subs	r3, r2, r3
 8003936:	68ba      	ldr	r2, [r7, #8]
 8003938:	429a      	cmp	r2, r3
 800393a:	d302      	bcc.n	8003942 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d116      	bne.n	8003970 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2200      	movs	r2, #0
 8003946:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2220      	movs	r2, #32
 800394c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2200      	movs	r2, #0
 8003954:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800395c:	f043 0220 	orr.w	r2, r3, #32
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2200      	movs	r2, #0
 8003968:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	e007      	b.n	8003980 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	695b      	ldr	r3, [r3, #20]
 8003976:	f003 0304 	and.w	r3, r3, #4
 800397a:	2b04      	cmp	r3, #4
 800397c:	d1ca      	bne.n	8003914 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800397e:	2300      	movs	r3, #0
}
 8003980:	4618      	mov	r0, r3
 8003982:	3710      	adds	r7, #16
 8003984:	46bd      	mov	sp, r7
 8003986:	bd80      	pop	{r7, pc}

08003988 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b084      	sub	sp, #16
 800398c:	af00      	add	r7, sp, #0
 800398e:	60f8      	str	r0, [r7, #12]
 8003990:	60b9      	str	r1, [r7, #8]
 8003992:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003994:	e042      	b.n	8003a1c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	695b      	ldr	r3, [r3, #20]
 800399c:	f003 0310 	and.w	r3, r3, #16
 80039a0:	2b10      	cmp	r3, #16
 80039a2:	d119      	bne.n	80039d8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f06f 0210 	mvn.w	r2, #16
 80039ac:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	2200      	movs	r2, #0
 80039b2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	2220      	movs	r2, #32
 80039b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	2200      	movs	r2, #0
 80039c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2200      	movs	r2, #0
 80039d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	e029      	b.n	8003a2c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039d8:	f7fe fd0c 	bl	80023f4 <HAL_GetTick>
 80039dc:	4602      	mov	r2, r0
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	1ad3      	subs	r3, r2, r3
 80039e2:	68ba      	ldr	r2, [r7, #8]
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d302      	bcc.n	80039ee <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d116      	bne.n	8003a1c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	2200      	movs	r2, #0
 80039f2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	2220      	movs	r2, #32
 80039f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2200      	movs	r2, #0
 8003a00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a08:	f043 0220 	orr.w	r2, r3, #32
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2200      	movs	r2, #0
 8003a14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	e007      	b.n	8003a2c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	695b      	ldr	r3, [r3, #20]
 8003a22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a26:	2b40      	cmp	r3, #64	; 0x40
 8003a28:	d1b5      	bne.n	8003996 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003a2a:	2300      	movs	r3, #0
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3710      	adds	r7, #16
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}

08003a34 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b083      	sub	sp, #12
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	695b      	ldr	r3, [r3, #20]
 8003a42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a4a:	d11b      	bne.n	8003a84 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003a54:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2220      	movs	r2, #32
 8003a60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2200      	movs	r2, #0
 8003a68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a70:	f043 0204 	orr.w	r2, r3, #4
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	e000      	b.n	8003a86 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003a84:	2300      	movs	r3, #0
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	370c      	adds	r7, #12
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bc80      	pop	{r7}
 8003a8e:	4770      	bx	lr

08003a90 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b086      	sub	sp, #24
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d101      	bne.n	8003aa2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e272      	b.n	8003f88 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 0301 	and.w	r3, r3, #1
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	f000 8087 	beq.w	8003bbe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ab0:	4b92      	ldr	r3, [pc, #584]	; (8003cfc <HAL_RCC_OscConfig+0x26c>)
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	f003 030c 	and.w	r3, r3, #12
 8003ab8:	2b04      	cmp	r3, #4
 8003aba:	d00c      	beq.n	8003ad6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003abc:	4b8f      	ldr	r3, [pc, #572]	; (8003cfc <HAL_RCC_OscConfig+0x26c>)
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	f003 030c 	and.w	r3, r3, #12
 8003ac4:	2b08      	cmp	r3, #8
 8003ac6:	d112      	bne.n	8003aee <HAL_RCC_OscConfig+0x5e>
 8003ac8:	4b8c      	ldr	r3, [pc, #560]	; (8003cfc <HAL_RCC_OscConfig+0x26c>)
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ad0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ad4:	d10b      	bne.n	8003aee <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ad6:	4b89      	ldr	r3, [pc, #548]	; (8003cfc <HAL_RCC_OscConfig+0x26c>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d06c      	beq.n	8003bbc <HAL_RCC_OscConfig+0x12c>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d168      	bne.n	8003bbc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	e24c      	b.n	8003f88 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003af6:	d106      	bne.n	8003b06 <HAL_RCC_OscConfig+0x76>
 8003af8:	4b80      	ldr	r3, [pc, #512]	; (8003cfc <HAL_RCC_OscConfig+0x26c>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a7f      	ldr	r2, [pc, #508]	; (8003cfc <HAL_RCC_OscConfig+0x26c>)
 8003afe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b02:	6013      	str	r3, [r2, #0]
 8003b04:	e02e      	b.n	8003b64 <HAL_RCC_OscConfig+0xd4>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d10c      	bne.n	8003b28 <HAL_RCC_OscConfig+0x98>
 8003b0e:	4b7b      	ldr	r3, [pc, #492]	; (8003cfc <HAL_RCC_OscConfig+0x26c>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a7a      	ldr	r2, [pc, #488]	; (8003cfc <HAL_RCC_OscConfig+0x26c>)
 8003b14:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b18:	6013      	str	r3, [r2, #0]
 8003b1a:	4b78      	ldr	r3, [pc, #480]	; (8003cfc <HAL_RCC_OscConfig+0x26c>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a77      	ldr	r2, [pc, #476]	; (8003cfc <HAL_RCC_OscConfig+0x26c>)
 8003b20:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b24:	6013      	str	r3, [r2, #0]
 8003b26:	e01d      	b.n	8003b64 <HAL_RCC_OscConfig+0xd4>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b30:	d10c      	bne.n	8003b4c <HAL_RCC_OscConfig+0xbc>
 8003b32:	4b72      	ldr	r3, [pc, #456]	; (8003cfc <HAL_RCC_OscConfig+0x26c>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4a71      	ldr	r2, [pc, #452]	; (8003cfc <HAL_RCC_OscConfig+0x26c>)
 8003b38:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b3c:	6013      	str	r3, [r2, #0]
 8003b3e:	4b6f      	ldr	r3, [pc, #444]	; (8003cfc <HAL_RCC_OscConfig+0x26c>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a6e      	ldr	r2, [pc, #440]	; (8003cfc <HAL_RCC_OscConfig+0x26c>)
 8003b44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b48:	6013      	str	r3, [r2, #0]
 8003b4a:	e00b      	b.n	8003b64 <HAL_RCC_OscConfig+0xd4>
 8003b4c:	4b6b      	ldr	r3, [pc, #428]	; (8003cfc <HAL_RCC_OscConfig+0x26c>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a6a      	ldr	r2, [pc, #424]	; (8003cfc <HAL_RCC_OscConfig+0x26c>)
 8003b52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b56:	6013      	str	r3, [r2, #0]
 8003b58:	4b68      	ldr	r3, [pc, #416]	; (8003cfc <HAL_RCC_OscConfig+0x26c>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a67      	ldr	r2, [pc, #412]	; (8003cfc <HAL_RCC_OscConfig+0x26c>)
 8003b5e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b62:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d013      	beq.n	8003b94 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b6c:	f7fe fc42 	bl	80023f4 <HAL_GetTick>
 8003b70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b72:	e008      	b.n	8003b86 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b74:	f7fe fc3e 	bl	80023f4 <HAL_GetTick>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	2b64      	cmp	r3, #100	; 0x64
 8003b80:	d901      	bls.n	8003b86 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003b82:	2303      	movs	r3, #3
 8003b84:	e200      	b.n	8003f88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b86:	4b5d      	ldr	r3, [pc, #372]	; (8003cfc <HAL_RCC_OscConfig+0x26c>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d0f0      	beq.n	8003b74 <HAL_RCC_OscConfig+0xe4>
 8003b92:	e014      	b.n	8003bbe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b94:	f7fe fc2e 	bl	80023f4 <HAL_GetTick>
 8003b98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b9a:	e008      	b.n	8003bae <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b9c:	f7fe fc2a 	bl	80023f4 <HAL_GetTick>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	1ad3      	subs	r3, r2, r3
 8003ba6:	2b64      	cmp	r3, #100	; 0x64
 8003ba8:	d901      	bls.n	8003bae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003baa:	2303      	movs	r3, #3
 8003bac:	e1ec      	b.n	8003f88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bae:	4b53      	ldr	r3, [pc, #332]	; (8003cfc <HAL_RCC_OscConfig+0x26c>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d1f0      	bne.n	8003b9c <HAL_RCC_OscConfig+0x10c>
 8003bba:	e000      	b.n	8003bbe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 0302 	and.w	r3, r3, #2
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d063      	beq.n	8003c92 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003bca:	4b4c      	ldr	r3, [pc, #304]	; (8003cfc <HAL_RCC_OscConfig+0x26c>)
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	f003 030c 	and.w	r3, r3, #12
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d00b      	beq.n	8003bee <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003bd6:	4b49      	ldr	r3, [pc, #292]	; (8003cfc <HAL_RCC_OscConfig+0x26c>)
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	f003 030c 	and.w	r3, r3, #12
 8003bde:	2b08      	cmp	r3, #8
 8003be0:	d11c      	bne.n	8003c1c <HAL_RCC_OscConfig+0x18c>
 8003be2:	4b46      	ldr	r3, [pc, #280]	; (8003cfc <HAL_RCC_OscConfig+0x26c>)
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d116      	bne.n	8003c1c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bee:	4b43      	ldr	r3, [pc, #268]	; (8003cfc <HAL_RCC_OscConfig+0x26c>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f003 0302 	and.w	r3, r3, #2
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d005      	beq.n	8003c06 <HAL_RCC_OscConfig+0x176>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	691b      	ldr	r3, [r3, #16]
 8003bfe:	2b01      	cmp	r3, #1
 8003c00:	d001      	beq.n	8003c06 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	e1c0      	b.n	8003f88 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c06:	4b3d      	ldr	r3, [pc, #244]	; (8003cfc <HAL_RCC_OscConfig+0x26c>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	695b      	ldr	r3, [r3, #20]
 8003c12:	00db      	lsls	r3, r3, #3
 8003c14:	4939      	ldr	r1, [pc, #228]	; (8003cfc <HAL_RCC_OscConfig+0x26c>)
 8003c16:	4313      	orrs	r3, r2
 8003c18:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c1a:	e03a      	b.n	8003c92 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	691b      	ldr	r3, [r3, #16]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d020      	beq.n	8003c66 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c24:	4b36      	ldr	r3, [pc, #216]	; (8003d00 <HAL_RCC_OscConfig+0x270>)
 8003c26:	2201      	movs	r2, #1
 8003c28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c2a:	f7fe fbe3 	bl	80023f4 <HAL_GetTick>
 8003c2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c30:	e008      	b.n	8003c44 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c32:	f7fe fbdf 	bl	80023f4 <HAL_GetTick>
 8003c36:	4602      	mov	r2, r0
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	1ad3      	subs	r3, r2, r3
 8003c3c:	2b02      	cmp	r3, #2
 8003c3e:	d901      	bls.n	8003c44 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003c40:	2303      	movs	r3, #3
 8003c42:	e1a1      	b.n	8003f88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c44:	4b2d      	ldr	r3, [pc, #180]	; (8003cfc <HAL_RCC_OscConfig+0x26c>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 0302 	and.w	r3, r3, #2
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d0f0      	beq.n	8003c32 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c50:	4b2a      	ldr	r3, [pc, #168]	; (8003cfc <HAL_RCC_OscConfig+0x26c>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	695b      	ldr	r3, [r3, #20]
 8003c5c:	00db      	lsls	r3, r3, #3
 8003c5e:	4927      	ldr	r1, [pc, #156]	; (8003cfc <HAL_RCC_OscConfig+0x26c>)
 8003c60:	4313      	orrs	r3, r2
 8003c62:	600b      	str	r3, [r1, #0]
 8003c64:	e015      	b.n	8003c92 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c66:	4b26      	ldr	r3, [pc, #152]	; (8003d00 <HAL_RCC_OscConfig+0x270>)
 8003c68:	2200      	movs	r2, #0
 8003c6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c6c:	f7fe fbc2 	bl	80023f4 <HAL_GetTick>
 8003c70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c72:	e008      	b.n	8003c86 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c74:	f7fe fbbe 	bl	80023f4 <HAL_GetTick>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	2b02      	cmp	r3, #2
 8003c80:	d901      	bls.n	8003c86 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003c82:	2303      	movs	r3, #3
 8003c84:	e180      	b.n	8003f88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c86:	4b1d      	ldr	r3, [pc, #116]	; (8003cfc <HAL_RCC_OscConfig+0x26c>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 0302 	and.w	r3, r3, #2
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d1f0      	bne.n	8003c74 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f003 0308 	and.w	r3, r3, #8
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d03a      	beq.n	8003d14 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	699b      	ldr	r3, [r3, #24]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d019      	beq.n	8003cda <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ca6:	4b17      	ldr	r3, [pc, #92]	; (8003d04 <HAL_RCC_OscConfig+0x274>)
 8003ca8:	2201      	movs	r2, #1
 8003caa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cac:	f7fe fba2 	bl	80023f4 <HAL_GetTick>
 8003cb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cb2:	e008      	b.n	8003cc6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cb4:	f7fe fb9e 	bl	80023f4 <HAL_GetTick>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	1ad3      	subs	r3, r2, r3
 8003cbe:	2b02      	cmp	r3, #2
 8003cc0:	d901      	bls.n	8003cc6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	e160      	b.n	8003f88 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cc6:	4b0d      	ldr	r3, [pc, #52]	; (8003cfc <HAL_RCC_OscConfig+0x26c>)
 8003cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cca:	f003 0302 	and.w	r3, r3, #2
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d0f0      	beq.n	8003cb4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003cd2:	2001      	movs	r0, #1
 8003cd4:	f000 fac4 	bl	8004260 <RCC_Delay>
 8003cd8:	e01c      	b.n	8003d14 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003cda:	4b0a      	ldr	r3, [pc, #40]	; (8003d04 <HAL_RCC_OscConfig+0x274>)
 8003cdc:	2200      	movs	r2, #0
 8003cde:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ce0:	f7fe fb88 	bl	80023f4 <HAL_GetTick>
 8003ce4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ce6:	e00f      	b.n	8003d08 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ce8:	f7fe fb84 	bl	80023f4 <HAL_GetTick>
 8003cec:	4602      	mov	r2, r0
 8003cee:	693b      	ldr	r3, [r7, #16]
 8003cf0:	1ad3      	subs	r3, r2, r3
 8003cf2:	2b02      	cmp	r3, #2
 8003cf4:	d908      	bls.n	8003d08 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003cf6:	2303      	movs	r3, #3
 8003cf8:	e146      	b.n	8003f88 <HAL_RCC_OscConfig+0x4f8>
 8003cfa:	bf00      	nop
 8003cfc:	40021000 	.word	0x40021000
 8003d00:	42420000 	.word	0x42420000
 8003d04:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d08:	4b92      	ldr	r3, [pc, #584]	; (8003f54 <HAL_RCC_OscConfig+0x4c4>)
 8003d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d0c:	f003 0302 	and.w	r3, r3, #2
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d1e9      	bne.n	8003ce8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f003 0304 	and.w	r3, r3, #4
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	f000 80a6 	beq.w	8003e6e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d22:	2300      	movs	r3, #0
 8003d24:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d26:	4b8b      	ldr	r3, [pc, #556]	; (8003f54 <HAL_RCC_OscConfig+0x4c4>)
 8003d28:	69db      	ldr	r3, [r3, #28]
 8003d2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d10d      	bne.n	8003d4e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d32:	4b88      	ldr	r3, [pc, #544]	; (8003f54 <HAL_RCC_OscConfig+0x4c4>)
 8003d34:	69db      	ldr	r3, [r3, #28]
 8003d36:	4a87      	ldr	r2, [pc, #540]	; (8003f54 <HAL_RCC_OscConfig+0x4c4>)
 8003d38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d3c:	61d3      	str	r3, [r2, #28]
 8003d3e:	4b85      	ldr	r3, [pc, #532]	; (8003f54 <HAL_RCC_OscConfig+0x4c4>)
 8003d40:	69db      	ldr	r3, [r3, #28]
 8003d42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d46:	60bb      	str	r3, [r7, #8]
 8003d48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d4e:	4b82      	ldr	r3, [pc, #520]	; (8003f58 <HAL_RCC_OscConfig+0x4c8>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d118      	bne.n	8003d8c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d5a:	4b7f      	ldr	r3, [pc, #508]	; (8003f58 <HAL_RCC_OscConfig+0x4c8>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a7e      	ldr	r2, [pc, #504]	; (8003f58 <HAL_RCC_OscConfig+0x4c8>)
 8003d60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d66:	f7fe fb45 	bl	80023f4 <HAL_GetTick>
 8003d6a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d6c:	e008      	b.n	8003d80 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d6e:	f7fe fb41 	bl	80023f4 <HAL_GetTick>
 8003d72:	4602      	mov	r2, r0
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	1ad3      	subs	r3, r2, r3
 8003d78:	2b64      	cmp	r3, #100	; 0x64
 8003d7a:	d901      	bls.n	8003d80 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003d7c:	2303      	movs	r3, #3
 8003d7e:	e103      	b.n	8003f88 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d80:	4b75      	ldr	r3, [pc, #468]	; (8003f58 <HAL_RCC_OscConfig+0x4c8>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d0f0      	beq.n	8003d6e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	68db      	ldr	r3, [r3, #12]
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	d106      	bne.n	8003da2 <HAL_RCC_OscConfig+0x312>
 8003d94:	4b6f      	ldr	r3, [pc, #444]	; (8003f54 <HAL_RCC_OscConfig+0x4c4>)
 8003d96:	6a1b      	ldr	r3, [r3, #32]
 8003d98:	4a6e      	ldr	r2, [pc, #440]	; (8003f54 <HAL_RCC_OscConfig+0x4c4>)
 8003d9a:	f043 0301 	orr.w	r3, r3, #1
 8003d9e:	6213      	str	r3, [r2, #32]
 8003da0:	e02d      	b.n	8003dfe <HAL_RCC_OscConfig+0x36e>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	68db      	ldr	r3, [r3, #12]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d10c      	bne.n	8003dc4 <HAL_RCC_OscConfig+0x334>
 8003daa:	4b6a      	ldr	r3, [pc, #424]	; (8003f54 <HAL_RCC_OscConfig+0x4c4>)
 8003dac:	6a1b      	ldr	r3, [r3, #32]
 8003dae:	4a69      	ldr	r2, [pc, #420]	; (8003f54 <HAL_RCC_OscConfig+0x4c4>)
 8003db0:	f023 0301 	bic.w	r3, r3, #1
 8003db4:	6213      	str	r3, [r2, #32]
 8003db6:	4b67      	ldr	r3, [pc, #412]	; (8003f54 <HAL_RCC_OscConfig+0x4c4>)
 8003db8:	6a1b      	ldr	r3, [r3, #32]
 8003dba:	4a66      	ldr	r2, [pc, #408]	; (8003f54 <HAL_RCC_OscConfig+0x4c4>)
 8003dbc:	f023 0304 	bic.w	r3, r3, #4
 8003dc0:	6213      	str	r3, [r2, #32]
 8003dc2:	e01c      	b.n	8003dfe <HAL_RCC_OscConfig+0x36e>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	68db      	ldr	r3, [r3, #12]
 8003dc8:	2b05      	cmp	r3, #5
 8003dca:	d10c      	bne.n	8003de6 <HAL_RCC_OscConfig+0x356>
 8003dcc:	4b61      	ldr	r3, [pc, #388]	; (8003f54 <HAL_RCC_OscConfig+0x4c4>)
 8003dce:	6a1b      	ldr	r3, [r3, #32]
 8003dd0:	4a60      	ldr	r2, [pc, #384]	; (8003f54 <HAL_RCC_OscConfig+0x4c4>)
 8003dd2:	f043 0304 	orr.w	r3, r3, #4
 8003dd6:	6213      	str	r3, [r2, #32]
 8003dd8:	4b5e      	ldr	r3, [pc, #376]	; (8003f54 <HAL_RCC_OscConfig+0x4c4>)
 8003dda:	6a1b      	ldr	r3, [r3, #32]
 8003ddc:	4a5d      	ldr	r2, [pc, #372]	; (8003f54 <HAL_RCC_OscConfig+0x4c4>)
 8003dde:	f043 0301 	orr.w	r3, r3, #1
 8003de2:	6213      	str	r3, [r2, #32]
 8003de4:	e00b      	b.n	8003dfe <HAL_RCC_OscConfig+0x36e>
 8003de6:	4b5b      	ldr	r3, [pc, #364]	; (8003f54 <HAL_RCC_OscConfig+0x4c4>)
 8003de8:	6a1b      	ldr	r3, [r3, #32]
 8003dea:	4a5a      	ldr	r2, [pc, #360]	; (8003f54 <HAL_RCC_OscConfig+0x4c4>)
 8003dec:	f023 0301 	bic.w	r3, r3, #1
 8003df0:	6213      	str	r3, [r2, #32]
 8003df2:	4b58      	ldr	r3, [pc, #352]	; (8003f54 <HAL_RCC_OscConfig+0x4c4>)
 8003df4:	6a1b      	ldr	r3, [r3, #32]
 8003df6:	4a57      	ldr	r2, [pc, #348]	; (8003f54 <HAL_RCC_OscConfig+0x4c4>)
 8003df8:	f023 0304 	bic.w	r3, r3, #4
 8003dfc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	68db      	ldr	r3, [r3, #12]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d015      	beq.n	8003e32 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e06:	f7fe faf5 	bl	80023f4 <HAL_GetTick>
 8003e0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e0c:	e00a      	b.n	8003e24 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e0e:	f7fe faf1 	bl	80023f4 <HAL_GetTick>
 8003e12:	4602      	mov	r2, r0
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	1ad3      	subs	r3, r2, r3
 8003e18:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d901      	bls.n	8003e24 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003e20:	2303      	movs	r3, #3
 8003e22:	e0b1      	b.n	8003f88 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e24:	4b4b      	ldr	r3, [pc, #300]	; (8003f54 <HAL_RCC_OscConfig+0x4c4>)
 8003e26:	6a1b      	ldr	r3, [r3, #32]
 8003e28:	f003 0302 	and.w	r3, r3, #2
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d0ee      	beq.n	8003e0e <HAL_RCC_OscConfig+0x37e>
 8003e30:	e014      	b.n	8003e5c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e32:	f7fe fadf 	bl	80023f4 <HAL_GetTick>
 8003e36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e38:	e00a      	b.n	8003e50 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e3a:	f7fe fadb 	bl	80023f4 <HAL_GetTick>
 8003e3e:	4602      	mov	r2, r0
 8003e40:	693b      	ldr	r3, [r7, #16]
 8003e42:	1ad3      	subs	r3, r2, r3
 8003e44:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d901      	bls.n	8003e50 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003e4c:	2303      	movs	r3, #3
 8003e4e:	e09b      	b.n	8003f88 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e50:	4b40      	ldr	r3, [pc, #256]	; (8003f54 <HAL_RCC_OscConfig+0x4c4>)
 8003e52:	6a1b      	ldr	r3, [r3, #32]
 8003e54:	f003 0302 	and.w	r3, r3, #2
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d1ee      	bne.n	8003e3a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003e5c:	7dfb      	ldrb	r3, [r7, #23]
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d105      	bne.n	8003e6e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e62:	4b3c      	ldr	r3, [pc, #240]	; (8003f54 <HAL_RCC_OscConfig+0x4c4>)
 8003e64:	69db      	ldr	r3, [r3, #28]
 8003e66:	4a3b      	ldr	r2, [pc, #236]	; (8003f54 <HAL_RCC_OscConfig+0x4c4>)
 8003e68:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e6c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	69db      	ldr	r3, [r3, #28]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	f000 8087 	beq.w	8003f86 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e78:	4b36      	ldr	r3, [pc, #216]	; (8003f54 <HAL_RCC_OscConfig+0x4c4>)
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	f003 030c 	and.w	r3, r3, #12
 8003e80:	2b08      	cmp	r3, #8
 8003e82:	d061      	beq.n	8003f48 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	69db      	ldr	r3, [r3, #28]
 8003e88:	2b02      	cmp	r3, #2
 8003e8a:	d146      	bne.n	8003f1a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e8c:	4b33      	ldr	r3, [pc, #204]	; (8003f5c <HAL_RCC_OscConfig+0x4cc>)
 8003e8e:	2200      	movs	r2, #0
 8003e90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e92:	f7fe faaf 	bl	80023f4 <HAL_GetTick>
 8003e96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e98:	e008      	b.n	8003eac <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e9a:	f7fe faab 	bl	80023f4 <HAL_GetTick>
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	693b      	ldr	r3, [r7, #16]
 8003ea2:	1ad3      	subs	r3, r2, r3
 8003ea4:	2b02      	cmp	r3, #2
 8003ea6:	d901      	bls.n	8003eac <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003ea8:	2303      	movs	r3, #3
 8003eaa:	e06d      	b.n	8003f88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003eac:	4b29      	ldr	r3, [pc, #164]	; (8003f54 <HAL_RCC_OscConfig+0x4c4>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d1f0      	bne.n	8003e9a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6a1b      	ldr	r3, [r3, #32]
 8003ebc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ec0:	d108      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003ec2:	4b24      	ldr	r3, [pc, #144]	; (8003f54 <HAL_RCC_OscConfig+0x4c4>)
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	4921      	ldr	r1, [pc, #132]	; (8003f54 <HAL_RCC_OscConfig+0x4c4>)
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ed4:	4b1f      	ldr	r3, [pc, #124]	; (8003f54 <HAL_RCC_OscConfig+0x4c4>)
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a19      	ldr	r1, [r3, #32]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee4:	430b      	orrs	r3, r1
 8003ee6:	491b      	ldr	r1, [pc, #108]	; (8003f54 <HAL_RCC_OscConfig+0x4c4>)
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003eec:	4b1b      	ldr	r3, [pc, #108]	; (8003f5c <HAL_RCC_OscConfig+0x4cc>)
 8003eee:	2201      	movs	r2, #1
 8003ef0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ef2:	f7fe fa7f 	bl	80023f4 <HAL_GetTick>
 8003ef6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ef8:	e008      	b.n	8003f0c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003efa:	f7fe fa7b 	bl	80023f4 <HAL_GetTick>
 8003efe:	4602      	mov	r2, r0
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	1ad3      	subs	r3, r2, r3
 8003f04:	2b02      	cmp	r3, #2
 8003f06:	d901      	bls.n	8003f0c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003f08:	2303      	movs	r3, #3
 8003f0a:	e03d      	b.n	8003f88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f0c:	4b11      	ldr	r3, [pc, #68]	; (8003f54 <HAL_RCC_OscConfig+0x4c4>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d0f0      	beq.n	8003efa <HAL_RCC_OscConfig+0x46a>
 8003f18:	e035      	b.n	8003f86 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f1a:	4b10      	ldr	r3, [pc, #64]	; (8003f5c <HAL_RCC_OscConfig+0x4cc>)
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f20:	f7fe fa68 	bl	80023f4 <HAL_GetTick>
 8003f24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f26:	e008      	b.n	8003f3a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f28:	f7fe fa64 	bl	80023f4 <HAL_GetTick>
 8003f2c:	4602      	mov	r2, r0
 8003f2e:	693b      	ldr	r3, [r7, #16]
 8003f30:	1ad3      	subs	r3, r2, r3
 8003f32:	2b02      	cmp	r3, #2
 8003f34:	d901      	bls.n	8003f3a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003f36:	2303      	movs	r3, #3
 8003f38:	e026      	b.n	8003f88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f3a:	4b06      	ldr	r3, [pc, #24]	; (8003f54 <HAL_RCC_OscConfig+0x4c4>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d1f0      	bne.n	8003f28 <HAL_RCC_OscConfig+0x498>
 8003f46:	e01e      	b.n	8003f86 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	69db      	ldr	r3, [r3, #28]
 8003f4c:	2b01      	cmp	r3, #1
 8003f4e:	d107      	bne.n	8003f60 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	e019      	b.n	8003f88 <HAL_RCC_OscConfig+0x4f8>
 8003f54:	40021000 	.word	0x40021000
 8003f58:	40007000 	.word	0x40007000
 8003f5c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003f60:	4b0b      	ldr	r3, [pc, #44]	; (8003f90 <HAL_RCC_OscConfig+0x500>)
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6a1b      	ldr	r3, [r3, #32]
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d106      	bne.n	8003f82 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d001      	beq.n	8003f86 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	e000      	b.n	8003f88 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003f86:	2300      	movs	r3, #0
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3718      	adds	r7, #24
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}
 8003f90:	40021000 	.word	0x40021000

08003f94 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b084      	sub	sp, #16
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
 8003f9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d101      	bne.n	8003fa8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	e0d0      	b.n	800414a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003fa8:	4b6a      	ldr	r3, [pc, #424]	; (8004154 <HAL_RCC_ClockConfig+0x1c0>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f003 0307 	and.w	r3, r3, #7
 8003fb0:	683a      	ldr	r2, [r7, #0]
 8003fb2:	429a      	cmp	r2, r3
 8003fb4:	d910      	bls.n	8003fd8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fb6:	4b67      	ldr	r3, [pc, #412]	; (8004154 <HAL_RCC_ClockConfig+0x1c0>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f023 0207 	bic.w	r2, r3, #7
 8003fbe:	4965      	ldr	r1, [pc, #404]	; (8004154 <HAL_RCC_ClockConfig+0x1c0>)
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fc6:	4b63      	ldr	r3, [pc, #396]	; (8004154 <HAL_RCC_ClockConfig+0x1c0>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 0307 	and.w	r3, r3, #7
 8003fce:	683a      	ldr	r2, [r7, #0]
 8003fd0:	429a      	cmp	r2, r3
 8003fd2:	d001      	beq.n	8003fd8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	e0b8      	b.n	800414a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 0302 	and.w	r3, r3, #2
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d020      	beq.n	8004026 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f003 0304 	and.w	r3, r3, #4
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d005      	beq.n	8003ffc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ff0:	4b59      	ldr	r3, [pc, #356]	; (8004158 <HAL_RCC_ClockConfig+0x1c4>)
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	4a58      	ldr	r2, [pc, #352]	; (8004158 <HAL_RCC_ClockConfig+0x1c4>)
 8003ff6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003ffa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f003 0308 	and.w	r3, r3, #8
 8004004:	2b00      	cmp	r3, #0
 8004006:	d005      	beq.n	8004014 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004008:	4b53      	ldr	r3, [pc, #332]	; (8004158 <HAL_RCC_ClockConfig+0x1c4>)
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	4a52      	ldr	r2, [pc, #328]	; (8004158 <HAL_RCC_ClockConfig+0x1c4>)
 800400e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004012:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004014:	4b50      	ldr	r3, [pc, #320]	; (8004158 <HAL_RCC_ClockConfig+0x1c4>)
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	494d      	ldr	r1, [pc, #308]	; (8004158 <HAL_RCC_ClockConfig+0x1c4>)
 8004022:	4313      	orrs	r3, r2
 8004024:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 0301 	and.w	r3, r3, #1
 800402e:	2b00      	cmp	r3, #0
 8004030:	d040      	beq.n	80040b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	2b01      	cmp	r3, #1
 8004038:	d107      	bne.n	800404a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800403a:	4b47      	ldr	r3, [pc, #284]	; (8004158 <HAL_RCC_ClockConfig+0x1c4>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004042:	2b00      	cmp	r3, #0
 8004044:	d115      	bne.n	8004072 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e07f      	b.n	800414a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	2b02      	cmp	r3, #2
 8004050:	d107      	bne.n	8004062 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004052:	4b41      	ldr	r3, [pc, #260]	; (8004158 <HAL_RCC_ClockConfig+0x1c4>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800405a:	2b00      	cmp	r3, #0
 800405c:	d109      	bne.n	8004072 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	e073      	b.n	800414a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004062:	4b3d      	ldr	r3, [pc, #244]	; (8004158 <HAL_RCC_ClockConfig+0x1c4>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 0302 	and.w	r3, r3, #2
 800406a:	2b00      	cmp	r3, #0
 800406c:	d101      	bne.n	8004072 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e06b      	b.n	800414a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004072:	4b39      	ldr	r3, [pc, #228]	; (8004158 <HAL_RCC_ClockConfig+0x1c4>)
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	f023 0203 	bic.w	r2, r3, #3
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	4936      	ldr	r1, [pc, #216]	; (8004158 <HAL_RCC_ClockConfig+0x1c4>)
 8004080:	4313      	orrs	r3, r2
 8004082:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004084:	f7fe f9b6 	bl	80023f4 <HAL_GetTick>
 8004088:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800408a:	e00a      	b.n	80040a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800408c:	f7fe f9b2 	bl	80023f4 <HAL_GetTick>
 8004090:	4602      	mov	r2, r0
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	1ad3      	subs	r3, r2, r3
 8004096:	f241 3288 	movw	r2, #5000	; 0x1388
 800409a:	4293      	cmp	r3, r2
 800409c:	d901      	bls.n	80040a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800409e:	2303      	movs	r3, #3
 80040a0:	e053      	b.n	800414a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040a2:	4b2d      	ldr	r3, [pc, #180]	; (8004158 <HAL_RCC_ClockConfig+0x1c4>)
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	f003 020c 	and.w	r2, r3, #12
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	009b      	lsls	r3, r3, #2
 80040b0:	429a      	cmp	r2, r3
 80040b2:	d1eb      	bne.n	800408c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80040b4:	4b27      	ldr	r3, [pc, #156]	; (8004154 <HAL_RCC_ClockConfig+0x1c0>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 0307 	and.w	r3, r3, #7
 80040bc:	683a      	ldr	r2, [r7, #0]
 80040be:	429a      	cmp	r2, r3
 80040c0:	d210      	bcs.n	80040e4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040c2:	4b24      	ldr	r3, [pc, #144]	; (8004154 <HAL_RCC_ClockConfig+0x1c0>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f023 0207 	bic.w	r2, r3, #7
 80040ca:	4922      	ldr	r1, [pc, #136]	; (8004154 <HAL_RCC_ClockConfig+0x1c0>)
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040d2:	4b20      	ldr	r3, [pc, #128]	; (8004154 <HAL_RCC_ClockConfig+0x1c0>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f003 0307 	and.w	r3, r3, #7
 80040da:	683a      	ldr	r2, [r7, #0]
 80040dc:	429a      	cmp	r2, r3
 80040de:	d001      	beq.n	80040e4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80040e0:	2301      	movs	r3, #1
 80040e2:	e032      	b.n	800414a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f003 0304 	and.w	r3, r3, #4
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d008      	beq.n	8004102 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040f0:	4b19      	ldr	r3, [pc, #100]	; (8004158 <HAL_RCC_ClockConfig+0x1c4>)
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	68db      	ldr	r3, [r3, #12]
 80040fc:	4916      	ldr	r1, [pc, #88]	; (8004158 <HAL_RCC_ClockConfig+0x1c4>)
 80040fe:	4313      	orrs	r3, r2
 8004100:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f003 0308 	and.w	r3, r3, #8
 800410a:	2b00      	cmp	r3, #0
 800410c:	d009      	beq.n	8004122 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800410e:	4b12      	ldr	r3, [pc, #72]	; (8004158 <HAL_RCC_ClockConfig+0x1c4>)
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	691b      	ldr	r3, [r3, #16]
 800411a:	00db      	lsls	r3, r3, #3
 800411c:	490e      	ldr	r1, [pc, #56]	; (8004158 <HAL_RCC_ClockConfig+0x1c4>)
 800411e:	4313      	orrs	r3, r2
 8004120:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004122:	f000 f821 	bl	8004168 <HAL_RCC_GetSysClockFreq>
 8004126:	4602      	mov	r2, r0
 8004128:	4b0b      	ldr	r3, [pc, #44]	; (8004158 <HAL_RCC_ClockConfig+0x1c4>)
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	091b      	lsrs	r3, r3, #4
 800412e:	f003 030f 	and.w	r3, r3, #15
 8004132:	490a      	ldr	r1, [pc, #40]	; (800415c <HAL_RCC_ClockConfig+0x1c8>)
 8004134:	5ccb      	ldrb	r3, [r1, r3]
 8004136:	fa22 f303 	lsr.w	r3, r2, r3
 800413a:	4a09      	ldr	r2, [pc, #36]	; (8004160 <HAL_RCC_ClockConfig+0x1cc>)
 800413c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800413e:	4b09      	ldr	r3, [pc, #36]	; (8004164 <HAL_RCC_ClockConfig+0x1d0>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4618      	mov	r0, r3
 8004144:	f7fe f914 	bl	8002370 <HAL_InitTick>

  return HAL_OK;
 8004148:	2300      	movs	r3, #0
}
 800414a:	4618      	mov	r0, r3
 800414c:	3710      	adds	r7, #16
 800414e:	46bd      	mov	sp, r7
 8004150:	bd80      	pop	{r7, pc}
 8004152:	bf00      	nop
 8004154:	40022000 	.word	0x40022000
 8004158:	40021000 	.word	0x40021000
 800415c:	080082b4 	.word	0x080082b4
 8004160:	20000004 	.word	0x20000004
 8004164:	20000034 	.word	0x20000034

08004168 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004168:	b490      	push	{r4, r7}
 800416a:	b08a      	sub	sp, #40	; 0x28
 800416c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800416e:	4b29      	ldr	r3, [pc, #164]	; (8004214 <HAL_RCC_GetSysClockFreq+0xac>)
 8004170:	1d3c      	adds	r4, r7, #4
 8004172:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004174:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004178:	f240 2301 	movw	r3, #513	; 0x201
 800417c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800417e:	2300      	movs	r3, #0
 8004180:	61fb      	str	r3, [r7, #28]
 8004182:	2300      	movs	r3, #0
 8004184:	61bb      	str	r3, [r7, #24]
 8004186:	2300      	movs	r3, #0
 8004188:	627b      	str	r3, [r7, #36]	; 0x24
 800418a:	2300      	movs	r3, #0
 800418c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800418e:	2300      	movs	r3, #0
 8004190:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004192:	4b21      	ldr	r3, [pc, #132]	; (8004218 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004198:	69fb      	ldr	r3, [r7, #28]
 800419a:	f003 030c 	and.w	r3, r3, #12
 800419e:	2b04      	cmp	r3, #4
 80041a0:	d002      	beq.n	80041a8 <HAL_RCC_GetSysClockFreq+0x40>
 80041a2:	2b08      	cmp	r3, #8
 80041a4:	d003      	beq.n	80041ae <HAL_RCC_GetSysClockFreq+0x46>
 80041a6:	e02b      	b.n	8004200 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80041a8:	4b1c      	ldr	r3, [pc, #112]	; (800421c <HAL_RCC_GetSysClockFreq+0xb4>)
 80041aa:	623b      	str	r3, [r7, #32]
      break;
 80041ac:	e02b      	b.n	8004206 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80041ae:	69fb      	ldr	r3, [r7, #28]
 80041b0:	0c9b      	lsrs	r3, r3, #18
 80041b2:	f003 030f 	and.w	r3, r3, #15
 80041b6:	3328      	adds	r3, #40	; 0x28
 80041b8:	443b      	add	r3, r7
 80041ba:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80041be:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80041c0:	69fb      	ldr	r3, [r7, #28]
 80041c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d012      	beq.n	80041f0 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80041ca:	4b13      	ldr	r3, [pc, #76]	; (8004218 <HAL_RCC_GetSysClockFreq+0xb0>)
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	0c5b      	lsrs	r3, r3, #17
 80041d0:	f003 0301 	and.w	r3, r3, #1
 80041d4:	3328      	adds	r3, #40	; 0x28
 80041d6:	443b      	add	r3, r7
 80041d8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80041dc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	4a0e      	ldr	r2, [pc, #56]	; (800421c <HAL_RCC_GetSysClockFreq+0xb4>)
 80041e2:	fb03 f202 	mul.w	r2, r3, r2
 80041e6:	69bb      	ldr	r3, [r7, #24]
 80041e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80041ec:	627b      	str	r3, [r7, #36]	; 0x24
 80041ee:	e004      	b.n	80041fa <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80041f0:	697b      	ldr	r3, [r7, #20]
 80041f2:	4a0b      	ldr	r2, [pc, #44]	; (8004220 <HAL_RCC_GetSysClockFreq+0xb8>)
 80041f4:	fb02 f303 	mul.w	r3, r2, r3
 80041f8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80041fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041fc:	623b      	str	r3, [r7, #32]
      break;
 80041fe:	e002      	b.n	8004206 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004200:	4b06      	ldr	r3, [pc, #24]	; (800421c <HAL_RCC_GetSysClockFreq+0xb4>)
 8004202:	623b      	str	r3, [r7, #32]
      break;
 8004204:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004206:	6a3b      	ldr	r3, [r7, #32]
}
 8004208:	4618      	mov	r0, r3
 800420a:	3728      	adds	r7, #40	; 0x28
 800420c:	46bd      	mov	sp, r7
 800420e:	bc90      	pop	{r4, r7}
 8004210:	4770      	bx	lr
 8004212:	bf00      	nop
 8004214:	080082a4 	.word	0x080082a4
 8004218:	40021000 	.word	0x40021000
 800421c:	007a1200 	.word	0x007a1200
 8004220:	003d0900 	.word	0x003d0900

08004224 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004224:	b480      	push	{r7}
 8004226:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004228:	4b02      	ldr	r3, [pc, #8]	; (8004234 <HAL_RCC_GetHCLKFreq+0x10>)
 800422a:	681b      	ldr	r3, [r3, #0]
}
 800422c:	4618      	mov	r0, r3
 800422e:	46bd      	mov	sp, r7
 8004230:	bc80      	pop	{r7}
 8004232:	4770      	bx	lr
 8004234:	20000004 	.word	0x20000004

08004238 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800423c:	f7ff fff2 	bl	8004224 <HAL_RCC_GetHCLKFreq>
 8004240:	4602      	mov	r2, r0
 8004242:	4b05      	ldr	r3, [pc, #20]	; (8004258 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	0a1b      	lsrs	r3, r3, #8
 8004248:	f003 0307 	and.w	r3, r3, #7
 800424c:	4903      	ldr	r1, [pc, #12]	; (800425c <HAL_RCC_GetPCLK1Freq+0x24>)
 800424e:	5ccb      	ldrb	r3, [r1, r3]
 8004250:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004254:	4618      	mov	r0, r3
 8004256:	bd80      	pop	{r7, pc}
 8004258:	40021000 	.word	0x40021000
 800425c:	080082c4 	.word	0x080082c4

08004260 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004260:	b480      	push	{r7}
 8004262:	b085      	sub	sp, #20
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004268:	4b0a      	ldr	r3, [pc, #40]	; (8004294 <RCC_Delay+0x34>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a0a      	ldr	r2, [pc, #40]	; (8004298 <RCC_Delay+0x38>)
 800426e:	fba2 2303 	umull	r2, r3, r2, r3
 8004272:	0a5b      	lsrs	r3, r3, #9
 8004274:	687a      	ldr	r2, [r7, #4]
 8004276:	fb02 f303 	mul.w	r3, r2, r3
 800427a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800427c:	bf00      	nop
  }
  while (Delay --);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	1e5a      	subs	r2, r3, #1
 8004282:	60fa      	str	r2, [r7, #12]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d1f9      	bne.n	800427c <RCC_Delay+0x1c>
}
 8004288:	bf00      	nop
 800428a:	bf00      	nop
 800428c:	3714      	adds	r7, #20
 800428e:	46bd      	mov	sp, r7
 8004290:	bc80      	pop	{r7}
 8004292:	4770      	bx	lr
 8004294:	20000004 	.word	0x20000004
 8004298:	10624dd3 	.word	0x10624dd3

0800429c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b082      	sub	sp, #8
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d101      	bne.n	80042ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80042aa:	2301      	movs	r3, #1
 80042ac:	e076      	b.n	800439c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d108      	bne.n	80042c8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80042be:	d009      	beq.n	80042d4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2200      	movs	r2, #0
 80042c4:	61da      	str	r2, [r3, #28]
 80042c6:	e005      	b.n	80042d4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2200      	movs	r2, #0
 80042cc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2200      	movs	r2, #0
 80042d2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2200      	movs	r2, #0
 80042d8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80042e0:	b2db      	uxtb	r3, r3
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d106      	bne.n	80042f4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2200      	movs	r2, #0
 80042ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80042ee:	6878      	ldr	r0, [r7, #4]
 80042f0:	f7fd fa5e 	bl	80017b0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2202      	movs	r2, #2
 80042f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	681a      	ldr	r2, [r3, #0]
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800430a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800431c:	431a      	orrs	r2, r3
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	68db      	ldr	r3, [r3, #12]
 8004322:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004326:	431a      	orrs	r2, r3
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	691b      	ldr	r3, [r3, #16]
 800432c:	f003 0302 	and.w	r3, r3, #2
 8004330:	431a      	orrs	r2, r3
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	695b      	ldr	r3, [r3, #20]
 8004336:	f003 0301 	and.w	r3, r3, #1
 800433a:	431a      	orrs	r2, r3
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	699b      	ldr	r3, [r3, #24]
 8004340:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004344:	431a      	orrs	r2, r3
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	69db      	ldr	r3, [r3, #28]
 800434a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800434e:	431a      	orrs	r2, r3
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6a1b      	ldr	r3, [r3, #32]
 8004354:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004358:	ea42 0103 	orr.w	r1, r2, r3
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004360:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	430a      	orrs	r2, r1
 800436a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	699b      	ldr	r3, [r3, #24]
 8004370:	0c1a      	lsrs	r2, r3, #16
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f002 0204 	and.w	r2, r2, #4
 800437a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	69da      	ldr	r2, [r3, #28]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800438a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2200      	movs	r2, #0
 8004390:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2201      	movs	r2, #1
 8004396:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800439a:	2300      	movs	r3, #0
}
 800439c:	4618      	mov	r0, r3
 800439e:	3708      	adds	r7, #8
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}

080043a4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b088      	sub	sp, #32
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	60f8      	str	r0, [r7, #12]
 80043ac:	60b9      	str	r1, [r7, #8]
 80043ae:	603b      	str	r3, [r7, #0]
 80043b0:	4613      	mov	r3, r2
 80043b2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80043b4:	2300      	movs	r3, #0
 80043b6:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80043be:	2b01      	cmp	r3, #1
 80043c0:	d101      	bne.n	80043c6 <HAL_SPI_Transmit+0x22>
 80043c2:	2302      	movs	r3, #2
 80043c4:	e126      	b.n	8004614 <HAL_SPI_Transmit+0x270>
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	2201      	movs	r2, #1
 80043ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80043ce:	f7fe f811 	bl	80023f4 <HAL_GetTick>
 80043d2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80043d4:	88fb      	ldrh	r3, [r7, #6]
 80043d6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80043de:	b2db      	uxtb	r3, r3
 80043e0:	2b01      	cmp	r3, #1
 80043e2:	d002      	beq.n	80043ea <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80043e4:	2302      	movs	r3, #2
 80043e6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80043e8:	e10b      	b.n	8004602 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d002      	beq.n	80043f6 <HAL_SPI_Transmit+0x52>
 80043f0:	88fb      	ldrh	r3, [r7, #6]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d102      	bne.n	80043fc <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80043fa:	e102      	b.n	8004602 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2203      	movs	r2, #3
 8004400:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2200      	movs	r2, #0
 8004408:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	68ba      	ldr	r2, [r7, #8]
 800440e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	88fa      	ldrh	r2, [r7, #6]
 8004414:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	88fa      	ldrh	r2, [r7, #6]
 800441a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2200      	movs	r2, #0
 8004420:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2200      	movs	r2, #0
 8004426:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2200      	movs	r2, #0
 800442c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2200      	movs	r2, #0
 8004432:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2200      	movs	r2, #0
 8004438:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	689b      	ldr	r3, [r3, #8]
 800443e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004442:	d10f      	bne.n	8004464 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004452:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	681a      	ldr	r2, [r3, #0]
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004462:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800446e:	2b40      	cmp	r3, #64	; 0x40
 8004470:	d007      	beq.n	8004482 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004480:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	68db      	ldr	r3, [r3, #12]
 8004486:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800448a:	d14b      	bne.n	8004524 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d002      	beq.n	800449a <HAL_SPI_Transmit+0xf6>
 8004494:	8afb      	ldrh	r3, [r7, #22]
 8004496:	2b01      	cmp	r3, #1
 8004498:	d13e      	bne.n	8004518 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800449e:	881a      	ldrh	r2, [r3, #0]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044aa:	1c9a      	adds	r2, r3, #2
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044b4:	b29b      	uxth	r3, r3
 80044b6:	3b01      	subs	r3, #1
 80044b8:	b29a      	uxth	r2, r3
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80044be:	e02b      	b.n	8004518 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	f003 0302 	and.w	r3, r3, #2
 80044ca:	2b02      	cmp	r3, #2
 80044cc:	d112      	bne.n	80044f4 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044d2:	881a      	ldrh	r2, [r3, #0]
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044de:	1c9a      	adds	r2, r3, #2
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044e8:	b29b      	uxth	r3, r3
 80044ea:	3b01      	subs	r3, #1
 80044ec:	b29a      	uxth	r2, r3
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	86da      	strh	r2, [r3, #54]	; 0x36
 80044f2:	e011      	b.n	8004518 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044f4:	f7fd ff7e 	bl	80023f4 <HAL_GetTick>
 80044f8:	4602      	mov	r2, r0
 80044fa:	69bb      	ldr	r3, [r7, #24]
 80044fc:	1ad3      	subs	r3, r2, r3
 80044fe:	683a      	ldr	r2, [r7, #0]
 8004500:	429a      	cmp	r2, r3
 8004502:	d803      	bhi.n	800450c <HAL_SPI_Transmit+0x168>
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	f1b3 3fff 	cmp.w	r3, #4294967295
 800450a:	d102      	bne.n	8004512 <HAL_SPI_Transmit+0x16e>
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d102      	bne.n	8004518 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004512:	2303      	movs	r3, #3
 8004514:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004516:	e074      	b.n	8004602 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800451c:	b29b      	uxth	r3, r3
 800451e:	2b00      	cmp	r3, #0
 8004520:	d1ce      	bne.n	80044c0 <HAL_SPI_Transmit+0x11c>
 8004522:	e04c      	b.n	80045be <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d002      	beq.n	8004532 <HAL_SPI_Transmit+0x18e>
 800452c:	8afb      	ldrh	r3, [r7, #22]
 800452e:	2b01      	cmp	r3, #1
 8004530:	d140      	bne.n	80045b4 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	330c      	adds	r3, #12
 800453c:	7812      	ldrb	r2, [r2, #0]
 800453e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004544:	1c5a      	adds	r2, r3, #1
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800454e:	b29b      	uxth	r3, r3
 8004550:	3b01      	subs	r3, #1
 8004552:	b29a      	uxth	r2, r3
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004558:	e02c      	b.n	80045b4 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	f003 0302 	and.w	r3, r3, #2
 8004564:	2b02      	cmp	r3, #2
 8004566:	d113      	bne.n	8004590 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	330c      	adds	r3, #12
 8004572:	7812      	ldrb	r2, [r2, #0]
 8004574:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800457a:	1c5a      	adds	r2, r3, #1
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004584:	b29b      	uxth	r3, r3
 8004586:	3b01      	subs	r3, #1
 8004588:	b29a      	uxth	r2, r3
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	86da      	strh	r2, [r3, #54]	; 0x36
 800458e:	e011      	b.n	80045b4 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004590:	f7fd ff30 	bl	80023f4 <HAL_GetTick>
 8004594:	4602      	mov	r2, r0
 8004596:	69bb      	ldr	r3, [r7, #24]
 8004598:	1ad3      	subs	r3, r2, r3
 800459a:	683a      	ldr	r2, [r7, #0]
 800459c:	429a      	cmp	r2, r3
 800459e:	d803      	bhi.n	80045a8 <HAL_SPI_Transmit+0x204>
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045a6:	d102      	bne.n	80045ae <HAL_SPI_Transmit+0x20a>
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d102      	bne.n	80045b4 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80045ae:	2303      	movs	r3, #3
 80045b0:	77fb      	strb	r3, [r7, #31]
          goto error;
 80045b2:	e026      	b.n	8004602 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045b8:	b29b      	uxth	r3, r3
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d1cd      	bne.n	800455a <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80045be:	69ba      	ldr	r2, [r7, #24]
 80045c0:	6839      	ldr	r1, [r7, #0]
 80045c2:	68f8      	ldr	r0, [r7, #12]
 80045c4:	f000 fcbc 	bl	8004f40 <SPI_EndRxTxTransaction>
 80045c8:	4603      	mov	r3, r0
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d002      	beq.n	80045d4 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2220      	movs	r2, #32
 80045d2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	689b      	ldr	r3, [r3, #8]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d10a      	bne.n	80045f2 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80045dc:	2300      	movs	r3, #0
 80045de:	613b      	str	r3, [r7, #16]
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	68db      	ldr	r3, [r3, #12]
 80045e6:	613b      	str	r3, [r7, #16]
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	613b      	str	r3, [r7, #16]
 80045f0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d002      	beq.n	8004600 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	77fb      	strb	r3, [r7, #31]
 80045fe:	e000      	b.n	8004602 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004600:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2201      	movs	r2, #1
 8004606:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2200      	movs	r2, #0
 800460e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004612:	7ffb      	ldrb	r3, [r7, #31]
}
 8004614:	4618      	mov	r0, r3
 8004616:	3720      	adds	r7, #32
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}

0800461c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b088      	sub	sp, #32
 8004620:	af02      	add	r7, sp, #8
 8004622:	60f8      	str	r0, [r7, #12]
 8004624:	60b9      	str	r1, [r7, #8]
 8004626:	603b      	str	r3, [r7, #0]
 8004628:	4613      	mov	r3, r2
 800462a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800462c:	2300      	movs	r3, #0
 800462e:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004638:	d112      	bne.n	8004660 <HAL_SPI_Receive+0x44>
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	689b      	ldr	r3, [r3, #8]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d10e      	bne.n	8004660 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2204      	movs	r2, #4
 8004646:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800464a:	88fa      	ldrh	r2, [r7, #6]
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	9300      	str	r3, [sp, #0]
 8004650:	4613      	mov	r3, r2
 8004652:	68ba      	ldr	r2, [r7, #8]
 8004654:	68b9      	ldr	r1, [r7, #8]
 8004656:	68f8      	ldr	r0, [r7, #12]
 8004658:	f000 f8f1 	bl	800483e <HAL_SPI_TransmitReceive>
 800465c:	4603      	mov	r3, r0
 800465e:	e0ea      	b.n	8004836 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004666:	2b01      	cmp	r3, #1
 8004668:	d101      	bne.n	800466e <HAL_SPI_Receive+0x52>
 800466a:	2302      	movs	r3, #2
 800466c:	e0e3      	b.n	8004836 <HAL_SPI_Receive+0x21a>
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	2201      	movs	r2, #1
 8004672:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004676:	f7fd febd 	bl	80023f4 <HAL_GetTick>
 800467a:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004682:	b2db      	uxtb	r3, r3
 8004684:	2b01      	cmp	r3, #1
 8004686:	d002      	beq.n	800468e <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004688:	2302      	movs	r3, #2
 800468a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800468c:	e0ca      	b.n	8004824 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d002      	beq.n	800469a <HAL_SPI_Receive+0x7e>
 8004694:	88fb      	ldrh	r3, [r7, #6]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d102      	bne.n	80046a0 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800469e:	e0c1      	b.n	8004824 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2204      	movs	r2, #4
 80046a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2200      	movs	r2, #0
 80046ac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	68ba      	ldr	r2, [r7, #8]
 80046b2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	88fa      	ldrh	r2, [r7, #6]
 80046b8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	88fa      	ldrh	r2, [r7, #6]
 80046be:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2200      	movs	r2, #0
 80046c4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2200      	movs	r2, #0
 80046ca:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	2200      	movs	r2, #0
 80046d0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2200      	movs	r2, #0
 80046d6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	2200      	movs	r2, #0
 80046dc:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046e6:	d10f      	bne.n	8004708 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	681a      	ldr	r2, [r3, #0]
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046f6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004706:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004712:	2b40      	cmp	r3, #64	; 0x40
 8004714:	d007      	beq.n	8004726 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	681a      	ldr	r2, [r3, #0]
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004724:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	68db      	ldr	r3, [r3, #12]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d162      	bne.n	80047f4 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800472e:	e02e      	b.n	800478e <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	689b      	ldr	r3, [r3, #8]
 8004736:	f003 0301 	and.w	r3, r3, #1
 800473a:	2b01      	cmp	r3, #1
 800473c:	d115      	bne.n	800476a <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f103 020c 	add.w	r2, r3, #12
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800474a:	7812      	ldrb	r2, [r2, #0]
 800474c:	b2d2      	uxtb	r2, r2
 800474e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004754:	1c5a      	adds	r2, r3, #1
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800475e:	b29b      	uxth	r3, r3
 8004760:	3b01      	subs	r3, #1
 8004762:	b29a      	uxth	r2, r3
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004768:	e011      	b.n	800478e <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800476a:	f7fd fe43 	bl	80023f4 <HAL_GetTick>
 800476e:	4602      	mov	r2, r0
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	1ad3      	subs	r3, r2, r3
 8004774:	683a      	ldr	r2, [r7, #0]
 8004776:	429a      	cmp	r2, r3
 8004778:	d803      	bhi.n	8004782 <HAL_SPI_Receive+0x166>
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004780:	d102      	bne.n	8004788 <HAL_SPI_Receive+0x16c>
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d102      	bne.n	800478e <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8004788:	2303      	movs	r3, #3
 800478a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800478c:	e04a      	b.n	8004824 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004792:	b29b      	uxth	r3, r3
 8004794:	2b00      	cmp	r3, #0
 8004796:	d1cb      	bne.n	8004730 <HAL_SPI_Receive+0x114>
 8004798:	e031      	b.n	80047fe <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	f003 0301 	and.w	r3, r3, #1
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	d113      	bne.n	80047d0 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	68da      	ldr	r2, [r3, #12]
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047b2:	b292      	uxth	r2, r2
 80047b4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047ba:	1c9a      	adds	r2, r3, #2
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047c4:	b29b      	uxth	r3, r3
 80047c6:	3b01      	subs	r3, #1
 80047c8:	b29a      	uxth	r2, r3
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80047ce:	e011      	b.n	80047f4 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80047d0:	f7fd fe10 	bl	80023f4 <HAL_GetTick>
 80047d4:	4602      	mov	r2, r0
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	683a      	ldr	r2, [r7, #0]
 80047dc:	429a      	cmp	r2, r3
 80047de:	d803      	bhi.n	80047e8 <HAL_SPI_Receive+0x1cc>
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047e6:	d102      	bne.n	80047ee <HAL_SPI_Receive+0x1d2>
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d102      	bne.n	80047f4 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80047ee:	2303      	movs	r3, #3
 80047f0:	75fb      	strb	r3, [r7, #23]
          goto error;
 80047f2:	e017      	b.n	8004824 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047f8:	b29b      	uxth	r3, r3
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d1cd      	bne.n	800479a <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80047fe:	693a      	ldr	r2, [r7, #16]
 8004800:	6839      	ldr	r1, [r7, #0]
 8004802:	68f8      	ldr	r0, [r7, #12]
 8004804:	f000 fb4a 	bl	8004e9c <SPI_EndRxTransaction>
 8004808:	4603      	mov	r3, r0
 800480a:	2b00      	cmp	r3, #0
 800480c:	d002      	beq.n	8004814 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2220      	movs	r2, #32
 8004812:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004818:	2b00      	cmp	r3, #0
 800481a:	d002      	beq.n	8004822 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800481c:	2301      	movs	r3, #1
 800481e:	75fb      	strb	r3, [r7, #23]
 8004820:	e000      	b.n	8004824 <HAL_SPI_Receive+0x208>
  }

error :
 8004822:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2201      	movs	r2, #1
 8004828:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2200      	movs	r2, #0
 8004830:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004834:	7dfb      	ldrb	r3, [r7, #23]
}
 8004836:	4618      	mov	r0, r3
 8004838:	3718      	adds	r7, #24
 800483a:	46bd      	mov	sp, r7
 800483c:	bd80      	pop	{r7, pc}

0800483e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800483e:	b580      	push	{r7, lr}
 8004840:	b08c      	sub	sp, #48	; 0x30
 8004842:	af00      	add	r7, sp, #0
 8004844:	60f8      	str	r0, [r7, #12]
 8004846:	60b9      	str	r1, [r7, #8]
 8004848:	607a      	str	r2, [r7, #4]
 800484a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800484c:	2301      	movs	r3, #1
 800484e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004850:	2300      	movs	r3, #0
 8004852:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800485c:	2b01      	cmp	r3, #1
 800485e:	d101      	bne.n	8004864 <HAL_SPI_TransmitReceive+0x26>
 8004860:	2302      	movs	r3, #2
 8004862:	e18a      	b.n	8004b7a <HAL_SPI_TransmitReceive+0x33c>
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2201      	movs	r2, #1
 8004868:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800486c:	f7fd fdc2 	bl	80023f4 <HAL_GetTick>
 8004870:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004878:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004882:	887b      	ldrh	r3, [r7, #2]
 8004884:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004886:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800488a:	2b01      	cmp	r3, #1
 800488c:	d00f      	beq.n	80048ae <HAL_SPI_TransmitReceive+0x70>
 800488e:	69fb      	ldr	r3, [r7, #28]
 8004890:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004894:	d107      	bne.n	80048a6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d103      	bne.n	80048a6 <HAL_SPI_TransmitReceive+0x68>
 800489e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80048a2:	2b04      	cmp	r3, #4
 80048a4:	d003      	beq.n	80048ae <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80048a6:	2302      	movs	r3, #2
 80048a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80048ac:	e15b      	b.n	8004b66 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d005      	beq.n	80048c0 <HAL_SPI_TransmitReceive+0x82>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d002      	beq.n	80048c0 <HAL_SPI_TransmitReceive+0x82>
 80048ba:	887b      	ldrh	r3, [r7, #2]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d103      	bne.n	80048c8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80048c0:	2301      	movs	r3, #1
 80048c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80048c6:	e14e      	b.n	8004b66 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80048ce:	b2db      	uxtb	r3, r3
 80048d0:	2b04      	cmp	r3, #4
 80048d2:	d003      	beq.n	80048dc <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2205      	movs	r2, #5
 80048d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2200      	movs	r2, #0
 80048e0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	687a      	ldr	r2, [r7, #4]
 80048e6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	887a      	ldrh	r2, [r7, #2]
 80048ec:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	887a      	ldrh	r2, [r7, #2]
 80048f2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	68ba      	ldr	r2, [r7, #8]
 80048f8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	887a      	ldrh	r2, [r7, #2]
 80048fe:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	887a      	ldrh	r2, [r7, #2]
 8004904:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2200      	movs	r2, #0
 800490a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2200      	movs	r2, #0
 8004910:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800491c:	2b40      	cmp	r3, #64	; 0x40
 800491e:	d007      	beq.n	8004930 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800492e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	68db      	ldr	r3, [r3, #12]
 8004934:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004938:	d178      	bne.n	8004a2c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d002      	beq.n	8004948 <HAL_SPI_TransmitReceive+0x10a>
 8004942:	8b7b      	ldrh	r3, [r7, #26]
 8004944:	2b01      	cmp	r3, #1
 8004946:	d166      	bne.n	8004a16 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800494c:	881a      	ldrh	r2, [r3, #0]
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004958:	1c9a      	adds	r2, r3, #2
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004962:	b29b      	uxth	r3, r3
 8004964:	3b01      	subs	r3, #1
 8004966:	b29a      	uxth	r2, r3
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800496c:	e053      	b.n	8004a16 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	689b      	ldr	r3, [r3, #8]
 8004974:	f003 0302 	and.w	r3, r3, #2
 8004978:	2b02      	cmp	r3, #2
 800497a:	d11b      	bne.n	80049b4 <HAL_SPI_TransmitReceive+0x176>
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004980:	b29b      	uxth	r3, r3
 8004982:	2b00      	cmp	r3, #0
 8004984:	d016      	beq.n	80049b4 <HAL_SPI_TransmitReceive+0x176>
 8004986:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004988:	2b01      	cmp	r3, #1
 800498a:	d113      	bne.n	80049b4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004990:	881a      	ldrh	r2, [r3, #0]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800499c:	1c9a      	adds	r2, r3, #2
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049a6:	b29b      	uxth	r3, r3
 80049a8:	3b01      	subs	r3, #1
 80049aa:	b29a      	uxth	r2, r3
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80049b0:	2300      	movs	r3, #0
 80049b2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	f003 0301 	and.w	r3, r3, #1
 80049be:	2b01      	cmp	r3, #1
 80049c0:	d119      	bne.n	80049f6 <HAL_SPI_TransmitReceive+0x1b8>
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049c6:	b29b      	uxth	r3, r3
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d014      	beq.n	80049f6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	68da      	ldr	r2, [r3, #12]
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049d6:	b292      	uxth	r2, r2
 80049d8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049de:	1c9a      	adds	r2, r3, #2
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049e8:	b29b      	uxth	r3, r3
 80049ea:	3b01      	subs	r3, #1
 80049ec:	b29a      	uxth	r2, r3
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80049f2:	2301      	movs	r3, #1
 80049f4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80049f6:	f7fd fcfd 	bl	80023f4 <HAL_GetTick>
 80049fa:	4602      	mov	r2, r0
 80049fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049fe:	1ad3      	subs	r3, r2, r3
 8004a00:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004a02:	429a      	cmp	r2, r3
 8004a04:	d807      	bhi.n	8004a16 <HAL_SPI_TransmitReceive+0x1d8>
 8004a06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a0c:	d003      	beq.n	8004a16 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004a0e:	2303      	movs	r3, #3
 8004a10:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004a14:	e0a7      	b.n	8004b66 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a1a:	b29b      	uxth	r3, r3
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d1a6      	bne.n	800496e <HAL_SPI_TransmitReceive+0x130>
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a24:	b29b      	uxth	r3, r3
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d1a1      	bne.n	800496e <HAL_SPI_TransmitReceive+0x130>
 8004a2a:	e07c      	b.n	8004b26 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d002      	beq.n	8004a3a <HAL_SPI_TransmitReceive+0x1fc>
 8004a34:	8b7b      	ldrh	r3, [r7, #26]
 8004a36:	2b01      	cmp	r3, #1
 8004a38:	d16b      	bne.n	8004b12 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	330c      	adds	r3, #12
 8004a44:	7812      	ldrb	r2, [r2, #0]
 8004a46:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a4c:	1c5a      	adds	r2, r3, #1
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	3b01      	subs	r3, #1
 8004a5a:	b29a      	uxth	r2, r3
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a60:	e057      	b.n	8004b12 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	f003 0302 	and.w	r3, r3, #2
 8004a6c:	2b02      	cmp	r3, #2
 8004a6e:	d11c      	bne.n	8004aaa <HAL_SPI_TransmitReceive+0x26c>
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a74:	b29b      	uxth	r3, r3
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d017      	beq.n	8004aaa <HAL_SPI_TransmitReceive+0x26c>
 8004a7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a7c:	2b01      	cmp	r3, #1
 8004a7e:	d114      	bne.n	8004aaa <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	330c      	adds	r3, #12
 8004a8a:	7812      	ldrb	r2, [r2, #0]
 8004a8c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a92:	1c5a      	adds	r2, r3, #1
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a9c:	b29b      	uxth	r3, r3
 8004a9e:	3b01      	subs	r3, #1
 8004aa0:	b29a      	uxth	r2, r3
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	f003 0301 	and.w	r3, r3, #1
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	d119      	bne.n	8004aec <HAL_SPI_TransmitReceive+0x2ae>
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004abc:	b29b      	uxth	r3, r3
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d014      	beq.n	8004aec <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	68da      	ldr	r2, [r3, #12]
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004acc:	b2d2      	uxtb	r2, r2
 8004ace:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ad4:	1c5a      	adds	r2, r3, #1
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	3b01      	subs	r3, #1
 8004ae2:	b29a      	uxth	r2, r3
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004aec:	f7fd fc82 	bl	80023f4 <HAL_GetTick>
 8004af0:	4602      	mov	r2, r0
 8004af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af4:	1ad3      	subs	r3, r2, r3
 8004af6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004af8:	429a      	cmp	r2, r3
 8004afa:	d803      	bhi.n	8004b04 <HAL_SPI_TransmitReceive+0x2c6>
 8004afc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004afe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b02:	d102      	bne.n	8004b0a <HAL_SPI_TransmitReceive+0x2cc>
 8004b04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d103      	bne.n	8004b12 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004b0a:	2303      	movs	r3, #3
 8004b0c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004b10:	e029      	b.n	8004b66 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b16:	b29b      	uxth	r3, r3
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d1a2      	bne.n	8004a62 <HAL_SPI_TransmitReceive+0x224>
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b20:	b29b      	uxth	r3, r3
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d19d      	bne.n	8004a62 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b28:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004b2a:	68f8      	ldr	r0, [r7, #12]
 8004b2c:	f000 fa08 	bl	8004f40 <SPI_EndRxTxTransaction>
 8004b30:	4603      	mov	r3, r0
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d006      	beq.n	8004b44 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	2220      	movs	r2, #32
 8004b40:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004b42:	e010      	b.n	8004b66 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d10b      	bne.n	8004b64 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	617b      	str	r3, [r7, #20]
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	68db      	ldr	r3, [r3, #12]
 8004b56:	617b      	str	r3, [r7, #20]
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	689b      	ldr	r3, [r3, #8]
 8004b5e:	617b      	str	r3, [r7, #20]
 8004b60:	697b      	ldr	r3, [r7, #20]
 8004b62:	e000      	b.n	8004b66 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004b64:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	2201      	movs	r2, #1
 8004b6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2200      	movs	r2, #0
 8004b72:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004b76:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	3730      	adds	r7, #48	; 0x30
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}
	...

08004b84 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b088      	sub	sp, #32
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004b9c:	69bb      	ldr	r3, [r7, #24]
 8004b9e:	099b      	lsrs	r3, r3, #6
 8004ba0:	f003 0301 	and.w	r3, r3, #1
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d10f      	bne.n	8004bc8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004ba8:	69bb      	ldr	r3, [r7, #24]
 8004baa:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d00a      	beq.n	8004bc8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004bb2:	69fb      	ldr	r3, [r7, #28]
 8004bb4:	099b      	lsrs	r3, r3, #6
 8004bb6:	f003 0301 	and.w	r3, r3, #1
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d004      	beq.n	8004bc8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc2:	6878      	ldr	r0, [r7, #4]
 8004bc4:	4798      	blx	r3
    return;
 8004bc6:	e0be      	b.n	8004d46 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004bc8:	69bb      	ldr	r3, [r7, #24]
 8004bca:	085b      	lsrs	r3, r3, #1
 8004bcc:	f003 0301 	and.w	r3, r3, #1
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d00a      	beq.n	8004bea <HAL_SPI_IRQHandler+0x66>
 8004bd4:	69fb      	ldr	r3, [r7, #28]
 8004bd6:	09db      	lsrs	r3, r3, #7
 8004bd8:	f003 0301 	and.w	r3, r3, #1
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d004      	beq.n	8004bea <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004be4:	6878      	ldr	r0, [r7, #4]
 8004be6:	4798      	blx	r3
    return;
 8004be8:	e0ad      	b.n	8004d46 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8004bea:	69bb      	ldr	r3, [r7, #24]
 8004bec:	095b      	lsrs	r3, r3, #5
 8004bee:	f003 0301 	and.w	r3, r3, #1
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d106      	bne.n	8004c04 <HAL_SPI_IRQHandler+0x80>
 8004bf6:	69bb      	ldr	r3, [r7, #24]
 8004bf8:	099b      	lsrs	r3, r3, #6
 8004bfa:	f003 0301 	and.w	r3, r3, #1
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	f000 80a1 	beq.w	8004d46 <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004c04:	69fb      	ldr	r3, [r7, #28]
 8004c06:	095b      	lsrs	r3, r3, #5
 8004c08:	f003 0301 	and.w	r3, r3, #1
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	f000 809a 	beq.w	8004d46 <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004c12:	69bb      	ldr	r3, [r7, #24]
 8004c14:	099b      	lsrs	r3, r3, #6
 8004c16:	f003 0301 	and.w	r3, r3, #1
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d023      	beq.n	8004c66 <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	2b03      	cmp	r3, #3
 8004c28:	d011      	beq.n	8004c4e <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c2e:	f043 0204 	orr.w	r2, r3, #4
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004c36:	2300      	movs	r3, #0
 8004c38:	617b      	str	r3, [r7, #20]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	68db      	ldr	r3, [r3, #12]
 8004c40:	617b      	str	r3, [r7, #20]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	617b      	str	r3, [r7, #20]
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	e00b      	b.n	8004c66 <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004c4e:	2300      	movs	r3, #0
 8004c50:	613b      	str	r3, [r7, #16]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	68db      	ldr	r3, [r3, #12]
 8004c58:	613b      	str	r3, [r7, #16]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	613b      	str	r3, [r7, #16]
 8004c62:	693b      	ldr	r3, [r7, #16]
        return;
 8004c64:	e06f      	b.n	8004d46 <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004c66:	69bb      	ldr	r3, [r7, #24]
 8004c68:	095b      	lsrs	r3, r3, #5
 8004c6a:	f003 0301 	and.w	r3, r3, #1
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d014      	beq.n	8004c9c <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c76:	f043 0201 	orr.w	r2, r3, #1
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004c7e:	2300      	movs	r3, #0
 8004c80:	60fb      	str	r3, [r7, #12]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	60fb      	str	r3, [r7, #12]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	681a      	ldr	r2, [r3, #0]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c98:	601a      	str	r2, [r3, #0]
 8004c9a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d04f      	beq.n	8004d44 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	685a      	ldr	r2, [r3, #4]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004cb2:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004cbc:	69fb      	ldr	r3, [r7, #28]
 8004cbe:	f003 0302 	and.w	r3, r3, #2
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d104      	bne.n	8004cd0 <HAL_SPI_IRQHandler+0x14c>
 8004cc6:	69fb      	ldr	r3, [r7, #28]
 8004cc8:	f003 0301 	and.w	r3, r3, #1
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d034      	beq.n	8004d3a <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	685a      	ldr	r2, [r3, #4]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f022 0203 	bic.w	r2, r2, #3
 8004cde:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d011      	beq.n	8004d0c <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cec:	4a17      	ldr	r2, [pc, #92]	; (8004d4c <HAL_SPI_IRQHandler+0x1c8>)
 8004cee:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	f7fd fcb9 	bl	800266c <HAL_DMA_Abort_IT>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d005      	beq.n	8004d0c <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d04:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d016      	beq.n	8004d42 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d18:	4a0c      	ldr	r2, [pc, #48]	; (8004d4c <HAL_SPI_IRQHandler+0x1c8>)
 8004d1a:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d20:	4618      	mov	r0, r3
 8004d22:	f7fd fca3 	bl	800266c <HAL_DMA_Abort_IT>
 8004d26:	4603      	mov	r3, r0
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d00a      	beq.n	8004d42 <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d30:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8004d38:	e003      	b.n	8004d42 <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004d3a:	6878      	ldr	r0, [r7, #4]
 8004d3c:	f000 f808 	bl	8004d50 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004d40:	e000      	b.n	8004d44 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 8004d42:	bf00      	nop
    return;
 8004d44:	bf00      	nop
  }
}
 8004d46:	3720      	adds	r7, #32
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bd80      	pop	{r7, pc}
 8004d4c:	08004d63 	.word	0x08004d63

08004d50 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b083      	sub	sp, #12
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004d58:	bf00      	nop
 8004d5a:	370c      	adds	r7, #12
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bc80      	pop	{r7}
 8004d60:	4770      	bx	lr

08004d62 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004d62:	b580      	push	{r7, lr}
 8004d64:	b084      	sub	sp, #16
 8004d66:	af00      	add	r7, sp, #0
 8004d68:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d6e:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2200      	movs	r2, #0
 8004d74:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004d7c:	68f8      	ldr	r0, [r7, #12]
 8004d7e:	f7ff ffe7 	bl	8004d50 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004d82:	bf00      	nop
 8004d84:	3710      	adds	r7, #16
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}
	...

08004d8c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b088      	sub	sp, #32
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	60f8      	str	r0, [r7, #12]
 8004d94:	60b9      	str	r1, [r7, #8]
 8004d96:	603b      	str	r3, [r7, #0]
 8004d98:	4613      	mov	r3, r2
 8004d9a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004d9c:	f7fd fb2a 	bl	80023f4 <HAL_GetTick>
 8004da0:	4602      	mov	r2, r0
 8004da2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004da4:	1a9b      	subs	r3, r3, r2
 8004da6:	683a      	ldr	r2, [r7, #0]
 8004da8:	4413      	add	r3, r2
 8004daa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004dac:	f7fd fb22 	bl	80023f4 <HAL_GetTick>
 8004db0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004db2:	4b39      	ldr	r3, [pc, #228]	; (8004e98 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	015b      	lsls	r3, r3, #5
 8004db8:	0d1b      	lsrs	r3, r3, #20
 8004dba:	69fa      	ldr	r2, [r7, #28]
 8004dbc:	fb02 f303 	mul.w	r3, r2, r3
 8004dc0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004dc2:	e054      	b.n	8004e6e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dca:	d050      	beq.n	8004e6e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004dcc:	f7fd fb12 	bl	80023f4 <HAL_GetTick>
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	69bb      	ldr	r3, [r7, #24]
 8004dd4:	1ad3      	subs	r3, r2, r3
 8004dd6:	69fa      	ldr	r2, [r7, #28]
 8004dd8:	429a      	cmp	r2, r3
 8004dda:	d902      	bls.n	8004de2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004ddc:	69fb      	ldr	r3, [r7, #28]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d13d      	bne.n	8004e5e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	685a      	ldr	r2, [r3, #4]
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004df0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004dfa:	d111      	bne.n	8004e20 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	689b      	ldr	r3, [r3, #8]
 8004e00:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e04:	d004      	beq.n	8004e10 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e0e:	d107      	bne.n	8004e20 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	681a      	ldr	r2, [r3, #0]
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e1e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e24:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e28:	d10f      	bne.n	8004e4a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	681a      	ldr	r2, [r3, #0]
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004e38:	601a      	str	r2, [r3, #0]
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	681a      	ldr	r2, [r3, #0]
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004e48:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2201      	movs	r2, #1
 8004e4e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	2200      	movs	r2, #0
 8004e56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004e5a:	2303      	movs	r3, #3
 8004e5c:	e017      	b.n	8004e8e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004e5e:	697b      	ldr	r3, [r7, #20]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d101      	bne.n	8004e68 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004e64:	2300      	movs	r3, #0
 8004e66:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	3b01      	subs	r3, #1
 8004e6c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	689a      	ldr	r2, [r3, #8]
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	4013      	ands	r3, r2
 8004e78:	68ba      	ldr	r2, [r7, #8]
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	bf0c      	ite	eq
 8004e7e:	2301      	moveq	r3, #1
 8004e80:	2300      	movne	r3, #0
 8004e82:	b2db      	uxtb	r3, r3
 8004e84:	461a      	mov	r2, r3
 8004e86:	79fb      	ldrb	r3, [r7, #7]
 8004e88:	429a      	cmp	r2, r3
 8004e8a:	d19b      	bne.n	8004dc4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004e8c:	2300      	movs	r3, #0
}
 8004e8e:	4618      	mov	r0, r3
 8004e90:	3720      	adds	r7, #32
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}
 8004e96:	bf00      	nop
 8004e98:	20000004 	.word	0x20000004

08004e9c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b086      	sub	sp, #24
 8004ea0:	af02      	add	r7, sp, #8
 8004ea2:	60f8      	str	r0, [r7, #12]
 8004ea4:	60b9      	str	r1, [r7, #8]
 8004ea6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004eb0:	d111      	bne.n	8004ed6 <SPI_EndRxTransaction+0x3a>
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	689b      	ldr	r3, [r3, #8]
 8004eb6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004eba:	d004      	beq.n	8004ec6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	689b      	ldr	r3, [r3, #8]
 8004ec0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ec4:	d107      	bne.n	8004ed6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	681a      	ldr	r2, [r3, #0]
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ed4:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ede:	d117      	bne.n	8004f10 <SPI_EndRxTransaction+0x74>
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	689b      	ldr	r3, [r3, #8]
 8004ee4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ee8:	d112      	bne.n	8004f10 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	9300      	str	r3, [sp, #0]
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	2101      	movs	r1, #1
 8004ef4:	68f8      	ldr	r0, [r7, #12]
 8004ef6:	f7ff ff49 	bl	8004d8c <SPI_WaitFlagStateUntilTimeout>
 8004efa:	4603      	mov	r3, r0
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d01a      	beq.n	8004f36 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f04:	f043 0220 	orr.w	r2, r3, #32
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004f0c:	2303      	movs	r3, #3
 8004f0e:	e013      	b.n	8004f38 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	9300      	str	r3, [sp, #0]
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	2200      	movs	r2, #0
 8004f18:	2180      	movs	r1, #128	; 0x80
 8004f1a:	68f8      	ldr	r0, [r7, #12]
 8004f1c:	f7ff ff36 	bl	8004d8c <SPI_WaitFlagStateUntilTimeout>
 8004f20:	4603      	mov	r3, r0
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d007      	beq.n	8004f36 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f2a:	f043 0220 	orr.w	r2, r3, #32
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004f32:	2303      	movs	r3, #3
 8004f34:	e000      	b.n	8004f38 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8004f36:	2300      	movs	r3, #0
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	3710      	adds	r7, #16
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}

08004f40 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b086      	sub	sp, #24
 8004f44:	af02      	add	r7, sp, #8
 8004f46:	60f8      	str	r0, [r7, #12]
 8004f48:	60b9      	str	r1, [r7, #8]
 8004f4a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	9300      	str	r3, [sp, #0]
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	2200      	movs	r2, #0
 8004f54:	2180      	movs	r1, #128	; 0x80
 8004f56:	68f8      	ldr	r0, [r7, #12]
 8004f58:	f7ff ff18 	bl	8004d8c <SPI_WaitFlagStateUntilTimeout>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d007      	beq.n	8004f72 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f66:	f043 0220 	orr.w	r2, r3, #32
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004f6e:	2303      	movs	r3, #3
 8004f70:	e000      	b.n	8004f74 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004f72:	2300      	movs	r3, #0
}
 8004f74:	4618      	mov	r0, r3
 8004f76:	3710      	adds	r7, #16
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bd80      	pop	{r7, pc}

08004f7c <__errno>:
 8004f7c:	4b01      	ldr	r3, [pc, #4]	; (8004f84 <__errno+0x8>)
 8004f7e:	6818      	ldr	r0, [r3, #0]
 8004f80:	4770      	bx	lr
 8004f82:	bf00      	nop
 8004f84:	2000003c 	.word	0x2000003c

08004f88 <__libc_init_array>:
 8004f88:	b570      	push	{r4, r5, r6, lr}
 8004f8a:	2600      	movs	r6, #0
 8004f8c:	4d0c      	ldr	r5, [pc, #48]	; (8004fc0 <__libc_init_array+0x38>)
 8004f8e:	4c0d      	ldr	r4, [pc, #52]	; (8004fc4 <__libc_init_array+0x3c>)
 8004f90:	1b64      	subs	r4, r4, r5
 8004f92:	10a4      	asrs	r4, r4, #2
 8004f94:	42a6      	cmp	r6, r4
 8004f96:	d109      	bne.n	8004fac <__libc_init_array+0x24>
 8004f98:	f003 f960 	bl	800825c <_init>
 8004f9c:	2600      	movs	r6, #0
 8004f9e:	4d0a      	ldr	r5, [pc, #40]	; (8004fc8 <__libc_init_array+0x40>)
 8004fa0:	4c0a      	ldr	r4, [pc, #40]	; (8004fcc <__libc_init_array+0x44>)
 8004fa2:	1b64      	subs	r4, r4, r5
 8004fa4:	10a4      	asrs	r4, r4, #2
 8004fa6:	42a6      	cmp	r6, r4
 8004fa8:	d105      	bne.n	8004fb6 <__libc_init_array+0x2e>
 8004faa:	bd70      	pop	{r4, r5, r6, pc}
 8004fac:	f855 3b04 	ldr.w	r3, [r5], #4
 8004fb0:	4798      	blx	r3
 8004fb2:	3601      	adds	r6, #1
 8004fb4:	e7ee      	b.n	8004f94 <__libc_init_array+0xc>
 8004fb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8004fba:	4798      	blx	r3
 8004fbc:	3601      	adds	r6, #1
 8004fbe:	e7f2      	b.n	8004fa6 <__libc_init_array+0x1e>
 8004fc0:	08008718 	.word	0x08008718
 8004fc4:	08008718 	.word	0x08008718
 8004fc8:	08008718 	.word	0x08008718
 8004fcc:	0800871c 	.word	0x0800871c

08004fd0 <memset>:
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	4402      	add	r2, r0
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d100      	bne.n	8004fda <memset+0xa>
 8004fd8:	4770      	bx	lr
 8004fda:	f803 1b01 	strb.w	r1, [r3], #1
 8004fde:	e7f9      	b.n	8004fd4 <memset+0x4>

08004fe0 <__cvt>:
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004fe6:	461f      	mov	r7, r3
 8004fe8:	bfbb      	ittet	lt
 8004fea:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8004fee:	461f      	movlt	r7, r3
 8004ff0:	2300      	movge	r3, #0
 8004ff2:	232d      	movlt	r3, #45	; 0x2d
 8004ff4:	b088      	sub	sp, #32
 8004ff6:	4614      	mov	r4, r2
 8004ff8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004ffa:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004ffc:	7013      	strb	r3, [r2, #0]
 8004ffe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005000:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8005004:	f023 0820 	bic.w	r8, r3, #32
 8005008:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800500c:	d005      	beq.n	800501a <__cvt+0x3a>
 800500e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005012:	d100      	bne.n	8005016 <__cvt+0x36>
 8005014:	3501      	adds	r5, #1
 8005016:	2302      	movs	r3, #2
 8005018:	e000      	b.n	800501c <__cvt+0x3c>
 800501a:	2303      	movs	r3, #3
 800501c:	aa07      	add	r2, sp, #28
 800501e:	9204      	str	r2, [sp, #16]
 8005020:	aa06      	add	r2, sp, #24
 8005022:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005026:	e9cd 3500 	strd	r3, r5, [sp]
 800502a:	4622      	mov	r2, r4
 800502c:	463b      	mov	r3, r7
 800502e:	f000 fce3 	bl	80059f8 <_dtoa_r>
 8005032:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005036:	4606      	mov	r6, r0
 8005038:	d102      	bne.n	8005040 <__cvt+0x60>
 800503a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800503c:	07db      	lsls	r3, r3, #31
 800503e:	d522      	bpl.n	8005086 <__cvt+0xa6>
 8005040:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005044:	eb06 0905 	add.w	r9, r6, r5
 8005048:	d110      	bne.n	800506c <__cvt+0x8c>
 800504a:	7833      	ldrb	r3, [r6, #0]
 800504c:	2b30      	cmp	r3, #48	; 0x30
 800504e:	d10a      	bne.n	8005066 <__cvt+0x86>
 8005050:	2200      	movs	r2, #0
 8005052:	2300      	movs	r3, #0
 8005054:	4620      	mov	r0, r4
 8005056:	4639      	mov	r1, r7
 8005058:	f7fb fca6 	bl	80009a8 <__aeabi_dcmpeq>
 800505c:	b918      	cbnz	r0, 8005066 <__cvt+0x86>
 800505e:	f1c5 0501 	rsb	r5, r5, #1
 8005062:	f8ca 5000 	str.w	r5, [sl]
 8005066:	f8da 3000 	ldr.w	r3, [sl]
 800506a:	4499      	add	r9, r3
 800506c:	2200      	movs	r2, #0
 800506e:	2300      	movs	r3, #0
 8005070:	4620      	mov	r0, r4
 8005072:	4639      	mov	r1, r7
 8005074:	f7fb fc98 	bl	80009a8 <__aeabi_dcmpeq>
 8005078:	b108      	cbz	r0, 800507e <__cvt+0x9e>
 800507a:	f8cd 901c 	str.w	r9, [sp, #28]
 800507e:	2230      	movs	r2, #48	; 0x30
 8005080:	9b07      	ldr	r3, [sp, #28]
 8005082:	454b      	cmp	r3, r9
 8005084:	d307      	bcc.n	8005096 <__cvt+0xb6>
 8005086:	4630      	mov	r0, r6
 8005088:	9b07      	ldr	r3, [sp, #28]
 800508a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800508c:	1b9b      	subs	r3, r3, r6
 800508e:	6013      	str	r3, [r2, #0]
 8005090:	b008      	add	sp, #32
 8005092:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005096:	1c59      	adds	r1, r3, #1
 8005098:	9107      	str	r1, [sp, #28]
 800509a:	701a      	strb	r2, [r3, #0]
 800509c:	e7f0      	b.n	8005080 <__cvt+0xa0>

0800509e <__exponent>:
 800509e:	4603      	mov	r3, r0
 80050a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80050a2:	2900      	cmp	r1, #0
 80050a4:	f803 2b02 	strb.w	r2, [r3], #2
 80050a8:	bfb6      	itet	lt
 80050aa:	222d      	movlt	r2, #45	; 0x2d
 80050ac:	222b      	movge	r2, #43	; 0x2b
 80050ae:	4249      	neglt	r1, r1
 80050b0:	2909      	cmp	r1, #9
 80050b2:	7042      	strb	r2, [r0, #1]
 80050b4:	dd2b      	ble.n	800510e <__exponent+0x70>
 80050b6:	f10d 0407 	add.w	r4, sp, #7
 80050ba:	46a4      	mov	ip, r4
 80050bc:	270a      	movs	r7, #10
 80050be:	fb91 f6f7 	sdiv	r6, r1, r7
 80050c2:	460a      	mov	r2, r1
 80050c4:	46a6      	mov	lr, r4
 80050c6:	fb07 1516 	mls	r5, r7, r6, r1
 80050ca:	2a63      	cmp	r2, #99	; 0x63
 80050cc:	f105 0530 	add.w	r5, r5, #48	; 0x30
 80050d0:	4631      	mov	r1, r6
 80050d2:	f104 34ff 	add.w	r4, r4, #4294967295
 80050d6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80050da:	dcf0      	bgt.n	80050be <__exponent+0x20>
 80050dc:	3130      	adds	r1, #48	; 0x30
 80050de:	f1ae 0502 	sub.w	r5, lr, #2
 80050e2:	f804 1c01 	strb.w	r1, [r4, #-1]
 80050e6:	4629      	mov	r1, r5
 80050e8:	1c44      	adds	r4, r0, #1
 80050ea:	4561      	cmp	r1, ip
 80050ec:	d30a      	bcc.n	8005104 <__exponent+0x66>
 80050ee:	f10d 0209 	add.w	r2, sp, #9
 80050f2:	eba2 020e 	sub.w	r2, r2, lr
 80050f6:	4565      	cmp	r5, ip
 80050f8:	bf88      	it	hi
 80050fa:	2200      	movhi	r2, #0
 80050fc:	4413      	add	r3, r2
 80050fe:	1a18      	subs	r0, r3, r0
 8005100:	b003      	add	sp, #12
 8005102:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005104:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005108:	f804 2f01 	strb.w	r2, [r4, #1]!
 800510c:	e7ed      	b.n	80050ea <__exponent+0x4c>
 800510e:	2330      	movs	r3, #48	; 0x30
 8005110:	3130      	adds	r1, #48	; 0x30
 8005112:	7083      	strb	r3, [r0, #2]
 8005114:	70c1      	strb	r1, [r0, #3]
 8005116:	1d03      	adds	r3, r0, #4
 8005118:	e7f1      	b.n	80050fe <__exponent+0x60>
	...

0800511c <_printf_float>:
 800511c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005120:	b091      	sub	sp, #68	; 0x44
 8005122:	460c      	mov	r4, r1
 8005124:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8005128:	4616      	mov	r6, r2
 800512a:	461f      	mov	r7, r3
 800512c:	4605      	mov	r5, r0
 800512e:	f001 fa51 	bl	80065d4 <_localeconv_r>
 8005132:	6803      	ldr	r3, [r0, #0]
 8005134:	4618      	mov	r0, r3
 8005136:	9309      	str	r3, [sp, #36]	; 0x24
 8005138:	f7fb f80a 	bl	8000150 <strlen>
 800513c:	2300      	movs	r3, #0
 800513e:	930e      	str	r3, [sp, #56]	; 0x38
 8005140:	f8d8 3000 	ldr.w	r3, [r8]
 8005144:	900a      	str	r0, [sp, #40]	; 0x28
 8005146:	3307      	adds	r3, #7
 8005148:	f023 0307 	bic.w	r3, r3, #7
 800514c:	f103 0208 	add.w	r2, r3, #8
 8005150:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005154:	f8d4 b000 	ldr.w	fp, [r4]
 8005158:	f8c8 2000 	str.w	r2, [r8]
 800515c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005160:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005164:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8005168:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800516c:	930b      	str	r3, [sp, #44]	; 0x2c
 800516e:	f04f 32ff 	mov.w	r2, #4294967295
 8005172:	4640      	mov	r0, r8
 8005174:	4b9c      	ldr	r3, [pc, #624]	; (80053e8 <_printf_float+0x2cc>)
 8005176:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005178:	f7fb fc48 	bl	8000a0c <__aeabi_dcmpun>
 800517c:	bb70      	cbnz	r0, 80051dc <_printf_float+0xc0>
 800517e:	f04f 32ff 	mov.w	r2, #4294967295
 8005182:	4640      	mov	r0, r8
 8005184:	4b98      	ldr	r3, [pc, #608]	; (80053e8 <_printf_float+0x2cc>)
 8005186:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005188:	f7fb fc22 	bl	80009d0 <__aeabi_dcmple>
 800518c:	bb30      	cbnz	r0, 80051dc <_printf_float+0xc0>
 800518e:	2200      	movs	r2, #0
 8005190:	2300      	movs	r3, #0
 8005192:	4640      	mov	r0, r8
 8005194:	4651      	mov	r1, sl
 8005196:	f7fb fc11 	bl	80009bc <__aeabi_dcmplt>
 800519a:	b110      	cbz	r0, 80051a2 <_printf_float+0x86>
 800519c:	232d      	movs	r3, #45	; 0x2d
 800519e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80051a2:	4b92      	ldr	r3, [pc, #584]	; (80053ec <_printf_float+0x2d0>)
 80051a4:	4892      	ldr	r0, [pc, #584]	; (80053f0 <_printf_float+0x2d4>)
 80051a6:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80051aa:	bf94      	ite	ls
 80051ac:	4698      	movls	r8, r3
 80051ae:	4680      	movhi	r8, r0
 80051b0:	2303      	movs	r3, #3
 80051b2:	f04f 0a00 	mov.w	sl, #0
 80051b6:	6123      	str	r3, [r4, #16]
 80051b8:	f02b 0304 	bic.w	r3, fp, #4
 80051bc:	6023      	str	r3, [r4, #0]
 80051be:	4633      	mov	r3, r6
 80051c0:	4621      	mov	r1, r4
 80051c2:	4628      	mov	r0, r5
 80051c4:	9700      	str	r7, [sp, #0]
 80051c6:	aa0f      	add	r2, sp, #60	; 0x3c
 80051c8:	f000 f9d4 	bl	8005574 <_printf_common>
 80051cc:	3001      	adds	r0, #1
 80051ce:	f040 8090 	bne.w	80052f2 <_printf_float+0x1d6>
 80051d2:	f04f 30ff 	mov.w	r0, #4294967295
 80051d6:	b011      	add	sp, #68	; 0x44
 80051d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051dc:	4642      	mov	r2, r8
 80051de:	4653      	mov	r3, sl
 80051e0:	4640      	mov	r0, r8
 80051e2:	4651      	mov	r1, sl
 80051e4:	f7fb fc12 	bl	8000a0c <__aeabi_dcmpun>
 80051e8:	b148      	cbz	r0, 80051fe <_printf_float+0xe2>
 80051ea:	f1ba 0f00 	cmp.w	sl, #0
 80051ee:	bfb8      	it	lt
 80051f0:	232d      	movlt	r3, #45	; 0x2d
 80051f2:	4880      	ldr	r0, [pc, #512]	; (80053f4 <_printf_float+0x2d8>)
 80051f4:	bfb8      	it	lt
 80051f6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80051fa:	4b7f      	ldr	r3, [pc, #508]	; (80053f8 <_printf_float+0x2dc>)
 80051fc:	e7d3      	b.n	80051a6 <_printf_float+0x8a>
 80051fe:	6863      	ldr	r3, [r4, #4]
 8005200:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005204:	1c5a      	adds	r2, r3, #1
 8005206:	d142      	bne.n	800528e <_printf_float+0x172>
 8005208:	2306      	movs	r3, #6
 800520a:	6063      	str	r3, [r4, #4]
 800520c:	2200      	movs	r2, #0
 800520e:	9206      	str	r2, [sp, #24]
 8005210:	aa0e      	add	r2, sp, #56	; 0x38
 8005212:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8005216:	aa0d      	add	r2, sp, #52	; 0x34
 8005218:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800521c:	9203      	str	r2, [sp, #12]
 800521e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8005222:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005226:	6023      	str	r3, [r4, #0]
 8005228:	6863      	ldr	r3, [r4, #4]
 800522a:	4642      	mov	r2, r8
 800522c:	9300      	str	r3, [sp, #0]
 800522e:	4628      	mov	r0, r5
 8005230:	4653      	mov	r3, sl
 8005232:	910b      	str	r1, [sp, #44]	; 0x2c
 8005234:	f7ff fed4 	bl	8004fe0 <__cvt>
 8005238:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800523a:	4680      	mov	r8, r0
 800523c:	2947      	cmp	r1, #71	; 0x47
 800523e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005240:	d108      	bne.n	8005254 <_printf_float+0x138>
 8005242:	1cc8      	adds	r0, r1, #3
 8005244:	db02      	blt.n	800524c <_printf_float+0x130>
 8005246:	6863      	ldr	r3, [r4, #4]
 8005248:	4299      	cmp	r1, r3
 800524a:	dd40      	ble.n	80052ce <_printf_float+0x1b2>
 800524c:	f1a9 0902 	sub.w	r9, r9, #2
 8005250:	fa5f f989 	uxtb.w	r9, r9
 8005254:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005258:	d81f      	bhi.n	800529a <_printf_float+0x17e>
 800525a:	464a      	mov	r2, r9
 800525c:	3901      	subs	r1, #1
 800525e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005262:	910d      	str	r1, [sp, #52]	; 0x34
 8005264:	f7ff ff1b 	bl	800509e <__exponent>
 8005268:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800526a:	4682      	mov	sl, r0
 800526c:	1813      	adds	r3, r2, r0
 800526e:	2a01      	cmp	r2, #1
 8005270:	6123      	str	r3, [r4, #16]
 8005272:	dc02      	bgt.n	800527a <_printf_float+0x15e>
 8005274:	6822      	ldr	r2, [r4, #0]
 8005276:	07d2      	lsls	r2, r2, #31
 8005278:	d501      	bpl.n	800527e <_printf_float+0x162>
 800527a:	3301      	adds	r3, #1
 800527c:	6123      	str	r3, [r4, #16]
 800527e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8005282:	2b00      	cmp	r3, #0
 8005284:	d09b      	beq.n	80051be <_printf_float+0xa2>
 8005286:	232d      	movs	r3, #45	; 0x2d
 8005288:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800528c:	e797      	b.n	80051be <_printf_float+0xa2>
 800528e:	2947      	cmp	r1, #71	; 0x47
 8005290:	d1bc      	bne.n	800520c <_printf_float+0xf0>
 8005292:	2b00      	cmp	r3, #0
 8005294:	d1ba      	bne.n	800520c <_printf_float+0xf0>
 8005296:	2301      	movs	r3, #1
 8005298:	e7b7      	b.n	800520a <_printf_float+0xee>
 800529a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800529e:	d118      	bne.n	80052d2 <_printf_float+0x1b6>
 80052a0:	2900      	cmp	r1, #0
 80052a2:	6863      	ldr	r3, [r4, #4]
 80052a4:	dd0b      	ble.n	80052be <_printf_float+0x1a2>
 80052a6:	6121      	str	r1, [r4, #16]
 80052a8:	b913      	cbnz	r3, 80052b0 <_printf_float+0x194>
 80052aa:	6822      	ldr	r2, [r4, #0]
 80052ac:	07d0      	lsls	r0, r2, #31
 80052ae:	d502      	bpl.n	80052b6 <_printf_float+0x19a>
 80052b0:	3301      	adds	r3, #1
 80052b2:	440b      	add	r3, r1
 80052b4:	6123      	str	r3, [r4, #16]
 80052b6:	f04f 0a00 	mov.w	sl, #0
 80052ba:	65a1      	str	r1, [r4, #88]	; 0x58
 80052bc:	e7df      	b.n	800527e <_printf_float+0x162>
 80052be:	b913      	cbnz	r3, 80052c6 <_printf_float+0x1aa>
 80052c0:	6822      	ldr	r2, [r4, #0]
 80052c2:	07d2      	lsls	r2, r2, #31
 80052c4:	d501      	bpl.n	80052ca <_printf_float+0x1ae>
 80052c6:	3302      	adds	r3, #2
 80052c8:	e7f4      	b.n	80052b4 <_printf_float+0x198>
 80052ca:	2301      	movs	r3, #1
 80052cc:	e7f2      	b.n	80052b4 <_printf_float+0x198>
 80052ce:	f04f 0967 	mov.w	r9, #103	; 0x67
 80052d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80052d4:	4299      	cmp	r1, r3
 80052d6:	db05      	blt.n	80052e4 <_printf_float+0x1c8>
 80052d8:	6823      	ldr	r3, [r4, #0]
 80052da:	6121      	str	r1, [r4, #16]
 80052dc:	07d8      	lsls	r0, r3, #31
 80052de:	d5ea      	bpl.n	80052b6 <_printf_float+0x19a>
 80052e0:	1c4b      	adds	r3, r1, #1
 80052e2:	e7e7      	b.n	80052b4 <_printf_float+0x198>
 80052e4:	2900      	cmp	r1, #0
 80052e6:	bfcc      	ite	gt
 80052e8:	2201      	movgt	r2, #1
 80052ea:	f1c1 0202 	rsble	r2, r1, #2
 80052ee:	4413      	add	r3, r2
 80052f0:	e7e0      	b.n	80052b4 <_printf_float+0x198>
 80052f2:	6823      	ldr	r3, [r4, #0]
 80052f4:	055a      	lsls	r2, r3, #21
 80052f6:	d407      	bmi.n	8005308 <_printf_float+0x1ec>
 80052f8:	6923      	ldr	r3, [r4, #16]
 80052fa:	4642      	mov	r2, r8
 80052fc:	4631      	mov	r1, r6
 80052fe:	4628      	mov	r0, r5
 8005300:	47b8      	blx	r7
 8005302:	3001      	adds	r0, #1
 8005304:	d12b      	bne.n	800535e <_printf_float+0x242>
 8005306:	e764      	b.n	80051d2 <_printf_float+0xb6>
 8005308:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800530c:	f240 80dd 	bls.w	80054ca <_printf_float+0x3ae>
 8005310:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005314:	2200      	movs	r2, #0
 8005316:	2300      	movs	r3, #0
 8005318:	f7fb fb46 	bl	80009a8 <__aeabi_dcmpeq>
 800531c:	2800      	cmp	r0, #0
 800531e:	d033      	beq.n	8005388 <_printf_float+0x26c>
 8005320:	2301      	movs	r3, #1
 8005322:	4631      	mov	r1, r6
 8005324:	4628      	mov	r0, r5
 8005326:	4a35      	ldr	r2, [pc, #212]	; (80053fc <_printf_float+0x2e0>)
 8005328:	47b8      	blx	r7
 800532a:	3001      	adds	r0, #1
 800532c:	f43f af51 	beq.w	80051d2 <_printf_float+0xb6>
 8005330:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005334:	429a      	cmp	r2, r3
 8005336:	db02      	blt.n	800533e <_printf_float+0x222>
 8005338:	6823      	ldr	r3, [r4, #0]
 800533a:	07d8      	lsls	r0, r3, #31
 800533c:	d50f      	bpl.n	800535e <_printf_float+0x242>
 800533e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005342:	4631      	mov	r1, r6
 8005344:	4628      	mov	r0, r5
 8005346:	47b8      	blx	r7
 8005348:	3001      	adds	r0, #1
 800534a:	f43f af42 	beq.w	80051d2 <_printf_float+0xb6>
 800534e:	f04f 0800 	mov.w	r8, #0
 8005352:	f104 091a 	add.w	r9, r4, #26
 8005356:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005358:	3b01      	subs	r3, #1
 800535a:	4543      	cmp	r3, r8
 800535c:	dc09      	bgt.n	8005372 <_printf_float+0x256>
 800535e:	6823      	ldr	r3, [r4, #0]
 8005360:	079b      	lsls	r3, r3, #30
 8005362:	f100 8102 	bmi.w	800556a <_printf_float+0x44e>
 8005366:	68e0      	ldr	r0, [r4, #12]
 8005368:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800536a:	4298      	cmp	r0, r3
 800536c:	bfb8      	it	lt
 800536e:	4618      	movlt	r0, r3
 8005370:	e731      	b.n	80051d6 <_printf_float+0xba>
 8005372:	2301      	movs	r3, #1
 8005374:	464a      	mov	r2, r9
 8005376:	4631      	mov	r1, r6
 8005378:	4628      	mov	r0, r5
 800537a:	47b8      	blx	r7
 800537c:	3001      	adds	r0, #1
 800537e:	f43f af28 	beq.w	80051d2 <_printf_float+0xb6>
 8005382:	f108 0801 	add.w	r8, r8, #1
 8005386:	e7e6      	b.n	8005356 <_printf_float+0x23a>
 8005388:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800538a:	2b00      	cmp	r3, #0
 800538c:	dc38      	bgt.n	8005400 <_printf_float+0x2e4>
 800538e:	2301      	movs	r3, #1
 8005390:	4631      	mov	r1, r6
 8005392:	4628      	mov	r0, r5
 8005394:	4a19      	ldr	r2, [pc, #100]	; (80053fc <_printf_float+0x2e0>)
 8005396:	47b8      	blx	r7
 8005398:	3001      	adds	r0, #1
 800539a:	f43f af1a 	beq.w	80051d2 <_printf_float+0xb6>
 800539e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80053a2:	4313      	orrs	r3, r2
 80053a4:	d102      	bne.n	80053ac <_printf_float+0x290>
 80053a6:	6823      	ldr	r3, [r4, #0]
 80053a8:	07d9      	lsls	r1, r3, #31
 80053aa:	d5d8      	bpl.n	800535e <_printf_float+0x242>
 80053ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80053b0:	4631      	mov	r1, r6
 80053b2:	4628      	mov	r0, r5
 80053b4:	47b8      	blx	r7
 80053b6:	3001      	adds	r0, #1
 80053b8:	f43f af0b 	beq.w	80051d2 <_printf_float+0xb6>
 80053bc:	f04f 0900 	mov.w	r9, #0
 80053c0:	f104 0a1a 	add.w	sl, r4, #26
 80053c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80053c6:	425b      	negs	r3, r3
 80053c8:	454b      	cmp	r3, r9
 80053ca:	dc01      	bgt.n	80053d0 <_printf_float+0x2b4>
 80053cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80053ce:	e794      	b.n	80052fa <_printf_float+0x1de>
 80053d0:	2301      	movs	r3, #1
 80053d2:	4652      	mov	r2, sl
 80053d4:	4631      	mov	r1, r6
 80053d6:	4628      	mov	r0, r5
 80053d8:	47b8      	blx	r7
 80053da:	3001      	adds	r0, #1
 80053dc:	f43f aef9 	beq.w	80051d2 <_printf_float+0xb6>
 80053e0:	f109 0901 	add.w	r9, r9, #1
 80053e4:	e7ee      	b.n	80053c4 <_printf_float+0x2a8>
 80053e6:	bf00      	nop
 80053e8:	7fefffff 	.word	0x7fefffff
 80053ec:	080082d0 	.word	0x080082d0
 80053f0:	080082d4 	.word	0x080082d4
 80053f4:	080082dc 	.word	0x080082dc
 80053f8:	080082d8 	.word	0x080082d8
 80053fc:	080082e0 	.word	0x080082e0
 8005400:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005402:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005404:	429a      	cmp	r2, r3
 8005406:	bfa8      	it	ge
 8005408:	461a      	movge	r2, r3
 800540a:	2a00      	cmp	r2, #0
 800540c:	4691      	mov	r9, r2
 800540e:	dc37      	bgt.n	8005480 <_printf_float+0x364>
 8005410:	f04f 0b00 	mov.w	fp, #0
 8005414:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005418:	f104 021a 	add.w	r2, r4, #26
 800541c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005420:	ebaa 0309 	sub.w	r3, sl, r9
 8005424:	455b      	cmp	r3, fp
 8005426:	dc33      	bgt.n	8005490 <_printf_float+0x374>
 8005428:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800542c:	429a      	cmp	r2, r3
 800542e:	db3b      	blt.n	80054a8 <_printf_float+0x38c>
 8005430:	6823      	ldr	r3, [r4, #0]
 8005432:	07da      	lsls	r2, r3, #31
 8005434:	d438      	bmi.n	80054a8 <_printf_float+0x38c>
 8005436:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005438:	990d      	ldr	r1, [sp, #52]	; 0x34
 800543a:	eba3 020a 	sub.w	r2, r3, sl
 800543e:	eba3 0901 	sub.w	r9, r3, r1
 8005442:	4591      	cmp	r9, r2
 8005444:	bfa8      	it	ge
 8005446:	4691      	movge	r9, r2
 8005448:	f1b9 0f00 	cmp.w	r9, #0
 800544c:	dc34      	bgt.n	80054b8 <_printf_float+0x39c>
 800544e:	f04f 0800 	mov.w	r8, #0
 8005452:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005456:	f104 0a1a 	add.w	sl, r4, #26
 800545a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800545e:	1a9b      	subs	r3, r3, r2
 8005460:	eba3 0309 	sub.w	r3, r3, r9
 8005464:	4543      	cmp	r3, r8
 8005466:	f77f af7a 	ble.w	800535e <_printf_float+0x242>
 800546a:	2301      	movs	r3, #1
 800546c:	4652      	mov	r2, sl
 800546e:	4631      	mov	r1, r6
 8005470:	4628      	mov	r0, r5
 8005472:	47b8      	blx	r7
 8005474:	3001      	adds	r0, #1
 8005476:	f43f aeac 	beq.w	80051d2 <_printf_float+0xb6>
 800547a:	f108 0801 	add.w	r8, r8, #1
 800547e:	e7ec      	b.n	800545a <_printf_float+0x33e>
 8005480:	4613      	mov	r3, r2
 8005482:	4631      	mov	r1, r6
 8005484:	4642      	mov	r2, r8
 8005486:	4628      	mov	r0, r5
 8005488:	47b8      	blx	r7
 800548a:	3001      	adds	r0, #1
 800548c:	d1c0      	bne.n	8005410 <_printf_float+0x2f4>
 800548e:	e6a0      	b.n	80051d2 <_printf_float+0xb6>
 8005490:	2301      	movs	r3, #1
 8005492:	4631      	mov	r1, r6
 8005494:	4628      	mov	r0, r5
 8005496:	920b      	str	r2, [sp, #44]	; 0x2c
 8005498:	47b8      	blx	r7
 800549a:	3001      	adds	r0, #1
 800549c:	f43f ae99 	beq.w	80051d2 <_printf_float+0xb6>
 80054a0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80054a2:	f10b 0b01 	add.w	fp, fp, #1
 80054a6:	e7b9      	b.n	800541c <_printf_float+0x300>
 80054a8:	4631      	mov	r1, r6
 80054aa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80054ae:	4628      	mov	r0, r5
 80054b0:	47b8      	blx	r7
 80054b2:	3001      	adds	r0, #1
 80054b4:	d1bf      	bne.n	8005436 <_printf_float+0x31a>
 80054b6:	e68c      	b.n	80051d2 <_printf_float+0xb6>
 80054b8:	464b      	mov	r3, r9
 80054ba:	4631      	mov	r1, r6
 80054bc:	4628      	mov	r0, r5
 80054be:	eb08 020a 	add.w	r2, r8, sl
 80054c2:	47b8      	blx	r7
 80054c4:	3001      	adds	r0, #1
 80054c6:	d1c2      	bne.n	800544e <_printf_float+0x332>
 80054c8:	e683      	b.n	80051d2 <_printf_float+0xb6>
 80054ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80054cc:	2a01      	cmp	r2, #1
 80054ce:	dc01      	bgt.n	80054d4 <_printf_float+0x3b8>
 80054d0:	07db      	lsls	r3, r3, #31
 80054d2:	d537      	bpl.n	8005544 <_printf_float+0x428>
 80054d4:	2301      	movs	r3, #1
 80054d6:	4642      	mov	r2, r8
 80054d8:	4631      	mov	r1, r6
 80054da:	4628      	mov	r0, r5
 80054dc:	47b8      	blx	r7
 80054de:	3001      	adds	r0, #1
 80054e0:	f43f ae77 	beq.w	80051d2 <_printf_float+0xb6>
 80054e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80054e8:	4631      	mov	r1, r6
 80054ea:	4628      	mov	r0, r5
 80054ec:	47b8      	blx	r7
 80054ee:	3001      	adds	r0, #1
 80054f0:	f43f ae6f 	beq.w	80051d2 <_printf_float+0xb6>
 80054f4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80054f8:	2200      	movs	r2, #0
 80054fa:	2300      	movs	r3, #0
 80054fc:	f7fb fa54 	bl	80009a8 <__aeabi_dcmpeq>
 8005500:	b9d8      	cbnz	r0, 800553a <_printf_float+0x41e>
 8005502:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005504:	f108 0201 	add.w	r2, r8, #1
 8005508:	3b01      	subs	r3, #1
 800550a:	4631      	mov	r1, r6
 800550c:	4628      	mov	r0, r5
 800550e:	47b8      	blx	r7
 8005510:	3001      	adds	r0, #1
 8005512:	d10e      	bne.n	8005532 <_printf_float+0x416>
 8005514:	e65d      	b.n	80051d2 <_printf_float+0xb6>
 8005516:	2301      	movs	r3, #1
 8005518:	464a      	mov	r2, r9
 800551a:	4631      	mov	r1, r6
 800551c:	4628      	mov	r0, r5
 800551e:	47b8      	blx	r7
 8005520:	3001      	adds	r0, #1
 8005522:	f43f ae56 	beq.w	80051d2 <_printf_float+0xb6>
 8005526:	f108 0801 	add.w	r8, r8, #1
 800552a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800552c:	3b01      	subs	r3, #1
 800552e:	4543      	cmp	r3, r8
 8005530:	dcf1      	bgt.n	8005516 <_printf_float+0x3fa>
 8005532:	4653      	mov	r3, sl
 8005534:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005538:	e6e0      	b.n	80052fc <_printf_float+0x1e0>
 800553a:	f04f 0800 	mov.w	r8, #0
 800553e:	f104 091a 	add.w	r9, r4, #26
 8005542:	e7f2      	b.n	800552a <_printf_float+0x40e>
 8005544:	2301      	movs	r3, #1
 8005546:	4642      	mov	r2, r8
 8005548:	e7df      	b.n	800550a <_printf_float+0x3ee>
 800554a:	2301      	movs	r3, #1
 800554c:	464a      	mov	r2, r9
 800554e:	4631      	mov	r1, r6
 8005550:	4628      	mov	r0, r5
 8005552:	47b8      	blx	r7
 8005554:	3001      	adds	r0, #1
 8005556:	f43f ae3c 	beq.w	80051d2 <_printf_float+0xb6>
 800555a:	f108 0801 	add.w	r8, r8, #1
 800555e:	68e3      	ldr	r3, [r4, #12]
 8005560:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005562:	1a5b      	subs	r3, r3, r1
 8005564:	4543      	cmp	r3, r8
 8005566:	dcf0      	bgt.n	800554a <_printf_float+0x42e>
 8005568:	e6fd      	b.n	8005366 <_printf_float+0x24a>
 800556a:	f04f 0800 	mov.w	r8, #0
 800556e:	f104 0919 	add.w	r9, r4, #25
 8005572:	e7f4      	b.n	800555e <_printf_float+0x442>

08005574 <_printf_common>:
 8005574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005578:	4616      	mov	r6, r2
 800557a:	4699      	mov	r9, r3
 800557c:	688a      	ldr	r2, [r1, #8]
 800557e:	690b      	ldr	r3, [r1, #16]
 8005580:	4607      	mov	r7, r0
 8005582:	4293      	cmp	r3, r2
 8005584:	bfb8      	it	lt
 8005586:	4613      	movlt	r3, r2
 8005588:	6033      	str	r3, [r6, #0]
 800558a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800558e:	460c      	mov	r4, r1
 8005590:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005594:	b10a      	cbz	r2, 800559a <_printf_common+0x26>
 8005596:	3301      	adds	r3, #1
 8005598:	6033      	str	r3, [r6, #0]
 800559a:	6823      	ldr	r3, [r4, #0]
 800559c:	0699      	lsls	r1, r3, #26
 800559e:	bf42      	ittt	mi
 80055a0:	6833      	ldrmi	r3, [r6, #0]
 80055a2:	3302      	addmi	r3, #2
 80055a4:	6033      	strmi	r3, [r6, #0]
 80055a6:	6825      	ldr	r5, [r4, #0]
 80055a8:	f015 0506 	ands.w	r5, r5, #6
 80055ac:	d106      	bne.n	80055bc <_printf_common+0x48>
 80055ae:	f104 0a19 	add.w	sl, r4, #25
 80055b2:	68e3      	ldr	r3, [r4, #12]
 80055b4:	6832      	ldr	r2, [r6, #0]
 80055b6:	1a9b      	subs	r3, r3, r2
 80055b8:	42ab      	cmp	r3, r5
 80055ba:	dc28      	bgt.n	800560e <_printf_common+0x9a>
 80055bc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80055c0:	1e13      	subs	r3, r2, #0
 80055c2:	6822      	ldr	r2, [r4, #0]
 80055c4:	bf18      	it	ne
 80055c6:	2301      	movne	r3, #1
 80055c8:	0692      	lsls	r2, r2, #26
 80055ca:	d42d      	bmi.n	8005628 <_printf_common+0xb4>
 80055cc:	4649      	mov	r1, r9
 80055ce:	4638      	mov	r0, r7
 80055d0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80055d4:	47c0      	blx	r8
 80055d6:	3001      	adds	r0, #1
 80055d8:	d020      	beq.n	800561c <_printf_common+0xa8>
 80055da:	6823      	ldr	r3, [r4, #0]
 80055dc:	68e5      	ldr	r5, [r4, #12]
 80055de:	f003 0306 	and.w	r3, r3, #6
 80055e2:	2b04      	cmp	r3, #4
 80055e4:	bf18      	it	ne
 80055e6:	2500      	movne	r5, #0
 80055e8:	6832      	ldr	r2, [r6, #0]
 80055ea:	f04f 0600 	mov.w	r6, #0
 80055ee:	68a3      	ldr	r3, [r4, #8]
 80055f0:	bf08      	it	eq
 80055f2:	1aad      	subeq	r5, r5, r2
 80055f4:	6922      	ldr	r2, [r4, #16]
 80055f6:	bf08      	it	eq
 80055f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80055fc:	4293      	cmp	r3, r2
 80055fe:	bfc4      	itt	gt
 8005600:	1a9b      	subgt	r3, r3, r2
 8005602:	18ed      	addgt	r5, r5, r3
 8005604:	341a      	adds	r4, #26
 8005606:	42b5      	cmp	r5, r6
 8005608:	d11a      	bne.n	8005640 <_printf_common+0xcc>
 800560a:	2000      	movs	r0, #0
 800560c:	e008      	b.n	8005620 <_printf_common+0xac>
 800560e:	2301      	movs	r3, #1
 8005610:	4652      	mov	r2, sl
 8005612:	4649      	mov	r1, r9
 8005614:	4638      	mov	r0, r7
 8005616:	47c0      	blx	r8
 8005618:	3001      	adds	r0, #1
 800561a:	d103      	bne.n	8005624 <_printf_common+0xb0>
 800561c:	f04f 30ff 	mov.w	r0, #4294967295
 8005620:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005624:	3501      	adds	r5, #1
 8005626:	e7c4      	b.n	80055b2 <_printf_common+0x3e>
 8005628:	2030      	movs	r0, #48	; 0x30
 800562a:	18e1      	adds	r1, r4, r3
 800562c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005630:	1c5a      	adds	r2, r3, #1
 8005632:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005636:	4422      	add	r2, r4
 8005638:	3302      	adds	r3, #2
 800563a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800563e:	e7c5      	b.n	80055cc <_printf_common+0x58>
 8005640:	2301      	movs	r3, #1
 8005642:	4622      	mov	r2, r4
 8005644:	4649      	mov	r1, r9
 8005646:	4638      	mov	r0, r7
 8005648:	47c0      	blx	r8
 800564a:	3001      	adds	r0, #1
 800564c:	d0e6      	beq.n	800561c <_printf_common+0xa8>
 800564e:	3601      	adds	r6, #1
 8005650:	e7d9      	b.n	8005606 <_printf_common+0x92>
	...

08005654 <_printf_i>:
 8005654:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005658:	7e0f      	ldrb	r7, [r1, #24]
 800565a:	4691      	mov	r9, r2
 800565c:	2f78      	cmp	r7, #120	; 0x78
 800565e:	4680      	mov	r8, r0
 8005660:	460c      	mov	r4, r1
 8005662:	469a      	mov	sl, r3
 8005664:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005666:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800566a:	d807      	bhi.n	800567c <_printf_i+0x28>
 800566c:	2f62      	cmp	r7, #98	; 0x62
 800566e:	d80a      	bhi.n	8005686 <_printf_i+0x32>
 8005670:	2f00      	cmp	r7, #0
 8005672:	f000 80d9 	beq.w	8005828 <_printf_i+0x1d4>
 8005676:	2f58      	cmp	r7, #88	; 0x58
 8005678:	f000 80a4 	beq.w	80057c4 <_printf_i+0x170>
 800567c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005680:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005684:	e03a      	b.n	80056fc <_printf_i+0xa8>
 8005686:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800568a:	2b15      	cmp	r3, #21
 800568c:	d8f6      	bhi.n	800567c <_printf_i+0x28>
 800568e:	a101      	add	r1, pc, #4	; (adr r1, 8005694 <_printf_i+0x40>)
 8005690:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005694:	080056ed 	.word	0x080056ed
 8005698:	08005701 	.word	0x08005701
 800569c:	0800567d 	.word	0x0800567d
 80056a0:	0800567d 	.word	0x0800567d
 80056a4:	0800567d 	.word	0x0800567d
 80056a8:	0800567d 	.word	0x0800567d
 80056ac:	08005701 	.word	0x08005701
 80056b0:	0800567d 	.word	0x0800567d
 80056b4:	0800567d 	.word	0x0800567d
 80056b8:	0800567d 	.word	0x0800567d
 80056bc:	0800567d 	.word	0x0800567d
 80056c0:	0800580f 	.word	0x0800580f
 80056c4:	08005731 	.word	0x08005731
 80056c8:	080057f1 	.word	0x080057f1
 80056cc:	0800567d 	.word	0x0800567d
 80056d0:	0800567d 	.word	0x0800567d
 80056d4:	08005831 	.word	0x08005831
 80056d8:	0800567d 	.word	0x0800567d
 80056dc:	08005731 	.word	0x08005731
 80056e0:	0800567d 	.word	0x0800567d
 80056e4:	0800567d 	.word	0x0800567d
 80056e8:	080057f9 	.word	0x080057f9
 80056ec:	682b      	ldr	r3, [r5, #0]
 80056ee:	1d1a      	adds	r2, r3, #4
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	602a      	str	r2, [r5, #0]
 80056f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80056f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80056fc:	2301      	movs	r3, #1
 80056fe:	e0a4      	b.n	800584a <_printf_i+0x1f6>
 8005700:	6820      	ldr	r0, [r4, #0]
 8005702:	6829      	ldr	r1, [r5, #0]
 8005704:	0606      	lsls	r6, r0, #24
 8005706:	f101 0304 	add.w	r3, r1, #4
 800570a:	d50a      	bpl.n	8005722 <_printf_i+0xce>
 800570c:	680e      	ldr	r6, [r1, #0]
 800570e:	602b      	str	r3, [r5, #0]
 8005710:	2e00      	cmp	r6, #0
 8005712:	da03      	bge.n	800571c <_printf_i+0xc8>
 8005714:	232d      	movs	r3, #45	; 0x2d
 8005716:	4276      	negs	r6, r6
 8005718:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800571c:	230a      	movs	r3, #10
 800571e:	485e      	ldr	r0, [pc, #376]	; (8005898 <_printf_i+0x244>)
 8005720:	e019      	b.n	8005756 <_printf_i+0x102>
 8005722:	680e      	ldr	r6, [r1, #0]
 8005724:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005728:	602b      	str	r3, [r5, #0]
 800572a:	bf18      	it	ne
 800572c:	b236      	sxthne	r6, r6
 800572e:	e7ef      	b.n	8005710 <_printf_i+0xbc>
 8005730:	682b      	ldr	r3, [r5, #0]
 8005732:	6820      	ldr	r0, [r4, #0]
 8005734:	1d19      	adds	r1, r3, #4
 8005736:	6029      	str	r1, [r5, #0]
 8005738:	0601      	lsls	r1, r0, #24
 800573a:	d501      	bpl.n	8005740 <_printf_i+0xec>
 800573c:	681e      	ldr	r6, [r3, #0]
 800573e:	e002      	b.n	8005746 <_printf_i+0xf2>
 8005740:	0646      	lsls	r6, r0, #25
 8005742:	d5fb      	bpl.n	800573c <_printf_i+0xe8>
 8005744:	881e      	ldrh	r6, [r3, #0]
 8005746:	2f6f      	cmp	r7, #111	; 0x6f
 8005748:	bf0c      	ite	eq
 800574a:	2308      	moveq	r3, #8
 800574c:	230a      	movne	r3, #10
 800574e:	4852      	ldr	r0, [pc, #328]	; (8005898 <_printf_i+0x244>)
 8005750:	2100      	movs	r1, #0
 8005752:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005756:	6865      	ldr	r5, [r4, #4]
 8005758:	2d00      	cmp	r5, #0
 800575a:	bfa8      	it	ge
 800575c:	6821      	ldrge	r1, [r4, #0]
 800575e:	60a5      	str	r5, [r4, #8]
 8005760:	bfa4      	itt	ge
 8005762:	f021 0104 	bicge.w	r1, r1, #4
 8005766:	6021      	strge	r1, [r4, #0]
 8005768:	b90e      	cbnz	r6, 800576e <_printf_i+0x11a>
 800576a:	2d00      	cmp	r5, #0
 800576c:	d04d      	beq.n	800580a <_printf_i+0x1b6>
 800576e:	4615      	mov	r5, r2
 8005770:	fbb6 f1f3 	udiv	r1, r6, r3
 8005774:	fb03 6711 	mls	r7, r3, r1, r6
 8005778:	5dc7      	ldrb	r7, [r0, r7]
 800577a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800577e:	4637      	mov	r7, r6
 8005780:	42bb      	cmp	r3, r7
 8005782:	460e      	mov	r6, r1
 8005784:	d9f4      	bls.n	8005770 <_printf_i+0x11c>
 8005786:	2b08      	cmp	r3, #8
 8005788:	d10b      	bne.n	80057a2 <_printf_i+0x14e>
 800578a:	6823      	ldr	r3, [r4, #0]
 800578c:	07de      	lsls	r6, r3, #31
 800578e:	d508      	bpl.n	80057a2 <_printf_i+0x14e>
 8005790:	6923      	ldr	r3, [r4, #16]
 8005792:	6861      	ldr	r1, [r4, #4]
 8005794:	4299      	cmp	r1, r3
 8005796:	bfde      	ittt	le
 8005798:	2330      	movle	r3, #48	; 0x30
 800579a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800579e:	f105 35ff 	addle.w	r5, r5, #4294967295
 80057a2:	1b52      	subs	r2, r2, r5
 80057a4:	6122      	str	r2, [r4, #16]
 80057a6:	464b      	mov	r3, r9
 80057a8:	4621      	mov	r1, r4
 80057aa:	4640      	mov	r0, r8
 80057ac:	f8cd a000 	str.w	sl, [sp]
 80057b0:	aa03      	add	r2, sp, #12
 80057b2:	f7ff fedf 	bl	8005574 <_printf_common>
 80057b6:	3001      	adds	r0, #1
 80057b8:	d14c      	bne.n	8005854 <_printf_i+0x200>
 80057ba:	f04f 30ff 	mov.w	r0, #4294967295
 80057be:	b004      	add	sp, #16
 80057c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057c4:	4834      	ldr	r0, [pc, #208]	; (8005898 <_printf_i+0x244>)
 80057c6:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80057ca:	6829      	ldr	r1, [r5, #0]
 80057cc:	6823      	ldr	r3, [r4, #0]
 80057ce:	f851 6b04 	ldr.w	r6, [r1], #4
 80057d2:	6029      	str	r1, [r5, #0]
 80057d4:	061d      	lsls	r5, r3, #24
 80057d6:	d514      	bpl.n	8005802 <_printf_i+0x1ae>
 80057d8:	07df      	lsls	r7, r3, #31
 80057da:	bf44      	itt	mi
 80057dc:	f043 0320 	orrmi.w	r3, r3, #32
 80057e0:	6023      	strmi	r3, [r4, #0]
 80057e2:	b91e      	cbnz	r6, 80057ec <_printf_i+0x198>
 80057e4:	6823      	ldr	r3, [r4, #0]
 80057e6:	f023 0320 	bic.w	r3, r3, #32
 80057ea:	6023      	str	r3, [r4, #0]
 80057ec:	2310      	movs	r3, #16
 80057ee:	e7af      	b.n	8005750 <_printf_i+0xfc>
 80057f0:	6823      	ldr	r3, [r4, #0]
 80057f2:	f043 0320 	orr.w	r3, r3, #32
 80057f6:	6023      	str	r3, [r4, #0]
 80057f8:	2378      	movs	r3, #120	; 0x78
 80057fa:	4828      	ldr	r0, [pc, #160]	; (800589c <_printf_i+0x248>)
 80057fc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005800:	e7e3      	b.n	80057ca <_printf_i+0x176>
 8005802:	0659      	lsls	r1, r3, #25
 8005804:	bf48      	it	mi
 8005806:	b2b6      	uxthmi	r6, r6
 8005808:	e7e6      	b.n	80057d8 <_printf_i+0x184>
 800580a:	4615      	mov	r5, r2
 800580c:	e7bb      	b.n	8005786 <_printf_i+0x132>
 800580e:	682b      	ldr	r3, [r5, #0]
 8005810:	6826      	ldr	r6, [r4, #0]
 8005812:	1d18      	adds	r0, r3, #4
 8005814:	6961      	ldr	r1, [r4, #20]
 8005816:	6028      	str	r0, [r5, #0]
 8005818:	0635      	lsls	r5, r6, #24
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	d501      	bpl.n	8005822 <_printf_i+0x1ce>
 800581e:	6019      	str	r1, [r3, #0]
 8005820:	e002      	b.n	8005828 <_printf_i+0x1d4>
 8005822:	0670      	lsls	r0, r6, #25
 8005824:	d5fb      	bpl.n	800581e <_printf_i+0x1ca>
 8005826:	8019      	strh	r1, [r3, #0]
 8005828:	2300      	movs	r3, #0
 800582a:	4615      	mov	r5, r2
 800582c:	6123      	str	r3, [r4, #16]
 800582e:	e7ba      	b.n	80057a6 <_printf_i+0x152>
 8005830:	682b      	ldr	r3, [r5, #0]
 8005832:	2100      	movs	r1, #0
 8005834:	1d1a      	adds	r2, r3, #4
 8005836:	602a      	str	r2, [r5, #0]
 8005838:	681d      	ldr	r5, [r3, #0]
 800583a:	6862      	ldr	r2, [r4, #4]
 800583c:	4628      	mov	r0, r5
 800583e:	f000 fed5 	bl	80065ec <memchr>
 8005842:	b108      	cbz	r0, 8005848 <_printf_i+0x1f4>
 8005844:	1b40      	subs	r0, r0, r5
 8005846:	6060      	str	r0, [r4, #4]
 8005848:	6863      	ldr	r3, [r4, #4]
 800584a:	6123      	str	r3, [r4, #16]
 800584c:	2300      	movs	r3, #0
 800584e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005852:	e7a8      	b.n	80057a6 <_printf_i+0x152>
 8005854:	462a      	mov	r2, r5
 8005856:	4649      	mov	r1, r9
 8005858:	4640      	mov	r0, r8
 800585a:	6923      	ldr	r3, [r4, #16]
 800585c:	47d0      	blx	sl
 800585e:	3001      	adds	r0, #1
 8005860:	d0ab      	beq.n	80057ba <_printf_i+0x166>
 8005862:	6823      	ldr	r3, [r4, #0]
 8005864:	079b      	lsls	r3, r3, #30
 8005866:	d413      	bmi.n	8005890 <_printf_i+0x23c>
 8005868:	68e0      	ldr	r0, [r4, #12]
 800586a:	9b03      	ldr	r3, [sp, #12]
 800586c:	4298      	cmp	r0, r3
 800586e:	bfb8      	it	lt
 8005870:	4618      	movlt	r0, r3
 8005872:	e7a4      	b.n	80057be <_printf_i+0x16a>
 8005874:	2301      	movs	r3, #1
 8005876:	4632      	mov	r2, r6
 8005878:	4649      	mov	r1, r9
 800587a:	4640      	mov	r0, r8
 800587c:	47d0      	blx	sl
 800587e:	3001      	adds	r0, #1
 8005880:	d09b      	beq.n	80057ba <_printf_i+0x166>
 8005882:	3501      	adds	r5, #1
 8005884:	68e3      	ldr	r3, [r4, #12]
 8005886:	9903      	ldr	r1, [sp, #12]
 8005888:	1a5b      	subs	r3, r3, r1
 800588a:	42ab      	cmp	r3, r5
 800588c:	dcf2      	bgt.n	8005874 <_printf_i+0x220>
 800588e:	e7eb      	b.n	8005868 <_printf_i+0x214>
 8005890:	2500      	movs	r5, #0
 8005892:	f104 0619 	add.w	r6, r4, #25
 8005896:	e7f5      	b.n	8005884 <_printf_i+0x230>
 8005898:	080082e2 	.word	0x080082e2
 800589c:	080082f3 	.word	0x080082f3

080058a0 <siprintf>:
 80058a0:	b40e      	push	{r1, r2, r3}
 80058a2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80058a6:	b500      	push	{lr}
 80058a8:	b09c      	sub	sp, #112	; 0x70
 80058aa:	ab1d      	add	r3, sp, #116	; 0x74
 80058ac:	9002      	str	r0, [sp, #8]
 80058ae:	9006      	str	r0, [sp, #24]
 80058b0:	9107      	str	r1, [sp, #28]
 80058b2:	9104      	str	r1, [sp, #16]
 80058b4:	4808      	ldr	r0, [pc, #32]	; (80058d8 <siprintf+0x38>)
 80058b6:	4909      	ldr	r1, [pc, #36]	; (80058dc <siprintf+0x3c>)
 80058b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80058bc:	9105      	str	r1, [sp, #20]
 80058be:	6800      	ldr	r0, [r0, #0]
 80058c0:	a902      	add	r1, sp, #8
 80058c2:	9301      	str	r3, [sp, #4]
 80058c4:	f001 fb7c 	bl	8006fc0 <_svfiprintf_r>
 80058c8:	2200      	movs	r2, #0
 80058ca:	9b02      	ldr	r3, [sp, #8]
 80058cc:	701a      	strb	r2, [r3, #0]
 80058ce:	b01c      	add	sp, #112	; 0x70
 80058d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80058d4:	b003      	add	sp, #12
 80058d6:	4770      	bx	lr
 80058d8:	2000003c 	.word	0x2000003c
 80058dc:	ffff0208 	.word	0xffff0208

080058e0 <quorem>:
 80058e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058e4:	6903      	ldr	r3, [r0, #16]
 80058e6:	690c      	ldr	r4, [r1, #16]
 80058e8:	4607      	mov	r7, r0
 80058ea:	42a3      	cmp	r3, r4
 80058ec:	f2c0 8082 	blt.w	80059f4 <quorem+0x114>
 80058f0:	3c01      	subs	r4, #1
 80058f2:	f100 0514 	add.w	r5, r0, #20
 80058f6:	f101 0814 	add.w	r8, r1, #20
 80058fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80058fe:	9301      	str	r3, [sp, #4]
 8005900:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005904:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005908:	3301      	adds	r3, #1
 800590a:	429a      	cmp	r2, r3
 800590c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005910:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005914:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005918:	d331      	bcc.n	800597e <quorem+0x9e>
 800591a:	f04f 0e00 	mov.w	lr, #0
 800591e:	4640      	mov	r0, r8
 8005920:	46ac      	mov	ip, r5
 8005922:	46f2      	mov	sl, lr
 8005924:	f850 2b04 	ldr.w	r2, [r0], #4
 8005928:	b293      	uxth	r3, r2
 800592a:	fb06 e303 	mla	r3, r6, r3, lr
 800592e:	0c12      	lsrs	r2, r2, #16
 8005930:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005934:	b29b      	uxth	r3, r3
 8005936:	fb06 e202 	mla	r2, r6, r2, lr
 800593a:	ebaa 0303 	sub.w	r3, sl, r3
 800593e:	f8dc a000 	ldr.w	sl, [ip]
 8005942:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005946:	fa1f fa8a 	uxth.w	sl, sl
 800594a:	4453      	add	r3, sl
 800594c:	f8dc a000 	ldr.w	sl, [ip]
 8005950:	b292      	uxth	r2, r2
 8005952:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005956:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800595a:	b29b      	uxth	r3, r3
 800595c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005960:	4581      	cmp	r9, r0
 8005962:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005966:	f84c 3b04 	str.w	r3, [ip], #4
 800596a:	d2db      	bcs.n	8005924 <quorem+0x44>
 800596c:	f855 300b 	ldr.w	r3, [r5, fp]
 8005970:	b92b      	cbnz	r3, 800597e <quorem+0x9e>
 8005972:	9b01      	ldr	r3, [sp, #4]
 8005974:	3b04      	subs	r3, #4
 8005976:	429d      	cmp	r5, r3
 8005978:	461a      	mov	r2, r3
 800597a:	d32f      	bcc.n	80059dc <quorem+0xfc>
 800597c:	613c      	str	r4, [r7, #16]
 800597e:	4638      	mov	r0, r7
 8005980:	f001 f8ce 	bl	8006b20 <__mcmp>
 8005984:	2800      	cmp	r0, #0
 8005986:	db25      	blt.n	80059d4 <quorem+0xf4>
 8005988:	4628      	mov	r0, r5
 800598a:	f04f 0c00 	mov.w	ip, #0
 800598e:	3601      	adds	r6, #1
 8005990:	f858 1b04 	ldr.w	r1, [r8], #4
 8005994:	f8d0 e000 	ldr.w	lr, [r0]
 8005998:	b28b      	uxth	r3, r1
 800599a:	ebac 0303 	sub.w	r3, ip, r3
 800599e:	fa1f f28e 	uxth.w	r2, lr
 80059a2:	4413      	add	r3, r2
 80059a4:	0c0a      	lsrs	r2, r1, #16
 80059a6:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80059aa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80059ae:	b29b      	uxth	r3, r3
 80059b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80059b4:	45c1      	cmp	r9, r8
 80059b6:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80059ba:	f840 3b04 	str.w	r3, [r0], #4
 80059be:	d2e7      	bcs.n	8005990 <quorem+0xb0>
 80059c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80059c4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80059c8:	b922      	cbnz	r2, 80059d4 <quorem+0xf4>
 80059ca:	3b04      	subs	r3, #4
 80059cc:	429d      	cmp	r5, r3
 80059ce:	461a      	mov	r2, r3
 80059d0:	d30a      	bcc.n	80059e8 <quorem+0x108>
 80059d2:	613c      	str	r4, [r7, #16]
 80059d4:	4630      	mov	r0, r6
 80059d6:	b003      	add	sp, #12
 80059d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059dc:	6812      	ldr	r2, [r2, #0]
 80059de:	3b04      	subs	r3, #4
 80059e0:	2a00      	cmp	r2, #0
 80059e2:	d1cb      	bne.n	800597c <quorem+0x9c>
 80059e4:	3c01      	subs	r4, #1
 80059e6:	e7c6      	b.n	8005976 <quorem+0x96>
 80059e8:	6812      	ldr	r2, [r2, #0]
 80059ea:	3b04      	subs	r3, #4
 80059ec:	2a00      	cmp	r2, #0
 80059ee:	d1f0      	bne.n	80059d2 <quorem+0xf2>
 80059f0:	3c01      	subs	r4, #1
 80059f2:	e7eb      	b.n	80059cc <quorem+0xec>
 80059f4:	2000      	movs	r0, #0
 80059f6:	e7ee      	b.n	80059d6 <quorem+0xf6>

080059f8 <_dtoa_r>:
 80059f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059fc:	4616      	mov	r6, r2
 80059fe:	461f      	mov	r7, r3
 8005a00:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005a02:	b099      	sub	sp, #100	; 0x64
 8005a04:	4605      	mov	r5, r0
 8005a06:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005a0a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8005a0e:	b974      	cbnz	r4, 8005a2e <_dtoa_r+0x36>
 8005a10:	2010      	movs	r0, #16
 8005a12:	f000 fde3 	bl	80065dc <malloc>
 8005a16:	4602      	mov	r2, r0
 8005a18:	6268      	str	r0, [r5, #36]	; 0x24
 8005a1a:	b920      	cbnz	r0, 8005a26 <_dtoa_r+0x2e>
 8005a1c:	21ea      	movs	r1, #234	; 0xea
 8005a1e:	4ba8      	ldr	r3, [pc, #672]	; (8005cc0 <_dtoa_r+0x2c8>)
 8005a20:	48a8      	ldr	r0, [pc, #672]	; (8005cc4 <_dtoa_r+0x2cc>)
 8005a22:	f001 fbdd 	bl	80071e0 <__assert_func>
 8005a26:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005a2a:	6004      	str	r4, [r0, #0]
 8005a2c:	60c4      	str	r4, [r0, #12]
 8005a2e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005a30:	6819      	ldr	r1, [r3, #0]
 8005a32:	b151      	cbz	r1, 8005a4a <_dtoa_r+0x52>
 8005a34:	685a      	ldr	r2, [r3, #4]
 8005a36:	2301      	movs	r3, #1
 8005a38:	4093      	lsls	r3, r2
 8005a3a:	604a      	str	r2, [r1, #4]
 8005a3c:	608b      	str	r3, [r1, #8]
 8005a3e:	4628      	mov	r0, r5
 8005a40:	f000 fe30 	bl	80066a4 <_Bfree>
 8005a44:	2200      	movs	r2, #0
 8005a46:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005a48:	601a      	str	r2, [r3, #0]
 8005a4a:	1e3b      	subs	r3, r7, #0
 8005a4c:	bfaf      	iteee	ge
 8005a4e:	2300      	movge	r3, #0
 8005a50:	2201      	movlt	r2, #1
 8005a52:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005a56:	9305      	strlt	r3, [sp, #20]
 8005a58:	bfa8      	it	ge
 8005a5a:	f8c8 3000 	strge.w	r3, [r8]
 8005a5e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8005a62:	4b99      	ldr	r3, [pc, #612]	; (8005cc8 <_dtoa_r+0x2d0>)
 8005a64:	bfb8      	it	lt
 8005a66:	f8c8 2000 	strlt.w	r2, [r8]
 8005a6a:	ea33 0309 	bics.w	r3, r3, r9
 8005a6e:	d119      	bne.n	8005aa4 <_dtoa_r+0xac>
 8005a70:	f242 730f 	movw	r3, #9999	; 0x270f
 8005a74:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005a76:	6013      	str	r3, [r2, #0]
 8005a78:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005a7c:	4333      	orrs	r3, r6
 8005a7e:	f000 857f 	beq.w	8006580 <_dtoa_r+0xb88>
 8005a82:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005a84:	b953      	cbnz	r3, 8005a9c <_dtoa_r+0xa4>
 8005a86:	4b91      	ldr	r3, [pc, #580]	; (8005ccc <_dtoa_r+0x2d4>)
 8005a88:	e022      	b.n	8005ad0 <_dtoa_r+0xd8>
 8005a8a:	4b91      	ldr	r3, [pc, #580]	; (8005cd0 <_dtoa_r+0x2d8>)
 8005a8c:	9303      	str	r3, [sp, #12]
 8005a8e:	3308      	adds	r3, #8
 8005a90:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005a92:	6013      	str	r3, [r2, #0]
 8005a94:	9803      	ldr	r0, [sp, #12]
 8005a96:	b019      	add	sp, #100	; 0x64
 8005a98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a9c:	4b8b      	ldr	r3, [pc, #556]	; (8005ccc <_dtoa_r+0x2d4>)
 8005a9e:	9303      	str	r3, [sp, #12]
 8005aa0:	3303      	adds	r3, #3
 8005aa2:	e7f5      	b.n	8005a90 <_dtoa_r+0x98>
 8005aa4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005aa8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8005aac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	f7fa ff78 	bl	80009a8 <__aeabi_dcmpeq>
 8005ab8:	4680      	mov	r8, r0
 8005aba:	b158      	cbz	r0, 8005ad4 <_dtoa_r+0xdc>
 8005abc:	2301      	movs	r3, #1
 8005abe:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005ac0:	6013      	str	r3, [r2, #0]
 8005ac2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	f000 8558 	beq.w	800657a <_dtoa_r+0xb82>
 8005aca:	4882      	ldr	r0, [pc, #520]	; (8005cd4 <_dtoa_r+0x2dc>)
 8005acc:	6018      	str	r0, [r3, #0]
 8005ace:	1e43      	subs	r3, r0, #1
 8005ad0:	9303      	str	r3, [sp, #12]
 8005ad2:	e7df      	b.n	8005a94 <_dtoa_r+0x9c>
 8005ad4:	ab16      	add	r3, sp, #88	; 0x58
 8005ad6:	9301      	str	r3, [sp, #4]
 8005ad8:	ab17      	add	r3, sp, #92	; 0x5c
 8005ada:	9300      	str	r3, [sp, #0]
 8005adc:	4628      	mov	r0, r5
 8005ade:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005ae2:	f001 f8c5 	bl	8006c70 <__d2b>
 8005ae6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005aea:	4683      	mov	fp, r0
 8005aec:	2c00      	cmp	r4, #0
 8005aee:	d07f      	beq.n	8005bf0 <_dtoa_r+0x1f8>
 8005af0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005af4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005af6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8005afa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005afe:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8005b02:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005b06:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	4b72      	ldr	r3, [pc, #456]	; (8005cd8 <_dtoa_r+0x2e0>)
 8005b0e:	f7fa fb2b 	bl	8000168 <__aeabi_dsub>
 8005b12:	a365      	add	r3, pc, #404	; (adr r3, 8005ca8 <_dtoa_r+0x2b0>)
 8005b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b18:	f7fa fcde 	bl	80004d8 <__aeabi_dmul>
 8005b1c:	a364      	add	r3, pc, #400	; (adr r3, 8005cb0 <_dtoa_r+0x2b8>)
 8005b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b22:	f7fa fb23 	bl	800016c <__adddf3>
 8005b26:	4606      	mov	r6, r0
 8005b28:	4620      	mov	r0, r4
 8005b2a:	460f      	mov	r7, r1
 8005b2c:	f7fa fc6a 	bl	8000404 <__aeabi_i2d>
 8005b30:	a361      	add	r3, pc, #388	; (adr r3, 8005cb8 <_dtoa_r+0x2c0>)
 8005b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b36:	f7fa fccf 	bl	80004d8 <__aeabi_dmul>
 8005b3a:	4602      	mov	r2, r0
 8005b3c:	460b      	mov	r3, r1
 8005b3e:	4630      	mov	r0, r6
 8005b40:	4639      	mov	r1, r7
 8005b42:	f7fa fb13 	bl	800016c <__adddf3>
 8005b46:	4606      	mov	r6, r0
 8005b48:	460f      	mov	r7, r1
 8005b4a:	f7fa ff75 	bl	8000a38 <__aeabi_d2iz>
 8005b4e:	2200      	movs	r2, #0
 8005b50:	4682      	mov	sl, r0
 8005b52:	2300      	movs	r3, #0
 8005b54:	4630      	mov	r0, r6
 8005b56:	4639      	mov	r1, r7
 8005b58:	f7fa ff30 	bl	80009bc <__aeabi_dcmplt>
 8005b5c:	b148      	cbz	r0, 8005b72 <_dtoa_r+0x17a>
 8005b5e:	4650      	mov	r0, sl
 8005b60:	f7fa fc50 	bl	8000404 <__aeabi_i2d>
 8005b64:	4632      	mov	r2, r6
 8005b66:	463b      	mov	r3, r7
 8005b68:	f7fa ff1e 	bl	80009a8 <__aeabi_dcmpeq>
 8005b6c:	b908      	cbnz	r0, 8005b72 <_dtoa_r+0x17a>
 8005b6e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005b72:	f1ba 0f16 	cmp.w	sl, #22
 8005b76:	d858      	bhi.n	8005c2a <_dtoa_r+0x232>
 8005b78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005b7c:	4b57      	ldr	r3, [pc, #348]	; (8005cdc <_dtoa_r+0x2e4>)
 8005b7e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b86:	f7fa ff19 	bl	80009bc <__aeabi_dcmplt>
 8005b8a:	2800      	cmp	r0, #0
 8005b8c:	d04f      	beq.n	8005c2e <_dtoa_r+0x236>
 8005b8e:	2300      	movs	r3, #0
 8005b90:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005b94:	930f      	str	r3, [sp, #60]	; 0x3c
 8005b96:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005b98:	1b1c      	subs	r4, r3, r4
 8005b9a:	1e63      	subs	r3, r4, #1
 8005b9c:	9309      	str	r3, [sp, #36]	; 0x24
 8005b9e:	bf49      	itett	mi
 8005ba0:	f1c4 0301 	rsbmi	r3, r4, #1
 8005ba4:	2300      	movpl	r3, #0
 8005ba6:	9306      	strmi	r3, [sp, #24]
 8005ba8:	2300      	movmi	r3, #0
 8005baa:	bf54      	ite	pl
 8005bac:	9306      	strpl	r3, [sp, #24]
 8005bae:	9309      	strmi	r3, [sp, #36]	; 0x24
 8005bb0:	f1ba 0f00 	cmp.w	sl, #0
 8005bb4:	db3d      	blt.n	8005c32 <_dtoa_r+0x23a>
 8005bb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bb8:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8005bbc:	4453      	add	r3, sl
 8005bbe:	9309      	str	r3, [sp, #36]	; 0x24
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	930a      	str	r3, [sp, #40]	; 0x28
 8005bc4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005bc6:	2b09      	cmp	r3, #9
 8005bc8:	f200 808c 	bhi.w	8005ce4 <_dtoa_r+0x2ec>
 8005bcc:	2b05      	cmp	r3, #5
 8005bce:	bfc4      	itt	gt
 8005bd0:	3b04      	subgt	r3, #4
 8005bd2:	9322      	strgt	r3, [sp, #136]	; 0x88
 8005bd4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005bd6:	bfc8      	it	gt
 8005bd8:	2400      	movgt	r4, #0
 8005bda:	f1a3 0302 	sub.w	r3, r3, #2
 8005bde:	bfd8      	it	le
 8005be0:	2401      	movle	r4, #1
 8005be2:	2b03      	cmp	r3, #3
 8005be4:	f200 808a 	bhi.w	8005cfc <_dtoa_r+0x304>
 8005be8:	e8df f003 	tbb	[pc, r3]
 8005bec:	5b4d4f2d 	.word	0x5b4d4f2d
 8005bf0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8005bf4:	441c      	add	r4, r3
 8005bf6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8005bfa:	2b20      	cmp	r3, #32
 8005bfc:	bfc3      	ittte	gt
 8005bfe:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005c02:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8005c06:	fa09 f303 	lslgt.w	r3, r9, r3
 8005c0a:	f1c3 0320 	rsble	r3, r3, #32
 8005c0e:	bfc6      	itte	gt
 8005c10:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005c14:	4318      	orrgt	r0, r3
 8005c16:	fa06 f003 	lslle.w	r0, r6, r3
 8005c1a:	f7fa fbe3 	bl	80003e4 <__aeabi_ui2d>
 8005c1e:	2301      	movs	r3, #1
 8005c20:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005c24:	3c01      	subs	r4, #1
 8005c26:	9313      	str	r3, [sp, #76]	; 0x4c
 8005c28:	e76f      	b.n	8005b0a <_dtoa_r+0x112>
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	e7b2      	b.n	8005b94 <_dtoa_r+0x19c>
 8005c2e:	900f      	str	r0, [sp, #60]	; 0x3c
 8005c30:	e7b1      	b.n	8005b96 <_dtoa_r+0x19e>
 8005c32:	9b06      	ldr	r3, [sp, #24]
 8005c34:	eba3 030a 	sub.w	r3, r3, sl
 8005c38:	9306      	str	r3, [sp, #24]
 8005c3a:	f1ca 0300 	rsb	r3, sl, #0
 8005c3e:	930a      	str	r3, [sp, #40]	; 0x28
 8005c40:	2300      	movs	r3, #0
 8005c42:	930e      	str	r3, [sp, #56]	; 0x38
 8005c44:	e7be      	b.n	8005bc4 <_dtoa_r+0x1cc>
 8005c46:	2300      	movs	r3, #0
 8005c48:	930b      	str	r3, [sp, #44]	; 0x2c
 8005c4a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	dc58      	bgt.n	8005d02 <_dtoa_r+0x30a>
 8005c50:	f04f 0901 	mov.w	r9, #1
 8005c54:	464b      	mov	r3, r9
 8005c56:	f8cd 9020 	str.w	r9, [sp, #32]
 8005c5a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8005c5e:	2200      	movs	r2, #0
 8005c60:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8005c62:	6042      	str	r2, [r0, #4]
 8005c64:	2204      	movs	r2, #4
 8005c66:	f102 0614 	add.w	r6, r2, #20
 8005c6a:	429e      	cmp	r6, r3
 8005c6c:	6841      	ldr	r1, [r0, #4]
 8005c6e:	d94e      	bls.n	8005d0e <_dtoa_r+0x316>
 8005c70:	4628      	mov	r0, r5
 8005c72:	f000 fcd7 	bl	8006624 <_Balloc>
 8005c76:	9003      	str	r0, [sp, #12]
 8005c78:	2800      	cmp	r0, #0
 8005c7a:	d14c      	bne.n	8005d16 <_dtoa_r+0x31e>
 8005c7c:	4602      	mov	r2, r0
 8005c7e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005c82:	4b17      	ldr	r3, [pc, #92]	; (8005ce0 <_dtoa_r+0x2e8>)
 8005c84:	e6cc      	b.n	8005a20 <_dtoa_r+0x28>
 8005c86:	2301      	movs	r3, #1
 8005c88:	e7de      	b.n	8005c48 <_dtoa_r+0x250>
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	930b      	str	r3, [sp, #44]	; 0x2c
 8005c8e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005c90:	eb0a 0903 	add.w	r9, sl, r3
 8005c94:	f109 0301 	add.w	r3, r9, #1
 8005c98:	2b01      	cmp	r3, #1
 8005c9a:	9308      	str	r3, [sp, #32]
 8005c9c:	bfb8      	it	lt
 8005c9e:	2301      	movlt	r3, #1
 8005ca0:	e7dd      	b.n	8005c5e <_dtoa_r+0x266>
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	e7f2      	b.n	8005c8c <_dtoa_r+0x294>
 8005ca6:	bf00      	nop
 8005ca8:	636f4361 	.word	0x636f4361
 8005cac:	3fd287a7 	.word	0x3fd287a7
 8005cb0:	8b60c8b3 	.word	0x8b60c8b3
 8005cb4:	3fc68a28 	.word	0x3fc68a28
 8005cb8:	509f79fb 	.word	0x509f79fb
 8005cbc:	3fd34413 	.word	0x3fd34413
 8005cc0:	08008311 	.word	0x08008311
 8005cc4:	08008328 	.word	0x08008328
 8005cc8:	7ff00000 	.word	0x7ff00000
 8005ccc:	0800830d 	.word	0x0800830d
 8005cd0:	08008304 	.word	0x08008304
 8005cd4:	080082e1 	.word	0x080082e1
 8005cd8:	3ff80000 	.word	0x3ff80000
 8005cdc:	08008418 	.word	0x08008418
 8005ce0:	08008383 	.word	0x08008383
 8005ce4:	2401      	movs	r4, #1
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	940b      	str	r4, [sp, #44]	; 0x2c
 8005cea:	9322      	str	r3, [sp, #136]	; 0x88
 8005cec:	f04f 39ff 	mov.w	r9, #4294967295
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	2312      	movs	r3, #18
 8005cf4:	f8cd 9020 	str.w	r9, [sp, #32]
 8005cf8:	9223      	str	r2, [sp, #140]	; 0x8c
 8005cfa:	e7b0      	b.n	8005c5e <_dtoa_r+0x266>
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	930b      	str	r3, [sp, #44]	; 0x2c
 8005d00:	e7f4      	b.n	8005cec <_dtoa_r+0x2f4>
 8005d02:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8005d06:	464b      	mov	r3, r9
 8005d08:	f8cd 9020 	str.w	r9, [sp, #32]
 8005d0c:	e7a7      	b.n	8005c5e <_dtoa_r+0x266>
 8005d0e:	3101      	adds	r1, #1
 8005d10:	6041      	str	r1, [r0, #4]
 8005d12:	0052      	lsls	r2, r2, #1
 8005d14:	e7a7      	b.n	8005c66 <_dtoa_r+0x26e>
 8005d16:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005d18:	9a03      	ldr	r2, [sp, #12]
 8005d1a:	601a      	str	r2, [r3, #0]
 8005d1c:	9b08      	ldr	r3, [sp, #32]
 8005d1e:	2b0e      	cmp	r3, #14
 8005d20:	f200 80a8 	bhi.w	8005e74 <_dtoa_r+0x47c>
 8005d24:	2c00      	cmp	r4, #0
 8005d26:	f000 80a5 	beq.w	8005e74 <_dtoa_r+0x47c>
 8005d2a:	f1ba 0f00 	cmp.w	sl, #0
 8005d2e:	dd34      	ble.n	8005d9a <_dtoa_r+0x3a2>
 8005d30:	4a9a      	ldr	r2, [pc, #616]	; (8005f9c <_dtoa_r+0x5a4>)
 8005d32:	f00a 030f 	and.w	r3, sl, #15
 8005d36:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005d3a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005d3e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005d42:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005d46:	ea4f 142a 	mov.w	r4, sl, asr #4
 8005d4a:	d016      	beq.n	8005d7a <_dtoa_r+0x382>
 8005d4c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005d50:	4b93      	ldr	r3, [pc, #588]	; (8005fa0 <_dtoa_r+0x5a8>)
 8005d52:	2703      	movs	r7, #3
 8005d54:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005d58:	f7fa fce8 	bl	800072c <__aeabi_ddiv>
 8005d5c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005d60:	f004 040f 	and.w	r4, r4, #15
 8005d64:	4e8e      	ldr	r6, [pc, #568]	; (8005fa0 <_dtoa_r+0x5a8>)
 8005d66:	b954      	cbnz	r4, 8005d7e <_dtoa_r+0x386>
 8005d68:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005d6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005d70:	f7fa fcdc 	bl	800072c <__aeabi_ddiv>
 8005d74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005d78:	e029      	b.n	8005dce <_dtoa_r+0x3d6>
 8005d7a:	2702      	movs	r7, #2
 8005d7c:	e7f2      	b.n	8005d64 <_dtoa_r+0x36c>
 8005d7e:	07e1      	lsls	r1, r4, #31
 8005d80:	d508      	bpl.n	8005d94 <_dtoa_r+0x39c>
 8005d82:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005d86:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005d8a:	f7fa fba5 	bl	80004d8 <__aeabi_dmul>
 8005d8e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005d92:	3701      	adds	r7, #1
 8005d94:	1064      	asrs	r4, r4, #1
 8005d96:	3608      	adds	r6, #8
 8005d98:	e7e5      	b.n	8005d66 <_dtoa_r+0x36e>
 8005d9a:	f000 80a5 	beq.w	8005ee8 <_dtoa_r+0x4f0>
 8005d9e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005da2:	f1ca 0400 	rsb	r4, sl, #0
 8005da6:	4b7d      	ldr	r3, [pc, #500]	; (8005f9c <_dtoa_r+0x5a4>)
 8005da8:	f004 020f 	and.w	r2, r4, #15
 8005dac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005db4:	f7fa fb90 	bl	80004d8 <__aeabi_dmul>
 8005db8:	2702      	movs	r7, #2
 8005dba:	2300      	movs	r3, #0
 8005dbc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005dc0:	4e77      	ldr	r6, [pc, #476]	; (8005fa0 <_dtoa_r+0x5a8>)
 8005dc2:	1124      	asrs	r4, r4, #4
 8005dc4:	2c00      	cmp	r4, #0
 8005dc6:	f040 8084 	bne.w	8005ed2 <_dtoa_r+0x4da>
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d1d2      	bne.n	8005d74 <_dtoa_r+0x37c>
 8005dce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	f000 808b 	beq.w	8005eec <_dtoa_r+0x4f4>
 8005dd6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005dda:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005dde:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005de2:	2200      	movs	r2, #0
 8005de4:	4b6f      	ldr	r3, [pc, #444]	; (8005fa4 <_dtoa_r+0x5ac>)
 8005de6:	f7fa fde9 	bl	80009bc <__aeabi_dcmplt>
 8005dea:	2800      	cmp	r0, #0
 8005dec:	d07e      	beq.n	8005eec <_dtoa_r+0x4f4>
 8005dee:	9b08      	ldr	r3, [sp, #32]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d07b      	beq.n	8005eec <_dtoa_r+0x4f4>
 8005df4:	f1b9 0f00 	cmp.w	r9, #0
 8005df8:	dd38      	ble.n	8005e6c <_dtoa_r+0x474>
 8005dfa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005dfe:	2200      	movs	r2, #0
 8005e00:	4b69      	ldr	r3, [pc, #420]	; (8005fa8 <_dtoa_r+0x5b0>)
 8005e02:	f7fa fb69 	bl	80004d8 <__aeabi_dmul>
 8005e06:	464c      	mov	r4, r9
 8005e08:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005e0c:	f10a 38ff 	add.w	r8, sl, #4294967295
 8005e10:	3701      	adds	r7, #1
 8005e12:	4638      	mov	r0, r7
 8005e14:	f7fa faf6 	bl	8000404 <__aeabi_i2d>
 8005e18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e1c:	f7fa fb5c 	bl	80004d8 <__aeabi_dmul>
 8005e20:	2200      	movs	r2, #0
 8005e22:	4b62      	ldr	r3, [pc, #392]	; (8005fac <_dtoa_r+0x5b4>)
 8005e24:	f7fa f9a2 	bl	800016c <__adddf3>
 8005e28:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8005e2c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005e30:	9611      	str	r6, [sp, #68]	; 0x44
 8005e32:	2c00      	cmp	r4, #0
 8005e34:	d15d      	bne.n	8005ef2 <_dtoa_r+0x4fa>
 8005e36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	4b5c      	ldr	r3, [pc, #368]	; (8005fb0 <_dtoa_r+0x5b8>)
 8005e3e:	f7fa f993 	bl	8000168 <__aeabi_dsub>
 8005e42:	4602      	mov	r2, r0
 8005e44:	460b      	mov	r3, r1
 8005e46:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005e4a:	4633      	mov	r3, r6
 8005e4c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005e4e:	f7fa fdd3 	bl	80009f8 <__aeabi_dcmpgt>
 8005e52:	2800      	cmp	r0, #0
 8005e54:	f040 829c 	bne.w	8006390 <_dtoa_r+0x998>
 8005e58:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005e5c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005e5e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005e62:	f7fa fdab 	bl	80009bc <__aeabi_dcmplt>
 8005e66:	2800      	cmp	r0, #0
 8005e68:	f040 8290 	bne.w	800638c <_dtoa_r+0x994>
 8005e6c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8005e70:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005e74:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	f2c0 8152 	blt.w	8006120 <_dtoa_r+0x728>
 8005e7c:	f1ba 0f0e 	cmp.w	sl, #14
 8005e80:	f300 814e 	bgt.w	8006120 <_dtoa_r+0x728>
 8005e84:	4b45      	ldr	r3, [pc, #276]	; (8005f9c <_dtoa_r+0x5a4>)
 8005e86:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005e8a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005e8e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005e92:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	f280 80db 	bge.w	8006050 <_dtoa_r+0x658>
 8005e9a:	9b08      	ldr	r3, [sp, #32]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	f300 80d7 	bgt.w	8006050 <_dtoa_r+0x658>
 8005ea2:	f040 8272 	bne.w	800638a <_dtoa_r+0x992>
 8005ea6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	4b40      	ldr	r3, [pc, #256]	; (8005fb0 <_dtoa_r+0x5b8>)
 8005eae:	f7fa fb13 	bl	80004d8 <__aeabi_dmul>
 8005eb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005eb6:	f7fa fd95 	bl	80009e4 <__aeabi_dcmpge>
 8005eba:	9c08      	ldr	r4, [sp, #32]
 8005ebc:	4626      	mov	r6, r4
 8005ebe:	2800      	cmp	r0, #0
 8005ec0:	f040 8248 	bne.w	8006354 <_dtoa_r+0x95c>
 8005ec4:	2331      	movs	r3, #49	; 0x31
 8005ec6:	9f03      	ldr	r7, [sp, #12]
 8005ec8:	f10a 0a01 	add.w	sl, sl, #1
 8005ecc:	f807 3b01 	strb.w	r3, [r7], #1
 8005ed0:	e244      	b.n	800635c <_dtoa_r+0x964>
 8005ed2:	07e2      	lsls	r2, r4, #31
 8005ed4:	d505      	bpl.n	8005ee2 <_dtoa_r+0x4ea>
 8005ed6:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005eda:	f7fa fafd 	bl	80004d8 <__aeabi_dmul>
 8005ede:	2301      	movs	r3, #1
 8005ee0:	3701      	adds	r7, #1
 8005ee2:	1064      	asrs	r4, r4, #1
 8005ee4:	3608      	adds	r6, #8
 8005ee6:	e76d      	b.n	8005dc4 <_dtoa_r+0x3cc>
 8005ee8:	2702      	movs	r7, #2
 8005eea:	e770      	b.n	8005dce <_dtoa_r+0x3d6>
 8005eec:	46d0      	mov	r8, sl
 8005eee:	9c08      	ldr	r4, [sp, #32]
 8005ef0:	e78f      	b.n	8005e12 <_dtoa_r+0x41a>
 8005ef2:	9903      	ldr	r1, [sp, #12]
 8005ef4:	4b29      	ldr	r3, [pc, #164]	; (8005f9c <_dtoa_r+0x5a4>)
 8005ef6:	4421      	add	r1, r4
 8005ef8:	9112      	str	r1, [sp, #72]	; 0x48
 8005efa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005efc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005f00:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005f04:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005f08:	2900      	cmp	r1, #0
 8005f0a:	d055      	beq.n	8005fb8 <_dtoa_r+0x5c0>
 8005f0c:	2000      	movs	r0, #0
 8005f0e:	4929      	ldr	r1, [pc, #164]	; (8005fb4 <_dtoa_r+0x5bc>)
 8005f10:	f7fa fc0c 	bl	800072c <__aeabi_ddiv>
 8005f14:	463b      	mov	r3, r7
 8005f16:	4632      	mov	r2, r6
 8005f18:	f7fa f926 	bl	8000168 <__aeabi_dsub>
 8005f1c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005f20:	9f03      	ldr	r7, [sp, #12]
 8005f22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f26:	f7fa fd87 	bl	8000a38 <__aeabi_d2iz>
 8005f2a:	4604      	mov	r4, r0
 8005f2c:	f7fa fa6a 	bl	8000404 <__aeabi_i2d>
 8005f30:	4602      	mov	r2, r0
 8005f32:	460b      	mov	r3, r1
 8005f34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f38:	f7fa f916 	bl	8000168 <__aeabi_dsub>
 8005f3c:	4602      	mov	r2, r0
 8005f3e:	460b      	mov	r3, r1
 8005f40:	3430      	adds	r4, #48	; 0x30
 8005f42:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005f46:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005f4a:	f807 4b01 	strb.w	r4, [r7], #1
 8005f4e:	f7fa fd35 	bl	80009bc <__aeabi_dcmplt>
 8005f52:	2800      	cmp	r0, #0
 8005f54:	d174      	bne.n	8006040 <_dtoa_r+0x648>
 8005f56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f5a:	2000      	movs	r0, #0
 8005f5c:	4911      	ldr	r1, [pc, #68]	; (8005fa4 <_dtoa_r+0x5ac>)
 8005f5e:	f7fa f903 	bl	8000168 <__aeabi_dsub>
 8005f62:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005f66:	f7fa fd29 	bl	80009bc <__aeabi_dcmplt>
 8005f6a:	2800      	cmp	r0, #0
 8005f6c:	f040 80b7 	bne.w	80060de <_dtoa_r+0x6e6>
 8005f70:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005f72:	429f      	cmp	r7, r3
 8005f74:	f43f af7a 	beq.w	8005e6c <_dtoa_r+0x474>
 8005f78:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	4b0a      	ldr	r3, [pc, #40]	; (8005fa8 <_dtoa_r+0x5b0>)
 8005f80:	f7fa faaa 	bl	80004d8 <__aeabi_dmul>
 8005f84:	2200      	movs	r2, #0
 8005f86:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005f8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f8e:	4b06      	ldr	r3, [pc, #24]	; (8005fa8 <_dtoa_r+0x5b0>)
 8005f90:	f7fa faa2 	bl	80004d8 <__aeabi_dmul>
 8005f94:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005f98:	e7c3      	b.n	8005f22 <_dtoa_r+0x52a>
 8005f9a:	bf00      	nop
 8005f9c:	08008418 	.word	0x08008418
 8005fa0:	080083f0 	.word	0x080083f0
 8005fa4:	3ff00000 	.word	0x3ff00000
 8005fa8:	40240000 	.word	0x40240000
 8005fac:	401c0000 	.word	0x401c0000
 8005fb0:	40140000 	.word	0x40140000
 8005fb4:	3fe00000 	.word	0x3fe00000
 8005fb8:	4630      	mov	r0, r6
 8005fba:	4639      	mov	r1, r7
 8005fbc:	f7fa fa8c 	bl	80004d8 <__aeabi_dmul>
 8005fc0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005fc2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005fc6:	9c03      	ldr	r4, [sp, #12]
 8005fc8:	9314      	str	r3, [sp, #80]	; 0x50
 8005fca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005fce:	f7fa fd33 	bl	8000a38 <__aeabi_d2iz>
 8005fd2:	9015      	str	r0, [sp, #84]	; 0x54
 8005fd4:	f7fa fa16 	bl	8000404 <__aeabi_i2d>
 8005fd8:	4602      	mov	r2, r0
 8005fda:	460b      	mov	r3, r1
 8005fdc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005fe0:	f7fa f8c2 	bl	8000168 <__aeabi_dsub>
 8005fe4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005fe6:	4606      	mov	r6, r0
 8005fe8:	3330      	adds	r3, #48	; 0x30
 8005fea:	f804 3b01 	strb.w	r3, [r4], #1
 8005fee:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005ff0:	460f      	mov	r7, r1
 8005ff2:	429c      	cmp	r4, r3
 8005ff4:	f04f 0200 	mov.w	r2, #0
 8005ff8:	d124      	bne.n	8006044 <_dtoa_r+0x64c>
 8005ffa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005ffe:	4bb0      	ldr	r3, [pc, #704]	; (80062c0 <_dtoa_r+0x8c8>)
 8006000:	f7fa f8b4 	bl	800016c <__adddf3>
 8006004:	4602      	mov	r2, r0
 8006006:	460b      	mov	r3, r1
 8006008:	4630      	mov	r0, r6
 800600a:	4639      	mov	r1, r7
 800600c:	f7fa fcf4 	bl	80009f8 <__aeabi_dcmpgt>
 8006010:	2800      	cmp	r0, #0
 8006012:	d163      	bne.n	80060dc <_dtoa_r+0x6e4>
 8006014:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006018:	2000      	movs	r0, #0
 800601a:	49a9      	ldr	r1, [pc, #676]	; (80062c0 <_dtoa_r+0x8c8>)
 800601c:	f7fa f8a4 	bl	8000168 <__aeabi_dsub>
 8006020:	4602      	mov	r2, r0
 8006022:	460b      	mov	r3, r1
 8006024:	4630      	mov	r0, r6
 8006026:	4639      	mov	r1, r7
 8006028:	f7fa fcc8 	bl	80009bc <__aeabi_dcmplt>
 800602c:	2800      	cmp	r0, #0
 800602e:	f43f af1d 	beq.w	8005e6c <_dtoa_r+0x474>
 8006032:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006034:	1e7b      	subs	r3, r7, #1
 8006036:	9314      	str	r3, [sp, #80]	; 0x50
 8006038:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800603c:	2b30      	cmp	r3, #48	; 0x30
 800603e:	d0f8      	beq.n	8006032 <_dtoa_r+0x63a>
 8006040:	46c2      	mov	sl, r8
 8006042:	e03b      	b.n	80060bc <_dtoa_r+0x6c4>
 8006044:	4b9f      	ldr	r3, [pc, #636]	; (80062c4 <_dtoa_r+0x8cc>)
 8006046:	f7fa fa47 	bl	80004d8 <__aeabi_dmul>
 800604a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800604e:	e7bc      	b.n	8005fca <_dtoa_r+0x5d2>
 8006050:	9f03      	ldr	r7, [sp, #12]
 8006052:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8006056:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800605a:	4640      	mov	r0, r8
 800605c:	4649      	mov	r1, r9
 800605e:	f7fa fb65 	bl	800072c <__aeabi_ddiv>
 8006062:	f7fa fce9 	bl	8000a38 <__aeabi_d2iz>
 8006066:	4604      	mov	r4, r0
 8006068:	f7fa f9cc 	bl	8000404 <__aeabi_i2d>
 800606c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006070:	f7fa fa32 	bl	80004d8 <__aeabi_dmul>
 8006074:	4602      	mov	r2, r0
 8006076:	460b      	mov	r3, r1
 8006078:	4640      	mov	r0, r8
 800607a:	4649      	mov	r1, r9
 800607c:	f7fa f874 	bl	8000168 <__aeabi_dsub>
 8006080:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8006084:	f807 6b01 	strb.w	r6, [r7], #1
 8006088:	9e03      	ldr	r6, [sp, #12]
 800608a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800608e:	1bbe      	subs	r6, r7, r6
 8006090:	45b4      	cmp	ip, r6
 8006092:	4602      	mov	r2, r0
 8006094:	460b      	mov	r3, r1
 8006096:	d136      	bne.n	8006106 <_dtoa_r+0x70e>
 8006098:	f7fa f868 	bl	800016c <__adddf3>
 800609c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80060a0:	4680      	mov	r8, r0
 80060a2:	4689      	mov	r9, r1
 80060a4:	f7fa fca8 	bl	80009f8 <__aeabi_dcmpgt>
 80060a8:	bb58      	cbnz	r0, 8006102 <_dtoa_r+0x70a>
 80060aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80060ae:	4640      	mov	r0, r8
 80060b0:	4649      	mov	r1, r9
 80060b2:	f7fa fc79 	bl	80009a8 <__aeabi_dcmpeq>
 80060b6:	b108      	cbz	r0, 80060bc <_dtoa_r+0x6c4>
 80060b8:	07e1      	lsls	r1, r4, #31
 80060ba:	d422      	bmi.n	8006102 <_dtoa_r+0x70a>
 80060bc:	4628      	mov	r0, r5
 80060be:	4659      	mov	r1, fp
 80060c0:	f000 faf0 	bl	80066a4 <_Bfree>
 80060c4:	2300      	movs	r3, #0
 80060c6:	703b      	strb	r3, [r7, #0]
 80060c8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80060ca:	f10a 0001 	add.w	r0, sl, #1
 80060ce:	6018      	str	r0, [r3, #0]
 80060d0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	f43f acde 	beq.w	8005a94 <_dtoa_r+0x9c>
 80060d8:	601f      	str	r7, [r3, #0]
 80060da:	e4db      	b.n	8005a94 <_dtoa_r+0x9c>
 80060dc:	4627      	mov	r7, r4
 80060de:	463b      	mov	r3, r7
 80060e0:	461f      	mov	r7, r3
 80060e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80060e6:	2a39      	cmp	r2, #57	; 0x39
 80060e8:	d107      	bne.n	80060fa <_dtoa_r+0x702>
 80060ea:	9a03      	ldr	r2, [sp, #12]
 80060ec:	429a      	cmp	r2, r3
 80060ee:	d1f7      	bne.n	80060e0 <_dtoa_r+0x6e8>
 80060f0:	2230      	movs	r2, #48	; 0x30
 80060f2:	9903      	ldr	r1, [sp, #12]
 80060f4:	f108 0801 	add.w	r8, r8, #1
 80060f8:	700a      	strb	r2, [r1, #0]
 80060fa:	781a      	ldrb	r2, [r3, #0]
 80060fc:	3201      	adds	r2, #1
 80060fe:	701a      	strb	r2, [r3, #0]
 8006100:	e79e      	b.n	8006040 <_dtoa_r+0x648>
 8006102:	46d0      	mov	r8, sl
 8006104:	e7eb      	b.n	80060de <_dtoa_r+0x6e6>
 8006106:	2200      	movs	r2, #0
 8006108:	4b6e      	ldr	r3, [pc, #440]	; (80062c4 <_dtoa_r+0x8cc>)
 800610a:	f7fa f9e5 	bl	80004d8 <__aeabi_dmul>
 800610e:	2200      	movs	r2, #0
 8006110:	2300      	movs	r3, #0
 8006112:	4680      	mov	r8, r0
 8006114:	4689      	mov	r9, r1
 8006116:	f7fa fc47 	bl	80009a8 <__aeabi_dcmpeq>
 800611a:	2800      	cmp	r0, #0
 800611c:	d09b      	beq.n	8006056 <_dtoa_r+0x65e>
 800611e:	e7cd      	b.n	80060bc <_dtoa_r+0x6c4>
 8006120:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006122:	2a00      	cmp	r2, #0
 8006124:	f000 80d0 	beq.w	80062c8 <_dtoa_r+0x8d0>
 8006128:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800612a:	2a01      	cmp	r2, #1
 800612c:	f300 80ae 	bgt.w	800628c <_dtoa_r+0x894>
 8006130:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006132:	2a00      	cmp	r2, #0
 8006134:	f000 80a6 	beq.w	8006284 <_dtoa_r+0x88c>
 8006138:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800613c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800613e:	9f06      	ldr	r7, [sp, #24]
 8006140:	9a06      	ldr	r2, [sp, #24]
 8006142:	2101      	movs	r1, #1
 8006144:	441a      	add	r2, r3
 8006146:	9206      	str	r2, [sp, #24]
 8006148:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800614a:	4628      	mov	r0, r5
 800614c:	441a      	add	r2, r3
 800614e:	9209      	str	r2, [sp, #36]	; 0x24
 8006150:	f000 fb5e 	bl	8006810 <__i2b>
 8006154:	4606      	mov	r6, r0
 8006156:	2f00      	cmp	r7, #0
 8006158:	dd0c      	ble.n	8006174 <_dtoa_r+0x77c>
 800615a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800615c:	2b00      	cmp	r3, #0
 800615e:	dd09      	ble.n	8006174 <_dtoa_r+0x77c>
 8006160:	42bb      	cmp	r3, r7
 8006162:	bfa8      	it	ge
 8006164:	463b      	movge	r3, r7
 8006166:	9a06      	ldr	r2, [sp, #24]
 8006168:	1aff      	subs	r7, r7, r3
 800616a:	1ad2      	subs	r2, r2, r3
 800616c:	9206      	str	r2, [sp, #24]
 800616e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006170:	1ad3      	subs	r3, r2, r3
 8006172:	9309      	str	r3, [sp, #36]	; 0x24
 8006174:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006176:	b1f3      	cbz	r3, 80061b6 <_dtoa_r+0x7be>
 8006178:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800617a:	2b00      	cmp	r3, #0
 800617c:	f000 80a8 	beq.w	80062d0 <_dtoa_r+0x8d8>
 8006180:	2c00      	cmp	r4, #0
 8006182:	dd10      	ble.n	80061a6 <_dtoa_r+0x7ae>
 8006184:	4631      	mov	r1, r6
 8006186:	4622      	mov	r2, r4
 8006188:	4628      	mov	r0, r5
 800618a:	f000 fbff 	bl	800698c <__pow5mult>
 800618e:	465a      	mov	r2, fp
 8006190:	4601      	mov	r1, r0
 8006192:	4606      	mov	r6, r0
 8006194:	4628      	mov	r0, r5
 8006196:	f000 fb51 	bl	800683c <__multiply>
 800619a:	4680      	mov	r8, r0
 800619c:	4659      	mov	r1, fp
 800619e:	4628      	mov	r0, r5
 80061a0:	f000 fa80 	bl	80066a4 <_Bfree>
 80061a4:	46c3      	mov	fp, r8
 80061a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061a8:	1b1a      	subs	r2, r3, r4
 80061aa:	d004      	beq.n	80061b6 <_dtoa_r+0x7be>
 80061ac:	4659      	mov	r1, fp
 80061ae:	4628      	mov	r0, r5
 80061b0:	f000 fbec 	bl	800698c <__pow5mult>
 80061b4:	4683      	mov	fp, r0
 80061b6:	2101      	movs	r1, #1
 80061b8:	4628      	mov	r0, r5
 80061ba:	f000 fb29 	bl	8006810 <__i2b>
 80061be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80061c0:	4604      	mov	r4, r0
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	f340 8086 	ble.w	80062d4 <_dtoa_r+0x8dc>
 80061c8:	461a      	mov	r2, r3
 80061ca:	4601      	mov	r1, r0
 80061cc:	4628      	mov	r0, r5
 80061ce:	f000 fbdd 	bl	800698c <__pow5mult>
 80061d2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80061d4:	4604      	mov	r4, r0
 80061d6:	2b01      	cmp	r3, #1
 80061d8:	dd7f      	ble.n	80062da <_dtoa_r+0x8e2>
 80061da:	f04f 0800 	mov.w	r8, #0
 80061de:	6923      	ldr	r3, [r4, #16]
 80061e0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80061e4:	6918      	ldr	r0, [r3, #16]
 80061e6:	f000 fac5 	bl	8006774 <__hi0bits>
 80061ea:	f1c0 0020 	rsb	r0, r0, #32
 80061ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061f0:	4418      	add	r0, r3
 80061f2:	f010 001f 	ands.w	r0, r0, #31
 80061f6:	f000 8092 	beq.w	800631e <_dtoa_r+0x926>
 80061fa:	f1c0 0320 	rsb	r3, r0, #32
 80061fe:	2b04      	cmp	r3, #4
 8006200:	f340 808a 	ble.w	8006318 <_dtoa_r+0x920>
 8006204:	f1c0 001c 	rsb	r0, r0, #28
 8006208:	9b06      	ldr	r3, [sp, #24]
 800620a:	4407      	add	r7, r0
 800620c:	4403      	add	r3, r0
 800620e:	9306      	str	r3, [sp, #24]
 8006210:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006212:	4403      	add	r3, r0
 8006214:	9309      	str	r3, [sp, #36]	; 0x24
 8006216:	9b06      	ldr	r3, [sp, #24]
 8006218:	2b00      	cmp	r3, #0
 800621a:	dd05      	ble.n	8006228 <_dtoa_r+0x830>
 800621c:	4659      	mov	r1, fp
 800621e:	461a      	mov	r2, r3
 8006220:	4628      	mov	r0, r5
 8006222:	f000 fc0d 	bl	8006a40 <__lshift>
 8006226:	4683      	mov	fp, r0
 8006228:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800622a:	2b00      	cmp	r3, #0
 800622c:	dd05      	ble.n	800623a <_dtoa_r+0x842>
 800622e:	4621      	mov	r1, r4
 8006230:	461a      	mov	r2, r3
 8006232:	4628      	mov	r0, r5
 8006234:	f000 fc04 	bl	8006a40 <__lshift>
 8006238:	4604      	mov	r4, r0
 800623a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800623c:	2b00      	cmp	r3, #0
 800623e:	d070      	beq.n	8006322 <_dtoa_r+0x92a>
 8006240:	4621      	mov	r1, r4
 8006242:	4658      	mov	r0, fp
 8006244:	f000 fc6c 	bl	8006b20 <__mcmp>
 8006248:	2800      	cmp	r0, #0
 800624a:	da6a      	bge.n	8006322 <_dtoa_r+0x92a>
 800624c:	2300      	movs	r3, #0
 800624e:	4659      	mov	r1, fp
 8006250:	220a      	movs	r2, #10
 8006252:	4628      	mov	r0, r5
 8006254:	f000 fa48 	bl	80066e8 <__multadd>
 8006258:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800625a:	4683      	mov	fp, r0
 800625c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006260:	2b00      	cmp	r3, #0
 8006262:	f000 8194 	beq.w	800658e <_dtoa_r+0xb96>
 8006266:	4631      	mov	r1, r6
 8006268:	2300      	movs	r3, #0
 800626a:	220a      	movs	r2, #10
 800626c:	4628      	mov	r0, r5
 800626e:	f000 fa3b 	bl	80066e8 <__multadd>
 8006272:	f1b9 0f00 	cmp.w	r9, #0
 8006276:	4606      	mov	r6, r0
 8006278:	f300 8093 	bgt.w	80063a2 <_dtoa_r+0x9aa>
 800627c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800627e:	2b02      	cmp	r3, #2
 8006280:	dc57      	bgt.n	8006332 <_dtoa_r+0x93a>
 8006282:	e08e      	b.n	80063a2 <_dtoa_r+0x9aa>
 8006284:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006286:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800628a:	e757      	b.n	800613c <_dtoa_r+0x744>
 800628c:	9b08      	ldr	r3, [sp, #32]
 800628e:	1e5c      	subs	r4, r3, #1
 8006290:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006292:	42a3      	cmp	r3, r4
 8006294:	bfb7      	itett	lt
 8006296:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006298:	1b1c      	subge	r4, r3, r4
 800629a:	1ae2      	sublt	r2, r4, r3
 800629c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800629e:	bfbe      	ittt	lt
 80062a0:	940a      	strlt	r4, [sp, #40]	; 0x28
 80062a2:	189b      	addlt	r3, r3, r2
 80062a4:	930e      	strlt	r3, [sp, #56]	; 0x38
 80062a6:	9b08      	ldr	r3, [sp, #32]
 80062a8:	bfb8      	it	lt
 80062aa:	2400      	movlt	r4, #0
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	bfbb      	ittet	lt
 80062b0:	9b06      	ldrlt	r3, [sp, #24]
 80062b2:	9a08      	ldrlt	r2, [sp, #32]
 80062b4:	9f06      	ldrge	r7, [sp, #24]
 80062b6:	1a9f      	sublt	r7, r3, r2
 80062b8:	bfac      	ite	ge
 80062ba:	9b08      	ldrge	r3, [sp, #32]
 80062bc:	2300      	movlt	r3, #0
 80062be:	e73f      	b.n	8006140 <_dtoa_r+0x748>
 80062c0:	3fe00000 	.word	0x3fe00000
 80062c4:	40240000 	.word	0x40240000
 80062c8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80062ca:	9f06      	ldr	r7, [sp, #24]
 80062cc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80062ce:	e742      	b.n	8006156 <_dtoa_r+0x75e>
 80062d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80062d2:	e76b      	b.n	80061ac <_dtoa_r+0x7b4>
 80062d4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80062d6:	2b01      	cmp	r3, #1
 80062d8:	dc19      	bgt.n	800630e <_dtoa_r+0x916>
 80062da:	9b04      	ldr	r3, [sp, #16]
 80062dc:	b9bb      	cbnz	r3, 800630e <_dtoa_r+0x916>
 80062de:	9b05      	ldr	r3, [sp, #20]
 80062e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80062e4:	b99b      	cbnz	r3, 800630e <_dtoa_r+0x916>
 80062e6:	9b05      	ldr	r3, [sp, #20]
 80062e8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80062ec:	0d1b      	lsrs	r3, r3, #20
 80062ee:	051b      	lsls	r3, r3, #20
 80062f0:	b183      	cbz	r3, 8006314 <_dtoa_r+0x91c>
 80062f2:	f04f 0801 	mov.w	r8, #1
 80062f6:	9b06      	ldr	r3, [sp, #24]
 80062f8:	3301      	adds	r3, #1
 80062fa:	9306      	str	r3, [sp, #24]
 80062fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062fe:	3301      	adds	r3, #1
 8006300:	9309      	str	r3, [sp, #36]	; 0x24
 8006302:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006304:	2b00      	cmp	r3, #0
 8006306:	f47f af6a 	bne.w	80061de <_dtoa_r+0x7e6>
 800630a:	2001      	movs	r0, #1
 800630c:	e76f      	b.n	80061ee <_dtoa_r+0x7f6>
 800630e:	f04f 0800 	mov.w	r8, #0
 8006312:	e7f6      	b.n	8006302 <_dtoa_r+0x90a>
 8006314:	4698      	mov	r8, r3
 8006316:	e7f4      	b.n	8006302 <_dtoa_r+0x90a>
 8006318:	f43f af7d 	beq.w	8006216 <_dtoa_r+0x81e>
 800631c:	4618      	mov	r0, r3
 800631e:	301c      	adds	r0, #28
 8006320:	e772      	b.n	8006208 <_dtoa_r+0x810>
 8006322:	9b08      	ldr	r3, [sp, #32]
 8006324:	2b00      	cmp	r3, #0
 8006326:	dc36      	bgt.n	8006396 <_dtoa_r+0x99e>
 8006328:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800632a:	2b02      	cmp	r3, #2
 800632c:	dd33      	ble.n	8006396 <_dtoa_r+0x99e>
 800632e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006332:	f1b9 0f00 	cmp.w	r9, #0
 8006336:	d10d      	bne.n	8006354 <_dtoa_r+0x95c>
 8006338:	4621      	mov	r1, r4
 800633a:	464b      	mov	r3, r9
 800633c:	2205      	movs	r2, #5
 800633e:	4628      	mov	r0, r5
 8006340:	f000 f9d2 	bl	80066e8 <__multadd>
 8006344:	4601      	mov	r1, r0
 8006346:	4604      	mov	r4, r0
 8006348:	4658      	mov	r0, fp
 800634a:	f000 fbe9 	bl	8006b20 <__mcmp>
 800634e:	2800      	cmp	r0, #0
 8006350:	f73f adb8 	bgt.w	8005ec4 <_dtoa_r+0x4cc>
 8006354:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006356:	9f03      	ldr	r7, [sp, #12]
 8006358:	ea6f 0a03 	mvn.w	sl, r3
 800635c:	f04f 0800 	mov.w	r8, #0
 8006360:	4621      	mov	r1, r4
 8006362:	4628      	mov	r0, r5
 8006364:	f000 f99e 	bl	80066a4 <_Bfree>
 8006368:	2e00      	cmp	r6, #0
 800636a:	f43f aea7 	beq.w	80060bc <_dtoa_r+0x6c4>
 800636e:	f1b8 0f00 	cmp.w	r8, #0
 8006372:	d005      	beq.n	8006380 <_dtoa_r+0x988>
 8006374:	45b0      	cmp	r8, r6
 8006376:	d003      	beq.n	8006380 <_dtoa_r+0x988>
 8006378:	4641      	mov	r1, r8
 800637a:	4628      	mov	r0, r5
 800637c:	f000 f992 	bl	80066a4 <_Bfree>
 8006380:	4631      	mov	r1, r6
 8006382:	4628      	mov	r0, r5
 8006384:	f000 f98e 	bl	80066a4 <_Bfree>
 8006388:	e698      	b.n	80060bc <_dtoa_r+0x6c4>
 800638a:	2400      	movs	r4, #0
 800638c:	4626      	mov	r6, r4
 800638e:	e7e1      	b.n	8006354 <_dtoa_r+0x95c>
 8006390:	46c2      	mov	sl, r8
 8006392:	4626      	mov	r6, r4
 8006394:	e596      	b.n	8005ec4 <_dtoa_r+0x4cc>
 8006396:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006398:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800639c:	2b00      	cmp	r3, #0
 800639e:	f000 80fd 	beq.w	800659c <_dtoa_r+0xba4>
 80063a2:	2f00      	cmp	r7, #0
 80063a4:	dd05      	ble.n	80063b2 <_dtoa_r+0x9ba>
 80063a6:	4631      	mov	r1, r6
 80063a8:	463a      	mov	r2, r7
 80063aa:	4628      	mov	r0, r5
 80063ac:	f000 fb48 	bl	8006a40 <__lshift>
 80063b0:	4606      	mov	r6, r0
 80063b2:	f1b8 0f00 	cmp.w	r8, #0
 80063b6:	d05c      	beq.n	8006472 <_dtoa_r+0xa7a>
 80063b8:	4628      	mov	r0, r5
 80063ba:	6871      	ldr	r1, [r6, #4]
 80063bc:	f000 f932 	bl	8006624 <_Balloc>
 80063c0:	4607      	mov	r7, r0
 80063c2:	b928      	cbnz	r0, 80063d0 <_dtoa_r+0x9d8>
 80063c4:	4602      	mov	r2, r0
 80063c6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80063ca:	4b7f      	ldr	r3, [pc, #508]	; (80065c8 <_dtoa_r+0xbd0>)
 80063cc:	f7ff bb28 	b.w	8005a20 <_dtoa_r+0x28>
 80063d0:	6932      	ldr	r2, [r6, #16]
 80063d2:	f106 010c 	add.w	r1, r6, #12
 80063d6:	3202      	adds	r2, #2
 80063d8:	0092      	lsls	r2, r2, #2
 80063da:	300c      	adds	r0, #12
 80063dc:	f000 f914 	bl	8006608 <memcpy>
 80063e0:	2201      	movs	r2, #1
 80063e2:	4639      	mov	r1, r7
 80063e4:	4628      	mov	r0, r5
 80063e6:	f000 fb2b 	bl	8006a40 <__lshift>
 80063ea:	46b0      	mov	r8, r6
 80063ec:	4606      	mov	r6, r0
 80063ee:	9b03      	ldr	r3, [sp, #12]
 80063f0:	3301      	adds	r3, #1
 80063f2:	9308      	str	r3, [sp, #32]
 80063f4:	9b03      	ldr	r3, [sp, #12]
 80063f6:	444b      	add	r3, r9
 80063f8:	930a      	str	r3, [sp, #40]	; 0x28
 80063fa:	9b04      	ldr	r3, [sp, #16]
 80063fc:	f003 0301 	and.w	r3, r3, #1
 8006400:	9309      	str	r3, [sp, #36]	; 0x24
 8006402:	9b08      	ldr	r3, [sp, #32]
 8006404:	4621      	mov	r1, r4
 8006406:	3b01      	subs	r3, #1
 8006408:	4658      	mov	r0, fp
 800640a:	9304      	str	r3, [sp, #16]
 800640c:	f7ff fa68 	bl	80058e0 <quorem>
 8006410:	4603      	mov	r3, r0
 8006412:	4641      	mov	r1, r8
 8006414:	3330      	adds	r3, #48	; 0x30
 8006416:	9006      	str	r0, [sp, #24]
 8006418:	4658      	mov	r0, fp
 800641a:	930b      	str	r3, [sp, #44]	; 0x2c
 800641c:	f000 fb80 	bl	8006b20 <__mcmp>
 8006420:	4632      	mov	r2, r6
 8006422:	4681      	mov	r9, r0
 8006424:	4621      	mov	r1, r4
 8006426:	4628      	mov	r0, r5
 8006428:	f000 fb96 	bl	8006b58 <__mdiff>
 800642c:	68c2      	ldr	r2, [r0, #12]
 800642e:	4607      	mov	r7, r0
 8006430:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006432:	bb02      	cbnz	r2, 8006476 <_dtoa_r+0xa7e>
 8006434:	4601      	mov	r1, r0
 8006436:	4658      	mov	r0, fp
 8006438:	f000 fb72 	bl	8006b20 <__mcmp>
 800643c:	4602      	mov	r2, r0
 800643e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006440:	4639      	mov	r1, r7
 8006442:	4628      	mov	r0, r5
 8006444:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8006448:	f000 f92c 	bl	80066a4 <_Bfree>
 800644c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800644e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006450:	9f08      	ldr	r7, [sp, #32]
 8006452:	ea43 0102 	orr.w	r1, r3, r2
 8006456:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006458:	430b      	orrs	r3, r1
 800645a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800645c:	d10d      	bne.n	800647a <_dtoa_r+0xa82>
 800645e:	2b39      	cmp	r3, #57	; 0x39
 8006460:	d029      	beq.n	80064b6 <_dtoa_r+0xabe>
 8006462:	f1b9 0f00 	cmp.w	r9, #0
 8006466:	dd01      	ble.n	800646c <_dtoa_r+0xa74>
 8006468:	9b06      	ldr	r3, [sp, #24]
 800646a:	3331      	adds	r3, #49	; 0x31
 800646c:	9a04      	ldr	r2, [sp, #16]
 800646e:	7013      	strb	r3, [r2, #0]
 8006470:	e776      	b.n	8006360 <_dtoa_r+0x968>
 8006472:	4630      	mov	r0, r6
 8006474:	e7b9      	b.n	80063ea <_dtoa_r+0x9f2>
 8006476:	2201      	movs	r2, #1
 8006478:	e7e2      	b.n	8006440 <_dtoa_r+0xa48>
 800647a:	f1b9 0f00 	cmp.w	r9, #0
 800647e:	db06      	blt.n	800648e <_dtoa_r+0xa96>
 8006480:	9922      	ldr	r1, [sp, #136]	; 0x88
 8006482:	ea41 0909 	orr.w	r9, r1, r9
 8006486:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006488:	ea59 0101 	orrs.w	r1, r9, r1
 800648c:	d120      	bne.n	80064d0 <_dtoa_r+0xad8>
 800648e:	2a00      	cmp	r2, #0
 8006490:	ddec      	ble.n	800646c <_dtoa_r+0xa74>
 8006492:	4659      	mov	r1, fp
 8006494:	2201      	movs	r2, #1
 8006496:	4628      	mov	r0, r5
 8006498:	9308      	str	r3, [sp, #32]
 800649a:	f000 fad1 	bl	8006a40 <__lshift>
 800649e:	4621      	mov	r1, r4
 80064a0:	4683      	mov	fp, r0
 80064a2:	f000 fb3d 	bl	8006b20 <__mcmp>
 80064a6:	2800      	cmp	r0, #0
 80064a8:	9b08      	ldr	r3, [sp, #32]
 80064aa:	dc02      	bgt.n	80064b2 <_dtoa_r+0xaba>
 80064ac:	d1de      	bne.n	800646c <_dtoa_r+0xa74>
 80064ae:	07da      	lsls	r2, r3, #31
 80064b0:	d5dc      	bpl.n	800646c <_dtoa_r+0xa74>
 80064b2:	2b39      	cmp	r3, #57	; 0x39
 80064b4:	d1d8      	bne.n	8006468 <_dtoa_r+0xa70>
 80064b6:	2339      	movs	r3, #57	; 0x39
 80064b8:	9a04      	ldr	r2, [sp, #16]
 80064ba:	7013      	strb	r3, [r2, #0]
 80064bc:	463b      	mov	r3, r7
 80064be:	461f      	mov	r7, r3
 80064c0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80064c4:	3b01      	subs	r3, #1
 80064c6:	2a39      	cmp	r2, #57	; 0x39
 80064c8:	d050      	beq.n	800656c <_dtoa_r+0xb74>
 80064ca:	3201      	adds	r2, #1
 80064cc:	701a      	strb	r2, [r3, #0]
 80064ce:	e747      	b.n	8006360 <_dtoa_r+0x968>
 80064d0:	2a00      	cmp	r2, #0
 80064d2:	dd03      	ble.n	80064dc <_dtoa_r+0xae4>
 80064d4:	2b39      	cmp	r3, #57	; 0x39
 80064d6:	d0ee      	beq.n	80064b6 <_dtoa_r+0xabe>
 80064d8:	3301      	adds	r3, #1
 80064da:	e7c7      	b.n	800646c <_dtoa_r+0xa74>
 80064dc:	9a08      	ldr	r2, [sp, #32]
 80064de:	990a      	ldr	r1, [sp, #40]	; 0x28
 80064e0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80064e4:	428a      	cmp	r2, r1
 80064e6:	d02a      	beq.n	800653e <_dtoa_r+0xb46>
 80064e8:	4659      	mov	r1, fp
 80064ea:	2300      	movs	r3, #0
 80064ec:	220a      	movs	r2, #10
 80064ee:	4628      	mov	r0, r5
 80064f0:	f000 f8fa 	bl	80066e8 <__multadd>
 80064f4:	45b0      	cmp	r8, r6
 80064f6:	4683      	mov	fp, r0
 80064f8:	f04f 0300 	mov.w	r3, #0
 80064fc:	f04f 020a 	mov.w	r2, #10
 8006500:	4641      	mov	r1, r8
 8006502:	4628      	mov	r0, r5
 8006504:	d107      	bne.n	8006516 <_dtoa_r+0xb1e>
 8006506:	f000 f8ef 	bl	80066e8 <__multadd>
 800650a:	4680      	mov	r8, r0
 800650c:	4606      	mov	r6, r0
 800650e:	9b08      	ldr	r3, [sp, #32]
 8006510:	3301      	adds	r3, #1
 8006512:	9308      	str	r3, [sp, #32]
 8006514:	e775      	b.n	8006402 <_dtoa_r+0xa0a>
 8006516:	f000 f8e7 	bl	80066e8 <__multadd>
 800651a:	4631      	mov	r1, r6
 800651c:	4680      	mov	r8, r0
 800651e:	2300      	movs	r3, #0
 8006520:	220a      	movs	r2, #10
 8006522:	4628      	mov	r0, r5
 8006524:	f000 f8e0 	bl	80066e8 <__multadd>
 8006528:	4606      	mov	r6, r0
 800652a:	e7f0      	b.n	800650e <_dtoa_r+0xb16>
 800652c:	f1b9 0f00 	cmp.w	r9, #0
 8006530:	bfcc      	ite	gt
 8006532:	464f      	movgt	r7, r9
 8006534:	2701      	movle	r7, #1
 8006536:	f04f 0800 	mov.w	r8, #0
 800653a:	9a03      	ldr	r2, [sp, #12]
 800653c:	4417      	add	r7, r2
 800653e:	4659      	mov	r1, fp
 8006540:	2201      	movs	r2, #1
 8006542:	4628      	mov	r0, r5
 8006544:	9308      	str	r3, [sp, #32]
 8006546:	f000 fa7b 	bl	8006a40 <__lshift>
 800654a:	4621      	mov	r1, r4
 800654c:	4683      	mov	fp, r0
 800654e:	f000 fae7 	bl	8006b20 <__mcmp>
 8006552:	2800      	cmp	r0, #0
 8006554:	dcb2      	bgt.n	80064bc <_dtoa_r+0xac4>
 8006556:	d102      	bne.n	800655e <_dtoa_r+0xb66>
 8006558:	9b08      	ldr	r3, [sp, #32]
 800655a:	07db      	lsls	r3, r3, #31
 800655c:	d4ae      	bmi.n	80064bc <_dtoa_r+0xac4>
 800655e:	463b      	mov	r3, r7
 8006560:	461f      	mov	r7, r3
 8006562:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006566:	2a30      	cmp	r2, #48	; 0x30
 8006568:	d0fa      	beq.n	8006560 <_dtoa_r+0xb68>
 800656a:	e6f9      	b.n	8006360 <_dtoa_r+0x968>
 800656c:	9a03      	ldr	r2, [sp, #12]
 800656e:	429a      	cmp	r2, r3
 8006570:	d1a5      	bne.n	80064be <_dtoa_r+0xac6>
 8006572:	2331      	movs	r3, #49	; 0x31
 8006574:	f10a 0a01 	add.w	sl, sl, #1
 8006578:	e779      	b.n	800646e <_dtoa_r+0xa76>
 800657a:	4b14      	ldr	r3, [pc, #80]	; (80065cc <_dtoa_r+0xbd4>)
 800657c:	f7ff baa8 	b.w	8005ad0 <_dtoa_r+0xd8>
 8006580:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006582:	2b00      	cmp	r3, #0
 8006584:	f47f aa81 	bne.w	8005a8a <_dtoa_r+0x92>
 8006588:	4b11      	ldr	r3, [pc, #68]	; (80065d0 <_dtoa_r+0xbd8>)
 800658a:	f7ff baa1 	b.w	8005ad0 <_dtoa_r+0xd8>
 800658e:	f1b9 0f00 	cmp.w	r9, #0
 8006592:	dc03      	bgt.n	800659c <_dtoa_r+0xba4>
 8006594:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006596:	2b02      	cmp	r3, #2
 8006598:	f73f aecb 	bgt.w	8006332 <_dtoa_r+0x93a>
 800659c:	9f03      	ldr	r7, [sp, #12]
 800659e:	4621      	mov	r1, r4
 80065a0:	4658      	mov	r0, fp
 80065a2:	f7ff f99d 	bl	80058e0 <quorem>
 80065a6:	9a03      	ldr	r2, [sp, #12]
 80065a8:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80065ac:	f807 3b01 	strb.w	r3, [r7], #1
 80065b0:	1aba      	subs	r2, r7, r2
 80065b2:	4591      	cmp	r9, r2
 80065b4:	ddba      	ble.n	800652c <_dtoa_r+0xb34>
 80065b6:	4659      	mov	r1, fp
 80065b8:	2300      	movs	r3, #0
 80065ba:	220a      	movs	r2, #10
 80065bc:	4628      	mov	r0, r5
 80065be:	f000 f893 	bl	80066e8 <__multadd>
 80065c2:	4683      	mov	fp, r0
 80065c4:	e7eb      	b.n	800659e <_dtoa_r+0xba6>
 80065c6:	bf00      	nop
 80065c8:	08008383 	.word	0x08008383
 80065cc:	080082e0 	.word	0x080082e0
 80065d0:	08008304 	.word	0x08008304

080065d4 <_localeconv_r>:
 80065d4:	4800      	ldr	r0, [pc, #0]	; (80065d8 <_localeconv_r+0x4>)
 80065d6:	4770      	bx	lr
 80065d8:	20000190 	.word	0x20000190

080065dc <malloc>:
 80065dc:	4b02      	ldr	r3, [pc, #8]	; (80065e8 <malloc+0xc>)
 80065de:	4601      	mov	r1, r0
 80065e0:	6818      	ldr	r0, [r3, #0]
 80065e2:	f000 bc1d 	b.w	8006e20 <_malloc_r>
 80065e6:	bf00      	nop
 80065e8:	2000003c 	.word	0x2000003c

080065ec <memchr>:
 80065ec:	4603      	mov	r3, r0
 80065ee:	b510      	push	{r4, lr}
 80065f0:	b2c9      	uxtb	r1, r1
 80065f2:	4402      	add	r2, r0
 80065f4:	4293      	cmp	r3, r2
 80065f6:	4618      	mov	r0, r3
 80065f8:	d101      	bne.n	80065fe <memchr+0x12>
 80065fa:	2000      	movs	r0, #0
 80065fc:	e003      	b.n	8006606 <memchr+0x1a>
 80065fe:	7804      	ldrb	r4, [r0, #0]
 8006600:	3301      	adds	r3, #1
 8006602:	428c      	cmp	r4, r1
 8006604:	d1f6      	bne.n	80065f4 <memchr+0x8>
 8006606:	bd10      	pop	{r4, pc}

08006608 <memcpy>:
 8006608:	440a      	add	r2, r1
 800660a:	4291      	cmp	r1, r2
 800660c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006610:	d100      	bne.n	8006614 <memcpy+0xc>
 8006612:	4770      	bx	lr
 8006614:	b510      	push	{r4, lr}
 8006616:	f811 4b01 	ldrb.w	r4, [r1], #1
 800661a:	4291      	cmp	r1, r2
 800661c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006620:	d1f9      	bne.n	8006616 <memcpy+0xe>
 8006622:	bd10      	pop	{r4, pc}

08006624 <_Balloc>:
 8006624:	b570      	push	{r4, r5, r6, lr}
 8006626:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006628:	4604      	mov	r4, r0
 800662a:	460d      	mov	r5, r1
 800662c:	b976      	cbnz	r6, 800664c <_Balloc+0x28>
 800662e:	2010      	movs	r0, #16
 8006630:	f7ff ffd4 	bl	80065dc <malloc>
 8006634:	4602      	mov	r2, r0
 8006636:	6260      	str	r0, [r4, #36]	; 0x24
 8006638:	b920      	cbnz	r0, 8006644 <_Balloc+0x20>
 800663a:	2166      	movs	r1, #102	; 0x66
 800663c:	4b17      	ldr	r3, [pc, #92]	; (800669c <_Balloc+0x78>)
 800663e:	4818      	ldr	r0, [pc, #96]	; (80066a0 <_Balloc+0x7c>)
 8006640:	f000 fdce 	bl	80071e0 <__assert_func>
 8006644:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006648:	6006      	str	r6, [r0, #0]
 800664a:	60c6      	str	r6, [r0, #12]
 800664c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800664e:	68f3      	ldr	r3, [r6, #12]
 8006650:	b183      	cbz	r3, 8006674 <_Balloc+0x50>
 8006652:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006654:	68db      	ldr	r3, [r3, #12]
 8006656:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800665a:	b9b8      	cbnz	r0, 800668c <_Balloc+0x68>
 800665c:	2101      	movs	r1, #1
 800665e:	fa01 f605 	lsl.w	r6, r1, r5
 8006662:	1d72      	adds	r2, r6, #5
 8006664:	4620      	mov	r0, r4
 8006666:	0092      	lsls	r2, r2, #2
 8006668:	f000 fb5e 	bl	8006d28 <_calloc_r>
 800666c:	b160      	cbz	r0, 8006688 <_Balloc+0x64>
 800666e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006672:	e00e      	b.n	8006692 <_Balloc+0x6e>
 8006674:	2221      	movs	r2, #33	; 0x21
 8006676:	2104      	movs	r1, #4
 8006678:	4620      	mov	r0, r4
 800667a:	f000 fb55 	bl	8006d28 <_calloc_r>
 800667e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006680:	60f0      	str	r0, [r6, #12]
 8006682:	68db      	ldr	r3, [r3, #12]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d1e4      	bne.n	8006652 <_Balloc+0x2e>
 8006688:	2000      	movs	r0, #0
 800668a:	bd70      	pop	{r4, r5, r6, pc}
 800668c:	6802      	ldr	r2, [r0, #0]
 800668e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006692:	2300      	movs	r3, #0
 8006694:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006698:	e7f7      	b.n	800668a <_Balloc+0x66>
 800669a:	bf00      	nop
 800669c:	08008311 	.word	0x08008311
 80066a0:	08008394 	.word	0x08008394

080066a4 <_Bfree>:
 80066a4:	b570      	push	{r4, r5, r6, lr}
 80066a6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80066a8:	4605      	mov	r5, r0
 80066aa:	460c      	mov	r4, r1
 80066ac:	b976      	cbnz	r6, 80066cc <_Bfree+0x28>
 80066ae:	2010      	movs	r0, #16
 80066b0:	f7ff ff94 	bl	80065dc <malloc>
 80066b4:	4602      	mov	r2, r0
 80066b6:	6268      	str	r0, [r5, #36]	; 0x24
 80066b8:	b920      	cbnz	r0, 80066c4 <_Bfree+0x20>
 80066ba:	218a      	movs	r1, #138	; 0x8a
 80066bc:	4b08      	ldr	r3, [pc, #32]	; (80066e0 <_Bfree+0x3c>)
 80066be:	4809      	ldr	r0, [pc, #36]	; (80066e4 <_Bfree+0x40>)
 80066c0:	f000 fd8e 	bl	80071e0 <__assert_func>
 80066c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80066c8:	6006      	str	r6, [r0, #0]
 80066ca:	60c6      	str	r6, [r0, #12]
 80066cc:	b13c      	cbz	r4, 80066de <_Bfree+0x3a>
 80066ce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80066d0:	6862      	ldr	r2, [r4, #4]
 80066d2:	68db      	ldr	r3, [r3, #12]
 80066d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80066d8:	6021      	str	r1, [r4, #0]
 80066da:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80066de:	bd70      	pop	{r4, r5, r6, pc}
 80066e0:	08008311 	.word	0x08008311
 80066e4:	08008394 	.word	0x08008394

080066e8 <__multadd>:
 80066e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066ec:	4607      	mov	r7, r0
 80066ee:	460c      	mov	r4, r1
 80066f0:	461e      	mov	r6, r3
 80066f2:	2000      	movs	r0, #0
 80066f4:	690d      	ldr	r5, [r1, #16]
 80066f6:	f101 0c14 	add.w	ip, r1, #20
 80066fa:	f8dc 3000 	ldr.w	r3, [ip]
 80066fe:	3001      	adds	r0, #1
 8006700:	b299      	uxth	r1, r3
 8006702:	fb02 6101 	mla	r1, r2, r1, r6
 8006706:	0c1e      	lsrs	r6, r3, #16
 8006708:	0c0b      	lsrs	r3, r1, #16
 800670a:	fb02 3306 	mla	r3, r2, r6, r3
 800670e:	b289      	uxth	r1, r1
 8006710:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006714:	4285      	cmp	r5, r0
 8006716:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800671a:	f84c 1b04 	str.w	r1, [ip], #4
 800671e:	dcec      	bgt.n	80066fa <__multadd+0x12>
 8006720:	b30e      	cbz	r6, 8006766 <__multadd+0x7e>
 8006722:	68a3      	ldr	r3, [r4, #8]
 8006724:	42ab      	cmp	r3, r5
 8006726:	dc19      	bgt.n	800675c <__multadd+0x74>
 8006728:	6861      	ldr	r1, [r4, #4]
 800672a:	4638      	mov	r0, r7
 800672c:	3101      	adds	r1, #1
 800672e:	f7ff ff79 	bl	8006624 <_Balloc>
 8006732:	4680      	mov	r8, r0
 8006734:	b928      	cbnz	r0, 8006742 <__multadd+0x5a>
 8006736:	4602      	mov	r2, r0
 8006738:	21b5      	movs	r1, #181	; 0xb5
 800673a:	4b0c      	ldr	r3, [pc, #48]	; (800676c <__multadd+0x84>)
 800673c:	480c      	ldr	r0, [pc, #48]	; (8006770 <__multadd+0x88>)
 800673e:	f000 fd4f 	bl	80071e0 <__assert_func>
 8006742:	6922      	ldr	r2, [r4, #16]
 8006744:	f104 010c 	add.w	r1, r4, #12
 8006748:	3202      	adds	r2, #2
 800674a:	0092      	lsls	r2, r2, #2
 800674c:	300c      	adds	r0, #12
 800674e:	f7ff ff5b 	bl	8006608 <memcpy>
 8006752:	4621      	mov	r1, r4
 8006754:	4638      	mov	r0, r7
 8006756:	f7ff ffa5 	bl	80066a4 <_Bfree>
 800675a:	4644      	mov	r4, r8
 800675c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006760:	3501      	adds	r5, #1
 8006762:	615e      	str	r6, [r3, #20]
 8006764:	6125      	str	r5, [r4, #16]
 8006766:	4620      	mov	r0, r4
 8006768:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800676c:	08008383 	.word	0x08008383
 8006770:	08008394 	.word	0x08008394

08006774 <__hi0bits>:
 8006774:	0c02      	lsrs	r2, r0, #16
 8006776:	0412      	lsls	r2, r2, #16
 8006778:	4603      	mov	r3, r0
 800677a:	b9ca      	cbnz	r2, 80067b0 <__hi0bits+0x3c>
 800677c:	0403      	lsls	r3, r0, #16
 800677e:	2010      	movs	r0, #16
 8006780:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006784:	bf04      	itt	eq
 8006786:	021b      	lsleq	r3, r3, #8
 8006788:	3008      	addeq	r0, #8
 800678a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800678e:	bf04      	itt	eq
 8006790:	011b      	lsleq	r3, r3, #4
 8006792:	3004      	addeq	r0, #4
 8006794:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006798:	bf04      	itt	eq
 800679a:	009b      	lsleq	r3, r3, #2
 800679c:	3002      	addeq	r0, #2
 800679e:	2b00      	cmp	r3, #0
 80067a0:	db05      	blt.n	80067ae <__hi0bits+0x3a>
 80067a2:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80067a6:	f100 0001 	add.w	r0, r0, #1
 80067aa:	bf08      	it	eq
 80067ac:	2020      	moveq	r0, #32
 80067ae:	4770      	bx	lr
 80067b0:	2000      	movs	r0, #0
 80067b2:	e7e5      	b.n	8006780 <__hi0bits+0xc>

080067b4 <__lo0bits>:
 80067b4:	6803      	ldr	r3, [r0, #0]
 80067b6:	4602      	mov	r2, r0
 80067b8:	f013 0007 	ands.w	r0, r3, #7
 80067bc:	d00b      	beq.n	80067d6 <__lo0bits+0x22>
 80067be:	07d9      	lsls	r1, r3, #31
 80067c0:	d421      	bmi.n	8006806 <__lo0bits+0x52>
 80067c2:	0798      	lsls	r0, r3, #30
 80067c4:	bf49      	itett	mi
 80067c6:	085b      	lsrmi	r3, r3, #1
 80067c8:	089b      	lsrpl	r3, r3, #2
 80067ca:	2001      	movmi	r0, #1
 80067cc:	6013      	strmi	r3, [r2, #0]
 80067ce:	bf5c      	itt	pl
 80067d0:	2002      	movpl	r0, #2
 80067d2:	6013      	strpl	r3, [r2, #0]
 80067d4:	4770      	bx	lr
 80067d6:	b299      	uxth	r1, r3
 80067d8:	b909      	cbnz	r1, 80067de <__lo0bits+0x2a>
 80067da:	2010      	movs	r0, #16
 80067dc:	0c1b      	lsrs	r3, r3, #16
 80067de:	b2d9      	uxtb	r1, r3
 80067e0:	b909      	cbnz	r1, 80067e6 <__lo0bits+0x32>
 80067e2:	3008      	adds	r0, #8
 80067e4:	0a1b      	lsrs	r3, r3, #8
 80067e6:	0719      	lsls	r1, r3, #28
 80067e8:	bf04      	itt	eq
 80067ea:	091b      	lsreq	r3, r3, #4
 80067ec:	3004      	addeq	r0, #4
 80067ee:	0799      	lsls	r1, r3, #30
 80067f0:	bf04      	itt	eq
 80067f2:	089b      	lsreq	r3, r3, #2
 80067f4:	3002      	addeq	r0, #2
 80067f6:	07d9      	lsls	r1, r3, #31
 80067f8:	d403      	bmi.n	8006802 <__lo0bits+0x4e>
 80067fa:	085b      	lsrs	r3, r3, #1
 80067fc:	f100 0001 	add.w	r0, r0, #1
 8006800:	d003      	beq.n	800680a <__lo0bits+0x56>
 8006802:	6013      	str	r3, [r2, #0]
 8006804:	4770      	bx	lr
 8006806:	2000      	movs	r0, #0
 8006808:	4770      	bx	lr
 800680a:	2020      	movs	r0, #32
 800680c:	4770      	bx	lr
	...

08006810 <__i2b>:
 8006810:	b510      	push	{r4, lr}
 8006812:	460c      	mov	r4, r1
 8006814:	2101      	movs	r1, #1
 8006816:	f7ff ff05 	bl	8006624 <_Balloc>
 800681a:	4602      	mov	r2, r0
 800681c:	b928      	cbnz	r0, 800682a <__i2b+0x1a>
 800681e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006822:	4b04      	ldr	r3, [pc, #16]	; (8006834 <__i2b+0x24>)
 8006824:	4804      	ldr	r0, [pc, #16]	; (8006838 <__i2b+0x28>)
 8006826:	f000 fcdb 	bl	80071e0 <__assert_func>
 800682a:	2301      	movs	r3, #1
 800682c:	6144      	str	r4, [r0, #20]
 800682e:	6103      	str	r3, [r0, #16]
 8006830:	bd10      	pop	{r4, pc}
 8006832:	bf00      	nop
 8006834:	08008383 	.word	0x08008383
 8006838:	08008394 	.word	0x08008394

0800683c <__multiply>:
 800683c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006840:	4691      	mov	r9, r2
 8006842:	690a      	ldr	r2, [r1, #16]
 8006844:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006848:	460c      	mov	r4, r1
 800684a:	429a      	cmp	r2, r3
 800684c:	bfbe      	ittt	lt
 800684e:	460b      	movlt	r3, r1
 8006850:	464c      	movlt	r4, r9
 8006852:	4699      	movlt	r9, r3
 8006854:	6927      	ldr	r7, [r4, #16]
 8006856:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800685a:	68a3      	ldr	r3, [r4, #8]
 800685c:	6861      	ldr	r1, [r4, #4]
 800685e:	eb07 060a 	add.w	r6, r7, sl
 8006862:	42b3      	cmp	r3, r6
 8006864:	b085      	sub	sp, #20
 8006866:	bfb8      	it	lt
 8006868:	3101      	addlt	r1, #1
 800686a:	f7ff fedb 	bl	8006624 <_Balloc>
 800686e:	b930      	cbnz	r0, 800687e <__multiply+0x42>
 8006870:	4602      	mov	r2, r0
 8006872:	f240 115d 	movw	r1, #349	; 0x15d
 8006876:	4b43      	ldr	r3, [pc, #268]	; (8006984 <__multiply+0x148>)
 8006878:	4843      	ldr	r0, [pc, #268]	; (8006988 <__multiply+0x14c>)
 800687a:	f000 fcb1 	bl	80071e0 <__assert_func>
 800687e:	f100 0514 	add.w	r5, r0, #20
 8006882:	462b      	mov	r3, r5
 8006884:	2200      	movs	r2, #0
 8006886:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800688a:	4543      	cmp	r3, r8
 800688c:	d321      	bcc.n	80068d2 <__multiply+0x96>
 800688e:	f104 0314 	add.w	r3, r4, #20
 8006892:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006896:	f109 0314 	add.w	r3, r9, #20
 800689a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800689e:	9202      	str	r2, [sp, #8]
 80068a0:	1b3a      	subs	r2, r7, r4
 80068a2:	3a15      	subs	r2, #21
 80068a4:	f022 0203 	bic.w	r2, r2, #3
 80068a8:	3204      	adds	r2, #4
 80068aa:	f104 0115 	add.w	r1, r4, #21
 80068ae:	428f      	cmp	r7, r1
 80068b0:	bf38      	it	cc
 80068b2:	2204      	movcc	r2, #4
 80068b4:	9201      	str	r2, [sp, #4]
 80068b6:	9a02      	ldr	r2, [sp, #8]
 80068b8:	9303      	str	r3, [sp, #12]
 80068ba:	429a      	cmp	r2, r3
 80068bc:	d80c      	bhi.n	80068d8 <__multiply+0x9c>
 80068be:	2e00      	cmp	r6, #0
 80068c0:	dd03      	ble.n	80068ca <__multiply+0x8e>
 80068c2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d059      	beq.n	800697e <__multiply+0x142>
 80068ca:	6106      	str	r6, [r0, #16]
 80068cc:	b005      	add	sp, #20
 80068ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068d2:	f843 2b04 	str.w	r2, [r3], #4
 80068d6:	e7d8      	b.n	800688a <__multiply+0x4e>
 80068d8:	f8b3 a000 	ldrh.w	sl, [r3]
 80068dc:	f1ba 0f00 	cmp.w	sl, #0
 80068e0:	d023      	beq.n	800692a <__multiply+0xee>
 80068e2:	46a9      	mov	r9, r5
 80068e4:	f04f 0c00 	mov.w	ip, #0
 80068e8:	f104 0e14 	add.w	lr, r4, #20
 80068ec:	f85e 2b04 	ldr.w	r2, [lr], #4
 80068f0:	f8d9 1000 	ldr.w	r1, [r9]
 80068f4:	fa1f fb82 	uxth.w	fp, r2
 80068f8:	b289      	uxth	r1, r1
 80068fa:	fb0a 110b 	mla	r1, sl, fp, r1
 80068fe:	4461      	add	r1, ip
 8006900:	f8d9 c000 	ldr.w	ip, [r9]
 8006904:	0c12      	lsrs	r2, r2, #16
 8006906:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800690a:	fb0a c202 	mla	r2, sl, r2, ip
 800690e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006912:	b289      	uxth	r1, r1
 8006914:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006918:	4577      	cmp	r7, lr
 800691a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800691e:	f849 1b04 	str.w	r1, [r9], #4
 8006922:	d8e3      	bhi.n	80068ec <__multiply+0xb0>
 8006924:	9a01      	ldr	r2, [sp, #4]
 8006926:	f845 c002 	str.w	ip, [r5, r2]
 800692a:	9a03      	ldr	r2, [sp, #12]
 800692c:	3304      	adds	r3, #4
 800692e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006932:	f1b9 0f00 	cmp.w	r9, #0
 8006936:	d020      	beq.n	800697a <__multiply+0x13e>
 8006938:	46ae      	mov	lr, r5
 800693a:	f04f 0a00 	mov.w	sl, #0
 800693e:	6829      	ldr	r1, [r5, #0]
 8006940:	f104 0c14 	add.w	ip, r4, #20
 8006944:	f8bc b000 	ldrh.w	fp, [ip]
 8006948:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800694c:	b289      	uxth	r1, r1
 800694e:	fb09 220b 	mla	r2, r9, fp, r2
 8006952:	4492      	add	sl, r2
 8006954:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006958:	f84e 1b04 	str.w	r1, [lr], #4
 800695c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006960:	f8be 1000 	ldrh.w	r1, [lr]
 8006964:	0c12      	lsrs	r2, r2, #16
 8006966:	fb09 1102 	mla	r1, r9, r2, r1
 800696a:	4567      	cmp	r7, ip
 800696c:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006970:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006974:	d8e6      	bhi.n	8006944 <__multiply+0x108>
 8006976:	9a01      	ldr	r2, [sp, #4]
 8006978:	50a9      	str	r1, [r5, r2]
 800697a:	3504      	adds	r5, #4
 800697c:	e79b      	b.n	80068b6 <__multiply+0x7a>
 800697e:	3e01      	subs	r6, #1
 8006980:	e79d      	b.n	80068be <__multiply+0x82>
 8006982:	bf00      	nop
 8006984:	08008383 	.word	0x08008383
 8006988:	08008394 	.word	0x08008394

0800698c <__pow5mult>:
 800698c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006990:	4615      	mov	r5, r2
 8006992:	f012 0203 	ands.w	r2, r2, #3
 8006996:	4606      	mov	r6, r0
 8006998:	460f      	mov	r7, r1
 800699a:	d007      	beq.n	80069ac <__pow5mult+0x20>
 800699c:	4c25      	ldr	r4, [pc, #148]	; (8006a34 <__pow5mult+0xa8>)
 800699e:	3a01      	subs	r2, #1
 80069a0:	2300      	movs	r3, #0
 80069a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80069a6:	f7ff fe9f 	bl	80066e8 <__multadd>
 80069aa:	4607      	mov	r7, r0
 80069ac:	10ad      	asrs	r5, r5, #2
 80069ae:	d03d      	beq.n	8006a2c <__pow5mult+0xa0>
 80069b0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80069b2:	b97c      	cbnz	r4, 80069d4 <__pow5mult+0x48>
 80069b4:	2010      	movs	r0, #16
 80069b6:	f7ff fe11 	bl	80065dc <malloc>
 80069ba:	4602      	mov	r2, r0
 80069bc:	6270      	str	r0, [r6, #36]	; 0x24
 80069be:	b928      	cbnz	r0, 80069cc <__pow5mult+0x40>
 80069c0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80069c4:	4b1c      	ldr	r3, [pc, #112]	; (8006a38 <__pow5mult+0xac>)
 80069c6:	481d      	ldr	r0, [pc, #116]	; (8006a3c <__pow5mult+0xb0>)
 80069c8:	f000 fc0a 	bl	80071e0 <__assert_func>
 80069cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80069d0:	6004      	str	r4, [r0, #0]
 80069d2:	60c4      	str	r4, [r0, #12]
 80069d4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80069d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80069dc:	b94c      	cbnz	r4, 80069f2 <__pow5mult+0x66>
 80069de:	f240 2171 	movw	r1, #625	; 0x271
 80069e2:	4630      	mov	r0, r6
 80069e4:	f7ff ff14 	bl	8006810 <__i2b>
 80069e8:	2300      	movs	r3, #0
 80069ea:	4604      	mov	r4, r0
 80069ec:	f8c8 0008 	str.w	r0, [r8, #8]
 80069f0:	6003      	str	r3, [r0, #0]
 80069f2:	f04f 0900 	mov.w	r9, #0
 80069f6:	07eb      	lsls	r3, r5, #31
 80069f8:	d50a      	bpl.n	8006a10 <__pow5mult+0x84>
 80069fa:	4639      	mov	r1, r7
 80069fc:	4622      	mov	r2, r4
 80069fe:	4630      	mov	r0, r6
 8006a00:	f7ff ff1c 	bl	800683c <__multiply>
 8006a04:	4680      	mov	r8, r0
 8006a06:	4639      	mov	r1, r7
 8006a08:	4630      	mov	r0, r6
 8006a0a:	f7ff fe4b 	bl	80066a4 <_Bfree>
 8006a0e:	4647      	mov	r7, r8
 8006a10:	106d      	asrs	r5, r5, #1
 8006a12:	d00b      	beq.n	8006a2c <__pow5mult+0xa0>
 8006a14:	6820      	ldr	r0, [r4, #0]
 8006a16:	b938      	cbnz	r0, 8006a28 <__pow5mult+0x9c>
 8006a18:	4622      	mov	r2, r4
 8006a1a:	4621      	mov	r1, r4
 8006a1c:	4630      	mov	r0, r6
 8006a1e:	f7ff ff0d 	bl	800683c <__multiply>
 8006a22:	6020      	str	r0, [r4, #0]
 8006a24:	f8c0 9000 	str.w	r9, [r0]
 8006a28:	4604      	mov	r4, r0
 8006a2a:	e7e4      	b.n	80069f6 <__pow5mult+0x6a>
 8006a2c:	4638      	mov	r0, r7
 8006a2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a32:	bf00      	nop
 8006a34:	080084e0 	.word	0x080084e0
 8006a38:	08008311 	.word	0x08008311
 8006a3c:	08008394 	.word	0x08008394

08006a40 <__lshift>:
 8006a40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a44:	460c      	mov	r4, r1
 8006a46:	4607      	mov	r7, r0
 8006a48:	4691      	mov	r9, r2
 8006a4a:	6923      	ldr	r3, [r4, #16]
 8006a4c:	6849      	ldr	r1, [r1, #4]
 8006a4e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006a52:	68a3      	ldr	r3, [r4, #8]
 8006a54:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006a58:	f108 0601 	add.w	r6, r8, #1
 8006a5c:	42b3      	cmp	r3, r6
 8006a5e:	db0b      	blt.n	8006a78 <__lshift+0x38>
 8006a60:	4638      	mov	r0, r7
 8006a62:	f7ff fddf 	bl	8006624 <_Balloc>
 8006a66:	4605      	mov	r5, r0
 8006a68:	b948      	cbnz	r0, 8006a7e <__lshift+0x3e>
 8006a6a:	4602      	mov	r2, r0
 8006a6c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006a70:	4b29      	ldr	r3, [pc, #164]	; (8006b18 <__lshift+0xd8>)
 8006a72:	482a      	ldr	r0, [pc, #168]	; (8006b1c <__lshift+0xdc>)
 8006a74:	f000 fbb4 	bl	80071e0 <__assert_func>
 8006a78:	3101      	adds	r1, #1
 8006a7a:	005b      	lsls	r3, r3, #1
 8006a7c:	e7ee      	b.n	8006a5c <__lshift+0x1c>
 8006a7e:	2300      	movs	r3, #0
 8006a80:	f100 0114 	add.w	r1, r0, #20
 8006a84:	f100 0210 	add.w	r2, r0, #16
 8006a88:	4618      	mov	r0, r3
 8006a8a:	4553      	cmp	r3, sl
 8006a8c:	db37      	blt.n	8006afe <__lshift+0xbe>
 8006a8e:	6920      	ldr	r0, [r4, #16]
 8006a90:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006a94:	f104 0314 	add.w	r3, r4, #20
 8006a98:	f019 091f 	ands.w	r9, r9, #31
 8006a9c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006aa0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006aa4:	d02f      	beq.n	8006b06 <__lshift+0xc6>
 8006aa6:	468a      	mov	sl, r1
 8006aa8:	f04f 0c00 	mov.w	ip, #0
 8006aac:	f1c9 0e20 	rsb	lr, r9, #32
 8006ab0:	681a      	ldr	r2, [r3, #0]
 8006ab2:	fa02 f209 	lsl.w	r2, r2, r9
 8006ab6:	ea42 020c 	orr.w	r2, r2, ip
 8006aba:	f84a 2b04 	str.w	r2, [sl], #4
 8006abe:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ac2:	4298      	cmp	r0, r3
 8006ac4:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006ac8:	d8f2      	bhi.n	8006ab0 <__lshift+0x70>
 8006aca:	1b03      	subs	r3, r0, r4
 8006acc:	3b15      	subs	r3, #21
 8006ace:	f023 0303 	bic.w	r3, r3, #3
 8006ad2:	3304      	adds	r3, #4
 8006ad4:	f104 0215 	add.w	r2, r4, #21
 8006ad8:	4290      	cmp	r0, r2
 8006ada:	bf38      	it	cc
 8006adc:	2304      	movcc	r3, #4
 8006ade:	f841 c003 	str.w	ip, [r1, r3]
 8006ae2:	f1bc 0f00 	cmp.w	ip, #0
 8006ae6:	d001      	beq.n	8006aec <__lshift+0xac>
 8006ae8:	f108 0602 	add.w	r6, r8, #2
 8006aec:	3e01      	subs	r6, #1
 8006aee:	4638      	mov	r0, r7
 8006af0:	4621      	mov	r1, r4
 8006af2:	612e      	str	r6, [r5, #16]
 8006af4:	f7ff fdd6 	bl	80066a4 <_Bfree>
 8006af8:	4628      	mov	r0, r5
 8006afa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006afe:	f842 0f04 	str.w	r0, [r2, #4]!
 8006b02:	3301      	adds	r3, #1
 8006b04:	e7c1      	b.n	8006a8a <__lshift+0x4a>
 8006b06:	3904      	subs	r1, #4
 8006b08:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b0c:	4298      	cmp	r0, r3
 8006b0e:	f841 2f04 	str.w	r2, [r1, #4]!
 8006b12:	d8f9      	bhi.n	8006b08 <__lshift+0xc8>
 8006b14:	e7ea      	b.n	8006aec <__lshift+0xac>
 8006b16:	bf00      	nop
 8006b18:	08008383 	.word	0x08008383
 8006b1c:	08008394 	.word	0x08008394

08006b20 <__mcmp>:
 8006b20:	4603      	mov	r3, r0
 8006b22:	690a      	ldr	r2, [r1, #16]
 8006b24:	6900      	ldr	r0, [r0, #16]
 8006b26:	b530      	push	{r4, r5, lr}
 8006b28:	1a80      	subs	r0, r0, r2
 8006b2a:	d10d      	bne.n	8006b48 <__mcmp+0x28>
 8006b2c:	3314      	adds	r3, #20
 8006b2e:	3114      	adds	r1, #20
 8006b30:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006b34:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006b38:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006b3c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006b40:	4295      	cmp	r5, r2
 8006b42:	d002      	beq.n	8006b4a <__mcmp+0x2a>
 8006b44:	d304      	bcc.n	8006b50 <__mcmp+0x30>
 8006b46:	2001      	movs	r0, #1
 8006b48:	bd30      	pop	{r4, r5, pc}
 8006b4a:	42a3      	cmp	r3, r4
 8006b4c:	d3f4      	bcc.n	8006b38 <__mcmp+0x18>
 8006b4e:	e7fb      	b.n	8006b48 <__mcmp+0x28>
 8006b50:	f04f 30ff 	mov.w	r0, #4294967295
 8006b54:	e7f8      	b.n	8006b48 <__mcmp+0x28>
	...

08006b58 <__mdiff>:
 8006b58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b5c:	460d      	mov	r5, r1
 8006b5e:	4607      	mov	r7, r0
 8006b60:	4611      	mov	r1, r2
 8006b62:	4628      	mov	r0, r5
 8006b64:	4614      	mov	r4, r2
 8006b66:	f7ff ffdb 	bl	8006b20 <__mcmp>
 8006b6a:	1e06      	subs	r6, r0, #0
 8006b6c:	d111      	bne.n	8006b92 <__mdiff+0x3a>
 8006b6e:	4631      	mov	r1, r6
 8006b70:	4638      	mov	r0, r7
 8006b72:	f7ff fd57 	bl	8006624 <_Balloc>
 8006b76:	4602      	mov	r2, r0
 8006b78:	b928      	cbnz	r0, 8006b86 <__mdiff+0x2e>
 8006b7a:	f240 2132 	movw	r1, #562	; 0x232
 8006b7e:	4b3a      	ldr	r3, [pc, #232]	; (8006c68 <__mdiff+0x110>)
 8006b80:	483a      	ldr	r0, [pc, #232]	; (8006c6c <__mdiff+0x114>)
 8006b82:	f000 fb2d 	bl	80071e0 <__assert_func>
 8006b86:	2301      	movs	r3, #1
 8006b88:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006b8c:	4610      	mov	r0, r2
 8006b8e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b92:	bfa4      	itt	ge
 8006b94:	4623      	movge	r3, r4
 8006b96:	462c      	movge	r4, r5
 8006b98:	4638      	mov	r0, r7
 8006b9a:	6861      	ldr	r1, [r4, #4]
 8006b9c:	bfa6      	itte	ge
 8006b9e:	461d      	movge	r5, r3
 8006ba0:	2600      	movge	r6, #0
 8006ba2:	2601      	movlt	r6, #1
 8006ba4:	f7ff fd3e 	bl	8006624 <_Balloc>
 8006ba8:	4602      	mov	r2, r0
 8006baa:	b918      	cbnz	r0, 8006bb4 <__mdiff+0x5c>
 8006bac:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006bb0:	4b2d      	ldr	r3, [pc, #180]	; (8006c68 <__mdiff+0x110>)
 8006bb2:	e7e5      	b.n	8006b80 <__mdiff+0x28>
 8006bb4:	f102 0814 	add.w	r8, r2, #20
 8006bb8:	46c2      	mov	sl, r8
 8006bba:	f04f 0c00 	mov.w	ip, #0
 8006bbe:	6927      	ldr	r7, [r4, #16]
 8006bc0:	60c6      	str	r6, [r0, #12]
 8006bc2:	692e      	ldr	r6, [r5, #16]
 8006bc4:	f104 0014 	add.w	r0, r4, #20
 8006bc8:	f105 0914 	add.w	r9, r5, #20
 8006bcc:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8006bd0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006bd4:	3410      	adds	r4, #16
 8006bd6:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8006bda:	f859 3b04 	ldr.w	r3, [r9], #4
 8006bde:	fa1f f18b 	uxth.w	r1, fp
 8006be2:	448c      	add	ip, r1
 8006be4:	b299      	uxth	r1, r3
 8006be6:	0c1b      	lsrs	r3, r3, #16
 8006be8:	ebac 0101 	sub.w	r1, ip, r1
 8006bec:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006bf0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006bf4:	b289      	uxth	r1, r1
 8006bf6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006bfa:	454e      	cmp	r6, r9
 8006bfc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006c00:	f84a 3b04 	str.w	r3, [sl], #4
 8006c04:	d8e7      	bhi.n	8006bd6 <__mdiff+0x7e>
 8006c06:	1b73      	subs	r3, r6, r5
 8006c08:	3b15      	subs	r3, #21
 8006c0a:	f023 0303 	bic.w	r3, r3, #3
 8006c0e:	3515      	adds	r5, #21
 8006c10:	3304      	adds	r3, #4
 8006c12:	42ae      	cmp	r6, r5
 8006c14:	bf38      	it	cc
 8006c16:	2304      	movcc	r3, #4
 8006c18:	4418      	add	r0, r3
 8006c1a:	4443      	add	r3, r8
 8006c1c:	461e      	mov	r6, r3
 8006c1e:	4605      	mov	r5, r0
 8006c20:	4575      	cmp	r5, lr
 8006c22:	d30e      	bcc.n	8006c42 <__mdiff+0xea>
 8006c24:	f10e 0103 	add.w	r1, lr, #3
 8006c28:	1a09      	subs	r1, r1, r0
 8006c2a:	f021 0103 	bic.w	r1, r1, #3
 8006c2e:	3803      	subs	r0, #3
 8006c30:	4586      	cmp	lr, r0
 8006c32:	bf38      	it	cc
 8006c34:	2100      	movcc	r1, #0
 8006c36:	4419      	add	r1, r3
 8006c38:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8006c3c:	b18b      	cbz	r3, 8006c62 <__mdiff+0x10a>
 8006c3e:	6117      	str	r7, [r2, #16]
 8006c40:	e7a4      	b.n	8006b8c <__mdiff+0x34>
 8006c42:	f855 8b04 	ldr.w	r8, [r5], #4
 8006c46:	fa1f f188 	uxth.w	r1, r8
 8006c4a:	4461      	add	r1, ip
 8006c4c:	140c      	asrs	r4, r1, #16
 8006c4e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006c52:	b289      	uxth	r1, r1
 8006c54:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006c58:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8006c5c:	f846 1b04 	str.w	r1, [r6], #4
 8006c60:	e7de      	b.n	8006c20 <__mdiff+0xc8>
 8006c62:	3f01      	subs	r7, #1
 8006c64:	e7e8      	b.n	8006c38 <__mdiff+0xe0>
 8006c66:	bf00      	nop
 8006c68:	08008383 	.word	0x08008383
 8006c6c:	08008394 	.word	0x08008394

08006c70 <__d2b>:
 8006c70:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8006c74:	2101      	movs	r1, #1
 8006c76:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8006c7a:	4690      	mov	r8, r2
 8006c7c:	461d      	mov	r5, r3
 8006c7e:	f7ff fcd1 	bl	8006624 <_Balloc>
 8006c82:	4604      	mov	r4, r0
 8006c84:	b930      	cbnz	r0, 8006c94 <__d2b+0x24>
 8006c86:	4602      	mov	r2, r0
 8006c88:	f240 310a 	movw	r1, #778	; 0x30a
 8006c8c:	4b24      	ldr	r3, [pc, #144]	; (8006d20 <__d2b+0xb0>)
 8006c8e:	4825      	ldr	r0, [pc, #148]	; (8006d24 <__d2b+0xb4>)
 8006c90:	f000 faa6 	bl	80071e0 <__assert_func>
 8006c94:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8006c98:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8006c9c:	bb2d      	cbnz	r5, 8006cea <__d2b+0x7a>
 8006c9e:	9301      	str	r3, [sp, #4]
 8006ca0:	f1b8 0300 	subs.w	r3, r8, #0
 8006ca4:	d026      	beq.n	8006cf4 <__d2b+0x84>
 8006ca6:	4668      	mov	r0, sp
 8006ca8:	9300      	str	r3, [sp, #0]
 8006caa:	f7ff fd83 	bl	80067b4 <__lo0bits>
 8006cae:	9900      	ldr	r1, [sp, #0]
 8006cb0:	b1f0      	cbz	r0, 8006cf0 <__d2b+0x80>
 8006cb2:	9a01      	ldr	r2, [sp, #4]
 8006cb4:	f1c0 0320 	rsb	r3, r0, #32
 8006cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8006cbc:	430b      	orrs	r3, r1
 8006cbe:	40c2      	lsrs	r2, r0
 8006cc0:	6163      	str	r3, [r4, #20]
 8006cc2:	9201      	str	r2, [sp, #4]
 8006cc4:	9b01      	ldr	r3, [sp, #4]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	bf14      	ite	ne
 8006cca:	2102      	movne	r1, #2
 8006ccc:	2101      	moveq	r1, #1
 8006cce:	61a3      	str	r3, [r4, #24]
 8006cd0:	6121      	str	r1, [r4, #16]
 8006cd2:	b1c5      	cbz	r5, 8006d06 <__d2b+0x96>
 8006cd4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006cd8:	4405      	add	r5, r0
 8006cda:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006cde:	603d      	str	r5, [r7, #0]
 8006ce0:	6030      	str	r0, [r6, #0]
 8006ce2:	4620      	mov	r0, r4
 8006ce4:	b002      	add	sp, #8
 8006ce6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006cee:	e7d6      	b.n	8006c9e <__d2b+0x2e>
 8006cf0:	6161      	str	r1, [r4, #20]
 8006cf2:	e7e7      	b.n	8006cc4 <__d2b+0x54>
 8006cf4:	a801      	add	r0, sp, #4
 8006cf6:	f7ff fd5d 	bl	80067b4 <__lo0bits>
 8006cfa:	2101      	movs	r1, #1
 8006cfc:	9b01      	ldr	r3, [sp, #4]
 8006cfe:	6121      	str	r1, [r4, #16]
 8006d00:	6163      	str	r3, [r4, #20]
 8006d02:	3020      	adds	r0, #32
 8006d04:	e7e5      	b.n	8006cd2 <__d2b+0x62>
 8006d06:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8006d0a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006d0e:	6038      	str	r0, [r7, #0]
 8006d10:	6918      	ldr	r0, [r3, #16]
 8006d12:	f7ff fd2f 	bl	8006774 <__hi0bits>
 8006d16:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8006d1a:	6031      	str	r1, [r6, #0]
 8006d1c:	e7e1      	b.n	8006ce2 <__d2b+0x72>
 8006d1e:	bf00      	nop
 8006d20:	08008383 	.word	0x08008383
 8006d24:	08008394 	.word	0x08008394

08006d28 <_calloc_r>:
 8006d28:	b570      	push	{r4, r5, r6, lr}
 8006d2a:	fba1 5402 	umull	r5, r4, r1, r2
 8006d2e:	b934      	cbnz	r4, 8006d3e <_calloc_r+0x16>
 8006d30:	4629      	mov	r1, r5
 8006d32:	f000 f875 	bl	8006e20 <_malloc_r>
 8006d36:	4606      	mov	r6, r0
 8006d38:	b928      	cbnz	r0, 8006d46 <_calloc_r+0x1e>
 8006d3a:	4630      	mov	r0, r6
 8006d3c:	bd70      	pop	{r4, r5, r6, pc}
 8006d3e:	220c      	movs	r2, #12
 8006d40:	2600      	movs	r6, #0
 8006d42:	6002      	str	r2, [r0, #0]
 8006d44:	e7f9      	b.n	8006d3a <_calloc_r+0x12>
 8006d46:	462a      	mov	r2, r5
 8006d48:	4621      	mov	r1, r4
 8006d4a:	f7fe f941 	bl	8004fd0 <memset>
 8006d4e:	e7f4      	b.n	8006d3a <_calloc_r+0x12>

08006d50 <_free_r>:
 8006d50:	b538      	push	{r3, r4, r5, lr}
 8006d52:	4605      	mov	r5, r0
 8006d54:	2900      	cmp	r1, #0
 8006d56:	d040      	beq.n	8006dda <_free_r+0x8a>
 8006d58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d5c:	1f0c      	subs	r4, r1, #4
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	bfb8      	it	lt
 8006d62:	18e4      	addlt	r4, r4, r3
 8006d64:	f000 fa98 	bl	8007298 <__malloc_lock>
 8006d68:	4a1c      	ldr	r2, [pc, #112]	; (8006ddc <_free_r+0x8c>)
 8006d6a:	6813      	ldr	r3, [r2, #0]
 8006d6c:	b933      	cbnz	r3, 8006d7c <_free_r+0x2c>
 8006d6e:	6063      	str	r3, [r4, #4]
 8006d70:	6014      	str	r4, [r2, #0]
 8006d72:	4628      	mov	r0, r5
 8006d74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006d78:	f000 ba94 	b.w	80072a4 <__malloc_unlock>
 8006d7c:	42a3      	cmp	r3, r4
 8006d7e:	d908      	bls.n	8006d92 <_free_r+0x42>
 8006d80:	6820      	ldr	r0, [r4, #0]
 8006d82:	1821      	adds	r1, r4, r0
 8006d84:	428b      	cmp	r3, r1
 8006d86:	bf01      	itttt	eq
 8006d88:	6819      	ldreq	r1, [r3, #0]
 8006d8a:	685b      	ldreq	r3, [r3, #4]
 8006d8c:	1809      	addeq	r1, r1, r0
 8006d8e:	6021      	streq	r1, [r4, #0]
 8006d90:	e7ed      	b.n	8006d6e <_free_r+0x1e>
 8006d92:	461a      	mov	r2, r3
 8006d94:	685b      	ldr	r3, [r3, #4]
 8006d96:	b10b      	cbz	r3, 8006d9c <_free_r+0x4c>
 8006d98:	42a3      	cmp	r3, r4
 8006d9a:	d9fa      	bls.n	8006d92 <_free_r+0x42>
 8006d9c:	6811      	ldr	r1, [r2, #0]
 8006d9e:	1850      	adds	r0, r2, r1
 8006da0:	42a0      	cmp	r0, r4
 8006da2:	d10b      	bne.n	8006dbc <_free_r+0x6c>
 8006da4:	6820      	ldr	r0, [r4, #0]
 8006da6:	4401      	add	r1, r0
 8006da8:	1850      	adds	r0, r2, r1
 8006daa:	4283      	cmp	r3, r0
 8006dac:	6011      	str	r1, [r2, #0]
 8006dae:	d1e0      	bne.n	8006d72 <_free_r+0x22>
 8006db0:	6818      	ldr	r0, [r3, #0]
 8006db2:	685b      	ldr	r3, [r3, #4]
 8006db4:	4401      	add	r1, r0
 8006db6:	6011      	str	r1, [r2, #0]
 8006db8:	6053      	str	r3, [r2, #4]
 8006dba:	e7da      	b.n	8006d72 <_free_r+0x22>
 8006dbc:	d902      	bls.n	8006dc4 <_free_r+0x74>
 8006dbe:	230c      	movs	r3, #12
 8006dc0:	602b      	str	r3, [r5, #0]
 8006dc2:	e7d6      	b.n	8006d72 <_free_r+0x22>
 8006dc4:	6820      	ldr	r0, [r4, #0]
 8006dc6:	1821      	adds	r1, r4, r0
 8006dc8:	428b      	cmp	r3, r1
 8006dca:	bf01      	itttt	eq
 8006dcc:	6819      	ldreq	r1, [r3, #0]
 8006dce:	685b      	ldreq	r3, [r3, #4]
 8006dd0:	1809      	addeq	r1, r1, r0
 8006dd2:	6021      	streq	r1, [r4, #0]
 8006dd4:	6063      	str	r3, [r4, #4]
 8006dd6:	6054      	str	r4, [r2, #4]
 8006dd8:	e7cb      	b.n	8006d72 <_free_r+0x22>
 8006dda:	bd38      	pop	{r3, r4, r5, pc}
 8006ddc:	20000330 	.word	0x20000330

08006de0 <sbrk_aligned>:
 8006de0:	b570      	push	{r4, r5, r6, lr}
 8006de2:	4e0e      	ldr	r6, [pc, #56]	; (8006e1c <sbrk_aligned+0x3c>)
 8006de4:	460c      	mov	r4, r1
 8006de6:	6831      	ldr	r1, [r6, #0]
 8006de8:	4605      	mov	r5, r0
 8006dea:	b911      	cbnz	r1, 8006df2 <sbrk_aligned+0x12>
 8006dec:	f000 f9e8 	bl	80071c0 <_sbrk_r>
 8006df0:	6030      	str	r0, [r6, #0]
 8006df2:	4621      	mov	r1, r4
 8006df4:	4628      	mov	r0, r5
 8006df6:	f000 f9e3 	bl	80071c0 <_sbrk_r>
 8006dfa:	1c43      	adds	r3, r0, #1
 8006dfc:	d00a      	beq.n	8006e14 <sbrk_aligned+0x34>
 8006dfe:	1cc4      	adds	r4, r0, #3
 8006e00:	f024 0403 	bic.w	r4, r4, #3
 8006e04:	42a0      	cmp	r0, r4
 8006e06:	d007      	beq.n	8006e18 <sbrk_aligned+0x38>
 8006e08:	1a21      	subs	r1, r4, r0
 8006e0a:	4628      	mov	r0, r5
 8006e0c:	f000 f9d8 	bl	80071c0 <_sbrk_r>
 8006e10:	3001      	adds	r0, #1
 8006e12:	d101      	bne.n	8006e18 <sbrk_aligned+0x38>
 8006e14:	f04f 34ff 	mov.w	r4, #4294967295
 8006e18:	4620      	mov	r0, r4
 8006e1a:	bd70      	pop	{r4, r5, r6, pc}
 8006e1c:	20000334 	.word	0x20000334

08006e20 <_malloc_r>:
 8006e20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e24:	1ccd      	adds	r5, r1, #3
 8006e26:	f025 0503 	bic.w	r5, r5, #3
 8006e2a:	3508      	adds	r5, #8
 8006e2c:	2d0c      	cmp	r5, #12
 8006e2e:	bf38      	it	cc
 8006e30:	250c      	movcc	r5, #12
 8006e32:	2d00      	cmp	r5, #0
 8006e34:	4607      	mov	r7, r0
 8006e36:	db01      	blt.n	8006e3c <_malloc_r+0x1c>
 8006e38:	42a9      	cmp	r1, r5
 8006e3a:	d905      	bls.n	8006e48 <_malloc_r+0x28>
 8006e3c:	230c      	movs	r3, #12
 8006e3e:	2600      	movs	r6, #0
 8006e40:	603b      	str	r3, [r7, #0]
 8006e42:	4630      	mov	r0, r6
 8006e44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e48:	4e2e      	ldr	r6, [pc, #184]	; (8006f04 <_malloc_r+0xe4>)
 8006e4a:	f000 fa25 	bl	8007298 <__malloc_lock>
 8006e4e:	6833      	ldr	r3, [r6, #0]
 8006e50:	461c      	mov	r4, r3
 8006e52:	bb34      	cbnz	r4, 8006ea2 <_malloc_r+0x82>
 8006e54:	4629      	mov	r1, r5
 8006e56:	4638      	mov	r0, r7
 8006e58:	f7ff ffc2 	bl	8006de0 <sbrk_aligned>
 8006e5c:	1c43      	adds	r3, r0, #1
 8006e5e:	4604      	mov	r4, r0
 8006e60:	d14d      	bne.n	8006efe <_malloc_r+0xde>
 8006e62:	6834      	ldr	r4, [r6, #0]
 8006e64:	4626      	mov	r6, r4
 8006e66:	2e00      	cmp	r6, #0
 8006e68:	d140      	bne.n	8006eec <_malloc_r+0xcc>
 8006e6a:	6823      	ldr	r3, [r4, #0]
 8006e6c:	4631      	mov	r1, r6
 8006e6e:	4638      	mov	r0, r7
 8006e70:	eb04 0803 	add.w	r8, r4, r3
 8006e74:	f000 f9a4 	bl	80071c0 <_sbrk_r>
 8006e78:	4580      	cmp	r8, r0
 8006e7a:	d13a      	bne.n	8006ef2 <_malloc_r+0xd2>
 8006e7c:	6821      	ldr	r1, [r4, #0]
 8006e7e:	3503      	adds	r5, #3
 8006e80:	1a6d      	subs	r5, r5, r1
 8006e82:	f025 0503 	bic.w	r5, r5, #3
 8006e86:	3508      	adds	r5, #8
 8006e88:	2d0c      	cmp	r5, #12
 8006e8a:	bf38      	it	cc
 8006e8c:	250c      	movcc	r5, #12
 8006e8e:	4638      	mov	r0, r7
 8006e90:	4629      	mov	r1, r5
 8006e92:	f7ff ffa5 	bl	8006de0 <sbrk_aligned>
 8006e96:	3001      	adds	r0, #1
 8006e98:	d02b      	beq.n	8006ef2 <_malloc_r+0xd2>
 8006e9a:	6823      	ldr	r3, [r4, #0]
 8006e9c:	442b      	add	r3, r5
 8006e9e:	6023      	str	r3, [r4, #0]
 8006ea0:	e00e      	b.n	8006ec0 <_malloc_r+0xa0>
 8006ea2:	6822      	ldr	r2, [r4, #0]
 8006ea4:	1b52      	subs	r2, r2, r5
 8006ea6:	d41e      	bmi.n	8006ee6 <_malloc_r+0xc6>
 8006ea8:	2a0b      	cmp	r2, #11
 8006eaa:	d916      	bls.n	8006eda <_malloc_r+0xba>
 8006eac:	1961      	adds	r1, r4, r5
 8006eae:	42a3      	cmp	r3, r4
 8006eb0:	6025      	str	r5, [r4, #0]
 8006eb2:	bf18      	it	ne
 8006eb4:	6059      	strne	r1, [r3, #4]
 8006eb6:	6863      	ldr	r3, [r4, #4]
 8006eb8:	bf08      	it	eq
 8006eba:	6031      	streq	r1, [r6, #0]
 8006ebc:	5162      	str	r2, [r4, r5]
 8006ebe:	604b      	str	r3, [r1, #4]
 8006ec0:	4638      	mov	r0, r7
 8006ec2:	f104 060b 	add.w	r6, r4, #11
 8006ec6:	f000 f9ed 	bl	80072a4 <__malloc_unlock>
 8006eca:	f026 0607 	bic.w	r6, r6, #7
 8006ece:	1d23      	adds	r3, r4, #4
 8006ed0:	1af2      	subs	r2, r6, r3
 8006ed2:	d0b6      	beq.n	8006e42 <_malloc_r+0x22>
 8006ed4:	1b9b      	subs	r3, r3, r6
 8006ed6:	50a3      	str	r3, [r4, r2]
 8006ed8:	e7b3      	b.n	8006e42 <_malloc_r+0x22>
 8006eda:	6862      	ldr	r2, [r4, #4]
 8006edc:	42a3      	cmp	r3, r4
 8006ede:	bf0c      	ite	eq
 8006ee0:	6032      	streq	r2, [r6, #0]
 8006ee2:	605a      	strne	r2, [r3, #4]
 8006ee4:	e7ec      	b.n	8006ec0 <_malloc_r+0xa0>
 8006ee6:	4623      	mov	r3, r4
 8006ee8:	6864      	ldr	r4, [r4, #4]
 8006eea:	e7b2      	b.n	8006e52 <_malloc_r+0x32>
 8006eec:	4634      	mov	r4, r6
 8006eee:	6876      	ldr	r6, [r6, #4]
 8006ef0:	e7b9      	b.n	8006e66 <_malloc_r+0x46>
 8006ef2:	230c      	movs	r3, #12
 8006ef4:	4638      	mov	r0, r7
 8006ef6:	603b      	str	r3, [r7, #0]
 8006ef8:	f000 f9d4 	bl	80072a4 <__malloc_unlock>
 8006efc:	e7a1      	b.n	8006e42 <_malloc_r+0x22>
 8006efe:	6025      	str	r5, [r4, #0]
 8006f00:	e7de      	b.n	8006ec0 <_malloc_r+0xa0>
 8006f02:	bf00      	nop
 8006f04:	20000330 	.word	0x20000330

08006f08 <__ssputs_r>:
 8006f08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f0c:	688e      	ldr	r6, [r1, #8]
 8006f0e:	4682      	mov	sl, r0
 8006f10:	429e      	cmp	r6, r3
 8006f12:	460c      	mov	r4, r1
 8006f14:	4690      	mov	r8, r2
 8006f16:	461f      	mov	r7, r3
 8006f18:	d838      	bhi.n	8006f8c <__ssputs_r+0x84>
 8006f1a:	898a      	ldrh	r2, [r1, #12]
 8006f1c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006f20:	d032      	beq.n	8006f88 <__ssputs_r+0x80>
 8006f22:	6825      	ldr	r5, [r4, #0]
 8006f24:	6909      	ldr	r1, [r1, #16]
 8006f26:	3301      	adds	r3, #1
 8006f28:	eba5 0901 	sub.w	r9, r5, r1
 8006f2c:	6965      	ldr	r5, [r4, #20]
 8006f2e:	444b      	add	r3, r9
 8006f30:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006f34:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006f38:	106d      	asrs	r5, r5, #1
 8006f3a:	429d      	cmp	r5, r3
 8006f3c:	bf38      	it	cc
 8006f3e:	461d      	movcc	r5, r3
 8006f40:	0553      	lsls	r3, r2, #21
 8006f42:	d531      	bpl.n	8006fa8 <__ssputs_r+0xa0>
 8006f44:	4629      	mov	r1, r5
 8006f46:	f7ff ff6b 	bl	8006e20 <_malloc_r>
 8006f4a:	4606      	mov	r6, r0
 8006f4c:	b950      	cbnz	r0, 8006f64 <__ssputs_r+0x5c>
 8006f4e:	230c      	movs	r3, #12
 8006f50:	f04f 30ff 	mov.w	r0, #4294967295
 8006f54:	f8ca 3000 	str.w	r3, [sl]
 8006f58:	89a3      	ldrh	r3, [r4, #12]
 8006f5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f5e:	81a3      	strh	r3, [r4, #12]
 8006f60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f64:	464a      	mov	r2, r9
 8006f66:	6921      	ldr	r1, [r4, #16]
 8006f68:	f7ff fb4e 	bl	8006608 <memcpy>
 8006f6c:	89a3      	ldrh	r3, [r4, #12]
 8006f6e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006f72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f76:	81a3      	strh	r3, [r4, #12]
 8006f78:	6126      	str	r6, [r4, #16]
 8006f7a:	444e      	add	r6, r9
 8006f7c:	6026      	str	r6, [r4, #0]
 8006f7e:	463e      	mov	r6, r7
 8006f80:	6165      	str	r5, [r4, #20]
 8006f82:	eba5 0509 	sub.w	r5, r5, r9
 8006f86:	60a5      	str	r5, [r4, #8]
 8006f88:	42be      	cmp	r6, r7
 8006f8a:	d900      	bls.n	8006f8e <__ssputs_r+0x86>
 8006f8c:	463e      	mov	r6, r7
 8006f8e:	4632      	mov	r2, r6
 8006f90:	4641      	mov	r1, r8
 8006f92:	6820      	ldr	r0, [r4, #0]
 8006f94:	f000 f966 	bl	8007264 <memmove>
 8006f98:	68a3      	ldr	r3, [r4, #8]
 8006f9a:	2000      	movs	r0, #0
 8006f9c:	1b9b      	subs	r3, r3, r6
 8006f9e:	60a3      	str	r3, [r4, #8]
 8006fa0:	6823      	ldr	r3, [r4, #0]
 8006fa2:	4433      	add	r3, r6
 8006fa4:	6023      	str	r3, [r4, #0]
 8006fa6:	e7db      	b.n	8006f60 <__ssputs_r+0x58>
 8006fa8:	462a      	mov	r2, r5
 8006faa:	f000 f981 	bl	80072b0 <_realloc_r>
 8006fae:	4606      	mov	r6, r0
 8006fb0:	2800      	cmp	r0, #0
 8006fb2:	d1e1      	bne.n	8006f78 <__ssputs_r+0x70>
 8006fb4:	4650      	mov	r0, sl
 8006fb6:	6921      	ldr	r1, [r4, #16]
 8006fb8:	f7ff feca 	bl	8006d50 <_free_r>
 8006fbc:	e7c7      	b.n	8006f4e <__ssputs_r+0x46>
	...

08006fc0 <_svfiprintf_r>:
 8006fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fc4:	4698      	mov	r8, r3
 8006fc6:	898b      	ldrh	r3, [r1, #12]
 8006fc8:	4607      	mov	r7, r0
 8006fca:	061b      	lsls	r3, r3, #24
 8006fcc:	460d      	mov	r5, r1
 8006fce:	4614      	mov	r4, r2
 8006fd0:	b09d      	sub	sp, #116	; 0x74
 8006fd2:	d50e      	bpl.n	8006ff2 <_svfiprintf_r+0x32>
 8006fd4:	690b      	ldr	r3, [r1, #16]
 8006fd6:	b963      	cbnz	r3, 8006ff2 <_svfiprintf_r+0x32>
 8006fd8:	2140      	movs	r1, #64	; 0x40
 8006fda:	f7ff ff21 	bl	8006e20 <_malloc_r>
 8006fde:	6028      	str	r0, [r5, #0]
 8006fe0:	6128      	str	r0, [r5, #16]
 8006fe2:	b920      	cbnz	r0, 8006fee <_svfiprintf_r+0x2e>
 8006fe4:	230c      	movs	r3, #12
 8006fe6:	603b      	str	r3, [r7, #0]
 8006fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8006fec:	e0d1      	b.n	8007192 <_svfiprintf_r+0x1d2>
 8006fee:	2340      	movs	r3, #64	; 0x40
 8006ff0:	616b      	str	r3, [r5, #20]
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	9309      	str	r3, [sp, #36]	; 0x24
 8006ff6:	2320      	movs	r3, #32
 8006ff8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006ffc:	2330      	movs	r3, #48	; 0x30
 8006ffe:	f04f 0901 	mov.w	r9, #1
 8007002:	f8cd 800c 	str.w	r8, [sp, #12]
 8007006:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80071ac <_svfiprintf_r+0x1ec>
 800700a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800700e:	4623      	mov	r3, r4
 8007010:	469a      	mov	sl, r3
 8007012:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007016:	b10a      	cbz	r2, 800701c <_svfiprintf_r+0x5c>
 8007018:	2a25      	cmp	r2, #37	; 0x25
 800701a:	d1f9      	bne.n	8007010 <_svfiprintf_r+0x50>
 800701c:	ebba 0b04 	subs.w	fp, sl, r4
 8007020:	d00b      	beq.n	800703a <_svfiprintf_r+0x7a>
 8007022:	465b      	mov	r3, fp
 8007024:	4622      	mov	r2, r4
 8007026:	4629      	mov	r1, r5
 8007028:	4638      	mov	r0, r7
 800702a:	f7ff ff6d 	bl	8006f08 <__ssputs_r>
 800702e:	3001      	adds	r0, #1
 8007030:	f000 80aa 	beq.w	8007188 <_svfiprintf_r+0x1c8>
 8007034:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007036:	445a      	add	r2, fp
 8007038:	9209      	str	r2, [sp, #36]	; 0x24
 800703a:	f89a 3000 	ldrb.w	r3, [sl]
 800703e:	2b00      	cmp	r3, #0
 8007040:	f000 80a2 	beq.w	8007188 <_svfiprintf_r+0x1c8>
 8007044:	2300      	movs	r3, #0
 8007046:	f04f 32ff 	mov.w	r2, #4294967295
 800704a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800704e:	f10a 0a01 	add.w	sl, sl, #1
 8007052:	9304      	str	r3, [sp, #16]
 8007054:	9307      	str	r3, [sp, #28]
 8007056:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800705a:	931a      	str	r3, [sp, #104]	; 0x68
 800705c:	4654      	mov	r4, sl
 800705e:	2205      	movs	r2, #5
 8007060:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007064:	4851      	ldr	r0, [pc, #324]	; (80071ac <_svfiprintf_r+0x1ec>)
 8007066:	f7ff fac1 	bl	80065ec <memchr>
 800706a:	9a04      	ldr	r2, [sp, #16]
 800706c:	b9d8      	cbnz	r0, 80070a6 <_svfiprintf_r+0xe6>
 800706e:	06d0      	lsls	r0, r2, #27
 8007070:	bf44      	itt	mi
 8007072:	2320      	movmi	r3, #32
 8007074:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007078:	0711      	lsls	r1, r2, #28
 800707a:	bf44      	itt	mi
 800707c:	232b      	movmi	r3, #43	; 0x2b
 800707e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007082:	f89a 3000 	ldrb.w	r3, [sl]
 8007086:	2b2a      	cmp	r3, #42	; 0x2a
 8007088:	d015      	beq.n	80070b6 <_svfiprintf_r+0xf6>
 800708a:	4654      	mov	r4, sl
 800708c:	2000      	movs	r0, #0
 800708e:	f04f 0c0a 	mov.w	ip, #10
 8007092:	9a07      	ldr	r2, [sp, #28]
 8007094:	4621      	mov	r1, r4
 8007096:	f811 3b01 	ldrb.w	r3, [r1], #1
 800709a:	3b30      	subs	r3, #48	; 0x30
 800709c:	2b09      	cmp	r3, #9
 800709e:	d94e      	bls.n	800713e <_svfiprintf_r+0x17e>
 80070a0:	b1b0      	cbz	r0, 80070d0 <_svfiprintf_r+0x110>
 80070a2:	9207      	str	r2, [sp, #28]
 80070a4:	e014      	b.n	80070d0 <_svfiprintf_r+0x110>
 80070a6:	eba0 0308 	sub.w	r3, r0, r8
 80070aa:	fa09 f303 	lsl.w	r3, r9, r3
 80070ae:	4313      	orrs	r3, r2
 80070b0:	46a2      	mov	sl, r4
 80070b2:	9304      	str	r3, [sp, #16]
 80070b4:	e7d2      	b.n	800705c <_svfiprintf_r+0x9c>
 80070b6:	9b03      	ldr	r3, [sp, #12]
 80070b8:	1d19      	adds	r1, r3, #4
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	9103      	str	r1, [sp, #12]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	bfbb      	ittet	lt
 80070c2:	425b      	neglt	r3, r3
 80070c4:	f042 0202 	orrlt.w	r2, r2, #2
 80070c8:	9307      	strge	r3, [sp, #28]
 80070ca:	9307      	strlt	r3, [sp, #28]
 80070cc:	bfb8      	it	lt
 80070ce:	9204      	strlt	r2, [sp, #16]
 80070d0:	7823      	ldrb	r3, [r4, #0]
 80070d2:	2b2e      	cmp	r3, #46	; 0x2e
 80070d4:	d10c      	bne.n	80070f0 <_svfiprintf_r+0x130>
 80070d6:	7863      	ldrb	r3, [r4, #1]
 80070d8:	2b2a      	cmp	r3, #42	; 0x2a
 80070da:	d135      	bne.n	8007148 <_svfiprintf_r+0x188>
 80070dc:	9b03      	ldr	r3, [sp, #12]
 80070de:	3402      	adds	r4, #2
 80070e0:	1d1a      	adds	r2, r3, #4
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	9203      	str	r2, [sp, #12]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	bfb8      	it	lt
 80070ea:	f04f 33ff 	movlt.w	r3, #4294967295
 80070ee:	9305      	str	r3, [sp, #20]
 80070f0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80071b0 <_svfiprintf_r+0x1f0>
 80070f4:	2203      	movs	r2, #3
 80070f6:	4650      	mov	r0, sl
 80070f8:	7821      	ldrb	r1, [r4, #0]
 80070fa:	f7ff fa77 	bl	80065ec <memchr>
 80070fe:	b140      	cbz	r0, 8007112 <_svfiprintf_r+0x152>
 8007100:	2340      	movs	r3, #64	; 0x40
 8007102:	eba0 000a 	sub.w	r0, r0, sl
 8007106:	fa03 f000 	lsl.w	r0, r3, r0
 800710a:	9b04      	ldr	r3, [sp, #16]
 800710c:	3401      	adds	r4, #1
 800710e:	4303      	orrs	r3, r0
 8007110:	9304      	str	r3, [sp, #16]
 8007112:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007116:	2206      	movs	r2, #6
 8007118:	4826      	ldr	r0, [pc, #152]	; (80071b4 <_svfiprintf_r+0x1f4>)
 800711a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800711e:	f7ff fa65 	bl	80065ec <memchr>
 8007122:	2800      	cmp	r0, #0
 8007124:	d038      	beq.n	8007198 <_svfiprintf_r+0x1d8>
 8007126:	4b24      	ldr	r3, [pc, #144]	; (80071b8 <_svfiprintf_r+0x1f8>)
 8007128:	bb1b      	cbnz	r3, 8007172 <_svfiprintf_r+0x1b2>
 800712a:	9b03      	ldr	r3, [sp, #12]
 800712c:	3307      	adds	r3, #7
 800712e:	f023 0307 	bic.w	r3, r3, #7
 8007132:	3308      	adds	r3, #8
 8007134:	9303      	str	r3, [sp, #12]
 8007136:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007138:	4433      	add	r3, r6
 800713a:	9309      	str	r3, [sp, #36]	; 0x24
 800713c:	e767      	b.n	800700e <_svfiprintf_r+0x4e>
 800713e:	460c      	mov	r4, r1
 8007140:	2001      	movs	r0, #1
 8007142:	fb0c 3202 	mla	r2, ip, r2, r3
 8007146:	e7a5      	b.n	8007094 <_svfiprintf_r+0xd4>
 8007148:	2300      	movs	r3, #0
 800714a:	f04f 0c0a 	mov.w	ip, #10
 800714e:	4619      	mov	r1, r3
 8007150:	3401      	adds	r4, #1
 8007152:	9305      	str	r3, [sp, #20]
 8007154:	4620      	mov	r0, r4
 8007156:	f810 2b01 	ldrb.w	r2, [r0], #1
 800715a:	3a30      	subs	r2, #48	; 0x30
 800715c:	2a09      	cmp	r2, #9
 800715e:	d903      	bls.n	8007168 <_svfiprintf_r+0x1a8>
 8007160:	2b00      	cmp	r3, #0
 8007162:	d0c5      	beq.n	80070f0 <_svfiprintf_r+0x130>
 8007164:	9105      	str	r1, [sp, #20]
 8007166:	e7c3      	b.n	80070f0 <_svfiprintf_r+0x130>
 8007168:	4604      	mov	r4, r0
 800716a:	2301      	movs	r3, #1
 800716c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007170:	e7f0      	b.n	8007154 <_svfiprintf_r+0x194>
 8007172:	ab03      	add	r3, sp, #12
 8007174:	9300      	str	r3, [sp, #0]
 8007176:	462a      	mov	r2, r5
 8007178:	4638      	mov	r0, r7
 800717a:	4b10      	ldr	r3, [pc, #64]	; (80071bc <_svfiprintf_r+0x1fc>)
 800717c:	a904      	add	r1, sp, #16
 800717e:	f7fd ffcd 	bl	800511c <_printf_float>
 8007182:	1c42      	adds	r2, r0, #1
 8007184:	4606      	mov	r6, r0
 8007186:	d1d6      	bne.n	8007136 <_svfiprintf_r+0x176>
 8007188:	89ab      	ldrh	r3, [r5, #12]
 800718a:	065b      	lsls	r3, r3, #25
 800718c:	f53f af2c 	bmi.w	8006fe8 <_svfiprintf_r+0x28>
 8007190:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007192:	b01d      	add	sp, #116	; 0x74
 8007194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007198:	ab03      	add	r3, sp, #12
 800719a:	9300      	str	r3, [sp, #0]
 800719c:	462a      	mov	r2, r5
 800719e:	4638      	mov	r0, r7
 80071a0:	4b06      	ldr	r3, [pc, #24]	; (80071bc <_svfiprintf_r+0x1fc>)
 80071a2:	a904      	add	r1, sp, #16
 80071a4:	f7fe fa56 	bl	8005654 <_printf_i>
 80071a8:	e7eb      	b.n	8007182 <_svfiprintf_r+0x1c2>
 80071aa:	bf00      	nop
 80071ac:	080084ec 	.word	0x080084ec
 80071b0:	080084f2 	.word	0x080084f2
 80071b4:	080084f6 	.word	0x080084f6
 80071b8:	0800511d 	.word	0x0800511d
 80071bc:	08006f09 	.word	0x08006f09

080071c0 <_sbrk_r>:
 80071c0:	b538      	push	{r3, r4, r5, lr}
 80071c2:	2300      	movs	r3, #0
 80071c4:	4d05      	ldr	r5, [pc, #20]	; (80071dc <_sbrk_r+0x1c>)
 80071c6:	4604      	mov	r4, r0
 80071c8:	4608      	mov	r0, r1
 80071ca:	602b      	str	r3, [r5, #0]
 80071cc:	f7fa fbfe 	bl	80019cc <_sbrk>
 80071d0:	1c43      	adds	r3, r0, #1
 80071d2:	d102      	bne.n	80071da <_sbrk_r+0x1a>
 80071d4:	682b      	ldr	r3, [r5, #0]
 80071d6:	b103      	cbz	r3, 80071da <_sbrk_r+0x1a>
 80071d8:	6023      	str	r3, [r4, #0]
 80071da:	bd38      	pop	{r3, r4, r5, pc}
 80071dc:	20000338 	.word	0x20000338

080071e0 <__assert_func>:
 80071e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80071e2:	4614      	mov	r4, r2
 80071e4:	461a      	mov	r2, r3
 80071e6:	4b09      	ldr	r3, [pc, #36]	; (800720c <__assert_func+0x2c>)
 80071e8:	4605      	mov	r5, r0
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	68d8      	ldr	r0, [r3, #12]
 80071ee:	b14c      	cbz	r4, 8007204 <__assert_func+0x24>
 80071f0:	4b07      	ldr	r3, [pc, #28]	; (8007210 <__assert_func+0x30>)
 80071f2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80071f6:	9100      	str	r1, [sp, #0]
 80071f8:	462b      	mov	r3, r5
 80071fa:	4906      	ldr	r1, [pc, #24]	; (8007214 <__assert_func+0x34>)
 80071fc:	f000 f80e 	bl	800721c <fiprintf>
 8007200:	f000 faaa 	bl	8007758 <abort>
 8007204:	4b04      	ldr	r3, [pc, #16]	; (8007218 <__assert_func+0x38>)
 8007206:	461c      	mov	r4, r3
 8007208:	e7f3      	b.n	80071f2 <__assert_func+0x12>
 800720a:	bf00      	nop
 800720c:	2000003c 	.word	0x2000003c
 8007210:	080084fd 	.word	0x080084fd
 8007214:	0800850a 	.word	0x0800850a
 8007218:	08008538 	.word	0x08008538

0800721c <fiprintf>:
 800721c:	b40e      	push	{r1, r2, r3}
 800721e:	b503      	push	{r0, r1, lr}
 8007220:	4601      	mov	r1, r0
 8007222:	ab03      	add	r3, sp, #12
 8007224:	4805      	ldr	r0, [pc, #20]	; (800723c <fiprintf+0x20>)
 8007226:	f853 2b04 	ldr.w	r2, [r3], #4
 800722a:	6800      	ldr	r0, [r0, #0]
 800722c:	9301      	str	r3, [sp, #4]
 800722e:	f000 f895 	bl	800735c <_vfiprintf_r>
 8007232:	b002      	add	sp, #8
 8007234:	f85d eb04 	ldr.w	lr, [sp], #4
 8007238:	b003      	add	sp, #12
 800723a:	4770      	bx	lr
 800723c:	2000003c 	.word	0x2000003c

08007240 <__ascii_mbtowc>:
 8007240:	b082      	sub	sp, #8
 8007242:	b901      	cbnz	r1, 8007246 <__ascii_mbtowc+0x6>
 8007244:	a901      	add	r1, sp, #4
 8007246:	b142      	cbz	r2, 800725a <__ascii_mbtowc+0x1a>
 8007248:	b14b      	cbz	r3, 800725e <__ascii_mbtowc+0x1e>
 800724a:	7813      	ldrb	r3, [r2, #0]
 800724c:	600b      	str	r3, [r1, #0]
 800724e:	7812      	ldrb	r2, [r2, #0]
 8007250:	1e10      	subs	r0, r2, #0
 8007252:	bf18      	it	ne
 8007254:	2001      	movne	r0, #1
 8007256:	b002      	add	sp, #8
 8007258:	4770      	bx	lr
 800725a:	4610      	mov	r0, r2
 800725c:	e7fb      	b.n	8007256 <__ascii_mbtowc+0x16>
 800725e:	f06f 0001 	mvn.w	r0, #1
 8007262:	e7f8      	b.n	8007256 <__ascii_mbtowc+0x16>

08007264 <memmove>:
 8007264:	4288      	cmp	r0, r1
 8007266:	b510      	push	{r4, lr}
 8007268:	eb01 0402 	add.w	r4, r1, r2
 800726c:	d902      	bls.n	8007274 <memmove+0x10>
 800726e:	4284      	cmp	r4, r0
 8007270:	4623      	mov	r3, r4
 8007272:	d807      	bhi.n	8007284 <memmove+0x20>
 8007274:	1e43      	subs	r3, r0, #1
 8007276:	42a1      	cmp	r1, r4
 8007278:	d008      	beq.n	800728c <memmove+0x28>
 800727a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800727e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007282:	e7f8      	b.n	8007276 <memmove+0x12>
 8007284:	4601      	mov	r1, r0
 8007286:	4402      	add	r2, r0
 8007288:	428a      	cmp	r2, r1
 800728a:	d100      	bne.n	800728e <memmove+0x2a>
 800728c:	bd10      	pop	{r4, pc}
 800728e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007292:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007296:	e7f7      	b.n	8007288 <memmove+0x24>

08007298 <__malloc_lock>:
 8007298:	4801      	ldr	r0, [pc, #4]	; (80072a0 <__malloc_lock+0x8>)
 800729a:	f000 bc19 	b.w	8007ad0 <__retarget_lock_acquire_recursive>
 800729e:	bf00      	nop
 80072a0:	2000033c 	.word	0x2000033c

080072a4 <__malloc_unlock>:
 80072a4:	4801      	ldr	r0, [pc, #4]	; (80072ac <__malloc_unlock+0x8>)
 80072a6:	f000 bc14 	b.w	8007ad2 <__retarget_lock_release_recursive>
 80072aa:	bf00      	nop
 80072ac:	2000033c 	.word	0x2000033c

080072b0 <_realloc_r>:
 80072b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072b4:	4680      	mov	r8, r0
 80072b6:	4614      	mov	r4, r2
 80072b8:	460e      	mov	r6, r1
 80072ba:	b921      	cbnz	r1, 80072c6 <_realloc_r+0x16>
 80072bc:	4611      	mov	r1, r2
 80072be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80072c2:	f7ff bdad 	b.w	8006e20 <_malloc_r>
 80072c6:	b92a      	cbnz	r2, 80072d4 <_realloc_r+0x24>
 80072c8:	f7ff fd42 	bl	8006d50 <_free_r>
 80072cc:	4625      	mov	r5, r4
 80072ce:	4628      	mov	r0, r5
 80072d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80072d4:	f000 fc64 	bl	8007ba0 <_malloc_usable_size_r>
 80072d8:	4284      	cmp	r4, r0
 80072da:	4607      	mov	r7, r0
 80072dc:	d802      	bhi.n	80072e4 <_realloc_r+0x34>
 80072de:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80072e2:	d812      	bhi.n	800730a <_realloc_r+0x5a>
 80072e4:	4621      	mov	r1, r4
 80072e6:	4640      	mov	r0, r8
 80072e8:	f7ff fd9a 	bl	8006e20 <_malloc_r>
 80072ec:	4605      	mov	r5, r0
 80072ee:	2800      	cmp	r0, #0
 80072f0:	d0ed      	beq.n	80072ce <_realloc_r+0x1e>
 80072f2:	42bc      	cmp	r4, r7
 80072f4:	4622      	mov	r2, r4
 80072f6:	4631      	mov	r1, r6
 80072f8:	bf28      	it	cs
 80072fa:	463a      	movcs	r2, r7
 80072fc:	f7ff f984 	bl	8006608 <memcpy>
 8007300:	4631      	mov	r1, r6
 8007302:	4640      	mov	r0, r8
 8007304:	f7ff fd24 	bl	8006d50 <_free_r>
 8007308:	e7e1      	b.n	80072ce <_realloc_r+0x1e>
 800730a:	4635      	mov	r5, r6
 800730c:	e7df      	b.n	80072ce <_realloc_r+0x1e>

0800730e <__sfputc_r>:
 800730e:	6893      	ldr	r3, [r2, #8]
 8007310:	b410      	push	{r4}
 8007312:	3b01      	subs	r3, #1
 8007314:	2b00      	cmp	r3, #0
 8007316:	6093      	str	r3, [r2, #8]
 8007318:	da07      	bge.n	800732a <__sfputc_r+0x1c>
 800731a:	6994      	ldr	r4, [r2, #24]
 800731c:	42a3      	cmp	r3, r4
 800731e:	db01      	blt.n	8007324 <__sfputc_r+0x16>
 8007320:	290a      	cmp	r1, #10
 8007322:	d102      	bne.n	800732a <__sfputc_r+0x1c>
 8007324:	bc10      	pop	{r4}
 8007326:	f000 b949 	b.w	80075bc <__swbuf_r>
 800732a:	6813      	ldr	r3, [r2, #0]
 800732c:	1c58      	adds	r0, r3, #1
 800732e:	6010      	str	r0, [r2, #0]
 8007330:	7019      	strb	r1, [r3, #0]
 8007332:	4608      	mov	r0, r1
 8007334:	bc10      	pop	{r4}
 8007336:	4770      	bx	lr

08007338 <__sfputs_r>:
 8007338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800733a:	4606      	mov	r6, r0
 800733c:	460f      	mov	r7, r1
 800733e:	4614      	mov	r4, r2
 8007340:	18d5      	adds	r5, r2, r3
 8007342:	42ac      	cmp	r4, r5
 8007344:	d101      	bne.n	800734a <__sfputs_r+0x12>
 8007346:	2000      	movs	r0, #0
 8007348:	e007      	b.n	800735a <__sfputs_r+0x22>
 800734a:	463a      	mov	r2, r7
 800734c:	4630      	mov	r0, r6
 800734e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007352:	f7ff ffdc 	bl	800730e <__sfputc_r>
 8007356:	1c43      	adds	r3, r0, #1
 8007358:	d1f3      	bne.n	8007342 <__sfputs_r+0xa>
 800735a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800735c <_vfiprintf_r>:
 800735c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007360:	460d      	mov	r5, r1
 8007362:	4614      	mov	r4, r2
 8007364:	4698      	mov	r8, r3
 8007366:	4606      	mov	r6, r0
 8007368:	b09d      	sub	sp, #116	; 0x74
 800736a:	b118      	cbz	r0, 8007374 <_vfiprintf_r+0x18>
 800736c:	6983      	ldr	r3, [r0, #24]
 800736e:	b90b      	cbnz	r3, 8007374 <_vfiprintf_r+0x18>
 8007370:	f000 fb10 	bl	8007994 <__sinit>
 8007374:	4b89      	ldr	r3, [pc, #548]	; (800759c <_vfiprintf_r+0x240>)
 8007376:	429d      	cmp	r5, r3
 8007378:	d11b      	bne.n	80073b2 <_vfiprintf_r+0x56>
 800737a:	6875      	ldr	r5, [r6, #4]
 800737c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800737e:	07d9      	lsls	r1, r3, #31
 8007380:	d405      	bmi.n	800738e <_vfiprintf_r+0x32>
 8007382:	89ab      	ldrh	r3, [r5, #12]
 8007384:	059a      	lsls	r2, r3, #22
 8007386:	d402      	bmi.n	800738e <_vfiprintf_r+0x32>
 8007388:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800738a:	f000 fba1 	bl	8007ad0 <__retarget_lock_acquire_recursive>
 800738e:	89ab      	ldrh	r3, [r5, #12]
 8007390:	071b      	lsls	r3, r3, #28
 8007392:	d501      	bpl.n	8007398 <_vfiprintf_r+0x3c>
 8007394:	692b      	ldr	r3, [r5, #16]
 8007396:	b9eb      	cbnz	r3, 80073d4 <_vfiprintf_r+0x78>
 8007398:	4629      	mov	r1, r5
 800739a:	4630      	mov	r0, r6
 800739c:	f000 f96e 	bl	800767c <__swsetup_r>
 80073a0:	b1c0      	cbz	r0, 80073d4 <_vfiprintf_r+0x78>
 80073a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80073a4:	07dc      	lsls	r4, r3, #31
 80073a6:	d50e      	bpl.n	80073c6 <_vfiprintf_r+0x6a>
 80073a8:	f04f 30ff 	mov.w	r0, #4294967295
 80073ac:	b01d      	add	sp, #116	; 0x74
 80073ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073b2:	4b7b      	ldr	r3, [pc, #492]	; (80075a0 <_vfiprintf_r+0x244>)
 80073b4:	429d      	cmp	r5, r3
 80073b6:	d101      	bne.n	80073bc <_vfiprintf_r+0x60>
 80073b8:	68b5      	ldr	r5, [r6, #8]
 80073ba:	e7df      	b.n	800737c <_vfiprintf_r+0x20>
 80073bc:	4b79      	ldr	r3, [pc, #484]	; (80075a4 <_vfiprintf_r+0x248>)
 80073be:	429d      	cmp	r5, r3
 80073c0:	bf08      	it	eq
 80073c2:	68f5      	ldreq	r5, [r6, #12]
 80073c4:	e7da      	b.n	800737c <_vfiprintf_r+0x20>
 80073c6:	89ab      	ldrh	r3, [r5, #12]
 80073c8:	0598      	lsls	r0, r3, #22
 80073ca:	d4ed      	bmi.n	80073a8 <_vfiprintf_r+0x4c>
 80073cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80073ce:	f000 fb80 	bl	8007ad2 <__retarget_lock_release_recursive>
 80073d2:	e7e9      	b.n	80073a8 <_vfiprintf_r+0x4c>
 80073d4:	2300      	movs	r3, #0
 80073d6:	9309      	str	r3, [sp, #36]	; 0x24
 80073d8:	2320      	movs	r3, #32
 80073da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80073de:	2330      	movs	r3, #48	; 0x30
 80073e0:	f04f 0901 	mov.w	r9, #1
 80073e4:	f8cd 800c 	str.w	r8, [sp, #12]
 80073e8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80075a8 <_vfiprintf_r+0x24c>
 80073ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80073f0:	4623      	mov	r3, r4
 80073f2:	469a      	mov	sl, r3
 80073f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073f8:	b10a      	cbz	r2, 80073fe <_vfiprintf_r+0xa2>
 80073fa:	2a25      	cmp	r2, #37	; 0x25
 80073fc:	d1f9      	bne.n	80073f2 <_vfiprintf_r+0x96>
 80073fe:	ebba 0b04 	subs.w	fp, sl, r4
 8007402:	d00b      	beq.n	800741c <_vfiprintf_r+0xc0>
 8007404:	465b      	mov	r3, fp
 8007406:	4622      	mov	r2, r4
 8007408:	4629      	mov	r1, r5
 800740a:	4630      	mov	r0, r6
 800740c:	f7ff ff94 	bl	8007338 <__sfputs_r>
 8007410:	3001      	adds	r0, #1
 8007412:	f000 80aa 	beq.w	800756a <_vfiprintf_r+0x20e>
 8007416:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007418:	445a      	add	r2, fp
 800741a:	9209      	str	r2, [sp, #36]	; 0x24
 800741c:	f89a 3000 	ldrb.w	r3, [sl]
 8007420:	2b00      	cmp	r3, #0
 8007422:	f000 80a2 	beq.w	800756a <_vfiprintf_r+0x20e>
 8007426:	2300      	movs	r3, #0
 8007428:	f04f 32ff 	mov.w	r2, #4294967295
 800742c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007430:	f10a 0a01 	add.w	sl, sl, #1
 8007434:	9304      	str	r3, [sp, #16]
 8007436:	9307      	str	r3, [sp, #28]
 8007438:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800743c:	931a      	str	r3, [sp, #104]	; 0x68
 800743e:	4654      	mov	r4, sl
 8007440:	2205      	movs	r2, #5
 8007442:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007446:	4858      	ldr	r0, [pc, #352]	; (80075a8 <_vfiprintf_r+0x24c>)
 8007448:	f7ff f8d0 	bl	80065ec <memchr>
 800744c:	9a04      	ldr	r2, [sp, #16]
 800744e:	b9d8      	cbnz	r0, 8007488 <_vfiprintf_r+0x12c>
 8007450:	06d1      	lsls	r1, r2, #27
 8007452:	bf44      	itt	mi
 8007454:	2320      	movmi	r3, #32
 8007456:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800745a:	0713      	lsls	r3, r2, #28
 800745c:	bf44      	itt	mi
 800745e:	232b      	movmi	r3, #43	; 0x2b
 8007460:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007464:	f89a 3000 	ldrb.w	r3, [sl]
 8007468:	2b2a      	cmp	r3, #42	; 0x2a
 800746a:	d015      	beq.n	8007498 <_vfiprintf_r+0x13c>
 800746c:	4654      	mov	r4, sl
 800746e:	2000      	movs	r0, #0
 8007470:	f04f 0c0a 	mov.w	ip, #10
 8007474:	9a07      	ldr	r2, [sp, #28]
 8007476:	4621      	mov	r1, r4
 8007478:	f811 3b01 	ldrb.w	r3, [r1], #1
 800747c:	3b30      	subs	r3, #48	; 0x30
 800747e:	2b09      	cmp	r3, #9
 8007480:	d94e      	bls.n	8007520 <_vfiprintf_r+0x1c4>
 8007482:	b1b0      	cbz	r0, 80074b2 <_vfiprintf_r+0x156>
 8007484:	9207      	str	r2, [sp, #28]
 8007486:	e014      	b.n	80074b2 <_vfiprintf_r+0x156>
 8007488:	eba0 0308 	sub.w	r3, r0, r8
 800748c:	fa09 f303 	lsl.w	r3, r9, r3
 8007490:	4313      	orrs	r3, r2
 8007492:	46a2      	mov	sl, r4
 8007494:	9304      	str	r3, [sp, #16]
 8007496:	e7d2      	b.n	800743e <_vfiprintf_r+0xe2>
 8007498:	9b03      	ldr	r3, [sp, #12]
 800749a:	1d19      	adds	r1, r3, #4
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	9103      	str	r1, [sp, #12]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	bfbb      	ittet	lt
 80074a4:	425b      	neglt	r3, r3
 80074a6:	f042 0202 	orrlt.w	r2, r2, #2
 80074aa:	9307      	strge	r3, [sp, #28]
 80074ac:	9307      	strlt	r3, [sp, #28]
 80074ae:	bfb8      	it	lt
 80074b0:	9204      	strlt	r2, [sp, #16]
 80074b2:	7823      	ldrb	r3, [r4, #0]
 80074b4:	2b2e      	cmp	r3, #46	; 0x2e
 80074b6:	d10c      	bne.n	80074d2 <_vfiprintf_r+0x176>
 80074b8:	7863      	ldrb	r3, [r4, #1]
 80074ba:	2b2a      	cmp	r3, #42	; 0x2a
 80074bc:	d135      	bne.n	800752a <_vfiprintf_r+0x1ce>
 80074be:	9b03      	ldr	r3, [sp, #12]
 80074c0:	3402      	adds	r4, #2
 80074c2:	1d1a      	adds	r2, r3, #4
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	9203      	str	r2, [sp, #12]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	bfb8      	it	lt
 80074cc:	f04f 33ff 	movlt.w	r3, #4294967295
 80074d0:	9305      	str	r3, [sp, #20]
 80074d2:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80075ac <_vfiprintf_r+0x250>
 80074d6:	2203      	movs	r2, #3
 80074d8:	4650      	mov	r0, sl
 80074da:	7821      	ldrb	r1, [r4, #0]
 80074dc:	f7ff f886 	bl	80065ec <memchr>
 80074e0:	b140      	cbz	r0, 80074f4 <_vfiprintf_r+0x198>
 80074e2:	2340      	movs	r3, #64	; 0x40
 80074e4:	eba0 000a 	sub.w	r0, r0, sl
 80074e8:	fa03 f000 	lsl.w	r0, r3, r0
 80074ec:	9b04      	ldr	r3, [sp, #16]
 80074ee:	3401      	adds	r4, #1
 80074f0:	4303      	orrs	r3, r0
 80074f2:	9304      	str	r3, [sp, #16]
 80074f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074f8:	2206      	movs	r2, #6
 80074fa:	482d      	ldr	r0, [pc, #180]	; (80075b0 <_vfiprintf_r+0x254>)
 80074fc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007500:	f7ff f874 	bl	80065ec <memchr>
 8007504:	2800      	cmp	r0, #0
 8007506:	d03f      	beq.n	8007588 <_vfiprintf_r+0x22c>
 8007508:	4b2a      	ldr	r3, [pc, #168]	; (80075b4 <_vfiprintf_r+0x258>)
 800750a:	bb1b      	cbnz	r3, 8007554 <_vfiprintf_r+0x1f8>
 800750c:	9b03      	ldr	r3, [sp, #12]
 800750e:	3307      	adds	r3, #7
 8007510:	f023 0307 	bic.w	r3, r3, #7
 8007514:	3308      	adds	r3, #8
 8007516:	9303      	str	r3, [sp, #12]
 8007518:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800751a:	443b      	add	r3, r7
 800751c:	9309      	str	r3, [sp, #36]	; 0x24
 800751e:	e767      	b.n	80073f0 <_vfiprintf_r+0x94>
 8007520:	460c      	mov	r4, r1
 8007522:	2001      	movs	r0, #1
 8007524:	fb0c 3202 	mla	r2, ip, r2, r3
 8007528:	e7a5      	b.n	8007476 <_vfiprintf_r+0x11a>
 800752a:	2300      	movs	r3, #0
 800752c:	f04f 0c0a 	mov.w	ip, #10
 8007530:	4619      	mov	r1, r3
 8007532:	3401      	adds	r4, #1
 8007534:	9305      	str	r3, [sp, #20]
 8007536:	4620      	mov	r0, r4
 8007538:	f810 2b01 	ldrb.w	r2, [r0], #1
 800753c:	3a30      	subs	r2, #48	; 0x30
 800753e:	2a09      	cmp	r2, #9
 8007540:	d903      	bls.n	800754a <_vfiprintf_r+0x1ee>
 8007542:	2b00      	cmp	r3, #0
 8007544:	d0c5      	beq.n	80074d2 <_vfiprintf_r+0x176>
 8007546:	9105      	str	r1, [sp, #20]
 8007548:	e7c3      	b.n	80074d2 <_vfiprintf_r+0x176>
 800754a:	4604      	mov	r4, r0
 800754c:	2301      	movs	r3, #1
 800754e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007552:	e7f0      	b.n	8007536 <_vfiprintf_r+0x1da>
 8007554:	ab03      	add	r3, sp, #12
 8007556:	9300      	str	r3, [sp, #0]
 8007558:	462a      	mov	r2, r5
 800755a:	4630      	mov	r0, r6
 800755c:	4b16      	ldr	r3, [pc, #88]	; (80075b8 <_vfiprintf_r+0x25c>)
 800755e:	a904      	add	r1, sp, #16
 8007560:	f7fd fddc 	bl	800511c <_printf_float>
 8007564:	4607      	mov	r7, r0
 8007566:	1c78      	adds	r0, r7, #1
 8007568:	d1d6      	bne.n	8007518 <_vfiprintf_r+0x1bc>
 800756a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800756c:	07d9      	lsls	r1, r3, #31
 800756e:	d405      	bmi.n	800757c <_vfiprintf_r+0x220>
 8007570:	89ab      	ldrh	r3, [r5, #12]
 8007572:	059a      	lsls	r2, r3, #22
 8007574:	d402      	bmi.n	800757c <_vfiprintf_r+0x220>
 8007576:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007578:	f000 faab 	bl	8007ad2 <__retarget_lock_release_recursive>
 800757c:	89ab      	ldrh	r3, [r5, #12]
 800757e:	065b      	lsls	r3, r3, #25
 8007580:	f53f af12 	bmi.w	80073a8 <_vfiprintf_r+0x4c>
 8007584:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007586:	e711      	b.n	80073ac <_vfiprintf_r+0x50>
 8007588:	ab03      	add	r3, sp, #12
 800758a:	9300      	str	r3, [sp, #0]
 800758c:	462a      	mov	r2, r5
 800758e:	4630      	mov	r0, r6
 8007590:	4b09      	ldr	r3, [pc, #36]	; (80075b8 <_vfiprintf_r+0x25c>)
 8007592:	a904      	add	r1, sp, #16
 8007594:	f7fe f85e 	bl	8005654 <_printf_i>
 8007598:	e7e4      	b.n	8007564 <_vfiprintf_r+0x208>
 800759a:	bf00      	nop
 800759c:	08008664 	.word	0x08008664
 80075a0:	08008684 	.word	0x08008684
 80075a4:	08008644 	.word	0x08008644
 80075a8:	080084ec 	.word	0x080084ec
 80075ac:	080084f2 	.word	0x080084f2
 80075b0:	080084f6 	.word	0x080084f6
 80075b4:	0800511d 	.word	0x0800511d
 80075b8:	08007339 	.word	0x08007339

080075bc <__swbuf_r>:
 80075bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075be:	460e      	mov	r6, r1
 80075c0:	4614      	mov	r4, r2
 80075c2:	4605      	mov	r5, r0
 80075c4:	b118      	cbz	r0, 80075ce <__swbuf_r+0x12>
 80075c6:	6983      	ldr	r3, [r0, #24]
 80075c8:	b90b      	cbnz	r3, 80075ce <__swbuf_r+0x12>
 80075ca:	f000 f9e3 	bl	8007994 <__sinit>
 80075ce:	4b21      	ldr	r3, [pc, #132]	; (8007654 <__swbuf_r+0x98>)
 80075d0:	429c      	cmp	r4, r3
 80075d2:	d12b      	bne.n	800762c <__swbuf_r+0x70>
 80075d4:	686c      	ldr	r4, [r5, #4]
 80075d6:	69a3      	ldr	r3, [r4, #24]
 80075d8:	60a3      	str	r3, [r4, #8]
 80075da:	89a3      	ldrh	r3, [r4, #12]
 80075dc:	071a      	lsls	r2, r3, #28
 80075de:	d52f      	bpl.n	8007640 <__swbuf_r+0x84>
 80075e0:	6923      	ldr	r3, [r4, #16]
 80075e2:	b36b      	cbz	r3, 8007640 <__swbuf_r+0x84>
 80075e4:	6923      	ldr	r3, [r4, #16]
 80075e6:	6820      	ldr	r0, [r4, #0]
 80075e8:	b2f6      	uxtb	r6, r6
 80075ea:	1ac0      	subs	r0, r0, r3
 80075ec:	6963      	ldr	r3, [r4, #20]
 80075ee:	4637      	mov	r7, r6
 80075f0:	4283      	cmp	r3, r0
 80075f2:	dc04      	bgt.n	80075fe <__swbuf_r+0x42>
 80075f4:	4621      	mov	r1, r4
 80075f6:	4628      	mov	r0, r5
 80075f8:	f000 f938 	bl	800786c <_fflush_r>
 80075fc:	bb30      	cbnz	r0, 800764c <__swbuf_r+0x90>
 80075fe:	68a3      	ldr	r3, [r4, #8]
 8007600:	3001      	adds	r0, #1
 8007602:	3b01      	subs	r3, #1
 8007604:	60a3      	str	r3, [r4, #8]
 8007606:	6823      	ldr	r3, [r4, #0]
 8007608:	1c5a      	adds	r2, r3, #1
 800760a:	6022      	str	r2, [r4, #0]
 800760c:	701e      	strb	r6, [r3, #0]
 800760e:	6963      	ldr	r3, [r4, #20]
 8007610:	4283      	cmp	r3, r0
 8007612:	d004      	beq.n	800761e <__swbuf_r+0x62>
 8007614:	89a3      	ldrh	r3, [r4, #12]
 8007616:	07db      	lsls	r3, r3, #31
 8007618:	d506      	bpl.n	8007628 <__swbuf_r+0x6c>
 800761a:	2e0a      	cmp	r6, #10
 800761c:	d104      	bne.n	8007628 <__swbuf_r+0x6c>
 800761e:	4621      	mov	r1, r4
 8007620:	4628      	mov	r0, r5
 8007622:	f000 f923 	bl	800786c <_fflush_r>
 8007626:	b988      	cbnz	r0, 800764c <__swbuf_r+0x90>
 8007628:	4638      	mov	r0, r7
 800762a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800762c:	4b0a      	ldr	r3, [pc, #40]	; (8007658 <__swbuf_r+0x9c>)
 800762e:	429c      	cmp	r4, r3
 8007630:	d101      	bne.n	8007636 <__swbuf_r+0x7a>
 8007632:	68ac      	ldr	r4, [r5, #8]
 8007634:	e7cf      	b.n	80075d6 <__swbuf_r+0x1a>
 8007636:	4b09      	ldr	r3, [pc, #36]	; (800765c <__swbuf_r+0xa0>)
 8007638:	429c      	cmp	r4, r3
 800763a:	bf08      	it	eq
 800763c:	68ec      	ldreq	r4, [r5, #12]
 800763e:	e7ca      	b.n	80075d6 <__swbuf_r+0x1a>
 8007640:	4621      	mov	r1, r4
 8007642:	4628      	mov	r0, r5
 8007644:	f000 f81a 	bl	800767c <__swsetup_r>
 8007648:	2800      	cmp	r0, #0
 800764a:	d0cb      	beq.n	80075e4 <__swbuf_r+0x28>
 800764c:	f04f 37ff 	mov.w	r7, #4294967295
 8007650:	e7ea      	b.n	8007628 <__swbuf_r+0x6c>
 8007652:	bf00      	nop
 8007654:	08008664 	.word	0x08008664
 8007658:	08008684 	.word	0x08008684
 800765c:	08008644 	.word	0x08008644

08007660 <__ascii_wctomb>:
 8007660:	4603      	mov	r3, r0
 8007662:	4608      	mov	r0, r1
 8007664:	b141      	cbz	r1, 8007678 <__ascii_wctomb+0x18>
 8007666:	2aff      	cmp	r2, #255	; 0xff
 8007668:	d904      	bls.n	8007674 <__ascii_wctomb+0x14>
 800766a:	228a      	movs	r2, #138	; 0x8a
 800766c:	f04f 30ff 	mov.w	r0, #4294967295
 8007670:	601a      	str	r2, [r3, #0]
 8007672:	4770      	bx	lr
 8007674:	2001      	movs	r0, #1
 8007676:	700a      	strb	r2, [r1, #0]
 8007678:	4770      	bx	lr
	...

0800767c <__swsetup_r>:
 800767c:	4b32      	ldr	r3, [pc, #200]	; (8007748 <__swsetup_r+0xcc>)
 800767e:	b570      	push	{r4, r5, r6, lr}
 8007680:	681d      	ldr	r5, [r3, #0]
 8007682:	4606      	mov	r6, r0
 8007684:	460c      	mov	r4, r1
 8007686:	b125      	cbz	r5, 8007692 <__swsetup_r+0x16>
 8007688:	69ab      	ldr	r3, [r5, #24]
 800768a:	b913      	cbnz	r3, 8007692 <__swsetup_r+0x16>
 800768c:	4628      	mov	r0, r5
 800768e:	f000 f981 	bl	8007994 <__sinit>
 8007692:	4b2e      	ldr	r3, [pc, #184]	; (800774c <__swsetup_r+0xd0>)
 8007694:	429c      	cmp	r4, r3
 8007696:	d10f      	bne.n	80076b8 <__swsetup_r+0x3c>
 8007698:	686c      	ldr	r4, [r5, #4]
 800769a:	89a3      	ldrh	r3, [r4, #12]
 800769c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80076a0:	0719      	lsls	r1, r3, #28
 80076a2:	d42c      	bmi.n	80076fe <__swsetup_r+0x82>
 80076a4:	06dd      	lsls	r5, r3, #27
 80076a6:	d411      	bmi.n	80076cc <__swsetup_r+0x50>
 80076a8:	2309      	movs	r3, #9
 80076aa:	6033      	str	r3, [r6, #0]
 80076ac:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80076b0:	f04f 30ff 	mov.w	r0, #4294967295
 80076b4:	81a3      	strh	r3, [r4, #12]
 80076b6:	e03e      	b.n	8007736 <__swsetup_r+0xba>
 80076b8:	4b25      	ldr	r3, [pc, #148]	; (8007750 <__swsetup_r+0xd4>)
 80076ba:	429c      	cmp	r4, r3
 80076bc:	d101      	bne.n	80076c2 <__swsetup_r+0x46>
 80076be:	68ac      	ldr	r4, [r5, #8]
 80076c0:	e7eb      	b.n	800769a <__swsetup_r+0x1e>
 80076c2:	4b24      	ldr	r3, [pc, #144]	; (8007754 <__swsetup_r+0xd8>)
 80076c4:	429c      	cmp	r4, r3
 80076c6:	bf08      	it	eq
 80076c8:	68ec      	ldreq	r4, [r5, #12]
 80076ca:	e7e6      	b.n	800769a <__swsetup_r+0x1e>
 80076cc:	0758      	lsls	r0, r3, #29
 80076ce:	d512      	bpl.n	80076f6 <__swsetup_r+0x7a>
 80076d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80076d2:	b141      	cbz	r1, 80076e6 <__swsetup_r+0x6a>
 80076d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80076d8:	4299      	cmp	r1, r3
 80076da:	d002      	beq.n	80076e2 <__swsetup_r+0x66>
 80076dc:	4630      	mov	r0, r6
 80076de:	f7ff fb37 	bl	8006d50 <_free_r>
 80076e2:	2300      	movs	r3, #0
 80076e4:	6363      	str	r3, [r4, #52]	; 0x34
 80076e6:	89a3      	ldrh	r3, [r4, #12]
 80076e8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80076ec:	81a3      	strh	r3, [r4, #12]
 80076ee:	2300      	movs	r3, #0
 80076f0:	6063      	str	r3, [r4, #4]
 80076f2:	6923      	ldr	r3, [r4, #16]
 80076f4:	6023      	str	r3, [r4, #0]
 80076f6:	89a3      	ldrh	r3, [r4, #12]
 80076f8:	f043 0308 	orr.w	r3, r3, #8
 80076fc:	81a3      	strh	r3, [r4, #12]
 80076fe:	6923      	ldr	r3, [r4, #16]
 8007700:	b94b      	cbnz	r3, 8007716 <__swsetup_r+0x9a>
 8007702:	89a3      	ldrh	r3, [r4, #12]
 8007704:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007708:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800770c:	d003      	beq.n	8007716 <__swsetup_r+0x9a>
 800770e:	4621      	mov	r1, r4
 8007710:	4630      	mov	r0, r6
 8007712:	f000 fa05 	bl	8007b20 <__smakebuf_r>
 8007716:	89a0      	ldrh	r0, [r4, #12]
 8007718:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800771c:	f010 0301 	ands.w	r3, r0, #1
 8007720:	d00a      	beq.n	8007738 <__swsetup_r+0xbc>
 8007722:	2300      	movs	r3, #0
 8007724:	60a3      	str	r3, [r4, #8]
 8007726:	6963      	ldr	r3, [r4, #20]
 8007728:	425b      	negs	r3, r3
 800772a:	61a3      	str	r3, [r4, #24]
 800772c:	6923      	ldr	r3, [r4, #16]
 800772e:	b943      	cbnz	r3, 8007742 <__swsetup_r+0xc6>
 8007730:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007734:	d1ba      	bne.n	80076ac <__swsetup_r+0x30>
 8007736:	bd70      	pop	{r4, r5, r6, pc}
 8007738:	0781      	lsls	r1, r0, #30
 800773a:	bf58      	it	pl
 800773c:	6963      	ldrpl	r3, [r4, #20]
 800773e:	60a3      	str	r3, [r4, #8]
 8007740:	e7f4      	b.n	800772c <__swsetup_r+0xb0>
 8007742:	2000      	movs	r0, #0
 8007744:	e7f7      	b.n	8007736 <__swsetup_r+0xba>
 8007746:	bf00      	nop
 8007748:	2000003c 	.word	0x2000003c
 800774c:	08008664 	.word	0x08008664
 8007750:	08008684 	.word	0x08008684
 8007754:	08008644 	.word	0x08008644

08007758 <abort>:
 8007758:	2006      	movs	r0, #6
 800775a:	b508      	push	{r3, lr}
 800775c:	f000 fa50 	bl	8007c00 <raise>
 8007760:	2001      	movs	r0, #1
 8007762:	f7fa f8c0 	bl	80018e6 <_exit>
	...

08007768 <__sflush_r>:
 8007768:	898a      	ldrh	r2, [r1, #12]
 800776a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800776c:	4605      	mov	r5, r0
 800776e:	0710      	lsls	r0, r2, #28
 8007770:	460c      	mov	r4, r1
 8007772:	d457      	bmi.n	8007824 <__sflush_r+0xbc>
 8007774:	684b      	ldr	r3, [r1, #4]
 8007776:	2b00      	cmp	r3, #0
 8007778:	dc04      	bgt.n	8007784 <__sflush_r+0x1c>
 800777a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800777c:	2b00      	cmp	r3, #0
 800777e:	dc01      	bgt.n	8007784 <__sflush_r+0x1c>
 8007780:	2000      	movs	r0, #0
 8007782:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007784:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007786:	2e00      	cmp	r6, #0
 8007788:	d0fa      	beq.n	8007780 <__sflush_r+0x18>
 800778a:	2300      	movs	r3, #0
 800778c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007790:	682f      	ldr	r7, [r5, #0]
 8007792:	602b      	str	r3, [r5, #0]
 8007794:	d032      	beq.n	80077fc <__sflush_r+0x94>
 8007796:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007798:	89a3      	ldrh	r3, [r4, #12]
 800779a:	075a      	lsls	r2, r3, #29
 800779c:	d505      	bpl.n	80077aa <__sflush_r+0x42>
 800779e:	6863      	ldr	r3, [r4, #4]
 80077a0:	1ac0      	subs	r0, r0, r3
 80077a2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80077a4:	b10b      	cbz	r3, 80077aa <__sflush_r+0x42>
 80077a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80077a8:	1ac0      	subs	r0, r0, r3
 80077aa:	2300      	movs	r3, #0
 80077ac:	4602      	mov	r2, r0
 80077ae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80077b0:	4628      	mov	r0, r5
 80077b2:	6a21      	ldr	r1, [r4, #32]
 80077b4:	47b0      	blx	r6
 80077b6:	1c43      	adds	r3, r0, #1
 80077b8:	89a3      	ldrh	r3, [r4, #12]
 80077ba:	d106      	bne.n	80077ca <__sflush_r+0x62>
 80077bc:	6829      	ldr	r1, [r5, #0]
 80077be:	291d      	cmp	r1, #29
 80077c0:	d82c      	bhi.n	800781c <__sflush_r+0xb4>
 80077c2:	4a29      	ldr	r2, [pc, #164]	; (8007868 <__sflush_r+0x100>)
 80077c4:	40ca      	lsrs	r2, r1
 80077c6:	07d6      	lsls	r6, r2, #31
 80077c8:	d528      	bpl.n	800781c <__sflush_r+0xb4>
 80077ca:	2200      	movs	r2, #0
 80077cc:	6062      	str	r2, [r4, #4]
 80077ce:	6922      	ldr	r2, [r4, #16]
 80077d0:	04d9      	lsls	r1, r3, #19
 80077d2:	6022      	str	r2, [r4, #0]
 80077d4:	d504      	bpl.n	80077e0 <__sflush_r+0x78>
 80077d6:	1c42      	adds	r2, r0, #1
 80077d8:	d101      	bne.n	80077de <__sflush_r+0x76>
 80077da:	682b      	ldr	r3, [r5, #0]
 80077dc:	b903      	cbnz	r3, 80077e0 <__sflush_r+0x78>
 80077de:	6560      	str	r0, [r4, #84]	; 0x54
 80077e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80077e2:	602f      	str	r7, [r5, #0]
 80077e4:	2900      	cmp	r1, #0
 80077e6:	d0cb      	beq.n	8007780 <__sflush_r+0x18>
 80077e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80077ec:	4299      	cmp	r1, r3
 80077ee:	d002      	beq.n	80077f6 <__sflush_r+0x8e>
 80077f0:	4628      	mov	r0, r5
 80077f2:	f7ff faad 	bl	8006d50 <_free_r>
 80077f6:	2000      	movs	r0, #0
 80077f8:	6360      	str	r0, [r4, #52]	; 0x34
 80077fa:	e7c2      	b.n	8007782 <__sflush_r+0x1a>
 80077fc:	6a21      	ldr	r1, [r4, #32]
 80077fe:	2301      	movs	r3, #1
 8007800:	4628      	mov	r0, r5
 8007802:	47b0      	blx	r6
 8007804:	1c41      	adds	r1, r0, #1
 8007806:	d1c7      	bne.n	8007798 <__sflush_r+0x30>
 8007808:	682b      	ldr	r3, [r5, #0]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d0c4      	beq.n	8007798 <__sflush_r+0x30>
 800780e:	2b1d      	cmp	r3, #29
 8007810:	d001      	beq.n	8007816 <__sflush_r+0xae>
 8007812:	2b16      	cmp	r3, #22
 8007814:	d101      	bne.n	800781a <__sflush_r+0xb2>
 8007816:	602f      	str	r7, [r5, #0]
 8007818:	e7b2      	b.n	8007780 <__sflush_r+0x18>
 800781a:	89a3      	ldrh	r3, [r4, #12]
 800781c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007820:	81a3      	strh	r3, [r4, #12]
 8007822:	e7ae      	b.n	8007782 <__sflush_r+0x1a>
 8007824:	690f      	ldr	r7, [r1, #16]
 8007826:	2f00      	cmp	r7, #0
 8007828:	d0aa      	beq.n	8007780 <__sflush_r+0x18>
 800782a:	0793      	lsls	r3, r2, #30
 800782c:	bf18      	it	ne
 800782e:	2300      	movne	r3, #0
 8007830:	680e      	ldr	r6, [r1, #0]
 8007832:	bf08      	it	eq
 8007834:	694b      	ldreq	r3, [r1, #20]
 8007836:	1bf6      	subs	r6, r6, r7
 8007838:	600f      	str	r7, [r1, #0]
 800783a:	608b      	str	r3, [r1, #8]
 800783c:	2e00      	cmp	r6, #0
 800783e:	dd9f      	ble.n	8007780 <__sflush_r+0x18>
 8007840:	4633      	mov	r3, r6
 8007842:	463a      	mov	r2, r7
 8007844:	4628      	mov	r0, r5
 8007846:	6a21      	ldr	r1, [r4, #32]
 8007848:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800784c:	47e0      	blx	ip
 800784e:	2800      	cmp	r0, #0
 8007850:	dc06      	bgt.n	8007860 <__sflush_r+0xf8>
 8007852:	89a3      	ldrh	r3, [r4, #12]
 8007854:	f04f 30ff 	mov.w	r0, #4294967295
 8007858:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800785c:	81a3      	strh	r3, [r4, #12]
 800785e:	e790      	b.n	8007782 <__sflush_r+0x1a>
 8007860:	4407      	add	r7, r0
 8007862:	1a36      	subs	r6, r6, r0
 8007864:	e7ea      	b.n	800783c <__sflush_r+0xd4>
 8007866:	bf00      	nop
 8007868:	20400001 	.word	0x20400001

0800786c <_fflush_r>:
 800786c:	b538      	push	{r3, r4, r5, lr}
 800786e:	690b      	ldr	r3, [r1, #16]
 8007870:	4605      	mov	r5, r0
 8007872:	460c      	mov	r4, r1
 8007874:	b913      	cbnz	r3, 800787c <_fflush_r+0x10>
 8007876:	2500      	movs	r5, #0
 8007878:	4628      	mov	r0, r5
 800787a:	bd38      	pop	{r3, r4, r5, pc}
 800787c:	b118      	cbz	r0, 8007886 <_fflush_r+0x1a>
 800787e:	6983      	ldr	r3, [r0, #24]
 8007880:	b90b      	cbnz	r3, 8007886 <_fflush_r+0x1a>
 8007882:	f000 f887 	bl	8007994 <__sinit>
 8007886:	4b14      	ldr	r3, [pc, #80]	; (80078d8 <_fflush_r+0x6c>)
 8007888:	429c      	cmp	r4, r3
 800788a:	d11b      	bne.n	80078c4 <_fflush_r+0x58>
 800788c:	686c      	ldr	r4, [r5, #4]
 800788e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d0ef      	beq.n	8007876 <_fflush_r+0xa>
 8007896:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007898:	07d0      	lsls	r0, r2, #31
 800789a:	d404      	bmi.n	80078a6 <_fflush_r+0x3a>
 800789c:	0599      	lsls	r1, r3, #22
 800789e:	d402      	bmi.n	80078a6 <_fflush_r+0x3a>
 80078a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80078a2:	f000 f915 	bl	8007ad0 <__retarget_lock_acquire_recursive>
 80078a6:	4628      	mov	r0, r5
 80078a8:	4621      	mov	r1, r4
 80078aa:	f7ff ff5d 	bl	8007768 <__sflush_r>
 80078ae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80078b0:	4605      	mov	r5, r0
 80078b2:	07da      	lsls	r2, r3, #31
 80078b4:	d4e0      	bmi.n	8007878 <_fflush_r+0xc>
 80078b6:	89a3      	ldrh	r3, [r4, #12]
 80078b8:	059b      	lsls	r3, r3, #22
 80078ba:	d4dd      	bmi.n	8007878 <_fflush_r+0xc>
 80078bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80078be:	f000 f908 	bl	8007ad2 <__retarget_lock_release_recursive>
 80078c2:	e7d9      	b.n	8007878 <_fflush_r+0xc>
 80078c4:	4b05      	ldr	r3, [pc, #20]	; (80078dc <_fflush_r+0x70>)
 80078c6:	429c      	cmp	r4, r3
 80078c8:	d101      	bne.n	80078ce <_fflush_r+0x62>
 80078ca:	68ac      	ldr	r4, [r5, #8]
 80078cc:	e7df      	b.n	800788e <_fflush_r+0x22>
 80078ce:	4b04      	ldr	r3, [pc, #16]	; (80078e0 <_fflush_r+0x74>)
 80078d0:	429c      	cmp	r4, r3
 80078d2:	bf08      	it	eq
 80078d4:	68ec      	ldreq	r4, [r5, #12]
 80078d6:	e7da      	b.n	800788e <_fflush_r+0x22>
 80078d8:	08008664 	.word	0x08008664
 80078dc:	08008684 	.word	0x08008684
 80078e0:	08008644 	.word	0x08008644

080078e4 <std>:
 80078e4:	2300      	movs	r3, #0
 80078e6:	b510      	push	{r4, lr}
 80078e8:	4604      	mov	r4, r0
 80078ea:	e9c0 3300 	strd	r3, r3, [r0]
 80078ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80078f2:	6083      	str	r3, [r0, #8]
 80078f4:	8181      	strh	r1, [r0, #12]
 80078f6:	6643      	str	r3, [r0, #100]	; 0x64
 80078f8:	81c2      	strh	r2, [r0, #14]
 80078fa:	6183      	str	r3, [r0, #24]
 80078fc:	4619      	mov	r1, r3
 80078fe:	2208      	movs	r2, #8
 8007900:	305c      	adds	r0, #92	; 0x5c
 8007902:	f7fd fb65 	bl	8004fd0 <memset>
 8007906:	4b05      	ldr	r3, [pc, #20]	; (800791c <std+0x38>)
 8007908:	6224      	str	r4, [r4, #32]
 800790a:	6263      	str	r3, [r4, #36]	; 0x24
 800790c:	4b04      	ldr	r3, [pc, #16]	; (8007920 <std+0x3c>)
 800790e:	62a3      	str	r3, [r4, #40]	; 0x28
 8007910:	4b04      	ldr	r3, [pc, #16]	; (8007924 <std+0x40>)
 8007912:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007914:	4b04      	ldr	r3, [pc, #16]	; (8007928 <std+0x44>)
 8007916:	6323      	str	r3, [r4, #48]	; 0x30
 8007918:	bd10      	pop	{r4, pc}
 800791a:	bf00      	nop
 800791c:	08007c39 	.word	0x08007c39
 8007920:	08007c5b 	.word	0x08007c5b
 8007924:	08007c93 	.word	0x08007c93
 8007928:	08007cb7 	.word	0x08007cb7

0800792c <_cleanup_r>:
 800792c:	4901      	ldr	r1, [pc, #4]	; (8007934 <_cleanup_r+0x8>)
 800792e:	f000 b8af 	b.w	8007a90 <_fwalk_reent>
 8007932:	bf00      	nop
 8007934:	0800786d 	.word	0x0800786d

08007938 <__sfmoreglue>:
 8007938:	2268      	movs	r2, #104	; 0x68
 800793a:	b570      	push	{r4, r5, r6, lr}
 800793c:	1e4d      	subs	r5, r1, #1
 800793e:	4355      	muls	r5, r2
 8007940:	460e      	mov	r6, r1
 8007942:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007946:	f7ff fa6b 	bl	8006e20 <_malloc_r>
 800794a:	4604      	mov	r4, r0
 800794c:	b140      	cbz	r0, 8007960 <__sfmoreglue+0x28>
 800794e:	2100      	movs	r1, #0
 8007950:	e9c0 1600 	strd	r1, r6, [r0]
 8007954:	300c      	adds	r0, #12
 8007956:	60a0      	str	r0, [r4, #8]
 8007958:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800795c:	f7fd fb38 	bl	8004fd0 <memset>
 8007960:	4620      	mov	r0, r4
 8007962:	bd70      	pop	{r4, r5, r6, pc}

08007964 <__sfp_lock_acquire>:
 8007964:	4801      	ldr	r0, [pc, #4]	; (800796c <__sfp_lock_acquire+0x8>)
 8007966:	f000 b8b3 	b.w	8007ad0 <__retarget_lock_acquire_recursive>
 800796a:	bf00      	nop
 800796c:	2000033d 	.word	0x2000033d

08007970 <__sfp_lock_release>:
 8007970:	4801      	ldr	r0, [pc, #4]	; (8007978 <__sfp_lock_release+0x8>)
 8007972:	f000 b8ae 	b.w	8007ad2 <__retarget_lock_release_recursive>
 8007976:	bf00      	nop
 8007978:	2000033d 	.word	0x2000033d

0800797c <__sinit_lock_acquire>:
 800797c:	4801      	ldr	r0, [pc, #4]	; (8007984 <__sinit_lock_acquire+0x8>)
 800797e:	f000 b8a7 	b.w	8007ad0 <__retarget_lock_acquire_recursive>
 8007982:	bf00      	nop
 8007984:	2000033e 	.word	0x2000033e

08007988 <__sinit_lock_release>:
 8007988:	4801      	ldr	r0, [pc, #4]	; (8007990 <__sinit_lock_release+0x8>)
 800798a:	f000 b8a2 	b.w	8007ad2 <__retarget_lock_release_recursive>
 800798e:	bf00      	nop
 8007990:	2000033e 	.word	0x2000033e

08007994 <__sinit>:
 8007994:	b510      	push	{r4, lr}
 8007996:	4604      	mov	r4, r0
 8007998:	f7ff fff0 	bl	800797c <__sinit_lock_acquire>
 800799c:	69a3      	ldr	r3, [r4, #24]
 800799e:	b11b      	cbz	r3, 80079a8 <__sinit+0x14>
 80079a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079a4:	f7ff bff0 	b.w	8007988 <__sinit_lock_release>
 80079a8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80079ac:	6523      	str	r3, [r4, #80]	; 0x50
 80079ae:	4b13      	ldr	r3, [pc, #76]	; (80079fc <__sinit+0x68>)
 80079b0:	4a13      	ldr	r2, [pc, #76]	; (8007a00 <__sinit+0x6c>)
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	62a2      	str	r2, [r4, #40]	; 0x28
 80079b6:	42a3      	cmp	r3, r4
 80079b8:	bf08      	it	eq
 80079ba:	2301      	moveq	r3, #1
 80079bc:	4620      	mov	r0, r4
 80079be:	bf08      	it	eq
 80079c0:	61a3      	streq	r3, [r4, #24]
 80079c2:	f000 f81f 	bl	8007a04 <__sfp>
 80079c6:	6060      	str	r0, [r4, #4]
 80079c8:	4620      	mov	r0, r4
 80079ca:	f000 f81b 	bl	8007a04 <__sfp>
 80079ce:	60a0      	str	r0, [r4, #8]
 80079d0:	4620      	mov	r0, r4
 80079d2:	f000 f817 	bl	8007a04 <__sfp>
 80079d6:	2200      	movs	r2, #0
 80079d8:	2104      	movs	r1, #4
 80079da:	60e0      	str	r0, [r4, #12]
 80079dc:	6860      	ldr	r0, [r4, #4]
 80079de:	f7ff ff81 	bl	80078e4 <std>
 80079e2:	2201      	movs	r2, #1
 80079e4:	2109      	movs	r1, #9
 80079e6:	68a0      	ldr	r0, [r4, #8]
 80079e8:	f7ff ff7c 	bl	80078e4 <std>
 80079ec:	2202      	movs	r2, #2
 80079ee:	2112      	movs	r1, #18
 80079f0:	68e0      	ldr	r0, [r4, #12]
 80079f2:	f7ff ff77 	bl	80078e4 <std>
 80079f6:	2301      	movs	r3, #1
 80079f8:	61a3      	str	r3, [r4, #24]
 80079fa:	e7d1      	b.n	80079a0 <__sinit+0xc>
 80079fc:	080082cc 	.word	0x080082cc
 8007a00:	0800792d 	.word	0x0800792d

08007a04 <__sfp>:
 8007a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a06:	4607      	mov	r7, r0
 8007a08:	f7ff ffac 	bl	8007964 <__sfp_lock_acquire>
 8007a0c:	4b1e      	ldr	r3, [pc, #120]	; (8007a88 <__sfp+0x84>)
 8007a0e:	681e      	ldr	r6, [r3, #0]
 8007a10:	69b3      	ldr	r3, [r6, #24]
 8007a12:	b913      	cbnz	r3, 8007a1a <__sfp+0x16>
 8007a14:	4630      	mov	r0, r6
 8007a16:	f7ff ffbd 	bl	8007994 <__sinit>
 8007a1a:	3648      	adds	r6, #72	; 0x48
 8007a1c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007a20:	3b01      	subs	r3, #1
 8007a22:	d503      	bpl.n	8007a2c <__sfp+0x28>
 8007a24:	6833      	ldr	r3, [r6, #0]
 8007a26:	b30b      	cbz	r3, 8007a6c <__sfp+0x68>
 8007a28:	6836      	ldr	r6, [r6, #0]
 8007a2a:	e7f7      	b.n	8007a1c <__sfp+0x18>
 8007a2c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007a30:	b9d5      	cbnz	r5, 8007a68 <__sfp+0x64>
 8007a32:	4b16      	ldr	r3, [pc, #88]	; (8007a8c <__sfp+0x88>)
 8007a34:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007a38:	60e3      	str	r3, [r4, #12]
 8007a3a:	6665      	str	r5, [r4, #100]	; 0x64
 8007a3c:	f000 f847 	bl	8007ace <__retarget_lock_init_recursive>
 8007a40:	f7ff ff96 	bl	8007970 <__sfp_lock_release>
 8007a44:	2208      	movs	r2, #8
 8007a46:	4629      	mov	r1, r5
 8007a48:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007a4c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007a50:	6025      	str	r5, [r4, #0]
 8007a52:	61a5      	str	r5, [r4, #24]
 8007a54:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007a58:	f7fd faba 	bl	8004fd0 <memset>
 8007a5c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007a60:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007a64:	4620      	mov	r0, r4
 8007a66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a68:	3468      	adds	r4, #104	; 0x68
 8007a6a:	e7d9      	b.n	8007a20 <__sfp+0x1c>
 8007a6c:	2104      	movs	r1, #4
 8007a6e:	4638      	mov	r0, r7
 8007a70:	f7ff ff62 	bl	8007938 <__sfmoreglue>
 8007a74:	4604      	mov	r4, r0
 8007a76:	6030      	str	r0, [r6, #0]
 8007a78:	2800      	cmp	r0, #0
 8007a7a:	d1d5      	bne.n	8007a28 <__sfp+0x24>
 8007a7c:	f7ff ff78 	bl	8007970 <__sfp_lock_release>
 8007a80:	230c      	movs	r3, #12
 8007a82:	603b      	str	r3, [r7, #0]
 8007a84:	e7ee      	b.n	8007a64 <__sfp+0x60>
 8007a86:	bf00      	nop
 8007a88:	080082cc 	.word	0x080082cc
 8007a8c:	ffff0001 	.word	0xffff0001

08007a90 <_fwalk_reent>:
 8007a90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a94:	4606      	mov	r6, r0
 8007a96:	4688      	mov	r8, r1
 8007a98:	2700      	movs	r7, #0
 8007a9a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007a9e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007aa2:	f1b9 0901 	subs.w	r9, r9, #1
 8007aa6:	d505      	bpl.n	8007ab4 <_fwalk_reent+0x24>
 8007aa8:	6824      	ldr	r4, [r4, #0]
 8007aaa:	2c00      	cmp	r4, #0
 8007aac:	d1f7      	bne.n	8007a9e <_fwalk_reent+0xe>
 8007aae:	4638      	mov	r0, r7
 8007ab0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ab4:	89ab      	ldrh	r3, [r5, #12]
 8007ab6:	2b01      	cmp	r3, #1
 8007ab8:	d907      	bls.n	8007aca <_fwalk_reent+0x3a>
 8007aba:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007abe:	3301      	adds	r3, #1
 8007ac0:	d003      	beq.n	8007aca <_fwalk_reent+0x3a>
 8007ac2:	4629      	mov	r1, r5
 8007ac4:	4630      	mov	r0, r6
 8007ac6:	47c0      	blx	r8
 8007ac8:	4307      	orrs	r7, r0
 8007aca:	3568      	adds	r5, #104	; 0x68
 8007acc:	e7e9      	b.n	8007aa2 <_fwalk_reent+0x12>

08007ace <__retarget_lock_init_recursive>:
 8007ace:	4770      	bx	lr

08007ad0 <__retarget_lock_acquire_recursive>:
 8007ad0:	4770      	bx	lr

08007ad2 <__retarget_lock_release_recursive>:
 8007ad2:	4770      	bx	lr

08007ad4 <__swhatbuf_r>:
 8007ad4:	b570      	push	{r4, r5, r6, lr}
 8007ad6:	460e      	mov	r6, r1
 8007ad8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007adc:	4614      	mov	r4, r2
 8007ade:	2900      	cmp	r1, #0
 8007ae0:	461d      	mov	r5, r3
 8007ae2:	b096      	sub	sp, #88	; 0x58
 8007ae4:	da08      	bge.n	8007af8 <__swhatbuf_r+0x24>
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007aec:	602a      	str	r2, [r5, #0]
 8007aee:	061a      	lsls	r2, r3, #24
 8007af0:	d410      	bmi.n	8007b14 <__swhatbuf_r+0x40>
 8007af2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007af6:	e00e      	b.n	8007b16 <__swhatbuf_r+0x42>
 8007af8:	466a      	mov	r2, sp
 8007afa:	f000 f903 	bl	8007d04 <_fstat_r>
 8007afe:	2800      	cmp	r0, #0
 8007b00:	dbf1      	blt.n	8007ae6 <__swhatbuf_r+0x12>
 8007b02:	9a01      	ldr	r2, [sp, #4]
 8007b04:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007b08:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007b0c:	425a      	negs	r2, r3
 8007b0e:	415a      	adcs	r2, r3
 8007b10:	602a      	str	r2, [r5, #0]
 8007b12:	e7ee      	b.n	8007af2 <__swhatbuf_r+0x1e>
 8007b14:	2340      	movs	r3, #64	; 0x40
 8007b16:	2000      	movs	r0, #0
 8007b18:	6023      	str	r3, [r4, #0]
 8007b1a:	b016      	add	sp, #88	; 0x58
 8007b1c:	bd70      	pop	{r4, r5, r6, pc}
	...

08007b20 <__smakebuf_r>:
 8007b20:	898b      	ldrh	r3, [r1, #12]
 8007b22:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007b24:	079d      	lsls	r5, r3, #30
 8007b26:	4606      	mov	r6, r0
 8007b28:	460c      	mov	r4, r1
 8007b2a:	d507      	bpl.n	8007b3c <__smakebuf_r+0x1c>
 8007b2c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007b30:	6023      	str	r3, [r4, #0]
 8007b32:	6123      	str	r3, [r4, #16]
 8007b34:	2301      	movs	r3, #1
 8007b36:	6163      	str	r3, [r4, #20]
 8007b38:	b002      	add	sp, #8
 8007b3a:	bd70      	pop	{r4, r5, r6, pc}
 8007b3c:	466a      	mov	r2, sp
 8007b3e:	ab01      	add	r3, sp, #4
 8007b40:	f7ff ffc8 	bl	8007ad4 <__swhatbuf_r>
 8007b44:	9900      	ldr	r1, [sp, #0]
 8007b46:	4605      	mov	r5, r0
 8007b48:	4630      	mov	r0, r6
 8007b4a:	f7ff f969 	bl	8006e20 <_malloc_r>
 8007b4e:	b948      	cbnz	r0, 8007b64 <__smakebuf_r+0x44>
 8007b50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b54:	059a      	lsls	r2, r3, #22
 8007b56:	d4ef      	bmi.n	8007b38 <__smakebuf_r+0x18>
 8007b58:	f023 0303 	bic.w	r3, r3, #3
 8007b5c:	f043 0302 	orr.w	r3, r3, #2
 8007b60:	81a3      	strh	r3, [r4, #12]
 8007b62:	e7e3      	b.n	8007b2c <__smakebuf_r+0xc>
 8007b64:	4b0d      	ldr	r3, [pc, #52]	; (8007b9c <__smakebuf_r+0x7c>)
 8007b66:	62b3      	str	r3, [r6, #40]	; 0x28
 8007b68:	89a3      	ldrh	r3, [r4, #12]
 8007b6a:	6020      	str	r0, [r4, #0]
 8007b6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b70:	81a3      	strh	r3, [r4, #12]
 8007b72:	9b00      	ldr	r3, [sp, #0]
 8007b74:	6120      	str	r0, [r4, #16]
 8007b76:	6163      	str	r3, [r4, #20]
 8007b78:	9b01      	ldr	r3, [sp, #4]
 8007b7a:	b15b      	cbz	r3, 8007b94 <__smakebuf_r+0x74>
 8007b7c:	4630      	mov	r0, r6
 8007b7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b82:	f000 f8d1 	bl	8007d28 <_isatty_r>
 8007b86:	b128      	cbz	r0, 8007b94 <__smakebuf_r+0x74>
 8007b88:	89a3      	ldrh	r3, [r4, #12]
 8007b8a:	f023 0303 	bic.w	r3, r3, #3
 8007b8e:	f043 0301 	orr.w	r3, r3, #1
 8007b92:	81a3      	strh	r3, [r4, #12]
 8007b94:	89a0      	ldrh	r0, [r4, #12]
 8007b96:	4305      	orrs	r5, r0
 8007b98:	81a5      	strh	r5, [r4, #12]
 8007b9a:	e7cd      	b.n	8007b38 <__smakebuf_r+0x18>
 8007b9c:	0800792d 	.word	0x0800792d

08007ba0 <_malloc_usable_size_r>:
 8007ba0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ba4:	1f18      	subs	r0, r3, #4
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	bfbc      	itt	lt
 8007baa:	580b      	ldrlt	r3, [r1, r0]
 8007bac:	18c0      	addlt	r0, r0, r3
 8007bae:	4770      	bx	lr

08007bb0 <_raise_r>:
 8007bb0:	291f      	cmp	r1, #31
 8007bb2:	b538      	push	{r3, r4, r5, lr}
 8007bb4:	4604      	mov	r4, r0
 8007bb6:	460d      	mov	r5, r1
 8007bb8:	d904      	bls.n	8007bc4 <_raise_r+0x14>
 8007bba:	2316      	movs	r3, #22
 8007bbc:	6003      	str	r3, [r0, #0]
 8007bbe:	f04f 30ff 	mov.w	r0, #4294967295
 8007bc2:	bd38      	pop	{r3, r4, r5, pc}
 8007bc4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007bc6:	b112      	cbz	r2, 8007bce <_raise_r+0x1e>
 8007bc8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007bcc:	b94b      	cbnz	r3, 8007be2 <_raise_r+0x32>
 8007bce:	4620      	mov	r0, r4
 8007bd0:	f000 f830 	bl	8007c34 <_getpid_r>
 8007bd4:	462a      	mov	r2, r5
 8007bd6:	4601      	mov	r1, r0
 8007bd8:	4620      	mov	r0, r4
 8007bda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007bde:	f000 b817 	b.w	8007c10 <_kill_r>
 8007be2:	2b01      	cmp	r3, #1
 8007be4:	d00a      	beq.n	8007bfc <_raise_r+0x4c>
 8007be6:	1c59      	adds	r1, r3, #1
 8007be8:	d103      	bne.n	8007bf2 <_raise_r+0x42>
 8007bea:	2316      	movs	r3, #22
 8007bec:	6003      	str	r3, [r0, #0]
 8007bee:	2001      	movs	r0, #1
 8007bf0:	e7e7      	b.n	8007bc2 <_raise_r+0x12>
 8007bf2:	2400      	movs	r4, #0
 8007bf4:	4628      	mov	r0, r5
 8007bf6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007bfa:	4798      	blx	r3
 8007bfc:	2000      	movs	r0, #0
 8007bfe:	e7e0      	b.n	8007bc2 <_raise_r+0x12>

08007c00 <raise>:
 8007c00:	4b02      	ldr	r3, [pc, #8]	; (8007c0c <raise+0xc>)
 8007c02:	4601      	mov	r1, r0
 8007c04:	6818      	ldr	r0, [r3, #0]
 8007c06:	f7ff bfd3 	b.w	8007bb0 <_raise_r>
 8007c0a:	bf00      	nop
 8007c0c:	2000003c 	.word	0x2000003c

08007c10 <_kill_r>:
 8007c10:	b538      	push	{r3, r4, r5, lr}
 8007c12:	2300      	movs	r3, #0
 8007c14:	4d06      	ldr	r5, [pc, #24]	; (8007c30 <_kill_r+0x20>)
 8007c16:	4604      	mov	r4, r0
 8007c18:	4608      	mov	r0, r1
 8007c1a:	4611      	mov	r1, r2
 8007c1c:	602b      	str	r3, [r5, #0]
 8007c1e:	f7f9 fe52 	bl	80018c6 <_kill>
 8007c22:	1c43      	adds	r3, r0, #1
 8007c24:	d102      	bne.n	8007c2c <_kill_r+0x1c>
 8007c26:	682b      	ldr	r3, [r5, #0]
 8007c28:	b103      	cbz	r3, 8007c2c <_kill_r+0x1c>
 8007c2a:	6023      	str	r3, [r4, #0]
 8007c2c:	bd38      	pop	{r3, r4, r5, pc}
 8007c2e:	bf00      	nop
 8007c30:	20000338 	.word	0x20000338

08007c34 <_getpid_r>:
 8007c34:	f7f9 be40 	b.w	80018b8 <_getpid>

08007c38 <__sread>:
 8007c38:	b510      	push	{r4, lr}
 8007c3a:	460c      	mov	r4, r1
 8007c3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c40:	f000 f894 	bl	8007d6c <_read_r>
 8007c44:	2800      	cmp	r0, #0
 8007c46:	bfab      	itete	ge
 8007c48:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007c4a:	89a3      	ldrhlt	r3, [r4, #12]
 8007c4c:	181b      	addge	r3, r3, r0
 8007c4e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007c52:	bfac      	ite	ge
 8007c54:	6563      	strge	r3, [r4, #84]	; 0x54
 8007c56:	81a3      	strhlt	r3, [r4, #12]
 8007c58:	bd10      	pop	{r4, pc}

08007c5a <__swrite>:
 8007c5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c5e:	461f      	mov	r7, r3
 8007c60:	898b      	ldrh	r3, [r1, #12]
 8007c62:	4605      	mov	r5, r0
 8007c64:	05db      	lsls	r3, r3, #23
 8007c66:	460c      	mov	r4, r1
 8007c68:	4616      	mov	r6, r2
 8007c6a:	d505      	bpl.n	8007c78 <__swrite+0x1e>
 8007c6c:	2302      	movs	r3, #2
 8007c6e:	2200      	movs	r2, #0
 8007c70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c74:	f000 f868 	bl	8007d48 <_lseek_r>
 8007c78:	89a3      	ldrh	r3, [r4, #12]
 8007c7a:	4632      	mov	r2, r6
 8007c7c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007c80:	81a3      	strh	r3, [r4, #12]
 8007c82:	4628      	mov	r0, r5
 8007c84:	463b      	mov	r3, r7
 8007c86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c8e:	f000 b817 	b.w	8007cc0 <_write_r>

08007c92 <__sseek>:
 8007c92:	b510      	push	{r4, lr}
 8007c94:	460c      	mov	r4, r1
 8007c96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c9a:	f000 f855 	bl	8007d48 <_lseek_r>
 8007c9e:	1c43      	adds	r3, r0, #1
 8007ca0:	89a3      	ldrh	r3, [r4, #12]
 8007ca2:	bf15      	itete	ne
 8007ca4:	6560      	strne	r0, [r4, #84]	; 0x54
 8007ca6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007caa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007cae:	81a3      	strheq	r3, [r4, #12]
 8007cb0:	bf18      	it	ne
 8007cb2:	81a3      	strhne	r3, [r4, #12]
 8007cb4:	bd10      	pop	{r4, pc}

08007cb6 <__sclose>:
 8007cb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007cba:	f000 b813 	b.w	8007ce4 <_close_r>
	...

08007cc0 <_write_r>:
 8007cc0:	b538      	push	{r3, r4, r5, lr}
 8007cc2:	4604      	mov	r4, r0
 8007cc4:	4608      	mov	r0, r1
 8007cc6:	4611      	mov	r1, r2
 8007cc8:	2200      	movs	r2, #0
 8007cca:	4d05      	ldr	r5, [pc, #20]	; (8007ce0 <_write_r+0x20>)
 8007ccc:	602a      	str	r2, [r5, #0]
 8007cce:	461a      	mov	r2, r3
 8007cd0:	f7f9 fe30 	bl	8001934 <_write>
 8007cd4:	1c43      	adds	r3, r0, #1
 8007cd6:	d102      	bne.n	8007cde <_write_r+0x1e>
 8007cd8:	682b      	ldr	r3, [r5, #0]
 8007cda:	b103      	cbz	r3, 8007cde <_write_r+0x1e>
 8007cdc:	6023      	str	r3, [r4, #0]
 8007cde:	bd38      	pop	{r3, r4, r5, pc}
 8007ce0:	20000338 	.word	0x20000338

08007ce4 <_close_r>:
 8007ce4:	b538      	push	{r3, r4, r5, lr}
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	4d05      	ldr	r5, [pc, #20]	; (8007d00 <_close_r+0x1c>)
 8007cea:	4604      	mov	r4, r0
 8007cec:	4608      	mov	r0, r1
 8007cee:	602b      	str	r3, [r5, #0]
 8007cf0:	f7f9 fe3c 	bl	800196c <_close>
 8007cf4:	1c43      	adds	r3, r0, #1
 8007cf6:	d102      	bne.n	8007cfe <_close_r+0x1a>
 8007cf8:	682b      	ldr	r3, [r5, #0]
 8007cfa:	b103      	cbz	r3, 8007cfe <_close_r+0x1a>
 8007cfc:	6023      	str	r3, [r4, #0]
 8007cfe:	bd38      	pop	{r3, r4, r5, pc}
 8007d00:	20000338 	.word	0x20000338

08007d04 <_fstat_r>:
 8007d04:	b538      	push	{r3, r4, r5, lr}
 8007d06:	2300      	movs	r3, #0
 8007d08:	4d06      	ldr	r5, [pc, #24]	; (8007d24 <_fstat_r+0x20>)
 8007d0a:	4604      	mov	r4, r0
 8007d0c:	4608      	mov	r0, r1
 8007d0e:	4611      	mov	r1, r2
 8007d10:	602b      	str	r3, [r5, #0]
 8007d12:	f7f9 fe36 	bl	8001982 <_fstat>
 8007d16:	1c43      	adds	r3, r0, #1
 8007d18:	d102      	bne.n	8007d20 <_fstat_r+0x1c>
 8007d1a:	682b      	ldr	r3, [r5, #0]
 8007d1c:	b103      	cbz	r3, 8007d20 <_fstat_r+0x1c>
 8007d1e:	6023      	str	r3, [r4, #0]
 8007d20:	bd38      	pop	{r3, r4, r5, pc}
 8007d22:	bf00      	nop
 8007d24:	20000338 	.word	0x20000338

08007d28 <_isatty_r>:
 8007d28:	b538      	push	{r3, r4, r5, lr}
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	4d05      	ldr	r5, [pc, #20]	; (8007d44 <_isatty_r+0x1c>)
 8007d2e:	4604      	mov	r4, r0
 8007d30:	4608      	mov	r0, r1
 8007d32:	602b      	str	r3, [r5, #0]
 8007d34:	f7f9 fe34 	bl	80019a0 <_isatty>
 8007d38:	1c43      	adds	r3, r0, #1
 8007d3a:	d102      	bne.n	8007d42 <_isatty_r+0x1a>
 8007d3c:	682b      	ldr	r3, [r5, #0]
 8007d3e:	b103      	cbz	r3, 8007d42 <_isatty_r+0x1a>
 8007d40:	6023      	str	r3, [r4, #0]
 8007d42:	bd38      	pop	{r3, r4, r5, pc}
 8007d44:	20000338 	.word	0x20000338

08007d48 <_lseek_r>:
 8007d48:	b538      	push	{r3, r4, r5, lr}
 8007d4a:	4604      	mov	r4, r0
 8007d4c:	4608      	mov	r0, r1
 8007d4e:	4611      	mov	r1, r2
 8007d50:	2200      	movs	r2, #0
 8007d52:	4d05      	ldr	r5, [pc, #20]	; (8007d68 <_lseek_r+0x20>)
 8007d54:	602a      	str	r2, [r5, #0]
 8007d56:	461a      	mov	r2, r3
 8007d58:	f7f9 fe2c 	bl	80019b4 <_lseek>
 8007d5c:	1c43      	adds	r3, r0, #1
 8007d5e:	d102      	bne.n	8007d66 <_lseek_r+0x1e>
 8007d60:	682b      	ldr	r3, [r5, #0]
 8007d62:	b103      	cbz	r3, 8007d66 <_lseek_r+0x1e>
 8007d64:	6023      	str	r3, [r4, #0]
 8007d66:	bd38      	pop	{r3, r4, r5, pc}
 8007d68:	20000338 	.word	0x20000338

08007d6c <_read_r>:
 8007d6c:	b538      	push	{r3, r4, r5, lr}
 8007d6e:	4604      	mov	r4, r0
 8007d70:	4608      	mov	r0, r1
 8007d72:	4611      	mov	r1, r2
 8007d74:	2200      	movs	r2, #0
 8007d76:	4d05      	ldr	r5, [pc, #20]	; (8007d8c <_read_r+0x20>)
 8007d78:	602a      	str	r2, [r5, #0]
 8007d7a:	461a      	mov	r2, r3
 8007d7c:	f7f9 fdbd 	bl	80018fa <_read>
 8007d80:	1c43      	adds	r3, r0, #1
 8007d82:	d102      	bne.n	8007d8a <_read_r+0x1e>
 8007d84:	682b      	ldr	r3, [r5, #0]
 8007d86:	b103      	cbz	r3, 8007d8a <_read_r+0x1e>
 8007d88:	6023      	str	r3, [r4, #0]
 8007d8a:	bd38      	pop	{r3, r4, r5, pc}
 8007d8c:	20000338 	.word	0x20000338

08007d90 <atan2>:
 8007d90:	f000 b802 	b.w	8007d98 <__ieee754_atan2>
 8007d94:	0000      	movs	r0, r0
	...

08007d98 <__ieee754_atan2>:
 8007d98:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d9c:	4692      	mov	sl, r2
 8007d9e:	4699      	mov	r9, r3
 8007da0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007da4:	461f      	mov	r7, r3
 8007da6:	f1ca 0300 	rsb	r3, sl, #0
 8007daa:	f8df e184 	ldr.w	lr, [pc, #388]	; 8007f30 <__ieee754_atan2+0x198>
 8007dae:	ea43 030a 	orr.w	r3, r3, sl
 8007db2:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8007db6:	4573      	cmp	r3, lr
 8007db8:	4604      	mov	r4, r0
 8007dba:	460d      	mov	r5, r1
 8007dbc:	d808      	bhi.n	8007dd0 <__ieee754_atan2+0x38>
 8007dbe:	4246      	negs	r6, r0
 8007dc0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007dc4:	4306      	orrs	r6, r0
 8007dc6:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 8007dca:	4576      	cmp	r6, lr
 8007dcc:	468c      	mov	ip, r1
 8007dce:	d908      	bls.n	8007de2 <__ieee754_atan2+0x4a>
 8007dd0:	4652      	mov	r2, sl
 8007dd2:	464b      	mov	r3, r9
 8007dd4:	4620      	mov	r0, r4
 8007dd6:	4629      	mov	r1, r5
 8007dd8:	f7f8 f9c8 	bl	800016c <__adddf3>
 8007ddc:	4604      	mov	r4, r0
 8007dde:	460d      	mov	r5, r1
 8007de0:	e019      	b.n	8007e16 <__ieee754_atan2+0x7e>
 8007de2:	f109 4640 	add.w	r6, r9, #3221225472	; 0xc0000000
 8007de6:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
 8007dea:	ea56 060a 	orrs.w	r6, r6, sl
 8007dee:	d103      	bne.n	8007df8 <__ieee754_atan2+0x60>
 8007df0:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007df4:	f000 b8a4 	b.w	8007f40 <atan>
 8007df8:	17be      	asrs	r6, r7, #30
 8007dfa:	f006 0602 	and.w	r6, r6, #2
 8007dfe:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 8007e02:	ea53 0100 	orrs.w	r1, r3, r0
 8007e06:	d10a      	bne.n	8007e1e <__ieee754_atan2+0x86>
 8007e08:	2e02      	cmp	r6, #2
 8007e0a:	d067      	beq.n	8007edc <__ieee754_atan2+0x144>
 8007e0c:	2e03      	cmp	r6, #3
 8007e0e:	d102      	bne.n	8007e16 <__ieee754_atan2+0x7e>
 8007e10:	a53b      	add	r5, pc, #236	; (adr r5, 8007f00 <__ieee754_atan2+0x168>)
 8007e12:	e9d5 4500 	ldrd	r4, r5, [r5]
 8007e16:	4620      	mov	r0, r4
 8007e18:	4629      	mov	r1, r5
 8007e1a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e1e:	ea52 010a 	orrs.w	r1, r2, sl
 8007e22:	d106      	bne.n	8007e32 <__ieee754_atan2+0x9a>
 8007e24:	f1bc 0f00 	cmp.w	ip, #0
 8007e28:	da63      	bge.n	8007ef2 <__ieee754_atan2+0x15a>
 8007e2a:	a537      	add	r5, pc, #220	; (adr r5, 8007f08 <__ieee754_atan2+0x170>)
 8007e2c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8007e30:	e7f1      	b.n	8007e16 <__ieee754_atan2+0x7e>
 8007e32:	4572      	cmp	r2, lr
 8007e34:	d10f      	bne.n	8007e56 <__ieee754_atan2+0xbe>
 8007e36:	4293      	cmp	r3, r2
 8007e38:	f106 36ff 	add.w	r6, r6, #4294967295
 8007e3c:	d107      	bne.n	8007e4e <__ieee754_atan2+0xb6>
 8007e3e:	2e02      	cmp	r6, #2
 8007e40:	d850      	bhi.n	8007ee4 <__ieee754_atan2+0x14c>
 8007e42:	4b3c      	ldr	r3, [pc, #240]	; (8007f34 <__ieee754_atan2+0x19c>)
 8007e44:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8007e48:	e9d6 4500 	ldrd	r4, r5, [r6]
 8007e4c:	e7e3      	b.n	8007e16 <__ieee754_atan2+0x7e>
 8007e4e:	2e02      	cmp	r6, #2
 8007e50:	d84c      	bhi.n	8007eec <__ieee754_atan2+0x154>
 8007e52:	4b39      	ldr	r3, [pc, #228]	; (8007f38 <__ieee754_atan2+0x1a0>)
 8007e54:	e7f6      	b.n	8007e44 <__ieee754_atan2+0xac>
 8007e56:	4573      	cmp	r3, lr
 8007e58:	d0e4      	beq.n	8007e24 <__ieee754_atan2+0x8c>
 8007e5a:	1a9b      	subs	r3, r3, r2
 8007e5c:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8007e60:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007e64:	da20      	bge.n	8007ea8 <__ieee754_atan2+0x110>
 8007e66:	2f00      	cmp	r7, #0
 8007e68:	da01      	bge.n	8007e6e <__ieee754_atan2+0xd6>
 8007e6a:	323c      	adds	r2, #60	; 0x3c
 8007e6c:	db20      	blt.n	8007eb0 <__ieee754_atan2+0x118>
 8007e6e:	4652      	mov	r2, sl
 8007e70:	464b      	mov	r3, r9
 8007e72:	4620      	mov	r0, r4
 8007e74:	4629      	mov	r1, r5
 8007e76:	f7f8 fc59 	bl	800072c <__aeabi_ddiv>
 8007e7a:	f000 f9eb 	bl	8008254 <fabs>
 8007e7e:	f000 f85f 	bl	8007f40 <atan>
 8007e82:	4604      	mov	r4, r0
 8007e84:	460d      	mov	r5, r1
 8007e86:	2e01      	cmp	r6, #1
 8007e88:	d015      	beq.n	8007eb6 <__ieee754_atan2+0x11e>
 8007e8a:	2e02      	cmp	r6, #2
 8007e8c:	d017      	beq.n	8007ebe <__ieee754_atan2+0x126>
 8007e8e:	2e00      	cmp	r6, #0
 8007e90:	d0c1      	beq.n	8007e16 <__ieee754_atan2+0x7e>
 8007e92:	a31f      	add	r3, pc, #124	; (adr r3, 8007f10 <__ieee754_atan2+0x178>)
 8007e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e98:	4620      	mov	r0, r4
 8007e9a:	4629      	mov	r1, r5
 8007e9c:	f7f8 f964 	bl	8000168 <__aeabi_dsub>
 8007ea0:	a31d      	add	r3, pc, #116	; (adr r3, 8007f18 <__ieee754_atan2+0x180>)
 8007ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ea6:	e016      	b.n	8007ed6 <__ieee754_atan2+0x13e>
 8007ea8:	a51d      	add	r5, pc, #116	; (adr r5, 8007f20 <__ieee754_atan2+0x188>)
 8007eaa:	e9d5 4500 	ldrd	r4, r5, [r5]
 8007eae:	e7ea      	b.n	8007e86 <__ieee754_atan2+0xee>
 8007eb0:	2400      	movs	r4, #0
 8007eb2:	2500      	movs	r5, #0
 8007eb4:	e7e7      	b.n	8007e86 <__ieee754_atan2+0xee>
 8007eb6:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8007eba:	461d      	mov	r5, r3
 8007ebc:	e7ab      	b.n	8007e16 <__ieee754_atan2+0x7e>
 8007ebe:	a314      	add	r3, pc, #80	; (adr r3, 8007f10 <__ieee754_atan2+0x178>)
 8007ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ec4:	4620      	mov	r0, r4
 8007ec6:	4629      	mov	r1, r5
 8007ec8:	f7f8 f94e 	bl	8000168 <__aeabi_dsub>
 8007ecc:	4602      	mov	r2, r0
 8007ece:	460b      	mov	r3, r1
 8007ed0:	a111      	add	r1, pc, #68	; (adr r1, 8007f18 <__ieee754_atan2+0x180>)
 8007ed2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ed6:	f7f8 f947 	bl	8000168 <__aeabi_dsub>
 8007eda:	e77f      	b.n	8007ddc <__ieee754_atan2+0x44>
 8007edc:	a50e      	add	r5, pc, #56	; (adr r5, 8007f18 <__ieee754_atan2+0x180>)
 8007ede:	e9d5 4500 	ldrd	r4, r5, [r5]
 8007ee2:	e798      	b.n	8007e16 <__ieee754_atan2+0x7e>
 8007ee4:	a510      	add	r5, pc, #64	; (adr r5, 8007f28 <__ieee754_atan2+0x190>)
 8007ee6:	e9d5 4500 	ldrd	r4, r5, [r5]
 8007eea:	e794      	b.n	8007e16 <__ieee754_atan2+0x7e>
 8007eec:	2400      	movs	r4, #0
 8007eee:	2500      	movs	r5, #0
 8007ef0:	e791      	b.n	8007e16 <__ieee754_atan2+0x7e>
 8007ef2:	a50b      	add	r5, pc, #44	; (adr r5, 8007f20 <__ieee754_atan2+0x188>)
 8007ef4:	e9d5 4500 	ldrd	r4, r5, [r5]
 8007ef8:	e78d      	b.n	8007e16 <__ieee754_atan2+0x7e>
 8007efa:	bf00      	nop
 8007efc:	f3af 8000 	nop.w
 8007f00:	54442d18 	.word	0x54442d18
 8007f04:	c00921fb 	.word	0xc00921fb
 8007f08:	54442d18 	.word	0x54442d18
 8007f0c:	bff921fb 	.word	0xbff921fb
 8007f10:	33145c07 	.word	0x33145c07
 8007f14:	3ca1a626 	.word	0x3ca1a626
 8007f18:	54442d18 	.word	0x54442d18
 8007f1c:	400921fb 	.word	0x400921fb
 8007f20:	54442d18 	.word	0x54442d18
 8007f24:	3ff921fb 	.word	0x3ff921fb
 8007f28:	54442d18 	.word	0x54442d18
 8007f2c:	3fe921fb 	.word	0x3fe921fb
 8007f30:	7ff00000 	.word	0x7ff00000
 8007f34:	080086a8 	.word	0x080086a8
 8007f38:	080086c0 	.word	0x080086c0
 8007f3c:	00000000 	.word	0x00000000

08007f40 <atan>:
 8007f40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f44:	4bb6      	ldr	r3, [pc, #728]	; (8008220 <atan+0x2e0>)
 8007f46:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8007f4a:	429e      	cmp	r6, r3
 8007f4c:	4604      	mov	r4, r0
 8007f4e:	460d      	mov	r5, r1
 8007f50:	468b      	mov	fp, r1
 8007f52:	dd17      	ble.n	8007f84 <atan+0x44>
 8007f54:	4bb3      	ldr	r3, [pc, #716]	; (8008224 <atan+0x2e4>)
 8007f56:	429e      	cmp	r6, r3
 8007f58:	dc01      	bgt.n	8007f5e <atan+0x1e>
 8007f5a:	d109      	bne.n	8007f70 <atan+0x30>
 8007f5c:	b140      	cbz	r0, 8007f70 <atan+0x30>
 8007f5e:	4622      	mov	r2, r4
 8007f60:	462b      	mov	r3, r5
 8007f62:	4620      	mov	r0, r4
 8007f64:	4629      	mov	r1, r5
 8007f66:	f7f8 f901 	bl	800016c <__adddf3>
 8007f6a:	4604      	mov	r4, r0
 8007f6c:	460d      	mov	r5, r1
 8007f6e:	e005      	b.n	8007f7c <atan+0x3c>
 8007f70:	f1bb 0f00 	cmp.w	fp, #0
 8007f74:	4cac      	ldr	r4, [pc, #688]	; (8008228 <atan+0x2e8>)
 8007f76:	f300 8121 	bgt.w	80081bc <atan+0x27c>
 8007f7a:	4dac      	ldr	r5, [pc, #688]	; (800822c <atan+0x2ec>)
 8007f7c:	4620      	mov	r0, r4
 8007f7e:	4629      	mov	r1, r5
 8007f80:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f84:	4baa      	ldr	r3, [pc, #680]	; (8008230 <atan+0x2f0>)
 8007f86:	429e      	cmp	r6, r3
 8007f88:	dc11      	bgt.n	8007fae <atan+0x6e>
 8007f8a:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8007f8e:	429e      	cmp	r6, r3
 8007f90:	dc0a      	bgt.n	8007fa8 <atan+0x68>
 8007f92:	a38b      	add	r3, pc, #556	; (adr r3, 80081c0 <atan+0x280>)
 8007f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f98:	f7f8 f8e8 	bl	800016c <__adddf3>
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	4ba5      	ldr	r3, [pc, #660]	; (8008234 <atan+0x2f4>)
 8007fa0:	f7f8 fd2a 	bl	80009f8 <__aeabi_dcmpgt>
 8007fa4:	2800      	cmp	r0, #0
 8007fa6:	d1e9      	bne.n	8007f7c <atan+0x3c>
 8007fa8:	f04f 3aff 	mov.w	sl, #4294967295
 8007fac:	e027      	b.n	8007ffe <atan+0xbe>
 8007fae:	f000 f951 	bl	8008254 <fabs>
 8007fb2:	4ba1      	ldr	r3, [pc, #644]	; (8008238 <atan+0x2f8>)
 8007fb4:	4604      	mov	r4, r0
 8007fb6:	429e      	cmp	r6, r3
 8007fb8:	460d      	mov	r5, r1
 8007fba:	f300 80b8 	bgt.w	800812e <atan+0x1ee>
 8007fbe:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8007fc2:	429e      	cmp	r6, r3
 8007fc4:	f300 809c 	bgt.w	8008100 <atan+0x1c0>
 8007fc8:	4602      	mov	r2, r0
 8007fca:	460b      	mov	r3, r1
 8007fcc:	f7f8 f8ce 	bl	800016c <__adddf3>
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	4b98      	ldr	r3, [pc, #608]	; (8008234 <atan+0x2f4>)
 8007fd4:	f7f8 f8c8 	bl	8000168 <__aeabi_dsub>
 8007fd8:	2200      	movs	r2, #0
 8007fda:	4606      	mov	r6, r0
 8007fdc:	460f      	mov	r7, r1
 8007fde:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007fe2:	4620      	mov	r0, r4
 8007fe4:	4629      	mov	r1, r5
 8007fe6:	f7f8 f8c1 	bl	800016c <__adddf3>
 8007fea:	4602      	mov	r2, r0
 8007fec:	460b      	mov	r3, r1
 8007fee:	4630      	mov	r0, r6
 8007ff0:	4639      	mov	r1, r7
 8007ff2:	f7f8 fb9b 	bl	800072c <__aeabi_ddiv>
 8007ff6:	f04f 0a00 	mov.w	sl, #0
 8007ffa:	4604      	mov	r4, r0
 8007ffc:	460d      	mov	r5, r1
 8007ffe:	4622      	mov	r2, r4
 8008000:	462b      	mov	r3, r5
 8008002:	4620      	mov	r0, r4
 8008004:	4629      	mov	r1, r5
 8008006:	f7f8 fa67 	bl	80004d8 <__aeabi_dmul>
 800800a:	4602      	mov	r2, r0
 800800c:	460b      	mov	r3, r1
 800800e:	4680      	mov	r8, r0
 8008010:	4689      	mov	r9, r1
 8008012:	f7f8 fa61 	bl	80004d8 <__aeabi_dmul>
 8008016:	a36c      	add	r3, pc, #432	; (adr r3, 80081c8 <atan+0x288>)
 8008018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800801c:	4606      	mov	r6, r0
 800801e:	460f      	mov	r7, r1
 8008020:	f7f8 fa5a 	bl	80004d8 <__aeabi_dmul>
 8008024:	a36a      	add	r3, pc, #424	; (adr r3, 80081d0 <atan+0x290>)
 8008026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800802a:	f7f8 f89f 	bl	800016c <__adddf3>
 800802e:	4632      	mov	r2, r6
 8008030:	463b      	mov	r3, r7
 8008032:	f7f8 fa51 	bl	80004d8 <__aeabi_dmul>
 8008036:	a368      	add	r3, pc, #416	; (adr r3, 80081d8 <atan+0x298>)
 8008038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800803c:	f7f8 f896 	bl	800016c <__adddf3>
 8008040:	4632      	mov	r2, r6
 8008042:	463b      	mov	r3, r7
 8008044:	f7f8 fa48 	bl	80004d8 <__aeabi_dmul>
 8008048:	a365      	add	r3, pc, #404	; (adr r3, 80081e0 <atan+0x2a0>)
 800804a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800804e:	f7f8 f88d 	bl	800016c <__adddf3>
 8008052:	4632      	mov	r2, r6
 8008054:	463b      	mov	r3, r7
 8008056:	f7f8 fa3f 	bl	80004d8 <__aeabi_dmul>
 800805a:	a363      	add	r3, pc, #396	; (adr r3, 80081e8 <atan+0x2a8>)
 800805c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008060:	f7f8 f884 	bl	800016c <__adddf3>
 8008064:	4632      	mov	r2, r6
 8008066:	463b      	mov	r3, r7
 8008068:	f7f8 fa36 	bl	80004d8 <__aeabi_dmul>
 800806c:	a360      	add	r3, pc, #384	; (adr r3, 80081f0 <atan+0x2b0>)
 800806e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008072:	f7f8 f87b 	bl	800016c <__adddf3>
 8008076:	4642      	mov	r2, r8
 8008078:	464b      	mov	r3, r9
 800807a:	f7f8 fa2d 	bl	80004d8 <__aeabi_dmul>
 800807e:	a35e      	add	r3, pc, #376	; (adr r3, 80081f8 <atan+0x2b8>)
 8008080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008084:	4680      	mov	r8, r0
 8008086:	4689      	mov	r9, r1
 8008088:	4630      	mov	r0, r6
 800808a:	4639      	mov	r1, r7
 800808c:	f7f8 fa24 	bl	80004d8 <__aeabi_dmul>
 8008090:	a35b      	add	r3, pc, #364	; (adr r3, 8008200 <atan+0x2c0>)
 8008092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008096:	f7f8 f867 	bl	8000168 <__aeabi_dsub>
 800809a:	4632      	mov	r2, r6
 800809c:	463b      	mov	r3, r7
 800809e:	f7f8 fa1b 	bl	80004d8 <__aeabi_dmul>
 80080a2:	a359      	add	r3, pc, #356	; (adr r3, 8008208 <atan+0x2c8>)
 80080a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080a8:	f7f8 f85e 	bl	8000168 <__aeabi_dsub>
 80080ac:	4632      	mov	r2, r6
 80080ae:	463b      	mov	r3, r7
 80080b0:	f7f8 fa12 	bl	80004d8 <__aeabi_dmul>
 80080b4:	a356      	add	r3, pc, #344	; (adr r3, 8008210 <atan+0x2d0>)
 80080b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ba:	f7f8 f855 	bl	8000168 <__aeabi_dsub>
 80080be:	4632      	mov	r2, r6
 80080c0:	463b      	mov	r3, r7
 80080c2:	f7f8 fa09 	bl	80004d8 <__aeabi_dmul>
 80080c6:	a354      	add	r3, pc, #336	; (adr r3, 8008218 <atan+0x2d8>)
 80080c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080cc:	f7f8 f84c 	bl	8000168 <__aeabi_dsub>
 80080d0:	4632      	mov	r2, r6
 80080d2:	463b      	mov	r3, r7
 80080d4:	f7f8 fa00 	bl	80004d8 <__aeabi_dmul>
 80080d8:	4602      	mov	r2, r0
 80080da:	460b      	mov	r3, r1
 80080dc:	4640      	mov	r0, r8
 80080de:	4649      	mov	r1, r9
 80080e0:	f7f8 f844 	bl	800016c <__adddf3>
 80080e4:	4622      	mov	r2, r4
 80080e6:	462b      	mov	r3, r5
 80080e8:	f7f8 f9f6 	bl	80004d8 <__aeabi_dmul>
 80080ec:	f1ba 3fff 	cmp.w	sl, #4294967295
 80080f0:	4602      	mov	r2, r0
 80080f2:	460b      	mov	r3, r1
 80080f4:	d144      	bne.n	8008180 <atan+0x240>
 80080f6:	4620      	mov	r0, r4
 80080f8:	4629      	mov	r1, r5
 80080fa:	f7f8 f835 	bl	8000168 <__aeabi_dsub>
 80080fe:	e734      	b.n	8007f6a <atan+0x2a>
 8008100:	2200      	movs	r2, #0
 8008102:	4b4c      	ldr	r3, [pc, #304]	; (8008234 <atan+0x2f4>)
 8008104:	f7f8 f830 	bl	8000168 <__aeabi_dsub>
 8008108:	2200      	movs	r2, #0
 800810a:	4606      	mov	r6, r0
 800810c:	460f      	mov	r7, r1
 800810e:	4620      	mov	r0, r4
 8008110:	4629      	mov	r1, r5
 8008112:	4b48      	ldr	r3, [pc, #288]	; (8008234 <atan+0x2f4>)
 8008114:	f7f8 f82a 	bl	800016c <__adddf3>
 8008118:	4602      	mov	r2, r0
 800811a:	460b      	mov	r3, r1
 800811c:	4630      	mov	r0, r6
 800811e:	4639      	mov	r1, r7
 8008120:	f7f8 fb04 	bl	800072c <__aeabi_ddiv>
 8008124:	f04f 0a01 	mov.w	sl, #1
 8008128:	4604      	mov	r4, r0
 800812a:	460d      	mov	r5, r1
 800812c:	e767      	b.n	8007ffe <atan+0xbe>
 800812e:	4b43      	ldr	r3, [pc, #268]	; (800823c <atan+0x2fc>)
 8008130:	429e      	cmp	r6, r3
 8008132:	da1a      	bge.n	800816a <atan+0x22a>
 8008134:	2200      	movs	r2, #0
 8008136:	4b42      	ldr	r3, [pc, #264]	; (8008240 <atan+0x300>)
 8008138:	f7f8 f816 	bl	8000168 <__aeabi_dsub>
 800813c:	2200      	movs	r2, #0
 800813e:	4606      	mov	r6, r0
 8008140:	460f      	mov	r7, r1
 8008142:	4620      	mov	r0, r4
 8008144:	4629      	mov	r1, r5
 8008146:	4b3e      	ldr	r3, [pc, #248]	; (8008240 <atan+0x300>)
 8008148:	f7f8 f9c6 	bl	80004d8 <__aeabi_dmul>
 800814c:	2200      	movs	r2, #0
 800814e:	4b39      	ldr	r3, [pc, #228]	; (8008234 <atan+0x2f4>)
 8008150:	f7f8 f80c 	bl	800016c <__adddf3>
 8008154:	4602      	mov	r2, r0
 8008156:	460b      	mov	r3, r1
 8008158:	4630      	mov	r0, r6
 800815a:	4639      	mov	r1, r7
 800815c:	f7f8 fae6 	bl	800072c <__aeabi_ddiv>
 8008160:	f04f 0a02 	mov.w	sl, #2
 8008164:	4604      	mov	r4, r0
 8008166:	460d      	mov	r5, r1
 8008168:	e749      	b.n	8007ffe <atan+0xbe>
 800816a:	4602      	mov	r2, r0
 800816c:	460b      	mov	r3, r1
 800816e:	2000      	movs	r0, #0
 8008170:	4934      	ldr	r1, [pc, #208]	; (8008244 <atan+0x304>)
 8008172:	f7f8 fadb 	bl	800072c <__aeabi_ddiv>
 8008176:	f04f 0a03 	mov.w	sl, #3
 800817a:	4604      	mov	r4, r0
 800817c:	460d      	mov	r5, r1
 800817e:	e73e      	b.n	8007ffe <atan+0xbe>
 8008180:	4b31      	ldr	r3, [pc, #196]	; (8008248 <atan+0x308>)
 8008182:	4e32      	ldr	r6, [pc, #200]	; (800824c <atan+0x30c>)
 8008184:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8008188:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800818c:	e9da 2300 	ldrd	r2, r3, [sl]
 8008190:	f7f7 ffea 	bl	8000168 <__aeabi_dsub>
 8008194:	4622      	mov	r2, r4
 8008196:	462b      	mov	r3, r5
 8008198:	f7f7 ffe6 	bl	8000168 <__aeabi_dsub>
 800819c:	4602      	mov	r2, r0
 800819e:	460b      	mov	r3, r1
 80081a0:	e9d6 0100 	ldrd	r0, r1, [r6]
 80081a4:	f7f7 ffe0 	bl	8000168 <__aeabi_dsub>
 80081a8:	f1bb 0f00 	cmp.w	fp, #0
 80081ac:	4604      	mov	r4, r0
 80081ae:	460d      	mov	r5, r1
 80081b0:	f6bf aee4 	bge.w	8007f7c <atan+0x3c>
 80081b4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80081b8:	461d      	mov	r5, r3
 80081ba:	e6df      	b.n	8007f7c <atan+0x3c>
 80081bc:	4d24      	ldr	r5, [pc, #144]	; (8008250 <atan+0x310>)
 80081be:	e6dd      	b.n	8007f7c <atan+0x3c>
 80081c0:	8800759c 	.word	0x8800759c
 80081c4:	7e37e43c 	.word	0x7e37e43c
 80081c8:	e322da11 	.word	0xe322da11
 80081cc:	3f90ad3a 	.word	0x3f90ad3a
 80081d0:	24760deb 	.word	0x24760deb
 80081d4:	3fa97b4b 	.word	0x3fa97b4b
 80081d8:	a0d03d51 	.word	0xa0d03d51
 80081dc:	3fb10d66 	.word	0x3fb10d66
 80081e0:	c54c206e 	.word	0xc54c206e
 80081e4:	3fb745cd 	.word	0x3fb745cd
 80081e8:	920083ff 	.word	0x920083ff
 80081ec:	3fc24924 	.word	0x3fc24924
 80081f0:	5555550d 	.word	0x5555550d
 80081f4:	3fd55555 	.word	0x3fd55555
 80081f8:	2c6a6c2f 	.word	0x2c6a6c2f
 80081fc:	bfa2b444 	.word	0xbfa2b444
 8008200:	52defd9a 	.word	0x52defd9a
 8008204:	3fadde2d 	.word	0x3fadde2d
 8008208:	af749a6d 	.word	0xaf749a6d
 800820c:	3fb3b0f2 	.word	0x3fb3b0f2
 8008210:	fe231671 	.word	0xfe231671
 8008214:	3fbc71c6 	.word	0x3fbc71c6
 8008218:	9998ebc4 	.word	0x9998ebc4
 800821c:	3fc99999 	.word	0x3fc99999
 8008220:	440fffff 	.word	0x440fffff
 8008224:	7ff00000 	.word	0x7ff00000
 8008228:	54442d18 	.word	0x54442d18
 800822c:	bff921fb 	.word	0xbff921fb
 8008230:	3fdbffff 	.word	0x3fdbffff
 8008234:	3ff00000 	.word	0x3ff00000
 8008238:	3ff2ffff 	.word	0x3ff2ffff
 800823c:	40038000 	.word	0x40038000
 8008240:	3ff80000 	.word	0x3ff80000
 8008244:	bff00000 	.word	0xbff00000
 8008248:	080086f8 	.word	0x080086f8
 800824c:	080086d8 	.word	0x080086d8
 8008250:	3ff921fb 	.word	0x3ff921fb

08008254 <fabs>:
 8008254:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008258:	4770      	bx	lr
	...

0800825c <_init>:
 800825c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800825e:	bf00      	nop
 8008260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008262:	bc08      	pop	{r3}
 8008264:	469e      	mov	lr, r3
 8008266:	4770      	bx	lr

08008268 <_fini>:
 8008268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800826a:	bf00      	nop
 800826c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800826e:	bc08      	pop	{r3}
 8008270:	469e      	mov	lr, r3
 8008272:	4770      	bx	lr
