#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Aug 25 17:19:30 2020
# Process ID: 16432
# Current directory: D:/STUDY/GitHubWork/Verilog-learning/09_uart_ram/vivado_fpga/vivado.runs/synth_1
# Command line: vivado.exe -log uart_ram.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_ram.tcl
# Log file: D:/STUDY/GitHubWork/Verilog-learning/09_uart_ram/vivado_fpga/vivado.runs/synth_1/uart_ram.vds
# Journal file: D:/STUDY/GitHubWork/Verilog-learning/09_uart_ram/vivado_fpga/vivado.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source uart_ram.tcl -notrace
