
ARM_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000292c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  08002acc  08002acc  00003acc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002c0c  08002c0c  00004060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002c0c  08002c0c  00003c0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002c14  08002c14  00004060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002c14  08002c14  00003c14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002c18  08002c18  00003c18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08002c1c  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000174  20000060  08002c7c  00004060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001d4  08002c7c  000041d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000488d  00000000  00000000  00004090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001383  00000000  00000000  0000891d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000528  00000000  00000000  00009ca0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000003d3  00000000  00000000  0000a1c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015100  00000000  00000000  0000a59b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006342  00000000  00000000  0001f69b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008253a  00000000  00000000  000259dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a7f17  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000017e0  00000000  00000000  000a7f5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000a973c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08002ab4 	.word	0x08002ab4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	08002ab4 	.word	0x08002ab4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <ten_or_fifteen_mins_timer>:
#include "LCD.h"
#include <string.h>

#define READ_PIN(GPIOx, PIN)   ((GPIOx->IDR & (1 << PIN)) ? 1 : 0)

void ten_or_fifteen_mins_timer(uint8_t a){
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b086      	sub	sp, #24
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	4603      	mov	r3, r0
 80005b4:	71fb      	strb	r3, [r7, #7]
	char temp[10];
	lcd_cmd(0x01);
 80005b6:	2001      	movs	r0, #1
 80005b8:	f000 f991 	bl	80008de <lcd_cmd>
	if (a==10){
 80005bc:	79fb      	ldrb	r3, [r7, #7]
 80005be:	2b0a      	cmp	r3, #10
 80005c0:	d123      	bne.n	800060a <ten_or_fifteen_mins_timer+0x5e>

		for(uint8_t i=10;i>0;i--){
 80005c2:	230a      	movs	r3, #10
 80005c4:	75fb      	strb	r3, [r7, #23]
 80005c6:	e01d      	b.n	8000604 <ten_or_fifteen_mins_timer+0x58>
			lcd_set_cursor(0,0);
 80005c8:	2100      	movs	r1, #0
 80005ca:	2000      	movs	r0, #0
 80005cc:	f000 f9d5 	bl	800097a <lcd_set_cursor>
			lcd_print("Time left: ");
 80005d0:	4823      	ldr	r0, [pc, #140]	@ (8000660 <ten_or_fifteen_mins_timer+0xb4>)
 80005d2:	f000 f9ee 	bl	80009b2 <lcd_print>
			lcd_set_cursor(1,0);
 80005d6:	2100      	movs	r1, #0
 80005d8:	2001      	movs	r0, #1
 80005da:	f000 f9ce 	bl	800097a <lcd_set_cursor>
			sprintf(temp, "%02d", i);
 80005de:	7dfa      	ldrb	r2, [r7, #23]
 80005e0:	f107 030c 	add.w	r3, r7, #12
 80005e4:	491f      	ldr	r1, [pc, #124]	@ (8000664 <ten_or_fifteen_mins_timer+0xb8>)
 80005e6:	4618      	mov	r0, r3
 80005e8:	f001 fdc4 	bl	8002174 <siprintf>
			lcd_print(temp);
 80005ec:	f107 030c 	add.w	r3, r7, #12
 80005f0:	4618      	mov	r0, r3
 80005f2:	f000 f9de 	bl	80009b2 <lcd_print>
			timer(65535);
 80005f6:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80005fa:	f000 f879 	bl	80006f0 <timer>
		for(uint8_t i=10;i>0;i--){
 80005fe:	7dfb      	ldrb	r3, [r7, #23]
 8000600:	3b01      	subs	r3, #1
 8000602:	75fb      	strb	r3, [r7, #23]
 8000604:	7dfb      	ldrb	r3, [r7, #23]
 8000606:	2b00      	cmp	r3, #0
 8000608:	d1de      	bne.n	80005c8 <ten_or_fifteen_mins_timer+0x1c>

		}

	}
	if (a==15){
 800060a:	79fb      	ldrb	r3, [r7, #7]
 800060c:	2b0f      	cmp	r3, #15
 800060e:	d123      	bne.n	8000658 <ten_or_fifteen_mins_timer+0xac>
			for(uint8_t i=15;i>0;i--){
 8000610:	230f      	movs	r3, #15
 8000612:	75bb      	strb	r3, [r7, #22]
 8000614:	e01d      	b.n	8000652 <ten_or_fifteen_mins_timer+0xa6>
				lcd_set_cursor(0,0);
 8000616:	2100      	movs	r1, #0
 8000618:	2000      	movs	r0, #0
 800061a:	f000 f9ae 	bl	800097a <lcd_set_cursor>
				lcd_print("Time left: ");
 800061e:	4810      	ldr	r0, [pc, #64]	@ (8000660 <ten_or_fifteen_mins_timer+0xb4>)
 8000620:	f000 f9c7 	bl	80009b2 <lcd_print>
				lcd_set_cursor(1,0);
 8000624:	2100      	movs	r1, #0
 8000626:	2001      	movs	r0, #1
 8000628:	f000 f9a7 	bl	800097a <lcd_set_cursor>
				sprintf(temp, "%02d", i);
 800062c:	7dba      	ldrb	r2, [r7, #22]
 800062e:	f107 030c 	add.w	r3, r7, #12
 8000632:	490c      	ldr	r1, [pc, #48]	@ (8000664 <ten_or_fifteen_mins_timer+0xb8>)
 8000634:	4618      	mov	r0, r3
 8000636:	f001 fd9d 	bl	8002174 <siprintf>
				lcd_print(temp);
 800063a:	f107 030c 	add.w	r3, r7, #12
 800063e:	4618      	mov	r0, r3
 8000640:	f000 f9b7 	bl	80009b2 <lcd_print>
				timer(65535);
 8000644:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8000648:	f000 f852 	bl	80006f0 <timer>
			for(uint8_t i=15;i>0;i--){
 800064c:	7dbb      	ldrb	r3, [r7, #22]
 800064e:	3b01      	subs	r3, #1
 8000650:	75bb      	strb	r3, [r7, #22]
 8000652:	7dbb      	ldrb	r3, [r7, #22]
 8000654:	2b00      	cmp	r3, #0
 8000656:	d1de      	bne.n	8000616 <ten_or_fifteen_mins_timer+0x6a>
			}
		}
}
 8000658:	bf00      	nop
 800065a:	3718      	adds	r7, #24
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}
 8000660:	08002acc 	.word	0x08002acc
 8000664:	08002ad8 	.word	0x08002ad8

08000668 <timer_arr>:
	        samples = (samples << 1) | READ_PIN(GPIOx, PinNumber);
	    }
	    return (samples == 0xFFFF);   // stable high for 16 readsads
}
void timer_arr(uint32_t delay)
  {
 8000668:	b480      	push	{r7}
 800066a:	b085      	sub	sp, #20
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
   while(delay>0)
 8000670:	e032      	b.n	80006d8 <timer_arr+0x70>
   {
	 uint32_t temp=0;
 8000672:	2300      	movs	r3, #0
 8000674:	60fb      	str	r3, [r7, #12]
	  if(delay>65535)
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800067c:	d303      	bcc.n	8000686 <timer_arr+0x1e>
	  {
		  temp=65535;
 800067e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000682:	60fb      	str	r3, [r7, #12]
 8000684:	e001      	b.n	800068a <timer_arr+0x22>

	  }
	  else
	  {
		  temp=delay;
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	60fb      	str	r3, [r7, #12]

	  }
	  TIM3->PSC=16000-1;
 800068a:	4b18      	ldr	r3, [pc, #96]	@ (80006ec <timer_arr+0x84>)
 800068c:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8000690:	629a      	str	r2, [r3, #40]	@ 0x28
	  TIM3->ARR=temp-1;
 8000692:	4a16      	ldr	r2, [pc, #88]	@ (80006ec <timer_arr+0x84>)
 8000694:	68fb      	ldr	r3, [r7, #12]
 8000696:	3b01      	subs	r3, #1
 8000698:	62d3      	str	r3, [r2, #44]	@ 0x2c
	  TIM3->CNT=0;
 800069a:	4b14      	ldr	r3, [pc, #80]	@ (80006ec <timer_arr+0x84>)
 800069c:	2200      	movs	r2, #0
 800069e:	625a      	str	r2, [r3, #36]	@ 0x24
	  TIM3->EGR=TIM_EGR_UG;
 80006a0:	4b12      	ldr	r3, [pc, #72]	@ (80006ec <timer_arr+0x84>)
 80006a2:	2201      	movs	r2, #1
 80006a4:	615a      	str	r2, [r3, #20]
	  TIM3->SR=0x0000;
 80006a6:	4b11      	ldr	r3, [pc, #68]	@ (80006ec <timer_arr+0x84>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	611a      	str	r2, [r3, #16]
	  TIM3->CR1=TIM_CR1_CEN;
 80006ac:	4b0f      	ldr	r3, [pc, #60]	@ (80006ec <timer_arr+0x84>)
 80006ae:	2201      	movs	r2, #1
 80006b0:	601a      	str	r2, [r3, #0]
	  while(!(TIM3->SR&(0X0001)));
 80006b2:	bf00      	nop
 80006b4:	4b0d      	ldr	r3, [pc, #52]	@ (80006ec <timer_arr+0x84>)
 80006b6:	691b      	ldr	r3, [r3, #16]
 80006b8:	f003 0301 	and.w	r3, r3, #1
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d0f9      	beq.n	80006b4 <timer_arr+0x4c>
	  TIM3->SR|=0x0000;
 80006c0:	4b0a      	ldr	r3, [pc, #40]	@ (80006ec <timer_arr+0x84>)
 80006c2:	4a0a      	ldr	r2, [pc, #40]	@ (80006ec <timer_arr+0x84>)
 80006c4:	691b      	ldr	r3, [r3, #16]
 80006c6:	6113      	str	r3, [r2, #16]
	  TIM3->CR1|=0x0000;
 80006c8:	4b08      	ldr	r3, [pc, #32]	@ (80006ec <timer_arr+0x84>)
 80006ca:	4a08      	ldr	r2, [pc, #32]	@ (80006ec <timer_arr+0x84>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	6013      	str	r3, [r2, #0]
      delay=delay-temp;
 80006d0:	687a      	ldr	r2, [r7, #4]
 80006d2:	68fb      	ldr	r3, [r7, #12]
 80006d4:	1ad3      	subs	r3, r2, r3
 80006d6:	607b      	str	r3, [r7, #4]
   while(delay>0)
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d1c9      	bne.n	8000672 <timer_arr+0xa>

   }
  }
 80006de:	bf00      	nop
 80006e0:	bf00      	nop
 80006e2:	3714      	adds	r7, #20
 80006e4:	46bd      	mov	sp, r7
 80006e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ea:	4770      	bx	lr
 80006ec:	40000400 	.word	0x40000400

080006f0 <timer>:
/**
 * @brief The timer() is used to call the time delay function
 * @param a the time delay in milli-seconds to be created
 */
void timer(uint32_t a){
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
	  RCC->APB1ENR|=0X00000002;
 80006f8:	4b08      	ldr	r3, [pc, #32]	@ (800071c <timer+0x2c>)
 80006fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006fc:	4a07      	ldr	r2, [pc, #28]	@ (800071c <timer+0x2c>)
 80006fe:	f043 0302 	orr.w	r3, r3, #2
 8000702:	6413      	str	r3, [r2, #64]	@ 0x40
	  TIM3->CR1|=0x0000;
 8000704:	4b06      	ldr	r3, [pc, #24]	@ (8000720 <timer+0x30>)
 8000706:	4a06      	ldr	r2, [pc, #24]	@ (8000720 <timer+0x30>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	6013      	str	r3, [r2, #0]
	  timer_arr(a);
 800070c:	6878      	ldr	r0, [r7, #4]
 800070e:	f7ff ffab 	bl	8000668 <timer_arr>

}
 8000712:	bf00      	nop
 8000714:	3708      	adds	r7, #8
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	40023800 	.word	0x40023800
 8000720:	40000400 	.word	0x40000400

08000724 <read_btn_pa4>:

uint8_t drip_time = 10;      // 10 or 15
uint8_t fan_mode = 0;        // 0 = auto, 1 = manual

// ------------------ BUTTON READ -------------------
uint8_t read_btn_pa4() { return (GPIOA->IDR & (1<<4)) != 0; }
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0
 8000728:	4b06      	ldr	r3, [pc, #24]	@ (8000744 <read_btn_pa4+0x20>)
 800072a:	691b      	ldr	r3, [r3, #16]
 800072c:	f003 0310 	and.w	r3, r3, #16
 8000730:	2b00      	cmp	r3, #0
 8000732:	bf14      	ite	ne
 8000734:	2301      	movne	r3, #1
 8000736:	2300      	moveq	r3, #0
 8000738:	b2db      	uxtb	r3, r3
 800073a:	4618      	mov	r0, r3
 800073c:	46bd      	mov	sp, r7
 800073e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000742:	4770      	bx	lr
 8000744:	40020000 	.word	0x40020000

08000748 <read_btn_pa5>:
uint8_t read_btn_pa5() { return (GPIOA->IDR & (1<<6)) != 0; }
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
 800074c:	4b06      	ldr	r3, [pc, #24]	@ (8000768 <read_btn_pa5+0x20>)
 800074e:	691b      	ldr	r3, [r3, #16]
 8000750:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000754:	2b00      	cmp	r3, #0
 8000756:	bf14      	ite	ne
 8000758:	2301      	movne	r3, #1
 800075a:	2300      	moveq	r3, #0
 800075c:	b2db      	uxtb	r3, r3
 800075e:	4618      	mov	r0, r3
 8000760:	46bd      	mov	sp, r7
 8000762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000766:	4770      	bx	lr
 8000768:	40020000 	.word	0x40020000

0800076c <delay_ms>:
        return 1;
    }
    last_btn_pa5 = state;
    return 0;
}
void delay_ms(uint32_t ms) {
 800076c:	b480      	push	{r7}
 800076e:	b085      	sub	sp, #20
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
    for (volatile uint32_t i = 0; i < ms * 4000; i++);
 8000774:	2300      	movs	r3, #0
 8000776:	60fb      	str	r3, [r7, #12]
 8000778:	e002      	b.n	8000780 <delay_ms+0x14>
 800077a:	68fb      	ldr	r3, [r7, #12]
 800077c:	3301      	adds	r3, #1
 800077e:	60fb      	str	r3, [r7, #12]
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8000786:	fb03 f202 	mul.w	r2, r3, r2
 800078a:	68fb      	ldr	r3, [r7, #12]
 800078c:	429a      	cmp	r2, r3
 800078e:	d8f4      	bhi.n	800077a <delay_ms+0xe>
}
 8000790:	bf00      	nop
 8000792:	bf00      	nop
 8000794:	3714      	adds	r7, #20
 8000796:	46bd      	mov	sp, r7
 8000798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079c:	4770      	bx	lr
	...

080007a0 <i2c_write>:

// ------------------- I2C WRITE --------------------
void i2c_write(uint8_t data) {
 80007a0:	b480      	push	{r7}
 80007a2:	b083      	sub	sp, #12
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	4603      	mov	r3, r0
 80007a8:	71fb      	strb	r3, [r7, #7]
    while ((I2C1->SR2 & I2C_SR2_BUSY));
 80007aa:	bf00      	nop
 80007ac:	4b1d      	ldr	r3, [pc, #116]	@ (8000824 <i2c_write+0x84>)
 80007ae:	699b      	ldr	r3, [r3, #24]
 80007b0:	f003 0302 	and.w	r3, r3, #2
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d1f9      	bne.n	80007ac <i2c_write+0xc>

    I2C1->CR1 |= I2C_CR1_START;                // START
 80007b8:	4b1a      	ldr	r3, [pc, #104]	@ (8000824 <i2c_write+0x84>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	4a19      	ldr	r2, [pc, #100]	@ (8000824 <i2c_write+0x84>)
 80007be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80007c2:	6013      	str	r3, [r2, #0]
    while (!(I2C1->SR1 & I2C_SR1_SB));
 80007c4:	bf00      	nop
 80007c6:	4b17      	ldr	r3, [pc, #92]	@ (8000824 <i2c_write+0x84>)
 80007c8:	695b      	ldr	r3, [r3, #20]
 80007ca:	f003 0301 	and.w	r3, r3, #1
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d0f9      	beq.n	80007c6 <i2c_write+0x26>

    I2C1->DR = I2C_ADDR;                       // Slave address + Write
 80007d2:	4b14      	ldr	r3, [pc, #80]	@ (8000824 <i2c_write+0x84>)
 80007d4:	224e      	movs	r2, #78	@ 0x4e
 80007d6:	611a      	str	r2, [r3, #16]
    while (!(I2C1->SR1 & I2C_SR1_ADDR));
 80007d8:	bf00      	nop
 80007da:	4b12      	ldr	r3, [pc, #72]	@ (8000824 <i2c_write+0x84>)
 80007dc:	695b      	ldr	r3, [r3, #20]
 80007de:	f003 0302 	and.w	r3, r3, #2
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d0f9      	beq.n	80007da <i2c_write+0x3a>
    (void)I2C1->SR2;                           // Clear ADDR
 80007e6:	4b0f      	ldr	r3, [pc, #60]	@ (8000824 <i2c_write+0x84>)
 80007e8:	699b      	ldr	r3, [r3, #24]

    while (!(I2C1->SR1 & I2C_SR1_TXE));
 80007ea:	bf00      	nop
 80007ec:	4b0d      	ldr	r3, [pc, #52]	@ (8000824 <i2c_write+0x84>)
 80007ee:	695b      	ldr	r3, [r3, #20]
 80007f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d0f9      	beq.n	80007ec <i2c_write+0x4c>
    I2C1->DR = data;                           // Write data
 80007f8:	4a0a      	ldr	r2, [pc, #40]	@ (8000824 <i2c_write+0x84>)
 80007fa:	79fb      	ldrb	r3, [r7, #7]
 80007fc:	6113      	str	r3, [r2, #16]

    while (!(I2C1->SR1 & I2C_SR1_BTF));
 80007fe:	bf00      	nop
 8000800:	4b08      	ldr	r3, [pc, #32]	@ (8000824 <i2c_write+0x84>)
 8000802:	695b      	ldr	r3, [r3, #20]
 8000804:	f003 0304 	and.w	r3, r3, #4
 8000808:	2b00      	cmp	r3, #0
 800080a:	d0f9      	beq.n	8000800 <i2c_write+0x60>

    I2C1->CR1 |= I2C_CR1_STOP;                 // STOP
 800080c:	4b05      	ldr	r3, [pc, #20]	@ (8000824 <i2c_write+0x84>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	4a04      	ldr	r2, [pc, #16]	@ (8000824 <i2c_write+0x84>)
 8000812:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000816:	6013      	str	r3, [r2, #0]
}
 8000818:	bf00      	nop
 800081a:	370c      	adds	r7, #12
 800081c:	46bd      	mov	sp, r7
 800081e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000822:	4770      	bx	lr
 8000824:	40005400 	.word	0x40005400

08000828 <lcd_pulse>:

// ------------------- LCD LOW-LEVEL --------------------
void lcd_pulse(uint8_t data) {
 8000828:	b580      	push	{r7, lr}
 800082a:	b082      	sub	sp, #8
 800082c:	af00      	add	r7, sp, #0
 800082e:	4603      	mov	r3, r0
 8000830:	71fb      	strb	r3, [r7, #7]
    i2c_write(data | LCD_EN | LCD_BACKLIGHT);
 8000832:	79fb      	ldrb	r3, [r7, #7]
 8000834:	f043 030c 	orr.w	r3, r3, #12
 8000838:	b2db      	uxtb	r3, r3
 800083a:	4618      	mov	r0, r3
 800083c:	f7ff ffb0 	bl	80007a0 <i2c_write>
    delay_ms(1);
 8000840:	2001      	movs	r0, #1
 8000842:	f7ff ff93 	bl	800076c <delay_ms>
    i2c_write((data & ~LCD_EN) | LCD_BACKLIGHT);
 8000846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800084a:	f023 030c 	bic.w	r3, r3, #12
 800084e:	b25b      	sxtb	r3, r3
 8000850:	f043 0308 	orr.w	r3, r3, #8
 8000854:	b25b      	sxtb	r3, r3
 8000856:	b2db      	uxtb	r3, r3
 8000858:	4618      	mov	r0, r3
 800085a:	f7ff ffa1 	bl	80007a0 <i2c_write>
    delay_ms(1);
 800085e:	2001      	movs	r0, #1
 8000860:	f7ff ff84 	bl	800076c <delay_ms>
}
 8000864:	bf00      	nop
 8000866:	3708      	adds	r7, #8
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}

0800086c <lcd_send_nibble>:

void lcd_send_nibble(uint8_t nib, uint8_t mode) {
 800086c:	b580      	push	{r7, lr}
 800086e:	b084      	sub	sp, #16
 8000870:	af00      	add	r7, sp, #0
 8000872:	4603      	mov	r3, r0
 8000874:	460a      	mov	r2, r1
 8000876:	71fb      	strb	r3, [r7, #7]
 8000878:	4613      	mov	r3, r2
 800087a:	71bb      	strb	r3, [r7, #6]
    uint8_t data = (nib << 4) | mode | LCD_BACKLIGHT;
 800087c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000880:	011b      	lsls	r3, r3, #4
 8000882:	b25a      	sxtb	r2, r3
 8000884:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000888:	4313      	orrs	r3, r2
 800088a:	b25b      	sxtb	r3, r3
 800088c:	f043 0308 	orr.w	r3, r3, #8
 8000890:	b25b      	sxtb	r3, r3
 8000892:	73fb      	strb	r3, [r7, #15]
    lcd_pulse(data);
 8000894:	7bfb      	ldrb	r3, [r7, #15]
 8000896:	4618      	mov	r0, r3
 8000898:	f7ff ffc6 	bl	8000828 <lcd_pulse>
}
 800089c:	bf00      	nop
 800089e:	3710      	adds	r7, #16
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}

080008a4 <lcd_send_byte>:

void lcd_send_byte(uint8_t byte, uint8_t mode) {
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	4603      	mov	r3, r0
 80008ac:	460a      	mov	r2, r1
 80008ae:	71fb      	strb	r3, [r7, #7]
 80008b0:	4613      	mov	r3, r2
 80008b2:	71bb      	strb	r3, [r7, #6]
    lcd_send_nibble(byte >> 4, mode);   // High nibble
 80008b4:	79fb      	ldrb	r3, [r7, #7]
 80008b6:	091b      	lsrs	r3, r3, #4
 80008b8:	b2db      	uxtb	r3, r3
 80008ba:	79ba      	ldrb	r2, [r7, #6]
 80008bc:	4611      	mov	r1, r2
 80008be:	4618      	mov	r0, r3
 80008c0:	f7ff ffd4 	bl	800086c <lcd_send_nibble>
    lcd_send_nibble(byte & 0x0F, mode); // Low nibble
 80008c4:	79fb      	ldrb	r3, [r7, #7]
 80008c6:	f003 030f 	and.w	r3, r3, #15
 80008ca:	b2db      	uxtb	r3, r3
 80008cc:	79ba      	ldrb	r2, [r7, #6]
 80008ce:	4611      	mov	r1, r2
 80008d0:	4618      	mov	r0, r3
 80008d2:	f7ff ffcb 	bl	800086c <lcd_send_nibble>
}
 80008d6:	bf00      	nop
 80008d8:	3708      	adds	r7, #8
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}

080008de <lcd_cmd>:

// ------------------- LCD COMMANDS --------------------
void lcd_cmd(uint8_t cmd) {
 80008de:	b580      	push	{r7, lr}
 80008e0:	b082      	sub	sp, #8
 80008e2:	af00      	add	r7, sp, #0
 80008e4:	4603      	mov	r3, r0
 80008e6:	71fb      	strb	r3, [r7, #7]
    lcd_send_byte(cmd, 0); // RS=0
 80008e8:	79fb      	ldrb	r3, [r7, #7]
 80008ea:	2100      	movs	r1, #0
 80008ec:	4618      	mov	r0, r3
 80008ee:	f7ff ffd9 	bl	80008a4 <lcd_send_byte>
    delay_ms(2);
 80008f2:	2002      	movs	r0, #2
 80008f4:	f7ff ff3a 	bl	800076c <delay_ms>
}
 80008f8:	bf00      	nop
 80008fa:	3708      	adds	r7, #8
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}

08000900 <lcd_data>:

void lcd_data(uint8_t data) {
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
 8000906:	4603      	mov	r3, r0
 8000908:	71fb      	strb	r3, [r7, #7]
    lcd_send_byte(data, LCD_RS);
 800090a:	79fb      	ldrb	r3, [r7, #7]
 800090c:	2101      	movs	r1, #1
 800090e:	4618      	mov	r0, r3
 8000910:	f7ff ffc8 	bl	80008a4 <lcd_send_byte>
    delay_ms(2);
 8000914:	2002      	movs	r0, #2
 8000916:	f7ff ff29 	bl	800076c <delay_ms>
}
 800091a:	bf00      	nop
 800091c:	3708      	adds	r7, #8
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}

08000922 <lcd_init>:

void lcd_init(void) {
 8000922:	b580      	push	{r7, lr}
 8000924:	af00      	add	r7, sp, #0
    delay_ms(50);
 8000926:	2032      	movs	r0, #50	@ 0x32
 8000928:	f7ff ff20 	bl	800076c <delay_ms>

    // 4-bit init sequence
    lcd_send_nibble(0x03, 0);
 800092c:	2100      	movs	r1, #0
 800092e:	2003      	movs	r0, #3
 8000930:	f7ff ff9c 	bl	800086c <lcd_send_nibble>
    delay_ms(5);
 8000934:	2005      	movs	r0, #5
 8000936:	f7ff ff19 	bl	800076c <delay_ms>
    lcd_send_nibble(0x03, 0);
 800093a:	2100      	movs	r1, #0
 800093c:	2003      	movs	r0, #3
 800093e:	f7ff ff95 	bl	800086c <lcd_send_nibble>
    delay_ms(1);
 8000942:	2001      	movs	r0, #1
 8000944:	f7ff ff12 	bl	800076c <delay_ms>
    lcd_send_nibble(0x03, 0);
 8000948:	2100      	movs	r1, #0
 800094a:	2003      	movs	r0, #3
 800094c:	f7ff ff8e 	bl	800086c <lcd_send_nibble>
    lcd_send_nibble(0x02, 0);
 8000950:	2100      	movs	r1, #0
 8000952:	2002      	movs	r0, #2
 8000954:	f7ff ff8a 	bl	800086c <lcd_send_nibble>

    lcd_cmd(0x28);  // 4-bit, 2 lines
 8000958:	2028      	movs	r0, #40	@ 0x28
 800095a:	f7ff ffc0 	bl	80008de <lcd_cmd>
    lcd_cmd(0x0C);  // Display ON
 800095e:	200c      	movs	r0, #12
 8000960:	f7ff ffbd 	bl	80008de <lcd_cmd>
    lcd_cmd(0x06);  // Auto-increment
 8000964:	2006      	movs	r0, #6
 8000966:	f7ff ffba 	bl	80008de <lcd_cmd>
    lcd_cmd(0x01);  // Clear display
 800096a:	2001      	movs	r0, #1
 800096c:	f7ff ffb7 	bl	80008de <lcd_cmd>
    delay_ms(2);
 8000970:	2002      	movs	r0, #2
 8000972:	f7ff fefb 	bl	800076c <delay_ms>
}
 8000976:	bf00      	nop
 8000978:	bd80      	pop	{r7, pc}

0800097a <lcd_set_cursor>:

void lcd_set_cursor(uint8_t row, uint8_t col) {
 800097a:	b580      	push	{r7, lr}
 800097c:	b084      	sub	sp, #16
 800097e:	af00      	add	r7, sp, #0
 8000980:	4603      	mov	r3, r0
 8000982:	460a      	mov	r2, r1
 8000984:	71fb      	strb	r3, [r7, #7]
 8000986:	4613      	mov	r3, r2
 8000988:	71bb      	strb	r3, [r7, #6]
    uint8_t addr = (row == 0 ? 0x00 : 0x40) + col;
 800098a:	79fb      	ldrb	r3, [r7, #7]
 800098c:	2b00      	cmp	r3, #0
 800098e:	d101      	bne.n	8000994 <lcd_set_cursor+0x1a>
 8000990:	2200      	movs	r2, #0
 8000992:	e000      	b.n	8000996 <lcd_set_cursor+0x1c>
 8000994:	2240      	movs	r2, #64	@ 0x40
 8000996:	79bb      	ldrb	r3, [r7, #6]
 8000998:	4413      	add	r3, r2
 800099a:	73fb      	strb	r3, [r7, #15]
    lcd_cmd(0x80 | addr);
 800099c:	7bfb      	ldrb	r3, [r7, #15]
 800099e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80009a2:	b2db      	uxtb	r3, r3
 80009a4:	4618      	mov	r0, r3
 80009a6:	f7ff ff9a 	bl	80008de <lcd_cmd>
}
 80009aa:	bf00      	nop
 80009ac:	3710      	adds	r7, #16
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}

080009b2 <lcd_print>:

void lcd_print(char* str) {
 80009b2:	b580      	push	{r7, lr}
 80009b4:	b082      	sub	sp, #8
 80009b6:	af00      	add	r7, sp, #0
 80009b8:	6078      	str	r0, [r7, #4]
    while (*str)
 80009ba:	e006      	b.n	80009ca <lcd_print+0x18>
        lcd_data(*str++);
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	1c5a      	adds	r2, r3, #1
 80009c0:	607a      	str	r2, [r7, #4]
 80009c2:	781b      	ldrb	r3, [r3, #0]
 80009c4:	4618      	mov	r0, r3
 80009c6:	f7ff ff9b 	bl	8000900 <lcd_data>
    while (*str)
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	781b      	ldrb	r3, [r3, #0]
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d1f4      	bne.n	80009bc <lcd_print+0xa>
}
 80009d2:	bf00      	nop
 80009d4:	bf00      	nop
 80009d6:	3708      	adds	r7, #8
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}

080009dc <menu_show_main>:
void menu_delay(uint32_t ms) {
    for (volatile uint32_t i = 0; i < ms*4000; i++);
}
void menu_show_main() {
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
    lcd_cmd(0x01);
 80009e0:	2001      	movs	r0, #1
 80009e2:	f7ff ff7c 	bl	80008de <lcd_cmd>
    lcd_set_cursor(0,0);
 80009e6:	2100      	movs	r1, #0
 80009e8:	2000      	movs	r0, #0
 80009ea:	f7ff ffc6 	bl	800097a <lcd_set_cursor>
    lcd_print("Select Function:");
 80009ee:	4806      	ldr	r0, [pc, #24]	@ (8000a08 <menu_show_main+0x2c>)
 80009f0:	f7ff ffdf 	bl	80009b2 <lcd_print>
    lcd_set_cursor(1,0);
 80009f4:	2100      	movs	r1, #0
 80009f6:	2001      	movs	r0, #1
 80009f8:	f7ff ffbf 	bl	800097a <lcd_set_cursor>
    lcd_print("1)Drip  2)Fan");
 80009fc:	4803      	ldr	r0, [pc, #12]	@ (8000a0c <menu_show_main+0x30>)
 80009fe:	f7ff ffd8 	bl	80009b2 <lcd_print>
}
 8000a02:	bf00      	nop
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	08002ae0 	.word	0x08002ae0
 8000a0c:	08002af4 	.word	0x08002af4

08000a10 <menu_show_drip>:

void menu_show_drip() {
 8000a10:	b580      	push	{r7, lr}
 8000a12:	af00      	add	r7, sp, #0
    lcd_cmd(0x01);
 8000a14:	2001      	movs	r0, #1
 8000a16:	f7ff ff62 	bl	80008de <lcd_cmd>
    lcd_set_cursor(0,0);
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	2000      	movs	r0, #0
 8000a1e:	f7ff ffac 	bl	800097a <lcd_set_cursor>
    lcd_print("Set Drip Time:");
 8000a22:	4806      	ldr	r0, [pc, #24]	@ (8000a3c <menu_show_drip+0x2c>)
 8000a24:	f7ff ffc5 	bl	80009b2 <lcd_print>
    lcd_set_cursor(1,0);
 8000a28:	2100      	movs	r1, #0
 8000a2a:	2001      	movs	r0, #1
 8000a2c:	f7ff ffa5 	bl	800097a <lcd_set_cursor>
    lcd_print("1)10m  2)15m");
 8000a30:	4803      	ldr	r0, [pc, #12]	@ (8000a40 <menu_show_drip+0x30>)
 8000a32:	f7ff ffbe 	bl	80009b2 <lcd_print>
}
 8000a36:	bf00      	nop
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	08002b04 	.word	0x08002b04
 8000a40:	08002b14 	.word	0x08002b14

08000a44 <menu_show_fan>:

void menu_show_fan() {
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
    lcd_cmd(0x01);
 8000a48:	2001      	movs	r0, #1
 8000a4a:	f7ff ff48 	bl	80008de <lcd_cmd>
    lcd_set_cursor(0,0);
 8000a4e:	2100      	movs	r1, #0
 8000a50:	2000      	movs	r0, #0
 8000a52:	f7ff ff92 	bl	800097a <lcd_set_cursor>
    lcd_print("Fan Mode:");
 8000a56:	4806      	ldr	r0, [pc, #24]	@ (8000a70 <menu_show_fan+0x2c>)
 8000a58:	f7ff ffab 	bl	80009b2 <lcd_print>
    lcd_set_cursor(1,0);
 8000a5c:	2100      	movs	r1, #0
 8000a5e:	2001      	movs	r0, #1
 8000a60:	f7ff ff8b 	bl	800097a <lcd_set_cursor>
    lcd_print("1)On 2)Off");
 8000a64:	4803      	ldr	r0, [pc, #12]	@ (8000a74 <menu_show_fan+0x30>)
 8000a66:	f7ff ffa4 	bl	80009b2 <lcd_print>
}
 8000a6a:	bf00      	nop
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	08002b24 	.word	0x08002b24
 8000a74:	08002b30 	.word	0x08002b30

08000a78 <menu_show_message>:

void menu_show_message(const char *msg) {
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b082      	sub	sp, #8
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
    lcd_cmd(0x01);
 8000a80:	2001      	movs	r0, #1
 8000a82:	f7ff ff2c 	bl	80008de <lcd_cmd>
    lcd_set_cursor(0,0);
 8000a86:	2100      	movs	r1, #0
 8000a88:	2000      	movs	r0, #0
 8000a8a:	f7ff ff76 	bl	800097a <lcd_set_cursor>
    lcd_print(msg);
 8000a8e:	6878      	ldr	r0, [r7, #4]
 8000a90:	f7ff ff8f 	bl	80009b2 <lcd_print>
}
 8000a94:	bf00      	nop
 8000a96:	3708      	adds	r7, #8
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}

08000a9c <process_menu>:
//            menu_state = MENU_IDLE;
//        }
//        return;
//    }
//}
void process_menu() {
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0

    if (!display_on) {
 8000aa0:	4b5c      	ldr	r3, [pc, #368]	@ (8000c14 <process_menu+0x178>)
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	b2db      	uxtb	r3, r3
 8000aa6:	f083 0301 	eor.w	r3, r3, #1
 8000aaa:	b2db      	uxtb	r3, r3
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d006      	beq.n	8000abe <process_menu+0x22>
        menu_state = MENU_IDLE;
 8000ab0:	4b59      	ldr	r3, [pc, #356]	@ (8000c18 <process_menu+0x17c>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	701a      	strb	r2, [r3, #0]
        lcd_cmd(0x01);
 8000ab6:	2001      	movs	r0, #1
 8000ab8:	f7ff ff11 	bl	80008de <lcd_cmd>
        return;
 8000abc:	e0a8      	b.n	8000c10 <process_menu+0x174>
    }

    if (menu_state == MENU_IDLE) {
 8000abe:	4b56      	ldr	r3, [pc, #344]	@ (8000c18 <process_menu+0x17c>)
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d104      	bne.n	8000ad0 <process_menu+0x34>
        menu_state = MENU_MAIN;
 8000ac6:	4b54      	ldr	r3, [pc, #336]	@ (8000c18 <process_menu+0x17c>)
 8000ac8:	2201      	movs	r2, #1
 8000aca:	701a      	strb	r2, [r3, #0]
        menu_show_main();
 8000acc:	f7ff ff86 	bl	80009dc <menu_show_main>
    }

    // ----------- MAIN MENU -----------
    if (menu_state == MENU_MAIN) {
 8000ad0:	4b51      	ldr	r3, [pc, #324]	@ (8000c18 <process_menu+0x17c>)
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	2b01      	cmp	r3, #1
 8000ad6:	d142      	bne.n	8000b5e <process_menu+0xc2>
        // Drip menu only if toggle ON
        if (read_btn_pa4()) {
 8000ad8:	f7ff fe24 	bl	8000724 <read_btn_pa4>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d01b      	beq.n	8000b1a <process_menu+0x7e>
        	if (!DRIP_TOGGLE_PIN) {
 8000ae2:	4b4e      	ldr	r3, [pc, #312]	@ (8000c1c <process_menu+0x180>)
 8000ae4:	781b      	ldrb	r3, [r3, #0]
 8000ae6:	b2db      	uxtb	r3, r3
 8000ae8:	f083 0301 	eor.w	r3, r3, #1
 8000aec:	b2db      	uxtb	r3, r3
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d00a      	beq.n	8000b08 <process_menu+0x6c>
        	            menu_show_message("Drip Disabled");
 8000af2:	484b      	ldr	r0, [pc, #300]	@ (8000c20 <process_menu+0x184>)
 8000af4:	f7ff ffc0 	bl	8000a78 <menu_show_message>
        	            timer(500);
 8000af8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000afc:	f7ff fdf8 	bl	80006f0 <timer>
        	            menu_state = MENU_IDLE;
 8000b00:	4b45      	ldr	r3, [pc, #276]	@ (8000c18 <process_menu+0x17c>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	701a      	strb	r2, [r3, #0]
        	            return;
 8000b06:	e083      	b.n	8000c10 <process_menu+0x174>
        	        }
            menu_state = MENU_DRIP;
 8000b08:	4b43      	ldr	r3, [pc, #268]	@ (8000c18 <process_menu+0x17c>)
 8000b0a:	2202      	movs	r2, #2
 8000b0c:	701a      	strb	r2, [r3, #0]
            timer(500);
 8000b0e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000b12:	f7ff fded 	bl	80006f0 <timer>
            menu_show_drip();
 8000b16:	f7ff ff7b 	bl	8000a10 <menu_show_drip>
        }

        // Fan menu only if toggle ON
        if (read_btn_pa5()) {
 8000b1a:	f7ff fe15 	bl	8000748 <read_btn_pa5>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d070      	beq.n	8000c06 <process_menu+0x16a>
        	 if (!FAN_TOGGLE_PIN) {
 8000b24:	4b3f      	ldr	r3, [pc, #252]	@ (8000c24 <process_menu+0x188>)
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	b2db      	uxtb	r3, r3
 8000b2a:	f083 0301 	eor.w	r3, r3, #1
 8000b2e:	b2db      	uxtb	r3, r3
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d00a      	beq.n	8000b4a <process_menu+0xae>
        	            menu_show_message("Fan Disabled");
 8000b34:	483c      	ldr	r0, [pc, #240]	@ (8000c28 <process_menu+0x18c>)
 8000b36:	f7ff ff9f 	bl	8000a78 <menu_show_message>
        	            timer(500);
 8000b3a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000b3e:	f7ff fdd7 	bl	80006f0 <timer>
        	            menu_state = MENU_IDLE;
 8000b42:	4b35      	ldr	r3, [pc, #212]	@ (8000c18 <process_menu+0x17c>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	701a      	strb	r2, [r3, #0]
        	            return;
 8000b48:	e062      	b.n	8000c10 <process_menu+0x174>
        	        }
            menu_state = MENU_FAN;
 8000b4a:	4b33      	ldr	r3, [pc, #204]	@ (8000c18 <process_menu+0x17c>)
 8000b4c:	2203      	movs	r2, #3
 8000b4e:	701a      	strb	r2, [r3, #0]
            timer(500);
 8000b50:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000b54:	f7ff fdcc 	bl	80006f0 <timer>
            menu_show_fan();
 8000b58:	f7ff ff74 	bl	8000a44 <menu_show_fan>
        }
        return;
 8000b5c:	e053      	b.n	8000c06 <process_menu+0x16a>
    }

    // ----------- DRIP MENU -----------
    if (menu_state == MENU_DRIP) {
 8000b5e:	4b2e      	ldr	r3, [pc, #184]	@ (8000c18 <process_menu+0x17c>)
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	2b02      	cmp	r3, #2
 8000b64:	d125      	bne.n	8000bb2 <process_menu+0x116>
        // Only allow setting if toggle still ON
        if (read_btn_pa4()) {
 8000b66:	f7ff fddd 	bl	8000724 <read_btn_pa4>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d00d      	beq.n	8000b8c <process_menu+0xf0>
            drip_time = 10;
 8000b70:	4b2e      	ldr	r3, [pc, #184]	@ (8000c2c <process_menu+0x190>)
 8000b72:	220a      	movs	r2, #10
 8000b74:	701a      	strb	r2, [r3, #0]
            menu_show_message("Drip set 10 min");
 8000b76:	482e      	ldr	r0, [pc, #184]	@ (8000c30 <process_menu+0x194>)
 8000b78:	f7ff ff7e 	bl	8000a78 <menu_show_message>
            timer(500);
 8000b7c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000b80:	f7ff fdb6 	bl	80006f0 <timer>
            menu_state = MENU_IDLE;
 8000b84:	4b24      	ldr	r3, [pc, #144]	@ (8000c18 <process_menu+0x17c>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	701a      	strb	r2, [r3, #0]
            return;
 8000b8a:	e041      	b.n	8000c10 <process_menu+0x174>
        }
        if (read_btn_pa5()) {
 8000b8c:	f7ff fddc 	bl	8000748 <read_btn_pa5>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d039      	beq.n	8000c0a <process_menu+0x16e>
            drip_time = 15;
 8000b96:	4b25      	ldr	r3, [pc, #148]	@ (8000c2c <process_menu+0x190>)
 8000b98:	220f      	movs	r2, #15
 8000b9a:	701a      	strb	r2, [r3, #0]
            menu_show_message("Drip set 15 min");
 8000b9c:	4825      	ldr	r0, [pc, #148]	@ (8000c34 <process_menu+0x198>)
 8000b9e:	f7ff ff6b 	bl	8000a78 <menu_show_message>
            timer(500);
 8000ba2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000ba6:	f7ff fda3 	bl	80006f0 <timer>
            menu_state = MENU_IDLE;
 8000baa:	4b1b      	ldr	r3, [pc, #108]	@ (8000c18 <process_menu+0x17c>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	701a      	strb	r2, [r3, #0]
            return;
 8000bb0:	e02e      	b.n	8000c10 <process_menu+0x174>
        }
        return;
    }

    // ----------- FAN MENU -----------
    if (menu_state == MENU_FAN) {
 8000bb2:	4b19      	ldr	r3, [pc, #100]	@ (8000c18 <process_menu+0x17c>)
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	2b03      	cmp	r3, #3
 8000bb8:	d12a      	bne.n	8000c10 <process_menu+0x174>
        // Only allow setting if toggle still ON

        if (read_btn_pa4()) {
 8000bba:	f7ff fdb3 	bl	8000724 <read_btn_pa4>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d00d      	beq.n	8000be0 <process_menu+0x144>
            fan_mode = 0; // auto
 8000bc4:	4b1c      	ldr	r3, [pc, #112]	@ (8000c38 <process_menu+0x19c>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	701a      	strb	r2, [r3, #0]
            menu_show_message("Fan on");
 8000bca:	481c      	ldr	r0, [pc, #112]	@ (8000c3c <process_menu+0x1a0>)
 8000bcc:	f7ff ff54 	bl	8000a78 <menu_show_message>
            //USART1_WriteLine("Fan on");
            timer(500);
 8000bd0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000bd4:	f7ff fd8c 	bl	80006f0 <timer>
            menu_state = MENU_IDLE;
 8000bd8:	4b0f      	ldr	r3, [pc, #60]	@ (8000c18 <process_menu+0x17c>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	701a      	strb	r2, [r3, #0]
            return;
 8000bde:	e017      	b.n	8000c10 <process_menu+0x174>
        }
        if (read_btn_pa5()) {
 8000be0:	f7ff fdb2 	bl	8000748 <read_btn_pa5>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d011      	beq.n	8000c0e <process_menu+0x172>
            fan_mode = 1; // manual
 8000bea:	4b13      	ldr	r3, [pc, #76]	@ (8000c38 <process_menu+0x19c>)
 8000bec:	2201      	movs	r2, #1
 8000bee:	701a      	strb	r2, [r3, #0]
            menu_show_message("Fan Off");
 8000bf0:	4813      	ldr	r0, [pc, #76]	@ (8000c40 <process_menu+0x1a4>)
 8000bf2:	f7ff ff41 	bl	8000a78 <menu_show_message>
            //USART1_WriteLine("Fan off");
            timer(500);
 8000bf6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000bfa:	f7ff fd79 	bl	80006f0 <timer>
            menu_state = MENU_IDLE;
 8000bfe:	4b06      	ldr	r3, [pc, #24]	@ (8000c18 <process_menu+0x17c>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	701a      	strb	r2, [r3, #0]
            return;
 8000c04:	e004      	b.n	8000c10 <process_menu+0x174>
        return;
 8000c06:	bf00      	nop
 8000c08:	e002      	b.n	8000c10 <process_menu+0x174>
        return;
 8000c0a:	bf00      	nop
 8000c0c:	e000      	b.n	8000c10 <process_menu+0x174>
        }
        return;
 8000c0e:	bf00      	nop
    }
}
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	2000007e 	.word	0x2000007e
 8000c18:	2000007c 	.word	0x2000007c
 8000c1c:	2000007f 	.word	0x2000007f
 8000c20:	08002b3c 	.word	0x08002b3c
 8000c24:	20000080 	.word	0x20000080
 8000c28:	08002b4c 	.word	0x08002b4c
 8000c2c:	20000000 	.word	0x20000000
 8000c30:	08002b5c 	.word	0x08002b5c
 8000c34:	08002b6c 	.word	0x08002b6c
 8000c38:	2000007d 	.word	0x2000007d
 8000c3c:	08002b7c 	.word	0x08002b7c
 8000c40:	08002b84 	.word	0x08002b84

08000c44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c44:	b480      	push	{r7}
 8000c46:	b083      	sub	sp, #12
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	db0b      	blt.n	8000c6e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c56:	79fb      	ldrb	r3, [r7, #7]
 8000c58:	f003 021f 	and.w	r2, r3, #31
 8000c5c:	4907      	ldr	r1, [pc, #28]	@ (8000c7c <__NVIC_EnableIRQ+0x38>)
 8000c5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c62:	095b      	lsrs	r3, r3, #5
 8000c64:	2001      	movs	r0, #1
 8000c66:	fa00 f202 	lsl.w	r2, r0, r2
 8000c6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c6e:	bf00      	nop
 8000c70:	370c      	adds	r7, #12
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop
 8000c7c:	e000e100 	.word	0xe000e100

08000c80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b083      	sub	sp, #12
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	4603      	mov	r3, r0
 8000c88:	6039      	str	r1, [r7, #0]
 8000c8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	db0a      	blt.n	8000caa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	b2da      	uxtb	r2, r3
 8000c98:	490c      	ldr	r1, [pc, #48]	@ (8000ccc <__NVIC_SetPriority+0x4c>)
 8000c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c9e:	0112      	lsls	r2, r2, #4
 8000ca0:	b2d2      	uxtb	r2, r2
 8000ca2:	440b      	add	r3, r1
 8000ca4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ca8:	e00a      	b.n	8000cc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	b2da      	uxtb	r2, r3
 8000cae:	4908      	ldr	r1, [pc, #32]	@ (8000cd0 <__NVIC_SetPriority+0x50>)
 8000cb0:	79fb      	ldrb	r3, [r7, #7]
 8000cb2:	f003 030f 	and.w	r3, r3, #15
 8000cb6:	3b04      	subs	r3, #4
 8000cb8:	0112      	lsls	r2, r2, #4
 8000cba:	b2d2      	uxtb	r2, r2
 8000cbc:	440b      	add	r3, r1
 8000cbe:	761a      	strb	r2, [r3, #24]
}
 8000cc0:	bf00      	nop
 8000cc2:	370c      	adds	r7, #12
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cca:	4770      	bx	lr
 8000ccc:	e000e100 	.word	0xe000e100
 8000cd0:	e000ed00 	.word	0xe000ed00

08000cd4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000cd8:	f3bf 8f4f 	dsb	sy
}
 8000cdc:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000cde:	4b06      	ldr	r3, [pc, #24]	@ (8000cf8 <__NVIC_SystemReset+0x24>)
 8000ce0:	68db      	ldr	r3, [r3, #12]
 8000ce2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000ce6:	4904      	ldr	r1, [pc, #16]	@ (8000cf8 <__NVIC_SystemReset+0x24>)
 8000ce8:	4b04      	ldr	r3, [pc, #16]	@ (8000cfc <__NVIC_SystemReset+0x28>)
 8000cea:	4313      	orrs	r3, r2
 8000cec:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000cee:	f3bf 8f4f 	dsb	sy
}
 8000cf2:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000cf4:	bf00      	nop
 8000cf6:	e7fd      	b.n	8000cf4 <__NVIC_SystemReset+0x20>
 8000cf8:	e000ed00 	.word	0xe000ed00
 8000cfc:	05fa0004 	.word	0x05fa0004

08000d00 <test_led>:
volatile uint8_t last_exti3_state = 0;

#define DEBOUNCE_DELAY_MS 200
#define BIN2BCD(x) (((x / 10) << 4) | (x % 10))

void test_led(){
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
	GPIOA->MODER |= GPIO_MODER_MODE5_0; //for inbuit led
 8000d04:	4b0e      	ldr	r3, [pc, #56]	@ (8000d40 <test_led+0x40>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4a0d      	ldr	r2, [pc, #52]	@ (8000d40 <test_led+0x40>)
 8000d0a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d0e:	6013      	str	r3, [r2, #0]
	GPIOA->OTYPER &= ~(1 << 5);
 8000d10:	4b0b      	ldr	r3, [pc, #44]	@ (8000d40 <test_led+0x40>)
 8000d12:	685b      	ldr	r3, [r3, #4]
 8000d14:	4a0a      	ldr	r2, [pc, #40]	@ (8000d40 <test_led+0x40>)
 8000d16:	f023 0320 	bic.w	r3, r3, #32
 8000d1a:	6053      	str	r3, [r2, #4]
	GPIOA->OSPEEDR &= ~(0x3 << (2 * 5));
 8000d1c:	4b08      	ldr	r3, [pc, #32]	@ (8000d40 <test_led+0x40>)
 8000d1e:	689b      	ldr	r3, [r3, #8]
 8000d20:	4a07      	ldr	r2, [pc, #28]	@ (8000d40 <test_led+0x40>)
 8000d22:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000d26:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(0x3 << (2 * 5));
 8000d28:	4b05      	ldr	r3, [pc, #20]	@ (8000d40 <test_led+0x40>)
 8000d2a:	68db      	ldr	r3, [r3, #12]
 8000d2c:	4a04      	ldr	r2, [pc, #16]	@ (8000d40 <test_led+0x40>)
 8000d2e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000d32:	60d3      	str	r3, [r2, #12]
}
 8000d34:	bf00      	nop
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop
 8000d40:	40020000 	.word	0x40020000

08000d44 <GPIO_configuration>:
void GPIO_configuration(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	af00      	add	r7, sp, #0
	//only for switches
	GPIOA->MODER = 0x00000000;
 8000d48:	4b3e      	ldr	r3, [pc, #248]	@ (8000e44 <GPIO_configuration+0x100>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	601a      	str	r2, [r3, #0]
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000d4e:	4b3e      	ldr	r3, [pc, #248]	@ (8000e48 <GPIO_configuration+0x104>)
 8000d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d52:	4a3d      	ldr	r2, [pc, #244]	@ (8000e48 <GPIO_configuration+0x104>)
 8000d54:	f043 0301 	orr.w	r3, r3, #1
 8000d58:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8000d5a:	4b3b      	ldr	r3, [pc, #236]	@ (8000e48 <GPIO_configuration+0x104>)
 8000d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d5e:	4a3a      	ldr	r2, [pc, #232]	@ (8000e48 <GPIO_configuration+0x104>)
 8000d60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d64:	6453      	str	r3, [r2, #68]	@ 0x44
	// Configure PA0 and PA1 as input for toggle switches
	GPIOA->MODER &= ~(GPIO_MODER_MODE0 | GPIO_MODER_MODE1|GPIO_MODER_MODE7|GPIO_MODER_MODE8);  // Input mode for PA0 and PA1
 8000d66:	4b37      	ldr	r3, [pc, #220]	@ (8000e44 <GPIO_configuration+0x100>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	4a36      	ldr	r2, [pc, #216]	@ (8000e44 <GPIO_configuration+0x100>)
 8000d6c:	f423 3370 	bic.w	r3, r3, #245760	@ 0x3c000
 8000d70:	f023 030f 	bic.w	r3, r3, #15
 8000d74:	6013      	str	r3, [r2, #0]

	GPIOA->PUPDR |= GPIO_PUPDR_PUPDR0_1;  // Pull-down for PA0
 8000d76:	4b33      	ldr	r3, [pc, #204]	@ (8000e44 <GPIO_configuration+0x100>)
 8000d78:	68db      	ldr	r3, [r3, #12]
 8000d7a:	4a32      	ldr	r2, [pc, #200]	@ (8000e44 <GPIO_configuration+0x100>)
 8000d7c:	f043 0302 	orr.w	r3, r3, #2
 8000d80:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= GPIO_PUPDR_PUPDR1_1;  // Pull-down for PA1
 8000d82:	4b30      	ldr	r3, [pc, #192]	@ (8000e44 <GPIO_configuration+0x100>)
 8000d84:	68db      	ldr	r3, [r3, #12]
 8000d86:	4a2f      	ldr	r2, [pc, #188]	@ (8000e44 <GPIO_configuration+0x100>)
 8000d88:	f043 0308 	orr.w	r3, r3, #8
 8000d8c:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= GPIO_PUPDR_PUPDR7_1;  // Pull-down for PA2
 8000d8e:	4b2d      	ldr	r3, [pc, #180]	@ (8000e44 <GPIO_configuration+0x100>)
 8000d90:	68db      	ldr	r3, [r3, #12]
 8000d92:	4a2c      	ldr	r2, [pc, #176]	@ (8000e44 <GPIO_configuration+0x100>)
 8000d94:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000d98:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= GPIO_PUPDR_PUPDR8_1;  // Pull-down for PA3
 8000d9a:	4b2a      	ldr	r3, [pc, #168]	@ (8000e44 <GPIO_configuration+0x100>)
 8000d9c:	68db      	ldr	r3, [r3, #12]
 8000d9e:	4a29      	ldr	r2, [pc, #164]	@ (8000e44 <GPIO_configuration+0x100>)
 8000da0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000da4:	60d3      	str	r3, [r2, #12]

	 GPIOA->MODER &= ~(GPIO_MODER_MODE4 | GPIO_MODER_MODE6); // Set PA4 and PA6 as input mode
 8000da6:	4b27      	ldr	r3, [pc, #156]	@ (8000e44 <GPIO_configuration+0x100>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	4a26      	ldr	r2, [pc, #152]	@ (8000e44 <GPIO_configuration+0x100>)
 8000dac:	f423 534c 	bic.w	r3, r3, #13056	@ 0x3300
 8000db0:	6013      	str	r3, [r2, #0]
	    // Enable pull-down resistors for PA4 and PA6 (you can also use pull-up if needed)
	GPIOA->PUPDR |= (GPIO_PUPDR_PUPDR4_1 | GPIO_PUPDR_PUPDR6_1);
 8000db2:	4b24      	ldr	r3, [pc, #144]	@ (8000e44 <GPIO_configuration+0x100>)
 8000db4:	68db      	ldr	r3, [r3, #12]
 8000db6:	4a23      	ldr	r2, [pc, #140]	@ (8000e44 <GPIO_configuration+0x100>)
 8000db8:	f443 5308 	orr.w	r3, r3, #8704	@ 0x2200
 8000dbc:	60d3      	str	r3, [r2, #12]
//	GPIOA->PUPDR |= GPIO_PUPDR_PUPDR5_1;  // Pull-down for PA5
//
//	SYSCFG->EXTICR[0] &= ~((0xF << 8)|(0xF << 4)|(0xF << 0)|(0xF<<12));
//	SYSCFG->EXTICR[0] |=  (0x0 << 8)|(0x0 << 4)|(0x0 << 0)|(0x0<<12);

	SYSCFG->EXTICR[0] &= ~(
 8000dbe:	4b23      	ldr	r3, [pc, #140]	@ (8000e4c <GPIO_configuration+0x108>)
 8000dc0:	689b      	ldr	r3, [r3, #8]
 8000dc2:	4a22      	ldr	r2, [pc, #136]	@ (8000e4c <GPIO_configuration+0x108>)
 8000dc4:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000dc8:	6093      	str	r3, [r2, #8]
	    (0xF << 0)  |  // Clear EXTI0 bits
	    (0xF << 4)   // Clear EXTI1 bits
	);
	SYSCFG->EXTICR[1] &= ~((0xF << 4) | (0xF << 8));
 8000dca:	4b20      	ldr	r3, [pc, #128]	@ (8000e4c <GPIO_configuration+0x108>)
 8000dcc:	68db      	ldr	r3, [r3, #12]
 8000dce:	4a1f      	ldr	r2, [pc, #124]	@ (8000e4c <GPIO_configuration+0x108>)
 8000dd0:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8000dd4:	60d3      	str	r3, [r2, #12]
	SYSCFG->EXTICR[1] |= ((0x0 << 4) | (0x0 << 8));
 8000dd6:	4b1d      	ldr	r3, [pc, #116]	@ (8000e4c <GPIO_configuration+0x108>)
 8000dd8:	4a1c      	ldr	r2, [pc, #112]	@ (8000e4c <GPIO_configuration+0x108>)
 8000dda:	68db      	ldr	r3, [r3, #12]
 8000ddc:	60d3      	str	r3, [r2, #12]
	// Set EXTI lines 0 to 3 to 0 for GPIOA
	SYSCFG->EXTICR[0] |= (
 8000dde:	4b1b      	ldr	r3, [pc, #108]	@ (8000e4c <GPIO_configuration+0x108>)
 8000de0:	4a1a      	ldr	r2, [pc, #104]	@ (8000e4c <GPIO_configuration+0x108>)
 8000de2:	689b      	ldr	r3, [r3, #8]
 8000de4:	6093      	str	r3, [r2, #8]
	    (0x0 << 8)  |  // EXTI2 -> PA2
	    (0x0 << 12)    // EXTI3 -> PA3
	);
	//Intrupt configuration starts here
	// Configure EXTI0 for PA0
	EXTI->IMR |= (1<<0)|(1<<1)|(1<<7)|(1<<8);
 8000de6:	4b1a      	ldr	r3, [pc, #104]	@ (8000e50 <GPIO_configuration+0x10c>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	4a19      	ldr	r2, [pc, #100]	@ (8000e50 <GPIO_configuration+0x10c>)
 8000dec:	f443 73c1 	orr.w	r3, r3, #386	@ 0x182
 8000df0:	f043 0301 	orr.w	r3, r3, #1
 8000df4:	6013      	str	r3, [r2, #0]
	EXTI->FTSR |= (1<<0)|(1<<1)|(1<<7)|(1<<8);
 8000df6:	4b16      	ldr	r3, [pc, #88]	@ (8000e50 <GPIO_configuration+0x10c>)
 8000df8:	68db      	ldr	r3, [r3, #12]
 8000dfa:	4a15      	ldr	r2, [pc, #84]	@ (8000e50 <GPIO_configuration+0x10c>)
 8000dfc:	f443 73c1 	orr.w	r3, r3, #386	@ 0x182
 8000e00:	f043 0301 	orr.w	r3, r3, #1
 8000e04:	60d3      	str	r3, [r2, #12]
	EXTI->RTSR &= ~((1<<0)|(1<<1)|(1<<7)|(1<<8));
 8000e06:	4b12      	ldr	r3, [pc, #72]	@ (8000e50 <GPIO_configuration+0x10c>)
 8000e08:	689b      	ldr	r3, [r3, #8]
 8000e0a:	4a11      	ldr	r2, [pc, #68]	@ (8000e50 <GPIO_configuration+0x10c>)
 8000e0c:	f423 73c1 	bic.w	r3, r3, #386	@ 0x182
 8000e10:	f023 0301 	bic.w	r3, r3, #1
 8000e14:	6093      	str	r3, [r2, #8]
	NVIC_SetPriority(EXTI0_IRQn, 1);
 8000e16:	2101      	movs	r1, #1
 8000e18:	2006      	movs	r0, #6
 8000e1a:	f7ff ff31 	bl	8000c80 <__NVIC_SetPriority>
	NVIC_EnableIRQ(EXTI0_IRQn);  // Enable EXTI0 interrupt for PA0
 8000e1e:	2006      	movs	r0, #6
 8000e20:	f7ff ff10 	bl	8000c44 <__NVIC_EnableIRQ>
	NVIC_SetPriority(EXTI1_IRQn, 1);
 8000e24:	2101      	movs	r1, #1
 8000e26:	2007      	movs	r0, #7
 8000e28:	f7ff ff2a 	bl	8000c80 <__NVIC_SetPriority>
	NVIC_EnableIRQ(EXTI1_IRQn);  // Enable EXTI1 interrupt for PA1
 8000e2c:	2007      	movs	r0, #7
 8000e2e:	f7ff ff09 	bl	8000c44 <__NVIC_EnableIRQ>
	NVIC_SetPriority(EXTI9_5_IRQn, 0);
 8000e32:	2100      	movs	r1, #0
 8000e34:	2017      	movs	r0, #23
 8000e36:	f7ff ff23 	bl	8000c80 <__NVIC_SetPriority>
	NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000e3a:	2017      	movs	r0, #23
 8000e3c:	f7ff ff02 	bl	8000c44 <__NVIC_EnableIRQ>
}
 8000e40:	bf00      	nop
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	40020000 	.word	0x40020000
 8000e48:	40023800 	.word	0x40023800
 8000e4c:	40013800 	.word	0x40013800
 8000e50:	40013c00 	.word	0x40013c00

08000e54 <EXTI0_IRQHandler>:
void EXTI0_IRQHandler(void) {
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
    // Check if interrupt occurred on EXTI0 (PA0)
    if (EXTI->PR & EXTI_PR_PR0) {
 8000e5a:	4b25      	ldr	r3, [pc, #148]	@ (8000ef0 <EXTI0_IRQHandler+0x9c>)
 8000e5c:	695b      	ldr	r3, [r3, #20]
 8000e5e:	f003 0301 	and.w	r3, r3, #1
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d03f      	beq.n	8000ee6 <EXTI0_IRQHandler+0x92>
        EXTI->PR = EXTI_PR_PR0;  // Clear the interrupt pending bit for EXTI0
 8000e66:	4b22      	ldr	r3, [pc, #136]	@ (8000ef0 <EXTI0_IRQHandler+0x9c>)
 8000e68:	2201      	movs	r2, #1
 8000e6a:	615a      	str	r2, [r3, #20]
        // Toggle action for PA0 (e.g., LED or a variable)
        uint8_t state1 = (GPIOA->IDR & (1<<0)) != 0;
 8000e6c:	4b21      	ldr	r3, [pc, #132]	@ (8000ef4 <EXTI0_IRQHandler+0xa0>)
 8000e6e:	691b      	ldr	r3, [r3, #16]
 8000e70:	f003 0301 	and.w	r3, r3, #1
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	bf14      	ite	ne
 8000e78:	2301      	movne	r3, #1
 8000e7a:	2300      	moveq	r3, #0
 8000e7c:	b2db      	uxtb	r3, r3
 8000e7e:	71fb      	strb	r3, [r7, #7]
		if (state1 && !last_exti1_state) {
 8000e80:	79fb      	ldrb	r3, [r7, #7]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d02f      	beq.n	8000ee6 <EXTI0_IRQHandler+0x92>
 8000e86:	4b1c      	ldr	r3, [pc, #112]	@ (8000ef8 <EXTI0_IRQHandler+0xa4>)
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	b2db      	uxtb	r3, r3
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d12a      	bne.n	8000ee6 <EXTI0_IRQHandler+0x92>
			lcd_cmd(0x01);
 8000e90:	2001      	movs	r0, #1
 8000e92:	f7ff fd24 	bl	80008de <lcd_cmd>
			lcd_set_cursor(0,0);
 8000e96:	2100      	movs	r1, #0
 8000e98:	2000      	movs	r0, #0
 8000e9a:	f7ff fd6e 	bl	800097a <lcd_set_cursor>
			FAN_TOGGLE_PIN^=1;
 8000e9e:	4b17      	ldr	r3, [pc, #92]	@ (8000efc <EXTI0_IRQHandler+0xa8>)
 8000ea0:	781b      	ldrb	r3, [r3, #0]
 8000ea2:	b2db      	uxtb	r3, r3
 8000ea4:	f083 0301 	eor.w	r3, r3, #1
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	bf14      	ite	ne
 8000eae:	2301      	movne	r3, #1
 8000eb0:	2300      	moveq	r3, #0
 8000eb2:	b2da      	uxtb	r2, r3
 8000eb4:	4b11      	ldr	r3, [pc, #68]	@ (8000efc <EXTI0_IRQHandler+0xa8>)
 8000eb6:	701a      	strb	r2, [r3, #0]
			if(FAN_TOGGLE_PIN==1){
 8000eb8:	4b10      	ldr	r3, [pc, #64]	@ (8000efc <EXTI0_IRQHandler+0xa8>)
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	b2db      	uxtb	r3, r3
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d003      	beq.n	8000eca <EXTI0_IRQHandler+0x76>
						lcd_print("Fan -> Auto");}
 8000ec2:	480f      	ldr	r0, [pc, #60]	@ (8000f00 <EXTI0_IRQHandler+0xac>)
 8000ec4:	f7ff fd75 	bl	80009b2 <lcd_print>
 8000ec8:	e002      	b.n	8000ed0 <EXTI0_IRQHandler+0x7c>
						else{lcd_print("Fan -> Manual");}
 8000eca:	480e      	ldr	r0, [pc, #56]	@ (8000f04 <EXTI0_IRQHandler+0xb0>)
 8000ecc:	f7ff fd71 	bl	80009b2 <lcd_print>
			  // Assume you have a function to toggle an LED or change state
			timer(200);
 8000ed0:	20c8      	movs	r0, #200	@ 0xc8
 8000ed2:	f7ff fc0d 	bl	80006f0 <timer>
			menu_show_main();
 8000ed6:	f7ff fd81 	bl	80009dc <menu_show_main>
			GPIOA->ODR^=(1<<(5));
 8000eda:	4b06      	ldr	r3, [pc, #24]	@ (8000ef4 <EXTI0_IRQHandler+0xa0>)
 8000edc:	695b      	ldr	r3, [r3, #20]
 8000ede:	4a05      	ldr	r2, [pc, #20]	@ (8000ef4 <EXTI0_IRQHandler+0xa0>)
 8000ee0:	f083 0320 	eor.w	r3, r3, #32
 8000ee4:	6153      	str	r3, [r2, #20]
		}
    }
}
 8000ee6:	bf00      	nop
 8000ee8:	3708      	adds	r7, #8
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	40013c00 	.word	0x40013c00
 8000ef4:	40020000 	.word	0x40020000
 8000ef8:	20000081 	.word	0x20000081
 8000efc:	20000080 	.word	0x20000080
 8000f00:	08002b8c 	.word	0x08002b8c
 8000f04:	08002b98 	.word	0x08002b98

08000f08 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void) {
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
    if (EXTI->PR & EXTI_PR_PR1) {
 8000f0e:	4b27      	ldr	r3, [pc, #156]	@ (8000fac <EXTI1_IRQHandler+0xa4>)
 8000f10:	695b      	ldr	r3, [r3, #20]
 8000f12:	f003 0302 	and.w	r3, r3, #2
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d043      	beq.n	8000fa2 <EXTI1_IRQHandler+0x9a>
        EXTI->PR = EXTI_PR_PR1;
 8000f1a:	4b24      	ldr	r3, [pc, #144]	@ (8000fac <EXTI1_IRQHandler+0xa4>)
 8000f1c:	2202      	movs	r2, #2
 8000f1e:	615a      	str	r2, [r3, #20]
        uint8_t state = (GPIOA->IDR & (1<<1)) != 0;
 8000f20:	4b23      	ldr	r3, [pc, #140]	@ (8000fb0 <EXTI1_IRQHandler+0xa8>)
 8000f22:	691b      	ldr	r3, [r3, #16]
 8000f24:	f003 0302 	and.w	r3, r3, #2
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	bf14      	ite	ne
 8000f2c:	2301      	movne	r3, #1
 8000f2e:	2300      	moveq	r3, #0
 8000f30:	b2db      	uxtb	r3, r3
 8000f32:	71fb      	strb	r3, [r7, #7]
        if (state && !last_exti1_state) {
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d030      	beq.n	8000f9c <EXTI1_IRQHandler+0x94>
 8000f3a:	4b1e      	ldr	r3, [pc, #120]	@ (8000fb4 <EXTI1_IRQHandler+0xac>)
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	b2db      	uxtb	r3, r3
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d12b      	bne.n	8000f9c <EXTI1_IRQHandler+0x94>
        	lcd_cmd(0x01);
 8000f44:	2001      	movs	r0, #1
 8000f46:	f7ff fcca 	bl	80008de <lcd_cmd>
			lcd_set_cursor(0,0);
 8000f4a:	2100      	movs	r1, #0
 8000f4c:	2000      	movs	r0, #0
 8000f4e:	f7ff fd14 	bl	800097a <lcd_set_cursor>
			DRIP_TOGGLE_PIN^= 1;
 8000f52:	4b19      	ldr	r3, [pc, #100]	@ (8000fb8 <EXTI1_IRQHandler+0xb0>)
 8000f54:	781b      	ldrb	r3, [r3, #0]
 8000f56:	b2db      	uxtb	r3, r3
 8000f58:	f083 0301 	eor.w	r3, r3, #1
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	bf14      	ite	ne
 8000f62:	2301      	movne	r3, #1
 8000f64:	2300      	moveq	r3, #0
 8000f66:	b2da      	uxtb	r2, r3
 8000f68:	4b13      	ldr	r3, [pc, #76]	@ (8000fb8 <EXTI1_IRQHandler+0xb0>)
 8000f6a:	701a      	strb	r2, [r3, #0]
			if(DRIP_TOGGLE_PIN==1){
 8000f6c:	4b12      	ldr	r3, [pc, #72]	@ (8000fb8 <EXTI1_IRQHandler+0xb0>)
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d003      	beq.n	8000f7e <EXTI1_IRQHandler+0x76>
			lcd_print("Drip -> Auto");}
 8000f76:	4811      	ldr	r0, [pc, #68]	@ (8000fbc <EXTI1_IRQHandler+0xb4>)
 8000f78:	f7ff fd1b 	bl	80009b2 <lcd_print>
 8000f7c:	e002      	b.n	8000f84 <EXTI1_IRQHandler+0x7c>
			else{lcd_print("Drip -> Manual");}
 8000f7e:	4810      	ldr	r0, [pc, #64]	@ (8000fc0 <EXTI1_IRQHandler+0xb8>)
 8000f80:	f7ff fd17 	bl	80009b2 <lcd_print>
			timer(1000);
 8000f84:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f88:	f7ff fbb2 	bl	80006f0 <timer>
			menu_show_main();
 8000f8c:	f7ff fd26 	bl	80009dc <menu_show_main>
            GPIOA->ODR ^= (1 << 5);
 8000f90:	4b07      	ldr	r3, [pc, #28]	@ (8000fb0 <EXTI1_IRQHandler+0xa8>)
 8000f92:	695b      	ldr	r3, [r3, #20]
 8000f94:	4a06      	ldr	r2, [pc, #24]	@ (8000fb0 <EXTI1_IRQHandler+0xa8>)
 8000f96:	f083 0320 	eor.w	r3, r3, #32
 8000f9a:	6153      	str	r3, [r2, #20]
        }
        last_exti1_state = state;
 8000f9c:	4a05      	ldr	r2, [pc, #20]	@ (8000fb4 <EXTI1_IRQHandler+0xac>)
 8000f9e:	79fb      	ldrb	r3, [r7, #7]
 8000fa0:	7013      	strb	r3, [r2, #0]
    }
}
 8000fa2:	bf00      	nop
 8000fa4:	3708      	adds	r7, #8
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	40013c00 	.word	0x40013c00
 8000fb0:	40020000 	.word	0x40020000
 8000fb4:	20000081 	.word	0x20000081
 8000fb8:	2000007f 	.word	0x2000007f
 8000fbc:	08002ba8 	.word	0x08002ba8
 8000fc0:	08002bb8 	.word	0x08002bb8

08000fc4 <EXTI9_5_IRQHandler>:
void EXTI9_5_IRQHandler(void){
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
    if (EXTI->PR & (1 << 7)) {
 8000fca:	4b2d      	ldr	r3, [pc, #180]	@ (8001080 <EXTI9_5_IRQHandler+0xbc>)
 8000fcc:	695b      	ldr	r3, [r3, #20]
 8000fce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d019      	beq.n	800100a <EXTI9_5_IRQHandler+0x46>
        EXTI->PR = (1 << 7); // Clear pending
 8000fd6:	4b2a      	ldr	r3, [pc, #168]	@ (8001080 <EXTI9_5_IRQHandler+0xbc>)
 8000fd8:	2280      	movs	r2, #128	@ 0x80
 8000fda:	615a      	str	r2, [r3, #20]
        // Handle PA7 interrupt
        uint8_t state = (GPIOA->IDR & (1<<7)) != 0;
 8000fdc:	4b29      	ldr	r3, [pc, #164]	@ (8001084 <EXTI9_5_IRQHandler+0xc0>)
 8000fde:	691b      	ldr	r3, [r3, #16]
 8000fe0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	bf14      	ite	ne
 8000fe8:	2301      	movne	r3, #1
 8000fea:	2300      	moveq	r3, #0
 8000fec:	b2db      	uxtb	r3, r3
 8000fee:	71fb      	strb	r3, [r7, #7]
                if (state && !last_exti2_state) {
 8000ff0:	79fb      	ldrb	r3, [r7, #7]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d006      	beq.n	8001004 <EXTI9_5_IRQHandler+0x40>
 8000ff6:	4b24      	ldr	r3, [pc, #144]	@ (8001088 <EXTI9_5_IRQHandler+0xc4>)
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	b2db      	uxtb	r3, r3
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d101      	bne.n	8001004 <EXTI9_5_IRQHandler+0x40>
                    NVIC_SystemReset();
 8001000:	f7ff fe68 	bl	8000cd4 <__NVIC_SystemReset>
                    timer(100);
                }
                last_exti2_state = state;
 8001004:	4a20      	ldr	r2, [pc, #128]	@ (8001088 <EXTI9_5_IRQHandler+0xc4>)
 8001006:	79fb      	ldrb	r3, [r7, #7]
 8001008:	7013      	strb	r3, [r2, #0]
    }
    if (EXTI->PR & (1 << 8)) {
 800100a:	4b1d      	ldr	r3, [pc, #116]	@ (8001080 <EXTI9_5_IRQHandler+0xbc>)
 800100c:	695b      	ldr	r3, [r3, #20]
 800100e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001012:	2b00      	cmp	r3, #0
 8001014:	d02f      	beq.n	8001076 <EXTI9_5_IRQHandler+0xb2>
        EXTI->PR = (1 << 8); // Clear pending
 8001016:	4b1a      	ldr	r3, [pc, #104]	@ (8001080 <EXTI9_5_IRQHandler+0xbc>)
 8001018:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800101c:	615a      	str	r2, [r3, #20]
        // Handle PA8 interrupt
        uint8_t state = (GPIOA->IDR & (1<<8)) != 0;
 800101e:	4b19      	ldr	r3, [pc, #100]	@ (8001084 <EXTI9_5_IRQHandler+0xc0>)
 8001020:	691b      	ldr	r3, [r3, #16]
 8001022:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001026:	2b00      	cmp	r3, #0
 8001028:	bf14      	ite	ne
 800102a:	2301      	movne	r3, #1
 800102c:	2300      	moveq	r3, #0
 800102e:	b2db      	uxtb	r3, r3
 8001030:	71bb      	strb	r3, [r7, #6]
               if (state && !last_exti3_state) {
 8001032:	79bb      	ldrb	r3, [r7, #6]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d01b      	beq.n	8001070 <EXTI9_5_IRQHandler+0xac>
 8001038:	4b14      	ldr	r3, [pc, #80]	@ (800108c <EXTI9_5_IRQHandler+0xc8>)
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	b2db      	uxtb	r3, r3
 800103e:	2b00      	cmp	r3, #0
 8001040:	d116      	bne.n	8001070 <EXTI9_5_IRQHandler+0xac>
                   display_on ^= 1;
 8001042:	4b13      	ldr	r3, [pc, #76]	@ (8001090 <EXTI9_5_IRQHandler+0xcc>)
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	b2db      	uxtb	r3, r3
 8001048:	f083 0301 	eor.w	r3, r3, #1
 800104c:	b2db      	uxtb	r3, r3
 800104e:	2b00      	cmp	r3, #0
 8001050:	bf14      	ite	ne
 8001052:	2301      	movne	r3, #1
 8001054:	2300      	moveq	r3, #0
 8001056:	b2da      	uxtb	r2, r3
 8001058:	4b0d      	ldr	r3, [pc, #52]	@ (8001090 <EXTI9_5_IRQHandler+0xcc>)
 800105a:	701a      	strb	r2, [r3, #0]
                   timer(1000);
 800105c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001060:	f7ff fb46 	bl	80006f0 <timer>
                   GPIOA->ODR ^= (1 << 5);
 8001064:	4b07      	ldr	r3, [pc, #28]	@ (8001084 <EXTI9_5_IRQHandler+0xc0>)
 8001066:	695b      	ldr	r3, [r3, #20]
 8001068:	4a06      	ldr	r2, [pc, #24]	@ (8001084 <EXTI9_5_IRQHandler+0xc0>)
 800106a:	f083 0320 	eor.w	r3, r3, #32
 800106e:	6153      	str	r3, [r2, #20]
               }
               last_exti3_state = state;
 8001070:	4a06      	ldr	r2, [pc, #24]	@ (800108c <EXTI9_5_IRQHandler+0xc8>)
 8001072:	79bb      	ldrb	r3, [r7, #6]
 8001074:	7013      	strb	r3, [r2, #0]
    }
}
 8001076:	bf00      	nop
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	40013c00 	.word	0x40013c00
 8001084:	40020000 	.word	0x40020000
 8001088:	20000082 	.word	0x20000082
 800108c:	20000083 	.word	0x20000083
 8001090:	2000007e 	.word	0x2000007e

08001094 <serial_init>:
	 GPIOA->MODER|=(1<<10);
	 GPIOA->OTYPER|=0X00000000;
	 GPIOA->OSPEEDR|=0X00000000;
	 GPIOA->PUPDR|=0X00000000;
}
void serial_init(){
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 8001098:	4b14      	ldr	r3, [pc, #80]	@ (80010ec <serial_init+0x58>)
 800109a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800109c:	4a13      	ldr	r2, [pc, #76]	@ (80010ec <serial_init+0x58>)
 800109e:	f043 0302 	orr.w	r3, r3, #2
 80010a2:	6313      	str	r3, [r2, #48]	@ 0x30

	    // Configure PB1, PB2, PB3 as general purpose output
	    GPIOB->MODER &= ~((3 << (1 * 2)) | (3 << (2 * 2)) | (3 << (3 * 2))); // Clear
 80010a4:	4b12      	ldr	r3, [pc, #72]	@ (80010f0 <serial_init+0x5c>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a11      	ldr	r2, [pc, #68]	@ (80010f0 <serial_init+0x5c>)
 80010aa:	f023 03fc 	bic.w	r3, r3, #252	@ 0xfc
 80010ae:	6013      	str	r3, [r2, #0]
	    GPIOB->MODER |=  ((1 << (1 * 2)) | (1 << (2 * 2)) | (1 << (3 * 2))); // Set as output (01)
 80010b0:	4b0f      	ldr	r3, [pc, #60]	@ (80010f0 <serial_init+0x5c>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a0e      	ldr	r2, [pc, #56]	@ (80010f0 <serial_init+0x5c>)
 80010b6:	f043 0354 	orr.w	r3, r3, #84	@ 0x54
 80010ba:	6013      	str	r3, [r2, #0]

	    // Push-pull
	    GPIOB->OTYPER &= ~((1 << 1) | (1 << 2) | (1 << 3));
 80010bc:	4b0c      	ldr	r3, [pc, #48]	@ (80010f0 <serial_init+0x5c>)
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	4a0b      	ldr	r2, [pc, #44]	@ (80010f0 <serial_init+0x5c>)
 80010c2:	f023 030e 	bic.w	r3, r3, #14
 80010c6:	6053      	str	r3, [r2, #4]

	    // Medium speed
	    GPIOB->OSPEEDR |= ((1 << (1 * 2)) | (1 << (2 * 2)) | (1 << (3 * 2)));
 80010c8:	4b09      	ldr	r3, [pc, #36]	@ (80010f0 <serial_init+0x5c>)
 80010ca:	689b      	ldr	r3, [r3, #8]
 80010cc:	4a08      	ldr	r2, [pc, #32]	@ (80010f0 <serial_init+0x5c>)
 80010ce:	f043 0354 	orr.w	r3, r3, #84	@ 0x54
 80010d2:	6093      	str	r3, [r2, #8]

	    // No pull-up/pull-down
	    GPIOB->PUPDR &= ~((3 << (1 * 2)) | (3 << (2 * 2)) | (3 << (3 * 2)));
 80010d4:	4b06      	ldr	r3, [pc, #24]	@ (80010f0 <serial_init+0x5c>)
 80010d6:	68db      	ldr	r3, [r3, #12]
 80010d8:	4a05      	ldr	r2, [pc, #20]	@ (80010f0 <serial_init+0x5c>)
 80010da:	f023 03fc 	bic.w	r3, r3, #252	@ 0xfc
 80010de:	60d3      	str	r3, [r2, #12]

}
 80010e0:	bf00      	nop
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	40023800 	.word	0x40023800
 80010f0:	40020400 	.word	0x40020400

080010f4 <RTC_configuration>:
END_TIMER:
    demux_select(7);  // turn all LEDs OFF and exit function
    return;
}

void RTC_configuration(uint8_t hours,uint8_t minutes,uint8_t seconds){
 80010f4:	b490      	push	{r4, r7}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	4603      	mov	r3, r0
 80010fc:	71fb      	strb	r3, [r7, #7]
 80010fe:	460b      	mov	r3, r1
 8001100:	71bb      	strb	r3, [r7, #6]
 8001102:	4613      	mov	r3, r2
 8001104:	717b      	strb	r3, [r7, #5]
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001106:	4b47      	ldr	r3, [pc, #284]	@ (8001224 <RTC_configuration+0x130>)
 8001108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800110a:	4a46      	ldr	r2, [pc, #280]	@ (8001224 <RTC_configuration+0x130>)
 800110c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001110:	6413      	str	r3, [r2, #64]	@ 0x40
	PWR->CR |=(1<<8); //alarm a
 8001112:	4b45      	ldr	r3, [pc, #276]	@ (8001228 <RTC_configuration+0x134>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4a44      	ldr	r2, [pc, #272]	@ (8001228 <RTC_configuration+0x134>)
 8001118:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800111c:	6013      	str	r3, [r2, #0]
	RCC->CSR |= RCC_CSR_LSION;
 800111e:	4b41      	ldr	r3, [pc, #260]	@ (8001224 <RTC_configuration+0x130>)
 8001120:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001122:	4a40      	ldr	r2, [pc, #256]	@ (8001224 <RTC_configuration+0x130>)
 8001124:	f043 0301 	orr.w	r3, r3, #1
 8001128:	6753      	str	r3, [r2, #116]	@ 0x74
	while (!(RCC->CSR & RCC_CSR_LSIRDY)) { }  // Wait until LSI is ready
 800112a:	bf00      	nop
 800112c:	4b3d      	ldr	r3, [pc, #244]	@ (8001224 <RTC_configuration+0x130>)
 800112e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001130:	f003 0302 	and.w	r3, r3, #2
 8001134:	2b00      	cmp	r3, #0
 8001136:	d0f9      	beq.n	800112c <RTC_configuration+0x38>
//	RCC->BDCR &= ~RCC_BDCR_RTCEN;
//	RTC->CR &= ~RTC_CR_FMT;
	RCC->BDCR &= ~RCC_BDCR_RTCSEL;      // Clear RTCSEL bits
 8001138:	4b3a      	ldr	r3, [pc, #232]	@ (8001224 <RTC_configuration+0x130>)
 800113a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800113c:	4a39      	ldr	r2, [pc, #228]	@ (8001224 <RTC_configuration+0x130>)
 800113e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001142:	6713      	str	r3, [r2, #112]	@ 0x70
	RCC->BDCR |= RCC_BDCR_RTCSEL_1;     // 10 = LSI
 8001144:	4b37      	ldr	r3, [pc, #220]	@ (8001224 <RTC_configuration+0x130>)
 8001146:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001148:	4a36      	ldr	r2, [pc, #216]	@ (8001224 <RTC_configuration+0x130>)
 800114a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800114e:	6713      	str	r3, [r2, #112]	@ 0x70
	RCC->BDCR |= RCC_BDCR_RTCEN;
 8001150:	4b34      	ldr	r3, [pc, #208]	@ (8001224 <RTC_configuration+0x130>)
 8001152:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001154:	4a33      	ldr	r2, [pc, #204]	@ (8001224 <RTC_configuration+0x130>)
 8001156:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800115a:	6713      	str	r3, [r2, #112]	@ 0x70
	RTC->WPR = 0xCA;       // Disable write protection
 800115c:	4b33      	ldr	r3, [pc, #204]	@ (800122c <RTC_configuration+0x138>)
 800115e:	22ca      	movs	r2, #202	@ 0xca
 8001160:	625a      	str	r2, [r3, #36]	@ 0x24
	RTC->WPR = 0x53;
 8001162:	4b32      	ldr	r3, [pc, #200]	@ (800122c <RTC_configuration+0x138>)
 8001164:	2253      	movs	r2, #83	@ 0x53
 8001166:	625a      	str	r2, [r3, #36]	@ 0x24
	RTC->ISR |= RTC_ISR_INIT;
 8001168:	4b30      	ldr	r3, [pc, #192]	@ (800122c <RTC_configuration+0x138>)
 800116a:	68db      	ldr	r3, [r3, #12]
 800116c:	4a2f      	ldr	r2, [pc, #188]	@ (800122c <RTC_configuration+0x138>)
 800116e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001172:	60d3      	str	r3, [r2, #12]
	while (!(RTC->ISR & RTC_ISR_INITF)) { }
 8001174:	bf00      	nop
 8001176:	4b2d      	ldr	r3, [pc, #180]	@ (800122c <RTC_configuration+0x138>)
 8001178:	68db      	ldr	r3, [r3, #12]
 800117a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800117e:	2b00      	cmp	r3, #0
 8001180:	d0f9      	beq.n	8001176 <RTC_configuration+0x82>
	RTC->PRER = (127 << 16) | 249;
 8001182:	4b2a      	ldr	r3, [pc, #168]	@ (800122c <RTC_configuration+0x138>)
 8001184:	4a2a      	ldr	r2, [pc, #168]	@ (8001230 <RTC_configuration+0x13c>)
 8001186:	611a      	str	r2, [r3, #16]
	RTC->TR = (BIN2BCD(hours) << 16) | (BIN2BCD(minutes) << 8) | BIN2BCD(seconds);
 8001188:	79fb      	ldrb	r3, [r7, #7]
 800118a:	4a2a      	ldr	r2, [pc, #168]	@ (8001234 <RTC_configuration+0x140>)
 800118c:	fba2 2303 	umull	r2, r3, r2, r3
 8001190:	08db      	lsrs	r3, r3, #3
 8001192:	b2db      	uxtb	r3, r3
 8001194:	0118      	lsls	r0, r3, #4
 8001196:	79fa      	ldrb	r2, [r7, #7]
 8001198:	4b26      	ldr	r3, [pc, #152]	@ (8001234 <RTC_configuration+0x140>)
 800119a:	fba3 1302 	umull	r1, r3, r3, r2
 800119e:	08d9      	lsrs	r1, r3, #3
 80011a0:	460b      	mov	r3, r1
 80011a2:	009b      	lsls	r3, r3, #2
 80011a4:	440b      	add	r3, r1
 80011a6:	005b      	lsls	r3, r3, #1
 80011a8:	1ad3      	subs	r3, r2, r3
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	4303      	orrs	r3, r0
 80011ae:	0418      	lsls	r0, r3, #16
 80011b0:	79bb      	ldrb	r3, [r7, #6]
 80011b2:	4a20      	ldr	r2, [pc, #128]	@ (8001234 <RTC_configuration+0x140>)
 80011b4:	fba2 2303 	umull	r2, r3, r2, r3
 80011b8:	08db      	lsrs	r3, r3, #3
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	011c      	lsls	r4, r3, #4
 80011be:	79ba      	ldrb	r2, [r7, #6]
 80011c0:	4b1c      	ldr	r3, [pc, #112]	@ (8001234 <RTC_configuration+0x140>)
 80011c2:	fba3 1302 	umull	r1, r3, r3, r2
 80011c6:	08d9      	lsrs	r1, r3, #3
 80011c8:	460b      	mov	r3, r1
 80011ca:	009b      	lsls	r3, r3, #2
 80011cc:	440b      	add	r3, r1
 80011ce:	005b      	lsls	r3, r3, #1
 80011d0:	1ad3      	subs	r3, r2, r3
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	4323      	orrs	r3, r4
 80011d6:	021b      	lsls	r3, r3, #8
 80011d8:	4318      	orrs	r0, r3
 80011da:	797b      	ldrb	r3, [r7, #5]
 80011dc:	4a15      	ldr	r2, [pc, #84]	@ (8001234 <RTC_configuration+0x140>)
 80011de:	fba2 2303 	umull	r2, r3, r2, r3
 80011e2:	08db      	lsrs	r3, r3, #3
 80011e4:	b2db      	uxtb	r3, r3
 80011e6:	011c      	lsls	r4, r3, #4
 80011e8:	797a      	ldrb	r2, [r7, #5]
 80011ea:	4b12      	ldr	r3, [pc, #72]	@ (8001234 <RTC_configuration+0x140>)
 80011ec:	fba3 1302 	umull	r1, r3, r3, r2
 80011f0:	08d9      	lsrs	r1, r3, #3
 80011f2:	460b      	mov	r3, r1
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	440b      	add	r3, r1
 80011f8:	005b      	lsls	r3, r3, #1
 80011fa:	1ad3      	subs	r3, r2, r3
 80011fc:	b2db      	uxtb	r3, r3
 80011fe:	4323      	orrs	r3, r4
 8001200:	ea40 0203 	orr.w	r2, r0, r3
 8001204:	4b09      	ldr	r3, [pc, #36]	@ (800122c <RTC_configuration+0x138>)
 8001206:	601a      	str	r2, [r3, #0]
	RTC->ISR &= ~RTC_ISR_INIT;            // Exit initialization mode
 8001208:	4b08      	ldr	r3, [pc, #32]	@ (800122c <RTC_configuration+0x138>)
 800120a:	68db      	ldr	r3, [r3, #12]
 800120c:	4a07      	ldr	r2, [pc, #28]	@ (800122c <RTC_configuration+0x138>)
 800120e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001212:	60d3      	str	r3, [r2, #12]
	RTC->WPR = 0xFF;
 8001214:	4b05      	ldr	r3, [pc, #20]	@ (800122c <RTC_configuration+0x138>)
 8001216:	22ff      	movs	r2, #255	@ 0xff
 8001218:	625a      	str	r2, [r3, #36]	@ 0x24
	//PWR->CR &= ~PWR_CR_DBP;  // Disable write access
}
 800121a:	bf00      	nop
 800121c:	3708      	adds	r7, #8
 800121e:	46bd      	mov	sp, r7
 8001220:	bc90      	pop	{r4, r7}
 8001222:	4770      	bx	lr
 8001224:	40023800 	.word	0x40023800
 8001228:	40007000 	.word	0x40007000
 800122c:	40002800 	.word	0x40002800
 8001230:	007f00f9 	.word	0x007f00f9
 8001234:	cccccccd 	.word	0xcccccccd

08001238 <RTC_intrupt>:
void RTC_intrupt(uint8_t hours, uint8_t minutes, uint8_t seconds) {
 8001238:	b590      	push	{r4, r7, lr}
 800123a:	b083      	sub	sp, #12
 800123c:	af00      	add	r7, sp, #0
 800123e:	4603      	mov	r3, r0
 8001240:	71fb      	strb	r3, [r7, #7]
 8001242:	460b      	mov	r3, r1
 8001244:	71bb      	strb	r3, [r7, #6]
 8001246:	4613      	mov	r3, r2
 8001248:	717b      	strb	r3, [r7, #5]
	RTC->WPR = 0xCA;
 800124a:	4b4f      	ldr	r3, [pc, #316]	@ (8001388 <RTC_intrupt+0x150>)
 800124c:	22ca      	movs	r2, #202	@ 0xca
 800124e:	625a      	str	r2, [r3, #36]	@ 0x24
	RTC->WPR = 0x53;
 8001250:	4b4d      	ldr	r3, [pc, #308]	@ (8001388 <RTC_intrupt+0x150>)
 8001252:	2253      	movs	r2, #83	@ 0x53
 8001254:	625a      	str	r2, [r3, #36]	@ 0x24
	PWR->CR |= PWR_CR_DBP;
 8001256:	4b4d      	ldr	r3, [pc, #308]	@ (800138c <RTC_intrupt+0x154>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4a4c      	ldr	r2, [pc, #304]	@ (800138c <RTC_intrupt+0x154>)
 800125c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001260:	6013      	str	r3, [r2, #0]
	RTC->CR &= ~RTC_CR_ALRAE;
 8001262:	4b49      	ldr	r3, [pc, #292]	@ (8001388 <RTC_intrupt+0x150>)
 8001264:	689b      	ldr	r3, [r3, #8]
 8001266:	4a48      	ldr	r2, [pc, #288]	@ (8001388 <RTC_intrupt+0x150>)
 8001268:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800126c:	6093      	str	r3, [r2, #8]
	while (!(RTC->ISR & RTC_ISR_ALRAWF));  // Wait until writable
 800126e:	bf00      	nop
 8001270:	4b45      	ldr	r3, [pc, #276]	@ (8001388 <RTC_intrupt+0x150>)
 8001272:	68db      	ldr	r3, [r3, #12]
 8001274:	f003 0301 	and.w	r3, r3, #1
 8001278:	2b00      	cmp	r3, #0
 800127a:	d0f9      	beq.n	8001270 <RTC_intrupt+0x38>
	RTC->CR &= ~RTC_CR_FMT;
 800127c:	4b42      	ldr	r3, [pc, #264]	@ (8001388 <RTC_intrupt+0x150>)
 800127e:	689b      	ldr	r3, [r3, #8]
 8001280:	4a41      	ldr	r2, [pc, #260]	@ (8001388 <RTC_intrupt+0x150>)
 8001282:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001286:	6093      	str	r3, [r2, #8]
	RTC->ALRMAR = (BIN2BCD(hours) << 16) | (BIN2BCD(minutes) << 8) | BIN2BCD(seconds);
 8001288:	79fb      	ldrb	r3, [r7, #7]
 800128a:	4a41      	ldr	r2, [pc, #260]	@ (8001390 <RTC_intrupt+0x158>)
 800128c:	fba2 2303 	umull	r2, r3, r2, r3
 8001290:	08db      	lsrs	r3, r3, #3
 8001292:	b2db      	uxtb	r3, r3
 8001294:	0118      	lsls	r0, r3, #4
 8001296:	79fa      	ldrb	r2, [r7, #7]
 8001298:	4b3d      	ldr	r3, [pc, #244]	@ (8001390 <RTC_intrupt+0x158>)
 800129a:	fba3 1302 	umull	r1, r3, r3, r2
 800129e:	08d9      	lsrs	r1, r3, #3
 80012a0:	460b      	mov	r3, r1
 80012a2:	009b      	lsls	r3, r3, #2
 80012a4:	440b      	add	r3, r1
 80012a6:	005b      	lsls	r3, r3, #1
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	4303      	orrs	r3, r0
 80012ae:	0418      	lsls	r0, r3, #16
 80012b0:	79bb      	ldrb	r3, [r7, #6]
 80012b2:	4a37      	ldr	r2, [pc, #220]	@ (8001390 <RTC_intrupt+0x158>)
 80012b4:	fba2 2303 	umull	r2, r3, r2, r3
 80012b8:	08db      	lsrs	r3, r3, #3
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	011c      	lsls	r4, r3, #4
 80012be:	79ba      	ldrb	r2, [r7, #6]
 80012c0:	4b33      	ldr	r3, [pc, #204]	@ (8001390 <RTC_intrupt+0x158>)
 80012c2:	fba3 1302 	umull	r1, r3, r3, r2
 80012c6:	08d9      	lsrs	r1, r3, #3
 80012c8:	460b      	mov	r3, r1
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	440b      	add	r3, r1
 80012ce:	005b      	lsls	r3, r3, #1
 80012d0:	1ad3      	subs	r3, r2, r3
 80012d2:	b2db      	uxtb	r3, r3
 80012d4:	4323      	orrs	r3, r4
 80012d6:	021b      	lsls	r3, r3, #8
 80012d8:	4318      	orrs	r0, r3
 80012da:	797b      	ldrb	r3, [r7, #5]
 80012dc:	4a2c      	ldr	r2, [pc, #176]	@ (8001390 <RTC_intrupt+0x158>)
 80012de:	fba2 2303 	umull	r2, r3, r2, r3
 80012e2:	08db      	lsrs	r3, r3, #3
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	011c      	lsls	r4, r3, #4
 80012e8:	797a      	ldrb	r2, [r7, #5]
 80012ea:	4b29      	ldr	r3, [pc, #164]	@ (8001390 <RTC_intrupt+0x158>)
 80012ec:	fba3 1302 	umull	r1, r3, r3, r2
 80012f0:	08d9      	lsrs	r1, r3, #3
 80012f2:	460b      	mov	r3, r1
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	440b      	add	r3, r1
 80012f8:	005b      	lsls	r3, r3, #1
 80012fa:	1ad3      	subs	r3, r2, r3
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	4323      	orrs	r3, r4
 8001300:	ea40 0203 	orr.w	r2, r0, r3
 8001304:	4b20      	ldr	r3, [pc, #128]	@ (8001388 <RTC_intrupt+0x150>)
 8001306:	61da      	str	r2, [r3, #28]
	RTC->ALRMAR &= ~(RTC_ALRMAR_MSK1 | RTC_ALRMAR_MSK2 | RTC_ALRMAR_MSK3);
 8001308:	4b1f      	ldr	r3, [pc, #124]	@ (8001388 <RTC_intrupt+0x150>)
 800130a:	69db      	ldr	r3, [r3, #28]
 800130c:	4a1e      	ldr	r2, [pc, #120]	@ (8001388 <RTC_intrupt+0x150>)
 800130e:	f023 1380 	bic.w	r3, r3, #8388736	@ 0x800080
 8001312:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001316:	61d3      	str	r3, [r2, #28]
	RTC->ALRMAR |= RTC_ALRMAR_MSK4;
 8001318:	4b1b      	ldr	r3, [pc, #108]	@ (8001388 <RTC_intrupt+0x150>)
 800131a:	69db      	ldr	r3, [r3, #28]
 800131c:	4a1a      	ldr	r2, [pc, #104]	@ (8001388 <RTC_intrupt+0x150>)
 800131e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001322:	61d3      	str	r3, [r2, #28]
	RTC->ISR &= ~RTC_ISR_ALRAF_Msk;
 8001324:	4b18      	ldr	r3, [pc, #96]	@ (8001388 <RTC_intrupt+0x150>)
 8001326:	68db      	ldr	r3, [r3, #12]
 8001328:	4a17      	ldr	r2, [pc, #92]	@ (8001388 <RTC_intrupt+0x150>)
 800132a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800132e:	60d3      	str	r3, [r2, #12]
	RTC->CR |= RTC_CR_ALRAIE | RTC_CR_ALRAE;
 8001330:	4b15      	ldr	r3, [pc, #84]	@ (8001388 <RTC_intrupt+0x150>)
 8001332:	689b      	ldr	r3, [r3, #8]
 8001334:	4a14      	ldr	r2, [pc, #80]	@ (8001388 <RTC_intrupt+0x150>)
 8001336:	f443 5388 	orr.w	r3, r3, #4352	@ 0x1100
 800133a:	6093      	str	r3, [r2, #8]
	EXTI->IMR  |= EXTI_IMR_IM17;   // Unmask interrupt line 17
 800133c:	4b15      	ldr	r3, [pc, #84]	@ (8001394 <RTC_intrupt+0x15c>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	4a14      	ldr	r2, [pc, #80]	@ (8001394 <RTC_intrupt+0x15c>)
 8001342:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001346:	6013      	str	r3, [r2, #0]
	EXTI->FTSR &= ~EXTI_FTSR_TR17;  // Rising edge trigger
 8001348:	4b12      	ldr	r3, [pc, #72]	@ (8001394 <RTC_intrupt+0x15c>)
 800134a:	68db      	ldr	r3, [r3, #12]
 800134c:	4a11      	ldr	r2, [pc, #68]	@ (8001394 <RTC_intrupt+0x15c>)
 800134e:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8001352:	60d3      	str	r3, [r2, #12]
	EXTI->RTSR |= EXTI_RTSR_TR17;  // Disable rising edge trigger for line 17
 8001354:	4b0f      	ldr	r3, [pc, #60]	@ (8001394 <RTC_intrupt+0x15c>)
 8001356:	689b      	ldr	r3, [r3, #8]
 8001358:	4a0e      	ldr	r2, [pc, #56]	@ (8001394 <RTC_intrupt+0x15c>)
 800135a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800135e:	6093      	str	r3, [r2, #8]
	RTC->WPR = 0xFF;
 8001360:	4b09      	ldr	r3, [pc, #36]	@ (8001388 <RTC_intrupt+0x150>)
 8001362:	22ff      	movs	r2, #255	@ 0xff
 8001364:	625a      	str	r2, [r3, #36]	@ 0x24
	PWR->CR &= ~PWR_CR_DBP;
 8001366:	4b09      	ldr	r3, [pc, #36]	@ (800138c <RTC_intrupt+0x154>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4a08      	ldr	r2, [pc, #32]	@ (800138c <RTC_intrupt+0x154>)
 800136c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001370:	6013      	str	r3, [r2, #0]
	NVIC_SetPriority(RTC_Alarm_IRQn, 0);
 8001372:	2100      	movs	r1, #0
 8001374:	2029      	movs	r0, #41	@ 0x29
 8001376:	f7ff fc83 	bl	8000c80 <__NVIC_SetPriority>
	NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800137a:	2029      	movs	r0, #41	@ 0x29
 800137c:	f7ff fc62 	bl	8000c44 <__NVIC_EnableIRQ>
}
 8001380:	bf00      	nop
 8001382:	370c      	adds	r7, #12
 8001384:	46bd      	mov	sp, r7
 8001386:	bd90      	pop	{r4, r7, pc}
 8001388:	40002800 	.word	0x40002800
 800138c:	40007000 	.word	0x40007000
 8001390:	cccccccd 	.word	0xcccccccd
 8001394:	40013c00 	.word	0x40013c00

08001398 <RTC_Alarm_IRQHandler>:
void RTC_Alarm_IRQHandler(void) {
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
	 if (RTC->ISR & RTC_ISR_ALRAF_Msk) {
 800139c:	4b15      	ldr	r3, [pc, #84]	@ (80013f4 <RTC_Alarm_IRQHandler+0x5c>)
 800139e:	68db      	ldr	r3, [r3, #12]
 80013a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d022      	beq.n	80013ee <RTC_Alarm_IRQHandler+0x56>
		 RTC->ISR &= ~RTC_ISR_ALRAF;    // Clear alarm flag
 80013a8:	4b12      	ldr	r3, [pc, #72]	@ (80013f4 <RTC_Alarm_IRQHandler+0x5c>)
 80013aa:	68db      	ldr	r3, [r3, #12]
 80013ac:	4a11      	ldr	r2, [pc, #68]	@ (80013f4 <RTC_Alarm_IRQHandler+0x5c>)
 80013ae:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80013b2:	60d3      	str	r3, [r2, #12]
		 EXTI->PR = EXTI_PR_PR17;
 80013b4:	4b10      	ldr	r3, [pc, #64]	@ (80013f8 <RTC_Alarm_IRQHandler+0x60>)
 80013b6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80013ba:	615a      	str	r2, [r3, #20]
		 if (DRIP_TOGGLE_PIN) {
 80013bc:	4b0f      	ldr	r3, [pc, #60]	@ (80013fc <RTC_Alarm_IRQHandler+0x64>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	b2db      	uxtb	r3, r3
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d013      	beq.n	80013ee <RTC_Alarm_IRQHandler+0x56>
			 GPIOA->ODR^=(1<<(5));
 80013c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001400 <RTC_Alarm_IRQHandler+0x68>)
 80013c8:	695b      	ldr	r3, [r3, #20]
 80013ca:	4a0d      	ldr	r2, [pc, #52]	@ (8001400 <RTC_Alarm_IRQHandler+0x68>)
 80013cc:	f083 0320 	eor.w	r3, r3, #32
 80013d0:	6153      	str	r3, [r2, #20]
			 if(drip_time==10){
 80013d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001404 <RTC_Alarm_IRQHandler+0x6c>)
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	2b0a      	cmp	r3, #10
 80013d8:	d102      	bne.n	80013e0 <RTC_Alarm_IRQHandler+0x48>
				 ten_or_fifteen_mins_timer(10);
 80013da:	200a      	movs	r0, #10
 80013dc:	f7ff f8e6 	bl	80005ac <ten_or_fifteen_mins_timer>
			 }
			 if(drip_time==15){
 80013e0:	4b08      	ldr	r3, [pc, #32]	@ (8001404 <RTC_Alarm_IRQHandler+0x6c>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	2b0f      	cmp	r3, #15
 80013e6:	d102      	bne.n	80013ee <RTC_Alarm_IRQHandler+0x56>
				 ten_or_fifteen_mins_timer(15);
 80013e8:	200f      	movs	r0, #15
 80013ea:	f7ff f8df 	bl	80005ac <ten_or_fifteen_mins_timer>
			 }
		 	 }
	 }
}
 80013ee:	bf00      	nop
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	40002800 	.word	0x40002800
 80013f8:	40013c00 	.word	0x40013c00
 80013fc:	2000007f 	.word	0x2000007f
 8001400:	40020000 	.word	0x40020000
 8001404:	20000000 	.word	0x20000000

08001408 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b08a      	sub	sp, #40	@ 0x28
 800140c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  uint8_t hours=15;
 800140e:	230f      	movs	r3, #15
 8001410:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t minutes=59;
 8001414:	233b      	movs	r3, #59	@ 0x3b
 8001416:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  uint8_t seconds=00;
 800141a:	2300      	movs	r3, #0
 800141c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  uint8_t hours_interupt=16;
 8001420:	2310      	movs	r3, #16
 8001422:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  uint8_t minutes_interupt=00;
 8001426:	2300      	movs	r3, #0
 8001428:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint8_t seconds_interupt=00;
 800142c:	2300      	movs	r3, #0
 800142e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001432:	f000 f86d 	bl	8001510 <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
    GPIO_configuration();
 8001436:	f7ff fc85 	bl	8000d44 <GPIO_configuration>
    test_led();
 800143a:	f7ff fc61 	bl	8000d00 <test_led>
    RTC_configuration(hours,minutes,seconds);
 800143e:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8001442:	f897 1026 	ldrb.w	r1, [r7, #38]	@ 0x26
 8001446:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800144a:	4618      	mov	r0, r3
 800144c:	f7ff fe52 	bl	80010f4 <RTC_configuration>
    RTC_intrupt(hours_interupt,minutes_interupt,seconds_interupt);
 8001450:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8001454:	f897 1023 	ldrb.w	r1, [r7, #35]	@ 0x23
 8001458:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800145c:	4618      	mov	r0, r3
 800145e:	f7ff feeb 	bl	8001238 <RTC_intrupt>
//    gpio_usart_init();
//    usart1_init();
    //USART1_Init();
    serial_init();
 8001462:	f7ff fe17 	bl	8001094 <serial_init>
  \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8001466:	b662      	cpsie	i
}
 8001468:	bf00      	nop
    __enable_irq();
  /* USER CODE END 2 */
    // Enable GPIOB and I2C1 clock
    // Enable GPIOB and I2C1 clock
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 800146a:	4b26      	ldr	r3, [pc, #152]	@ (8001504 <main+0xfc>)
 800146c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800146e:	4a25      	ldr	r2, [pc, #148]	@ (8001504 <main+0xfc>)
 8001470:	f043 0302 	orr.w	r3, r3, #2
 8001474:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 8001476:	4b23      	ldr	r3, [pc, #140]	@ (8001504 <main+0xfc>)
 8001478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800147a:	4a22      	ldr	r2, [pc, #136]	@ (8001504 <main+0xfc>)
 800147c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001480:	6413      	str	r3, [r2, #64]	@ 0x40

    // PB6=SCL, PB7=SDA  AF4
    GPIOB->MODER &= ~((3 << (6*2)) | (3 << (7*2)));
 8001482:	4b21      	ldr	r3, [pc, #132]	@ (8001508 <main+0x100>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	4a20      	ldr	r2, [pc, #128]	@ (8001508 <main+0x100>)
 8001488:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800148c:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  ((2 << (6*2)) | (2 << (7*2)));
 800148e:	4b1e      	ldr	r3, [pc, #120]	@ (8001508 <main+0x100>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	4a1d      	ldr	r2, [pc, #116]	@ (8001508 <main+0x100>)
 8001494:	f443 4320 	orr.w	r3, r3, #40960	@ 0xa000
 8001498:	6013      	str	r3, [r2, #0]

    // Clear AFR
    GPIOB->AFR[0] &= ~((0xF << (6*4)) | (0xF << (7*4)));
 800149a:	4b1b      	ldr	r3, [pc, #108]	@ (8001508 <main+0x100>)
 800149c:	6a1b      	ldr	r3, [r3, #32]
 800149e:	4a1a      	ldr	r2, [pc, #104]	@ (8001508 <main+0x100>)
 80014a0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80014a4:	6213      	str	r3, [r2, #32]
    GPIOB->AFR[0] |=  (0x4 << (6*4)) | (0x4 << (7*4));    // AF4 = I2C1
 80014a6:	4b18      	ldr	r3, [pc, #96]	@ (8001508 <main+0x100>)
 80014a8:	6a1b      	ldr	r3, [r3, #32]
 80014aa:	4a17      	ldr	r2, [pc, #92]	@ (8001508 <main+0x100>)
 80014ac:	f043 4388 	orr.w	r3, r3, #1140850688	@ 0x44000000
 80014b0:	6213      	str	r3, [r2, #32]


    // Open Drain + Pull-up
    GPIOB->OTYPER |= (1<<6) | (1<<7);
 80014b2:	4b15      	ldr	r3, [pc, #84]	@ (8001508 <main+0x100>)
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	4a14      	ldr	r2, [pc, #80]	@ (8001508 <main+0x100>)
 80014b8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80014bc:	6053      	str	r3, [r2, #4]
    GPIOB->PUPDR &= ~((3 << (6*2)) | (3 << (7*2)));
 80014be:	4b12      	ldr	r3, [pc, #72]	@ (8001508 <main+0x100>)
 80014c0:	68db      	ldr	r3, [r3, #12]
 80014c2:	4a11      	ldr	r2, [pc, #68]	@ (8001508 <main+0x100>)
 80014c4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80014c8:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR |=  (1 << (6*2)) | (1 << (7*2));
 80014ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001508 <main+0x100>)
 80014cc:	68db      	ldr	r3, [r3, #12]
 80014ce:	4a0e      	ldr	r2, [pc, #56]	@ (8001508 <main+0x100>)
 80014d0:	f443 43a0 	orr.w	r3, r3, #20480	@ 0x5000
 80014d4:	60d3      	str	r3, [r2, #12]

    // I2C configuration (only works if APB1 = 16 MHz!)
    I2C1->CR1 = 0;
 80014d6:	4b0d      	ldr	r3, [pc, #52]	@ (800150c <main+0x104>)
 80014d8:	2200      	movs	r2, #0
 80014da:	601a      	str	r2, [r3, #0]
    I2C1->CR2 = 16;
 80014dc:	4b0b      	ldr	r3, [pc, #44]	@ (800150c <main+0x104>)
 80014de:	2210      	movs	r2, #16
 80014e0:	605a      	str	r2, [r3, #4]
    I2C1->CCR = 80;
 80014e2:	4b0a      	ldr	r3, [pc, #40]	@ (800150c <main+0x104>)
 80014e4:	2250      	movs	r2, #80	@ 0x50
 80014e6:	61da      	str	r2, [r3, #28]
    I2C1->TRISE = 17;
 80014e8:	4b08      	ldr	r3, [pc, #32]	@ (800150c <main+0x104>)
 80014ea:	2211      	movs	r2, #17
 80014ec:	621a      	str	r2, [r3, #32]
    I2C1->CR1 |= I2C_CR1_PE;
 80014ee:	4b07      	ldr	r3, [pc, #28]	@ (800150c <main+0x104>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a06      	ldr	r2, [pc, #24]	@ (800150c <main+0x104>)
 80014f4:	f043 0301 	orr.w	r3, r3, #1
 80014f8:	6013      	str	r3, [r2, #0]
    lcd_init();
 80014fa:	f7ff fa12 	bl	8000922 <lcd_init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  process_menu();
 80014fe:	f7ff facd 	bl	8000a9c <process_menu>
 8001502:	e7fc      	b.n	80014fe <main+0xf6>
 8001504:	40023800 	.word	0x40023800
 8001508:	40020400 	.word	0x40020400
 800150c:	40005400 	.word	0x40005400

08001510 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b094      	sub	sp, #80	@ 0x50
 8001514:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001516:	f107 0320 	add.w	r3, r7, #32
 800151a:	2230      	movs	r2, #48	@ 0x30
 800151c:	2100      	movs	r1, #0
 800151e:	4618      	mov	r0, r3
 8001520:	f000 fe4a 	bl	80021b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001524:	f107 030c 	add.w	r3, r7, #12
 8001528:	2200      	movs	r2, #0
 800152a:	601a      	str	r2, [r3, #0]
 800152c:	605a      	str	r2, [r3, #4]
 800152e:	609a      	str	r2, [r3, #8]
 8001530:	60da      	str	r2, [r3, #12]
 8001532:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001534:	2300      	movs	r3, #0
 8001536:	60bb      	str	r3, [r7, #8]
 8001538:	4b23      	ldr	r3, [pc, #140]	@ (80015c8 <SystemClock_Config+0xb8>)
 800153a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800153c:	4a22      	ldr	r2, [pc, #136]	@ (80015c8 <SystemClock_Config+0xb8>)
 800153e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001542:	6413      	str	r3, [r2, #64]	@ 0x40
 8001544:	4b20      	ldr	r3, [pc, #128]	@ (80015c8 <SystemClock_Config+0xb8>)
 8001546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001548:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800154c:	60bb      	str	r3, [r7, #8]
 800154e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001550:	2300      	movs	r3, #0
 8001552:	607b      	str	r3, [r7, #4]
 8001554:	4b1d      	ldr	r3, [pc, #116]	@ (80015cc <SystemClock_Config+0xbc>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800155c:	4a1b      	ldr	r2, [pc, #108]	@ (80015cc <SystemClock_Config+0xbc>)
 800155e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001562:	6013      	str	r3, [r2, #0]
 8001564:	4b19      	ldr	r3, [pc, #100]	@ (80015cc <SystemClock_Config+0xbc>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800156c:	607b      	str	r3, [r7, #4]
 800156e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001570:	2302      	movs	r3, #2
 8001572:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001574:	2301      	movs	r3, #1
 8001576:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001578:	2310      	movs	r3, #16
 800157a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800157c:	2300      	movs	r3, #0
 800157e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001580:	f107 0320 	add.w	r3, r7, #32
 8001584:	4618      	mov	r0, r3
 8001586:	f000 f9d1 	bl	800192c <HAL_RCC_OscConfig>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d001      	beq.n	8001594 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001590:	f000 f81e 	bl	80015d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001594:	230f      	movs	r3, #15
 8001596:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001598:	2300      	movs	r3, #0
 800159a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800159c:	2300      	movs	r3, #0
 800159e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015a0:	2300      	movs	r3, #0
 80015a2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015a4:	2300      	movs	r3, #0
 80015a6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80015a8:	f107 030c 	add.w	r3, r7, #12
 80015ac:	2100      	movs	r1, #0
 80015ae:	4618      	mov	r0, r3
 80015b0:	f000 fc34 	bl	8001e1c <HAL_RCC_ClockConfig>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <SystemClock_Config+0xae>
  {
    Error_Handler();
 80015ba:	f000 f809 	bl	80015d0 <Error_Handler>
  }
}
 80015be:	bf00      	nop
 80015c0:	3750      	adds	r7, #80	@ 0x50
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	40023800 	.word	0x40023800
 80015cc:	40007000 	.word	0x40007000

080015d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015d4:	b672      	cpsid	i
}
 80015d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015d8:	bf00      	nop
 80015da:	e7fd      	b.n	80015d8 <Error_Handler+0x8>

080015dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015e0:	bf00      	nop
 80015e2:	e7fd      	b.n	80015e0 <NMI_Handler+0x4>

080015e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015e8:	bf00      	nop
 80015ea:	e7fd      	b.n	80015e8 <HardFault_Handler+0x4>

080015ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015f0:	bf00      	nop
 80015f2:	e7fd      	b.n	80015f0 <MemManage_Handler+0x4>

080015f4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015f8:	bf00      	nop
 80015fa:	e7fd      	b.n	80015f8 <BusFault_Handler+0x4>

080015fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001600:	bf00      	nop
 8001602:	e7fd      	b.n	8001600 <UsageFault_Handler+0x4>

08001604 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001608:	bf00      	nop
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr

08001612 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001612:	b480      	push	{r7}
 8001614:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001616:	bf00      	nop
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr

08001620 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001624:	bf00      	nop
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr

0800162e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800162e:	b580      	push	{r7, lr}
 8001630:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001632:	f000 f8a5 	bl	8001780 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001636:	bf00      	nop
 8001638:	bd80      	pop	{r7, pc}
	...

0800163c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b086      	sub	sp, #24
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001644:	4a14      	ldr	r2, [pc, #80]	@ (8001698 <_sbrk+0x5c>)
 8001646:	4b15      	ldr	r3, [pc, #84]	@ (800169c <_sbrk+0x60>)
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001650:	4b13      	ldr	r3, [pc, #76]	@ (80016a0 <_sbrk+0x64>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d102      	bne.n	800165e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001658:	4b11      	ldr	r3, [pc, #68]	@ (80016a0 <_sbrk+0x64>)
 800165a:	4a12      	ldr	r2, [pc, #72]	@ (80016a4 <_sbrk+0x68>)
 800165c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800165e:	4b10      	ldr	r3, [pc, #64]	@ (80016a0 <_sbrk+0x64>)
 8001660:	681a      	ldr	r2, [r3, #0]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	4413      	add	r3, r2
 8001666:	693a      	ldr	r2, [r7, #16]
 8001668:	429a      	cmp	r2, r3
 800166a:	d207      	bcs.n	800167c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800166c:	f000 fdac 	bl	80021c8 <__errno>
 8001670:	4603      	mov	r3, r0
 8001672:	220c      	movs	r2, #12
 8001674:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001676:	f04f 33ff 	mov.w	r3, #4294967295
 800167a:	e009      	b.n	8001690 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800167c:	4b08      	ldr	r3, [pc, #32]	@ (80016a0 <_sbrk+0x64>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001682:	4b07      	ldr	r3, [pc, #28]	@ (80016a0 <_sbrk+0x64>)
 8001684:	681a      	ldr	r2, [r3, #0]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	4413      	add	r3, r2
 800168a:	4a05      	ldr	r2, [pc, #20]	@ (80016a0 <_sbrk+0x64>)
 800168c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800168e:	68fb      	ldr	r3, [r7, #12]
}
 8001690:	4618      	mov	r0, r3
 8001692:	3718      	adds	r7, #24
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	20018000 	.word	0x20018000
 800169c:	00000400 	.word	0x00000400
 80016a0:	20000084 	.word	0x20000084
 80016a4:	200001d8 	.word	0x200001d8

080016a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016a8:	b480      	push	{r7}
 80016aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016ac:	4b06      	ldr	r3, [pc, #24]	@ (80016c8 <SystemInit+0x20>)
 80016ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80016b2:	4a05      	ldr	r2, [pc, #20]	@ (80016c8 <SystemInit+0x20>)
 80016b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80016b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016bc:	bf00      	nop
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	e000ed00 	.word	0xe000ed00

080016cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80016cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001704 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80016d0:	f7ff ffea 	bl	80016a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80016d4:	480c      	ldr	r0, [pc, #48]	@ (8001708 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80016d6:	490d      	ldr	r1, [pc, #52]	@ (800170c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80016d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001710 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80016da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016dc:	e002      	b.n	80016e4 <LoopCopyDataInit>

080016de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016e2:	3304      	adds	r3, #4

080016e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016e8:	d3f9      	bcc.n	80016de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001714 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80016ec:	4c0a      	ldr	r4, [pc, #40]	@ (8001718 <LoopFillZerobss+0x22>)
  movs r3, #0
 80016ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016f0:	e001      	b.n	80016f6 <LoopFillZerobss>

080016f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016f4:	3204      	adds	r2, #4

080016f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016f8:	d3fb      	bcc.n	80016f2 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80016fa:	f000 fd6b 	bl	80021d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016fe:	f7ff fe83 	bl	8001408 <main>
  bx  lr    
 8001702:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001704:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001708:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800170c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001710:	08002c1c 	.word	0x08002c1c
  ldr r2, =_sbss
 8001714:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001718:	200001d4 	.word	0x200001d4

0800171c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800171c:	e7fe      	b.n	800171c <ADC_IRQHandler>
	...

08001720 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001728:	4b12      	ldr	r3, [pc, #72]	@ (8001774 <HAL_InitTick+0x54>)
 800172a:	681a      	ldr	r2, [r3, #0]
 800172c:	4b12      	ldr	r3, [pc, #72]	@ (8001778 <HAL_InitTick+0x58>)
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	4619      	mov	r1, r3
 8001732:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001736:	fbb3 f3f1 	udiv	r3, r3, r1
 800173a:	fbb2 f3f3 	udiv	r3, r2, r3
 800173e:	4618      	mov	r0, r3
 8001740:	f000 f8e8 	bl	8001914 <HAL_SYSTICK_Config>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d001      	beq.n	800174e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800174a:	2301      	movs	r3, #1
 800174c:	e00e      	b.n	800176c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2b0f      	cmp	r3, #15
 8001752:	d80a      	bhi.n	800176a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001754:	2200      	movs	r2, #0
 8001756:	6879      	ldr	r1, [r7, #4]
 8001758:	f04f 30ff 	mov.w	r0, #4294967295
 800175c:	f000 f8be 	bl	80018dc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001760:	4a06      	ldr	r2, [pc, #24]	@ (800177c <HAL_InitTick+0x5c>)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001766:	2300      	movs	r3, #0
 8001768:	e000      	b.n	800176c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800176a:	2301      	movs	r3, #1
}
 800176c:	4618      	mov	r0, r3
 800176e:	3708      	adds	r7, #8
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	20000004 	.word	0x20000004
 8001778:	2000000c 	.word	0x2000000c
 800177c:	20000008 	.word	0x20000008

08001780 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001784:	4b06      	ldr	r3, [pc, #24]	@ (80017a0 <HAL_IncTick+0x20>)
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	461a      	mov	r2, r3
 800178a:	4b06      	ldr	r3, [pc, #24]	@ (80017a4 <HAL_IncTick+0x24>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4413      	add	r3, r2
 8001790:	4a04      	ldr	r2, [pc, #16]	@ (80017a4 <HAL_IncTick+0x24>)
 8001792:	6013      	str	r3, [r2, #0]
}
 8001794:	bf00      	nop
 8001796:	46bd      	mov	sp, r7
 8001798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179c:	4770      	bx	lr
 800179e:	bf00      	nop
 80017a0:	2000000c 	.word	0x2000000c
 80017a4:	20000088 	.word	0x20000088

080017a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0
  return uwTick;
 80017ac:	4b03      	ldr	r3, [pc, #12]	@ (80017bc <HAL_GetTick+0x14>)
 80017ae:	681b      	ldr	r3, [r3, #0]
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr
 80017ba:	bf00      	nop
 80017bc:	20000088 	.word	0x20000088

080017c0 <__NVIC_GetPriorityGrouping>:
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017c4:	4b04      	ldr	r3, [pc, #16]	@ (80017d8 <__NVIC_GetPriorityGrouping+0x18>)
 80017c6:	68db      	ldr	r3, [r3, #12]
 80017c8:	0a1b      	lsrs	r3, r3, #8
 80017ca:	f003 0307 	and.w	r3, r3, #7
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr
 80017d8:	e000ed00 	.word	0xe000ed00

080017dc <__NVIC_SetPriority>:
{
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	4603      	mov	r3, r0
 80017e4:	6039      	str	r1, [r7, #0]
 80017e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	db0a      	blt.n	8001806 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	b2da      	uxtb	r2, r3
 80017f4:	490c      	ldr	r1, [pc, #48]	@ (8001828 <__NVIC_SetPriority+0x4c>)
 80017f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017fa:	0112      	lsls	r2, r2, #4
 80017fc:	b2d2      	uxtb	r2, r2
 80017fe:	440b      	add	r3, r1
 8001800:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001804:	e00a      	b.n	800181c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	b2da      	uxtb	r2, r3
 800180a:	4908      	ldr	r1, [pc, #32]	@ (800182c <__NVIC_SetPriority+0x50>)
 800180c:	79fb      	ldrb	r3, [r7, #7]
 800180e:	f003 030f 	and.w	r3, r3, #15
 8001812:	3b04      	subs	r3, #4
 8001814:	0112      	lsls	r2, r2, #4
 8001816:	b2d2      	uxtb	r2, r2
 8001818:	440b      	add	r3, r1
 800181a:	761a      	strb	r2, [r3, #24]
}
 800181c:	bf00      	nop
 800181e:	370c      	adds	r7, #12
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr
 8001828:	e000e100 	.word	0xe000e100
 800182c:	e000ed00 	.word	0xe000ed00

08001830 <NVIC_EncodePriority>:
{
 8001830:	b480      	push	{r7}
 8001832:	b089      	sub	sp, #36	@ 0x24
 8001834:	af00      	add	r7, sp, #0
 8001836:	60f8      	str	r0, [r7, #12]
 8001838:	60b9      	str	r1, [r7, #8]
 800183a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	f003 0307 	and.w	r3, r3, #7
 8001842:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001844:	69fb      	ldr	r3, [r7, #28]
 8001846:	f1c3 0307 	rsb	r3, r3, #7
 800184a:	2b04      	cmp	r3, #4
 800184c:	bf28      	it	cs
 800184e:	2304      	movcs	r3, #4
 8001850:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001852:	69fb      	ldr	r3, [r7, #28]
 8001854:	3304      	adds	r3, #4
 8001856:	2b06      	cmp	r3, #6
 8001858:	d902      	bls.n	8001860 <NVIC_EncodePriority+0x30>
 800185a:	69fb      	ldr	r3, [r7, #28]
 800185c:	3b03      	subs	r3, #3
 800185e:	e000      	b.n	8001862 <NVIC_EncodePriority+0x32>
 8001860:	2300      	movs	r3, #0
 8001862:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001864:	f04f 32ff 	mov.w	r2, #4294967295
 8001868:	69bb      	ldr	r3, [r7, #24]
 800186a:	fa02 f303 	lsl.w	r3, r2, r3
 800186e:	43da      	mvns	r2, r3
 8001870:	68bb      	ldr	r3, [r7, #8]
 8001872:	401a      	ands	r2, r3
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001878:	f04f 31ff 	mov.w	r1, #4294967295
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	fa01 f303 	lsl.w	r3, r1, r3
 8001882:	43d9      	mvns	r1, r3
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001888:	4313      	orrs	r3, r2
}
 800188a:	4618      	mov	r0, r3
 800188c:	3724      	adds	r7, #36	@ 0x24
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
	...

08001898 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	3b01      	subs	r3, #1
 80018a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80018a8:	d301      	bcc.n	80018ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018aa:	2301      	movs	r3, #1
 80018ac:	e00f      	b.n	80018ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018ae:	4a0a      	ldr	r2, [pc, #40]	@ (80018d8 <SysTick_Config+0x40>)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	3b01      	subs	r3, #1
 80018b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018b6:	210f      	movs	r1, #15
 80018b8:	f04f 30ff 	mov.w	r0, #4294967295
 80018bc:	f7ff ff8e 	bl	80017dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018c0:	4b05      	ldr	r3, [pc, #20]	@ (80018d8 <SysTick_Config+0x40>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018c6:	4b04      	ldr	r3, [pc, #16]	@ (80018d8 <SysTick_Config+0x40>)
 80018c8:	2207      	movs	r2, #7
 80018ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018cc:	2300      	movs	r3, #0
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	e000e010 	.word	0xe000e010

080018dc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018dc:	b580      	push	{r7, lr}
 80018de:	b086      	sub	sp, #24
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	4603      	mov	r3, r0
 80018e4:	60b9      	str	r1, [r7, #8]
 80018e6:	607a      	str	r2, [r7, #4]
 80018e8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018ea:	2300      	movs	r3, #0
 80018ec:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018ee:	f7ff ff67 	bl	80017c0 <__NVIC_GetPriorityGrouping>
 80018f2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018f4:	687a      	ldr	r2, [r7, #4]
 80018f6:	68b9      	ldr	r1, [r7, #8]
 80018f8:	6978      	ldr	r0, [r7, #20]
 80018fa:	f7ff ff99 	bl	8001830 <NVIC_EncodePriority>
 80018fe:	4602      	mov	r2, r0
 8001900:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001904:	4611      	mov	r1, r2
 8001906:	4618      	mov	r0, r3
 8001908:	f7ff ff68 	bl	80017dc <__NVIC_SetPriority>
}
 800190c:	bf00      	nop
 800190e:	3718      	adds	r7, #24
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}

08001914 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800191c:	6878      	ldr	r0, [r7, #4]
 800191e:	f7ff ffbb 	bl	8001898 <SysTick_Config>
 8001922:	4603      	mov	r3, r0
}
 8001924:	4618      	mov	r0, r3
 8001926:	3708      	adds	r7, #8
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}

0800192c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b086      	sub	sp, #24
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d101      	bne.n	800193e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	e267      	b.n	8001e0e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f003 0301 	and.w	r3, r3, #1
 8001946:	2b00      	cmp	r3, #0
 8001948:	d075      	beq.n	8001a36 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800194a:	4b88      	ldr	r3, [pc, #544]	@ (8001b6c <HAL_RCC_OscConfig+0x240>)
 800194c:	689b      	ldr	r3, [r3, #8]
 800194e:	f003 030c 	and.w	r3, r3, #12
 8001952:	2b04      	cmp	r3, #4
 8001954:	d00c      	beq.n	8001970 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001956:	4b85      	ldr	r3, [pc, #532]	@ (8001b6c <HAL_RCC_OscConfig+0x240>)
 8001958:	689b      	ldr	r3, [r3, #8]
 800195a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800195e:	2b08      	cmp	r3, #8
 8001960:	d112      	bne.n	8001988 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001962:	4b82      	ldr	r3, [pc, #520]	@ (8001b6c <HAL_RCC_OscConfig+0x240>)
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800196a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800196e:	d10b      	bne.n	8001988 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001970:	4b7e      	ldr	r3, [pc, #504]	@ (8001b6c <HAL_RCC_OscConfig+0x240>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001978:	2b00      	cmp	r3, #0
 800197a:	d05b      	beq.n	8001a34 <HAL_RCC_OscConfig+0x108>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d157      	bne.n	8001a34 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001984:	2301      	movs	r3, #1
 8001986:	e242      	b.n	8001e0e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001990:	d106      	bne.n	80019a0 <HAL_RCC_OscConfig+0x74>
 8001992:	4b76      	ldr	r3, [pc, #472]	@ (8001b6c <HAL_RCC_OscConfig+0x240>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4a75      	ldr	r2, [pc, #468]	@ (8001b6c <HAL_RCC_OscConfig+0x240>)
 8001998:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800199c:	6013      	str	r3, [r2, #0]
 800199e:	e01d      	b.n	80019dc <HAL_RCC_OscConfig+0xb0>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80019a8:	d10c      	bne.n	80019c4 <HAL_RCC_OscConfig+0x98>
 80019aa:	4b70      	ldr	r3, [pc, #448]	@ (8001b6c <HAL_RCC_OscConfig+0x240>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a6f      	ldr	r2, [pc, #444]	@ (8001b6c <HAL_RCC_OscConfig+0x240>)
 80019b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019b4:	6013      	str	r3, [r2, #0]
 80019b6:	4b6d      	ldr	r3, [pc, #436]	@ (8001b6c <HAL_RCC_OscConfig+0x240>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a6c      	ldr	r2, [pc, #432]	@ (8001b6c <HAL_RCC_OscConfig+0x240>)
 80019bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019c0:	6013      	str	r3, [r2, #0]
 80019c2:	e00b      	b.n	80019dc <HAL_RCC_OscConfig+0xb0>
 80019c4:	4b69      	ldr	r3, [pc, #420]	@ (8001b6c <HAL_RCC_OscConfig+0x240>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a68      	ldr	r2, [pc, #416]	@ (8001b6c <HAL_RCC_OscConfig+0x240>)
 80019ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80019ce:	6013      	str	r3, [r2, #0]
 80019d0:	4b66      	ldr	r3, [pc, #408]	@ (8001b6c <HAL_RCC_OscConfig+0x240>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a65      	ldr	r2, [pc, #404]	@ (8001b6c <HAL_RCC_OscConfig+0x240>)
 80019d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d013      	beq.n	8001a0c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019e4:	f7ff fee0 	bl	80017a8 <HAL_GetTick>
 80019e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019ea:	e008      	b.n	80019fe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019ec:	f7ff fedc 	bl	80017a8 <HAL_GetTick>
 80019f0:	4602      	mov	r2, r0
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	1ad3      	subs	r3, r2, r3
 80019f6:	2b64      	cmp	r3, #100	@ 0x64
 80019f8:	d901      	bls.n	80019fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80019fa:	2303      	movs	r3, #3
 80019fc:	e207      	b.n	8001e0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019fe:	4b5b      	ldr	r3, [pc, #364]	@ (8001b6c <HAL_RCC_OscConfig+0x240>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d0f0      	beq.n	80019ec <HAL_RCC_OscConfig+0xc0>
 8001a0a:	e014      	b.n	8001a36 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a0c:	f7ff fecc 	bl	80017a8 <HAL_GetTick>
 8001a10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a12:	e008      	b.n	8001a26 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a14:	f7ff fec8 	bl	80017a8 <HAL_GetTick>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	2b64      	cmp	r3, #100	@ 0x64
 8001a20:	d901      	bls.n	8001a26 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001a22:	2303      	movs	r3, #3
 8001a24:	e1f3      	b.n	8001e0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a26:	4b51      	ldr	r3, [pc, #324]	@ (8001b6c <HAL_RCC_OscConfig+0x240>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d1f0      	bne.n	8001a14 <HAL_RCC_OscConfig+0xe8>
 8001a32:	e000      	b.n	8001a36 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 0302 	and.w	r3, r3, #2
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d063      	beq.n	8001b0a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001a42:	4b4a      	ldr	r3, [pc, #296]	@ (8001b6c <HAL_RCC_OscConfig+0x240>)
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	f003 030c 	and.w	r3, r3, #12
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d00b      	beq.n	8001a66 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a4e:	4b47      	ldr	r3, [pc, #284]	@ (8001b6c <HAL_RCC_OscConfig+0x240>)
 8001a50:	689b      	ldr	r3, [r3, #8]
 8001a52:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001a56:	2b08      	cmp	r3, #8
 8001a58:	d11c      	bne.n	8001a94 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a5a:	4b44      	ldr	r3, [pc, #272]	@ (8001b6c <HAL_RCC_OscConfig+0x240>)
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d116      	bne.n	8001a94 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a66:	4b41      	ldr	r3, [pc, #260]	@ (8001b6c <HAL_RCC_OscConfig+0x240>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f003 0302 	and.w	r3, r3, #2
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d005      	beq.n	8001a7e <HAL_RCC_OscConfig+0x152>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	68db      	ldr	r3, [r3, #12]
 8001a76:	2b01      	cmp	r3, #1
 8001a78:	d001      	beq.n	8001a7e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e1c7      	b.n	8001e0e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a7e:	4b3b      	ldr	r3, [pc, #236]	@ (8001b6c <HAL_RCC_OscConfig+0x240>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	691b      	ldr	r3, [r3, #16]
 8001a8a:	00db      	lsls	r3, r3, #3
 8001a8c:	4937      	ldr	r1, [pc, #220]	@ (8001b6c <HAL_RCC_OscConfig+0x240>)
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a92:	e03a      	b.n	8001b0a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d020      	beq.n	8001ade <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a9c:	4b34      	ldr	r3, [pc, #208]	@ (8001b70 <HAL_RCC_OscConfig+0x244>)
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aa2:	f7ff fe81 	bl	80017a8 <HAL_GetTick>
 8001aa6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001aa8:	e008      	b.n	8001abc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001aaa:	f7ff fe7d 	bl	80017a8 <HAL_GetTick>
 8001aae:	4602      	mov	r2, r0
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	1ad3      	subs	r3, r2, r3
 8001ab4:	2b02      	cmp	r3, #2
 8001ab6:	d901      	bls.n	8001abc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001ab8:	2303      	movs	r3, #3
 8001aba:	e1a8      	b.n	8001e0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001abc:	4b2b      	ldr	r3, [pc, #172]	@ (8001b6c <HAL_RCC_OscConfig+0x240>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f003 0302 	and.w	r3, r3, #2
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d0f0      	beq.n	8001aaa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ac8:	4b28      	ldr	r3, [pc, #160]	@ (8001b6c <HAL_RCC_OscConfig+0x240>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	691b      	ldr	r3, [r3, #16]
 8001ad4:	00db      	lsls	r3, r3, #3
 8001ad6:	4925      	ldr	r1, [pc, #148]	@ (8001b6c <HAL_RCC_OscConfig+0x240>)
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	600b      	str	r3, [r1, #0]
 8001adc:	e015      	b.n	8001b0a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ade:	4b24      	ldr	r3, [pc, #144]	@ (8001b70 <HAL_RCC_OscConfig+0x244>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ae4:	f7ff fe60 	bl	80017a8 <HAL_GetTick>
 8001ae8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001aea:	e008      	b.n	8001afe <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001aec:	f7ff fe5c 	bl	80017a8 <HAL_GetTick>
 8001af0:	4602      	mov	r2, r0
 8001af2:	693b      	ldr	r3, [r7, #16]
 8001af4:	1ad3      	subs	r3, r2, r3
 8001af6:	2b02      	cmp	r3, #2
 8001af8:	d901      	bls.n	8001afe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001afa:	2303      	movs	r3, #3
 8001afc:	e187      	b.n	8001e0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001afe:	4b1b      	ldr	r3, [pc, #108]	@ (8001b6c <HAL_RCC_OscConfig+0x240>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f003 0302 	and.w	r3, r3, #2
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d1f0      	bne.n	8001aec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f003 0308 	and.w	r3, r3, #8
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d036      	beq.n	8001b84 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	695b      	ldr	r3, [r3, #20]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d016      	beq.n	8001b4c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b1e:	4b15      	ldr	r3, [pc, #84]	@ (8001b74 <HAL_RCC_OscConfig+0x248>)
 8001b20:	2201      	movs	r2, #1
 8001b22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b24:	f7ff fe40 	bl	80017a8 <HAL_GetTick>
 8001b28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b2a:	e008      	b.n	8001b3e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b2c:	f7ff fe3c 	bl	80017a8 <HAL_GetTick>
 8001b30:	4602      	mov	r2, r0
 8001b32:	693b      	ldr	r3, [r7, #16]
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	2b02      	cmp	r3, #2
 8001b38:	d901      	bls.n	8001b3e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001b3a:	2303      	movs	r3, #3
 8001b3c:	e167      	b.n	8001e0e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b3e:	4b0b      	ldr	r3, [pc, #44]	@ (8001b6c <HAL_RCC_OscConfig+0x240>)
 8001b40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b42:	f003 0302 	and.w	r3, r3, #2
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d0f0      	beq.n	8001b2c <HAL_RCC_OscConfig+0x200>
 8001b4a:	e01b      	b.n	8001b84 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b4c:	4b09      	ldr	r3, [pc, #36]	@ (8001b74 <HAL_RCC_OscConfig+0x248>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b52:	f7ff fe29 	bl	80017a8 <HAL_GetTick>
 8001b56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b58:	e00e      	b.n	8001b78 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b5a:	f7ff fe25 	bl	80017a8 <HAL_GetTick>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	1ad3      	subs	r3, r2, r3
 8001b64:	2b02      	cmp	r3, #2
 8001b66:	d907      	bls.n	8001b78 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001b68:	2303      	movs	r3, #3
 8001b6a:	e150      	b.n	8001e0e <HAL_RCC_OscConfig+0x4e2>
 8001b6c:	40023800 	.word	0x40023800
 8001b70:	42470000 	.word	0x42470000
 8001b74:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b78:	4b88      	ldr	r3, [pc, #544]	@ (8001d9c <HAL_RCC_OscConfig+0x470>)
 8001b7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b7c:	f003 0302 	and.w	r3, r3, #2
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d1ea      	bne.n	8001b5a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f003 0304 	and.w	r3, r3, #4
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	f000 8097 	beq.w	8001cc0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b92:	2300      	movs	r3, #0
 8001b94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b96:	4b81      	ldr	r3, [pc, #516]	@ (8001d9c <HAL_RCC_OscConfig+0x470>)
 8001b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d10f      	bne.n	8001bc2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	60bb      	str	r3, [r7, #8]
 8001ba6:	4b7d      	ldr	r3, [pc, #500]	@ (8001d9c <HAL_RCC_OscConfig+0x470>)
 8001ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001baa:	4a7c      	ldr	r2, [pc, #496]	@ (8001d9c <HAL_RCC_OscConfig+0x470>)
 8001bac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bb2:	4b7a      	ldr	r3, [pc, #488]	@ (8001d9c <HAL_RCC_OscConfig+0x470>)
 8001bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bba:	60bb      	str	r3, [r7, #8]
 8001bbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bc2:	4b77      	ldr	r3, [pc, #476]	@ (8001da0 <HAL_RCC_OscConfig+0x474>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d118      	bne.n	8001c00 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bce:	4b74      	ldr	r3, [pc, #464]	@ (8001da0 <HAL_RCC_OscConfig+0x474>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4a73      	ldr	r2, [pc, #460]	@ (8001da0 <HAL_RCC_OscConfig+0x474>)
 8001bd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bda:	f7ff fde5 	bl	80017a8 <HAL_GetTick>
 8001bde:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001be0:	e008      	b.n	8001bf4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001be2:	f7ff fde1 	bl	80017a8 <HAL_GetTick>
 8001be6:	4602      	mov	r2, r0
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	1ad3      	subs	r3, r2, r3
 8001bec:	2b02      	cmp	r3, #2
 8001bee:	d901      	bls.n	8001bf4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001bf0:	2303      	movs	r3, #3
 8001bf2:	e10c      	b.n	8001e0e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bf4:	4b6a      	ldr	r3, [pc, #424]	@ (8001da0 <HAL_RCC_OscConfig+0x474>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d0f0      	beq.n	8001be2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d106      	bne.n	8001c16 <HAL_RCC_OscConfig+0x2ea>
 8001c08:	4b64      	ldr	r3, [pc, #400]	@ (8001d9c <HAL_RCC_OscConfig+0x470>)
 8001c0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c0c:	4a63      	ldr	r2, [pc, #396]	@ (8001d9c <HAL_RCC_OscConfig+0x470>)
 8001c0e:	f043 0301 	orr.w	r3, r3, #1
 8001c12:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c14:	e01c      	b.n	8001c50 <HAL_RCC_OscConfig+0x324>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	2b05      	cmp	r3, #5
 8001c1c:	d10c      	bne.n	8001c38 <HAL_RCC_OscConfig+0x30c>
 8001c1e:	4b5f      	ldr	r3, [pc, #380]	@ (8001d9c <HAL_RCC_OscConfig+0x470>)
 8001c20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c22:	4a5e      	ldr	r2, [pc, #376]	@ (8001d9c <HAL_RCC_OscConfig+0x470>)
 8001c24:	f043 0304 	orr.w	r3, r3, #4
 8001c28:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c2a:	4b5c      	ldr	r3, [pc, #368]	@ (8001d9c <HAL_RCC_OscConfig+0x470>)
 8001c2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c2e:	4a5b      	ldr	r2, [pc, #364]	@ (8001d9c <HAL_RCC_OscConfig+0x470>)
 8001c30:	f043 0301 	orr.w	r3, r3, #1
 8001c34:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c36:	e00b      	b.n	8001c50 <HAL_RCC_OscConfig+0x324>
 8001c38:	4b58      	ldr	r3, [pc, #352]	@ (8001d9c <HAL_RCC_OscConfig+0x470>)
 8001c3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c3c:	4a57      	ldr	r2, [pc, #348]	@ (8001d9c <HAL_RCC_OscConfig+0x470>)
 8001c3e:	f023 0301 	bic.w	r3, r3, #1
 8001c42:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c44:	4b55      	ldr	r3, [pc, #340]	@ (8001d9c <HAL_RCC_OscConfig+0x470>)
 8001c46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c48:	4a54      	ldr	r2, [pc, #336]	@ (8001d9c <HAL_RCC_OscConfig+0x470>)
 8001c4a:	f023 0304 	bic.w	r3, r3, #4
 8001c4e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	689b      	ldr	r3, [r3, #8]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d015      	beq.n	8001c84 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c58:	f7ff fda6 	bl	80017a8 <HAL_GetTick>
 8001c5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c5e:	e00a      	b.n	8001c76 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c60:	f7ff fda2 	bl	80017a8 <HAL_GetTick>
 8001c64:	4602      	mov	r2, r0
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	1ad3      	subs	r3, r2, r3
 8001c6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d901      	bls.n	8001c76 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001c72:	2303      	movs	r3, #3
 8001c74:	e0cb      	b.n	8001e0e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c76:	4b49      	ldr	r3, [pc, #292]	@ (8001d9c <HAL_RCC_OscConfig+0x470>)
 8001c78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c7a:	f003 0302 	and.w	r3, r3, #2
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d0ee      	beq.n	8001c60 <HAL_RCC_OscConfig+0x334>
 8001c82:	e014      	b.n	8001cae <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c84:	f7ff fd90 	bl	80017a8 <HAL_GetTick>
 8001c88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c8a:	e00a      	b.n	8001ca2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c8c:	f7ff fd8c 	bl	80017a8 <HAL_GetTick>
 8001c90:	4602      	mov	r2, r0
 8001c92:	693b      	ldr	r3, [r7, #16]
 8001c94:	1ad3      	subs	r3, r2, r3
 8001c96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d901      	bls.n	8001ca2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	e0b5      	b.n	8001e0e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ca2:	4b3e      	ldr	r3, [pc, #248]	@ (8001d9c <HAL_RCC_OscConfig+0x470>)
 8001ca4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ca6:	f003 0302 	and.w	r3, r3, #2
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d1ee      	bne.n	8001c8c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001cae:	7dfb      	ldrb	r3, [r7, #23]
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	d105      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cb4:	4b39      	ldr	r3, [pc, #228]	@ (8001d9c <HAL_RCC_OscConfig+0x470>)
 8001cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb8:	4a38      	ldr	r2, [pc, #224]	@ (8001d9c <HAL_RCC_OscConfig+0x470>)
 8001cba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001cbe:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	699b      	ldr	r3, [r3, #24]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	f000 80a1 	beq.w	8001e0c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001cca:	4b34      	ldr	r3, [pc, #208]	@ (8001d9c <HAL_RCC_OscConfig+0x470>)
 8001ccc:	689b      	ldr	r3, [r3, #8]
 8001cce:	f003 030c 	and.w	r3, r3, #12
 8001cd2:	2b08      	cmp	r3, #8
 8001cd4:	d05c      	beq.n	8001d90 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	699b      	ldr	r3, [r3, #24]
 8001cda:	2b02      	cmp	r3, #2
 8001cdc:	d141      	bne.n	8001d62 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cde:	4b31      	ldr	r3, [pc, #196]	@ (8001da4 <HAL_RCC_OscConfig+0x478>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ce4:	f7ff fd60 	bl	80017a8 <HAL_GetTick>
 8001ce8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cea:	e008      	b.n	8001cfe <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cec:	f7ff fd5c 	bl	80017a8 <HAL_GetTick>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	693b      	ldr	r3, [r7, #16]
 8001cf4:	1ad3      	subs	r3, r2, r3
 8001cf6:	2b02      	cmp	r3, #2
 8001cf8:	d901      	bls.n	8001cfe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001cfa:	2303      	movs	r3, #3
 8001cfc:	e087      	b.n	8001e0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cfe:	4b27      	ldr	r3, [pc, #156]	@ (8001d9c <HAL_RCC_OscConfig+0x470>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d1f0      	bne.n	8001cec <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	69da      	ldr	r2, [r3, #28]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6a1b      	ldr	r3, [r3, #32]
 8001d12:	431a      	orrs	r2, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d18:	019b      	lsls	r3, r3, #6
 8001d1a:	431a      	orrs	r2, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d20:	085b      	lsrs	r3, r3, #1
 8001d22:	3b01      	subs	r3, #1
 8001d24:	041b      	lsls	r3, r3, #16
 8001d26:	431a      	orrs	r2, r3
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d2c:	061b      	lsls	r3, r3, #24
 8001d2e:	491b      	ldr	r1, [pc, #108]	@ (8001d9c <HAL_RCC_OscConfig+0x470>)
 8001d30:	4313      	orrs	r3, r2
 8001d32:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d34:	4b1b      	ldr	r3, [pc, #108]	@ (8001da4 <HAL_RCC_OscConfig+0x478>)
 8001d36:	2201      	movs	r2, #1
 8001d38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d3a:	f7ff fd35 	bl	80017a8 <HAL_GetTick>
 8001d3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d40:	e008      	b.n	8001d54 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d42:	f7ff fd31 	bl	80017a8 <HAL_GetTick>
 8001d46:	4602      	mov	r2, r0
 8001d48:	693b      	ldr	r3, [r7, #16]
 8001d4a:	1ad3      	subs	r3, r2, r3
 8001d4c:	2b02      	cmp	r3, #2
 8001d4e:	d901      	bls.n	8001d54 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001d50:	2303      	movs	r3, #3
 8001d52:	e05c      	b.n	8001e0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d54:	4b11      	ldr	r3, [pc, #68]	@ (8001d9c <HAL_RCC_OscConfig+0x470>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d0f0      	beq.n	8001d42 <HAL_RCC_OscConfig+0x416>
 8001d60:	e054      	b.n	8001e0c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d62:	4b10      	ldr	r3, [pc, #64]	@ (8001da4 <HAL_RCC_OscConfig+0x478>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d68:	f7ff fd1e 	bl	80017a8 <HAL_GetTick>
 8001d6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d6e:	e008      	b.n	8001d82 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d70:	f7ff fd1a 	bl	80017a8 <HAL_GetTick>
 8001d74:	4602      	mov	r2, r0
 8001d76:	693b      	ldr	r3, [r7, #16]
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	2b02      	cmp	r3, #2
 8001d7c:	d901      	bls.n	8001d82 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001d7e:	2303      	movs	r3, #3
 8001d80:	e045      	b.n	8001e0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d82:	4b06      	ldr	r3, [pc, #24]	@ (8001d9c <HAL_RCC_OscConfig+0x470>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d1f0      	bne.n	8001d70 <HAL_RCC_OscConfig+0x444>
 8001d8e:	e03d      	b.n	8001e0c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	699b      	ldr	r3, [r3, #24]
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	d107      	bne.n	8001da8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	e038      	b.n	8001e0e <HAL_RCC_OscConfig+0x4e2>
 8001d9c:	40023800 	.word	0x40023800
 8001da0:	40007000 	.word	0x40007000
 8001da4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001da8:	4b1b      	ldr	r3, [pc, #108]	@ (8001e18 <HAL_RCC_OscConfig+0x4ec>)
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	699b      	ldr	r3, [r3, #24]
 8001db2:	2b01      	cmp	r3, #1
 8001db4:	d028      	beq.n	8001e08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d121      	bne.n	8001e08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dce:	429a      	cmp	r2, r3
 8001dd0:	d11a      	bne.n	8001e08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001dd2:	68fa      	ldr	r2, [r7, #12]
 8001dd4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001dd8:	4013      	ands	r3, r2
 8001dda:	687a      	ldr	r2, [r7, #4]
 8001ddc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001dde:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d111      	bne.n	8001e08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dee:	085b      	lsrs	r3, r3, #1
 8001df0:	3b01      	subs	r3, #1
 8001df2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001df4:	429a      	cmp	r2, r3
 8001df6:	d107      	bne.n	8001e08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e02:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e04:	429a      	cmp	r2, r3
 8001e06:	d001      	beq.n	8001e0c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	e000      	b.n	8001e0e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001e0c:	2300      	movs	r3, #0
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3718      	adds	r7, #24
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	40023800 	.word	0x40023800

08001e1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b084      	sub	sp, #16
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
 8001e24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d101      	bne.n	8001e30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	e0cc      	b.n	8001fca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e30:	4b68      	ldr	r3, [pc, #416]	@ (8001fd4 <HAL_RCC_ClockConfig+0x1b8>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f003 0307 	and.w	r3, r3, #7
 8001e38:	683a      	ldr	r2, [r7, #0]
 8001e3a:	429a      	cmp	r2, r3
 8001e3c:	d90c      	bls.n	8001e58 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e3e:	4b65      	ldr	r3, [pc, #404]	@ (8001fd4 <HAL_RCC_ClockConfig+0x1b8>)
 8001e40:	683a      	ldr	r2, [r7, #0]
 8001e42:	b2d2      	uxtb	r2, r2
 8001e44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e46:	4b63      	ldr	r3, [pc, #396]	@ (8001fd4 <HAL_RCC_ClockConfig+0x1b8>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f003 0307 	and.w	r3, r3, #7
 8001e4e:	683a      	ldr	r2, [r7, #0]
 8001e50:	429a      	cmp	r2, r3
 8001e52:	d001      	beq.n	8001e58 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001e54:	2301      	movs	r3, #1
 8001e56:	e0b8      	b.n	8001fca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f003 0302 	and.w	r3, r3, #2
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d020      	beq.n	8001ea6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f003 0304 	and.w	r3, r3, #4
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d005      	beq.n	8001e7c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e70:	4b59      	ldr	r3, [pc, #356]	@ (8001fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	4a58      	ldr	r2, [pc, #352]	@ (8001fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e76:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001e7a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f003 0308 	and.w	r3, r3, #8
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d005      	beq.n	8001e94 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e88:	4b53      	ldr	r3, [pc, #332]	@ (8001fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	4a52      	ldr	r2, [pc, #328]	@ (8001fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e8e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001e92:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e94:	4b50      	ldr	r3, [pc, #320]	@ (8001fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	689b      	ldr	r3, [r3, #8]
 8001ea0:	494d      	ldr	r1, [pc, #308]	@ (8001fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f003 0301 	and.w	r3, r3, #1
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d044      	beq.n	8001f3c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	2b01      	cmp	r3, #1
 8001eb8:	d107      	bne.n	8001eca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eba:	4b47      	ldr	r3, [pc, #284]	@ (8001fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d119      	bne.n	8001efa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e07f      	b.n	8001fca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	2b02      	cmp	r3, #2
 8001ed0:	d003      	beq.n	8001eda <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ed6:	2b03      	cmp	r3, #3
 8001ed8:	d107      	bne.n	8001eea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001eda:	4b3f      	ldr	r3, [pc, #252]	@ (8001fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d109      	bne.n	8001efa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e06f      	b.n	8001fca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001eea:	4b3b      	ldr	r3, [pc, #236]	@ (8001fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f003 0302 	and.w	r3, r3, #2
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d101      	bne.n	8001efa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e067      	b.n	8001fca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001efa:	4b37      	ldr	r3, [pc, #220]	@ (8001fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	f023 0203 	bic.w	r2, r3, #3
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	4934      	ldr	r1, [pc, #208]	@ (8001fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f0c:	f7ff fc4c 	bl	80017a8 <HAL_GetTick>
 8001f10:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f12:	e00a      	b.n	8001f2a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f14:	f7ff fc48 	bl	80017a8 <HAL_GetTick>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	1ad3      	subs	r3, r2, r3
 8001f1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d901      	bls.n	8001f2a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f26:	2303      	movs	r3, #3
 8001f28:	e04f      	b.n	8001fca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f2a:	4b2b      	ldr	r3, [pc, #172]	@ (8001fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	f003 020c 	and.w	r2, r3, #12
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d1eb      	bne.n	8001f14 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f3c:	4b25      	ldr	r3, [pc, #148]	@ (8001fd4 <HAL_RCC_ClockConfig+0x1b8>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f003 0307 	and.w	r3, r3, #7
 8001f44:	683a      	ldr	r2, [r7, #0]
 8001f46:	429a      	cmp	r2, r3
 8001f48:	d20c      	bcs.n	8001f64 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f4a:	4b22      	ldr	r3, [pc, #136]	@ (8001fd4 <HAL_RCC_ClockConfig+0x1b8>)
 8001f4c:	683a      	ldr	r2, [r7, #0]
 8001f4e:	b2d2      	uxtb	r2, r2
 8001f50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f52:	4b20      	ldr	r3, [pc, #128]	@ (8001fd4 <HAL_RCC_ClockConfig+0x1b8>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f003 0307 	and.w	r3, r3, #7
 8001f5a:	683a      	ldr	r2, [r7, #0]
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	d001      	beq.n	8001f64 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001f60:	2301      	movs	r3, #1
 8001f62:	e032      	b.n	8001fca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f003 0304 	and.w	r3, r3, #4
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d008      	beq.n	8001f82 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f70:	4b19      	ldr	r3, [pc, #100]	@ (8001fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	68db      	ldr	r3, [r3, #12]
 8001f7c:	4916      	ldr	r1, [pc, #88]	@ (8001fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f003 0308 	and.w	r3, r3, #8
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d009      	beq.n	8001fa2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f8e:	4b12      	ldr	r3, [pc, #72]	@ (8001fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	691b      	ldr	r3, [r3, #16]
 8001f9a:	00db      	lsls	r3, r3, #3
 8001f9c:	490e      	ldr	r1, [pc, #56]	@ (8001fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001fa2:	f000 f821 	bl	8001fe8 <HAL_RCC_GetSysClockFreq>
 8001fa6:	4602      	mov	r2, r0
 8001fa8:	4b0b      	ldr	r3, [pc, #44]	@ (8001fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	091b      	lsrs	r3, r3, #4
 8001fae:	f003 030f 	and.w	r3, r3, #15
 8001fb2:	490a      	ldr	r1, [pc, #40]	@ (8001fdc <HAL_RCC_ClockConfig+0x1c0>)
 8001fb4:	5ccb      	ldrb	r3, [r1, r3]
 8001fb6:	fa22 f303 	lsr.w	r3, r2, r3
 8001fba:	4a09      	ldr	r2, [pc, #36]	@ (8001fe0 <HAL_RCC_ClockConfig+0x1c4>)
 8001fbc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001fbe:	4b09      	ldr	r3, [pc, #36]	@ (8001fe4 <HAL_RCC_ClockConfig+0x1c8>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f7ff fbac 	bl	8001720 <HAL_InitTick>

  return HAL_OK;
 8001fc8:	2300      	movs	r3, #0
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	3710      	adds	r7, #16
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	40023c00 	.word	0x40023c00
 8001fd8:	40023800 	.word	0x40023800
 8001fdc:	08002bc8 	.word	0x08002bc8
 8001fe0:	20000004 	.word	0x20000004
 8001fe4:	20000008 	.word	0x20000008

08001fe8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fe8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001fec:	b090      	sub	sp, #64	@ 0x40
 8001fee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002000:	4b59      	ldr	r3, [pc, #356]	@ (8002168 <HAL_RCC_GetSysClockFreq+0x180>)
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	f003 030c 	and.w	r3, r3, #12
 8002008:	2b08      	cmp	r3, #8
 800200a:	d00d      	beq.n	8002028 <HAL_RCC_GetSysClockFreq+0x40>
 800200c:	2b08      	cmp	r3, #8
 800200e:	f200 80a1 	bhi.w	8002154 <HAL_RCC_GetSysClockFreq+0x16c>
 8002012:	2b00      	cmp	r3, #0
 8002014:	d002      	beq.n	800201c <HAL_RCC_GetSysClockFreq+0x34>
 8002016:	2b04      	cmp	r3, #4
 8002018:	d003      	beq.n	8002022 <HAL_RCC_GetSysClockFreq+0x3a>
 800201a:	e09b      	b.n	8002154 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800201c:	4b53      	ldr	r3, [pc, #332]	@ (800216c <HAL_RCC_GetSysClockFreq+0x184>)
 800201e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002020:	e09b      	b.n	800215a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002022:	4b53      	ldr	r3, [pc, #332]	@ (8002170 <HAL_RCC_GetSysClockFreq+0x188>)
 8002024:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002026:	e098      	b.n	800215a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002028:	4b4f      	ldr	r3, [pc, #316]	@ (8002168 <HAL_RCC_GetSysClockFreq+0x180>)
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002030:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002032:	4b4d      	ldr	r3, [pc, #308]	@ (8002168 <HAL_RCC_GetSysClockFreq+0x180>)
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800203a:	2b00      	cmp	r3, #0
 800203c:	d028      	beq.n	8002090 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800203e:	4b4a      	ldr	r3, [pc, #296]	@ (8002168 <HAL_RCC_GetSysClockFreq+0x180>)
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	099b      	lsrs	r3, r3, #6
 8002044:	2200      	movs	r2, #0
 8002046:	623b      	str	r3, [r7, #32]
 8002048:	627a      	str	r2, [r7, #36]	@ 0x24
 800204a:	6a3b      	ldr	r3, [r7, #32]
 800204c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002050:	2100      	movs	r1, #0
 8002052:	4b47      	ldr	r3, [pc, #284]	@ (8002170 <HAL_RCC_GetSysClockFreq+0x188>)
 8002054:	fb03 f201 	mul.w	r2, r3, r1
 8002058:	2300      	movs	r3, #0
 800205a:	fb00 f303 	mul.w	r3, r0, r3
 800205e:	4413      	add	r3, r2
 8002060:	4a43      	ldr	r2, [pc, #268]	@ (8002170 <HAL_RCC_GetSysClockFreq+0x188>)
 8002062:	fba0 1202 	umull	r1, r2, r0, r2
 8002066:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002068:	460a      	mov	r2, r1
 800206a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800206c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800206e:	4413      	add	r3, r2
 8002070:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002072:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002074:	2200      	movs	r2, #0
 8002076:	61bb      	str	r3, [r7, #24]
 8002078:	61fa      	str	r2, [r7, #28]
 800207a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800207e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002082:	f7fe f8fd 	bl	8000280 <__aeabi_uldivmod>
 8002086:	4602      	mov	r2, r0
 8002088:	460b      	mov	r3, r1
 800208a:	4613      	mov	r3, r2
 800208c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800208e:	e053      	b.n	8002138 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002090:	4b35      	ldr	r3, [pc, #212]	@ (8002168 <HAL_RCC_GetSysClockFreq+0x180>)
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	099b      	lsrs	r3, r3, #6
 8002096:	2200      	movs	r2, #0
 8002098:	613b      	str	r3, [r7, #16]
 800209a:	617a      	str	r2, [r7, #20]
 800209c:	693b      	ldr	r3, [r7, #16]
 800209e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80020a2:	f04f 0b00 	mov.w	fp, #0
 80020a6:	4652      	mov	r2, sl
 80020a8:	465b      	mov	r3, fp
 80020aa:	f04f 0000 	mov.w	r0, #0
 80020ae:	f04f 0100 	mov.w	r1, #0
 80020b2:	0159      	lsls	r1, r3, #5
 80020b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80020b8:	0150      	lsls	r0, r2, #5
 80020ba:	4602      	mov	r2, r0
 80020bc:	460b      	mov	r3, r1
 80020be:	ebb2 080a 	subs.w	r8, r2, sl
 80020c2:	eb63 090b 	sbc.w	r9, r3, fp
 80020c6:	f04f 0200 	mov.w	r2, #0
 80020ca:	f04f 0300 	mov.w	r3, #0
 80020ce:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80020d2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80020d6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80020da:	ebb2 0408 	subs.w	r4, r2, r8
 80020de:	eb63 0509 	sbc.w	r5, r3, r9
 80020e2:	f04f 0200 	mov.w	r2, #0
 80020e6:	f04f 0300 	mov.w	r3, #0
 80020ea:	00eb      	lsls	r3, r5, #3
 80020ec:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80020f0:	00e2      	lsls	r2, r4, #3
 80020f2:	4614      	mov	r4, r2
 80020f4:	461d      	mov	r5, r3
 80020f6:	eb14 030a 	adds.w	r3, r4, sl
 80020fa:	603b      	str	r3, [r7, #0]
 80020fc:	eb45 030b 	adc.w	r3, r5, fp
 8002100:	607b      	str	r3, [r7, #4]
 8002102:	f04f 0200 	mov.w	r2, #0
 8002106:	f04f 0300 	mov.w	r3, #0
 800210a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800210e:	4629      	mov	r1, r5
 8002110:	028b      	lsls	r3, r1, #10
 8002112:	4621      	mov	r1, r4
 8002114:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002118:	4621      	mov	r1, r4
 800211a:	028a      	lsls	r2, r1, #10
 800211c:	4610      	mov	r0, r2
 800211e:	4619      	mov	r1, r3
 8002120:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002122:	2200      	movs	r2, #0
 8002124:	60bb      	str	r3, [r7, #8]
 8002126:	60fa      	str	r2, [r7, #12]
 8002128:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800212c:	f7fe f8a8 	bl	8000280 <__aeabi_uldivmod>
 8002130:	4602      	mov	r2, r0
 8002132:	460b      	mov	r3, r1
 8002134:	4613      	mov	r3, r2
 8002136:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002138:	4b0b      	ldr	r3, [pc, #44]	@ (8002168 <HAL_RCC_GetSysClockFreq+0x180>)
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	0c1b      	lsrs	r3, r3, #16
 800213e:	f003 0303 	and.w	r3, r3, #3
 8002142:	3301      	adds	r3, #1
 8002144:	005b      	lsls	r3, r3, #1
 8002146:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002148:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800214a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800214c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002150:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002152:	e002      	b.n	800215a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002154:	4b05      	ldr	r3, [pc, #20]	@ (800216c <HAL_RCC_GetSysClockFreq+0x184>)
 8002156:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002158:	bf00      	nop
    }
  }
  return sysclockfreq;
 800215a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800215c:	4618      	mov	r0, r3
 800215e:	3740      	adds	r7, #64	@ 0x40
 8002160:	46bd      	mov	sp, r7
 8002162:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002166:	bf00      	nop
 8002168:	40023800 	.word	0x40023800
 800216c:	00f42400 	.word	0x00f42400
 8002170:	017d7840 	.word	0x017d7840

08002174 <siprintf>:
 8002174:	b40e      	push	{r1, r2, r3}
 8002176:	b510      	push	{r4, lr}
 8002178:	b09d      	sub	sp, #116	@ 0x74
 800217a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800217c:	9002      	str	r0, [sp, #8]
 800217e:	9006      	str	r0, [sp, #24]
 8002180:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002184:	480a      	ldr	r0, [pc, #40]	@ (80021b0 <siprintf+0x3c>)
 8002186:	9107      	str	r1, [sp, #28]
 8002188:	9104      	str	r1, [sp, #16]
 800218a:	490a      	ldr	r1, [pc, #40]	@ (80021b4 <siprintf+0x40>)
 800218c:	f853 2b04 	ldr.w	r2, [r3], #4
 8002190:	9105      	str	r1, [sp, #20]
 8002192:	2400      	movs	r4, #0
 8002194:	a902      	add	r1, sp, #8
 8002196:	6800      	ldr	r0, [r0, #0]
 8002198:	9301      	str	r3, [sp, #4]
 800219a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800219c:	f000 f994 	bl	80024c8 <_svfiprintf_r>
 80021a0:	9b02      	ldr	r3, [sp, #8]
 80021a2:	701c      	strb	r4, [r3, #0]
 80021a4:	b01d      	add	sp, #116	@ 0x74
 80021a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80021aa:	b003      	add	sp, #12
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	20000010 	.word	0x20000010
 80021b4:	ffff0208 	.word	0xffff0208

080021b8 <memset>:
 80021b8:	4402      	add	r2, r0
 80021ba:	4603      	mov	r3, r0
 80021bc:	4293      	cmp	r3, r2
 80021be:	d100      	bne.n	80021c2 <memset+0xa>
 80021c0:	4770      	bx	lr
 80021c2:	f803 1b01 	strb.w	r1, [r3], #1
 80021c6:	e7f9      	b.n	80021bc <memset+0x4>

080021c8 <__errno>:
 80021c8:	4b01      	ldr	r3, [pc, #4]	@ (80021d0 <__errno+0x8>)
 80021ca:	6818      	ldr	r0, [r3, #0]
 80021cc:	4770      	bx	lr
 80021ce:	bf00      	nop
 80021d0:	20000010 	.word	0x20000010

080021d4 <__libc_init_array>:
 80021d4:	b570      	push	{r4, r5, r6, lr}
 80021d6:	4d0d      	ldr	r5, [pc, #52]	@ (800220c <__libc_init_array+0x38>)
 80021d8:	4c0d      	ldr	r4, [pc, #52]	@ (8002210 <__libc_init_array+0x3c>)
 80021da:	1b64      	subs	r4, r4, r5
 80021dc:	10a4      	asrs	r4, r4, #2
 80021de:	2600      	movs	r6, #0
 80021e0:	42a6      	cmp	r6, r4
 80021e2:	d109      	bne.n	80021f8 <__libc_init_array+0x24>
 80021e4:	4d0b      	ldr	r5, [pc, #44]	@ (8002214 <__libc_init_array+0x40>)
 80021e6:	4c0c      	ldr	r4, [pc, #48]	@ (8002218 <__libc_init_array+0x44>)
 80021e8:	f000 fc64 	bl	8002ab4 <_init>
 80021ec:	1b64      	subs	r4, r4, r5
 80021ee:	10a4      	asrs	r4, r4, #2
 80021f0:	2600      	movs	r6, #0
 80021f2:	42a6      	cmp	r6, r4
 80021f4:	d105      	bne.n	8002202 <__libc_init_array+0x2e>
 80021f6:	bd70      	pop	{r4, r5, r6, pc}
 80021f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80021fc:	4798      	blx	r3
 80021fe:	3601      	adds	r6, #1
 8002200:	e7ee      	b.n	80021e0 <__libc_init_array+0xc>
 8002202:	f855 3b04 	ldr.w	r3, [r5], #4
 8002206:	4798      	blx	r3
 8002208:	3601      	adds	r6, #1
 800220a:	e7f2      	b.n	80021f2 <__libc_init_array+0x1e>
 800220c:	08002c14 	.word	0x08002c14
 8002210:	08002c14 	.word	0x08002c14
 8002214:	08002c14 	.word	0x08002c14
 8002218:	08002c18 	.word	0x08002c18

0800221c <__retarget_lock_acquire_recursive>:
 800221c:	4770      	bx	lr

0800221e <__retarget_lock_release_recursive>:
 800221e:	4770      	bx	lr

08002220 <_free_r>:
 8002220:	b538      	push	{r3, r4, r5, lr}
 8002222:	4605      	mov	r5, r0
 8002224:	2900      	cmp	r1, #0
 8002226:	d041      	beq.n	80022ac <_free_r+0x8c>
 8002228:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800222c:	1f0c      	subs	r4, r1, #4
 800222e:	2b00      	cmp	r3, #0
 8002230:	bfb8      	it	lt
 8002232:	18e4      	addlt	r4, r4, r3
 8002234:	f000 f8e0 	bl	80023f8 <__malloc_lock>
 8002238:	4a1d      	ldr	r2, [pc, #116]	@ (80022b0 <_free_r+0x90>)
 800223a:	6813      	ldr	r3, [r2, #0]
 800223c:	b933      	cbnz	r3, 800224c <_free_r+0x2c>
 800223e:	6063      	str	r3, [r4, #4]
 8002240:	6014      	str	r4, [r2, #0]
 8002242:	4628      	mov	r0, r5
 8002244:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002248:	f000 b8dc 	b.w	8002404 <__malloc_unlock>
 800224c:	42a3      	cmp	r3, r4
 800224e:	d908      	bls.n	8002262 <_free_r+0x42>
 8002250:	6820      	ldr	r0, [r4, #0]
 8002252:	1821      	adds	r1, r4, r0
 8002254:	428b      	cmp	r3, r1
 8002256:	bf01      	itttt	eq
 8002258:	6819      	ldreq	r1, [r3, #0]
 800225a:	685b      	ldreq	r3, [r3, #4]
 800225c:	1809      	addeq	r1, r1, r0
 800225e:	6021      	streq	r1, [r4, #0]
 8002260:	e7ed      	b.n	800223e <_free_r+0x1e>
 8002262:	461a      	mov	r2, r3
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	b10b      	cbz	r3, 800226c <_free_r+0x4c>
 8002268:	42a3      	cmp	r3, r4
 800226a:	d9fa      	bls.n	8002262 <_free_r+0x42>
 800226c:	6811      	ldr	r1, [r2, #0]
 800226e:	1850      	adds	r0, r2, r1
 8002270:	42a0      	cmp	r0, r4
 8002272:	d10b      	bne.n	800228c <_free_r+0x6c>
 8002274:	6820      	ldr	r0, [r4, #0]
 8002276:	4401      	add	r1, r0
 8002278:	1850      	adds	r0, r2, r1
 800227a:	4283      	cmp	r3, r0
 800227c:	6011      	str	r1, [r2, #0]
 800227e:	d1e0      	bne.n	8002242 <_free_r+0x22>
 8002280:	6818      	ldr	r0, [r3, #0]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	6053      	str	r3, [r2, #4]
 8002286:	4408      	add	r0, r1
 8002288:	6010      	str	r0, [r2, #0]
 800228a:	e7da      	b.n	8002242 <_free_r+0x22>
 800228c:	d902      	bls.n	8002294 <_free_r+0x74>
 800228e:	230c      	movs	r3, #12
 8002290:	602b      	str	r3, [r5, #0]
 8002292:	e7d6      	b.n	8002242 <_free_r+0x22>
 8002294:	6820      	ldr	r0, [r4, #0]
 8002296:	1821      	adds	r1, r4, r0
 8002298:	428b      	cmp	r3, r1
 800229a:	bf04      	itt	eq
 800229c:	6819      	ldreq	r1, [r3, #0]
 800229e:	685b      	ldreq	r3, [r3, #4]
 80022a0:	6063      	str	r3, [r4, #4]
 80022a2:	bf04      	itt	eq
 80022a4:	1809      	addeq	r1, r1, r0
 80022a6:	6021      	streq	r1, [r4, #0]
 80022a8:	6054      	str	r4, [r2, #4]
 80022aa:	e7ca      	b.n	8002242 <_free_r+0x22>
 80022ac:	bd38      	pop	{r3, r4, r5, pc}
 80022ae:	bf00      	nop
 80022b0:	200001d0 	.word	0x200001d0

080022b4 <sbrk_aligned>:
 80022b4:	b570      	push	{r4, r5, r6, lr}
 80022b6:	4e0f      	ldr	r6, [pc, #60]	@ (80022f4 <sbrk_aligned+0x40>)
 80022b8:	460c      	mov	r4, r1
 80022ba:	6831      	ldr	r1, [r6, #0]
 80022bc:	4605      	mov	r5, r0
 80022be:	b911      	cbnz	r1, 80022c6 <sbrk_aligned+0x12>
 80022c0:	f000 fba4 	bl	8002a0c <_sbrk_r>
 80022c4:	6030      	str	r0, [r6, #0]
 80022c6:	4621      	mov	r1, r4
 80022c8:	4628      	mov	r0, r5
 80022ca:	f000 fb9f 	bl	8002a0c <_sbrk_r>
 80022ce:	1c43      	adds	r3, r0, #1
 80022d0:	d103      	bne.n	80022da <sbrk_aligned+0x26>
 80022d2:	f04f 34ff 	mov.w	r4, #4294967295
 80022d6:	4620      	mov	r0, r4
 80022d8:	bd70      	pop	{r4, r5, r6, pc}
 80022da:	1cc4      	adds	r4, r0, #3
 80022dc:	f024 0403 	bic.w	r4, r4, #3
 80022e0:	42a0      	cmp	r0, r4
 80022e2:	d0f8      	beq.n	80022d6 <sbrk_aligned+0x22>
 80022e4:	1a21      	subs	r1, r4, r0
 80022e6:	4628      	mov	r0, r5
 80022e8:	f000 fb90 	bl	8002a0c <_sbrk_r>
 80022ec:	3001      	adds	r0, #1
 80022ee:	d1f2      	bne.n	80022d6 <sbrk_aligned+0x22>
 80022f0:	e7ef      	b.n	80022d2 <sbrk_aligned+0x1e>
 80022f2:	bf00      	nop
 80022f4:	200001cc 	.word	0x200001cc

080022f8 <_malloc_r>:
 80022f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80022fc:	1ccd      	adds	r5, r1, #3
 80022fe:	f025 0503 	bic.w	r5, r5, #3
 8002302:	3508      	adds	r5, #8
 8002304:	2d0c      	cmp	r5, #12
 8002306:	bf38      	it	cc
 8002308:	250c      	movcc	r5, #12
 800230a:	2d00      	cmp	r5, #0
 800230c:	4606      	mov	r6, r0
 800230e:	db01      	blt.n	8002314 <_malloc_r+0x1c>
 8002310:	42a9      	cmp	r1, r5
 8002312:	d904      	bls.n	800231e <_malloc_r+0x26>
 8002314:	230c      	movs	r3, #12
 8002316:	6033      	str	r3, [r6, #0]
 8002318:	2000      	movs	r0, #0
 800231a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800231e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80023f4 <_malloc_r+0xfc>
 8002322:	f000 f869 	bl	80023f8 <__malloc_lock>
 8002326:	f8d8 3000 	ldr.w	r3, [r8]
 800232a:	461c      	mov	r4, r3
 800232c:	bb44      	cbnz	r4, 8002380 <_malloc_r+0x88>
 800232e:	4629      	mov	r1, r5
 8002330:	4630      	mov	r0, r6
 8002332:	f7ff ffbf 	bl	80022b4 <sbrk_aligned>
 8002336:	1c43      	adds	r3, r0, #1
 8002338:	4604      	mov	r4, r0
 800233a:	d158      	bne.n	80023ee <_malloc_r+0xf6>
 800233c:	f8d8 4000 	ldr.w	r4, [r8]
 8002340:	4627      	mov	r7, r4
 8002342:	2f00      	cmp	r7, #0
 8002344:	d143      	bne.n	80023ce <_malloc_r+0xd6>
 8002346:	2c00      	cmp	r4, #0
 8002348:	d04b      	beq.n	80023e2 <_malloc_r+0xea>
 800234a:	6823      	ldr	r3, [r4, #0]
 800234c:	4639      	mov	r1, r7
 800234e:	4630      	mov	r0, r6
 8002350:	eb04 0903 	add.w	r9, r4, r3
 8002354:	f000 fb5a 	bl	8002a0c <_sbrk_r>
 8002358:	4581      	cmp	r9, r0
 800235a:	d142      	bne.n	80023e2 <_malloc_r+0xea>
 800235c:	6821      	ldr	r1, [r4, #0]
 800235e:	1a6d      	subs	r5, r5, r1
 8002360:	4629      	mov	r1, r5
 8002362:	4630      	mov	r0, r6
 8002364:	f7ff ffa6 	bl	80022b4 <sbrk_aligned>
 8002368:	3001      	adds	r0, #1
 800236a:	d03a      	beq.n	80023e2 <_malloc_r+0xea>
 800236c:	6823      	ldr	r3, [r4, #0]
 800236e:	442b      	add	r3, r5
 8002370:	6023      	str	r3, [r4, #0]
 8002372:	f8d8 3000 	ldr.w	r3, [r8]
 8002376:	685a      	ldr	r2, [r3, #4]
 8002378:	bb62      	cbnz	r2, 80023d4 <_malloc_r+0xdc>
 800237a:	f8c8 7000 	str.w	r7, [r8]
 800237e:	e00f      	b.n	80023a0 <_malloc_r+0xa8>
 8002380:	6822      	ldr	r2, [r4, #0]
 8002382:	1b52      	subs	r2, r2, r5
 8002384:	d420      	bmi.n	80023c8 <_malloc_r+0xd0>
 8002386:	2a0b      	cmp	r2, #11
 8002388:	d917      	bls.n	80023ba <_malloc_r+0xc2>
 800238a:	1961      	adds	r1, r4, r5
 800238c:	42a3      	cmp	r3, r4
 800238e:	6025      	str	r5, [r4, #0]
 8002390:	bf18      	it	ne
 8002392:	6059      	strne	r1, [r3, #4]
 8002394:	6863      	ldr	r3, [r4, #4]
 8002396:	bf08      	it	eq
 8002398:	f8c8 1000 	streq.w	r1, [r8]
 800239c:	5162      	str	r2, [r4, r5]
 800239e:	604b      	str	r3, [r1, #4]
 80023a0:	4630      	mov	r0, r6
 80023a2:	f000 f82f 	bl	8002404 <__malloc_unlock>
 80023a6:	f104 000b 	add.w	r0, r4, #11
 80023aa:	1d23      	adds	r3, r4, #4
 80023ac:	f020 0007 	bic.w	r0, r0, #7
 80023b0:	1ac2      	subs	r2, r0, r3
 80023b2:	bf1c      	itt	ne
 80023b4:	1a1b      	subne	r3, r3, r0
 80023b6:	50a3      	strne	r3, [r4, r2]
 80023b8:	e7af      	b.n	800231a <_malloc_r+0x22>
 80023ba:	6862      	ldr	r2, [r4, #4]
 80023bc:	42a3      	cmp	r3, r4
 80023be:	bf0c      	ite	eq
 80023c0:	f8c8 2000 	streq.w	r2, [r8]
 80023c4:	605a      	strne	r2, [r3, #4]
 80023c6:	e7eb      	b.n	80023a0 <_malloc_r+0xa8>
 80023c8:	4623      	mov	r3, r4
 80023ca:	6864      	ldr	r4, [r4, #4]
 80023cc:	e7ae      	b.n	800232c <_malloc_r+0x34>
 80023ce:	463c      	mov	r4, r7
 80023d0:	687f      	ldr	r7, [r7, #4]
 80023d2:	e7b6      	b.n	8002342 <_malloc_r+0x4a>
 80023d4:	461a      	mov	r2, r3
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	42a3      	cmp	r3, r4
 80023da:	d1fb      	bne.n	80023d4 <_malloc_r+0xdc>
 80023dc:	2300      	movs	r3, #0
 80023de:	6053      	str	r3, [r2, #4]
 80023e0:	e7de      	b.n	80023a0 <_malloc_r+0xa8>
 80023e2:	230c      	movs	r3, #12
 80023e4:	6033      	str	r3, [r6, #0]
 80023e6:	4630      	mov	r0, r6
 80023e8:	f000 f80c 	bl	8002404 <__malloc_unlock>
 80023ec:	e794      	b.n	8002318 <_malloc_r+0x20>
 80023ee:	6005      	str	r5, [r0, #0]
 80023f0:	e7d6      	b.n	80023a0 <_malloc_r+0xa8>
 80023f2:	bf00      	nop
 80023f4:	200001d0 	.word	0x200001d0

080023f8 <__malloc_lock>:
 80023f8:	4801      	ldr	r0, [pc, #4]	@ (8002400 <__malloc_lock+0x8>)
 80023fa:	f7ff bf0f 	b.w	800221c <__retarget_lock_acquire_recursive>
 80023fe:	bf00      	nop
 8002400:	200001c8 	.word	0x200001c8

08002404 <__malloc_unlock>:
 8002404:	4801      	ldr	r0, [pc, #4]	@ (800240c <__malloc_unlock+0x8>)
 8002406:	f7ff bf0a 	b.w	800221e <__retarget_lock_release_recursive>
 800240a:	bf00      	nop
 800240c:	200001c8 	.word	0x200001c8

08002410 <__ssputs_r>:
 8002410:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002414:	688e      	ldr	r6, [r1, #8]
 8002416:	461f      	mov	r7, r3
 8002418:	42be      	cmp	r6, r7
 800241a:	680b      	ldr	r3, [r1, #0]
 800241c:	4682      	mov	sl, r0
 800241e:	460c      	mov	r4, r1
 8002420:	4690      	mov	r8, r2
 8002422:	d82d      	bhi.n	8002480 <__ssputs_r+0x70>
 8002424:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002428:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800242c:	d026      	beq.n	800247c <__ssputs_r+0x6c>
 800242e:	6965      	ldr	r5, [r4, #20]
 8002430:	6909      	ldr	r1, [r1, #16]
 8002432:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002436:	eba3 0901 	sub.w	r9, r3, r1
 800243a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800243e:	1c7b      	adds	r3, r7, #1
 8002440:	444b      	add	r3, r9
 8002442:	106d      	asrs	r5, r5, #1
 8002444:	429d      	cmp	r5, r3
 8002446:	bf38      	it	cc
 8002448:	461d      	movcc	r5, r3
 800244a:	0553      	lsls	r3, r2, #21
 800244c:	d527      	bpl.n	800249e <__ssputs_r+0x8e>
 800244e:	4629      	mov	r1, r5
 8002450:	f7ff ff52 	bl	80022f8 <_malloc_r>
 8002454:	4606      	mov	r6, r0
 8002456:	b360      	cbz	r0, 80024b2 <__ssputs_r+0xa2>
 8002458:	6921      	ldr	r1, [r4, #16]
 800245a:	464a      	mov	r2, r9
 800245c:	f000 fae6 	bl	8002a2c <memcpy>
 8002460:	89a3      	ldrh	r3, [r4, #12]
 8002462:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002466:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800246a:	81a3      	strh	r3, [r4, #12]
 800246c:	6126      	str	r6, [r4, #16]
 800246e:	6165      	str	r5, [r4, #20]
 8002470:	444e      	add	r6, r9
 8002472:	eba5 0509 	sub.w	r5, r5, r9
 8002476:	6026      	str	r6, [r4, #0]
 8002478:	60a5      	str	r5, [r4, #8]
 800247a:	463e      	mov	r6, r7
 800247c:	42be      	cmp	r6, r7
 800247e:	d900      	bls.n	8002482 <__ssputs_r+0x72>
 8002480:	463e      	mov	r6, r7
 8002482:	6820      	ldr	r0, [r4, #0]
 8002484:	4632      	mov	r2, r6
 8002486:	4641      	mov	r1, r8
 8002488:	f000 faa6 	bl	80029d8 <memmove>
 800248c:	68a3      	ldr	r3, [r4, #8]
 800248e:	1b9b      	subs	r3, r3, r6
 8002490:	60a3      	str	r3, [r4, #8]
 8002492:	6823      	ldr	r3, [r4, #0]
 8002494:	4433      	add	r3, r6
 8002496:	6023      	str	r3, [r4, #0]
 8002498:	2000      	movs	r0, #0
 800249a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800249e:	462a      	mov	r2, r5
 80024a0:	f000 fad2 	bl	8002a48 <_realloc_r>
 80024a4:	4606      	mov	r6, r0
 80024a6:	2800      	cmp	r0, #0
 80024a8:	d1e0      	bne.n	800246c <__ssputs_r+0x5c>
 80024aa:	6921      	ldr	r1, [r4, #16]
 80024ac:	4650      	mov	r0, sl
 80024ae:	f7ff feb7 	bl	8002220 <_free_r>
 80024b2:	230c      	movs	r3, #12
 80024b4:	f8ca 3000 	str.w	r3, [sl]
 80024b8:	89a3      	ldrh	r3, [r4, #12]
 80024ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80024be:	81a3      	strh	r3, [r4, #12]
 80024c0:	f04f 30ff 	mov.w	r0, #4294967295
 80024c4:	e7e9      	b.n	800249a <__ssputs_r+0x8a>
	...

080024c8 <_svfiprintf_r>:
 80024c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80024cc:	4698      	mov	r8, r3
 80024ce:	898b      	ldrh	r3, [r1, #12]
 80024d0:	061b      	lsls	r3, r3, #24
 80024d2:	b09d      	sub	sp, #116	@ 0x74
 80024d4:	4607      	mov	r7, r0
 80024d6:	460d      	mov	r5, r1
 80024d8:	4614      	mov	r4, r2
 80024da:	d510      	bpl.n	80024fe <_svfiprintf_r+0x36>
 80024dc:	690b      	ldr	r3, [r1, #16]
 80024de:	b973      	cbnz	r3, 80024fe <_svfiprintf_r+0x36>
 80024e0:	2140      	movs	r1, #64	@ 0x40
 80024e2:	f7ff ff09 	bl	80022f8 <_malloc_r>
 80024e6:	6028      	str	r0, [r5, #0]
 80024e8:	6128      	str	r0, [r5, #16]
 80024ea:	b930      	cbnz	r0, 80024fa <_svfiprintf_r+0x32>
 80024ec:	230c      	movs	r3, #12
 80024ee:	603b      	str	r3, [r7, #0]
 80024f0:	f04f 30ff 	mov.w	r0, #4294967295
 80024f4:	b01d      	add	sp, #116	@ 0x74
 80024f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80024fa:	2340      	movs	r3, #64	@ 0x40
 80024fc:	616b      	str	r3, [r5, #20]
 80024fe:	2300      	movs	r3, #0
 8002500:	9309      	str	r3, [sp, #36]	@ 0x24
 8002502:	2320      	movs	r3, #32
 8002504:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002508:	f8cd 800c 	str.w	r8, [sp, #12]
 800250c:	2330      	movs	r3, #48	@ 0x30
 800250e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80026ac <_svfiprintf_r+0x1e4>
 8002512:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002516:	f04f 0901 	mov.w	r9, #1
 800251a:	4623      	mov	r3, r4
 800251c:	469a      	mov	sl, r3
 800251e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002522:	b10a      	cbz	r2, 8002528 <_svfiprintf_r+0x60>
 8002524:	2a25      	cmp	r2, #37	@ 0x25
 8002526:	d1f9      	bne.n	800251c <_svfiprintf_r+0x54>
 8002528:	ebba 0b04 	subs.w	fp, sl, r4
 800252c:	d00b      	beq.n	8002546 <_svfiprintf_r+0x7e>
 800252e:	465b      	mov	r3, fp
 8002530:	4622      	mov	r2, r4
 8002532:	4629      	mov	r1, r5
 8002534:	4638      	mov	r0, r7
 8002536:	f7ff ff6b 	bl	8002410 <__ssputs_r>
 800253a:	3001      	adds	r0, #1
 800253c:	f000 80a7 	beq.w	800268e <_svfiprintf_r+0x1c6>
 8002540:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002542:	445a      	add	r2, fp
 8002544:	9209      	str	r2, [sp, #36]	@ 0x24
 8002546:	f89a 3000 	ldrb.w	r3, [sl]
 800254a:	2b00      	cmp	r3, #0
 800254c:	f000 809f 	beq.w	800268e <_svfiprintf_r+0x1c6>
 8002550:	2300      	movs	r3, #0
 8002552:	f04f 32ff 	mov.w	r2, #4294967295
 8002556:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800255a:	f10a 0a01 	add.w	sl, sl, #1
 800255e:	9304      	str	r3, [sp, #16]
 8002560:	9307      	str	r3, [sp, #28]
 8002562:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002566:	931a      	str	r3, [sp, #104]	@ 0x68
 8002568:	4654      	mov	r4, sl
 800256a:	2205      	movs	r2, #5
 800256c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002570:	484e      	ldr	r0, [pc, #312]	@ (80026ac <_svfiprintf_r+0x1e4>)
 8002572:	f7fd fe35 	bl	80001e0 <memchr>
 8002576:	9a04      	ldr	r2, [sp, #16]
 8002578:	b9d8      	cbnz	r0, 80025b2 <_svfiprintf_r+0xea>
 800257a:	06d0      	lsls	r0, r2, #27
 800257c:	bf44      	itt	mi
 800257e:	2320      	movmi	r3, #32
 8002580:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002584:	0711      	lsls	r1, r2, #28
 8002586:	bf44      	itt	mi
 8002588:	232b      	movmi	r3, #43	@ 0x2b
 800258a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800258e:	f89a 3000 	ldrb.w	r3, [sl]
 8002592:	2b2a      	cmp	r3, #42	@ 0x2a
 8002594:	d015      	beq.n	80025c2 <_svfiprintf_r+0xfa>
 8002596:	9a07      	ldr	r2, [sp, #28]
 8002598:	4654      	mov	r4, sl
 800259a:	2000      	movs	r0, #0
 800259c:	f04f 0c0a 	mov.w	ip, #10
 80025a0:	4621      	mov	r1, r4
 80025a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80025a6:	3b30      	subs	r3, #48	@ 0x30
 80025a8:	2b09      	cmp	r3, #9
 80025aa:	d94b      	bls.n	8002644 <_svfiprintf_r+0x17c>
 80025ac:	b1b0      	cbz	r0, 80025dc <_svfiprintf_r+0x114>
 80025ae:	9207      	str	r2, [sp, #28]
 80025b0:	e014      	b.n	80025dc <_svfiprintf_r+0x114>
 80025b2:	eba0 0308 	sub.w	r3, r0, r8
 80025b6:	fa09 f303 	lsl.w	r3, r9, r3
 80025ba:	4313      	orrs	r3, r2
 80025bc:	9304      	str	r3, [sp, #16]
 80025be:	46a2      	mov	sl, r4
 80025c0:	e7d2      	b.n	8002568 <_svfiprintf_r+0xa0>
 80025c2:	9b03      	ldr	r3, [sp, #12]
 80025c4:	1d19      	adds	r1, r3, #4
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	9103      	str	r1, [sp, #12]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	bfbb      	ittet	lt
 80025ce:	425b      	neglt	r3, r3
 80025d0:	f042 0202 	orrlt.w	r2, r2, #2
 80025d4:	9307      	strge	r3, [sp, #28]
 80025d6:	9307      	strlt	r3, [sp, #28]
 80025d8:	bfb8      	it	lt
 80025da:	9204      	strlt	r2, [sp, #16]
 80025dc:	7823      	ldrb	r3, [r4, #0]
 80025de:	2b2e      	cmp	r3, #46	@ 0x2e
 80025e0:	d10a      	bne.n	80025f8 <_svfiprintf_r+0x130>
 80025e2:	7863      	ldrb	r3, [r4, #1]
 80025e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80025e6:	d132      	bne.n	800264e <_svfiprintf_r+0x186>
 80025e8:	9b03      	ldr	r3, [sp, #12]
 80025ea:	1d1a      	adds	r2, r3, #4
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	9203      	str	r2, [sp, #12]
 80025f0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80025f4:	3402      	adds	r4, #2
 80025f6:	9305      	str	r3, [sp, #20]
 80025f8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80026bc <_svfiprintf_r+0x1f4>
 80025fc:	7821      	ldrb	r1, [r4, #0]
 80025fe:	2203      	movs	r2, #3
 8002600:	4650      	mov	r0, sl
 8002602:	f7fd fded 	bl	80001e0 <memchr>
 8002606:	b138      	cbz	r0, 8002618 <_svfiprintf_r+0x150>
 8002608:	9b04      	ldr	r3, [sp, #16]
 800260a:	eba0 000a 	sub.w	r0, r0, sl
 800260e:	2240      	movs	r2, #64	@ 0x40
 8002610:	4082      	lsls	r2, r0
 8002612:	4313      	orrs	r3, r2
 8002614:	3401      	adds	r4, #1
 8002616:	9304      	str	r3, [sp, #16]
 8002618:	f814 1b01 	ldrb.w	r1, [r4], #1
 800261c:	4824      	ldr	r0, [pc, #144]	@ (80026b0 <_svfiprintf_r+0x1e8>)
 800261e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002622:	2206      	movs	r2, #6
 8002624:	f7fd fddc 	bl	80001e0 <memchr>
 8002628:	2800      	cmp	r0, #0
 800262a:	d036      	beq.n	800269a <_svfiprintf_r+0x1d2>
 800262c:	4b21      	ldr	r3, [pc, #132]	@ (80026b4 <_svfiprintf_r+0x1ec>)
 800262e:	bb1b      	cbnz	r3, 8002678 <_svfiprintf_r+0x1b0>
 8002630:	9b03      	ldr	r3, [sp, #12]
 8002632:	3307      	adds	r3, #7
 8002634:	f023 0307 	bic.w	r3, r3, #7
 8002638:	3308      	adds	r3, #8
 800263a:	9303      	str	r3, [sp, #12]
 800263c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800263e:	4433      	add	r3, r6
 8002640:	9309      	str	r3, [sp, #36]	@ 0x24
 8002642:	e76a      	b.n	800251a <_svfiprintf_r+0x52>
 8002644:	fb0c 3202 	mla	r2, ip, r2, r3
 8002648:	460c      	mov	r4, r1
 800264a:	2001      	movs	r0, #1
 800264c:	e7a8      	b.n	80025a0 <_svfiprintf_r+0xd8>
 800264e:	2300      	movs	r3, #0
 8002650:	3401      	adds	r4, #1
 8002652:	9305      	str	r3, [sp, #20]
 8002654:	4619      	mov	r1, r3
 8002656:	f04f 0c0a 	mov.w	ip, #10
 800265a:	4620      	mov	r0, r4
 800265c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002660:	3a30      	subs	r2, #48	@ 0x30
 8002662:	2a09      	cmp	r2, #9
 8002664:	d903      	bls.n	800266e <_svfiprintf_r+0x1a6>
 8002666:	2b00      	cmp	r3, #0
 8002668:	d0c6      	beq.n	80025f8 <_svfiprintf_r+0x130>
 800266a:	9105      	str	r1, [sp, #20]
 800266c:	e7c4      	b.n	80025f8 <_svfiprintf_r+0x130>
 800266e:	fb0c 2101 	mla	r1, ip, r1, r2
 8002672:	4604      	mov	r4, r0
 8002674:	2301      	movs	r3, #1
 8002676:	e7f0      	b.n	800265a <_svfiprintf_r+0x192>
 8002678:	ab03      	add	r3, sp, #12
 800267a:	9300      	str	r3, [sp, #0]
 800267c:	462a      	mov	r2, r5
 800267e:	4b0e      	ldr	r3, [pc, #56]	@ (80026b8 <_svfiprintf_r+0x1f0>)
 8002680:	a904      	add	r1, sp, #16
 8002682:	4638      	mov	r0, r7
 8002684:	f3af 8000 	nop.w
 8002688:	1c42      	adds	r2, r0, #1
 800268a:	4606      	mov	r6, r0
 800268c:	d1d6      	bne.n	800263c <_svfiprintf_r+0x174>
 800268e:	89ab      	ldrh	r3, [r5, #12]
 8002690:	065b      	lsls	r3, r3, #25
 8002692:	f53f af2d 	bmi.w	80024f0 <_svfiprintf_r+0x28>
 8002696:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002698:	e72c      	b.n	80024f4 <_svfiprintf_r+0x2c>
 800269a:	ab03      	add	r3, sp, #12
 800269c:	9300      	str	r3, [sp, #0]
 800269e:	462a      	mov	r2, r5
 80026a0:	4b05      	ldr	r3, [pc, #20]	@ (80026b8 <_svfiprintf_r+0x1f0>)
 80026a2:	a904      	add	r1, sp, #16
 80026a4:	4638      	mov	r0, r7
 80026a6:	f000 f879 	bl	800279c <_printf_i>
 80026aa:	e7ed      	b.n	8002688 <_svfiprintf_r+0x1c0>
 80026ac:	08002bd8 	.word	0x08002bd8
 80026b0:	08002be2 	.word	0x08002be2
 80026b4:	00000000 	.word	0x00000000
 80026b8:	08002411 	.word	0x08002411
 80026bc:	08002bde 	.word	0x08002bde

080026c0 <_printf_common>:
 80026c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80026c4:	4616      	mov	r6, r2
 80026c6:	4698      	mov	r8, r3
 80026c8:	688a      	ldr	r2, [r1, #8]
 80026ca:	690b      	ldr	r3, [r1, #16]
 80026cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80026d0:	4293      	cmp	r3, r2
 80026d2:	bfb8      	it	lt
 80026d4:	4613      	movlt	r3, r2
 80026d6:	6033      	str	r3, [r6, #0]
 80026d8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80026dc:	4607      	mov	r7, r0
 80026de:	460c      	mov	r4, r1
 80026e0:	b10a      	cbz	r2, 80026e6 <_printf_common+0x26>
 80026e2:	3301      	adds	r3, #1
 80026e4:	6033      	str	r3, [r6, #0]
 80026e6:	6823      	ldr	r3, [r4, #0]
 80026e8:	0699      	lsls	r1, r3, #26
 80026ea:	bf42      	ittt	mi
 80026ec:	6833      	ldrmi	r3, [r6, #0]
 80026ee:	3302      	addmi	r3, #2
 80026f0:	6033      	strmi	r3, [r6, #0]
 80026f2:	6825      	ldr	r5, [r4, #0]
 80026f4:	f015 0506 	ands.w	r5, r5, #6
 80026f8:	d106      	bne.n	8002708 <_printf_common+0x48>
 80026fa:	f104 0a19 	add.w	sl, r4, #25
 80026fe:	68e3      	ldr	r3, [r4, #12]
 8002700:	6832      	ldr	r2, [r6, #0]
 8002702:	1a9b      	subs	r3, r3, r2
 8002704:	42ab      	cmp	r3, r5
 8002706:	dc26      	bgt.n	8002756 <_printf_common+0x96>
 8002708:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800270c:	6822      	ldr	r2, [r4, #0]
 800270e:	3b00      	subs	r3, #0
 8002710:	bf18      	it	ne
 8002712:	2301      	movne	r3, #1
 8002714:	0692      	lsls	r2, r2, #26
 8002716:	d42b      	bmi.n	8002770 <_printf_common+0xb0>
 8002718:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800271c:	4641      	mov	r1, r8
 800271e:	4638      	mov	r0, r7
 8002720:	47c8      	blx	r9
 8002722:	3001      	adds	r0, #1
 8002724:	d01e      	beq.n	8002764 <_printf_common+0xa4>
 8002726:	6823      	ldr	r3, [r4, #0]
 8002728:	6922      	ldr	r2, [r4, #16]
 800272a:	f003 0306 	and.w	r3, r3, #6
 800272e:	2b04      	cmp	r3, #4
 8002730:	bf02      	ittt	eq
 8002732:	68e5      	ldreq	r5, [r4, #12]
 8002734:	6833      	ldreq	r3, [r6, #0]
 8002736:	1aed      	subeq	r5, r5, r3
 8002738:	68a3      	ldr	r3, [r4, #8]
 800273a:	bf0c      	ite	eq
 800273c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002740:	2500      	movne	r5, #0
 8002742:	4293      	cmp	r3, r2
 8002744:	bfc4      	itt	gt
 8002746:	1a9b      	subgt	r3, r3, r2
 8002748:	18ed      	addgt	r5, r5, r3
 800274a:	2600      	movs	r6, #0
 800274c:	341a      	adds	r4, #26
 800274e:	42b5      	cmp	r5, r6
 8002750:	d11a      	bne.n	8002788 <_printf_common+0xc8>
 8002752:	2000      	movs	r0, #0
 8002754:	e008      	b.n	8002768 <_printf_common+0xa8>
 8002756:	2301      	movs	r3, #1
 8002758:	4652      	mov	r2, sl
 800275a:	4641      	mov	r1, r8
 800275c:	4638      	mov	r0, r7
 800275e:	47c8      	blx	r9
 8002760:	3001      	adds	r0, #1
 8002762:	d103      	bne.n	800276c <_printf_common+0xac>
 8002764:	f04f 30ff 	mov.w	r0, #4294967295
 8002768:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800276c:	3501      	adds	r5, #1
 800276e:	e7c6      	b.n	80026fe <_printf_common+0x3e>
 8002770:	18e1      	adds	r1, r4, r3
 8002772:	1c5a      	adds	r2, r3, #1
 8002774:	2030      	movs	r0, #48	@ 0x30
 8002776:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800277a:	4422      	add	r2, r4
 800277c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002780:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002784:	3302      	adds	r3, #2
 8002786:	e7c7      	b.n	8002718 <_printf_common+0x58>
 8002788:	2301      	movs	r3, #1
 800278a:	4622      	mov	r2, r4
 800278c:	4641      	mov	r1, r8
 800278e:	4638      	mov	r0, r7
 8002790:	47c8      	blx	r9
 8002792:	3001      	adds	r0, #1
 8002794:	d0e6      	beq.n	8002764 <_printf_common+0xa4>
 8002796:	3601      	adds	r6, #1
 8002798:	e7d9      	b.n	800274e <_printf_common+0x8e>
	...

0800279c <_printf_i>:
 800279c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80027a0:	7e0f      	ldrb	r7, [r1, #24]
 80027a2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80027a4:	2f78      	cmp	r7, #120	@ 0x78
 80027a6:	4691      	mov	r9, r2
 80027a8:	4680      	mov	r8, r0
 80027aa:	460c      	mov	r4, r1
 80027ac:	469a      	mov	sl, r3
 80027ae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80027b2:	d807      	bhi.n	80027c4 <_printf_i+0x28>
 80027b4:	2f62      	cmp	r7, #98	@ 0x62
 80027b6:	d80a      	bhi.n	80027ce <_printf_i+0x32>
 80027b8:	2f00      	cmp	r7, #0
 80027ba:	f000 80d1 	beq.w	8002960 <_printf_i+0x1c4>
 80027be:	2f58      	cmp	r7, #88	@ 0x58
 80027c0:	f000 80b8 	beq.w	8002934 <_printf_i+0x198>
 80027c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80027c8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80027cc:	e03a      	b.n	8002844 <_printf_i+0xa8>
 80027ce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80027d2:	2b15      	cmp	r3, #21
 80027d4:	d8f6      	bhi.n	80027c4 <_printf_i+0x28>
 80027d6:	a101      	add	r1, pc, #4	@ (adr r1, 80027dc <_printf_i+0x40>)
 80027d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80027dc:	08002835 	.word	0x08002835
 80027e0:	08002849 	.word	0x08002849
 80027e4:	080027c5 	.word	0x080027c5
 80027e8:	080027c5 	.word	0x080027c5
 80027ec:	080027c5 	.word	0x080027c5
 80027f0:	080027c5 	.word	0x080027c5
 80027f4:	08002849 	.word	0x08002849
 80027f8:	080027c5 	.word	0x080027c5
 80027fc:	080027c5 	.word	0x080027c5
 8002800:	080027c5 	.word	0x080027c5
 8002804:	080027c5 	.word	0x080027c5
 8002808:	08002947 	.word	0x08002947
 800280c:	08002873 	.word	0x08002873
 8002810:	08002901 	.word	0x08002901
 8002814:	080027c5 	.word	0x080027c5
 8002818:	080027c5 	.word	0x080027c5
 800281c:	08002969 	.word	0x08002969
 8002820:	080027c5 	.word	0x080027c5
 8002824:	08002873 	.word	0x08002873
 8002828:	080027c5 	.word	0x080027c5
 800282c:	080027c5 	.word	0x080027c5
 8002830:	08002909 	.word	0x08002909
 8002834:	6833      	ldr	r3, [r6, #0]
 8002836:	1d1a      	adds	r2, r3, #4
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	6032      	str	r2, [r6, #0]
 800283c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002840:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002844:	2301      	movs	r3, #1
 8002846:	e09c      	b.n	8002982 <_printf_i+0x1e6>
 8002848:	6833      	ldr	r3, [r6, #0]
 800284a:	6820      	ldr	r0, [r4, #0]
 800284c:	1d19      	adds	r1, r3, #4
 800284e:	6031      	str	r1, [r6, #0]
 8002850:	0606      	lsls	r6, r0, #24
 8002852:	d501      	bpl.n	8002858 <_printf_i+0xbc>
 8002854:	681d      	ldr	r5, [r3, #0]
 8002856:	e003      	b.n	8002860 <_printf_i+0xc4>
 8002858:	0645      	lsls	r5, r0, #25
 800285a:	d5fb      	bpl.n	8002854 <_printf_i+0xb8>
 800285c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002860:	2d00      	cmp	r5, #0
 8002862:	da03      	bge.n	800286c <_printf_i+0xd0>
 8002864:	232d      	movs	r3, #45	@ 0x2d
 8002866:	426d      	negs	r5, r5
 8002868:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800286c:	4858      	ldr	r0, [pc, #352]	@ (80029d0 <_printf_i+0x234>)
 800286e:	230a      	movs	r3, #10
 8002870:	e011      	b.n	8002896 <_printf_i+0xfa>
 8002872:	6821      	ldr	r1, [r4, #0]
 8002874:	6833      	ldr	r3, [r6, #0]
 8002876:	0608      	lsls	r0, r1, #24
 8002878:	f853 5b04 	ldr.w	r5, [r3], #4
 800287c:	d402      	bmi.n	8002884 <_printf_i+0xe8>
 800287e:	0649      	lsls	r1, r1, #25
 8002880:	bf48      	it	mi
 8002882:	b2ad      	uxthmi	r5, r5
 8002884:	2f6f      	cmp	r7, #111	@ 0x6f
 8002886:	4852      	ldr	r0, [pc, #328]	@ (80029d0 <_printf_i+0x234>)
 8002888:	6033      	str	r3, [r6, #0]
 800288a:	bf14      	ite	ne
 800288c:	230a      	movne	r3, #10
 800288e:	2308      	moveq	r3, #8
 8002890:	2100      	movs	r1, #0
 8002892:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002896:	6866      	ldr	r6, [r4, #4]
 8002898:	60a6      	str	r6, [r4, #8]
 800289a:	2e00      	cmp	r6, #0
 800289c:	db05      	blt.n	80028aa <_printf_i+0x10e>
 800289e:	6821      	ldr	r1, [r4, #0]
 80028a0:	432e      	orrs	r6, r5
 80028a2:	f021 0104 	bic.w	r1, r1, #4
 80028a6:	6021      	str	r1, [r4, #0]
 80028a8:	d04b      	beq.n	8002942 <_printf_i+0x1a6>
 80028aa:	4616      	mov	r6, r2
 80028ac:	fbb5 f1f3 	udiv	r1, r5, r3
 80028b0:	fb03 5711 	mls	r7, r3, r1, r5
 80028b4:	5dc7      	ldrb	r7, [r0, r7]
 80028b6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80028ba:	462f      	mov	r7, r5
 80028bc:	42bb      	cmp	r3, r7
 80028be:	460d      	mov	r5, r1
 80028c0:	d9f4      	bls.n	80028ac <_printf_i+0x110>
 80028c2:	2b08      	cmp	r3, #8
 80028c4:	d10b      	bne.n	80028de <_printf_i+0x142>
 80028c6:	6823      	ldr	r3, [r4, #0]
 80028c8:	07df      	lsls	r7, r3, #31
 80028ca:	d508      	bpl.n	80028de <_printf_i+0x142>
 80028cc:	6923      	ldr	r3, [r4, #16]
 80028ce:	6861      	ldr	r1, [r4, #4]
 80028d0:	4299      	cmp	r1, r3
 80028d2:	bfde      	ittt	le
 80028d4:	2330      	movle	r3, #48	@ 0x30
 80028d6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80028da:	f106 36ff 	addle.w	r6, r6, #4294967295
 80028de:	1b92      	subs	r2, r2, r6
 80028e0:	6122      	str	r2, [r4, #16]
 80028e2:	f8cd a000 	str.w	sl, [sp]
 80028e6:	464b      	mov	r3, r9
 80028e8:	aa03      	add	r2, sp, #12
 80028ea:	4621      	mov	r1, r4
 80028ec:	4640      	mov	r0, r8
 80028ee:	f7ff fee7 	bl	80026c0 <_printf_common>
 80028f2:	3001      	adds	r0, #1
 80028f4:	d14a      	bne.n	800298c <_printf_i+0x1f0>
 80028f6:	f04f 30ff 	mov.w	r0, #4294967295
 80028fa:	b004      	add	sp, #16
 80028fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002900:	6823      	ldr	r3, [r4, #0]
 8002902:	f043 0320 	orr.w	r3, r3, #32
 8002906:	6023      	str	r3, [r4, #0]
 8002908:	4832      	ldr	r0, [pc, #200]	@ (80029d4 <_printf_i+0x238>)
 800290a:	2778      	movs	r7, #120	@ 0x78
 800290c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002910:	6823      	ldr	r3, [r4, #0]
 8002912:	6831      	ldr	r1, [r6, #0]
 8002914:	061f      	lsls	r7, r3, #24
 8002916:	f851 5b04 	ldr.w	r5, [r1], #4
 800291a:	d402      	bmi.n	8002922 <_printf_i+0x186>
 800291c:	065f      	lsls	r7, r3, #25
 800291e:	bf48      	it	mi
 8002920:	b2ad      	uxthmi	r5, r5
 8002922:	6031      	str	r1, [r6, #0]
 8002924:	07d9      	lsls	r1, r3, #31
 8002926:	bf44      	itt	mi
 8002928:	f043 0320 	orrmi.w	r3, r3, #32
 800292c:	6023      	strmi	r3, [r4, #0]
 800292e:	b11d      	cbz	r5, 8002938 <_printf_i+0x19c>
 8002930:	2310      	movs	r3, #16
 8002932:	e7ad      	b.n	8002890 <_printf_i+0xf4>
 8002934:	4826      	ldr	r0, [pc, #152]	@ (80029d0 <_printf_i+0x234>)
 8002936:	e7e9      	b.n	800290c <_printf_i+0x170>
 8002938:	6823      	ldr	r3, [r4, #0]
 800293a:	f023 0320 	bic.w	r3, r3, #32
 800293e:	6023      	str	r3, [r4, #0]
 8002940:	e7f6      	b.n	8002930 <_printf_i+0x194>
 8002942:	4616      	mov	r6, r2
 8002944:	e7bd      	b.n	80028c2 <_printf_i+0x126>
 8002946:	6833      	ldr	r3, [r6, #0]
 8002948:	6825      	ldr	r5, [r4, #0]
 800294a:	6961      	ldr	r1, [r4, #20]
 800294c:	1d18      	adds	r0, r3, #4
 800294e:	6030      	str	r0, [r6, #0]
 8002950:	062e      	lsls	r6, r5, #24
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	d501      	bpl.n	800295a <_printf_i+0x1be>
 8002956:	6019      	str	r1, [r3, #0]
 8002958:	e002      	b.n	8002960 <_printf_i+0x1c4>
 800295a:	0668      	lsls	r0, r5, #25
 800295c:	d5fb      	bpl.n	8002956 <_printf_i+0x1ba>
 800295e:	8019      	strh	r1, [r3, #0]
 8002960:	2300      	movs	r3, #0
 8002962:	6123      	str	r3, [r4, #16]
 8002964:	4616      	mov	r6, r2
 8002966:	e7bc      	b.n	80028e2 <_printf_i+0x146>
 8002968:	6833      	ldr	r3, [r6, #0]
 800296a:	1d1a      	adds	r2, r3, #4
 800296c:	6032      	str	r2, [r6, #0]
 800296e:	681e      	ldr	r6, [r3, #0]
 8002970:	6862      	ldr	r2, [r4, #4]
 8002972:	2100      	movs	r1, #0
 8002974:	4630      	mov	r0, r6
 8002976:	f7fd fc33 	bl	80001e0 <memchr>
 800297a:	b108      	cbz	r0, 8002980 <_printf_i+0x1e4>
 800297c:	1b80      	subs	r0, r0, r6
 800297e:	6060      	str	r0, [r4, #4]
 8002980:	6863      	ldr	r3, [r4, #4]
 8002982:	6123      	str	r3, [r4, #16]
 8002984:	2300      	movs	r3, #0
 8002986:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800298a:	e7aa      	b.n	80028e2 <_printf_i+0x146>
 800298c:	6923      	ldr	r3, [r4, #16]
 800298e:	4632      	mov	r2, r6
 8002990:	4649      	mov	r1, r9
 8002992:	4640      	mov	r0, r8
 8002994:	47d0      	blx	sl
 8002996:	3001      	adds	r0, #1
 8002998:	d0ad      	beq.n	80028f6 <_printf_i+0x15a>
 800299a:	6823      	ldr	r3, [r4, #0]
 800299c:	079b      	lsls	r3, r3, #30
 800299e:	d413      	bmi.n	80029c8 <_printf_i+0x22c>
 80029a0:	68e0      	ldr	r0, [r4, #12]
 80029a2:	9b03      	ldr	r3, [sp, #12]
 80029a4:	4298      	cmp	r0, r3
 80029a6:	bfb8      	it	lt
 80029a8:	4618      	movlt	r0, r3
 80029aa:	e7a6      	b.n	80028fa <_printf_i+0x15e>
 80029ac:	2301      	movs	r3, #1
 80029ae:	4632      	mov	r2, r6
 80029b0:	4649      	mov	r1, r9
 80029b2:	4640      	mov	r0, r8
 80029b4:	47d0      	blx	sl
 80029b6:	3001      	adds	r0, #1
 80029b8:	d09d      	beq.n	80028f6 <_printf_i+0x15a>
 80029ba:	3501      	adds	r5, #1
 80029bc:	68e3      	ldr	r3, [r4, #12]
 80029be:	9903      	ldr	r1, [sp, #12]
 80029c0:	1a5b      	subs	r3, r3, r1
 80029c2:	42ab      	cmp	r3, r5
 80029c4:	dcf2      	bgt.n	80029ac <_printf_i+0x210>
 80029c6:	e7eb      	b.n	80029a0 <_printf_i+0x204>
 80029c8:	2500      	movs	r5, #0
 80029ca:	f104 0619 	add.w	r6, r4, #25
 80029ce:	e7f5      	b.n	80029bc <_printf_i+0x220>
 80029d0:	08002be9 	.word	0x08002be9
 80029d4:	08002bfa 	.word	0x08002bfa

080029d8 <memmove>:
 80029d8:	4288      	cmp	r0, r1
 80029da:	b510      	push	{r4, lr}
 80029dc:	eb01 0402 	add.w	r4, r1, r2
 80029e0:	d902      	bls.n	80029e8 <memmove+0x10>
 80029e2:	4284      	cmp	r4, r0
 80029e4:	4623      	mov	r3, r4
 80029e6:	d807      	bhi.n	80029f8 <memmove+0x20>
 80029e8:	1e43      	subs	r3, r0, #1
 80029ea:	42a1      	cmp	r1, r4
 80029ec:	d008      	beq.n	8002a00 <memmove+0x28>
 80029ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80029f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80029f6:	e7f8      	b.n	80029ea <memmove+0x12>
 80029f8:	4402      	add	r2, r0
 80029fa:	4601      	mov	r1, r0
 80029fc:	428a      	cmp	r2, r1
 80029fe:	d100      	bne.n	8002a02 <memmove+0x2a>
 8002a00:	bd10      	pop	{r4, pc}
 8002a02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002a06:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002a0a:	e7f7      	b.n	80029fc <memmove+0x24>

08002a0c <_sbrk_r>:
 8002a0c:	b538      	push	{r3, r4, r5, lr}
 8002a0e:	4d06      	ldr	r5, [pc, #24]	@ (8002a28 <_sbrk_r+0x1c>)
 8002a10:	2300      	movs	r3, #0
 8002a12:	4604      	mov	r4, r0
 8002a14:	4608      	mov	r0, r1
 8002a16:	602b      	str	r3, [r5, #0]
 8002a18:	f7fe fe10 	bl	800163c <_sbrk>
 8002a1c:	1c43      	adds	r3, r0, #1
 8002a1e:	d102      	bne.n	8002a26 <_sbrk_r+0x1a>
 8002a20:	682b      	ldr	r3, [r5, #0]
 8002a22:	b103      	cbz	r3, 8002a26 <_sbrk_r+0x1a>
 8002a24:	6023      	str	r3, [r4, #0]
 8002a26:	bd38      	pop	{r3, r4, r5, pc}
 8002a28:	200001c4 	.word	0x200001c4

08002a2c <memcpy>:
 8002a2c:	440a      	add	r2, r1
 8002a2e:	4291      	cmp	r1, r2
 8002a30:	f100 33ff 	add.w	r3, r0, #4294967295
 8002a34:	d100      	bne.n	8002a38 <memcpy+0xc>
 8002a36:	4770      	bx	lr
 8002a38:	b510      	push	{r4, lr}
 8002a3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002a3e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002a42:	4291      	cmp	r1, r2
 8002a44:	d1f9      	bne.n	8002a3a <memcpy+0xe>
 8002a46:	bd10      	pop	{r4, pc}

08002a48 <_realloc_r>:
 8002a48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002a4c:	4607      	mov	r7, r0
 8002a4e:	4614      	mov	r4, r2
 8002a50:	460d      	mov	r5, r1
 8002a52:	b921      	cbnz	r1, 8002a5e <_realloc_r+0x16>
 8002a54:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002a58:	4611      	mov	r1, r2
 8002a5a:	f7ff bc4d 	b.w	80022f8 <_malloc_r>
 8002a5e:	b92a      	cbnz	r2, 8002a6c <_realloc_r+0x24>
 8002a60:	f7ff fbde 	bl	8002220 <_free_r>
 8002a64:	4625      	mov	r5, r4
 8002a66:	4628      	mov	r0, r5
 8002a68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002a6c:	f000 f81a 	bl	8002aa4 <_malloc_usable_size_r>
 8002a70:	4284      	cmp	r4, r0
 8002a72:	4606      	mov	r6, r0
 8002a74:	d802      	bhi.n	8002a7c <_realloc_r+0x34>
 8002a76:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002a7a:	d8f4      	bhi.n	8002a66 <_realloc_r+0x1e>
 8002a7c:	4621      	mov	r1, r4
 8002a7e:	4638      	mov	r0, r7
 8002a80:	f7ff fc3a 	bl	80022f8 <_malloc_r>
 8002a84:	4680      	mov	r8, r0
 8002a86:	b908      	cbnz	r0, 8002a8c <_realloc_r+0x44>
 8002a88:	4645      	mov	r5, r8
 8002a8a:	e7ec      	b.n	8002a66 <_realloc_r+0x1e>
 8002a8c:	42b4      	cmp	r4, r6
 8002a8e:	4622      	mov	r2, r4
 8002a90:	4629      	mov	r1, r5
 8002a92:	bf28      	it	cs
 8002a94:	4632      	movcs	r2, r6
 8002a96:	f7ff ffc9 	bl	8002a2c <memcpy>
 8002a9a:	4629      	mov	r1, r5
 8002a9c:	4638      	mov	r0, r7
 8002a9e:	f7ff fbbf 	bl	8002220 <_free_r>
 8002aa2:	e7f1      	b.n	8002a88 <_realloc_r+0x40>

08002aa4 <_malloc_usable_size_r>:
 8002aa4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002aa8:	1f18      	subs	r0, r3, #4
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	bfbc      	itt	lt
 8002aae:	580b      	ldrlt	r3, [r1, r0]
 8002ab0:	18c0      	addlt	r0, r0, r3
 8002ab2:	4770      	bx	lr

08002ab4 <_init>:
 8002ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ab6:	bf00      	nop
 8002ab8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002aba:	bc08      	pop	{r3}
 8002abc:	469e      	mov	lr, r3
 8002abe:	4770      	bx	lr

08002ac0 <_fini>:
 8002ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ac2:	bf00      	nop
 8002ac4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ac6:	bc08      	pop	{r3}
 8002ac8:	469e      	mov	lr, r3
 8002aca:	4770      	bx	lr
