INFO:sim:172 - Generating IP...
Resolving generics for 'fifo_adc'...
Applying external generics to 'fifo_adc'...
Delivering associated files for 'fifo_adc'...
Delivering EJava files for 'fifo_adc'...
Generating implementation netlist for 'fifo_adc'...
INFO:sim - Pre-processing HDL files for 'fifo_adc'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'fifo_adc'
Running ngcbuild...
Writing VHO instantiation template for 'fifo_adc'...
Writing VHDL behavioral simulation model for 'fifo_adc'...
WARNING:sim - Overwriting existing file
   D:/cbradford/FiFoFix/GEL_CAPTAN/ipcore_dir/tmp/_cg/fifo_adc/doc/fifo_generato
   r_v9_3_vinfo.html with file from view xilinx_documentation
Delivered 3 files into directory
D:/cbradford/FiFoFix/GEL_CAPTAN/ipcore_dir/tmp/_cg/fifo_adc
Delivered 1 file into directory
D:/cbradford/FiFoFix/GEL_CAPTAN/ipcore_dir/tmp/_cg/fifo_adc
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'fifo_adc'...
Generating metadata file...
Generating ISE project file for 'fifo_adc'...
Generating ISE project...
XCO file found: fifo_adc.xco
XMDF file found: fifo_adc_xmdf.tcl
Adding D:/cbradford/FiFoFix/GEL_CAPTAN/ipcore_dir/tmp/_cg/fifo_adc.asy -view all
-origin_type imported
Adding D:/cbradford/FiFoFix/GEL_CAPTAN/ipcore_dir/tmp/_cg/fifo_adc.ngc -view all
-origin_type created
Checking file "D:/cbradford/FiFoFix/GEL_CAPTAN/ipcore_dir/tmp/_cg/fifo_adc.ngc"
for project device match ...
File "D:/cbradford/FiFoFix/GEL_CAPTAN/ipcore_dir/tmp/_cg/fifo_adc.ngc" device
information matches project device.
Adding D:/cbradford/FiFoFix/GEL_CAPTAN/ipcore_dir/tmp/_cg/fifo_adc.sym -view all
-origin_type imported
Adding D:/cbradford/FiFoFix/GEL_CAPTAN/ipcore_dir/tmp/_cg/fifo_adc.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "D:/cbradford/FiFoFix/GEL_CAPTAN/ipcore_dir/tmp/_cg/fifo_adc.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/cbradford/FiFoFix/GEL_CAPTAN/ipcore_dir/tmp/_cg/fifo_adc.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/fifo_adc"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'fifo_adc'.
