
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite -- YosysHQ Edition [202409031137]     |
 |  Copyright (C) 2012 - 2024 YosysHQ GmbH                                    |
 |  For support, please contact support@yosyshq.com                           |
 \----------------------------------------------------------------------------/
 Yosys 0.45 (git sha1 9ed031ddd, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)

-- Executing script file `../model/design.ys' --

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Aug24_SW_Release, released at Thu Aug 29 13:14:57 2024.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'rename.sv'

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Aug24_SW_Release, released at Thu Aug 29 13:14:57 2024.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'free_list.sv'

3. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Aug24_SW_Release, released at Thu Aug 29 13:14:57 2024.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'WAW_handler.sv'

4. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Aug24_SW_Release, released at Thu Aug 29 13:14:57 2024.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'RAT.sv'

5. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Aug24_SW_Release, released at Thu Aug 29 13:14:57 2024.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'Queue2_decoded_fetch_packet.sv'

6. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Aug24_SW_Release, released at Thu Aug 29 13:14:57 2024.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ram_2x483.sv'

7. Executing PREP pass.

7.1. Executing HIERARCHY pass (managing design hierarchy).
Statically elaborating the Verific parse tree.
Elaborating all modules in library 'work'
VERIFIC-INFO [VERI-1018] free_list.sv:31: compiling module 'free_list'
Running rewriter 'initial-assertions'.
Clearing rewriter list.
VERIFIC-INFO [VERI-1018] free_list.sv:31: compiling module 'free_list'
Importing module free_list.

7.1.1. Analyzing design hierarchy..
Top module:  \free_list

7.1.2. Analyzing design hierarchy..
Top module:  \free_list
Removed 0 unused modules.
Module free_list directly or indirectly contains formal properties -> setting "keep" attribute.

7.2. Executing PROC pass (convert processes to netlists).

7.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

7.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

7.2.4. Executing PROC_INIT pass (extract init attributes).

7.2.5. Executing PROC_ARST pass (detect async resets in processes).

7.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

7.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

7.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

7.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

7.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

7.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module free_list.
<suppressed ~137 debug messages>

7.3. Executing FUTURE pass.

7.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module free_list.

7.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \free_list..
Removed 4359 unused cells and 6393 unused wires.
<suppressed ~7702 debug messages>

7.6. Executing CHECK pass (checking for obvious problems).
Checking module free_list...
Found and reported 0 problems.

7.7. Executing OPT pass (performing simple optimizations).

7.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module free_list.

7.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\free_list'.
Removed a total of 0 cells.

7.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \free_list..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~649 debug messages>

7.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \free_list.
Performed a total of 0 changes.

7.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\free_list'.
<suppressed ~192 debug messages>
Removed a total of 64 cells.

7.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \free_list..
Removed 0 unused cells and 64 unused wires.
<suppressed ~1 debug messages>

7.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module free_list.

7.7.8. Rerunning OPT passes. (Maybe there is more to do..)

7.7.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \free_list..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~649 debug messages>

7.7.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \free_list.
Performed a total of 0 changes.

7.7.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\free_list'.
Removed a total of 0 cells.

7.7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \free_list..

7.7.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module free_list.

7.7.14. Finished OPT passes. (There is nothing left to do.)

7.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 63 bits (of 64) from port A of cell free_list.$verific$shift_left_69$free_list.sv:360$11717 ($shl).
Removed top 1 bits (of 64) from port Y of cell free_list.$verific$shift_left_69$free_list.sv:360$11717 ($shl).
Removed top 63 bits (of 64) from port A of cell free_list.$verific$shift_left_200$free_list.sv:541$11848 ($shl).
Removed top 1 bits (of 64) from port Y of cell free_list.$verific$shift_left_200$free_list.sv:541$11848 ($shl).
Removed top 63 bits (of 64) from port A of cell free_list.$verific$shift_left_457$free_list.sv:782$12042 ($shl).
Removed top 1 bits (of 64) from port Y of cell free_list.$verific$shift_left_457$free_list.sv:782$12042 ($shl).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$add_656$free_list.sv:1017$12178 ($add).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$add_664$free_list.sv:1021$12184 ($add).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$add_672$free_list.sv:1025$12190 ($add).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$add_680$free_list.sv:1029$12196 ($add).
Removed top 6 bits (of 7) from port B of cell free_list.$verific$sub_748$free_list.sv:1096$12264 ($sub).
Removed top 1 bits (of 7) from port Y of cell free_list.$verific$sub_748$free_list.sv:1096$12264 ($sub).
Removed top 1 bits (of 7) from port A of cell free_list.$verific$sub_748$free_list.sv:1096$12264 ($sub).
Removed top 6 bits (of 7) from port B of cell free_list.$verific$sub_769$free_list.sv:1170$12282 ($sub).
Removed top 1 bits (of 7) from port Y of cell free_list.$verific$sub_769$free_list.sv:1170$12282 ($sub).
Removed top 1 bits (of 7) from port A of cell free_list.$verific$sub_769$free_list.sv:1170$12282 ($sub).
Removed top 6 bits (of 7) from port B of cell free_list.$verific$sub_785$free_list.sv:1175$12294 ($sub).
Removed top 1 bits (of 7) from port Y of cell free_list.$verific$sub_785$free_list.sv:1175$12294 ($sub).
Removed top 1 bits (of 7) from port A of cell free_list.$verific$sub_785$free_list.sv:1175$12294 ($sub).
Removed top 6 bits (of 7) from port B of cell free_list.$verific$sub_801$free_list.sv:1180$12306 ($sub).
Removed top 1 bits (of 7) from port Y of cell free_list.$verific$sub_801$free_list.sv:1180$12306 ($sub).
Removed top 1 bits (of 7) from port A of cell free_list.$verific$sub_801$free_list.sv:1180$12306 ($sub).
Removed top 6 bits (of 7) from port B of cell free_list.$verific$sub_991$free_list.sv:1337$12355 ($sub).
Removed top 6 bits (of 7) from port B of cell free_list.$verific$sub_992$free_list.sv:1405$12356 ($sub).
Removed top 6 bits (of 7) from port B of cell free_list.$verific$sub_993$free_list.sv:1473$12357 ($sub).
Removed top 6 bits (of 7) from port B of cell free_list.$verific$sub_994$free_list.sv:1541$12358 ($sub).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$equal_1003$free_list.sv:1609$12366 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_1006$free_list.sv:1610$12369 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_1009$free_list.sv:1611$12372 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_1012$free_list.sv:1612$12375 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_1015$free_list.sv:1613$12378 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_1018$free_list.sv:1614$12381 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_1021$free_list.sv:1615$12384 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1024$free_list.sv:1616$12387 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1027$free_list.sv:1617$12390 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1030$free_list.sv:1618$12393 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1033$free_list.sv:1619$12396 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1036$free_list.sv:1620$12399 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1039$free_list.sv:1621$12402 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1042$free_list.sv:1622$12405 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1045$free_list.sv:1623$12408 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1048$free_list.sv:1624$12411 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1051$free_list.sv:1625$12414 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1054$free_list.sv:1626$12417 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1057$free_list.sv:1627$12420 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1060$free_list.sv:1628$12423 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1063$free_list.sv:1629$12426 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1066$free_list.sv:1630$12429 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1069$free_list.sv:1631$12432 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1072$free_list.sv:1632$12435 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1075$free_list.sv:1633$12438 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1078$free_list.sv:1634$12441 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1081$free_list.sv:1635$12444 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1084$free_list.sv:1636$12447 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1087$free_list.sv:1637$12450 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1090$free_list.sv:1638$12453 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1093$free_list.sv:1639$12456 ($eq).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$equal_1200$free_list.sv:1675$12562 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_1203$free_list.sv:1676$12565 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_1206$free_list.sv:1677$12568 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_1209$free_list.sv:1678$12571 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_1212$free_list.sv:1679$12574 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_1215$free_list.sv:1680$12577 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_1218$free_list.sv:1681$12580 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1221$free_list.sv:1682$12583 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1224$free_list.sv:1683$12586 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1227$free_list.sv:1684$12589 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1230$free_list.sv:1685$12592 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1233$free_list.sv:1686$12595 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1236$free_list.sv:1687$12598 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1239$free_list.sv:1688$12601 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1242$free_list.sv:1689$12604 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1245$free_list.sv:1690$12607 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1248$free_list.sv:1691$12610 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1251$free_list.sv:1692$12613 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1254$free_list.sv:1693$12616 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1257$free_list.sv:1694$12619 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1260$free_list.sv:1695$12622 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1263$free_list.sv:1696$12625 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1266$free_list.sv:1697$12628 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1269$free_list.sv:1698$12631 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1272$free_list.sv:1699$12634 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1275$free_list.sv:1700$12637 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1278$free_list.sv:1701$12640 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1281$free_list.sv:1702$12643 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1284$free_list.sv:1703$12646 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1287$free_list.sv:1704$12649 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1290$free_list.sv:1705$12652 ($eq).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$equal_1397$free_list.sv:1741$12758 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_1400$free_list.sv:1742$12761 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_1403$free_list.sv:1743$12764 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_1406$free_list.sv:1744$12767 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_1409$free_list.sv:1745$12770 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_1412$free_list.sv:1746$12773 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_1415$free_list.sv:1747$12776 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1418$free_list.sv:1748$12779 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1421$free_list.sv:1749$12782 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1424$free_list.sv:1750$12785 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1427$free_list.sv:1751$12788 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1430$free_list.sv:1752$12791 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1433$free_list.sv:1753$12794 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1436$free_list.sv:1754$12797 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1439$free_list.sv:1755$12800 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1442$free_list.sv:1756$12803 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1445$free_list.sv:1757$12806 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1448$free_list.sv:1758$12809 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1451$free_list.sv:1759$12812 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1454$free_list.sv:1760$12815 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1457$free_list.sv:1761$12818 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1460$free_list.sv:1762$12821 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1463$free_list.sv:1763$12824 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1466$free_list.sv:1764$12827 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1469$free_list.sv:1765$12830 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1472$free_list.sv:1766$12833 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1475$free_list.sv:1767$12836 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1478$free_list.sv:1768$12839 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1481$free_list.sv:1769$12842 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1484$free_list.sv:1770$12845 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1487$free_list.sv:1771$12848 ($eq).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$equal_1594$free_list.sv:1807$12954 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_1597$free_list.sv:1808$12957 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_1600$free_list.sv:1809$12960 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_1603$free_list.sv:1810$12963 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_1606$free_list.sv:1811$12966 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_1609$free_list.sv:1812$12969 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_1612$free_list.sv:1813$12972 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1615$free_list.sv:1814$12975 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1618$free_list.sv:1815$12978 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1621$free_list.sv:1816$12981 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1624$free_list.sv:1817$12984 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1627$free_list.sv:1818$12987 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1630$free_list.sv:1819$12990 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1633$free_list.sv:1820$12993 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1636$free_list.sv:1821$12996 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1639$free_list.sv:1822$12999 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1642$free_list.sv:1823$13002 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1645$free_list.sv:1824$13005 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1648$free_list.sv:1825$13008 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1651$free_list.sv:1826$13011 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1654$free_list.sv:1827$13014 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1657$free_list.sv:1828$13017 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1660$free_list.sv:1829$13020 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1663$free_list.sv:1830$13023 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1666$free_list.sv:1831$13026 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1669$free_list.sv:1832$13029 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1672$free_list.sv:1833$13032 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1675$free_list.sv:1834$13035 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1678$free_list.sv:1835$13038 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1681$free_list.sv:1836$13041 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1684$free_list.sv:1837$13044 ($eq).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$sub_1783$free_list.sv:1871$13143 ($sub).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$sub_1784$free_list.sv:1936$13144 ($sub).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$sub_1785$free_list.sv:2001$13145 ($sub).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$sub_1786$free_list.sv:2066$13146 ($sub).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$sub_1787$free_list.sv:2132$13147 ($sub).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$sub_1788$free_list.sv:2198$13148 ($sub).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$sub_1789$free_list.sv:2264$13149 ($sub).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$sub_1790$free_list.sv:2330$13150 ($sub).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$equal_1794$free_list.sv:2332$13154 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_1797$free_list.sv:2333$13157 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_1800$free_list.sv:2334$13160 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_1803$free_list.sv:2335$13163 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_1806$free_list.sv:2336$13166 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_1809$free_list.sv:2337$13169 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_1812$free_list.sv:2338$13172 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1815$free_list.sv:2339$13175 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1818$free_list.sv:2340$13178 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1821$free_list.sv:2341$13181 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1824$free_list.sv:2342$13184 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1827$free_list.sv:2343$13187 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1830$free_list.sv:2344$13190 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1833$free_list.sv:2345$13193 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_1836$free_list.sv:2346$13196 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1839$free_list.sv:2347$13199 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1842$free_list.sv:2348$13202 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1845$free_list.sv:2349$13205 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1848$free_list.sv:2350$13208 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1851$free_list.sv:2351$13211 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1854$free_list.sv:2352$13214 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1857$free_list.sv:2353$13217 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1860$free_list.sv:2354$13220 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1863$free_list.sv:2355$13223 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1866$free_list.sv:2356$13226 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1869$free_list.sv:2357$13229 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1872$free_list.sv:2358$13232 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1875$free_list.sv:2359$13235 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1878$free_list.sv:2360$13238 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1881$free_list.sv:2361$13241 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_1884$free_list.sv:2362$13244 ($eq).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$equal_1986$free_list.sv:2396$13346 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_1989$free_list.sv:2397$13349 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_1992$free_list.sv:2398$13352 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_1995$free_list.sv:2399$13355 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_1998$free_list.sv:2400$13358 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_2001$free_list.sv:2401$13361 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_2004$free_list.sv:2402$13364 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2007$free_list.sv:2403$13367 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2010$free_list.sv:2404$13370 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2013$free_list.sv:2405$13373 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2016$free_list.sv:2406$13376 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2019$free_list.sv:2407$13379 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2022$free_list.sv:2408$13382 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2025$free_list.sv:2409$13385 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2028$free_list.sv:2410$13388 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2031$free_list.sv:2411$13391 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2034$free_list.sv:2412$13394 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2037$free_list.sv:2413$13397 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2040$free_list.sv:2414$13400 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2043$free_list.sv:2415$13403 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2046$free_list.sv:2416$13406 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2049$free_list.sv:2417$13409 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2052$free_list.sv:2418$13412 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2055$free_list.sv:2419$13415 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2058$free_list.sv:2420$13418 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2061$free_list.sv:2421$13421 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2064$free_list.sv:2422$13424 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2067$free_list.sv:2423$13427 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2070$free_list.sv:2424$13430 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2073$free_list.sv:2425$13433 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2076$free_list.sv:2426$13436 ($eq).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$equal_2178$free_list.sv:2460$13538 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_2181$free_list.sv:2461$13541 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_2184$free_list.sv:2462$13544 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_2187$free_list.sv:2463$13547 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_2190$free_list.sv:2464$13550 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_2193$free_list.sv:2465$13553 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_2196$free_list.sv:2466$13556 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2199$free_list.sv:2467$13559 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2202$free_list.sv:2468$13562 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2205$free_list.sv:2469$13565 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2208$free_list.sv:2470$13568 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2211$free_list.sv:2471$13571 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2214$free_list.sv:2472$13574 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2217$free_list.sv:2473$13577 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2220$free_list.sv:2474$13580 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2223$free_list.sv:2475$13583 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2226$free_list.sv:2476$13586 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2229$free_list.sv:2477$13589 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2232$free_list.sv:2478$13592 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2235$free_list.sv:2479$13595 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2238$free_list.sv:2480$13598 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2241$free_list.sv:2481$13601 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2244$free_list.sv:2482$13604 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2247$free_list.sv:2483$13607 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2250$free_list.sv:2484$13610 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2253$free_list.sv:2485$13613 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2256$free_list.sv:2486$13616 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2259$free_list.sv:2487$13619 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2262$free_list.sv:2488$13622 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2265$free_list.sv:2489$13625 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2268$free_list.sv:2490$13628 ($eq).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$equal_2370$free_list.sv:2524$13730 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_2373$free_list.sv:2525$13733 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_2376$free_list.sv:2526$13736 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_2379$free_list.sv:2527$13739 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_2382$free_list.sv:2528$13742 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_2385$free_list.sv:2529$13745 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_2388$free_list.sv:2530$13748 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2391$free_list.sv:2531$13751 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2394$free_list.sv:2532$13754 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2397$free_list.sv:2533$13757 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2400$free_list.sv:2534$13760 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2403$free_list.sv:2535$13763 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2406$free_list.sv:2536$13766 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2409$free_list.sv:2537$13769 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2412$free_list.sv:2538$13772 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2415$free_list.sv:2539$13775 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2418$free_list.sv:2540$13778 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2421$free_list.sv:2541$13781 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2424$free_list.sv:2542$13784 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2427$free_list.sv:2543$13787 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2430$free_list.sv:2544$13790 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2433$free_list.sv:2545$13793 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2436$free_list.sv:2546$13796 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2439$free_list.sv:2547$13799 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2442$free_list.sv:2548$13802 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2445$free_list.sv:2549$13805 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2448$free_list.sv:2550$13808 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2451$free_list.sv:2551$13811 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2454$free_list.sv:2552$13814 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2457$free_list.sv:2553$13817 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2460$free_list.sv:2554$13820 ($eq).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$equal_2562$free_list.sv:2588$13922 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_2565$free_list.sv:2589$13925 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_2568$free_list.sv:2590$13928 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_2571$free_list.sv:2591$13931 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_2574$free_list.sv:2592$13934 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_2577$free_list.sv:2593$13937 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_2580$free_list.sv:2594$13940 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2583$free_list.sv:2595$13943 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2586$free_list.sv:2596$13946 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2589$free_list.sv:2597$13949 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2592$free_list.sv:2598$13952 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2595$free_list.sv:2599$13955 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2598$free_list.sv:2600$13958 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2601$free_list.sv:2601$13961 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2604$free_list.sv:2602$13964 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2607$free_list.sv:2603$13967 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2610$free_list.sv:2604$13970 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2613$free_list.sv:2605$13973 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2616$free_list.sv:2606$13976 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2619$free_list.sv:2607$13979 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2622$free_list.sv:2608$13982 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2625$free_list.sv:2609$13985 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2628$free_list.sv:2610$13988 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2631$free_list.sv:2611$13991 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2634$free_list.sv:2612$13994 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2637$free_list.sv:2613$13997 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2640$free_list.sv:2614$14000 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2643$free_list.sv:2615$14003 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2646$free_list.sv:2616$14006 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2649$free_list.sv:2617$14009 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2652$free_list.sv:2618$14012 ($eq).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$equal_2754$free_list.sv:2652$14114 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_2757$free_list.sv:2653$14117 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_2760$free_list.sv:2654$14120 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_2763$free_list.sv:2655$14123 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_2766$free_list.sv:2656$14126 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_2769$free_list.sv:2657$14129 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_2772$free_list.sv:2658$14132 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2775$free_list.sv:2659$14135 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2778$free_list.sv:2660$14138 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2781$free_list.sv:2661$14141 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2784$free_list.sv:2662$14144 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2787$free_list.sv:2663$14147 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2790$free_list.sv:2664$14150 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2793$free_list.sv:2665$14153 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2796$free_list.sv:2666$14156 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2799$free_list.sv:2667$14159 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2802$free_list.sv:2668$14162 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2805$free_list.sv:2669$14165 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2808$free_list.sv:2670$14168 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2811$free_list.sv:2671$14171 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2814$free_list.sv:2672$14174 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2817$free_list.sv:2673$14177 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2820$free_list.sv:2674$14180 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2823$free_list.sv:2675$14183 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2826$free_list.sv:2676$14186 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2829$free_list.sv:2677$14189 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2832$free_list.sv:2678$14192 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2835$free_list.sv:2679$14195 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2838$free_list.sv:2680$14198 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2841$free_list.sv:2681$14201 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2844$free_list.sv:2682$14204 ($eq).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$equal_2946$free_list.sv:2716$14306 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_2949$free_list.sv:2717$14309 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_2952$free_list.sv:2718$14312 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_2955$free_list.sv:2719$14315 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_2958$free_list.sv:2720$14318 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_2961$free_list.sv:2721$14321 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_2964$free_list.sv:2722$14324 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2967$free_list.sv:2723$14327 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2970$free_list.sv:2724$14330 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2973$free_list.sv:2725$14333 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2976$free_list.sv:2726$14336 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2979$free_list.sv:2727$14339 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2982$free_list.sv:2728$14342 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2985$free_list.sv:2729$14345 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_2988$free_list.sv:2730$14348 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2991$free_list.sv:2731$14351 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2994$free_list.sv:2732$14354 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_2997$free_list.sv:2733$14357 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_3000$free_list.sv:2734$14360 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_3003$free_list.sv:2735$14363 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_3006$free_list.sv:2736$14366 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_3009$free_list.sv:2737$14369 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_3012$free_list.sv:2738$14372 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_3015$free_list.sv:2739$14375 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_3018$free_list.sv:2740$14378 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_3021$free_list.sv:2741$14381 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_3024$free_list.sv:2742$14384 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_3027$free_list.sv:2743$14387 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_3030$free_list.sv:2744$14390 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_3033$free_list.sv:2745$14393 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_3036$free_list.sv:2746$14396 ($eq).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$equal_3159$free_list.sv:2791$14519 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_3183$free_list.sv:2801$14543 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_3207$free_list.sv:2811$14567 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_3231$free_list.sv:2821$14591 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_3255$free_list.sv:2831$14615 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_3279$free_list.sv:2841$14639 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_3303$free_list.sv:2851$14663 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_3327$free_list.sv:2861$14687 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_3351$free_list.sv:2871$14711 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_3375$free_list.sv:2881$14735 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_3399$free_list.sv:2891$14759 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_3423$free_list.sv:2901$14783 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_3447$free_list.sv:2911$14807 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_3471$free_list.sv:2921$14831 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_3495$free_list.sv:2931$14855 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_3519$free_list.sv:2941$14879 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_3543$free_list.sv:2951$14903 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_3567$free_list.sv:2961$14927 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_3591$free_list.sv:2971$14951 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_3615$free_list.sv:2981$14975 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_3639$free_list.sv:2991$14999 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_3663$free_list.sv:3001$15023 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_3687$free_list.sv:3011$15047 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_3711$free_list.sv:3021$15071 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_3735$free_list.sv:3031$15095 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_3759$free_list.sv:3041$15119 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_3783$free_list.sv:3051$15143 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_3807$free_list.sv:3061$15167 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_3831$free_list.sv:3071$15191 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_3855$free_list.sv:3081$15215 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_3879$free_list.sv:3091$15239 ($eq).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$equal_4673$free_list.sv:3422$16033 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_4675$free_list.sv:3423$16035 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_4677$free_list.sv:3424$16037 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_4679$free_list.sv:3425$16039 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_4681$free_list.sv:3426$16041 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_4683$free_list.sv:3427$16043 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_4685$free_list.sv:3428$16045 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_4687$free_list.sv:3429$16047 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_4689$free_list.sv:3430$16049 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_4691$free_list.sv:3431$16051 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_4693$free_list.sv:3432$16053 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_4695$free_list.sv:3433$16055 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_4697$free_list.sv:3434$16057 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_4699$free_list.sv:3435$16059 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_4701$free_list.sv:3436$16061 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_4703$free_list.sv:3437$16063 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_4705$free_list.sv:3438$16065 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_4707$free_list.sv:3439$16067 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_4709$free_list.sv:3440$16069 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_4711$free_list.sv:3441$16071 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_4713$free_list.sv:3442$16073 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_4715$free_list.sv:3443$16075 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_4717$free_list.sv:3444$16077 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_4719$free_list.sv:3445$16079 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_4721$free_list.sv:3446$16081 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_4723$free_list.sv:3447$16083 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_4725$free_list.sv:3448$16085 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_4727$free_list.sv:3449$16087 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_4729$free_list.sv:3450$16089 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_4731$free_list.sv:3451$16091 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_4733$free_list.sv:3452$16093 ($eq).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$equal_4806$free_list.sv:3491$16166 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_4813$free_list.sv:3495$16173 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_4820$free_list.sv:3499$16180 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_4827$free_list.sv:3503$16187 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_4834$free_list.sv:3507$16194 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_4841$free_list.sv:3511$16201 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_4848$free_list.sv:3515$16208 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_4855$free_list.sv:3519$16215 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_4862$free_list.sv:3523$16222 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_4869$free_list.sv:3527$16229 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_4876$free_list.sv:3531$16236 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_4883$free_list.sv:3535$16243 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_4890$free_list.sv:3539$16250 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_4897$free_list.sv:3543$16257 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_4904$free_list.sv:3547$16264 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_4911$free_list.sv:3551$16271 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_4918$free_list.sv:3555$16278 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_4925$free_list.sv:3559$16285 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_4932$free_list.sv:3563$16292 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_4939$free_list.sv:3567$16299 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_4946$free_list.sv:3571$16306 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_4953$free_list.sv:3575$16313 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_4960$free_list.sv:3579$16320 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_4967$free_list.sv:3583$16327 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_4974$free_list.sv:3587$16334 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_4981$free_list.sv:3591$16341 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_4988$free_list.sv:3595$16348 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_4995$free_list.sv:3599$16355 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5002$free_list.sv:3603$16362 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5009$free_list.sv:3607$16369 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5016$free_list.sv:3611$16376 ($eq).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$equal_5249$free_list.sv:3743$16609 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_5251$free_list.sv:3745$16611 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_5253$free_list.sv:3747$16613 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_5255$free_list.sv:3749$16615 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_5257$free_list.sv:3751$16617 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_5259$free_list.sv:3753$16619 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_5261$free_list.sv:3755$16621 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_5263$free_list.sv:3757$16623 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_5265$free_list.sv:3759$16625 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_5267$free_list.sv:3761$16627 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_5269$free_list.sv:3763$16629 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_5271$free_list.sv:3765$16631 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_5273$free_list.sv:3767$16633 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_5275$free_list.sv:3769$16635 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_5277$free_list.sv:3771$16637 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5279$free_list.sv:3773$16639 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5281$free_list.sv:3775$16641 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5283$free_list.sv:3777$16643 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5285$free_list.sv:3779$16645 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5287$free_list.sv:3781$16647 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5289$free_list.sv:3783$16649 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5291$free_list.sv:3785$16651 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5293$free_list.sv:3787$16653 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5295$free_list.sv:3789$16655 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5297$free_list.sv:3791$16657 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5299$free_list.sv:3793$16659 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5301$free_list.sv:3795$16661 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5303$free_list.sv:3797$16663 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5305$free_list.sv:3799$16665 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5307$free_list.sv:3801$16667 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5309$free_list.sv:3803$16669 ($eq).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$equal_5572$free_list.sv:3998$16932 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_5577$free_list.sv:3999$16937 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_5582$free_list.sv:4000$16942 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_5587$free_list.sv:4001$16947 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_5592$free_list.sv:4002$16952 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_5597$free_list.sv:4003$16957 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_5602$free_list.sv:4004$16962 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_5607$free_list.sv:4005$16967 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_5612$free_list.sv:4006$16972 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_5617$free_list.sv:4007$16977 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_5622$free_list.sv:4008$16982 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_5627$free_list.sv:4009$16987 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_5632$free_list.sv:4010$16992 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_5637$free_list.sv:4011$16997 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_5642$free_list.sv:4012$17002 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5647$free_list.sv:4013$17007 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5652$free_list.sv:4014$17012 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5657$free_list.sv:4015$17017 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5662$free_list.sv:4016$17022 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5667$free_list.sv:4017$17027 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5672$free_list.sv:4018$17032 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5677$free_list.sv:4019$17037 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5682$free_list.sv:4020$17042 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5687$free_list.sv:4021$17047 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5692$free_list.sv:4022$17052 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5697$free_list.sv:4023$17057 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5702$free_list.sv:4024$17062 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5707$free_list.sv:4025$17067 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5712$free_list.sv:4026$17072 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5717$free_list.sv:4027$17077 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_5722$free_list.sv:4028$17082 ($eq).
Removed top 6 bits (of 7) from port B of cell free_list.$verific$sub_7943$free_list.sv:4714$19303 ($sub).
Removed top 1 bits (of 7) from port Y of cell free_list.$verific$sub_7943$free_list.sv:4714$19303 ($sub).
Removed top 1 bits (of 7) from port A of cell free_list.$verific$sub_7943$free_list.sv:4714$19303 ($sub).
Removed top 6 bits (of 7) from port B of cell free_list.$verific$sub_7944$free_list.sv:4780$19305 ($sub).
Removed top 1 bits (of 7) from port Y of cell free_list.$verific$sub_7944$free_list.sv:4780$19305 ($sub).
Removed top 1 bits (of 7) from port A of cell free_list.$verific$sub_7944$free_list.sv:4780$19305 ($sub).
Removed top 6 bits (of 7) from port B of cell free_list.$verific$sub_7945$free_list.sv:4846$19307 ($sub).
Removed top 1 bits (of 7) from port Y of cell free_list.$verific$sub_7945$free_list.sv:4846$19307 ($sub).
Removed top 1 bits (of 7) from port A of cell free_list.$verific$sub_7945$free_list.sv:4846$19307 ($sub).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$equal_8464$free_list.sv:5233$19827 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_8467$free_list.sv:5234$19830 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_8470$free_list.sv:5235$19833 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_8473$free_list.sv:5236$19836 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_8476$free_list.sv:5237$19839 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_8479$free_list.sv:5238$19842 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_8482$free_list.sv:5239$19845 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_8485$free_list.sv:5240$19848 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_8488$free_list.sv:5241$19851 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_8491$free_list.sv:5242$19854 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_8494$free_list.sv:5243$19857 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_8497$free_list.sv:5244$19860 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_8500$free_list.sv:5245$19863 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_8503$free_list.sv:5246$19866 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_8506$free_list.sv:5247$19869 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8509$free_list.sv:5248$19872 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8512$free_list.sv:5249$19875 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8515$free_list.sv:5250$19878 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8518$free_list.sv:5251$19881 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8521$free_list.sv:5252$19884 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8524$free_list.sv:5253$19887 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8527$free_list.sv:5254$19890 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8530$free_list.sv:5255$19893 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8533$free_list.sv:5256$19896 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8536$free_list.sv:5257$19899 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8539$free_list.sv:5258$19902 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8542$free_list.sv:5259$19905 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8545$free_list.sv:5260$19908 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8548$free_list.sv:5261$19911 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8551$free_list.sv:5262$19914 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8554$free_list.sv:5263$19917 ($eq).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$equal_8664$free_list.sv:5303$20027 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_8672$free_list.sv:5307$20035 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_8680$free_list.sv:5311$20043 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_8688$free_list.sv:5315$20051 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_8696$free_list.sv:5319$20059 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_8704$free_list.sv:5323$20067 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_8712$free_list.sv:5327$20075 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_8720$free_list.sv:5331$20083 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_8728$free_list.sv:5335$20091 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_8736$free_list.sv:5339$20099 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_8744$free_list.sv:5343$20107 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_8752$free_list.sv:5347$20115 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_8760$free_list.sv:5351$20123 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_8768$free_list.sv:5355$20131 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_8776$free_list.sv:5359$20139 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8784$free_list.sv:5363$20147 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8792$free_list.sv:5367$20155 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8800$free_list.sv:5371$20163 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8808$free_list.sv:5375$20171 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8816$free_list.sv:5379$20179 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8824$free_list.sv:5383$20187 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8832$free_list.sv:5387$20195 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8840$free_list.sv:5391$20203 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8848$free_list.sv:5395$20211 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8856$free_list.sv:5399$20219 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8864$free_list.sv:5403$20227 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8872$free_list.sv:5407$20235 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8880$free_list.sv:5411$20243 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8888$free_list.sv:5415$20251 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8896$free_list.sv:5419$20259 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_8904$free_list.sv:5423$20267 ($eq).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$equal_9174$free_list.sv:5555$20537 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_9177$free_list.sv:5556$20540 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_9180$free_list.sv:5557$20543 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_9183$free_list.sv:5558$20546 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_9186$free_list.sv:5559$20549 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_9189$free_list.sv:5560$20552 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_9192$free_list.sv:5561$20555 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_9195$free_list.sv:5562$20558 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_9198$free_list.sv:5563$20561 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_9201$free_list.sv:5564$20564 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_9204$free_list.sv:5565$20567 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_9207$free_list.sv:5566$20570 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_9210$free_list.sv:5567$20573 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_9213$free_list.sv:5568$20576 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_9216$free_list.sv:5569$20579 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9219$free_list.sv:5570$20582 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9222$free_list.sv:5571$20585 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9225$free_list.sv:5572$20588 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9228$free_list.sv:5573$20591 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9231$free_list.sv:5574$20594 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9234$free_list.sv:5575$20597 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9237$free_list.sv:5576$20600 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9240$free_list.sv:5577$20603 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9243$free_list.sv:5578$20606 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9246$free_list.sv:5579$20609 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9249$free_list.sv:5580$20612 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9252$free_list.sv:5581$20615 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9255$free_list.sv:5582$20618 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9258$free_list.sv:5583$20621 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9261$free_list.sv:5584$20624 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9264$free_list.sv:5585$20627 ($eq).
Removed top 6 bits (of 7) from port B of cell free_list.$verific$sub_9365$free_list.sv:5620$20728 ($sub).
Removed top 1 bits (of 7) from port Y of cell free_list.$verific$sub_9365$free_list.sv:5620$20728 ($sub).
Removed top 1 bits (of 7) from port A of cell free_list.$verific$sub_9365$free_list.sv:5620$20728 ($sub).
Removed top 5 bits (of 6) from port B of cell free_list.$verific$equal_9371$free_list.sv:5624$20735 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_9376$free_list.sv:5626$20740 ($eq).
Removed top 4 bits (of 6) from port B of cell free_list.$verific$equal_9381$free_list.sv:5628$20745 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_9386$free_list.sv:5630$20750 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_9391$free_list.sv:5632$20755 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_9396$free_list.sv:5634$20760 ($eq).
Removed top 3 bits (of 6) from port B of cell free_list.$verific$equal_9401$free_list.sv:5636$20765 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_9406$free_list.sv:5638$20770 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_9411$free_list.sv:5640$20775 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_9416$free_list.sv:5642$20780 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_9421$free_list.sv:5644$20785 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_9426$free_list.sv:5646$20790 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_9431$free_list.sv:5648$20795 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_9436$free_list.sv:5650$20800 ($eq).
Removed top 2 bits (of 6) from port B of cell free_list.$verific$equal_9441$free_list.sv:5652$20805 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9446$free_list.sv:5654$20810 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9451$free_list.sv:5656$20815 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9456$free_list.sv:5658$20820 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9461$free_list.sv:5660$20825 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9466$free_list.sv:5662$20830 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9471$free_list.sv:5664$20835 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9476$free_list.sv:5666$20840 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9481$free_list.sv:5668$20845 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9486$free_list.sv:5670$20850 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9491$free_list.sv:5672$20855 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9496$free_list.sv:5674$20860 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9501$free_list.sv:5676$20865 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9506$free_list.sv:5678$20870 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9511$free_list.sv:5680$20875 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9516$free_list.sv:5682$20880 ($eq).
Removed top 1 bits (of 6) from port B of cell free_list.$verific$equal_9521$free_list.sv:5684$20885 ($eq).
Removed top 1 bits (of 7) from FF cell free_list.$verific$REG_reg$free_list.sv:5822$24958 ($dff).
Removed top 1 bits (of 7) from FF cell free_list.$verific$REG_1_reg$free_list.sv:5822$24959 ($dff).
Removed top 1 bits (of 7) from FF cell free_list.$verific$REG_2_reg$free_list.sv:5822$24960 ($dff).
Removed top 1 bits (of 7) from FF cell free_list.$verific$REG_3_reg$free_list.sv:5822$24961 ($dff).
Removed top 1 bits (of 7) from port Y of cell free_list.$verific$sub_991$free_list.sv:1337$12355 ($sub).
Removed top 1 bits (of 7) from port A of cell free_list.$verific$sub_991$free_list.sv:1337$12355 ($sub).
Removed top 1 bits (of 7) from port Y of cell free_list.$verific$sub_992$free_list.sv:1405$12356 ($sub).
Removed top 1 bits (of 7) from port A of cell free_list.$verific$sub_992$free_list.sv:1405$12356 ($sub).
Removed top 1 bits (of 7) from port Y of cell free_list.$verific$sub_993$free_list.sv:1473$12357 ($sub).
Removed top 1 bits (of 7) from port A of cell free_list.$verific$sub_993$free_list.sv:1473$12357 ($sub).
Removed top 1 bits (of 7) from port Y of cell free_list.$verific$sub_994$free_list.sv:1541$12358 ($sub).
Removed top 1 bits (of 7) from port A of cell free_list.$verific$sub_994$free_list.sv:1541$12358 ($sub).
Removed top 1 bits (of 7) from wire free_list.$verific$n10521$11615.
Removed top 1 bits (of 7) from wire free_list.$verific$n10529$11616.
Removed top 1 bits (of 7) from wire free_list.$verific$n10537$11617.
Removed top 1 bits (of 7) from wire free_list.$verific$n11964$11618.
Removed top 1 bits (of 7) from wire free_list.$verific$n14715$11641.
Removed top 1 bits (of 7) from wire free_list.$verific$n14731$11643.
Removed top 1 bits (of 7) from wire free_list.$verific$n14747$11645.
Removed top 1 bits (of 7) from wire free_list.$verific$n14763$11647.
Removed top 4 bits (of 6) from wire free_list.$verific$n4314$11606.
Removed top 1 bits (of 7) from wire free_list.REG.
Removed top 1 bits (of 7) from wire free_list.REG_1.
Removed top 1 bits (of 7) from wire free_list.REG_2.
Removed top 1 bits (of 7) from wire free_list.REG_3.
Removed top 1 bits (of 64) from wire free_list._selectedPRDs_T_1.
Removed top 1 bits (of 64) from wire free_list._selectedPRDs_T_4.
Removed top 1 bits (of 64) from wire free_list._selectedPRDs_T_7.
Removed top 3 bits (of 6) from wire free_list.selectedPRDs_0.
Removed top 1 bits (of 6) from wire free_list.selectedPRDs_1.
Removed top 3 bits (of 6) from wire free_list.selectedPRDs_2.
Removed top 1 bits (of 7) from wire free_list.test_0.
Removed top 6 bits (of 7) from wire free_list.test_1.

7.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \free_list..
Removed 0 unused cells and 25 unused wires.
<suppressed ~1 debug messages>

7.10. Executing MEMORY_COLLECT pass (generating $mem cells).

7.11. Executing OPT pass (performing simple optimizations).

7.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module free_list.

7.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\free_list'.
<suppressed ~1560 debug messages>
Removed a total of 520 cells.

7.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \free_list..
Removed 0 unused cells and 520 unused wires.
<suppressed ~1 debug messages>

7.11.4. Finished fast OPT passes.

7.12. Printing statistics.

=== free_list ===

   Number of wires:               6673
   Number of wire bits:           8600
   Number of public wires:         292
   Number of public wire bits:    1066
   Number of ports:                 69
   Number of port bits:            324
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6545
     $add                           67
     $adff                          28
     $and                         1631
     $assert                        12
     $bmux                           8
     $dff                          133
     $eq                           756
     $logic_not                     12
     $mux                         1277
     $not                          789
     $or                          1792
     $reduce_and                    12
     $reduce_or                     13
     $shl                            3
     $sub                           12

7.13. Executing CHECK pass (checking for obvious problems).
Checking module free_list...
Found and reported 0 problems.

8. Executing HIERARCHY pass (managing design hierarchy).

8.1. Analyzing design hierarchy..
Top module:  \free_list

8.2. Analyzing design hierarchy..
Top module:  \free_list
Removed 0 unused modules.
Module free_list directly or indirectly contains formal properties -> setting "keep" attribute.

9. Executing jny backend.

10. Executing RTLIL backend.
Output filename: ../model/design.il

End of script. Logfile hash: adf0e5ee04, CPU: user 1.04s system 0.02s, MEM: 80.05 MB peak
Yosys 0.45 (git sha1 9ed031ddd, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 35% 2x hierarchy (0 sec), 17% 5x opt_clean (0 sec), ...
