git clone --depth 1 --no-tags https://github.com/5238801/VITI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400508084
git clone --depth 1 --no-tags https://github.com/GnosGnas/EE2003-Computer-Organisation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403915433
git clone --depth 1 --no-tags https://github.com/Herring-UGACSEE-4290/Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399293067
git clone --depth 1 --no-tags https://github.com/YuanBiju/verilog-files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405520926
git clone --depth 1 --no-tags https://github.com/UMitchC/FIR-Filter-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402325268
git clone --depth 1 --no-tags https://github.com/husterZC/pipeRV32N.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401031605
git clone --depth 1 --no-tags https://github.com/dmildon/ECE3710Group.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401859197
git clone --depth 1 --no-tags https://github.com/suoglu/Sequential-CRC-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407689456
git clone --depth 1 --no-tags https://github.com/SexySparrow/RISC_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400250229
git clone --depth 1 --no-tags https://github.com/wdevore/A09-Softcore-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400341666
git clone --depth 1 --no-tags https://github.com/mnmhdanas/RISC-V-rv32i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404702115
git clone --depth 1 --no-tags https://github.com/mdsudara/three-input-gates-TCAD2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406369909
git clone --depth 1 --no-tags https://github.com/GentlemanAMS/Verilog_HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407006788
git clone --depth 1 --no-tags https://github.com/64-bit/Trashbin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399311252
git clone --depth 1 --no-tags https://github.com/booiris/cpu_work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399421117
git clone --depth 1 --no-tags https://github.com/EE-Mike/EE-Mike.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401904409
git clone --depth 1 --no-tags https://github.com/stkerr/Base-PUF-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398034834
git clone --depth 1 --no-tags https://github.com/mluisass/UART-SD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398116481
git clone --depth 1 --no-tags https://github.com/ffracica/UNPARKING.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400846990
git clone --depth 1 --no-tags https://github.com/KhoaDTran/FPGA-Verilog-HDL-Design-Projects-Coursework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401498992
git clone --depth 1 --no-tags https://github.com/abhishekmittal15/ProcesXor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400726359
git clone --depth 1 --no-tags https://github.com/Nikola-Lab/icopy_fpga_3s_0921.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399390670
git clone --depth 1 --no-tags https://github.com/phuhavan/singular-value-decomposition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398778650
git clone --depth 1 --no-tags https://github.com/Merinyeldho/SAP1-computer-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405731070
git clone --depth 1 --no-tags https://github.com/tahaShm/digital-logic-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400482370
git clone --depth 1 --no-tags https://github.com/ksooryakrishna1/eSIm_Marathon_Stage4_Report.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398423014
git clone --depth 1 --no-tags https://github.com/FilipeGomesMelo/IF675-Proj2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398559184
git clone --depth 1 --no-tags https://github.com/mnmhdanas/simple-MIPS32-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400805671
git clone --depth 1 --no-tags https://github.com/mauricio-sj/LAB_1_Trabalho_02_FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406582255
git clone --depth 1 --no-tags https://github.com/SouthernPark/ECE_550_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405399978
git clone --depth 1 --no-tags https://github.com/robotique-ecam/ViveTracker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403895157
git clone --depth 1 --no-tags https://github.com/mshetty149/Hardware-Designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401235491
git clone --depth 1 --no-tags https://github.com/TheSonders/NCO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403157575
git clone --depth 1 --no-tags https://github.com/raja-aadhithan/Maven_silicon_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403070164
git clone --depth 1 --no-tags https://github.com/xuzf-git/music_player.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403470946
git clone --depth 1 --no-tags https://github.com/PDundon2023/Project-Lab-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405280423
git clone --depth 1 --no-tags https://github.com/bvgayatri/Bit-Error-Rate-Testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398331690
git clone --depth 1 --no-tags https://github.com/mriosrivas/Hardware_Labs_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397750298
git clone --depth 1 --no-tags https://github.com/KonstantinFed12344/signed_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401919861
git clone --depth 1 --no-tags https://github.com/explcre/19Fall-VE270-Intro-to-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399362030
git clone --depth 1 --no-tags https://github.com/sethm/mfm_emulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402214503
git clone --depth 1 --no-tags https://github.com/Y-Galal/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396881913
git clone --depth 1 --no-tags https://github.com/RahilEbrahimi98/Pipelined-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399875708
git clone --depth 1 --no-tags https://github.com/aliabbasi-engr/aes-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403594085
git clone --depth 1 --no-tags https://github.com/williamtien23/monkeyV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405678495
git clone --depth 1 --no-tags https://github.com/sidhantp1906/AMBA4-APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404074294
git clone --depth 1 --no-tags https://github.com/jiegec/opencores-fpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403323200
git clone --depth 1 --no-tags https://github.com/lgy-moon/Memory_read-write.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399037978
git clone --depth 1 --no-tags https://github.com/Shihhaolin/VLSI-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401895020
git clone --depth 1 --no-tags https://github.com/JRRL157/Temperature_Monitor_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399921633
git clone --depth 1 --no-tags https://github.com/alexandre-roque/EnhancedProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406963718
git clone --depth 1 --no-tags https://github.com/gmojicar/Proyecto-Electr-nica-Digital-I-HelioSmart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400834567
git clone --depth 1 --no-tags https://github.com/TAGGGo/550Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405802868
git clone --depth 1 --no-tags https://github.com/liannequach/Digital-Clock-with-Timer-and-Stopwatch-on-Xilinx-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405823644
git clone --depth 1 --no-tags https://github.com/anurag-agrwal/Booth-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398501700
git clone --depth 1 --no-tags https://github.com/SouthernPark/ECE_550_recitation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406789466
git clone --depth 1 --no-tags https://github.com/diakovd/NN-MNIST-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403685258
git clone --depth 1 --no-tags https://github.com/junyang-zh/HeliumCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397234408
git clone --depth 1 --no-tags https://github.com/QianpengLi577/a-implement-cnn-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398485602
git clone --depth 1 --no-tags https://github.com/suhas4122/COA-Lab-CS39001.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399068032
git clone --depth 1 --no-tags https://github.com/SmirnuX/MD4_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398728200
git clone --depth 1 --no-tags https://github.com/HsuChiChen/logic-design-ncku.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399370600
git clone --depth 1 --no-tags https://github.com/aliabbasi-engr/dct-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403586551
git clone --depth 1 --no-tags https://github.com/aliabbasi-engr/triple-des-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403594458
git clone --depth 1 --no-tags https://github.com/zbrydon/SIT329-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398449463
git clone --depth 1 --no-tags https://github.com/makararasi/UVM_RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405312614
git clone --depth 1 --no-tags https://github.com/sbowles22/processor-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406568104
git clone --depth 1 --no-tags https://github.com/HsuChiChen/computer-organization-ncku.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399083553
git clone --depth 1 --no-tags https://github.com/marcostfermin/Stepper-Motor-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403433499
git clone --depth 1 --no-tags https://github.com/QuickLogic-Corp/fpgabincombiner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399563378
git clone --depth 1 --no-tags https://github.com/prannoypara/APB-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396956994
git clone --depth 1 --no-tags https://github.com/HesamAsad/Cosx-Accelerator-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399785455
git clone --depth 1 --no-tags https://github.com/mashirol/miniCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399665065
git clone --depth 1 --no-tags https://github.com/ksooryakrishna1/dvsd-12-Bit_Adder_Using_4-Bit_CLA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400538880
git clone --depth 1 --no-tags https://github.com/ddribin/fpgapu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405549409
git clone --depth 1 --no-tags https://github.com/CaRoLZhangxy/UCAS_Computer_Architecture_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397082589
git clone --depth 1 --no-tags https://github.com/mbeddedbk/AES-128-Encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402562557
git clone --depth 1 --no-tags https://github.com/smunaut/icecrash-playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402584497
git clone --depth 1 --no-tags https://github.com/okjonny/16-Bit-CPU-Pong-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402574537
git clone --depth 1 --no-tags https://github.com/shuiqzhang/zzz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406578168
git clone --depth 1 --no-tags https://github.com/anurag-agrwal/Wallace-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398500929
git clone --depth 1 --no-tags https://github.com/borna-tl/University-DLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398639886
git clone --depth 1 --no-tags https://github.com/borna-tl/University-CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398652895
git clone --depth 1 --no-tags https://github.com/ccxuan123/HDL-BIts-Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401213489
git clone --depth 1 --no-tags https://github.com/zzlzzlwithzzl/tessent.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406384187
git clone --depth 1 --no-tags https://github.com/CasperHsiao/ECE550_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406568915
git clone --depth 1 --no-tags https://github.com/horahh/riscv_i32_minimum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400881795
git clone --depth 1 --no-tags https://github.com/DaiAlaa/Multiplication-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398643601
git clone --depth 1 --no-tags https://github.com/TripRichert/sort_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407964434
git clone --depth 1 --no-tags https://github.com/CamiloMaiaPires/MIPS-32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397453237
git clone --depth 1 --no-tags https://github.com/gabrielsalvi/expression-solver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400511476
git clone --depth 1 --no-tags https://github.com/99swetha/AMBA-APB-and-AMBA-AHB-Lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400838099
git clone --depth 1 --no-tags https://github.com/slayterteal/Handwritten-Image-Neural-Network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407880779
git clone --depth 1 --no-tags https://github.com/ombhilare999/icebreaker-ecp5-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406805302
git clone --depth 1 --no-tags https://github.com/aliabbasi-engr/des-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403594345
git clone --depth 1 --no-tags https://github.com/Gerald-Gui/UCAS-CA-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403871827
git clone --depth 1 --no-tags https://github.com/Abraxas3d/risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405503518
git clone --depth 1 --no-tags https://github.com/no2fpga/no2qpimem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397703210
git clone --depth 1 --no-tags https://github.com/503976632/shakehand_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404639010
