
test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ee40  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007b8  0800f0e0  0800f0e0  000100e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800f898  0800f898  00010898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800f8a0  0800f8a0  000108a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800f8a4  0800f8a4  000108a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000210  24000000  0800f8a8  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000528  24000210  0800fab8  00011210  2**2
                  ALLOC
  8 ._user_heap_stack 00001800  24000738  0800fab8  00011738  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00011210  2**0
                  CONTENTS, READONLY
 10 .debug_info   00013c75  00000000  00000000  0001123e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002b47  00000000  00000000  00024eb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000cb8  00000000  00000000  00027a00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000009ad  00000000  00000000  000286b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000381b5  00000000  00000000  00029065  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000145bf  00000000  00000000  0006121a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015bea2  00000000  00000000  000757d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001d167b  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000048d0  00000000  00000000  001d16c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000054  00000000  00000000  001d5f90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000210 	.word	0x24000210
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800f0c8 	.word	0x0800f0c8

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000214 	.word	0x24000214
 80002dc:	0800f0c8 	.word	0x0800f0c8

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	@ 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9c0 	b.w	8000aa0 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	468e      	mov	lr, r1
 80007b0:	4604      	mov	r4, r0
 80007b2:	4688      	mov	r8, r1
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d14a      	bne.n	800084e <__udivmoddi4+0xa6>
 80007b8:	428a      	cmp	r2, r1
 80007ba:	4617      	mov	r7, r2
 80007bc:	d962      	bls.n	8000884 <__udivmoddi4+0xdc>
 80007be:	fab2 f682 	clz	r6, r2
 80007c2:	b14e      	cbz	r6, 80007d8 <__udivmoddi4+0x30>
 80007c4:	f1c6 0320 	rsb	r3, r6, #32
 80007c8:	fa01 f806 	lsl.w	r8, r1, r6
 80007cc:	fa20 f303 	lsr.w	r3, r0, r3
 80007d0:	40b7      	lsls	r7, r6
 80007d2:	ea43 0808 	orr.w	r8, r3, r8
 80007d6:	40b4      	lsls	r4, r6
 80007d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007dc:	fa1f fc87 	uxth.w	ip, r7
 80007e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80007e4:	0c23      	lsrs	r3, r4, #16
 80007e6:	fb0e 8811 	mls	r8, lr, r1, r8
 80007ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80007ee:	fb01 f20c 	mul.w	r2, r1, ip
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d909      	bls.n	800080a <__udivmoddi4+0x62>
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	f101 30ff 	add.w	r0, r1, #4294967295
 80007fc:	f080 80ea 	bcs.w	80009d4 <__udivmoddi4+0x22c>
 8000800:	429a      	cmp	r2, r3
 8000802:	f240 80e7 	bls.w	80009d4 <__udivmoddi4+0x22c>
 8000806:	3902      	subs	r1, #2
 8000808:	443b      	add	r3, r7
 800080a:	1a9a      	subs	r2, r3, r2
 800080c:	b2a3      	uxth	r3, r4
 800080e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000812:	fb0e 2210 	mls	r2, lr, r0, r2
 8000816:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800081a:	fb00 fc0c 	mul.w	ip, r0, ip
 800081e:	459c      	cmp	ip, r3
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x8e>
 8000822:	18fb      	adds	r3, r7, r3
 8000824:	f100 32ff 	add.w	r2, r0, #4294967295
 8000828:	f080 80d6 	bcs.w	80009d8 <__udivmoddi4+0x230>
 800082c:	459c      	cmp	ip, r3
 800082e:	f240 80d3 	bls.w	80009d8 <__udivmoddi4+0x230>
 8000832:	443b      	add	r3, r7
 8000834:	3802      	subs	r0, #2
 8000836:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800083a:	eba3 030c 	sub.w	r3, r3, ip
 800083e:	2100      	movs	r1, #0
 8000840:	b11d      	cbz	r5, 800084a <__udivmoddi4+0xa2>
 8000842:	40f3      	lsrs	r3, r6
 8000844:	2200      	movs	r2, #0
 8000846:	e9c5 3200 	strd	r3, r2, [r5]
 800084a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800084e:	428b      	cmp	r3, r1
 8000850:	d905      	bls.n	800085e <__udivmoddi4+0xb6>
 8000852:	b10d      	cbz	r5, 8000858 <__udivmoddi4+0xb0>
 8000854:	e9c5 0100 	strd	r0, r1, [r5]
 8000858:	2100      	movs	r1, #0
 800085a:	4608      	mov	r0, r1
 800085c:	e7f5      	b.n	800084a <__udivmoddi4+0xa2>
 800085e:	fab3 f183 	clz	r1, r3
 8000862:	2900      	cmp	r1, #0
 8000864:	d146      	bne.n	80008f4 <__udivmoddi4+0x14c>
 8000866:	4573      	cmp	r3, lr
 8000868:	d302      	bcc.n	8000870 <__udivmoddi4+0xc8>
 800086a:	4282      	cmp	r2, r0
 800086c:	f200 8105 	bhi.w	8000a7a <__udivmoddi4+0x2d2>
 8000870:	1a84      	subs	r4, r0, r2
 8000872:	eb6e 0203 	sbc.w	r2, lr, r3
 8000876:	2001      	movs	r0, #1
 8000878:	4690      	mov	r8, r2
 800087a:	2d00      	cmp	r5, #0
 800087c:	d0e5      	beq.n	800084a <__udivmoddi4+0xa2>
 800087e:	e9c5 4800 	strd	r4, r8, [r5]
 8000882:	e7e2      	b.n	800084a <__udivmoddi4+0xa2>
 8000884:	2a00      	cmp	r2, #0
 8000886:	f000 8090 	beq.w	80009aa <__udivmoddi4+0x202>
 800088a:	fab2 f682 	clz	r6, r2
 800088e:	2e00      	cmp	r6, #0
 8000890:	f040 80a4 	bne.w	80009dc <__udivmoddi4+0x234>
 8000894:	1a8a      	subs	r2, r1, r2
 8000896:	0c03      	lsrs	r3, r0, #16
 8000898:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800089c:	b280      	uxth	r0, r0
 800089e:	b2bc      	uxth	r4, r7
 80008a0:	2101      	movs	r1, #1
 80008a2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008a6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ae:	fb04 f20c 	mul.w	r2, r4, ip
 80008b2:	429a      	cmp	r2, r3
 80008b4:	d907      	bls.n	80008c6 <__udivmoddi4+0x11e>
 80008b6:	18fb      	adds	r3, r7, r3
 80008b8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008bc:	d202      	bcs.n	80008c4 <__udivmoddi4+0x11c>
 80008be:	429a      	cmp	r2, r3
 80008c0:	f200 80e0 	bhi.w	8000a84 <__udivmoddi4+0x2dc>
 80008c4:	46c4      	mov	ip, r8
 80008c6:	1a9b      	subs	r3, r3, r2
 80008c8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008cc:	fb0e 3312 	mls	r3, lr, r2, r3
 80008d0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008d4:	fb02 f404 	mul.w	r4, r2, r4
 80008d8:	429c      	cmp	r4, r3
 80008da:	d907      	bls.n	80008ec <__udivmoddi4+0x144>
 80008dc:	18fb      	adds	r3, r7, r3
 80008de:	f102 30ff 	add.w	r0, r2, #4294967295
 80008e2:	d202      	bcs.n	80008ea <__udivmoddi4+0x142>
 80008e4:	429c      	cmp	r4, r3
 80008e6:	f200 80ca 	bhi.w	8000a7e <__udivmoddi4+0x2d6>
 80008ea:	4602      	mov	r2, r0
 80008ec:	1b1b      	subs	r3, r3, r4
 80008ee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80008f2:	e7a5      	b.n	8000840 <__udivmoddi4+0x98>
 80008f4:	f1c1 0620 	rsb	r6, r1, #32
 80008f8:	408b      	lsls	r3, r1
 80008fa:	fa22 f706 	lsr.w	r7, r2, r6
 80008fe:	431f      	orrs	r7, r3
 8000900:	fa0e f401 	lsl.w	r4, lr, r1
 8000904:	fa20 f306 	lsr.w	r3, r0, r6
 8000908:	fa2e fe06 	lsr.w	lr, lr, r6
 800090c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000910:	4323      	orrs	r3, r4
 8000912:	fa00 f801 	lsl.w	r8, r0, r1
 8000916:	fa1f fc87 	uxth.w	ip, r7
 800091a:	fbbe f0f9 	udiv	r0, lr, r9
 800091e:	0c1c      	lsrs	r4, r3, #16
 8000920:	fb09 ee10 	mls	lr, r9, r0, lr
 8000924:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000928:	fb00 fe0c 	mul.w	lr, r0, ip
 800092c:	45a6      	cmp	lr, r4
 800092e:	fa02 f201 	lsl.w	r2, r2, r1
 8000932:	d909      	bls.n	8000948 <__udivmoddi4+0x1a0>
 8000934:	193c      	adds	r4, r7, r4
 8000936:	f100 3aff 	add.w	sl, r0, #4294967295
 800093a:	f080 809c 	bcs.w	8000a76 <__udivmoddi4+0x2ce>
 800093e:	45a6      	cmp	lr, r4
 8000940:	f240 8099 	bls.w	8000a76 <__udivmoddi4+0x2ce>
 8000944:	3802      	subs	r0, #2
 8000946:	443c      	add	r4, r7
 8000948:	eba4 040e 	sub.w	r4, r4, lr
 800094c:	fa1f fe83 	uxth.w	lr, r3
 8000950:	fbb4 f3f9 	udiv	r3, r4, r9
 8000954:	fb09 4413 	mls	r4, r9, r3, r4
 8000958:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800095c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000960:	45a4      	cmp	ip, r4
 8000962:	d908      	bls.n	8000976 <__udivmoddi4+0x1ce>
 8000964:	193c      	adds	r4, r7, r4
 8000966:	f103 3eff 	add.w	lr, r3, #4294967295
 800096a:	f080 8082 	bcs.w	8000a72 <__udivmoddi4+0x2ca>
 800096e:	45a4      	cmp	ip, r4
 8000970:	d97f      	bls.n	8000a72 <__udivmoddi4+0x2ca>
 8000972:	3b02      	subs	r3, #2
 8000974:	443c      	add	r4, r7
 8000976:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800097a:	eba4 040c 	sub.w	r4, r4, ip
 800097e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000982:	4564      	cmp	r4, ip
 8000984:	4673      	mov	r3, lr
 8000986:	46e1      	mov	r9, ip
 8000988:	d362      	bcc.n	8000a50 <__udivmoddi4+0x2a8>
 800098a:	d05f      	beq.n	8000a4c <__udivmoddi4+0x2a4>
 800098c:	b15d      	cbz	r5, 80009a6 <__udivmoddi4+0x1fe>
 800098e:	ebb8 0203 	subs.w	r2, r8, r3
 8000992:	eb64 0409 	sbc.w	r4, r4, r9
 8000996:	fa04 f606 	lsl.w	r6, r4, r6
 800099a:	fa22 f301 	lsr.w	r3, r2, r1
 800099e:	431e      	orrs	r6, r3
 80009a0:	40cc      	lsrs	r4, r1
 80009a2:	e9c5 6400 	strd	r6, r4, [r5]
 80009a6:	2100      	movs	r1, #0
 80009a8:	e74f      	b.n	800084a <__udivmoddi4+0xa2>
 80009aa:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ae:	0c01      	lsrs	r1, r0, #16
 80009b0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009b4:	b280      	uxth	r0, r0
 80009b6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009ba:	463b      	mov	r3, r7
 80009bc:	4638      	mov	r0, r7
 80009be:	463c      	mov	r4, r7
 80009c0:	46b8      	mov	r8, r7
 80009c2:	46be      	mov	lr, r7
 80009c4:	2620      	movs	r6, #32
 80009c6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ca:	eba2 0208 	sub.w	r2, r2, r8
 80009ce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009d2:	e766      	b.n	80008a2 <__udivmoddi4+0xfa>
 80009d4:	4601      	mov	r1, r0
 80009d6:	e718      	b.n	800080a <__udivmoddi4+0x62>
 80009d8:	4610      	mov	r0, r2
 80009da:	e72c      	b.n	8000836 <__udivmoddi4+0x8e>
 80009dc:	f1c6 0220 	rsb	r2, r6, #32
 80009e0:	fa2e f302 	lsr.w	r3, lr, r2
 80009e4:	40b7      	lsls	r7, r6
 80009e6:	40b1      	lsls	r1, r6
 80009e8:	fa20 f202 	lsr.w	r2, r0, r2
 80009ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009f0:	430a      	orrs	r2, r1
 80009f2:	fbb3 f8fe 	udiv	r8, r3, lr
 80009f6:	b2bc      	uxth	r4, r7
 80009f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80009fc:	0c11      	lsrs	r1, r2, #16
 80009fe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a02:	fb08 f904 	mul.w	r9, r8, r4
 8000a06:	40b0      	lsls	r0, r6
 8000a08:	4589      	cmp	r9, r1
 8000a0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a0e:	b280      	uxth	r0, r0
 8000a10:	d93e      	bls.n	8000a90 <__udivmoddi4+0x2e8>
 8000a12:	1879      	adds	r1, r7, r1
 8000a14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a18:	d201      	bcs.n	8000a1e <__udivmoddi4+0x276>
 8000a1a:	4589      	cmp	r9, r1
 8000a1c:	d81f      	bhi.n	8000a5e <__udivmoddi4+0x2b6>
 8000a1e:	eba1 0109 	sub.w	r1, r1, r9
 8000a22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a26:	fb09 f804 	mul.w	r8, r9, r4
 8000a2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a2e:	b292      	uxth	r2, r2
 8000a30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a34:	4542      	cmp	r2, r8
 8000a36:	d229      	bcs.n	8000a8c <__udivmoddi4+0x2e4>
 8000a38:	18ba      	adds	r2, r7, r2
 8000a3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a3e:	d2c4      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a40:	4542      	cmp	r2, r8
 8000a42:	d2c2      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a44:	f1a9 0102 	sub.w	r1, r9, #2
 8000a48:	443a      	add	r2, r7
 8000a4a:	e7be      	b.n	80009ca <__udivmoddi4+0x222>
 8000a4c:	45f0      	cmp	r8, lr
 8000a4e:	d29d      	bcs.n	800098c <__udivmoddi4+0x1e4>
 8000a50:	ebbe 0302 	subs.w	r3, lr, r2
 8000a54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a58:	3801      	subs	r0, #1
 8000a5a:	46e1      	mov	r9, ip
 8000a5c:	e796      	b.n	800098c <__udivmoddi4+0x1e4>
 8000a5e:	eba7 0909 	sub.w	r9, r7, r9
 8000a62:	4449      	add	r1, r9
 8000a64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a6c:	fb09 f804 	mul.w	r8, r9, r4
 8000a70:	e7db      	b.n	8000a2a <__udivmoddi4+0x282>
 8000a72:	4673      	mov	r3, lr
 8000a74:	e77f      	b.n	8000976 <__udivmoddi4+0x1ce>
 8000a76:	4650      	mov	r0, sl
 8000a78:	e766      	b.n	8000948 <__udivmoddi4+0x1a0>
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	e6fd      	b.n	800087a <__udivmoddi4+0xd2>
 8000a7e:	443b      	add	r3, r7
 8000a80:	3a02      	subs	r2, #2
 8000a82:	e733      	b.n	80008ec <__udivmoddi4+0x144>
 8000a84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a88:	443b      	add	r3, r7
 8000a8a:	e71c      	b.n	80008c6 <__udivmoddi4+0x11e>
 8000a8c:	4649      	mov	r1, r9
 8000a8e:	e79c      	b.n	80009ca <__udivmoddi4+0x222>
 8000a90:	eba1 0109 	sub.w	r1, r1, r9
 8000a94:	46c4      	mov	ip, r8
 8000a96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a9a:	fb09 f804 	mul.w	r8, r9, r4
 8000a9e:	e7c4      	b.n	8000a2a <__udivmoddi4+0x282>

08000aa0 <__aeabi_idiv0>:
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000aaa:	4b15      	ldr	r3, [pc, #84]	@ (8000b00 <MX_DMA_Init+0x5c>)
 8000aac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000ab0:	4a13      	ldr	r2, [pc, #76]	@ (8000b00 <MX_DMA_Init+0x5c>)
 8000ab2:	f043 0301 	orr.w	r3, r3, #1
 8000ab6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000aba:	4b11      	ldr	r3, [pc, #68]	@ (8000b00 <MX_DMA_Init+0x5c>)
 8000abc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000ac0:	f003 0301 	and.w	r3, r3, #1
 8000ac4:	607b      	str	r3, [r7, #4]
 8000ac6:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000ac8:	2200      	movs	r2, #0
 8000aca:	2100      	movs	r1, #0
 8000acc:	200b      	movs	r0, #11
 8000ace:	f001 fdb4 	bl	800263a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000ad2:	200b      	movs	r0, #11
 8000ad4:	f001 fdcb 	bl	800266e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000ad8:	2200      	movs	r2, #0
 8000ada:	2100      	movs	r1, #0
 8000adc:	200c      	movs	r0, #12
 8000ade:	f001 fdac 	bl	800263a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000ae2:	200c      	movs	r0, #12
 8000ae4:	f001 fdc3 	bl	800266e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000ae8:	2200      	movs	r2, #0
 8000aea:	2100      	movs	r1, #0
 8000aec:	200d      	movs	r0, #13
 8000aee:	f001 fda4 	bl	800263a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000af2:	200d      	movs	r0, #13
 8000af4:	f001 fdbb 	bl	800266e <HAL_NVIC_EnableIRQ>

}
 8000af8:	bf00      	nop
 8000afa:	3708      	adds	r7, #8
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	58024400 	.word	0x58024400

08000b04 <calculate_checksum_1_0>:
// ---------------------------------------------------------------------------
// 2. 통신 유틸리티 함수
// ---------------------------------------------------------------------------

// 프로토콜 1.0 체크섬 계산 (AX 시리즈용)
uint8_t calculate_checksum_1_0(uint8_t *data, uint16_t length) {
 8000b04:	b480      	push	{r7}
 8000b06:	b085      	sub	sp, #20
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
 8000b0c:	460b      	mov	r3, r1
 8000b0e:	807b      	strh	r3, [r7, #2]
	uint32_t checksum = 0;
 8000b10:	2300      	movs	r3, #0
 8000b12:	60fb      	str	r3, [r7, #12]
	for (uint16_t i = 2; i < length; i++)
 8000b14:	2302      	movs	r3, #2
 8000b16:	817b      	strh	r3, [r7, #10]
 8000b18:	e00a      	b.n	8000b30 <calculate_checksum_1_0+0x2c>
		checksum += data[i];
 8000b1a:	897b      	ldrh	r3, [r7, #10]
 8000b1c:	687a      	ldr	r2, [r7, #4]
 8000b1e:	4413      	add	r3, r2
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	461a      	mov	r2, r3
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	4413      	add	r3, r2
 8000b28:	60fb      	str	r3, [r7, #12]
	for (uint16_t i = 2; i < length; i++)
 8000b2a:	897b      	ldrh	r3, [r7, #10]
 8000b2c:	3301      	adds	r3, #1
 8000b2e:	817b      	strh	r3, [r7, #10]
 8000b30:	897a      	ldrh	r2, [r7, #10]
 8000b32:	887b      	ldrh	r3, [r7, #2]
 8000b34:	429a      	cmp	r2, r3
 8000b36:	d3f0      	bcc.n	8000b1a <calculate_checksum_1_0+0x16>
	return (uint8_t) (~(checksum & 0xFF));
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	b2db      	uxtb	r3, r3
 8000b3c:	43db      	mvns	r3, r3
 8000b3e:	b2db      	uxtb	r3, r3
}
 8000b40:	4618      	mov	r0, r3
 8000b42:	3714      	adds	r7, #20
 8000b44:	46bd      	mov	sp, r7
 8000b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4a:	4770      	bx	lr

08000b4c <update_crc>:

// 프로토콜 2.0 CRC16 계산 (MX 시리즈용)
unsigned short update_crc(unsigned short crc_accum, unsigned char *data_blk_ptr,
		unsigned short data_blk_size) {
 8000b4c:	b480      	push	{r7}
 8000b4e:	b085      	sub	sp, #20
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	4603      	mov	r3, r0
 8000b54:	6039      	str	r1, [r7, #0]
 8000b56:	80fb      	strh	r3, [r7, #6]
 8000b58:	4613      	mov	r3, r2
 8000b5a:	80bb      	strh	r3, [r7, #4]
	unsigned short i, j;
	for (j = 0; j < data_blk_size; j++) {
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	81fb      	strh	r3, [r7, #14]
 8000b60:	e016      	b.n	8000b90 <update_crc+0x44>
		i = ((unsigned short) (crc_accum >> 8) ^ data_blk_ptr[j]) & 0xFF;
 8000b62:	88fb      	ldrh	r3, [r7, #6]
 8000b64:	0a1b      	lsrs	r3, r3, #8
 8000b66:	b29b      	uxth	r3, r3
 8000b68:	89fa      	ldrh	r2, [r7, #14]
 8000b6a:	6839      	ldr	r1, [r7, #0]
 8000b6c:	440a      	add	r2, r1
 8000b6e:	7812      	ldrb	r2, [r2, #0]
 8000b70:	4053      	eors	r3, r2
 8000b72:	b29b      	uxth	r3, r3
 8000b74:	b2db      	uxtb	r3, r3
 8000b76:	81bb      	strh	r3, [r7, #12]
		crc_accum = (unsigned short) (crc_accum << 8) ^ crc_table[i];
 8000b78:	88fb      	ldrh	r3, [r7, #6]
 8000b7a:	021b      	lsls	r3, r3, #8
 8000b7c:	b29a      	uxth	r2, r3
 8000b7e:	89bb      	ldrh	r3, [r7, #12]
 8000b80:	4909      	ldr	r1, [pc, #36]	@ (8000ba8 <update_crc+0x5c>)
 8000b82:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000b86:	4053      	eors	r3, r2
 8000b88:	80fb      	strh	r3, [r7, #6]
	for (j = 0; j < data_blk_size; j++) {
 8000b8a:	89fb      	ldrh	r3, [r7, #14]
 8000b8c:	3301      	adds	r3, #1
 8000b8e:	81fb      	strh	r3, [r7, #14]
 8000b90:	89fa      	ldrh	r2, [r7, #14]
 8000b92:	88bb      	ldrh	r3, [r7, #4]
 8000b94:	429a      	cmp	r2, r3
 8000b96:	d3e4      	bcc.n	8000b62 <update_crc+0x16>
	}
	return crc_accum;
 8000b98:	88fb      	ldrh	r3, [r7, #6]
}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	3714      	adds	r7, #20
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop
 8000ba8:	0800f0e4 	.word	0x0800f0e4

08000bac <uart_transmit_packet>:

// UART3 패킷 전송 (RS-485 방향 제어 포함)
void uart_transmit_packet(uint8_t *data, uint16_t size) {
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b082      	sub	sp, #8
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
 8000bb4:	460b      	mov	r3, r1
 8000bb6:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET); // 송신 모드로 전환
 8000bb8:	2201      	movs	r2, #1
 8000bba:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000bbe:	480d      	ldr	r0, [pc, #52]	@ (8000bf4 <uart_transmit_packet+0x48>)
 8000bc0:	f004 fdd4 	bl	800576c <HAL_GPIO_WritePin>

	HAL_UART_Transmit(&huart3, data, size, 10); // 데이터 전송 시작
 8000bc4:	887a      	ldrh	r2, [r7, #2]
 8000bc6:	230a      	movs	r3, #10
 8000bc8:	6879      	ldr	r1, [r7, #4]
 8000bca:	480b      	ldr	r0, [pc, #44]	@ (8000bf8 <uart_transmit_packet+0x4c>)
 8000bcc:	f007 fc9e 	bl	800850c <HAL_UART_Transmit>

	// 마지막 한 비트까지 완전히 전송될 때까지 하드웨어 플래그(TC) 대기
	while (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_TC) == RESET)
 8000bd0:	bf00      	nop
 8000bd2:	4b09      	ldr	r3, [pc, #36]	@ (8000bf8 <uart_transmit_packet+0x4c>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	69db      	ldr	r3, [r3, #28]
 8000bd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000bdc:	2b40      	cmp	r3, #64	@ 0x40
 8000bde:	d1f8      	bne.n	8000bd2 <uart_transmit_packet+0x26>
		;

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET); // 전송 즉시 수신 모드로 복귀
 8000be0:	2200      	movs	r2, #0
 8000be2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000be6:	4803      	ldr	r0, [pc, #12]	@ (8000bf4 <uart_transmit_packet+0x48>)
 8000be8:	f004 fdc0 	bl	800576c <HAL_GPIO_WritePin>
}
 8000bec:	bf00      	nop
 8000bee:	3708      	adds	r7, #8
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	58020400 	.word	0x58020400
 8000bf8:	240003ec 	.word	0x240003ec

08000bfc <clc_speed_1>:

// 바퀴 속도값 변환 (-1023 ~ 1023 -> AX 모터 프로토콜 포맷)
uint16_t clc_speed_1(int16_t wheel_speed) {
 8000bfc:	b480      	push	{r7}
 8000bfe:	b083      	sub	sp, #12
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	4603      	mov	r3, r0
 8000c04:	80fb      	strh	r3, [r7, #6]
	if (wheel_speed < -1023)
 8000c06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c0a:	f513 6f80 	cmn.w	r3, #1024	@ 0x400
 8000c0e:	dc02      	bgt.n	8000c16 <clc_speed_1+0x1a>
		wheel_speed = -1023;
 8000c10:	f64f 4301 	movw	r3, #64513	@ 0xfc01
 8000c14:	80fb      	strh	r3, [r7, #6]
	if (wheel_speed > 1023)
 8000c16:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000c1e:	db02      	blt.n	8000c26 <clc_speed_1+0x2a>
		wheel_speed = 1023;
 8000c20:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 8000c24:	80fb      	strh	r3, [r7, #6]
	if (wheel_speed < 0)
 8000c26:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	da04      	bge.n	8000c38 <clc_speed_1+0x3c>
		return (uint16_t) (-wheel_speed) + 1024; // 시계 방향
 8000c2e:	88fb      	ldrh	r3, [r7, #6]
 8000c30:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8000c34:	b29b      	uxth	r3, r3
 8000c36:	e000      	b.n	8000c3a <clc_speed_1+0x3e>
	return (uint16_t) wheel_speed; // 반시계 방향
 8000c38:	88fb      	ldrh	r3, [r7, #6]
}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	370c      	adds	r7, #12
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
	...

08000c48 <send_sync_write_2_joints>:
// ---------------------------------------------------------------------------
// 3. Sync Write 패킷 생성 함수 (위치/속도 제어)
// ---------------------------------------------------------------------------

// [위치 제어] 8개 관절(MX 시리즈) 동시 제어
void send_sync_write_2_joints(uint32_t *hip_pos, uint32_t *knee_pos) {
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b0a6      	sub	sp, #152	@ 0x98
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
 8000c50:	6039      	str	r1, [r7, #0]
	uint8_t id_count = 8;
 8000c52:	2308      	movs	r3, #8
 8000c54:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
	uint8_t packet[128];
	uint16_t idx = 0;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

	packet[idx++] = 0xFF;
 8000c5e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8000c62:	1c5a      	adds	r2, r3, #1
 8000c64:	f8a7 2096 	strh.w	r2, [r7, #150]	@ 0x96
 8000c68:	3398      	adds	r3, #152	@ 0x98
 8000c6a:	443b      	add	r3, r7
 8000c6c:	22ff      	movs	r2, #255	@ 0xff
 8000c6e:	f803 2c90 	strb.w	r2, [r3, #-144]
	packet[idx++] = 0xFF;
 8000c72:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8000c76:	1c5a      	adds	r2, r3, #1
 8000c78:	f8a7 2096 	strh.w	r2, [r7, #150]	@ 0x96
 8000c7c:	3398      	adds	r3, #152	@ 0x98
 8000c7e:	443b      	add	r3, r7
 8000c80:	22ff      	movs	r2, #255	@ 0xff
 8000c82:	f803 2c90 	strb.w	r2, [r3, #-144]
	packet[idx++] = 0xFD; // Header
 8000c86:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8000c8a:	1c5a      	adds	r2, r3, #1
 8000c8c:	f8a7 2096 	strh.w	r2, [r7, #150]	@ 0x96
 8000c90:	3398      	adds	r3, #152	@ 0x98
 8000c92:	443b      	add	r3, r7
 8000c94:	22fd      	movs	r2, #253	@ 0xfd
 8000c96:	f803 2c90 	strb.w	r2, [r3, #-144]
	packet[idx++] = 0x00; // Reserved
 8000c9a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8000c9e:	1c5a      	adds	r2, r3, #1
 8000ca0:	f8a7 2096 	strh.w	r2, [r7, #150]	@ 0x96
 8000ca4:	3398      	adds	r3, #152	@ 0x98
 8000ca6:	443b      	add	r3, r7
 8000ca8:	2200      	movs	r2, #0
 8000caa:	f803 2c90 	strb.w	r2, [r3, #-144]
	packet[idx++] = 0xFE; // Broadcast ID
 8000cae:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8000cb2:	1c5a      	adds	r2, r3, #1
 8000cb4:	f8a7 2096 	strh.w	r2, [r7, #150]	@ 0x96
 8000cb8:	3398      	adds	r3, #152	@ 0x98
 8000cba:	443b      	add	r3, r7
 8000cbc:	22fe      	movs	r2, #254	@ 0xfe
 8000cbe:	f803 2c90 	strb.w	r2, [r3, #-144]

	uint16_t length = 7 + (id_count * (MX_DATA_LEN + 1));
 8000cc2:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000cc6:	b29b      	uxth	r3, r3
 8000cc8:	461a      	mov	r2, r3
 8000cca:	0092      	lsls	r2, r2, #2
 8000ccc:	4413      	add	r3, r2
 8000cce:	b29b      	uxth	r3, r3
 8000cd0:	3307      	adds	r3, #7
 8000cd2:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
	packet[idx++] = length & 0xFF;
 8000cd6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8000cda:	1c5a      	adds	r2, r3, #1
 8000cdc:	f8a7 2096 	strh.w	r2, [r7, #150]	@ 0x96
 8000ce0:	f8b7 208c 	ldrh.w	r2, [r7, #140]	@ 0x8c
 8000ce4:	b2d2      	uxtb	r2, r2
 8000ce6:	3398      	adds	r3, #152	@ 0x98
 8000ce8:	443b      	add	r3, r7
 8000cea:	f803 2c90 	strb.w	r2, [r3, #-144]
	packet[idx++] = (length >> 8) & 0xFF;
 8000cee:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8000cf2:	0a1b      	lsrs	r3, r3, #8
 8000cf4:	b29a      	uxth	r2, r3
 8000cf6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8000cfa:	1c59      	adds	r1, r3, #1
 8000cfc:	f8a7 1096 	strh.w	r1, [r7, #150]	@ 0x96
 8000d00:	b2d2      	uxtb	r2, r2
 8000d02:	3398      	adds	r3, #152	@ 0x98
 8000d04:	443b      	add	r3, r7
 8000d06:	f803 2c90 	strb.w	r2, [r3, #-144]

	packet[idx++] = 0x83; // Inst: Sync Write
 8000d0a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8000d0e:	1c5a      	adds	r2, r3, #1
 8000d10:	f8a7 2096 	strh.w	r2, [r7, #150]	@ 0x96
 8000d14:	3398      	adds	r3, #152	@ 0x98
 8000d16:	443b      	add	r3, r7
 8000d18:	2283      	movs	r2, #131	@ 0x83
 8000d1a:	f803 2c90 	strb.w	r2, [r3, #-144]
	packet[idx++] = DXL_2_Goal_Position & 0xFF;
 8000d1e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8000d22:	1c5a      	adds	r2, r3, #1
 8000d24:	f8a7 2096 	strh.w	r2, [r7, #150]	@ 0x96
 8000d28:	3398      	adds	r3, #152	@ 0x98
 8000d2a:	443b      	add	r3, r7
 8000d2c:	2274      	movs	r2, #116	@ 0x74
 8000d2e:	f803 2c90 	strb.w	r2, [r3, #-144]
	packet[idx++] = (DXL_2_Goal_Position >> 8) & 0xFF; // Addr 116
 8000d32:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8000d36:	1c5a      	adds	r2, r3, #1
 8000d38:	f8a7 2096 	strh.w	r2, [r7, #150]	@ 0x96
 8000d3c:	3398      	adds	r3, #152	@ 0x98
 8000d3e:	443b      	add	r3, r7
 8000d40:	2200      	movs	r2, #0
 8000d42:	f803 2c90 	strb.w	r2, [r3, #-144]
	packet[idx++] = MX_DATA_LEN & 0xFF;
 8000d46:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8000d4a:	1c5a      	adds	r2, r3, #1
 8000d4c:	f8a7 2096 	strh.w	r2, [r7, #150]	@ 0x96
 8000d50:	3398      	adds	r3, #152	@ 0x98
 8000d52:	443b      	add	r3, r7
 8000d54:	2204      	movs	r2, #4
 8000d56:	f803 2c90 	strb.w	r2, [r3, #-144]
	packet[idx++] = (MX_DATA_LEN >> 8) & 0xFF; // Len 4
 8000d5a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8000d5e:	1c5a      	adds	r2, r3, #1
 8000d60:	f8a7 2096 	strh.w	r2, [r7, #150]	@ 0x96
 8000d64:	3398      	adds	r3, #152	@ 0x98
 8000d66:	443b      	add	r3, r7
 8000d68:	2200      	movs	r2, #0
 8000d6a:	f803 2c90 	strb.w	r2, [r3, #-144]

	for (int i = 1; i <= 4; i++) {
 8000d6e:	2301      	movs	r3, #1
 8000d70:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8000d74:	e0c9      	b.n	8000f0a <send_sync_write_2_joints+0x2c2>
		// Hip Motor
		packet[idx++] = legs[i].hip;
 8000d76:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8000d7a:	1c5a      	adds	r2, r3, #1
 8000d7c:	f8a7 2096 	strh.w	r2, [r7, #150]	@ 0x96
 8000d80:	4618      	mov	r0, r3
 8000d82:	497d      	ldr	r1, [pc, #500]	@ (8000f78 <send_sync_write_2_joints+0x330>)
 8000d84:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000d88:	4613      	mov	r3, r2
 8000d8a:	005b      	lsls	r3, r3, #1
 8000d8c:	4413      	add	r3, r2
 8000d8e:	440b      	add	r3, r1
 8000d90:	781a      	ldrb	r2, [r3, #0]
 8000d92:	f100 0398 	add.w	r3, r0, #152	@ 0x98
 8000d96:	443b      	add	r3, r7
 8000d98:	f803 2c90 	strb.w	r2, [r3, #-144]
		packet[idx++] = hip_pos[i - 1] & 0xFF;
 8000d9c:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000da0:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8000da4:	4413      	add	r3, r2
 8000da6:	009b      	lsls	r3, r3, #2
 8000da8:	687a      	ldr	r2, [r7, #4]
 8000daa:	4413      	add	r3, r2
 8000dac:	681a      	ldr	r2, [r3, #0]
 8000dae:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8000db2:	1c59      	adds	r1, r3, #1
 8000db4:	f8a7 1096 	strh.w	r1, [r7, #150]	@ 0x96
 8000db8:	b2d2      	uxtb	r2, r2
 8000dba:	3398      	adds	r3, #152	@ 0x98
 8000dbc:	443b      	add	r3, r7
 8000dbe:	f803 2c90 	strb.w	r2, [r3, #-144]
		packet[idx++] = (hip_pos[i - 1] >> 8) & 0xFF;
 8000dc2:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000dc6:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8000dca:	4413      	add	r3, r2
 8000dcc:	009b      	lsls	r3, r3, #2
 8000dce:	687a      	ldr	r2, [r7, #4]
 8000dd0:	4413      	add	r3, r2
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	0a1a      	lsrs	r2, r3, #8
 8000dd6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8000dda:	1c59      	adds	r1, r3, #1
 8000ddc:	f8a7 1096 	strh.w	r1, [r7, #150]	@ 0x96
 8000de0:	b2d2      	uxtb	r2, r2
 8000de2:	3398      	adds	r3, #152	@ 0x98
 8000de4:	443b      	add	r3, r7
 8000de6:	f803 2c90 	strb.w	r2, [r3, #-144]
		packet[idx++] = (hip_pos[i - 1] >> 16) & 0xFF;
 8000dea:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000dee:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8000df2:	4413      	add	r3, r2
 8000df4:	009b      	lsls	r3, r3, #2
 8000df6:	687a      	ldr	r2, [r7, #4]
 8000df8:	4413      	add	r3, r2
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	0c1a      	lsrs	r2, r3, #16
 8000dfe:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8000e02:	1c59      	adds	r1, r3, #1
 8000e04:	f8a7 1096 	strh.w	r1, [r7, #150]	@ 0x96
 8000e08:	b2d2      	uxtb	r2, r2
 8000e0a:	3398      	adds	r3, #152	@ 0x98
 8000e0c:	443b      	add	r3, r7
 8000e0e:	f803 2c90 	strb.w	r2, [r3, #-144]
		packet[idx++] = (hip_pos[i - 1] >> 24) & 0xFF;
 8000e12:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000e16:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8000e1a:	4413      	add	r3, r2
 8000e1c:	009b      	lsls	r3, r3, #2
 8000e1e:	687a      	ldr	r2, [r7, #4]
 8000e20:	4413      	add	r3, r2
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	0e1a      	lsrs	r2, r3, #24
 8000e26:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8000e2a:	1c59      	adds	r1, r3, #1
 8000e2c:	f8a7 1096 	strh.w	r1, [r7, #150]	@ 0x96
 8000e30:	b2d2      	uxtb	r2, r2
 8000e32:	3398      	adds	r3, #152	@ 0x98
 8000e34:	443b      	add	r3, r7
 8000e36:	f803 2c90 	strb.w	r2, [r3, #-144]

		// Knee Motor
		packet[idx++] = legs[i].knee;
 8000e3a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8000e3e:	1c5a      	adds	r2, r3, #1
 8000e40:	f8a7 2096 	strh.w	r2, [r7, #150]	@ 0x96
 8000e44:	4618      	mov	r0, r3
 8000e46:	494c      	ldr	r1, [pc, #304]	@ (8000f78 <send_sync_write_2_joints+0x330>)
 8000e48:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000e4c:	4613      	mov	r3, r2
 8000e4e:	005b      	lsls	r3, r3, #1
 8000e50:	4413      	add	r3, r2
 8000e52:	440b      	add	r3, r1
 8000e54:	3301      	adds	r3, #1
 8000e56:	781a      	ldrb	r2, [r3, #0]
 8000e58:	f100 0398 	add.w	r3, r0, #152	@ 0x98
 8000e5c:	443b      	add	r3, r7
 8000e5e:	f803 2c90 	strb.w	r2, [r3, #-144]
		packet[idx++] = knee_pos[i - 1] & 0xFF;
 8000e62:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000e66:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8000e6a:	4413      	add	r3, r2
 8000e6c:	009b      	lsls	r3, r3, #2
 8000e6e:	683a      	ldr	r2, [r7, #0]
 8000e70:	4413      	add	r3, r2
 8000e72:	681a      	ldr	r2, [r3, #0]
 8000e74:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8000e78:	1c59      	adds	r1, r3, #1
 8000e7a:	f8a7 1096 	strh.w	r1, [r7, #150]	@ 0x96
 8000e7e:	b2d2      	uxtb	r2, r2
 8000e80:	3398      	adds	r3, #152	@ 0x98
 8000e82:	443b      	add	r3, r7
 8000e84:	f803 2c90 	strb.w	r2, [r3, #-144]
		packet[idx++] = (knee_pos[i - 1] >> 8) & 0xFF;
 8000e88:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000e8c:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8000e90:	4413      	add	r3, r2
 8000e92:	009b      	lsls	r3, r3, #2
 8000e94:	683a      	ldr	r2, [r7, #0]
 8000e96:	4413      	add	r3, r2
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	0a1a      	lsrs	r2, r3, #8
 8000e9c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8000ea0:	1c59      	adds	r1, r3, #1
 8000ea2:	f8a7 1096 	strh.w	r1, [r7, #150]	@ 0x96
 8000ea6:	b2d2      	uxtb	r2, r2
 8000ea8:	3398      	adds	r3, #152	@ 0x98
 8000eaa:	443b      	add	r3, r7
 8000eac:	f803 2c90 	strb.w	r2, [r3, #-144]
		packet[idx++] = (knee_pos[i - 1] >> 16) & 0xFF;
 8000eb0:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000eb4:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8000eb8:	4413      	add	r3, r2
 8000eba:	009b      	lsls	r3, r3, #2
 8000ebc:	683a      	ldr	r2, [r7, #0]
 8000ebe:	4413      	add	r3, r2
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	0c1a      	lsrs	r2, r3, #16
 8000ec4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8000ec8:	1c59      	adds	r1, r3, #1
 8000eca:	f8a7 1096 	strh.w	r1, [r7, #150]	@ 0x96
 8000ece:	b2d2      	uxtb	r2, r2
 8000ed0:	3398      	adds	r3, #152	@ 0x98
 8000ed2:	443b      	add	r3, r7
 8000ed4:	f803 2c90 	strb.w	r2, [r3, #-144]
		packet[idx++] = (knee_pos[i - 1] >> 24) & 0xFF;
 8000ed8:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000edc:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8000ee0:	4413      	add	r3, r2
 8000ee2:	009b      	lsls	r3, r3, #2
 8000ee4:	683a      	ldr	r2, [r7, #0]
 8000ee6:	4413      	add	r3, r2
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	0e1a      	lsrs	r2, r3, #24
 8000eec:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8000ef0:	1c59      	adds	r1, r3, #1
 8000ef2:	f8a7 1096 	strh.w	r1, [r7, #150]	@ 0x96
 8000ef6:	b2d2      	uxtb	r2, r2
 8000ef8:	3398      	adds	r3, #152	@ 0x98
 8000efa:	443b      	add	r3, r7
 8000efc:	f803 2c90 	strb.w	r2, [r3, #-144]
	for (int i = 1; i <= 4; i++) {
 8000f00:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000f04:	3301      	adds	r3, #1
 8000f06:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8000f0a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000f0e:	2b04      	cmp	r3, #4
 8000f10:	f77f af31 	ble.w	8000d76 <send_sync_write_2_joints+0x12e>
	}

	unsigned short crc = update_crc(0, packet, idx);
 8000f14:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 8000f18:	f107 0308 	add.w	r3, r7, #8
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	2000      	movs	r0, #0
 8000f20:	f7ff fe14 	bl	8000b4c <update_crc>
 8000f24:	4603      	mov	r3, r0
 8000f26:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
	packet[idx++] = crc & 0xFF;
 8000f2a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8000f2e:	1c5a      	adds	r2, r3, #1
 8000f30:	f8a7 2096 	strh.w	r2, [r7, #150]	@ 0x96
 8000f34:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8000f38:	b2d2      	uxtb	r2, r2
 8000f3a:	3398      	adds	r3, #152	@ 0x98
 8000f3c:	443b      	add	r3, r7
 8000f3e:	f803 2c90 	strb.w	r2, [r3, #-144]
	packet[idx++] = (crc >> 8) & 0xFF;
 8000f42:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8000f46:	0a1b      	lsrs	r3, r3, #8
 8000f48:	b29a      	uxth	r2, r3
 8000f4a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8000f4e:	1c59      	adds	r1, r3, #1
 8000f50:	f8a7 1096 	strh.w	r1, [r7, #150]	@ 0x96
 8000f54:	b2d2      	uxtb	r2, r2
 8000f56:	3398      	adds	r3, #152	@ 0x98
 8000f58:	443b      	add	r3, r7
 8000f5a:	f803 2c90 	strb.w	r2, [r3, #-144]
	uart_transmit_packet(packet, idx);
 8000f5e:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 8000f62:	f107 0308 	add.w	r3, r7, #8
 8000f66:	4611      	mov	r1, r2
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f7ff fe1f 	bl	8000bac <uart_transmit_packet>
}
 8000f6e:	bf00      	nop
 8000f70:	3798      	adds	r7, #152	@ 0x98
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	24000000 	.word	0x24000000

08000f7c <send_sync_write_1_wheel>:

// [속도 제어] 4개 바퀴(AX 시리즈) 동시 제어
void send_sync_write_1_wheel(int16_t *wheel_speeds) {
 8000f7c:	b590      	push	{r4, r7, lr}
 8000f7e:	b097      	sub	sp, #92	@ 0x5c
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
	uint8_t id_count = 4;
 8000f84:	2304      	movs	r3, #4
 8000f86:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	uint8_t packet[64];
	uint16_t idx = 0;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56

	packet[idx++] = 0xFF;
 8000f90:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8000f94:	1c5a      	adds	r2, r3, #1
 8000f96:	f8a7 2056 	strh.w	r2, [r7, #86]	@ 0x56
 8000f9a:	3358      	adds	r3, #88	@ 0x58
 8000f9c:	443b      	add	r3, r7
 8000f9e:	22ff      	movs	r2, #255	@ 0xff
 8000fa0:	f803 2c4c 	strb.w	r2, [r3, #-76]
	packet[idx++] = 0xFF; // Header
 8000fa4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8000fa8:	1c5a      	adds	r2, r3, #1
 8000faa:	f8a7 2056 	strh.w	r2, [r7, #86]	@ 0x56
 8000fae:	3358      	adds	r3, #88	@ 0x58
 8000fb0:	443b      	add	r3, r7
 8000fb2:	22ff      	movs	r2, #255	@ 0xff
 8000fb4:	f803 2c4c 	strb.w	r2, [r3, #-76]
	packet[idx++] = 0xFE; // Broadcast ID
 8000fb8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8000fbc:	1c5a      	adds	r2, r3, #1
 8000fbe:	f8a7 2056 	strh.w	r2, [r7, #86]	@ 0x56
 8000fc2:	3358      	adds	r3, #88	@ 0x58
 8000fc4:	443b      	add	r3, r7
 8000fc6:	22fe      	movs	r2, #254	@ 0xfe
 8000fc8:	f803 2c4c 	strb.w	r2, [r3, #-76]
	packet[idx++] = 4 + (id_count * (AX_DATA_LEN + 1)); // Length
 8000fcc:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000fd0:	461a      	mov	r2, r3
 8000fd2:	0052      	lsls	r2, r2, #1
 8000fd4:	4413      	add	r3, r2
 8000fd6:	b2da      	uxtb	r2, r3
 8000fd8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8000fdc:	1c59      	adds	r1, r3, #1
 8000fde:	f8a7 1056 	strh.w	r1, [r7, #86]	@ 0x56
 8000fe2:	3204      	adds	r2, #4
 8000fe4:	b2d2      	uxtb	r2, r2
 8000fe6:	3358      	adds	r3, #88	@ 0x58
 8000fe8:	443b      	add	r3, r7
 8000fea:	f803 2c4c 	strb.w	r2, [r3, #-76]
	packet[idx++] = 0x83; // Inst: Sync Write
 8000fee:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8000ff2:	1c5a      	adds	r2, r3, #1
 8000ff4:	f8a7 2056 	strh.w	r2, [r7, #86]	@ 0x56
 8000ff8:	3358      	adds	r3, #88	@ 0x58
 8000ffa:	443b      	add	r3, r7
 8000ffc:	2283      	movs	r2, #131	@ 0x83
 8000ffe:	f803 2c4c 	strb.w	r2, [r3, #-76]
	packet[idx++] = DXL_1_MOVING_SPEED; // Addr 32
 8001002:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001006:	1c5a      	adds	r2, r3, #1
 8001008:	f8a7 2056 	strh.w	r2, [r7, #86]	@ 0x56
 800100c:	3358      	adds	r3, #88	@ 0x58
 800100e:	443b      	add	r3, r7
 8001010:	2220      	movs	r2, #32
 8001012:	f803 2c4c 	strb.w	r2, [r3, #-76]
	packet[idx++] = AX_DATA_LEN; // Data Length 2
 8001016:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800101a:	1c5a      	adds	r2, r3, #1
 800101c:	f8a7 2056 	strh.w	r2, [r7, #86]	@ 0x56
 8001020:	3358      	adds	r3, #88	@ 0x58
 8001022:	443b      	add	r3, r7
 8001024:	2202      	movs	r2, #2
 8001026:	f803 2c4c 	strb.w	r2, [r3, #-76]

	for (int i = 1; i <= 4; i++) {
 800102a:	2301      	movs	r3, #1
 800102c:	653b      	str	r3, [r7, #80]	@ 0x50
 800102e:	e03e      	b.n	80010ae <send_sync_write_1_wheel+0x132>
		packet[idx++] = legs[i].wheel;
 8001030:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001034:	1c5a      	adds	r2, r3, #1
 8001036:	f8a7 2056 	strh.w	r2, [r7, #86]	@ 0x56
 800103a:	4618      	mov	r0, r3
 800103c:	492e      	ldr	r1, [pc, #184]	@ (80010f8 <send_sync_write_1_wheel+0x17c>)
 800103e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8001040:	4613      	mov	r3, r2
 8001042:	005b      	lsls	r3, r3, #1
 8001044:	4413      	add	r3, r2
 8001046:	440b      	add	r3, r1
 8001048:	3302      	adds	r3, #2
 800104a:	781a      	ldrb	r2, [r3, #0]
 800104c:	f100 0358 	add.w	r3, r0, #88	@ 0x58
 8001050:	443b      	add	r3, r7
 8001052:	f803 2c4c 	strb.w	r2, [r3, #-76]
		uint16_t speed_val = clc_speed_1(wheel_speeds[i - 1]);
 8001056:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8001058:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800105c:	4413      	add	r3, r2
 800105e:	005b      	lsls	r3, r3, #1
 8001060:	687a      	ldr	r2, [r7, #4]
 8001062:	4413      	add	r3, r2
 8001064:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001068:	4618      	mov	r0, r3
 800106a:	f7ff fdc7 	bl	8000bfc <clc_speed_1>
 800106e:	4603      	mov	r3, r0
 8001070:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
		packet[idx++] = speed_val & 0xFF;
 8001074:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001078:	1c5a      	adds	r2, r3, #1
 800107a:	f8a7 2056 	strh.w	r2, [r7, #86]	@ 0x56
 800107e:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8001082:	b2d2      	uxtb	r2, r2
 8001084:	3358      	adds	r3, #88	@ 0x58
 8001086:	443b      	add	r3, r7
 8001088:	f803 2c4c 	strb.w	r2, [r3, #-76]
		packet[idx++] = (speed_val >> 8) & 0xFF;
 800108c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001090:	0a1b      	lsrs	r3, r3, #8
 8001092:	b29a      	uxth	r2, r3
 8001094:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001098:	1c59      	adds	r1, r3, #1
 800109a:	f8a7 1056 	strh.w	r1, [r7, #86]	@ 0x56
 800109e:	b2d2      	uxtb	r2, r2
 80010a0:	3358      	adds	r3, #88	@ 0x58
 80010a2:	443b      	add	r3, r7
 80010a4:	f803 2c4c 	strb.w	r2, [r3, #-76]
	for (int i = 1; i <= 4; i++) {
 80010a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80010aa:	3301      	adds	r3, #1
 80010ac:	653b      	str	r3, [r7, #80]	@ 0x50
 80010ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80010b0:	2b04      	cmp	r3, #4
 80010b2:	ddbd      	ble.n	8001030 <send_sync_write_1_wheel+0xb4>
	}

	packet[idx] = calculate_checksum_1_0(packet, idx);
 80010b4:	f8b7 4056 	ldrh.w	r4, [r7, #86]	@ 0x56
 80010b8:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 80010bc:	f107 030c 	add.w	r3, r7, #12
 80010c0:	4611      	mov	r1, r2
 80010c2:	4618      	mov	r0, r3
 80010c4:	f7ff fd1e 	bl	8000b04 <calculate_checksum_1_0>
 80010c8:	4603      	mov	r3, r0
 80010ca:	461a      	mov	r2, r3
 80010cc:	f104 0358 	add.w	r3, r4, #88	@ 0x58
 80010d0:	443b      	add	r3, r7
 80010d2:	f803 2c4c 	strb.w	r2, [r3, #-76]
	idx++;
 80010d6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80010da:	3301      	adds	r3, #1
 80010dc:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
	uart_transmit_packet(packet, idx);
 80010e0:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 80010e4:	f107 030c 	add.w	r3, r7, #12
 80010e8:	4611      	mov	r1, r2
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff fd5e 	bl	8000bac <uart_transmit_packet>
}
 80010f0:	bf00      	nop
 80010f2:	375c      	adds	r7, #92	@ 0x5c
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd90      	pop	{r4, r7, pc}
 80010f8:	24000000 	.word	0x24000000

080010fc <send_sync_torque_mx>:
// ---------------------------------------------------------------------------
// 4. [신규 추가] Sync Write 패킷 생성 함수 (토크 제어)
// ---------------------------------------------------------------------------

// [토크 제어] MX 시리즈(관절 8개) 토크 ON/OFF
void send_sync_torque_mx(uint8_t on_off) {
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b0a6      	sub	sp, #152	@ 0x98
 8001100:	af00      	add	r7, sp, #0
 8001102:	4603      	mov	r3, r0
 8001104:	71fb      	strb	r3, [r7, #7]
	uint8_t packet[128];
	uint16_t idx = 0;
 8001106:	2300      	movs	r3, #0
 8001108:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96
	uint8_t data_len = 1; // 토크 데이터는 1Byte (1 or 0)
 800110c:	2301      	movs	r3, #1
 800110e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

	packet[idx++] = 0xFF;
 8001112:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8001116:	1c5a      	adds	r2, r3, #1
 8001118:	f8a7 2096 	strh.w	r2, [r7, #150]	@ 0x96
 800111c:	3398      	adds	r3, #152	@ 0x98
 800111e:	443b      	add	r3, r7
 8001120:	22ff      	movs	r2, #255	@ 0xff
 8001122:	f803 2c90 	strb.w	r2, [r3, #-144]
	packet[idx++] = 0xFF;
 8001126:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800112a:	1c5a      	adds	r2, r3, #1
 800112c:	f8a7 2096 	strh.w	r2, [r7, #150]	@ 0x96
 8001130:	3398      	adds	r3, #152	@ 0x98
 8001132:	443b      	add	r3, r7
 8001134:	22ff      	movs	r2, #255	@ 0xff
 8001136:	f803 2c90 	strb.w	r2, [r3, #-144]
	packet[idx++] = 0xFD; // Header
 800113a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800113e:	1c5a      	adds	r2, r3, #1
 8001140:	f8a7 2096 	strh.w	r2, [r7, #150]	@ 0x96
 8001144:	3398      	adds	r3, #152	@ 0x98
 8001146:	443b      	add	r3, r7
 8001148:	22fd      	movs	r2, #253	@ 0xfd
 800114a:	f803 2c90 	strb.w	r2, [r3, #-144]
	packet[idx++] = 0x00;
 800114e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8001152:	1c5a      	adds	r2, r3, #1
 8001154:	f8a7 2096 	strh.w	r2, [r7, #150]	@ 0x96
 8001158:	3398      	adds	r3, #152	@ 0x98
 800115a:	443b      	add	r3, r7
 800115c:	2200      	movs	r2, #0
 800115e:	f803 2c90 	strb.w	r2, [r3, #-144]
	packet[idx++] = 0xFE; // Broadcast ID
 8001162:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8001166:	1c5a      	adds	r2, r3, #1
 8001168:	f8a7 2096 	strh.w	r2, [r7, #150]	@ 0x96
 800116c:	3398      	adds	r3, #152	@ 0x98
 800116e:	443b      	add	r3, r7
 8001170:	22fe      	movs	r2, #254	@ 0xfe
 8001172:	f803 2c90 	strb.w	r2, [r3, #-144]

	// Length: Inst(1)+Addr(2)+Len(2) + N*(ID(1)+Data(1)) + CRC(2) -> Header 제외 길이
	// Param Length = 7 + (8 * 2) = 23
	uint16_t length = 7 + (8 * (data_len + 1));
 8001176:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800117a:	3301      	adds	r3, #1
 800117c:	b29b      	uxth	r3, r3
 800117e:	00db      	lsls	r3, r3, #3
 8001180:	b29b      	uxth	r3, r3
 8001182:	3307      	adds	r3, #7
 8001184:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
	packet[idx++] = length & 0xFF;
 8001188:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800118c:	1c5a      	adds	r2, r3, #1
 800118e:	f8a7 2096 	strh.w	r2, [r7, #150]	@ 0x96
 8001192:	f8b7 208c 	ldrh.w	r2, [r7, #140]	@ 0x8c
 8001196:	b2d2      	uxtb	r2, r2
 8001198:	3398      	adds	r3, #152	@ 0x98
 800119a:	443b      	add	r3, r7
 800119c:	f803 2c90 	strb.w	r2, [r3, #-144]
	packet[idx++] = (length >> 8) & 0xFF;
 80011a0:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 80011a4:	0a1b      	lsrs	r3, r3, #8
 80011a6:	b29a      	uxth	r2, r3
 80011a8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80011ac:	1c59      	adds	r1, r3, #1
 80011ae:	f8a7 1096 	strh.w	r1, [r7, #150]	@ 0x96
 80011b2:	b2d2      	uxtb	r2, r2
 80011b4:	3398      	adds	r3, #152	@ 0x98
 80011b6:	443b      	add	r3, r7
 80011b8:	f803 2c90 	strb.w	r2, [r3, #-144]

	packet[idx++] = 0x83; // Inst: Sync Write
 80011bc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80011c0:	1c5a      	adds	r2, r3, #1
 80011c2:	f8a7 2096 	strh.w	r2, [r7, #150]	@ 0x96
 80011c6:	3398      	adds	r3, #152	@ 0x98
 80011c8:	443b      	add	r3, r7
 80011ca:	2283      	movs	r2, #131	@ 0x83
 80011cc:	f803 2c90 	strb.w	r2, [r3, #-144]
	packet[idx++] = DXL_2_Torque_Enable & 0xFF;
 80011d0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80011d4:	1c5a      	adds	r2, r3, #1
 80011d6:	f8a7 2096 	strh.w	r2, [r7, #150]	@ 0x96
 80011da:	3398      	adds	r3, #152	@ 0x98
 80011dc:	443b      	add	r3, r7
 80011de:	2240      	movs	r2, #64	@ 0x40
 80011e0:	f803 2c90 	strb.w	r2, [r3, #-144]
	packet[idx++] = (DXL_2_Torque_Enable >> 8) & 0xFF; // Addr 64
 80011e4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80011e8:	1c5a      	adds	r2, r3, #1
 80011ea:	f8a7 2096 	strh.w	r2, [r7, #150]	@ 0x96
 80011ee:	3398      	adds	r3, #152	@ 0x98
 80011f0:	443b      	add	r3, r7
 80011f2:	2200      	movs	r2, #0
 80011f4:	f803 2c90 	strb.w	r2, [r3, #-144]
	packet[idx++] = data_len & 0xFF;
 80011f8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80011fc:	1c5a      	adds	r2, r3, #1
 80011fe:	f8a7 2096 	strh.w	r2, [r7, #150]	@ 0x96
 8001202:	3398      	adds	r3, #152	@ 0x98
 8001204:	443b      	add	r3, r7
 8001206:	f897 208f 	ldrb.w	r2, [r7, #143]	@ 0x8f
 800120a:	f803 2c90 	strb.w	r2, [r3, #-144]
	packet[idx++] = (data_len >> 8) & 0xFF; // Data Len 1
 800120e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8001212:	1c5a      	adds	r2, r3, #1
 8001214:	f8a7 2096 	strh.w	r2, [r7, #150]	@ 0x96
 8001218:	3398      	adds	r3, #152	@ 0x98
 800121a:	443b      	add	r3, r7
 800121c:	2200      	movs	r2, #0
 800121e:	f803 2c90 	strb.w	r2, [r3, #-144]

	for (int i = 1; i <= 4; i++) {
 8001222:	2301      	movs	r3, #1
 8001224:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001228:	e03f      	b.n	80012aa <send_sync_torque_mx+0x1ae>
		// Hip
		packet[idx++] = legs[i].hip;
 800122a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800122e:	1c5a      	adds	r2, r3, #1
 8001230:	f8a7 2096 	strh.w	r2, [r7, #150]	@ 0x96
 8001234:	4618      	mov	r0, r3
 8001236:	4937      	ldr	r1, [pc, #220]	@ (8001314 <send_sync_torque_mx+0x218>)
 8001238:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800123c:	4613      	mov	r3, r2
 800123e:	005b      	lsls	r3, r3, #1
 8001240:	4413      	add	r3, r2
 8001242:	440b      	add	r3, r1
 8001244:	781a      	ldrb	r2, [r3, #0]
 8001246:	f100 0398 	add.w	r3, r0, #152	@ 0x98
 800124a:	443b      	add	r3, r7
 800124c:	f803 2c90 	strb.w	r2, [r3, #-144]
		packet[idx++] = on_off;
 8001250:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8001254:	1c5a      	adds	r2, r3, #1
 8001256:	f8a7 2096 	strh.w	r2, [r7, #150]	@ 0x96
 800125a:	3398      	adds	r3, #152	@ 0x98
 800125c:	443b      	add	r3, r7
 800125e:	79fa      	ldrb	r2, [r7, #7]
 8001260:	f803 2c90 	strb.w	r2, [r3, #-144]
		// Knee
		packet[idx++] = legs[i].knee;
 8001264:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8001268:	1c5a      	adds	r2, r3, #1
 800126a:	f8a7 2096 	strh.w	r2, [r7, #150]	@ 0x96
 800126e:	4618      	mov	r0, r3
 8001270:	4928      	ldr	r1, [pc, #160]	@ (8001314 <send_sync_torque_mx+0x218>)
 8001272:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8001276:	4613      	mov	r3, r2
 8001278:	005b      	lsls	r3, r3, #1
 800127a:	4413      	add	r3, r2
 800127c:	440b      	add	r3, r1
 800127e:	3301      	adds	r3, #1
 8001280:	781a      	ldrb	r2, [r3, #0]
 8001282:	f100 0398 	add.w	r3, r0, #152	@ 0x98
 8001286:	443b      	add	r3, r7
 8001288:	f803 2c90 	strb.w	r2, [r3, #-144]
		packet[idx++] = on_off;
 800128c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8001290:	1c5a      	adds	r2, r3, #1
 8001292:	f8a7 2096 	strh.w	r2, [r7, #150]	@ 0x96
 8001296:	3398      	adds	r3, #152	@ 0x98
 8001298:	443b      	add	r3, r7
 800129a:	79fa      	ldrb	r2, [r7, #7]
 800129c:	f803 2c90 	strb.w	r2, [r3, #-144]
	for (int i = 1; i <= 4; i++) {
 80012a0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80012a4:	3301      	adds	r3, #1
 80012a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80012aa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80012ae:	2b04      	cmp	r3, #4
 80012b0:	ddbb      	ble.n	800122a <send_sync_torque_mx+0x12e>
	}

	unsigned short crc = update_crc(0, packet, idx);
 80012b2:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 80012b6:	f107 0308 	add.w	r3, r7, #8
 80012ba:	4619      	mov	r1, r3
 80012bc:	2000      	movs	r0, #0
 80012be:	f7ff fc45 	bl	8000b4c <update_crc>
 80012c2:	4603      	mov	r3, r0
 80012c4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
	packet[idx++] = crc & 0xFF;
 80012c8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80012cc:	1c5a      	adds	r2, r3, #1
 80012ce:	f8a7 2096 	strh.w	r2, [r7, #150]	@ 0x96
 80012d2:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80012d6:	b2d2      	uxtb	r2, r2
 80012d8:	3398      	adds	r3, #152	@ 0x98
 80012da:	443b      	add	r3, r7
 80012dc:	f803 2c90 	strb.w	r2, [r3, #-144]
	packet[idx++] = (crc >> 8) & 0xFF;
 80012e0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80012e4:	0a1b      	lsrs	r3, r3, #8
 80012e6:	b29a      	uxth	r2, r3
 80012e8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80012ec:	1c59      	adds	r1, r3, #1
 80012ee:	f8a7 1096 	strh.w	r1, [r7, #150]	@ 0x96
 80012f2:	b2d2      	uxtb	r2, r2
 80012f4:	3398      	adds	r3, #152	@ 0x98
 80012f6:	443b      	add	r3, r7
 80012f8:	f803 2c90 	strb.w	r2, [r3, #-144]
	uart_transmit_packet(packet, idx);
 80012fc:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 8001300:	f107 0308 	add.w	r3, r7, #8
 8001304:	4611      	mov	r1, r2
 8001306:	4618      	mov	r0, r3
 8001308:	f7ff fc50 	bl	8000bac <uart_transmit_packet>
}
 800130c:	bf00      	nop
 800130e:	3798      	adds	r7, #152	@ 0x98
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	24000000 	.word	0x24000000

08001318 <send_sync_torque_ax>:

// [토크 제어] AX 시리즈(바퀴 4개) 토크 ON/OFF
void send_sync_torque_ax(uint8_t on_off) {
 8001318:	b590      	push	{r4, r7, lr}
 800131a:	b097      	sub	sp, #92	@ 0x5c
 800131c:	af00      	add	r7, sp, #0
 800131e:	4603      	mov	r3, r0
 8001320:	71fb      	strb	r3, [r7, #7]
	uint8_t packet[64];
	uint16_t idx = 0;
 8001322:	2300      	movs	r3, #0
 8001324:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
	uint8_t data_len = 1;
 8001328:	2301      	movs	r3, #1
 800132a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	packet[idx++] = 0xFF;
 800132e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001332:	1c5a      	adds	r2, r3, #1
 8001334:	f8a7 2056 	strh.w	r2, [r7, #86]	@ 0x56
 8001338:	3358      	adds	r3, #88	@ 0x58
 800133a:	443b      	add	r3, r7
 800133c:	22ff      	movs	r2, #255	@ 0xff
 800133e:	f803 2c4c 	strb.w	r2, [r3, #-76]
	packet[idx++] = 0xFF;
 8001342:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001346:	1c5a      	adds	r2, r3, #1
 8001348:	f8a7 2056 	strh.w	r2, [r7, #86]	@ 0x56
 800134c:	3358      	adds	r3, #88	@ 0x58
 800134e:	443b      	add	r3, r7
 8001350:	22ff      	movs	r2, #255	@ 0xff
 8001352:	f803 2c4c 	strb.w	r2, [r3, #-76]
	packet[idx++] = 0xFE; // Broadcast ID
 8001356:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800135a:	1c5a      	adds	r2, r3, #1
 800135c:	f8a7 2056 	strh.w	r2, [r7, #86]	@ 0x56
 8001360:	3358      	adds	r3, #88	@ 0x58
 8001362:	443b      	add	r3, r7
 8001364:	22fe      	movs	r2, #254	@ 0xfe
 8001366:	f803 2c4c 	strb.w	r2, [r3, #-76]
	// Length: Inst(1)+Addr(1)+Len(1) + N*(ID(1)+Data(1)) + Checksum(1) - 2(Header)
	// = 2 + 1 + 1 + (4*2) = 12
	packet[idx++] = (4 * (data_len + 1)) + 4;
 800136a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800136e:	3302      	adds	r3, #2
 8001370:	b2da      	uxtb	r2, r3
 8001372:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001376:	1c59      	adds	r1, r3, #1
 8001378:	f8a7 1056 	strh.w	r1, [r7, #86]	@ 0x56
 800137c:	0092      	lsls	r2, r2, #2
 800137e:	b2d2      	uxtb	r2, r2
 8001380:	3358      	adds	r3, #88	@ 0x58
 8001382:	443b      	add	r3, r7
 8001384:	f803 2c4c 	strb.w	r2, [r3, #-76]

	packet[idx++] = 0x83; // Inst: Sync Write
 8001388:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800138c:	1c5a      	adds	r2, r3, #1
 800138e:	f8a7 2056 	strh.w	r2, [r7, #86]	@ 0x56
 8001392:	3358      	adds	r3, #88	@ 0x58
 8001394:	443b      	add	r3, r7
 8001396:	2283      	movs	r2, #131	@ 0x83
 8001398:	f803 2c4c 	strb.w	r2, [r3, #-76]
	packet[idx++] = DXL_1_Torque_Enable; // Addr 24
 800139c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80013a0:	1c5a      	adds	r2, r3, #1
 80013a2:	f8a7 2056 	strh.w	r2, [r7, #86]	@ 0x56
 80013a6:	3358      	adds	r3, #88	@ 0x58
 80013a8:	443b      	add	r3, r7
 80013aa:	2218      	movs	r2, #24
 80013ac:	f803 2c4c 	strb.w	r2, [r3, #-76]
	packet[idx++] = data_len; // Data Len 1
 80013b0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80013b4:	1c5a      	adds	r2, r3, #1
 80013b6:	f8a7 2056 	strh.w	r2, [r7, #86]	@ 0x56
 80013ba:	3358      	adds	r3, #88	@ 0x58
 80013bc:	443b      	add	r3, r7
 80013be:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80013c2:	f803 2c4c 	strb.w	r2, [r3, #-76]

	for (int i = 1; i <= 4; i++) {
 80013c6:	2301      	movs	r3, #1
 80013c8:	653b      	str	r3, [r7, #80]	@ 0x50
 80013ca:	e01f      	b.n	800140c <send_sync_torque_ax+0xf4>
		packet[idx++] = legs[i].wheel;
 80013cc:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80013d0:	1c5a      	adds	r2, r3, #1
 80013d2:	f8a7 2056 	strh.w	r2, [r7, #86]	@ 0x56
 80013d6:	4618      	mov	r0, r3
 80013d8:	491f      	ldr	r1, [pc, #124]	@ (8001458 <send_sync_torque_ax+0x140>)
 80013da:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80013dc:	4613      	mov	r3, r2
 80013de:	005b      	lsls	r3, r3, #1
 80013e0:	4413      	add	r3, r2
 80013e2:	440b      	add	r3, r1
 80013e4:	3302      	adds	r3, #2
 80013e6:	781a      	ldrb	r2, [r3, #0]
 80013e8:	f100 0358 	add.w	r3, r0, #88	@ 0x58
 80013ec:	443b      	add	r3, r7
 80013ee:	f803 2c4c 	strb.w	r2, [r3, #-76]
		packet[idx++] = on_off;
 80013f2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80013f6:	1c5a      	adds	r2, r3, #1
 80013f8:	f8a7 2056 	strh.w	r2, [r7, #86]	@ 0x56
 80013fc:	3358      	adds	r3, #88	@ 0x58
 80013fe:	443b      	add	r3, r7
 8001400:	79fa      	ldrb	r2, [r7, #7]
 8001402:	f803 2c4c 	strb.w	r2, [r3, #-76]
	for (int i = 1; i <= 4; i++) {
 8001406:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001408:	3301      	adds	r3, #1
 800140a:	653b      	str	r3, [r7, #80]	@ 0x50
 800140c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800140e:	2b04      	cmp	r3, #4
 8001410:	dddc      	ble.n	80013cc <send_sync_torque_ax+0xb4>
	}

	packet[idx] = calculate_checksum_1_0(packet, idx);
 8001412:	f8b7 4056 	ldrh.w	r4, [r7, #86]	@ 0x56
 8001416:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 800141a:	f107 030c 	add.w	r3, r7, #12
 800141e:	4611      	mov	r1, r2
 8001420:	4618      	mov	r0, r3
 8001422:	f7ff fb6f 	bl	8000b04 <calculate_checksum_1_0>
 8001426:	4603      	mov	r3, r0
 8001428:	461a      	mov	r2, r3
 800142a:	f104 0358 	add.w	r3, r4, #88	@ 0x58
 800142e:	443b      	add	r3, r7
 8001430:	f803 2c4c 	strb.w	r2, [r3, #-76]
	idx++;
 8001434:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001438:	3301      	adds	r3, #1
 800143a:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
	uart_transmit_packet(packet, idx);
 800143e:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 8001442:	f107 030c 	add.w	r3, r7, #12
 8001446:	4611      	mov	r1, r2
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff fbaf 	bl	8000bac <uart_transmit_packet>
}
 800144e:	bf00      	nop
 8001450:	375c      	adds	r7, #92	@ 0x5c
 8001452:	46bd      	mov	sp, r7
 8001454:	bd90      	pop	{r4, r7, pc}
 8001456:	bf00      	nop
 8001458:	24000000 	.word	0x24000000

0800145c <dxl_torque_set>:
// ---------------------------------------------------------------------------
// 5. 통합 제어 인터페이스
// ---------------------------------------------------------------------------

// 로봇 전체 모터 토크 상태 설정 (버그 수정됨)
void dxl_torque_set(uint8_t on_hip, uint8_t on_knee, uint8_t on_wheel) {
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
 8001462:	4603      	mov	r3, r0
 8001464:	71fb      	strb	r3, [r7, #7]
 8001466:	460b      	mov	r3, r1
 8001468:	71bb      	strb	r3, [r7, #6]
 800146a:	4613      	mov	r3, r2
 800146c:	717b      	strb	r3, [r7, #5]
	// 1. 관절(MX 시리즈) 토크 패킷 전송
	// on_hip 값을 대표로 사용하여 8개 관절 모두 제어
	send_sync_torque_mx(on_hip);
 800146e:	79fb      	ldrb	r3, [r7, #7]
 8001470:	4618      	mov	r0, r3
 8001472:	f7ff fe43 	bl	80010fc <send_sync_torque_mx>

	// 통신 충돌 방지를 위한 최소 딜레이
	HAL_Delay(5);
 8001476:	2005      	movs	r0, #5
 8001478:	f000 ffd4 	bl	8002424 <HAL_Delay>

	// 2. 바퀴(AX 시리즈) 토크 패킷 전송
	send_sync_torque_ax(on_wheel);
 800147c:	797b      	ldrb	r3, [r7, #5]
 800147e:	4618      	mov	r0, r3
 8001480:	f7ff ff4a 	bl	8001318 <send_sync_torque_ax>
}
 8001484:	bf00      	nop
 8001486:	3708      	adds	r7, #8
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}

0800148c <DXL_Emergency_All_Off>:

// 긴급 상황 시 모든 모터의 힘을 뺌
void DXL_Emergency_All_Off(void) {
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
	dxl_torque_set(0, 0, 0);
 8001490:	2200      	movs	r2, #0
 8001492:	2100      	movs	r1, #0
 8001494:	2000      	movs	r0, #0
 8001496:	f7ff ffe1 	bl	800145c <dxl_torque_set>
}
 800149a:	bf00      	nop
 800149c:	bd80      	pop	{r7, pc}
	...

080014a0 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b088      	sub	sp, #32
 80014a4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a6:	f107 030c 	add.w	r3, r7, #12
 80014aa:	2200      	movs	r2, #0
 80014ac:	601a      	str	r2, [r3, #0]
 80014ae:	605a      	str	r2, [r3, #4]
 80014b0:	609a      	str	r2, [r3, #8]
 80014b2:	60da      	str	r2, [r3, #12]
 80014b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014b6:	4b37      	ldr	r3, [pc, #220]	@ (8001594 <MX_GPIO_Init+0xf4>)
 80014b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014bc:	4a35      	ldr	r2, [pc, #212]	@ (8001594 <MX_GPIO_Init+0xf4>)
 80014be:	f043 0304 	orr.w	r3, r3, #4
 80014c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014c6:	4b33      	ldr	r3, [pc, #204]	@ (8001594 <MX_GPIO_Init+0xf4>)
 80014c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014cc:	f003 0304 	and.w	r3, r3, #4
 80014d0:	60bb      	str	r3, [r7, #8]
 80014d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d4:	4b2f      	ldr	r3, [pc, #188]	@ (8001594 <MX_GPIO_Init+0xf4>)
 80014d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014da:	4a2e      	ldr	r2, [pc, #184]	@ (8001594 <MX_GPIO_Init+0xf4>)
 80014dc:	f043 0301 	orr.w	r3, r3, #1
 80014e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014e4:	4b2b      	ldr	r3, [pc, #172]	@ (8001594 <MX_GPIO_Init+0xf4>)
 80014e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014ea:	f003 0301 	and.w	r3, r3, #1
 80014ee:	607b      	str	r3, [r7, #4]
 80014f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014f2:	4b28      	ldr	r3, [pc, #160]	@ (8001594 <MX_GPIO_Init+0xf4>)
 80014f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014f8:	4a26      	ldr	r2, [pc, #152]	@ (8001594 <MX_GPIO_Init+0xf4>)
 80014fa:	f043 0302 	orr.w	r3, r3, #2
 80014fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001502:	4b24      	ldr	r3, [pc, #144]	@ (8001594 <MX_GPIO_Init+0xf4>)
 8001504:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001508:	f003 0302 	and.w	r3, r3, #2
 800150c:	603b      	str	r3, [r7, #0]
 800150e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DXL_RS485_EN2_GPIO_Port, DXL_RS485_EN2_Pin, GPIO_PIN_RESET);
 8001510:	2200      	movs	r2, #0
 8001512:	2110      	movs	r1, #16
 8001514:	4820      	ldr	r0, [pc, #128]	@ (8001598 <MX_GPIO_Init+0xf8>)
 8001516:	f004 f929 	bl	800576c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DXL_RS485_EN3_GPIO_Port, DXL_RS485_EN3_Pin, GPIO_PIN_RESET);
 800151a:	2200      	movs	r2, #0
 800151c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001520:	481e      	ldr	r0, [pc, #120]	@ (800159c <MX_GPIO_Init+0xfc>)
 8001522:	f004 f923 	bl	800576c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001526:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800152a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800152c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001530:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001532:	2300      	movs	r3, #0
 8001534:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001536:	f107 030c 	add.w	r3, r7, #12
 800153a:	4619      	mov	r1, r3
 800153c:	4818      	ldr	r0, [pc, #96]	@ (80015a0 <MX_GPIO_Init+0x100>)
 800153e:	f003 ff65 	bl	800540c <HAL_GPIO_Init>

  /*Configure GPIO pin : DXL_RS485_EN2_Pin */
  GPIO_InitStruct.Pin = DXL_RS485_EN2_Pin;
 8001542:	2310      	movs	r3, #16
 8001544:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001546:	2301      	movs	r3, #1
 8001548:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154a:	2300      	movs	r3, #0
 800154c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800154e:	2300      	movs	r3, #0
 8001550:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DXL_RS485_EN2_GPIO_Port, &GPIO_InitStruct);
 8001552:	f107 030c 	add.w	r3, r7, #12
 8001556:	4619      	mov	r1, r3
 8001558:	480f      	ldr	r0, [pc, #60]	@ (8001598 <MX_GPIO_Init+0xf8>)
 800155a:	f003 ff57 	bl	800540c <HAL_GPIO_Init>

  /*Configure GPIO pin : DXL_RS485_EN3_Pin */
  GPIO_InitStruct.Pin = DXL_RS485_EN3_Pin;
 800155e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001562:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001564:	2301      	movs	r3, #1
 8001566:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001568:	2300      	movs	r3, #0
 800156a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800156c:	2300      	movs	r3, #0
 800156e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DXL_RS485_EN3_GPIO_Port, &GPIO_InitStruct);
 8001570:	f107 030c 	add.w	r3, r7, #12
 8001574:	4619      	mov	r1, r3
 8001576:	4809      	ldr	r0, [pc, #36]	@ (800159c <MX_GPIO_Init+0xfc>)
 8001578:	f003 ff48 	bl	800540c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800157c:	2200      	movs	r2, #0
 800157e:	2100      	movs	r1, #0
 8001580:	2028      	movs	r0, #40	@ 0x28
 8001582:	f001 f85a 	bl	800263a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001586:	2028      	movs	r0, #40	@ 0x28
 8001588:	f001 f871 	bl	800266e <HAL_NVIC_EnableIRQ>

}
 800158c:	bf00      	nop
 800158e:	3720      	adds	r7, #32
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	58024400 	.word	0x58024400
 8001598:	58020000 	.word	0x58020000
 800159c:	58020400 	.word	0x58020400
 80015a0:	58020800 	.word	0x58020800

080015a4 <IMU_Init>:
volatile uint8_t imu_data_ready = 0; // 1이면 새로운 데이터가 왔다는 뜻

IMU_Data_t current_imu_data = { 0, };

// IMU 초기화 및 DMA Circular 수신 모드 시작
void IMU_Init(UART_HandleTypeDef *huart) {
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
	imu_uart = huart;
 80015ac:	4a0b      	ldr	r2, [pc, #44]	@ (80015dc <IMU_Init+0x38>)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6013      	str	r3, [r2, #0]

	// UART IDLE 라인 감지 인터럽트 활성화
	__HAL_UART_ENABLE_IT(imu_uart, UART_IT_IDLE);
 80015b2:	4b0a      	ldr	r3, [pc, #40]	@ (80015dc <IMU_Init+0x38>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	681a      	ldr	r2, [r3, #0]
 80015ba:	4b08      	ldr	r3, [pc, #32]	@ (80015dc <IMU_Init+0x38>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f042 0210 	orr.w	r2, r2, #16
 80015c4:	601a      	str	r2, [r3, #0]

	// DMA Circular 모드를 통한 연속 데이터 수신 시작
	HAL_UART_Receive_DMA(imu_uart, imu_rx_buf, IMU_BUF_SIZE);
 80015c6:	4b05      	ldr	r3, [pc, #20]	@ (80015dc <IMU_Init+0x38>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	2280      	movs	r2, #128	@ 0x80
 80015cc:	4904      	ldr	r1, [pc, #16]	@ (80015e0 <IMU_Init+0x3c>)
 80015ce:	4618      	mov	r0, r3
 80015d0:	f007 f82a 	bl	8008628 <HAL_UART_Receive_DMA>
}
 80015d4:	bf00      	nop
 80015d6:	3708      	adds	r7, #8
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	2400022c 	.word	0x2400022c
 80015e0:	24000230 	.word	0x24000230

080015e4 <IMU_IDLE_Callback>:

// [인터럽트] IDLE 감지 시 호출됨 - 최대한 짧고 빠르게 끝내야 함
void IMU_IDLE_Callback(void) {
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
	// 1. UART IDLE 인터럽트 플래그 클리어
	__HAL_UART_CLEAR_IDLEFLAG(imu_uart);
 80015e8:	4b08      	ldr	r3, [pc, #32]	@ (800160c <IMU_IDLE_Callback+0x28>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	2210      	movs	r2, #16
 80015f0:	621a      	str	r2, [r3, #32]

	// 2. DMA 버퍼 데이터를 파싱용 버퍼로 '복사'만 수행 (계산 X)
	// 이렇게 하면 인터럽트 처리가 순식간에 끝나서 스택이 터지지 않음
	memcpy(imu_parsing_buf, (char*) imu_rx_buf, IMU_BUF_SIZE);
 80015f2:	4a07      	ldr	r2, [pc, #28]	@ (8001610 <IMU_IDLE_Callback+0x2c>)
 80015f4:	4b07      	ldr	r3, [pc, #28]	@ (8001614 <IMU_IDLE_Callback+0x30>)
 80015f6:	4610      	mov	r0, r2
 80015f8:	4619      	mov	r1, r3
 80015fa:	2380      	movs	r3, #128	@ 0x80
 80015fc:	461a      	mov	r2, r3
 80015fe:	f00a fd68 	bl	800c0d2 <memcpy>

	// 3. 메인 루프에게 "데이터 도착했으니 처리해라"라고 깃발 들기
	imu_data_ready = 1;
 8001602:	4b05      	ldr	r3, [pc, #20]	@ (8001618 <IMU_IDLE_Callback+0x34>)
 8001604:	2201      	movs	r2, #1
 8001606:	701a      	strb	r2, [r3, #0]
}
 8001608:	bf00      	nop
 800160a:	bd80      	pop	{r7, pc}
 800160c:	2400022c 	.word	0x2400022c
 8001610:	240002b0 	.word	0x240002b0
 8001614:	24000230 	.word	0x24000230
 8001618:	24000330 	.word	0x24000330

0800161c <IMU_Process_Data>:

// [메인 루프용] 실제 데이터 파싱 및 변환 수행 (sscanf 사용)
void IMU_Process_Data(void) {
 800161c:	b580      	push	{r7, lr}
 800161e:	b084      	sub	sp, #16
 8001620:	af00      	add	r7, sp, #0
    if (imu_data_ready == 1) {
 8001622:	4b29      	ldr	r3, [pc, #164]	@ (80016c8 <IMU_Process_Data+0xac>)
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	b2db      	uxtb	r3, r3
 8001628:	2b01      	cmp	r3, #1
 800162a:	d148      	bne.n	80016be <IMU_Process_Data+0xa2>
        imu_data_ready = 0; // 플래그 내림
 800162c:	4b26      	ldr	r3, [pc, #152]	@ (80016c8 <IMU_Process_Data+0xac>)
 800162e:	2200      	movs	r2, #0
 8001630:	701a      	strb	r2, [r3, #0]

        // 1. 가장 최근 데이터 패킷 찾기 ('*' 문자로 시작)
        char *start_ptr = strrchr(imu_parsing_buf, '*');
 8001632:	212a      	movs	r1, #42	@ 0x2a
 8001634:	4825      	ldr	r0, [pc, #148]	@ (80016cc <IMU_Process_Data+0xb0>)
 8001636:	f00a fc94 	bl	800bf62 <strrchr>
 800163a:	60f8      	str	r0, [r7, #12]

        if (start_ptr != NULL) {
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d03d      	beq.n	80016be <IMU_Process_Data+0xa2>
            // 예시 데이터: "* -10.5, 5.3, 90.1"
            start_ptr++; // '*' 다음 문자로 이동
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	3301      	adds	r3, #1
 8001646:	60fb      	str	r3, [r7, #12]

            // 2. 콤마(,)를 기준으로 문자열 자르기
            char *token;
            char *context = NULL; // strtok_r용 문맥 포인터
 8001648:	2300      	movs	r3, #0
 800164a:	607b      	str	r3, [r7, #4]

            // Roll 파싱
            token = strtok_r(start_ptr, ",", &context);
 800164c:	1d3b      	adds	r3, r7, #4
 800164e:	461a      	mov	r2, r3
 8001650:	491f      	ldr	r1, [pc, #124]	@ (80016d0 <IMU_Process_Data+0xb4>)
 8001652:	68f8      	ldr	r0, [r7, #12]
 8001654:	f00a fcc3 	bl	800bfde <strtok_r>
 8001658:	60b8      	str	r0, [r7, #8]
            if (token != NULL) current_imu_data.roll = strtof(token, NULL);
 800165a:	68bb      	ldr	r3, [r7, #8]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d008      	beq.n	8001672 <IMU_Process_Data+0x56>
 8001660:	2100      	movs	r1, #0
 8001662:	68b8      	ldr	r0, [r7, #8]
 8001664:	f009 fcb4 	bl	800afd0 <strtof>
 8001668:	eef0 7a40 	vmov.f32	s15, s0
 800166c:	4b19      	ldr	r3, [pc, #100]	@ (80016d4 <IMU_Process_Data+0xb8>)
 800166e:	edc3 7a00 	vstr	s15, [r3]

            // Pitch 파싱 (우리가 필요한 값)
            token = strtok_r(NULL, ",", &context);
 8001672:	1d3b      	adds	r3, r7, #4
 8001674:	461a      	mov	r2, r3
 8001676:	4916      	ldr	r1, [pc, #88]	@ (80016d0 <IMU_Process_Data+0xb4>)
 8001678:	2000      	movs	r0, #0
 800167a:	f00a fcb0 	bl	800bfde <strtok_r>
 800167e:	60b8      	str	r0, [r7, #8]
            if (token != NULL) current_imu_data.pitch = strtof(token, NULL);
 8001680:	68bb      	ldr	r3, [r7, #8]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d008      	beq.n	8001698 <IMU_Process_Data+0x7c>
 8001686:	2100      	movs	r1, #0
 8001688:	68b8      	ldr	r0, [r7, #8]
 800168a:	f009 fca1 	bl	800afd0 <strtof>
 800168e:	eef0 7a40 	vmov.f32	s15, s0
 8001692:	4b10      	ldr	r3, [pc, #64]	@ (80016d4 <IMU_Process_Data+0xb8>)
 8001694:	edc3 7a01 	vstr	s15, [r3, #4]

            // Yaw 파싱
            token = strtok_r(NULL, ",", &context);
 8001698:	1d3b      	adds	r3, r7, #4
 800169a:	461a      	mov	r2, r3
 800169c:	490c      	ldr	r1, [pc, #48]	@ (80016d0 <IMU_Process_Data+0xb4>)
 800169e:	2000      	movs	r0, #0
 80016a0:	f00a fc9d 	bl	800bfde <strtok_r>
 80016a4:	60b8      	str	r0, [r7, #8]
            if (token != NULL) current_imu_data.yaw = strtof(token, NULL);
 80016a6:	68bb      	ldr	r3, [r7, #8]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d008      	beq.n	80016be <IMU_Process_Data+0xa2>
 80016ac:	2100      	movs	r1, #0
 80016ae:	68b8      	ldr	r0, [r7, #8]
 80016b0:	f009 fc8e 	bl	800afd0 <strtof>
 80016b4:	eef0 7a40 	vmov.f32	s15, s0
 80016b8:	4b06      	ldr	r3, [pc, #24]	@ (80016d4 <IMU_Process_Data+0xb8>)
 80016ba:	edc3 7a02 	vstr	s15, [r3, #8]
        }
    }
}
 80016be:	bf00      	nop
 80016c0:	3710      	adds	r7, #16
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	24000330 	.word	0x24000330
 80016cc:	240002b0 	.word	0x240002b0
 80016d0:	0800f0e0 	.word	0x0800f0e0
 80016d4:	24000334 	.word	0x24000334

080016d8 <IMU_Get_Data>:

// 외부에서 최신 IMU 데이터를 조회하기 위한 인터페이스
IMU_Data_t IMU_Get_Data(void) {
 80016d8:	b480      	push	{r7}
 80016da:	b089      	sub	sp, #36	@ 0x24
 80016dc:	af00      	add	r7, sp, #0
	return current_imu_data;
 80016de:	4a0d      	ldr	r2, [pc, #52]	@ (8001714 <IMU_Get_Data+0x3c>)
 80016e0:	f107 0314 	add.w	r3, r7, #20
 80016e4:	ca07      	ldmia	r2, {r0, r1, r2}
 80016e6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80016ea:	6979      	ldr	r1, [r7, #20]
 80016ec:	69ba      	ldr	r2, [r7, #24]
 80016ee:	69fb      	ldr	r3, [r7, #28]
 80016f0:	ee06 1a90 	vmov	s13, r1
 80016f4:	ee07 2a10 	vmov	s14, r2
 80016f8:	ee07 3a90 	vmov	s15, r3
}
 80016fc:	eeb0 0a66 	vmov.f32	s0, s13
 8001700:	eef0 0a47 	vmov.f32	s1, s14
 8001704:	eeb0 1a67 	vmov.f32	s2, s15
 8001708:	3724      	adds	r7, #36	@ 0x24
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	24000334 	.word	0x24000334

08001718 <calculate_leg_ik>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
static void MPU_Config(void);
/* USER CODE BEGIN PFP */
// 역기구학 연산: 목표 높이(H)를 넣으면 모터가 움직여야 할 각도를 계산해줌
void calculate_leg_ik(float H, uint32_t *hip_out, uint32_t *knee_out) {
 8001718:	b580      	push	{r7, lr}
 800171a:	b088      	sub	sp, #32
 800171c:	af00      	add	r7, sp, #0
 800171e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001722:	60b8      	str	r0, [r7, #8]
 8001724:	6079      	str	r1, [r7, #4]
	// 코사인 법칙을 활용하여 관절 각도 도출
	float cos_knee = (H * H - L1 * L1 - L2 * L2) / (2.0f * L1 * L2);
 8001726:	edd7 7a03 	vldr	s15, [r7, #12]
 800172a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800172e:	4b3e      	ldr	r3, [pc, #248]	@ (8001828 <calculate_leg_ik+0x110>)
 8001730:	edd3 6a00 	vldr	s13, [r3]
 8001734:	4b3c      	ldr	r3, [pc, #240]	@ (8001828 <calculate_leg_ik+0x110>)
 8001736:	edd3 7a00 	vldr	s15, [r3]
 800173a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800173e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001742:	4b3a      	ldr	r3, [pc, #232]	@ (800182c <calculate_leg_ik+0x114>)
 8001744:	edd3 6a00 	vldr	s13, [r3]
 8001748:	4b38      	ldr	r3, [pc, #224]	@ (800182c <calculate_leg_ik+0x114>)
 800174a:	edd3 7a00 	vldr	s15, [r3]
 800174e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001752:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001756:	4b34      	ldr	r3, [pc, #208]	@ (8001828 <calculate_leg_ik+0x110>)
 8001758:	edd3 7a00 	vldr	s15, [r3]
 800175c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001760:	4b32      	ldr	r3, [pc, #200]	@ (800182c <calculate_leg_ik+0x114>)
 8001762:	edd3 7a00 	vldr	s15, [r3]
 8001766:	ee27 7a27 	vmul.f32	s14, s14, s15
 800176a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800176e:	edc7 7a07 	vstr	s15, [r7, #28]

	// 하드웨어 한계를 벗어나는 높이가 입력될 경우 값 고정
	if (cos_knee > 1.0f)
 8001772:	edd7 7a07 	vldr	s15, [r7, #28]
 8001776:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800177a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800177e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001782:	dd02      	ble.n	800178a <calculate_leg_ik+0x72>
		cos_knee = 1.0f;
 8001784:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001788:	61fb      	str	r3, [r7, #28]
	if (cos_knee < -1.0f)
 800178a:	edd7 7a07 	vldr	s15, [r7, #28]
 800178e:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8001792:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800179a:	d501      	bpl.n	80017a0 <calculate_leg_ik+0x88>
		cos_knee = -1.0f;
 800179c:	4b24      	ldr	r3, [pc, #144]	@ (8001830 <calculate_leg_ik+0x118>)
 800179e:	61fb      	str	r3, [r7, #28]

	float angle_knee_rad = acosf(cos_knee);
 80017a0:	ed97 0a07 	vldr	s0, [r7, #28]
 80017a4:	f00d f970 	bl	800ea88 <acosf>
 80017a8:	ed87 0a06 	vstr	s0, [r7, #24]
	float angle_hip_rad = asinf((L2 * sinf(angle_knee_rad)) / H);
 80017ac:	ed97 0a06 	vldr	s0, [r7, #24]
 80017b0:	f00d f9f6 	bl	800eba0 <sinf>
 80017b4:	eeb0 7a40 	vmov.f32	s14, s0
 80017b8:	4b1c      	ldr	r3, [pc, #112]	@ (800182c <calculate_leg_ik+0x114>)
 80017ba:	edd3 7a00 	vldr	s15, [r3]
 80017be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017c2:	edd7 7a03 	vldr	s15, [r7, #12]
 80017c6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80017ca:	eeb0 0a66 	vmov.f32	s0, s13
 80017ce:	f00d f987 	bl	800eae0 <asinf>
 80017d2:	ed87 0a05 	vstr	s0, [r7, #20]

	// 계산된 라디안 각도를 모터 제어 단위(0~4095)로 변환
	*hip_out = 2048 + (uint32_t) (angle_hip_rad * (4096.0f / (2.0f * M_PI)));
 80017d6:	edd7 7a05 	vldr	s15, [r7, #20]
 80017da:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80017de:	ed9f 6b10 	vldr	d6, [pc, #64]	@ 8001820 <calculate_leg_ik+0x108>
 80017e2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80017e6:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80017ea:	ee17 3a90 	vmov	r3, s15
 80017ee:	f503 6200 	add.w	r2, r3, #2048	@ 0x800
 80017f2:	68bb      	ldr	r3, [r7, #8]
 80017f4:	601a      	str	r2, [r3, #0]
	*knee_out = 2048 - (uint32_t) (angle_knee_rad * (4096.0f / (2.0f * M_PI)));
 80017f6:	edd7 7a06 	vldr	s15, [r7, #24]
 80017fa:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80017fe:	ed9f 6b08 	vldr	d6, [pc, #32]	@ 8001820 <calculate_leg_ik+0x108>
 8001802:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001806:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800180a:	ee17 3a90 	vmov	r3, s15
 800180e:	f5c3 6200 	rsb	r2, r3, #2048	@ 0x800
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	601a      	str	r2, [r3, #0]
}
 8001816:	bf00      	nop
 8001818:	3720      	adds	r7, #32
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	6dc9c883 	.word	0x6dc9c883
 8001824:	40845f30 	.word	0x40845f30
 8001828:	24000010 	.word	0x24000010
 800182c:	24000014 	.word	0x24000014
 8001830:	bf800000 	.word	0xbf800000

08001834 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001834:	b580      	push	{r7, lr}
 8001836:	b086      	sub	sp, #24
 8001838:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */

	/* USER CODE END 1 */

	/* MPU Configuration--------------------------------------------------------*/
	MPU_Config();
 800183a:	f000 f8f5 	bl	8001a28 <MPU_Config>

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800183e:	f000 fd5f 	bl	8002300 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001842:	f000 f887 	bl	8001954 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001846:	f7ff fe2b 	bl	80014a0 <MX_GPIO_Init>
	MX_DMA_Init();
 800184a:	f7ff f92b 	bl	8000aa4 <MX_DMA_Init>
	MX_USART2_UART_Init();
 800184e:	f000 fb31 	bl	8001eb4 <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 8001852:	f000 fb7b 	bl	8001f4c <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */
	HAL_Delay(1000);
 8001856:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800185a:	f000 fde3 	bl	8002424 <HAL_Delay>

	IMU_Init(&huart2);
 800185e:	4837      	ldr	r0, [pc, #220]	@ (800193c <main+0x108>)
 8001860:	f7ff fea0 	bl	80015a4 <IMU_Init>

	dxl_torque_set(1, 1, 1);
 8001864:	2201      	movs	r2, #1
 8001866:	2101      	movs	r1, #1
 8001868:	2001      	movs	r0, #1
 800186a:	f7ff fdf7 	bl	800145c <dxl_torque_set>
	HAL_Delay(1000);
 800186e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001872:	f000 fdd7 	bl	8002424 <HAL_Delay>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		// 인터럽트 대신 여기서 파싱 수행
		IMU_Process_Data(); // sscanf를 안전하게 수행함
 8001876:	f7ff fed1 	bl	800161c <IMU_Process_Data>

		// 1. 최신 IMU 데이터 읽기 (전역 변수에 저장)
		imu = IMU_Get_Data();
 800187a:	f7ff ff2d 	bl	80016d8 <IMU_Get_Data>
 800187e:	eef0 6a40 	vmov.f32	s13, s0
 8001882:	eeb0 7a60 	vmov.f32	s14, s1
 8001886:	eef0 7a41 	vmov.f32	s15, s2
 800188a:	4b2d      	ldr	r3, [pc, #180]	@ (8001940 <main+0x10c>)
 800188c:	edc3 6a00 	vstr	s13, [r3]
 8001890:	ed83 7a01 	vstr	s14, [r3, #4]
 8001894:	edc3 7a02 	vstr	s15, [r3, #8]

		float base_H = 250.0f; // 기준 높이 (mm)
 8001898:	4b2a      	ldr	r3, [pc, #168]	@ (8001944 <main+0x110>)
 800189a:	60fb      	str	r3, [r7, #12]
		float compensation = imu.pitch * 2.0f; // 기울기에 따른 높이 보정값 (P제어 예시)
 800189c:	4b28      	ldr	r3, [pc, #160]	@ (8001940 <main+0x10c>)
 800189e:	edd3 7a01 	vldr	s15, [r3, #4]
 80018a2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80018a6:	edc7 7a02 	vstr	s15, [r7, #8]

		// 2. 기울기에 맞춰 앞/뒤 다리 높이 차등 계산
		// 몸체가 앞으로 쏠리면 앞다리를 늘리고 뒷다리를 줄여 수평 유지
		float front_H = base_H + compensation;
 80018aa:	ed97 7a03 	vldr	s14, [r7, #12]
 80018ae:	edd7 7a02 	vldr	s15, [r7, #8]
 80018b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018b6:	edc7 7a01 	vstr	s15, [r7, #4]
		float rear_H = base_H - compensation;
 80018ba:	ed97 7a03 	vldr	s14, [r7, #12]
 80018be:	edd7 7a02 	vldr	s15, [r7, #8]
 80018c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018c6:	edc7 7a00 	vstr	s15, [r7]

		// 3. 역기구학 적용 (앞다리: 0, 1번 / 뒷다리: 2, 3번)
		for (int i = 0; i < 2; i++) {
 80018ca:	2300      	movs	r3, #0
 80018cc:	617b      	str	r3, [r7, #20]
 80018ce:	e010      	b.n	80018f2 <main+0xbe>
			calculate_leg_ik(front_H, &hip_goals[i], &knee_goals[i]); // 앞다리 계산
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	4a1c      	ldr	r2, [pc, #112]	@ (8001948 <main+0x114>)
 80018d6:	441a      	add	r2, r3
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	009b      	lsls	r3, r3, #2
 80018dc:	491b      	ldr	r1, [pc, #108]	@ (800194c <main+0x118>)
 80018de:	440b      	add	r3, r1
 80018e0:	4619      	mov	r1, r3
 80018e2:	4610      	mov	r0, r2
 80018e4:	ed97 0a01 	vldr	s0, [r7, #4]
 80018e8:	f7ff ff16 	bl	8001718 <calculate_leg_ik>
		for (int i = 0; i < 2; i++) {
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	3301      	adds	r3, #1
 80018f0:	617b      	str	r3, [r7, #20]
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	2b01      	cmp	r3, #1
 80018f6:	ddeb      	ble.n	80018d0 <main+0x9c>
		}
		for (int i = 2; i < 4; i++) {
 80018f8:	2302      	movs	r3, #2
 80018fa:	613b      	str	r3, [r7, #16]
 80018fc:	e010      	b.n	8001920 <main+0xec>
			calculate_leg_ik(rear_H, &hip_goals[i], &knee_goals[i]);  // 뒷다리 계산
 80018fe:	693b      	ldr	r3, [r7, #16]
 8001900:	009b      	lsls	r3, r3, #2
 8001902:	4a11      	ldr	r2, [pc, #68]	@ (8001948 <main+0x114>)
 8001904:	441a      	add	r2, r3
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	4910      	ldr	r1, [pc, #64]	@ (800194c <main+0x118>)
 800190c:	440b      	add	r3, r1
 800190e:	4619      	mov	r1, r3
 8001910:	4610      	mov	r0, r2
 8001912:	ed97 0a00 	vldr	s0, [r7]
 8001916:	f7ff feff 	bl	8001718 <calculate_leg_ik>
		for (int i = 2; i < 4; i++) {
 800191a:	693b      	ldr	r3, [r7, #16]
 800191c:	3301      	adds	r3, #1
 800191e:	613b      	str	r3, [r7, #16]
 8001920:	693b      	ldr	r3, [r7, #16]
 8001922:	2b03      	cmp	r3, #3
 8001924:	ddeb      	ble.n	80018fe <main+0xca>
		}

		// 4. 계산된 각도와 휠 속도를 모터로 전송
		send_sync_write_2_joints(hip_goals, knee_goals);
 8001926:	4909      	ldr	r1, [pc, #36]	@ (800194c <main+0x118>)
 8001928:	4807      	ldr	r0, [pc, #28]	@ (8001948 <main+0x114>)
 800192a:	f7ff f98d 	bl	8000c48 <send_sync_write_2_joints>
		send_sync_write_1_wheel(wheel_speeds);
 800192e:	4808      	ldr	r0, [pc, #32]	@ (8001950 <main+0x11c>)
 8001930:	f7ff fb24 	bl	8000f7c <send_sync_write_1_wheel>

		HAL_Delay(20); // 50Hz 주기로 제어 루프 반복
 8001934:	2014      	movs	r0, #20
 8001936:	f000 fd75 	bl	8002424 <HAL_Delay>
	while (1) {
 800193a:	e79c      	b.n	8001876 <main+0x42>
 800193c:	24000358 	.word	0x24000358
 8001940:	24000348 	.word	0x24000348
 8001944:	437a0000 	.word	0x437a0000
 8001948:	24000018 	.word	0x24000018
 800194c:	24000028 	.word	0x24000028
 8001950:	24000340 	.word	0x24000340

08001954 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001954:	b580      	push	{r7, lr}
 8001956:	b09c      	sub	sp, #112	@ 0x70
 8001958:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800195a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800195e:	224c      	movs	r2, #76	@ 0x4c
 8001960:	2100      	movs	r1, #0
 8001962:	4618      	mov	r0, r3
 8001964:	f00a fae3 	bl	800bf2e <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001968:	1d3b      	adds	r3, r7, #4
 800196a:	2220      	movs	r2, #32
 800196c:	2100      	movs	r1, #0
 800196e:	4618      	mov	r0, r3
 8001970:	f00a fadd 	bl	800bf2e <memset>

	/** Supply configuration update enable
	 */
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001974:	2002      	movs	r0, #2
 8001976:	f003 ff2d 	bl	80057d4 <HAL_PWREx_ConfigSupply>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800197a:	2300      	movs	r3, #0
 800197c:	603b      	str	r3, [r7, #0]
 800197e:	4b28      	ldr	r3, [pc, #160]	@ (8001a20 <SystemClock_Config+0xcc>)
 8001980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001982:	4a27      	ldr	r2, [pc, #156]	@ (8001a20 <SystemClock_Config+0xcc>)
 8001984:	f023 0301 	bic.w	r3, r3, #1
 8001988:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800198a:	4b25      	ldr	r3, [pc, #148]	@ (8001a20 <SystemClock_Config+0xcc>)
 800198c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800198e:	f003 0301 	and.w	r3, r3, #1
 8001992:	603b      	str	r3, [r7, #0]
 8001994:	4b23      	ldr	r3, [pc, #140]	@ (8001a24 <SystemClock_Config+0xd0>)
 8001996:	699b      	ldr	r3, [r3, #24]
 8001998:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800199c:	4a21      	ldr	r2, [pc, #132]	@ (8001a24 <SystemClock_Config+0xd0>)
 800199e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019a2:	6193      	str	r3, [r2, #24]
 80019a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001a24 <SystemClock_Config+0xd0>)
 80019a6:	699b      	ldr	r3, [r3, #24]
 80019a8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80019ac:	603b      	str	r3, [r7, #0]
 80019ae:	683b      	ldr	r3, [r7, #0]

	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {
 80019b0:	bf00      	nop
 80019b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001a24 <SystemClock_Config+0xd0>)
 80019b4:	699b      	ldr	r3, [r3, #24]
 80019b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80019ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80019be:	d1f8      	bne.n	80019b2 <SystemClock_Config+0x5e>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019c0:	2302      	movs	r3, #2
 80019c2:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80019c4:	2301      	movs	r3, #1
 80019c6:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019c8:	2340      	movs	r3, #64	@ 0x40
 80019ca:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80019cc:	2300      	movs	r3, #0
 80019ce:	64bb      	str	r3, [r7, #72]	@ 0x48
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80019d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019d4:	4618      	mov	r0, r3
 80019d6:	f003 ff37 	bl	8005848 <HAL_RCC_OscConfig>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <SystemClock_Config+0x90>
		Error_Handler();
 80019e0:	f000 f84e 	bl	8001a80 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80019e4:	233f      	movs	r3, #63	@ 0x3f
 80019e6:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_D3PCLK1
			| RCC_CLOCKTYPE_D1PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80019e8:	2300      	movs	r3, #0
 80019ea:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80019ec:	2300      	movs	r3, #0
 80019ee:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80019f0:	2300      	movs	r3, #0
 80019f2:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80019f4:	2300      	movs	r3, #0
 80019f6:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80019f8:	2340      	movs	r3, #64	@ 0x40
 80019fa:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80019fc:	2300      	movs	r3, #0
 80019fe:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8001a00:	2300      	movs	r3, #0
 8001a02:	623b      	str	r3, [r7, #32]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8001a04:	1d3b      	adds	r3, r7, #4
 8001a06:	2101      	movs	r1, #1
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f004 fb77 	bl	80060fc <HAL_RCC_ClockConfig>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d001      	beq.n	8001a18 <SystemClock_Config+0xc4>
		Error_Handler();
 8001a14:	f000 f834 	bl	8001a80 <Error_Handler>
	}
}
 8001a18:	bf00      	nop
 8001a1a:	3770      	adds	r7, #112	@ 0x70
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	58000400 	.word	0x58000400
 8001a24:	58024800 	.word	0x58024800

08001a28 <MPU_Config>:

/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void) {
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af00      	add	r7, sp, #0
	MPU_Region_InitTypeDef MPU_InitStruct = { 0 };
 8001a2e:	463b      	mov	r3, r7
 8001a30:	2200      	movs	r2, #0
 8001a32:	601a      	str	r2, [r3, #0]
 8001a34:	605a      	str	r2, [r3, #4]
 8001a36:	609a      	str	r2, [r3, #8]
 8001a38:	60da      	str	r2, [r3, #12]

	/* Disables the MPU */
	HAL_MPU_Disable();
 8001a3a:	f000 fe33 	bl	80026a4 <HAL_MPU_Disable>

	/** Initializes and configures the Region and the memory to be protected
	 */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001a42:	2300      	movs	r3, #0
 8001a44:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.BaseAddress = 0x0;
 8001a46:	2300      	movs	r3, #0
 8001a48:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001a4a:	231f      	movs	r3, #31
 8001a4c:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.SubRegionDisable = 0x87;
 8001a4e:	2387      	movs	r3, #135	@ 0x87
 8001a50:	727b      	strb	r3, [r7, #9]
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001a52:	2300      	movs	r3, #0
 8001a54:	72bb      	strb	r3, [r7, #10]
	MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001a56:	2300      	movs	r3, #0
 8001a58:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	733b      	strb	r3, [r7, #12]
	MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001a62:	2300      	movs	r3, #0
 8001a64:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001a66:	2300      	movs	r3, #0
 8001a68:	73fb      	strb	r3, [r7, #15]

	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001a6a:	463b      	mov	r3, r7
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f000 fe51 	bl	8002714 <HAL_MPU_ConfigRegion>
	/* Enables the MPU */
	HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001a72:	2004      	movs	r0, #4
 8001a74:	f000 fe2e 	bl	80026d4 <HAL_MPU_Enable>

}
 8001a78:	bf00      	nop
 8001a7a:	3710      	adds	r7, #16
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}

08001a80 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a84:	b672      	cpsid	i
}
 8001a86:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001a88:	bf00      	nop
 8001a8a:	e7fd      	b.n	8001a88 <Error_Handler+0x8>

08001a8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a92:	4b0a      	ldr	r3, [pc, #40]	@ (8001abc <HAL_MspInit+0x30>)
 8001a94:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001a98:	4a08      	ldr	r2, [pc, #32]	@ (8001abc <HAL_MspInit+0x30>)
 8001a9a:	f043 0302 	orr.w	r3, r3, #2
 8001a9e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001aa2:	4b06      	ldr	r3, [pc, #24]	@ (8001abc <HAL_MspInit+0x30>)
 8001aa4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001aa8:	f003 0302 	and.w	r3, r3, #2
 8001aac:	607b      	str	r3, [r7, #4]
 8001aae:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ab0:	bf00      	nop
 8001ab2:	370c      	adds	r7, #12
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aba:	4770      	bx	lr
 8001abc:	58024400 	.word	0x58024400

08001ac0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8001ac4:	bf00      	nop
 8001ac6:	e7fd      	b.n	8001ac4 <NMI_Handler+0x4>

08001ac8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001acc:	bf00      	nop
 8001ace:	e7fd      	b.n	8001acc <HardFault_Handler+0x4>

08001ad0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ad4:	bf00      	nop
 8001ad6:	e7fd      	b.n	8001ad4 <MemManage_Handler+0x4>

08001ad8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001adc:	bf00      	nop
 8001ade:	e7fd      	b.n	8001adc <BusFault_Handler+0x4>

08001ae0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ae4:	bf00      	nop
 8001ae6:	e7fd      	b.n	8001ae4 <UsageFault_Handler+0x4>

08001ae8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001aec:	bf00      	nop
 8001aee:	46bd      	mov	sp, r7
 8001af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af4:	4770      	bx	lr

08001af6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001af6:	b480      	push	{r7}
 8001af8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001afa:	bf00      	nop
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr

08001b04 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b08:	bf00      	nop
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr

08001b12 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b12:	b580      	push	{r7, lr}
 8001b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b16:	f000 fc65 	bl	80023e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b1a:	bf00      	nop
 8001b1c:	bd80      	pop	{r7, pc}
	...

08001b20 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001b24:	4802      	ldr	r0, [pc, #8]	@ (8001b30 <DMA1_Stream0_IRQHandler+0x10>)
 8001b26:	f002 f95f 	bl	8003de8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001b2a:	bf00      	nop
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	24000480 	.word	0x24000480

08001b34 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001b38:	4802      	ldr	r0, [pc, #8]	@ (8001b44 <DMA1_Stream1_IRQHandler+0x10>)
 8001b3a:	f002 f955 	bl	8003de8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001b3e:	bf00      	nop
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	24000570 	.word	0x24000570

08001b48 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001b4c:	4802      	ldr	r0, [pc, #8]	@ (8001b58 <DMA1_Stream2_IRQHandler+0x10>)
 8001b4e:	f002 f94b 	bl	8003de8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8001b52:	bf00      	nop
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	240004f8 	.word	0x240004f8

08001b5c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	// UART IDLE(수신 대기) 라인 감지: 수신된 IMU 데이터 패킷 파싱 및 처리
	IMU_IDLE_Callback();
 8001b60:	f7ff fd40 	bl	80015e4 <IMU_IDLE_Callback>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001b64:	4802      	ldr	r0, [pc, #8]	@ (8001b70 <USART2_IRQHandler+0x14>)
 8001b66:	f006 fdab 	bl	80086c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001b6a:	bf00      	nop
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	24000358 	.word	0x24000358

08001b74 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001b78:	4802      	ldr	r0, [pc, #8]	@ (8001b84 <USART3_IRQHandler+0x10>)
 8001b7a:	f006 fda1 	bl	80086c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001b7e:	bf00      	nop
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	240003ec 	.word	0x240003ec

08001b88 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001b8c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001b90:	f003 fe05 	bl	800579e <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001b94:	bf00      	nop
 8001b96:	bd80      	pop	{r7, pc}

08001b98 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */
#include "dxl_2_0.h" // 모터 제어 함수 사용을 위한 헤더 포함

// 하드웨어 인터럽트 발생 시 자동으로 호출되는 콜백 함수
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b082      	sub	sp, #8
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	80fb      	strh	r3, [r7, #6]
	// PC13 버튼(B1) 인터럽트 신호인지 확인
	if (GPIO_Pin == GPIO_PIN_13) {
 8001ba2:	88fb      	ldrh	r3, [r7, #6]
 8001ba4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001ba8:	d101      	bne.n	8001bae <HAL_GPIO_EXTI_Callback+0x16>
		// 12개 모터 전력 즉시 차단 (비상 정지)
		DXL_Emergency_All_Off();
 8001baa:	f7ff fc6f 	bl	800148c <DXL_Emergency_All_Off>
	}
}
 8001bae:	bf00      	nop
 8001bb0:	3708      	adds	r7, #8
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001bb6:	b480      	push	{r7}
 8001bb8:	af00      	add	r7, sp, #0
  return 1;
 8001bba:	2301      	movs	r3, #1
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr

08001bc6 <_kill>:

int _kill(int pid, int sig)
{
 8001bc6:	b580      	push	{r7, lr}
 8001bc8:	b082      	sub	sp, #8
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	6078      	str	r0, [r7, #4]
 8001bce:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001bd0:	f00a fa52 	bl	800c078 <__errno>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2216      	movs	r2, #22
 8001bd8:	601a      	str	r2, [r3, #0]
  return -1;
 8001bda:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	3708      	adds	r7, #8
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}

08001be6 <_exit>:

void _exit (int status)
{
 8001be6:	b580      	push	{r7, lr}
 8001be8:	b082      	sub	sp, #8
 8001bea:	af00      	add	r7, sp, #0
 8001bec:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001bee:	f04f 31ff 	mov.w	r1, #4294967295
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	f7ff ffe7 	bl	8001bc6 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001bf8:	bf00      	nop
 8001bfa:	e7fd      	b.n	8001bf8 <_exit+0x12>

08001bfc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b086      	sub	sp, #24
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	60f8      	str	r0, [r7, #12]
 8001c04:	60b9      	str	r1, [r7, #8]
 8001c06:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c08:	2300      	movs	r3, #0
 8001c0a:	617b      	str	r3, [r7, #20]
 8001c0c:	e00a      	b.n	8001c24 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c0e:	f3af 8000 	nop.w
 8001c12:	4601      	mov	r1, r0
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	1c5a      	adds	r2, r3, #1
 8001c18:	60ba      	str	r2, [r7, #8]
 8001c1a:	b2ca      	uxtb	r2, r1
 8001c1c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	3301      	adds	r3, #1
 8001c22:	617b      	str	r3, [r7, #20]
 8001c24:	697a      	ldr	r2, [r7, #20]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	dbf0      	blt.n	8001c0e <_read+0x12>
  }

  return len;
 8001c2c:	687b      	ldr	r3, [r7, #4]
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3718      	adds	r7, #24
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}

08001c36 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c36:	b580      	push	{r7, lr}
 8001c38:	b086      	sub	sp, #24
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	60f8      	str	r0, [r7, #12]
 8001c3e:	60b9      	str	r1, [r7, #8]
 8001c40:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c42:	2300      	movs	r3, #0
 8001c44:	617b      	str	r3, [r7, #20]
 8001c46:	e009      	b.n	8001c5c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c48:	68bb      	ldr	r3, [r7, #8]
 8001c4a:	1c5a      	adds	r2, r3, #1
 8001c4c:	60ba      	str	r2, [r7, #8]
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	4618      	mov	r0, r3
 8001c52:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	3301      	adds	r3, #1
 8001c5a:	617b      	str	r3, [r7, #20]
 8001c5c:	697a      	ldr	r2, [r7, #20]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	429a      	cmp	r2, r3
 8001c62:	dbf1      	blt.n	8001c48 <_write+0x12>
  }
  return len;
 8001c64:	687b      	ldr	r3, [r7, #4]
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3718      	adds	r7, #24
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}

08001c6e <_close>:

int _close(int file)
{
 8001c6e:	b480      	push	{r7}
 8001c70:	b083      	sub	sp, #12
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c76:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	370c      	adds	r7, #12
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr

08001c86 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c86:	b480      	push	{r7}
 8001c88:	b083      	sub	sp, #12
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	6078      	str	r0, [r7, #4]
 8001c8e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c96:	605a      	str	r2, [r3, #4]
  return 0;
 8001c98:	2300      	movs	r3, #0
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	370c      	adds	r7, #12
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr

08001ca6 <_isatty>:

int _isatty(int file)
{
 8001ca6:	b480      	push	{r7}
 8001ca8:	b083      	sub	sp, #12
 8001caa:	af00      	add	r7, sp, #0
 8001cac:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001cae:	2301      	movs	r3, #1
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr

08001cbc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b085      	sub	sp, #20
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	60f8      	str	r0, [r7, #12]
 8001cc4:	60b9      	str	r1, [r7, #8]
 8001cc6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001cc8:	2300      	movs	r3, #0
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3714      	adds	r7, #20
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
	...

08001cd8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b086      	sub	sp, #24
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ce0:	4a14      	ldr	r2, [pc, #80]	@ (8001d34 <_sbrk+0x5c>)
 8001ce2:	4b15      	ldr	r3, [pc, #84]	@ (8001d38 <_sbrk+0x60>)
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cec:	4b13      	ldr	r3, [pc, #76]	@ (8001d3c <_sbrk+0x64>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d102      	bne.n	8001cfa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cf4:	4b11      	ldr	r3, [pc, #68]	@ (8001d3c <_sbrk+0x64>)
 8001cf6:	4a12      	ldr	r2, [pc, #72]	@ (8001d40 <_sbrk+0x68>)
 8001cf8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cfa:	4b10      	ldr	r3, [pc, #64]	@ (8001d3c <_sbrk+0x64>)
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4413      	add	r3, r2
 8001d02:	693a      	ldr	r2, [r7, #16]
 8001d04:	429a      	cmp	r2, r3
 8001d06:	d207      	bcs.n	8001d18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d08:	f00a f9b6 	bl	800c078 <__errno>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	220c      	movs	r2, #12
 8001d10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d12:	f04f 33ff 	mov.w	r3, #4294967295
 8001d16:	e009      	b.n	8001d2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d18:	4b08      	ldr	r3, [pc, #32]	@ (8001d3c <_sbrk+0x64>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d1e:	4b07      	ldr	r3, [pc, #28]	@ (8001d3c <_sbrk+0x64>)
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4413      	add	r3, r2
 8001d26:	4a05      	ldr	r2, [pc, #20]	@ (8001d3c <_sbrk+0x64>)
 8001d28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d2a:	68fb      	ldr	r3, [r7, #12]
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	3718      	adds	r7, #24
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	24080000 	.word	0x24080000
 8001d38:	00001000 	.word	0x00001000
 8001d3c:	24000354 	.word	0x24000354
 8001d40:	24000738 	.word	0x24000738

08001d44 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001d48:	4b43      	ldr	r3, [pc, #268]	@ (8001e58 <SystemInit+0x114>)
 8001d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d4e:	4a42      	ldr	r2, [pc, #264]	@ (8001e58 <SystemInit+0x114>)
 8001d50:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d54:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001d58:	4b40      	ldr	r3, [pc, #256]	@ (8001e5c <SystemInit+0x118>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f003 030f 	and.w	r3, r3, #15
 8001d60:	2b06      	cmp	r3, #6
 8001d62:	d807      	bhi.n	8001d74 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001d64:	4b3d      	ldr	r3, [pc, #244]	@ (8001e5c <SystemInit+0x118>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f023 030f 	bic.w	r3, r3, #15
 8001d6c:	4a3b      	ldr	r2, [pc, #236]	@ (8001e5c <SystemInit+0x118>)
 8001d6e:	f043 0307 	orr.w	r3, r3, #7
 8001d72:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001d74:	4b3a      	ldr	r3, [pc, #232]	@ (8001e60 <SystemInit+0x11c>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a39      	ldr	r2, [pc, #228]	@ (8001e60 <SystemInit+0x11c>)
 8001d7a:	f043 0301 	orr.w	r3, r3, #1
 8001d7e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001d80:	4b37      	ldr	r3, [pc, #220]	@ (8001e60 <SystemInit+0x11c>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001d86:	4b36      	ldr	r3, [pc, #216]	@ (8001e60 <SystemInit+0x11c>)
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	4935      	ldr	r1, [pc, #212]	@ (8001e60 <SystemInit+0x11c>)
 8001d8c:	4b35      	ldr	r3, [pc, #212]	@ (8001e64 <SystemInit+0x120>)
 8001d8e:	4013      	ands	r3, r2
 8001d90:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001d92:	4b32      	ldr	r3, [pc, #200]	@ (8001e5c <SystemInit+0x118>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f003 0308 	and.w	r3, r3, #8
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d007      	beq.n	8001dae <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001d9e:	4b2f      	ldr	r3, [pc, #188]	@ (8001e5c <SystemInit+0x118>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f023 030f 	bic.w	r3, r3, #15
 8001da6:	4a2d      	ldr	r2, [pc, #180]	@ (8001e5c <SystemInit+0x118>)
 8001da8:	f043 0307 	orr.w	r3, r3, #7
 8001dac:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001dae:	4b2c      	ldr	r3, [pc, #176]	@ (8001e60 <SystemInit+0x11c>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001db4:	4b2a      	ldr	r3, [pc, #168]	@ (8001e60 <SystemInit+0x11c>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001dba:	4b29      	ldr	r3, [pc, #164]	@ (8001e60 <SystemInit+0x11c>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001dc0:	4b27      	ldr	r3, [pc, #156]	@ (8001e60 <SystemInit+0x11c>)
 8001dc2:	4a29      	ldr	r2, [pc, #164]	@ (8001e68 <SystemInit+0x124>)
 8001dc4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001dc6:	4b26      	ldr	r3, [pc, #152]	@ (8001e60 <SystemInit+0x11c>)
 8001dc8:	4a28      	ldr	r2, [pc, #160]	@ (8001e6c <SystemInit+0x128>)
 8001dca:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001dcc:	4b24      	ldr	r3, [pc, #144]	@ (8001e60 <SystemInit+0x11c>)
 8001dce:	4a28      	ldr	r2, [pc, #160]	@ (8001e70 <SystemInit+0x12c>)
 8001dd0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001dd2:	4b23      	ldr	r3, [pc, #140]	@ (8001e60 <SystemInit+0x11c>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001dd8:	4b21      	ldr	r3, [pc, #132]	@ (8001e60 <SystemInit+0x11c>)
 8001dda:	4a25      	ldr	r2, [pc, #148]	@ (8001e70 <SystemInit+0x12c>)
 8001ddc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001dde:	4b20      	ldr	r3, [pc, #128]	@ (8001e60 <SystemInit+0x11c>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001de4:	4b1e      	ldr	r3, [pc, #120]	@ (8001e60 <SystemInit+0x11c>)
 8001de6:	4a22      	ldr	r2, [pc, #136]	@ (8001e70 <SystemInit+0x12c>)
 8001de8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001dea:	4b1d      	ldr	r3, [pc, #116]	@ (8001e60 <SystemInit+0x11c>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001df0:	4b1b      	ldr	r3, [pc, #108]	@ (8001e60 <SystemInit+0x11c>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a1a      	ldr	r2, [pc, #104]	@ (8001e60 <SystemInit+0x11c>)
 8001df6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001dfa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001dfc:	4b18      	ldr	r3, [pc, #96]	@ (8001e60 <SystemInit+0x11c>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001e02:	4b1c      	ldr	r3, [pc, #112]	@ (8001e74 <SystemInit+0x130>)
 8001e04:	681a      	ldr	r2, [r3, #0]
 8001e06:	4b1c      	ldr	r3, [pc, #112]	@ (8001e78 <SystemInit+0x134>)
 8001e08:	4013      	ands	r3, r2
 8001e0a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001e0e:	d202      	bcs.n	8001e16 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001e10:	4b1a      	ldr	r3, [pc, #104]	@ (8001e7c <SystemInit+0x138>)
 8001e12:	2201      	movs	r2, #1
 8001e14:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001e16:	4b12      	ldr	r3, [pc, #72]	@ (8001e60 <SystemInit+0x11c>)
 8001e18:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001e1c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d113      	bne.n	8001e4c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001e24:	4b0e      	ldr	r3, [pc, #56]	@ (8001e60 <SystemInit+0x11c>)
 8001e26:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001e2a:	4a0d      	ldr	r2, [pc, #52]	@ (8001e60 <SystemInit+0x11c>)
 8001e2c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001e30:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001e34:	4b12      	ldr	r3, [pc, #72]	@ (8001e80 <SystemInit+0x13c>)
 8001e36:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001e3a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001e3c:	4b08      	ldr	r3, [pc, #32]	@ (8001e60 <SystemInit+0x11c>)
 8001e3e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001e42:	4a07      	ldr	r2, [pc, #28]	@ (8001e60 <SystemInit+0x11c>)
 8001e44:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001e48:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001e4c:	bf00      	nop
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	e000ed00 	.word	0xe000ed00
 8001e5c:	52002000 	.word	0x52002000
 8001e60:	58024400 	.word	0x58024400
 8001e64:	eaf6ed7f 	.word	0xeaf6ed7f
 8001e68:	02020200 	.word	0x02020200
 8001e6c:	01ff0000 	.word	0x01ff0000
 8001e70:	01010280 	.word	0x01010280
 8001e74:	5c001000 	.word	0x5c001000
 8001e78:	ffff0000 	.word	0xffff0000
 8001e7c:	51008108 	.word	0x51008108
 8001e80:	52004000 	.word	0x52004000

08001e84 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001e88:	4b09      	ldr	r3, [pc, #36]	@ (8001eb0 <ExitRun0Mode+0x2c>)
 8001e8a:	68db      	ldr	r3, [r3, #12]
 8001e8c:	4a08      	ldr	r2, [pc, #32]	@ (8001eb0 <ExitRun0Mode+0x2c>)
 8001e8e:	f043 0302 	orr.w	r3, r3, #2
 8001e92:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001e94:	bf00      	nop
 8001e96:	4b06      	ldr	r3, [pc, #24]	@ (8001eb0 <ExitRun0Mode+0x2c>)
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d0f9      	beq.n	8001e96 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001ea2:	bf00      	nop
 8001ea4:	bf00      	nop
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
 8001eae:	bf00      	nop
 8001eb0:	58024800 	.word	0x58024800

08001eb4 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001eb8:	4b22      	ldr	r3, [pc, #136]	@ (8001f44 <MX_USART2_UART_Init+0x90>)
 8001eba:	4a23      	ldr	r2, [pc, #140]	@ (8001f48 <MX_USART2_UART_Init+0x94>)
 8001ebc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001ebe:	4b21      	ldr	r3, [pc, #132]	@ (8001f44 <MX_USART2_UART_Init+0x90>)
 8001ec0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ec4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ec6:	4b1f      	ldr	r3, [pc, #124]	@ (8001f44 <MX_USART2_UART_Init+0x90>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ecc:	4b1d      	ldr	r3, [pc, #116]	@ (8001f44 <MX_USART2_UART_Init+0x90>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ed2:	4b1c      	ldr	r3, [pc, #112]	@ (8001f44 <MX_USART2_UART_Init+0x90>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ed8:	4b1a      	ldr	r3, [pc, #104]	@ (8001f44 <MX_USART2_UART_Init+0x90>)
 8001eda:	220c      	movs	r2, #12
 8001edc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ede:	4b19      	ldr	r3, [pc, #100]	@ (8001f44 <MX_USART2_UART_Init+0x90>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ee4:	4b17      	ldr	r3, [pc, #92]	@ (8001f44 <MX_USART2_UART_Init+0x90>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001eea:	4b16      	ldr	r3, [pc, #88]	@ (8001f44 <MX_USART2_UART_Init+0x90>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001ef0:	4b14      	ldr	r3, [pc, #80]	@ (8001f44 <MX_USART2_UART_Init+0x90>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ef6:	4b13      	ldr	r3, [pc, #76]	@ (8001f44 <MX_USART2_UART_Init+0x90>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001efc:	4811      	ldr	r0, [pc, #68]	@ (8001f44 <MX_USART2_UART_Init+0x90>)
 8001efe:	f006 fab5 	bl	800846c <HAL_UART_Init>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d001      	beq.n	8001f0c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001f08:	f7ff fdba 	bl	8001a80 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001f0c:	2100      	movs	r1, #0
 8001f0e:	480d      	ldr	r0, [pc, #52]	@ (8001f44 <MX_USART2_UART_Init+0x90>)
 8001f10:	f008 f9d7 	bl	800a2c2 <HAL_UARTEx_SetTxFifoThreshold>
 8001f14:	4603      	mov	r3, r0
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d001      	beq.n	8001f1e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001f1a:	f7ff fdb1 	bl	8001a80 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001f1e:	2100      	movs	r1, #0
 8001f20:	4808      	ldr	r0, [pc, #32]	@ (8001f44 <MX_USART2_UART_Init+0x90>)
 8001f22:	f008 fa0c 	bl	800a33e <HAL_UARTEx_SetRxFifoThreshold>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d001      	beq.n	8001f30 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001f2c:	f7ff fda8 	bl	8001a80 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001f30:	4804      	ldr	r0, [pc, #16]	@ (8001f44 <MX_USART2_UART_Init+0x90>)
 8001f32:	f008 f98d 	bl	800a250 <HAL_UARTEx_DisableFifoMode>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d001      	beq.n	8001f40 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001f3c:	f7ff fda0 	bl	8001a80 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f40:	bf00      	nop
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	24000358 	.word	0x24000358
 8001f48:	40004400 	.word	0x40004400

08001f4c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001f50:	4b22      	ldr	r3, [pc, #136]	@ (8001fdc <MX_USART3_UART_Init+0x90>)
 8001f52:	4a23      	ldr	r2, [pc, #140]	@ (8001fe0 <MX_USART3_UART_Init+0x94>)
 8001f54:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 1000000;
 8001f56:	4b21      	ldr	r3, [pc, #132]	@ (8001fdc <MX_USART3_UART_Init+0x90>)
 8001f58:	4a22      	ldr	r2, [pc, #136]	@ (8001fe4 <MX_USART3_UART_Init+0x98>)
 8001f5a:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001f5c:	4b1f      	ldr	r3, [pc, #124]	@ (8001fdc <MX_USART3_UART_Init+0x90>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001f62:	4b1e      	ldr	r3, [pc, #120]	@ (8001fdc <MX_USART3_UART_Init+0x90>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001f68:	4b1c      	ldr	r3, [pc, #112]	@ (8001fdc <MX_USART3_UART_Init+0x90>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001f6e:	4b1b      	ldr	r3, [pc, #108]	@ (8001fdc <MX_USART3_UART_Init+0x90>)
 8001f70:	220c      	movs	r2, #12
 8001f72:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f74:	4b19      	ldr	r3, [pc, #100]	@ (8001fdc <MX_USART3_UART_Init+0x90>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f7a:	4b18      	ldr	r3, [pc, #96]	@ (8001fdc <MX_USART3_UART_Init+0x90>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f80:	4b16      	ldr	r3, [pc, #88]	@ (8001fdc <MX_USART3_UART_Init+0x90>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001f86:	4b15      	ldr	r3, [pc, #84]	@ (8001fdc <MX_USART3_UART_Init+0x90>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f8c:	4b13      	ldr	r3, [pc, #76]	@ (8001fdc <MX_USART3_UART_Init+0x90>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001f92:	4812      	ldr	r0, [pc, #72]	@ (8001fdc <MX_USART3_UART_Init+0x90>)
 8001f94:	f006 fa6a 	bl	800846c <HAL_UART_Init>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <MX_USART3_UART_Init+0x56>
  {
    Error_Handler();
 8001f9e:	f7ff fd6f 	bl	8001a80 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001fa2:	2100      	movs	r1, #0
 8001fa4:	480d      	ldr	r0, [pc, #52]	@ (8001fdc <MX_USART3_UART_Init+0x90>)
 8001fa6:	f008 f98c 	bl	800a2c2 <HAL_UARTEx_SetTxFifoThreshold>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <MX_USART3_UART_Init+0x68>
  {
    Error_Handler();
 8001fb0:	f7ff fd66 	bl	8001a80 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001fb4:	2100      	movs	r1, #0
 8001fb6:	4809      	ldr	r0, [pc, #36]	@ (8001fdc <MX_USART3_UART_Init+0x90>)
 8001fb8:	f008 f9c1 	bl	800a33e <HAL_UARTEx_SetRxFifoThreshold>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d001      	beq.n	8001fc6 <MX_USART3_UART_Init+0x7a>
  {
    Error_Handler();
 8001fc2:	f7ff fd5d 	bl	8001a80 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001fc6:	4805      	ldr	r0, [pc, #20]	@ (8001fdc <MX_USART3_UART_Init+0x90>)
 8001fc8:	f008 f942 	bl	800a250 <HAL_UARTEx_DisableFifoMode>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d001      	beq.n	8001fd6 <MX_USART3_UART_Init+0x8a>
  {
    Error_Handler();
 8001fd2:	f7ff fd55 	bl	8001a80 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001fd6:	bf00      	nop
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	240003ec 	.word	0x240003ec
 8001fe0:	40004800 	.word	0x40004800
 8001fe4:	000f4240 	.word	0x000f4240

08001fe8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b0bc      	sub	sp, #240	@ 0xf0
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	601a      	str	r2, [r3, #0]
 8001ff8:	605a      	str	r2, [r3, #4]
 8001ffa:	609a      	str	r2, [r3, #8]
 8001ffc:	60da      	str	r2, [r3, #12]
 8001ffe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002000:	f107 0318 	add.w	r3, r7, #24
 8002004:	22c0      	movs	r2, #192	@ 0xc0
 8002006:	2100      	movs	r1, #0
 8002008:	4618      	mov	r0, r3
 800200a:	f009 ff90 	bl	800bf2e <memset>
  if(uartHandle->Instance==USART2)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a9a      	ldr	r2, [pc, #616]	@ (800227c <HAL_UART_MspInit+0x294>)
 8002014:	4293      	cmp	r3, r2
 8002016:	f040 80ac 	bne.w	8002172 <HAL_UART_MspInit+0x18a>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800201a:	f04f 0202 	mov.w	r2, #2
 800201e:	f04f 0300 	mov.w	r3, #0
 8002022:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002026:	2300      	movs	r3, #0
 8002028:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800202c:	f107 0318 	add.w	r3, r7, #24
 8002030:	4618      	mov	r0, r3
 8002032:	f004 fbef 	bl	8006814 <HAL_RCCEx_PeriphCLKConfig>
 8002036:	4603      	mov	r3, r0
 8002038:	2b00      	cmp	r3, #0
 800203a:	d001      	beq.n	8002040 <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 800203c:	f7ff fd20 	bl	8001a80 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002040:	4b8f      	ldr	r3, [pc, #572]	@ (8002280 <HAL_UART_MspInit+0x298>)
 8002042:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002046:	4a8e      	ldr	r2, [pc, #568]	@ (8002280 <HAL_UART_MspInit+0x298>)
 8002048:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800204c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002050:	4b8b      	ldr	r3, [pc, #556]	@ (8002280 <HAL_UART_MspInit+0x298>)
 8002052:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002056:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800205a:	617b      	str	r3, [r7, #20]
 800205c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800205e:	4b88      	ldr	r3, [pc, #544]	@ (8002280 <HAL_UART_MspInit+0x298>)
 8002060:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002064:	4a86      	ldr	r2, [pc, #536]	@ (8002280 <HAL_UART_MspInit+0x298>)
 8002066:	f043 0301 	orr.w	r3, r3, #1
 800206a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800206e:	4b84      	ldr	r3, [pc, #528]	@ (8002280 <HAL_UART_MspInit+0x298>)
 8002070:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002074:	f003 0301 	and.w	r3, r3, #1
 8002078:	613b      	str	r3, [r7, #16]
 800207a:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800207c:	230c      	movs	r3, #12
 800207e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002082:	2302      	movs	r3, #2
 8002084:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002088:	2300      	movs	r3, #0
 800208a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800208e:	2300      	movs	r3, #0
 8002090:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002094:	2307      	movs	r3, #7
 8002096:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800209a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800209e:	4619      	mov	r1, r3
 80020a0:	4878      	ldr	r0, [pc, #480]	@ (8002284 <HAL_UART_MspInit+0x29c>)
 80020a2:	f003 f9b3 	bl	800540c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream0;
 80020a6:	4b78      	ldr	r3, [pc, #480]	@ (8002288 <HAL_UART_MspInit+0x2a0>)
 80020a8:	4a78      	ldr	r2, [pc, #480]	@ (800228c <HAL_UART_MspInit+0x2a4>)
 80020aa:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80020ac:	4b76      	ldr	r3, [pc, #472]	@ (8002288 <HAL_UART_MspInit+0x2a0>)
 80020ae:	222c      	movs	r2, #44	@ 0x2c
 80020b0:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80020b2:	4b75      	ldr	r3, [pc, #468]	@ (8002288 <HAL_UART_MspInit+0x2a0>)
 80020b4:	2240      	movs	r2, #64	@ 0x40
 80020b6:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80020b8:	4b73      	ldr	r3, [pc, #460]	@ (8002288 <HAL_UART_MspInit+0x2a0>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80020be:	4b72      	ldr	r3, [pc, #456]	@ (8002288 <HAL_UART_MspInit+0x2a0>)
 80020c0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80020c4:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80020c6:	4b70      	ldr	r3, [pc, #448]	@ (8002288 <HAL_UART_MspInit+0x2a0>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80020cc:	4b6e      	ldr	r3, [pc, #440]	@ (8002288 <HAL_UART_MspInit+0x2a0>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80020d2:	4b6d      	ldr	r3, [pc, #436]	@ (8002288 <HAL_UART_MspInit+0x2a0>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80020d8:	4b6b      	ldr	r3, [pc, #428]	@ (8002288 <HAL_UART_MspInit+0x2a0>)
 80020da:	2200      	movs	r2, #0
 80020dc:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80020de:	4b6a      	ldr	r3, [pc, #424]	@ (8002288 <HAL_UART_MspInit+0x2a0>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80020e4:	4868      	ldr	r0, [pc, #416]	@ (8002288 <HAL_UART_MspInit+0x2a0>)
 80020e6:	f000 fb55 	bl	8002794 <HAL_DMA_Init>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d001      	beq.n	80020f4 <HAL_UART_MspInit+0x10c>
    {
      Error_Handler();
 80020f0:	f7ff fcc6 	bl	8001a80 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	4a64      	ldr	r2, [pc, #400]	@ (8002288 <HAL_UART_MspInit+0x2a0>)
 80020f8:	67da      	str	r2, [r3, #124]	@ 0x7c
 80020fa:	4a63      	ldr	r2, [pc, #396]	@ (8002288 <HAL_UART_MspInit+0x2a0>)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream2;
 8002100:	4b63      	ldr	r3, [pc, #396]	@ (8002290 <HAL_UART_MspInit+0x2a8>)
 8002102:	4a64      	ldr	r2, [pc, #400]	@ (8002294 <HAL_UART_MspInit+0x2ac>)
 8002104:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8002106:	4b62      	ldr	r3, [pc, #392]	@ (8002290 <HAL_UART_MspInit+0x2a8>)
 8002108:	222b      	movs	r2, #43	@ 0x2b
 800210a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800210c:	4b60      	ldr	r3, [pc, #384]	@ (8002290 <HAL_UART_MspInit+0x2a8>)
 800210e:	2200      	movs	r2, #0
 8002110:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002112:	4b5f      	ldr	r3, [pc, #380]	@ (8002290 <HAL_UART_MspInit+0x2a8>)
 8002114:	2200      	movs	r2, #0
 8002116:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002118:	4b5d      	ldr	r3, [pc, #372]	@ (8002290 <HAL_UART_MspInit+0x2a8>)
 800211a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800211e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002120:	4b5b      	ldr	r3, [pc, #364]	@ (8002290 <HAL_UART_MspInit+0x2a8>)
 8002122:	2200      	movs	r2, #0
 8002124:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002126:	4b5a      	ldr	r3, [pc, #360]	@ (8002290 <HAL_UART_MspInit+0x2a8>)
 8002128:	2200      	movs	r2, #0
 800212a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800212c:	4b58      	ldr	r3, [pc, #352]	@ (8002290 <HAL_UART_MspInit+0x2a8>)
 800212e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002132:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002134:	4b56      	ldr	r3, [pc, #344]	@ (8002290 <HAL_UART_MspInit+0x2a8>)
 8002136:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800213a:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800213c:	4b54      	ldr	r3, [pc, #336]	@ (8002290 <HAL_UART_MspInit+0x2a8>)
 800213e:	2200      	movs	r2, #0
 8002140:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002142:	4853      	ldr	r0, [pc, #332]	@ (8002290 <HAL_UART_MspInit+0x2a8>)
 8002144:	f000 fb26 	bl	8002794 <HAL_DMA_Init>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <HAL_UART_MspInit+0x16a>
    {
      Error_Handler();
 800214e:	f7ff fc97 	bl	8001a80 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a4e      	ldr	r2, [pc, #312]	@ (8002290 <HAL_UART_MspInit+0x2a8>)
 8002156:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800215a:	4a4d      	ldr	r2, [pc, #308]	@ (8002290 <HAL_UART_MspInit+0x2a8>)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002160:	2200      	movs	r2, #0
 8002162:	2100      	movs	r1, #0
 8002164:	2026      	movs	r0, #38	@ 0x26
 8002166:	f000 fa68 	bl	800263a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800216a:	2026      	movs	r0, #38	@ 0x26
 800216c:	f000 fa7f 	bl	800266e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002170:	e080      	b.n	8002274 <HAL_UART_MspInit+0x28c>
  else if(uartHandle->Instance==USART3)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a48      	ldr	r2, [pc, #288]	@ (8002298 <HAL_UART_MspInit+0x2b0>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d17b      	bne.n	8002274 <HAL_UART_MspInit+0x28c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800217c:	f04f 0202 	mov.w	r2, #2
 8002180:	f04f 0300 	mov.w	r3, #0
 8002184:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002188:	2300      	movs	r3, #0
 800218a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800218e:	f107 0318 	add.w	r3, r7, #24
 8002192:	4618      	mov	r0, r3
 8002194:	f004 fb3e 	bl	8006814 <HAL_RCCEx_PeriphCLKConfig>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d001      	beq.n	80021a2 <HAL_UART_MspInit+0x1ba>
      Error_Handler();
 800219e:	f7ff fc6f 	bl	8001a80 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80021a2:	4b37      	ldr	r3, [pc, #220]	@ (8002280 <HAL_UART_MspInit+0x298>)
 80021a4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80021a8:	4a35      	ldr	r2, [pc, #212]	@ (8002280 <HAL_UART_MspInit+0x298>)
 80021aa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80021ae:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80021b2:	4b33      	ldr	r3, [pc, #204]	@ (8002280 <HAL_UART_MspInit+0x298>)
 80021b4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80021b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80021bc:	60fb      	str	r3, [r7, #12]
 80021be:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021c0:	4b2f      	ldr	r3, [pc, #188]	@ (8002280 <HAL_UART_MspInit+0x298>)
 80021c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021c6:	4a2e      	ldr	r2, [pc, #184]	@ (8002280 <HAL_UART_MspInit+0x298>)
 80021c8:	f043 0302 	orr.w	r3, r3, #2
 80021cc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80021d0:	4b2b      	ldr	r3, [pc, #172]	@ (8002280 <HAL_UART_MspInit+0x298>)
 80021d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021d6:	f003 0302 	and.w	r3, r3, #2
 80021da:	60bb      	str	r3, [r7, #8]
 80021dc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80021de:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80021e2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021e6:	2302      	movs	r3, #2
 80021e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ec:	2300      	movs	r3, #0
 80021ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f2:	2300      	movs	r3, #0
 80021f4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80021f8:	2307      	movs	r3, #7
 80021fa:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021fe:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002202:	4619      	mov	r1, r3
 8002204:	4825      	ldr	r0, [pc, #148]	@ (800229c <HAL_UART_MspInit+0x2b4>)
 8002206:	f003 f901 	bl	800540c <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Stream1;
 800220a:	4b25      	ldr	r3, [pc, #148]	@ (80022a0 <HAL_UART_MspInit+0x2b8>)
 800220c:	4a25      	ldr	r2, [pc, #148]	@ (80022a4 <HAL_UART_MspInit+0x2bc>)
 800220e:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8002210:	4b23      	ldr	r3, [pc, #140]	@ (80022a0 <HAL_UART_MspInit+0x2b8>)
 8002212:	222e      	movs	r2, #46	@ 0x2e
 8002214:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002216:	4b22      	ldr	r3, [pc, #136]	@ (80022a0 <HAL_UART_MspInit+0x2b8>)
 8002218:	2240      	movs	r2, #64	@ 0x40
 800221a:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800221c:	4b20      	ldr	r3, [pc, #128]	@ (80022a0 <HAL_UART_MspInit+0x2b8>)
 800221e:	2200      	movs	r2, #0
 8002220:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002222:	4b1f      	ldr	r3, [pc, #124]	@ (80022a0 <HAL_UART_MspInit+0x2b8>)
 8002224:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002228:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800222a:	4b1d      	ldr	r3, [pc, #116]	@ (80022a0 <HAL_UART_MspInit+0x2b8>)
 800222c:	2200      	movs	r2, #0
 800222e:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002230:	4b1b      	ldr	r3, [pc, #108]	@ (80022a0 <HAL_UART_MspInit+0x2b8>)
 8002232:	2200      	movs	r2, #0
 8002234:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002236:	4b1a      	ldr	r3, [pc, #104]	@ (80022a0 <HAL_UART_MspInit+0x2b8>)
 8002238:	2200      	movs	r2, #0
 800223a:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800223c:	4b18      	ldr	r3, [pc, #96]	@ (80022a0 <HAL_UART_MspInit+0x2b8>)
 800223e:	2200      	movs	r2, #0
 8002240:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002242:	4b17      	ldr	r3, [pc, #92]	@ (80022a0 <HAL_UART_MspInit+0x2b8>)
 8002244:	2200      	movs	r2, #0
 8002246:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002248:	4815      	ldr	r0, [pc, #84]	@ (80022a0 <HAL_UART_MspInit+0x2b8>)
 800224a:	f000 faa3 	bl	8002794 <HAL_DMA_Init>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d001      	beq.n	8002258 <HAL_UART_MspInit+0x270>
      Error_Handler();
 8002254:	f7ff fc14 	bl	8001a80 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	4a11      	ldr	r2, [pc, #68]	@ (80022a0 <HAL_UART_MspInit+0x2b8>)
 800225c:	67da      	str	r2, [r3, #124]	@ 0x7c
 800225e:	4a10      	ldr	r2, [pc, #64]	@ (80022a0 <HAL_UART_MspInit+0x2b8>)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002264:	2200      	movs	r2, #0
 8002266:	2100      	movs	r1, #0
 8002268:	2027      	movs	r0, #39	@ 0x27
 800226a:	f000 f9e6 	bl	800263a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800226e:	2027      	movs	r0, #39	@ 0x27
 8002270:	f000 f9fd 	bl	800266e <HAL_NVIC_EnableIRQ>
}
 8002274:	bf00      	nop
 8002276:	37f0      	adds	r7, #240	@ 0xf0
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}
 800227c:	40004400 	.word	0x40004400
 8002280:	58024400 	.word	0x58024400
 8002284:	58020000 	.word	0x58020000
 8002288:	24000480 	.word	0x24000480
 800228c:	40020010 	.word	0x40020010
 8002290:	240004f8 	.word	0x240004f8
 8002294:	40020040 	.word	0x40020040
 8002298:	40004800 	.word	0x40004800
 800229c:	58020400 	.word	0x58020400
 80022a0:	24000570 	.word	0x24000570
 80022a4:	40020028 	.word	0x40020028

080022a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80022a8:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80022e4 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80022ac:	f7ff fdea 	bl	8001e84 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80022b0:	f7ff fd48 	bl	8001d44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022b4:	480c      	ldr	r0, [pc, #48]	@ (80022e8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80022b6:	490d      	ldr	r1, [pc, #52]	@ (80022ec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80022b8:	4a0d      	ldr	r2, [pc, #52]	@ (80022f0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80022ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022bc:	e002      	b.n	80022c4 <LoopCopyDataInit>

080022be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022c2:	3304      	adds	r3, #4

080022c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022c8:	d3f9      	bcc.n	80022be <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022ca:	4a0a      	ldr	r2, [pc, #40]	@ (80022f4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80022cc:	4c0a      	ldr	r4, [pc, #40]	@ (80022f8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80022ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022d0:	e001      	b.n	80022d6 <LoopFillZerobss>

080022d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022d4:	3204      	adds	r2, #4

080022d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022d8:	d3fb      	bcc.n	80022d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80022da:	f009 fed3 	bl	800c084 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022de:	f7ff faa9 	bl	8001834 <main>
  bx  lr
 80022e2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80022e4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80022e8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80022ec:	24000210 	.word	0x24000210
  ldr r2, =_sidata
 80022f0:	0800f8a8 	.word	0x0800f8a8
  ldr r2, =_sbss
 80022f4:	24000210 	.word	0x24000210
  ldr r4, =_ebss
 80022f8:	24000738 	.word	0x24000738

080022fc <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80022fc:	e7fe      	b.n	80022fc <ADC3_IRQHandler>
	...

08002300 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002306:	2003      	movs	r0, #3
 8002308:	f000 f98c 	bl	8002624 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800230c:	f004 f8ac 	bl	8006468 <HAL_RCC_GetSysClockFreq>
 8002310:	4602      	mov	r2, r0
 8002312:	4b15      	ldr	r3, [pc, #84]	@ (8002368 <HAL_Init+0x68>)
 8002314:	699b      	ldr	r3, [r3, #24]
 8002316:	0a1b      	lsrs	r3, r3, #8
 8002318:	f003 030f 	and.w	r3, r3, #15
 800231c:	4913      	ldr	r1, [pc, #76]	@ (800236c <HAL_Init+0x6c>)
 800231e:	5ccb      	ldrb	r3, [r1, r3]
 8002320:	f003 031f 	and.w	r3, r3, #31
 8002324:	fa22 f303 	lsr.w	r3, r2, r3
 8002328:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800232a:	4b0f      	ldr	r3, [pc, #60]	@ (8002368 <HAL_Init+0x68>)
 800232c:	699b      	ldr	r3, [r3, #24]
 800232e:	f003 030f 	and.w	r3, r3, #15
 8002332:	4a0e      	ldr	r2, [pc, #56]	@ (800236c <HAL_Init+0x6c>)
 8002334:	5cd3      	ldrb	r3, [r2, r3]
 8002336:	f003 031f 	and.w	r3, r3, #31
 800233a:	687a      	ldr	r2, [r7, #4]
 800233c:	fa22 f303 	lsr.w	r3, r2, r3
 8002340:	4a0b      	ldr	r2, [pc, #44]	@ (8002370 <HAL_Init+0x70>)
 8002342:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002344:	4a0b      	ldr	r2, [pc, #44]	@ (8002374 <HAL_Init+0x74>)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800234a:	200f      	movs	r0, #15
 800234c:	f000 f814 	bl	8002378 <HAL_InitTick>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d001      	beq.n	800235a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e002      	b.n	8002360 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800235a:	f7ff fb97 	bl	8001a8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800235e:	2300      	movs	r3, #0
}
 8002360:	4618      	mov	r0, r3
 8002362:	3708      	adds	r7, #8
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}
 8002368:	58024400 	.word	0x58024400
 800236c:	0800f2e4 	.word	0x0800f2e4
 8002370:	2400003c 	.word	0x2400003c
 8002374:	24000038 	.word	0x24000038

08002378 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002380:	4b15      	ldr	r3, [pc, #84]	@ (80023d8 <HAL_InitTick+0x60>)
 8002382:	781b      	ldrb	r3, [r3, #0]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d101      	bne.n	800238c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002388:	2301      	movs	r3, #1
 800238a:	e021      	b.n	80023d0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800238c:	4b13      	ldr	r3, [pc, #76]	@ (80023dc <HAL_InitTick+0x64>)
 800238e:	681a      	ldr	r2, [r3, #0]
 8002390:	4b11      	ldr	r3, [pc, #68]	@ (80023d8 <HAL_InitTick+0x60>)
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	4619      	mov	r1, r3
 8002396:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800239a:	fbb3 f3f1 	udiv	r3, r3, r1
 800239e:	fbb2 f3f3 	udiv	r3, r2, r3
 80023a2:	4618      	mov	r0, r3
 80023a4:	f000 f971 	bl	800268a <HAL_SYSTICK_Config>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d001      	beq.n	80023b2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	e00e      	b.n	80023d0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2b0f      	cmp	r3, #15
 80023b6:	d80a      	bhi.n	80023ce <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023b8:	2200      	movs	r2, #0
 80023ba:	6879      	ldr	r1, [r7, #4]
 80023bc:	f04f 30ff 	mov.w	r0, #4294967295
 80023c0:	f000 f93b 	bl	800263a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023c4:	4a06      	ldr	r2, [pc, #24]	@ (80023e0 <HAL_InitTick+0x68>)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023ca:	2300      	movs	r3, #0
 80023cc:	e000      	b.n	80023d0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	3708      	adds	r7, #8
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	24000044 	.word	0x24000044
 80023dc:	24000038 	.word	0x24000038
 80023e0:	24000040 	.word	0x24000040

080023e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023e4:	b480      	push	{r7}
 80023e6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80023e8:	4b06      	ldr	r3, [pc, #24]	@ (8002404 <HAL_IncTick+0x20>)
 80023ea:	781b      	ldrb	r3, [r3, #0]
 80023ec:	461a      	mov	r2, r3
 80023ee:	4b06      	ldr	r3, [pc, #24]	@ (8002408 <HAL_IncTick+0x24>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4413      	add	r3, r2
 80023f4:	4a04      	ldr	r2, [pc, #16]	@ (8002408 <HAL_IncTick+0x24>)
 80023f6:	6013      	str	r3, [r2, #0]
}
 80023f8:	bf00      	nop
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr
 8002402:	bf00      	nop
 8002404:	24000044 	.word	0x24000044
 8002408:	240005e8 	.word	0x240005e8

0800240c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0
  return uwTick;
 8002410:	4b03      	ldr	r3, [pc, #12]	@ (8002420 <HAL_GetTick+0x14>)
 8002412:	681b      	ldr	r3, [r3, #0]
}
 8002414:	4618      	mov	r0, r3
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr
 800241e:	bf00      	nop
 8002420:	240005e8 	.word	0x240005e8

08002424 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b084      	sub	sp, #16
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800242c:	f7ff ffee 	bl	800240c <HAL_GetTick>
 8002430:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	f1b3 3fff 	cmp.w	r3, #4294967295
 800243c:	d005      	beq.n	800244a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800243e:	4b0a      	ldr	r3, [pc, #40]	@ (8002468 <HAL_Delay+0x44>)
 8002440:	781b      	ldrb	r3, [r3, #0]
 8002442:	461a      	mov	r2, r3
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	4413      	add	r3, r2
 8002448:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800244a:	bf00      	nop
 800244c:	f7ff ffde 	bl	800240c <HAL_GetTick>
 8002450:	4602      	mov	r2, r0
 8002452:	68bb      	ldr	r3, [r7, #8]
 8002454:	1ad3      	subs	r3, r2, r3
 8002456:	68fa      	ldr	r2, [r7, #12]
 8002458:	429a      	cmp	r2, r3
 800245a:	d8f7      	bhi.n	800244c <HAL_Delay+0x28>
  {
  }
}
 800245c:	bf00      	nop
 800245e:	bf00      	nop
 8002460:	3710      	adds	r7, #16
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	24000044 	.word	0x24000044

0800246c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002470:	4b03      	ldr	r3, [pc, #12]	@ (8002480 <HAL_GetREVID+0x14>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	0c1b      	lsrs	r3, r3, #16
}
 8002476:	4618      	mov	r0, r3
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr
 8002480:	5c001000 	.word	0x5c001000

08002484 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002484:	b480      	push	{r7}
 8002486:	b085      	sub	sp, #20
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	f003 0307 	and.w	r3, r3, #7
 8002492:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002494:	4b0b      	ldr	r3, [pc, #44]	@ (80024c4 <__NVIC_SetPriorityGrouping+0x40>)
 8002496:	68db      	ldr	r3, [r3, #12]
 8002498:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800249a:	68ba      	ldr	r2, [r7, #8]
 800249c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024a0:	4013      	ands	r3, r2
 80024a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80024ac:	4b06      	ldr	r3, [pc, #24]	@ (80024c8 <__NVIC_SetPriorityGrouping+0x44>)
 80024ae:	4313      	orrs	r3, r2
 80024b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024b2:	4a04      	ldr	r2, [pc, #16]	@ (80024c4 <__NVIC_SetPriorityGrouping+0x40>)
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	60d3      	str	r3, [r2, #12]
}
 80024b8:	bf00      	nop
 80024ba:	3714      	adds	r7, #20
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr
 80024c4:	e000ed00 	.word	0xe000ed00
 80024c8:	05fa0000 	.word	0x05fa0000

080024cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024d0:	4b04      	ldr	r3, [pc, #16]	@ (80024e4 <__NVIC_GetPriorityGrouping+0x18>)
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	0a1b      	lsrs	r3, r3, #8
 80024d6:	f003 0307 	and.w	r3, r3, #7
}
 80024da:	4618      	mov	r0, r3
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr
 80024e4:	e000ed00 	.word	0xe000ed00

080024e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b083      	sub	sp, #12
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	4603      	mov	r3, r0
 80024f0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80024f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	db0b      	blt.n	8002512 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024fa:	88fb      	ldrh	r3, [r7, #6]
 80024fc:	f003 021f 	and.w	r2, r3, #31
 8002500:	4907      	ldr	r1, [pc, #28]	@ (8002520 <__NVIC_EnableIRQ+0x38>)
 8002502:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002506:	095b      	lsrs	r3, r3, #5
 8002508:	2001      	movs	r0, #1
 800250a:	fa00 f202 	lsl.w	r2, r0, r2
 800250e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002512:	bf00      	nop
 8002514:	370c      	adds	r7, #12
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr
 800251e:	bf00      	nop
 8002520:	e000e100 	.word	0xe000e100

08002524 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002524:	b480      	push	{r7}
 8002526:	b083      	sub	sp, #12
 8002528:	af00      	add	r7, sp, #0
 800252a:	4603      	mov	r3, r0
 800252c:	6039      	str	r1, [r7, #0]
 800252e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002530:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002534:	2b00      	cmp	r3, #0
 8002536:	db0a      	blt.n	800254e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	b2da      	uxtb	r2, r3
 800253c:	490c      	ldr	r1, [pc, #48]	@ (8002570 <__NVIC_SetPriority+0x4c>)
 800253e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002542:	0112      	lsls	r2, r2, #4
 8002544:	b2d2      	uxtb	r2, r2
 8002546:	440b      	add	r3, r1
 8002548:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800254c:	e00a      	b.n	8002564 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	b2da      	uxtb	r2, r3
 8002552:	4908      	ldr	r1, [pc, #32]	@ (8002574 <__NVIC_SetPriority+0x50>)
 8002554:	88fb      	ldrh	r3, [r7, #6]
 8002556:	f003 030f 	and.w	r3, r3, #15
 800255a:	3b04      	subs	r3, #4
 800255c:	0112      	lsls	r2, r2, #4
 800255e:	b2d2      	uxtb	r2, r2
 8002560:	440b      	add	r3, r1
 8002562:	761a      	strb	r2, [r3, #24]
}
 8002564:	bf00      	nop
 8002566:	370c      	adds	r7, #12
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr
 8002570:	e000e100 	.word	0xe000e100
 8002574:	e000ed00 	.word	0xe000ed00

08002578 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002578:	b480      	push	{r7}
 800257a:	b089      	sub	sp, #36	@ 0x24
 800257c:	af00      	add	r7, sp, #0
 800257e:	60f8      	str	r0, [r7, #12]
 8002580:	60b9      	str	r1, [r7, #8]
 8002582:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	f003 0307 	and.w	r3, r3, #7
 800258a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800258c:	69fb      	ldr	r3, [r7, #28]
 800258e:	f1c3 0307 	rsb	r3, r3, #7
 8002592:	2b04      	cmp	r3, #4
 8002594:	bf28      	it	cs
 8002596:	2304      	movcs	r3, #4
 8002598:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800259a:	69fb      	ldr	r3, [r7, #28]
 800259c:	3304      	adds	r3, #4
 800259e:	2b06      	cmp	r3, #6
 80025a0:	d902      	bls.n	80025a8 <NVIC_EncodePriority+0x30>
 80025a2:	69fb      	ldr	r3, [r7, #28]
 80025a4:	3b03      	subs	r3, #3
 80025a6:	e000      	b.n	80025aa <NVIC_EncodePriority+0x32>
 80025a8:	2300      	movs	r3, #0
 80025aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025ac:	f04f 32ff 	mov.w	r2, #4294967295
 80025b0:	69bb      	ldr	r3, [r7, #24]
 80025b2:	fa02 f303 	lsl.w	r3, r2, r3
 80025b6:	43da      	mvns	r2, r3
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	401a      	ands	r2, r3
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025c0:	f04f 31ff 	mov.w	r1, #4294967295
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	fa01 f303 	lsl.w	r3, r1, r3
 80025ca:	43d9      	mvns	r1, r3
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025d0:	4313      	orrs	r3, r2
         );
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	3724      	adds	r7, #36	@ 0x24
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
	...

080025e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b082      	sub	sp, #8
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	3b01      	subs	r3, #1
 80025ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025f0:	d301      	bcc.n	80025f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025f2:	2301      	movs	r3, #1
 80025f4:	e00f      	b.n	8002616 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002620 <SysTick_Config+0x40>)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	3b01      	subs	r3, #1
 80025fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025fe:	210f      	movs	r1, #15
 8002600:	f04f 30ff 	mov.w	r0, #4294967295
 8002604:	f7ff ff8e 	bl	8002524 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002608:	4b05      	ldr	r3, [pc, #20]	@ (8002620 <SysTick_Config+0x40>)
 800260a:	2200      	movs	r2, #0
 800260c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800260e:	4b04      	ldr	r3, [pc, #16]	@ (8002620 <SysTick_Config+0x40>)
 8002610:	2207      	movs	r2, #7
 8002612:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002614:	2300      	movs	r3, #0
}
 8002616:	4618      	mov	r0, r3
 8002618:	3708      	adds	r7, #8
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}
 800261e:	bf00      	nop
 8002620:	e000e010 	.word	0xe000e010

08002624 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b082      	sub	sp, #8
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800262c:	6878      	ldr	r0, [r7, #4]
 800262e:	f7ff ff29 	bl	8002484 <__NVIC_SetPriorityGrouping>
}
 8002632:	bf00      	nop
 8002634:	3708      	adds	r7, #8
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}

0800263a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800263a:	b580      	push	{r7, lr}
 800263c:	b086      	sub	sp, #24
 800263e:	af00      	add	r7, sp, #0
 8002640:	4603      	mov	r3, r0
 8002642:	60b9      	str	r1, [r7, #8]
 8002644:	607a      	str	r2, [r7, #4]
 8002646:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002648:	f7ff ff40 	bl	80024cc <__NVIC_GetPriorityGrouping>
 800264c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800264e:	687a      	ldr	r2, [r7, #4]
 8002650:	68b9      	ldr	r1, [r7, #8]
 8002652:	6978      	ldr	r0, [r7, #20]
 8002654:	f7ff ff90 	bl	8002578 <NVIC_EncodePriority>
 8002658:	4602      	mov	r2, r0
 800265a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800265e:	4611      	mov	r1, r2
 8002660:	4618      	mov	r0, r3
 8002662:	f7ff ff5f 	bl	8002524 <__NVIC_SetPriority>
}
 8002666:	bf00      	nop
 8002668:	3718      	adds	r7, #24
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}

0800266e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800266e:	b580      	push	{r7, lr}
 8002670:	b082      	sub	sp, #8
 8002672:	af00      	add	r7, sp, #0
 8002674:	4603      	mov	r3, r0
 8002676:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002678:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800267c:	4618      	mov	r0, r3
 800267e:	f7ff ff33 	bl	80024e8 <__NVIC_EnableIRQ>
}
 8002682:	bf00      	nop
 8002684:	3708      	adds	r7, #8
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}

0800268a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800268a:	b580      	push	{r7, lr}
 800268c:	b082      	sub	sp, #8
 800268e:	af00      	add	r7, sp, #0
 8002690:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002692:	6878      	ldr	r0, [r7, #4]
 8002694:	f7ff ffa4 	bl	80025e0 <SysTick_Config>
 8002698:	4603      	mov	r3, r0
}
 800269a:	4618      	mov	r0, r3
 800269c:	3708      	adds	r7, #8
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}
	...

080026a4 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80026a8:	f3bf 8f5f 	dmb	sy
}
 80026ac:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80026ae:	4b07      	ldr	r3, [pc, #28]	@ (80026cc <HAL_MPU_Disable+0x28>)
 80026b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026b2:	4a06      	ldr	r2, [pc, #24]	@ (80026cc <HAL_MPU_Disable+0x28>)
 80026b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80026b8:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80026ba:	4b05      	ldr	r3, [pc, #20]	@ (80026d0 <HAL_MPU_Disable+0x2c>)
 80026bc:	2200      	movs	r2, #0
 80026be:	605a      	str	r2, [r3, #4]
}
 80026c0:	bf00      	nop
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr
 80026ca:	bf00      	nop
 80026cc:	e000ed00 	.word	0xe000ed00
 80026d0:	e000ed90 	.word	0xe000ed90

080026d4 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b083      	sub	sp, #12
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80026dc:	4a0b      	ldr	r2, [pc, #44]	@ (800270c <HAL_MPU_Enable+0x38>)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	f043 0301 	orr.w	r3, r3, #1
 80026e4:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80026e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002710 <HAL_MPU_Enable+0x3c>)
 80026e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ea:	4a09      	ldr	r2, [pc, #36]	@ (8002710 <HAL_MPU_Enable+0x3c>)
 80026ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026f0:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80026f2:	f3bf 8f4f 	dsb	sy
}
 80026f6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80026f8:	f3bf 8f6f 	isb	sy
}
 80026fc:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80026fe:	bf00      	nop
 8002700:	370c      	adds	r7, #12
 8002702:	46bd      	mov	sp, r7
 8002704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002708:	4770      	bx	lr
 800270a:	bf00      	nop
 800270c:	e000ed90 	.word	0xe000ed90
 8002710:	e000ed00 	.word	0xe000ed00

08002714 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8002714:	b480      	push	{r7}
 8002716:	b083      	sub	sp, #12
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	785a      	ldrb	r2, [r3, #1]
 8002720:	4b1b      	ldr	r3, [pc, #108]	@ (8002790 <HAL_MPU_ConfigRegion+0x7c>)
 8002722:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002724:	4b1a      	ldr	r3, [pc, #104]	@ (8002790 <HAL_MPU_ConfigRegion+0x7c>)
 8002726:	691b      	ldr	r3, [r3, #16]
 8002728:	4a19      	ldr	r2, [pc, #100]	@ (8002790 <HAL_MPU_ConfigRegion+0x7c>)
 800272a:	f023 0301 	bic.w	r3, r3, #1
 800272e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002730:	4a17      	ldr	r2, [pc, #92]	@ (8002790 <HAL_MPU_ConfigRegion+0x7c>)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	7b1b      	ldrb	r3, [r3, #12]
 800273c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	7adb      	ldrb	r3, [r3, #11]
 8002742:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002744:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	7a9b      	ldrb	r3, [r3, #10]
 800274a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800274c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	7b5b      	ldrb	r3, [r3, #13]
 8002752:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002754:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	7b9b      	ldrb	r3, [r3, #14]
 800275a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800275c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	7bdb      	ldrb	r3, [r3, #15]
 8002762:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002764:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	7a5b      	ldrb	r3, [r3, #9]
 800276a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800276c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	7a1b      	ldrb	r3, [r3, #8]
 8002772:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002774:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002776:	687a      	ldr	r2, [r7, #4]
 8002778:	7812      	ldrb	r2, [r2, #0]
 800277a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800277c:	4a04      	ldr	r2, [pc, #16]	@ (8002790 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800277e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002780:	6113      	str	r3, [r2, #16]
}
 8002782:	bf00      	nop
 8002784:	370c      	adds	r7, #12
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr
 800278e:	bf00      	nop
 8002790:	e000ed90 	.word	0xe000ed90

08002794 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b086      	sub	sp, #24
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 800279c:	f7ff fe36 	bl	800240c <HAL_GetTick>
 80027a0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d101      	bne.n	80027ac <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80027a8:	2301      	movs	r3, #1
 80027aa:	e316      	b.n	8002dda <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a66      	ldr	r2, [pc, #408]	@ (800294c <HAL_DMA_Init+0x1b8>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d04a      	beq.n	800284c <HAL_DMA_Init+0xb8>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a65      	ldr	r2, [pc, #404]	@ (8002950 <HAL_DMA_Init+0x1bc>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d045      	beq.n	800284c <HAL_DMA_Init+0xb8>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a63      	ldr	r2, [pc, #396]	@ (8002954 <HAL_DMA_Init+0x1c0>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d040      	beq.n	800284c <HAL_DMA_Init+0xb8>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a62      	ldr	r2, [pc, #392]	@ (8002958 <HAL_DMA_Init+0x1c4>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d03b      	beq.n	800284c <HAL_DMA_Init+0xb8>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a60      	ldr	r2, [pc, #384]	@ (800295c <HAL_DMA_Init+0x1c8>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d036      	beq.n	800284c <HAL_DMA_Init+0xb8>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a5f      	ldr	r2, [pc, #380]	@ (8002960 <HAL_DMA_Init+0x1cc>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d031      	beq.n	800284c <HAL_DMA_Init+0xb8>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a5d      	ldr	r2, [pc, #372]	@ (8002964 <HAL_DMA_Init+0x1d0>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d02c      	beq.n	800284c <HAL_DMA_Init+0xb8>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a5c      	ldr	r2, [pc, #368]	@ (8002968 <HAL_DMA_Init+0x1d4>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d027      	beq.n	800284c <HAL_DMA_Init+0xb8>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a5a      	ldr	r2, [pc, #360]	@ (800296c <HAL_DMA_Init+0x1d8>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d022      	beq.n	800284c <HAL_DMA_Init+0xb8>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a59      	ldr	r2, [pc, #356]	@ (8002970 <HAL_DMA_Init+0x1dc>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d01d      	beq.n	800284c <HAL_DMA_Init+0xb8>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a57      	ldr	r2, [pc, #348]	@ (8002974 <HAL_DMA_Init+0x1e0>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d018      	beq.n	800284c <HAL_DMA_Init+0xb8>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a56      	ldr	r2, [pc, #344]	@ (8002978 <HAL_DMA_Init+0x1e4>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d013      	beq.n	800284c <HAL_DMA_Init+0xb8>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a54      	ldr	r2, [pc, #336]	@ (800297c <HAL_DMA_Init+0x1e8>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d00e      	beq.n	800284c <HAL_DMA_Init+0xb8>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a53      	ldr	r2, [pc, #332]	@ (8002980 <HAL_DMA_Init+0x1ec>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d009      	beq.n	800284c <HAL_DMA_Init+0xb8>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a51      	ldr	r2, [pc, #324]	@ (8002984 <HAL_DMA_Init+0x1f0>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d004      	beq.n	800284c <HAL_DMA_Init+0xb8>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a50      	ldr	r2, [pc, #320]	@ (8002988 <HAL_DMA_Init+0x1f4>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d101      	bne.n	8002850 <HAL_DMA_Init+0xbc>
 800284c:	2301      	movs	r3, #1
 800284e:	e000      	b.n	8002852 <HAL_DMA_Init+0xbe>
 8002850:	2300      	movs	r3, #0
 8002852:	2b00      	cmp	r3, #0
 8002854:	f000 813b 	beq.w	8002ace <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2202      	movs	r2, #2
 800285c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2200      	movs	r2, #0
 8002864:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a37      	ldr	r2, [pc, #220]	@ (800294c <HAL_DMA_Init+0x1b8>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d04a      	beq.n	8002908 <HAL_DMA_Init+0x174>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a36      	ldr	r2, [pc, #216]	@ (8002950 <HAL_DMA_Init+0x1bc>)
 8002878:	4293      	cmp	r3, r2
 800287a:	d045      	beq.n	8002908 <HAL_DMA_Init+0x174>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a34      	ldr	r2, [pc, #208]	@ (8002954 <HAL_DMA_Init+0x1c0>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d040      	beq.n	8002908 <HAL_DMA_Init+0x174>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a33      	ldr	r2, [pc, #204]	@ (8002958 <HAL_DMA_Init+0x1c4>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d03b      	beq.n	8002908 <HAL_DMA_Init+0x174>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a31      	ldr	r2, [pc, #196]	@ (800295c <HAL_DMA_Init+0x1c8>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d036      	beq.n	8002908 <HAL_DMA_Init+0x174>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4a30      	ldr	r2, [pc, #192]	@ (8002960 <HAL_DMA_Init+0x1cc>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d031      	beq.n	8002908 <HAL_DMA_Init+0x174>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a2e      	ldr	r2, [pc, #184]	@ (8002964 <HAL_DMA_Init+0x1d0>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d02c      	beq.n	8002908 <HAL_DMA_Init+0x174>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a2d      	ldr	r2, [pc, #180]	@ (8002968 <HAL_DMA_Init+0x1d4>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d027      	beq.n	8002908 <HAL_DMA_Init+0x174>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a2b      	ldr	r2, [pc, #172]	@ (800296c <HAL_DMA_Init+0x1d8>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d022      	beq.n	8002908 <HAL_DMA_Init+0x174>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a2a      	ldr	r2, [pc, #168]	@ (8002970 <HAL_DMA_Init+0x1dc>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d01d      	beq.n	8002908 <HAL_DMA_Init+0x174>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a28      	ldr	r2, [pc, #160]	@ (8002974 <HAL_DMA_Init+0x1e0>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d018      	beq.n	8002908 <HAL_DMA_Init+0x174>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a27      	ldr	r2, [pc, #156]	@ (8002978 <HAL_DMA_Init+0x1e4>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	d013      	beq.n	8002908 <HAL_DMA_Init+0x174>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a25      	ldr	r2, [pc, #148]	@ (800297c <HAL_DMA_Init+0x1e8>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d00e      	beq.n	8002908 <HAL_DMA_Init+0x174>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a24      	ldr	r2, [pc, #144]	@ (8002980 <HAL_DMA_Init+0x1ec>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d009      	beq.n	8002908 <HAL_DMA_Init+0x174>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a22      	ldr	r2, [pc, #136]	@ (8002984 <HAL_DMA_Init+0x1f0>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d004      	beq.n	8002908 <HAL_DMA_Init+0x174>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a21      	ldr	r2, [pc, #132]	@ (8002988 <HAL_DMA_Init+0x1f4>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d108      	bne.n	800291a <HAL_DMA_Init+0x186>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f022 0201 	bic.w	r2, r2, #1
 8002916:	601a      	str	r2, [r3, #0]
 8002918:	e007      	b.n	800292a <HAL_DMA_Init+0x196>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f022 0201 	bic.w	r2, r2, #1
 8002928:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800292a:	e02f      	b.n	800298c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800292c:	f7ff fd6e 	bl	800240c <HAL_GetTick>
 8002930:	4602      	mov	r2, r0
 8002932:	693b      	ldr	r3, [r7, #16]
 8002934:	1ad3      	subs	r3, r2, r3
 8002936:	2b05      	cmp	r3, #5
 8002938:	d928      	bls.n	800298c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2220      	movs	r2, #32
 800293e:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2203      	movs	r2, #3
 8002944:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8002948:	2301      	movs	r3, #1
 800294a:	e246      	b.n	8002dda <HAL_DMA_Init+0x646>
 800294c:	40020010 	.word	0x40020010
 8002950:	40020028 	.word	0x40020028
 8002954:	40020040 	.word	0x40020040
 8002958:	40020058 	.word	0x40020058
 800295c:	40020070 	.word	0x40020070
 8002960:	40020088 	.word	0x40020088
 8002964:	400200a0 	.word	0x400200a0
 8002968:	400200b8 	.word	0x400200b8
 800296c:	40020410 	.word	0x40020410
 8002970:	40020428 	.word	0x40020428
 8002974:	40020440 	.word	0x40020440
 8002978:	40020458 	.word	0x40020458
 800297c:	40020470 	.word	0x40020470
 8002980:	40020488 	.word	0x40020488
 8002984:	400204a0 	.word	0x400204a0
 8002988:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f003 0301 	and.w	r3, r3, #1
 8002996:	2b00      	cmp	r3, #0
 8002998:	d1c8      	bne.n	800292c <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80029a2:	697a      	ldr	r2, [r7, #20]
 80029a4:	4b83      	ldr	r3, [pc, #524]	@ (8002bb4 <HAL_DMA_Init+0x420>)
 80029a6:	4013      	ands	r3, r2
 80029a8:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80029b2:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	691b      	ldr	r3, [r3, #16]
 80029b8:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029be:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	699b      	ldr	r3, [r3, #24]
 80029c4:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029ca:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6a1b      	ldr	r3, [r3, #32]
 80029d0:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80029d2:	697a      	ldr	r2, [r7, #20]
 80029d4:	4313      	orrs	r3, r2
 80029d6:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029dc:	2b04      	cmp	r3, #4
 80029de:	d107      	bne.n	80029f0 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029e8:	4313      	orrs	r3, r2
 80029ea:	697a      	ldr	r2, [r7, #20]
 80029ec:	4313      	orrs	r3, r2
 80029ee:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80029f0:	4b71      	ldr	r3, [pc, #452]	@ (8002bb8 <HAL_DMA_Init+0x424>)
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	4b71      	ldr	r3, [pc, #452]	@ (8002bbc <HAL_DMA_Init+0x428>)
 80029f6:	4013      	ands	r3, r2
 80029f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80029fc:	d328      	bcc.n	8002a50 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	2b28      	cmp	r3, #40	@ 0x28
 8002a04:	d903      	bls.n	8002a0e <HAL_DMA_Init+0x27a>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	2b2e      	cmp	r3, #46	@ 0x2e
 8002a0c:	d917      	bls.n	8002a3e <HAL_DMA_Init+0x2aa>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	2b3e      	cmp	r3, #62	@ 0x3e
 8002a14:	d903      	bls.n	8002a1e <HAL_DMA_Init+0x28a>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	2b42      	cmp	r3, #66	@ 0x42
 8002a1c:	d90f      	bls.n	8002a3e <HAL_DMA_Init+0x2aa>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	2b46      	cmp	r3, #70	@ 0x46
 8002a24:	d903      	bls.n	8002a2e <HAL_DMA_Init+0x29a>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	2b48      	cmp	r3, #72	@ 0x48
 8002a2c:	d907      	bls.n	8002a3e <HAL_DMA_Init+0x2aa>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	2b4e      	cmp	r3, #78	@ 0x4e
 8002a34:	d905      	bls.n	8002a42 <HAL_DMA_Init+0x2ae>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	2b52      	cmp	r3, #82	@ 0x52
 8002a3c:	d801      	bhi.n	8002a42 <HAL_DMA_Init+0x2ae>
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e000      	b.n	8002a44 <HAL_DMA_Init+0x2b0>
 8002a42:	2300      	movs	r3, #0
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d003      	beq.n	8002a50 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002a4e:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	697a      	ldr	r2, [r7, #20]
 8002a56:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	695b      	ldr	r3, [r3, #20]
 8002a5e:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	f023 0307 	bic.w	r3, r3, #7
 8002a66:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a6c:	697a      	ldr	r2, [r7, #20]
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a76:	2b04      	cmp	r3, #4
 8002a78:	d117      	bne.n	8002aaa <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a7e:	697a      	ldr	r2, [r7, #20]
 8002a80:	4313      	orrs	r3, r2
 8002a82:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d00e      	beq.n	8002aaa <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002a8c:	6878      	ldr	r0, [r7, #4]
 8002a8e:	f002 fb33 	bl	80050f8 <DMA_CheckFifoParam>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d008      	beq.n	8002aaa <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2240      	movs	r2, #64	@ 0x40
 8002a9c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e197      	b.n	8002dda <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	697a      	ldr	r2, [r7, #20]
 8002ab0:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002ab2:	6878      	ldr	r0, [r7, #4]
 8002ab4:	f002 fa6e 	bl	8004f94 <DMA_CalcBaseAndBitshift>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ac0:	f003 031f 	and.w	r3, r3, #31
 8002ac4:	223f      	movs	r2, #63	@ 0x3f
 8002ac6:	409a      	lsls	r2, r3
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	609a      	str	r2, [r3, #8]
 8002acc:	e0cd      	b.n	8002c6a <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a3b      	ldr	r2, [pc, #236]	@ (8002bc0 <HAL_DMA_Init+0x42c>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d022      	beq.n	8002b1e <HAL_DMA_Init+0x38a>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a39      	ldr	r2, [pc, #228]	@ (8002bc4 <HAL_DMA_Init+0x430>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d01d      	beq.n	8002b1e <HAL_DMA_Init+0x38a>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a38      	ldr	r2, [pc, #224]	@ (8002bc8 <HAL_DMA_Init+0x434>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d018      	beq.n	8002b1e <HAL_DMA_Init+0x38a>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a36      	ldr	r2, [pc, #216]	@ (8002bcc <HAL_DMA_Init+0x438>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d013      	beq.n	8002b1e <HAL_DMA_Init+0x38a>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a35      	ldr	r2, [pc, #212]	@ (8002bd0 <HAL_DMA_Init+0x43c>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d00e      	beq.n	8002b1e <HAL_DMA_Init+0x38a>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a33      	ldr	r2, [pc, #204]	@ (8002bd4 <HAL_DMA_Init+0x440>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d009      	beq.n	8002b1e <HAL_DMA_Init+0x38a>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a32      	ldr	r2, [pc, #200]	@ (8002bd8 <HAL_DMA_Init+0x444>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d004      	beq.n	8002b1e <HAL_DMA_Init+0x38a>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a30      	ldr	r2, [pc, #192]	@ (8002bdc <HAL_DMA_Init+0x448>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d101      	bne.n	8002b22 <HAL_DMA_Init+0x38e>
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e000      	b.n	8002b24 <HAL_DMA_Init+0x390>
 8002b22:	2300      	movs	r3, #0
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	f000 8097 	beq.w	8002c58 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a24      	ldr	r2, [pc, #144]	@ (8002bc0 <HAL_DMA_Init+0x42c>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d021      	beq.n	8002b78 <HAL_DMA_Init+0x3e4>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a22      	ldr	r2, [pc, #136]	@ (8002bc4 <HAL_DMA_Init+0x430>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d01c      	beq.n	8002b78 <HAL_DMA_Init+0x3e4>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a21      	ldr	r2, [pc, #132]	@ (8002bc8 <HAL_DMA_Init+0x434>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d017      	beq.n	8002b78 <HAL_DMA_Init+0x3e4>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a1f      	ldr	r2, [pc, #124]	@ (8002bcc <HAL_DMA_Init+0x438>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d012      	beq.n	8002b78 <HAL_DMA_Init+0x3e4>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a1e      	ldr	r2, [pc, #120]	@ (8002bd0 <HAL_DMA_Init+0x43c>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d00d      	beq.n	8002b78 <HAL_DMA_Init+0x3e4>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a1c      	ldr	r2, [pc, #112]	@ (8002bd4 <HAL_DMA_Init+0x440>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d008      	beq.n	8002b78 <HAL_DMA_Init+0x3e4>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a1b      	ldr	r2, [pc, #108]	@ (8002bd8 <HAL_DMA_Init+0x444>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d003      	beq.n	8002b78 <HAL_DMA_Init+0x3e4>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a19      	ldr	r2, [pc, #100]	@ (8002bdc <HAL_DMA_Init+0x448>)
 8002b76:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2202      	movs	r2, #2
 8002b7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2200      	movs	r2, #0
 8002b84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8002b90:	697a      	ldr	r2, [r7, #20]
 8002b92:	4b13      	ldr	r3, [pc, #76]	@ (8002be0 <HAL_DMA_Init+0x44c>)
 8002b94:	4013      	ands	r3, r2
 8002b96:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	2b40      	cmp	r3, #64	@ 0x40
 8002b9e:	d021      	beq.n	8002be4 <HAL_DMA_Init+0x450>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	2b80      	cmp	r3, #128	@ 0x80
 8002ba6:	d102      	bne.n	8002bae <HAL_DMA_Init+0x41a>
 8002ba8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002bac:	e01b      	b.n	8002be6 <HAL_DMA_Init+0x452>
 8002bae:	2300      	movs	r3, #0
 8002bb0:	e019      	b.n	8002be6 <HAL_DMA_Init+0x452>
 8002bb2:	bf00      	nop
 8002bb4:	fe10803f 	.word	0xfe10803f
 8002bb8:	5c001000 	.word	0x5c001000
 8002bbc:	ffff0000 	.word	0xffff0000
 8002bc0:	58025408 	.word	0x58025408
 8002bc4:	5802541c 	.word	0x5802541c
 8002bc8:	58025430 	.word	0x58025430
 8002bcc:	58025444 	.word	0x58025444
 8002bd0:	58025458 	.word	0x58025458
 8002bd4:	5802546c 	.word	0x5802546c
 8002bd8:	58025480 	.word	0x58025480
 8002bdc:	58025494 	.word	0x58025494
 8002be0:	fffe000f 	.word	0xfffe000f
 8002be4:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002be6:	687a      	ldr	r2, [r7, #4]
 8002be8:	68d2      	ldr	r2, [r2, #12]
 8002bea:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002bec:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	691b      	ldr	r3, [r3, #16]
 8002bf2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002bf4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	695b      	ldr	r3, [r3, #20]
 8002bfa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002bfc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	699b      	ldr	r3, [r3, #24]
 8002c02:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002c04:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	69db      	ldr	r3, [r3, #28]
 8002c0a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002c0c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6a1b      	ldr	r3, [r3, #32]
 8002c12:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002c14:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002c16:	697a      	ldr	r2, [r7, #20]
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	697a      	ldr	r2, [r7, #20]
 8002c22:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	461a      	mov	r2, r3
 8002c2a:	4b6e      	ldr	r3, [pc, #440]	@ (8002de4 <HAL_DMA_Init+0x650>)
 8002c2c:	4413      	add	r3, r2
 8002c2e:	4a6e      	ldr	r2, [pc, #440]	@ (8002de8 <HAL_DMA_Init+0x654>)
 8002c30:	fba2 2303 	umull	r2, r3, r2, r3
 8002c34:	091b      	lsrs	r3, r3, #4
 8002c36:	009a      	lsls	r2, r3, #2
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002c3c:	6878      	ldr	r0, [r7, #4]
 8002c3e:	f002 f9a9 	bl	8004f94 <DMA_CalcBaseAndBitshift>
 8002c42:	4603      	mov	r3, r0
 8002c44:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c4a:	f003 031f 	and.w	r3, r3, #31
 8002c4e:	2201      	movs	r2, #1
 8002c50:	409a      	lsls	r2, r3
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	605a      	str	r2, [r3, #4]
 8002c56:	e008      	b.n	8002c6a <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2240      	movs	r2, #64	@ 0x40
 8002c5c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2203      	movs	r2, #3
 8002c62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e0b7      	b.n	8002dda <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a5f      	ldr	r2, [pc, #380]	@ (8002dec <HAL_DMA_Init+0x658>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d072      	beq.n	8002d5a <HAL_DMA_Init+0x5c6>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a5d      	ldr	r2, [pc, #372]	@ (8002df0 <HAL_DMA_Init+0x65c>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d06d      	beq.n	8002d5a <HAL_DMA_Init+0x5c6>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a5c      	ldr	r2, [pc, #368]	@ (8002df4 <HAL_DMA_Init+0x660>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d068      	beq.n	8002d5a <HAL_DMA_Init+0x5c6>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a5a      	ldr	r2, [pc, #360]	@ (8002df8 <HAL_DMA_Init+0x664>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d063      	beq.n	8002d5a <HAL_DMA_Init+0x5c6>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a59      	ldr	r2, [pc, #356]	@ (8002dfc <HAL_DMA_Init+0x668>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d05e      	beq.n	8002d5a <HAL_DMA_Init+0x5c6>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a57      	ldr	r2, [pc, #348]	@ (8002e00 <HAL_DMA_Init+0x66c>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d059      	beq.n	8002d5a <HAL_DMA_Init+0x5c6>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a56      	ldr	r2, [pc, #344]	@ (8002e04 <HAL_DMA_Init+0x670>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d054      	beq.n	8002d5a <HAL_DMA_Init+0x5c6>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a54      	ldr	r2, [pc, #336]	@ (8002e08 <HAL_DMA_Init+0x674>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d04f      	beq.n	8002d5a <HAL_DMA_Init+0x5c6>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a53      	ldr	r2, [pc, #332]	@ (8002e0c <HAL_DMA_Init+0x678>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d04a      	beq.n	8002d5a <HAL_DMA_Init+0x5c6>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a51      	ldr	r2, [pc, #324]	@ (8002e10 <HAL_DMA_Init+0x67c>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d045      	beq.n	8002d5a <HAL_DMA_Init+0x5c6>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4a50      	ldr	r2, [pc, #320]	@ (8002e14 <HAL_DMA_Init+0x680>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d040      	beq.n	8002d5a <HAL_DMA_Init+0x5c6>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a4e      	ldr	r2, [pc, #312]	@ (8002e18 <HAL_DMA_Init+0x684>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d03b      	beq.n	8002d5a <HAL_DMA_Init+0x5c6>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4a4d      	ldr	r2, [pc, #308]	@ (8002e1c <HAL_DMA_Init+0x688>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d036      	beq.n	8002d5a <HAL_DMA_Init+0x5c6>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a4b      	ldr	r2, [pc, #300]	@ (8002e20 <HAL_DMA_Init+0x68c>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d031      	beq.n	8002d5a <HAL_DMA_Init+0x5c6>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a4a      	ldr	r2, [pc, #296]	@ (8002e24 <HAL_DMA_Init+0x690>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d02c      	beq.n	8002d5a <HAL_DMA_Init+0x5c6>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a48      	ldr	r2, [pc, #288]	@ (8002e28 <HAL_DMA_Init+0x694>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d027      	beq.n	8002d5a <HAL_DMA_Init+0x5c6>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a47      	ldr	r2, [pc, #284]	@ (8002e2c <HAL_DMA_Init+0x698>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d022      	beq.n	8002d5a <HAL_DMA_Init+0x5c6>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a45      	ldr	r2, [pc, #276]	@ (8002e30 <HAL_DMA_Init+0x69c>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d01d      	beq.n	8002d5a <HAL_DMA_Init+0x5c6>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a44      	ldr	r2, [pc, #272]	@ (8002e34 <HAL_DMA_Init+0x6a0>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d018      	beq.n	8002d5a <HAL_DMA_Init+0x5c6>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a42      	ldr	r2, [pc, #264]	@ (8002e38 <HAL_DMA_Init+0x6a4>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d013      	beq.n	8002d5a <HAL_DMA_Init+0x5c6>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a41      	ldr	r2, [pc, #260]	@ (8002e3c <HAL_DMA_Init+0x6a8>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d00e      	beq.n	8002d5a <HAL_DMA_Init+0x5c6>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a3f      	ldr	r2, [pc, #252]	@ (8002e40 <HAL_DMA_Init+0x6ac>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d009      	beq.n	8002d5a <HAL_DMA_Init+0x5c6>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a3e      	ldr	r2, [pc, #248]	@ (8002e44 <HAL_DMA_Init+0x6b0>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d004      	beq.n	8002d5a <HAL_DMA_Init+0x5c6>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a3c      	ldr	r2, [pc, #240]	@ (8002e48 <HAL_DMA_Init+0x6b4>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d101      	bne.n	8002d5e <HAL_DMA_Init+0x5ca>
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e000      	b.n	8002d60 <HAL_DMA_Init+0x5cc>
 8002d5e:	2300      	movs	r3, #0
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d032      	beq.n	8002dca <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002d64:	6878      	ldr	r0, [r7, #4]
 8002d66:	f002 fa43 	bl	80051f0 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	2b80      	cmp	r3, #128	@ 0x80
 8002d70:	d102      	bne.n	8002d78 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2200      	movs	r2, #0
 8002d76:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	685a      	ldr	r2, [r3, #4]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d80:	b2d2      	uxtb	r2, r2
 8002d82:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002d88:	687a      	ldr	r2, [r7, #4]
 8002d8a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002d8c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d010      	beq.n	8002db8 <HAL_DMA_Init+0x624>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	2b08      	cmp	r3, #8
 8002d9c:	d80c      	bhi.n	8002db8 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	f002 fac0 	bl	8005324 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002da8:	2200      	movs	r2, #0
 8002daa:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002db0:	687a      	ldr	r2, [r7, #4]
 8002db2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002db4:	605a      	str	r2, [r3, #4]
 8002db6:	e008      	b.n	8002dca <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002dd8:	2300      	movs	r3, #0
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3718      	adds	r7, #24
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	bf00      	nop
 8002de4:	a7fdabf8 	.word	0xa7fdabf8
 8002de8:	cccccccd 	.word	0xcccccccd
 8002dec:	40020010 	.word	0x40020010
 8002df0:	40020028 	.word	0x40020028
 8002df4:	40020040 	.word	0x40020040
 8002df8:	40020058 	.word	0x40020058
 8002dfc:	40020070 	.word	0x40020070
 8002e00:	40020088 	.word	0x40020088
 8002e04:	400200a0 	.word	0x400200a0
 8002e08:	400200b8 	.word	0x400200b8
 8002e0c:	40020410 	.word	0x40020410
 8002e10:	40020428 	.word	0x40020428
 8002e14:	40020440 	.word	0x40020440
 8002e18:	40020458 	.word	0x40020458
 8002e1c:	40020470 	.word	0x40020470
 8002e20:	40020488 	.word	0x40020488
 8002e24:	400204a0 	.word	0x400204a0
 8002e28:	400204b8 	.word	0x400204b8
 8002e2c:	58025408 	.word	0x58025408
 8002e30:	5802541c 	.word	0x5802541c
 8002e34:	58025430 	.word	0x58025430
 8002e38:	58025444 	.word	0x58025444
 8002e3c:	58025458 	.word	0x58025458
 8002e40:	5802546c 	.word	0x5802546c
 8002e44:	58025480 	.word	0x58025480
 8002e48:	58025494 	.word	0x58025494

08002e4c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b086      	sub	sp, #24
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	60f8      	str	r0, [r7, #12]
 8002e54:	60b9      	str	r1, [r7, #8]
 8002e56:	607a      	str	r2, [r7, #4]
 8002e58:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d101      	bne.n	8002e68 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	e226      	b.n	80032b6 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	d101      	bne.n	8002e76 <HAL_DMA_Start_IT+0x2a>
 8002e72:	2302      	movs	r3, #2
 8002e74:	e21f      	b.n	80032b6 <HAL_DMA_Start_IT+0x46a>
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2201      	movs	r2, #1
 8002e7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	2b01      	cmp	r3, #1
 8002e88:	f040 820a 	bne.w	80032a0 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2202      	movs	r2, #2
 8002e90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	2200      	movs	r2, #0
 8002e98:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a68      	ldr	r2, [pc, #416]	@ (8003040 <HAL_DMA_Start_IT+0x1f4>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d04a      	beq.n	8002f3a <HAL_DMA_Start_IT+0xee>
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a66      	ldr	r2, [pc, #408]	@ (8003044 <HAL_DMA_Start_IT+0x1f8>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d045      	beq.n	8002f3a <HAL_DMA_Start_IT+0xee>
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a65      	ldr	r2, [pc, #404]	@ (8003048 <HAL_DMA_Start_IT+0x1fc>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d040      	beq.n	8002f3a <HAL_DMA_Start_IT+0xee>
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a63      	ldr	r2, [pc, #396]	@ (800304c <HAL_DMA_Start_IT+0x200>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d03b      	beq.n	8002f3a <HAL_DMA_Start_IT+0xee>
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a62      	ldr	r2, [pc, #392]	@ (8003050 <HAL_DMA_Start_IT+0x204>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d036      	beq.n	8002f3a <HAL_DMA_Start_IT+0xee>
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a60      	ldr	r2, [pc, #384]	@ (8003054 <HAL_DMA_Start_IT+0x208>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d031      	beq.n	8002f3a <HAL_DMA_Start_IT+0xee>
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4a5f      	ldr	r2, [pc, #380]	@ (8003058 <HAL_DMA_Start_IT+0x20c>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d02c      	beq.n	8002f3a <HAL_DMA_Start_IT+0xee>
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a5d      	ldr	r2, [pc, #372]	@ (800305c <HAL_DMA_Start_IT+0x210>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d027      	beq.n	8002f3a <HAL_DMA_Start_IT+0xee>
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a5c      	ldr	r2, [pc, #368]	@ (8003060 <HAL_DMA_Start_IT+0x214>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d022      	beq.n	8002f3a <HAL_DMA_Start_IT+0xee>
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a5a      	ldr	r2, [pc, #360]	@ (8003064 <HAL_DMA_Start_IT+0x218>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d01d      	beq.n	8002f3a <HAL_DMA_Start_IT+0xee>
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a59      	ldr	r2, [pc, #356]	@ (8003068 <HAL_DMA_Start_IT+0x21c>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d018      	beq.n	8002f3a <HAL_DMA_Start_IT+0xee>
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a57      	ldr	r2, [pc, #348]	@ (800306c <HAL_DMA_Start_IT+0x220>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d013      	beq.n	8002f3a <HAL_DMA_Start_IT+0xee>
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4a56      	ldr	r2, [pc, #344]	@ (8003070 <HAL_DMA_Start_IT+0x224>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d00e      	beq.n	8002f3a <HAL_DMA_Start_IT+0xee>
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a54      	ldr	r2, [pc, #336]	@ (8003074 <HAL_DMA_Start_IT+0x228>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d009      	beq.n	8002f3a <HAL_DMA_Start_IT+0xee>
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4a53      	ldr	r2, [pc, #332]	@ (8003078 <HAL_DMA_Start_IT+0x22c>)
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d004      	beq.n	8002f3a <HAL_DMA_Start_IT+0xee>
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a51      	ldr	r2, [pc, #324]	@ (800307c <HAL_DMA_Start_IT+0x230>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d108      	bne.n	8002f4c <HAL_DMA_Start_IT+0x100>
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f022 0201 	bic.w	r2, r2, #1
 8002f48:	601a      	str	r2, [r3, #0]
 8002f4a:	e007      	b.n	8002f5c <HAL_DMA_Start_IT+0x110>
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f022 0201 	bic.w	r2, r2, #1
 8002f5a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	687a      	ldr	r2, [r7, #4]
 8002f60:	68b9      	ldr	r1, [r7, #8]
 8002f62:	68f8      	ldr	r0, [r7, #12]
 8002f64:	f001 fe6a 	bl	8004c3c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a34      	ldr	r2, [pc, #208]	@ (8003040 <HAL_DMA_Start_IT+0x1f4>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d04a      	beq.n	8003008 <HAL_DMA_Start_IT+0x1bc>
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a33      	ldr	r2, [pc, #204]	@ (8003044 <HAL_DMA_Start_IT+0x1f8>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d045      	beq.n	8003008 <HAL_DMA_Start_IT+0x1bc>
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a31      	ldr	r2, [pc, #196]	@ (8003048 <HAL_DMA_Start_IT+0x1fc>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d040      	beq.n	8003008 <HAL_DMA_Start_IT+0x1bc>
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a30      	ldr	r2, [pc, #192]	@ (800304c <HAL_DMA_Start_IT+0x200>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d03b      	beq.n	8003008 <HAL_DMA_Start_IT+0x1bc>
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a2e      	ldr	r2, [pc, #184]	@ (8003050 <HAL_DMA_Start_IT+0x204>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d036      	beq.n	8003008 <HAL_DMA_Start_IT+0x1bc>
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a2d      	ldr	r2, [pc, #180]	@ (8003054 <HAL_DMA_Start_IT+0x208>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d031      	beq.n	8003008 <HAL_DMA_Start_IT+0x1bc>
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a2b      	ldr	r2, [pc, #172]	@ (8003058 <HAL_DMA_Start_IT+0x20c>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d02c      	beq.n	8003008 <HAL_DMA_Start_IT+0x1bc>
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a2a      	ldr	r2, [pc, #168]	@ (800305c <HAL_DMA_Start_IT+0x210>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d027      	beq.n	8003008 <HAL_DMA_Start_IT+0x1bc>
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a28      	ldr	r2, [pc, #160]	@ (8003060 <HAL_DMA_Start_IT+0x214>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d022      	beq.n	8003008 <HAL_DMA_Start_IT+0x1bc>
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a27      	ldr	r2, [pc, #156]	@ (8003064 <HAL_DMA_Start_IT+0x218>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d01d      	beq.n	8003008 <HAL_DMA_Start_IT+0x1bc>
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a25      	ldr	r2, [pc, #148]	@ (8003068 <HAL_DMA_Start_IT+0x21c>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d018      	beq.n	8003008 <HAL_DMA_Start_IT+0x1bc>
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a24      	ldr	r2, [pc, #144]	@ (800306c <HAL_DMA_Start_IT+0x220>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d013      	beq.n	8003008 <HAL_DMA_Start_IT+0x1bc>
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a22      	ldr	r2, [pc, #136]	@ (8003070 <HAL_DMA_Start_IT+0x224>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d00e      	beq.n	8003008 <HAL_DMA_Start_IT+0x1bc>
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a21      	ldr	r2, [pc, #132]	@ (8003074 <HAL_DMA_Start_IT+0x228>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d009      	beq.n	8003008 <HAL_DMA_Start_IT+0x1bc>
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a1f      	ldr	r2, [pc, #124]	@ (8003078 <HAL_DMA_Start_IT+0x22c>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d004      	beq.n	8003008 <HAL_DMA_Start_IT+0x1bc>
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a1e      	ldr	r2, [pc, #120]	@ (800307c <HAL_DMA_Start_IT+0x230>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d101      	bne.n	800300c <HAL_DMA_Start_IT+0x1c0>
 8003008:	2301      	movs	r3, #1
 800300a:	e000      	b.n	800300e <HAL_DMA_Start_IT+0x1c2>
 800300c:	2300      	movs	r3, #0
 800300e:	2b00      	cmp	r3, #0
 8003010:	d036      	beq.n	8003080 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f023 021e 	bic.w	r2, r3, #30
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f042 0216 	orr.w	r2, r2, #22
 8003024:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800302a:	2b00      	cmp	r3, #0
 800302c:	d03e      	beq.n	80030ac <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	681a      	ldr	r2, [r3, #0]
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f042 0208 	orr.w	r2, r2, #8
 800303c:	601a      	str	r2, [r3, #0]
 800303e:	e035      	b.n	80030ac <HAL_DMA_Start_IT+0x260>
 8003040:	40020010 	.word	0x40020010
 8003044:	40020028 	.word	0x40020028
 8003048:	40020040 	.word	0x40020040
 800304c:	40020058 	.word	0x40020058
 8003050:	40020070 	.word	0x40020070
 8003054:	40020088 	.word	0x40020088
 8003058:	400200a0 	.word	0x400200a0
 800305c:	400200b8 	.word	0x400200b8
 8003060:	40020410 	.word	0x40020410
 8003064:	40020428 	.word	0x40020428
 8003068:	40020440 	.word	0x40020440
 800306c:	40020458 	.word	0x40020458
 8003070:	40020470 	.word	0x40020470
 8003074:	40020488 	.word	0x40020488
 8003078:	400204a0 	.word	0x400204a0
 800307c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f023 020e 	bic.w	r2, r3, #14
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f042 020a 	orr.w	r2, r2, #10
 8003092:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003098:	2b00      	cmp	r3, #0
 800309a:	d007      	beq.n	80030ac <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	681a      	ldr	r2, [r3, #0]
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f042 0204 	orr.w	r2, r2, #4
 80030aa:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a83      	ldr	r2, [pc, #524]	@ (80032c0 <HAL_DMA_Start_IT+0x474>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d072      	beq.n	800319c <HAL_DMA_Start_IT+0x350>
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a82      	ldr	r2, [pc, #520]	@ (80032c4 <HAL_DMA_Start_IT+0x478>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d06d      	beq.n	800319c <HAL_DMA_Start_IT+0x350>
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a80      	ldr	r2, [pc, #512]	@ (80032c8 <HAL_DMA_Start_IT+0x47c>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d068      	beq.n	800319c <HAL_DMA_Start_IT+0x350>
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a7f      	ldr	r2, [pc, #508]	@ (80032cc <HAL_DMA_Start_IT+0x480>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d063      	beq.n	800319c <HAL_DMA_Start_IT+0x350>
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a7d      	ldr	r2, [pc, #500]	@ (80032d0 <HAL_DMA_Start_IT+0x484>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d05e      	beq.n	800319c <HAL_DMA_Start_IT+0x350>
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a7c      	ldr	r2, [pc, #496]	@ (80032d4 <HAL_DMA_Start_IT+0x488>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d059      	beq.n	800319c <HAL_DMA_Start_IT+0x350>
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a7a      	ldr	r2, [pc, #488]	@ (80032d8 <HAL_DMA_Start_IT+0x48c>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d054      	beq.n	800319c <HAL_DMA_Start_IT+0x350>
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a79      	ldr	r2, [pc, #484]	@ (80032dc <HAL_DMA_Start_IT+0x490>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d04f      	beq.n	800319c <HAL_DMA_Start_IT+0x350>
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a77      	ldr	r2, [pc, #476]	@ (80032e0 <HAL_DMA_Start_IT+0x494>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d04a      	beq.n	800319c <HAL_DMA_Start_IT+0x350>
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a76      	ldr	r2, [pc, #472]	@ (80032e4 <HAL_DMA_Start_IT+0x498>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d045      	beq.n	800319c <HAL_DMA_Start_IT+0x350>
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a74      	ldr	r2, [pc, #464]	@ (80032e8 <HAL_DMA_Start_IT+0x49c>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d040      	beq.n	800319c <HAL_DMA_Start_IT+0x350>
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a73      	ldr	r2, [pc, #460]	@ (80032ec <HAL_DMA_Start_IT+0x4a0>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d03b      	beq.n	800319c <HAL_DMA_Start_IT+0x350>
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a71      	ldr	r2, [pc, #452]	@ (80032f0 <HAL_DMA_Start_IT+0x4a4>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d036      	beq.n	800319c <HAL_DMA_Start_IT+0x350>
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a70      	ldr	r2, [pc, #448]	@ (80032f4 <HAL_DMA_Start_IT+0x4a8>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d031      	beq.n	800319c <HAL_DMA_Start_IT+0x350>
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a6e      	ldr	r2, [pc, #440]	@ (80032f8 <HAL_DMA_Start_IT+0x4ac>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d02c      	beq.n	800319c <HAL_DMA_Start_IT+0x350>
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a6d      	ldr	r2, [pc, #436]	@ (80032fc <HAL_DMA_Start_IT+0x4b0>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d027      	beq.n	800319c <HAL_DMA_Start_IT+0x350>
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a6b      	ldr	r2, [pc, #428]	@ (8003300 <HAL_DMA_Start_IT+0x4b4>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d022      	beq.n	800319c <HAL_DMA_Start_IT+0x350>
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a6a      	ldr	r2, [pc, #424]	@ (8003304 <HAL_DMA_Start_IT+0x4b8>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d01d      	beq.n	800319c <HAL_DMA_Start_IT+0x350>
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a68      	ldr	r2, [pc, #416]	@ (8003308 <HAL_DMA_Start_IT+0x4bc>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d018      	beq.n	800319c <HAL_DMA_Start_IT+0x350>
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a67      	ldr	r2, [pc, #412]	@ (800330c <HAL_DMA_Start_IT+0x4c0>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d013      	beq.n	800319c <HAL_DMA_Start_IT+0x350>
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a65      	ldr	r2, [pc, #404]	@ (8003310 <HAL_DMA_Start_IT+0x4c4>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d00e      	beq.n	800319c <HAL_DMA_Start_IT+0x350>
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a64      	ldr	r2, [pc, #400]	@ (8003314 <HAL_DMA_Start_IT+0x4c8>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d009      	beq.n	800319c <HAL_DMA_Start_IT+0x350>
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a62      	ldr	r2, [pc, #392]	@ (8003318 <HAL_DMA_Start_IT+0x4cc>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d004      	beq.n	800319c <HAL_DMA_Start_IT+0x350>
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a61      	ldr	r2, [pc, #388]	@ (800331c <HAL_DMA_Start_IT+0x4d0>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d101      	bne.n	80031a0 <HAL_DMA_Start_IT+0x354>
 800319c:	2301      	movs	r3, #1
 800319e:	e000      	b.n	80031a2 <HAL_DMA_Start_IT+0x356>
 80031a0:	2300      	movs	r3, #0
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d01a      	beq.n	80031dc <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d007      	beq.n	80031c4 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031be:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031c2:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d007      	beq.n	80031dc <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031d6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031da:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a37      	ldr	r2, [pc, #220]	@ (80032c0 <HAL_DMA_Start_IT+0x474>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d04a      	beq.n	800327c <HAL_DMA_Start_IT+0x430>
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a36      	ldr	r2, [pc, #216]	@ (80032c4 <HAL_DMA_Start_IT+0x478>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d045      	beq.n	800327c <HAL_DMA_Start_IT+0x430>
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4a34      	ldr	r2, [pc, #208]	@ (80032c8 <HAL_DMA_Start_IT+0x47c>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d040      	beq.n	800327c <HAL_DMA_Start_IT+0x430>
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a33      	ldr	r2, [pc, #204]	@ (80032cc <HAL_DMA_Start_IT+0x480>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d03b      	beq.n	800327c <HAL_DMA_Start_IT+0x430>
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a31      	ldr	r2, [pc, #196]	@ (80032d0 <HAL_DMA_Start_IT+0x484>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d036      	beq.n	800327c <HAL_DMA_Start_IT+0x430>
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a30      	ldr	r2, [pc, #192]	@ (80032d4 <HAL_DMA_Start_IT+0x488>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d031      	beq.n	800327c <HAL_DMA_Start_IT+0x430>
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a2e      	ldr	r2, [pc, #184]	@ (80032d8 <HAL_DMA_Start_IT+0x48c>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d02c      	beq.n	800327c <HAL_DMA_Start_IT+0x430>
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a2d      	ldr	r2, [pc, #180]	@ (80032dc <HAL_DMA_Start_IT+0x490>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d027      	beq.n	800327c <HAL_DMA_Start_IT+0x430>
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a2b      	ldr	r2, [pc, #172]	@ (80032e0 <HAL_DMA_Start_IT+0x494>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d022      	beq.n	800327c <HAL_DMA_Start_IT+0x430>
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a2a      	ldr	r2, [pc, #168]	@ (80032e4 <HAL_DMA_Start_IT+0x498>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d01d      	beq.n	800327c <HAL_DMA_Start_IT+0x430>
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a28      	ldr	r2, [pc, #160]	@ (80032e8 <HAL_DMA_Start_IT+0x49c>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d018      	beq.n	800327c <HAL_DMA_Start_IT+0x430>
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a27      	ldr	r2, [pc, #156]	@ (80032ec <HAL_DMA_Start_IT+0x4a0>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d013      	beq.n	800327c <HAL_DMA_Start_IT+0x430>
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a25      	ldr	r2, [pc, #148]	@ (80032f0 <HAL_DMA_Start_IT+0x4a4>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d00e      	beq.n	800327c <HAL_DMA_Start_IT+0x430>
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a24      	ldr	r2, [pc, #144]	@ (80032f4 <HAL_DMA_Start_IT+0x4a8>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d009      	beq.n	800327c <HAL_DMA_Start_IT+0x430>
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a22      	ldr	r2, [pc, #136]	@ (80032f8 <HAL_DMA_Start_IT+0x4ac>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d004      	beq.n	800327c <HAL_DMA_Start_IT+0x430>
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a21      	ldr	r2, [pc, #132]	@ (80032fc <HAL_DMA_Start_IT+0x4b0>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d108      	bne.n	800328e <HAL_DMA_Start_IT+0x442>
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f042 0201 	orr.w	r2, r2, #1
 800328a:	601a      	str	r2, [r3, #0]
 800328c:	e012      	b.n	80032b4 <HAL_DMA_Start_IT+0x468>
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f042 0201 	orr.w	r2, r2, #1
 800329c:	601a      	str	r2, [r3, #0]
 800329e:	e009      	b.n	80032b4 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80032a6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2200      	movs	r2, #0
 80032ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80032b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3718      	adds	r7, #24
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	bf00      	nop
 80032c0:	40020010 	.word	0x40020010
 80032c4:	40020028 	.word	0x40020028
 80032c8:	40020040 	.word	0x40020040
 80032cc:	40020058 	.word	0x40020058
 80032d0:	40020070 	.word	0x40020070
 80032d4:	40020088 	.word	0x40020088
 80032d8:	400200a0 	.word	0x400200a0
 80032dc:	400200b8 	.word	0x400200b8
 80032e0:	40020410 	.word	0x40020410
 80032e4:	40020428 	.word	0x40020428
 80032e8:	40020440 	.word	0x40020440
 80032ec:	40020458 	.word	0x40020458
 80032f0:	40020470 	.word	0x40020470
 80032f4:	40020488 	.word	0x40020488
 80032f8:	400204a0 	.word	0x400204a0
 80032fc:	400204b8 	.word	0x400204b8
 8003300:	58025408 	.word	0x58025408
 8003304:	5802541c 	.word	0x5802541c
 8003308:	58025430 	.word	0x58025430
 800330c:	58025444 	.word	0x58025444
 8003310:	58025458 	.word	0x58025458
 8003314:	5802546c 	.word	0x5802546c
 8003318:	58025480 	.word	0x58025480
 800331c:	58025494 	.word	0x58025494

08003320 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b086      	sub	sp, #24
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8003328:	f7ff f870 	bl	800240c <HAL_GetTick>
 800332c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d101      	bne.n	8003338 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e2dc      	b.n	80038f2 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800333e:	b2db      	uxtb	r3, r3
 8003340:	2b02      	cmp	r3, #2
 8003342:	d008      	beq.n	8003356 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2280      	movs	r2, #128	@ 0x80
 8003348:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2200      	movs	r2, #0
 800334e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e2cd      	b.n	80038f2 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a76      	ldr	r2, [pc, #472]	@ (8003534 <HAL_DMA_Abort+0x214>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d04a      	beq.n	80033f6 <HAL_DMA_Abort+0xd6>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a74      	ldr	r2, [pc, #464]	@ (8003538 <HAL_DMA_Abort+0x218>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d045      	beq.n	80033f6 <HAL_DMA_Abort+0xd6>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4a73      	ldr	r2, [pc, #460]	@ (800353c <HAL_DMA_Abort+0x21c>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d040      	beq.n	80033f6 <HAL_DMA_Abort+0xd6>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a71      	ldr	r2, [pc, #452]	@ (8003540 <HAL_DMA_Abort+0x220>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d03b      	beq.n	80033f6 <HAL_DMA_Abort+0xd6>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4a70      	ldr	r2, [pc, #448]	@ (8003544 <HAL_DMA_Abort+0x224>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d036      	beq.n	80033f6 <HAL_DMA_Abort+0xd6>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a6e      	ldr	r2, [pc, #440]	@ (8003548 <HAL_DMA_Abort+0x228>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d031      	beq.n	80033f6 <HAL_DMA_Abort+0xd6>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4a6d      	ldr	r2, [pc, #436]	@ (800354c <HAL_DMA_Abort+0x22c>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d02c      	beq.n	80033f6 <HAL_DMA_Abort+0xd6>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a6b      	ldr	r2, [pc, #428]	@ (8003550 <HAL_DMA_Abort+0x230>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d027      	beq.n	80033f6 <HAL_DMA_Abort+0xd6>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a6a      	ldr	r2, [pc, #424]	@ (8003554 <HAL_DMA_Abort+0x234>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d022      	beq.n	80033f6 <HAL_DMA_Abort+0xd6>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a68      	ldr	r2, [pc, #416]	@ (8003558 <HAL_DMA_Abort+0x238>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d01d      	beq.n	80033f6 <HAL_DMA_Abort+0xd6>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a67      	ldr	r2, [pc, #412]	@ (800355c <HAL_DMA_Abort+0x23c>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d018      	beq.n	80033f6 <HAL_DMA_Abort+0xd6>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a65      	ldr	r2, [pc, #404]	@ (8003560 <HAL_DMA_Abort+0x240>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d013      	beq.n	80033f6 <HAL_DMA_Abort+0xd6>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a64      	ldr	r2, [pc, #400]	@ (8003564 <HAL_DMA_Abort+0x244>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d00e      	beq.n	80033f6 <HAL_DMA_Abort+0xd6>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a62      	ldr	r2, [pc, #392]	@ (8003568 <HAL_DMA_Abort+0x248>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d009      	beq.n	80033f6 <HAL_DMA_Abort+0xd6>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a61      	ldr	r2, [pc, #388]	@ (800356c <HAL_DMA_Abort+0x24c>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d004      	beq.n	80033f6 <HAL_DMA_Abort+0xd6>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a5f      	ldr	r2, [pc, #380]	@ (8003570 <HAL_DMA_Abort+0x250>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d101      	bne.n	80033fa <HAL_DMA_Abort+0xda>
 80033f6:	2301      	movs	r3, #1
 80033f8:	e000      	b.n	80033fc <HAL_DMA_Abort+0xdc>
 80033fa:	2300      	movs	r3, #0
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d013      	beq.n	8003428 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681a      	ldr	r2, [r3, #0]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f022 021e 	bic.w	r2, r2, #30
 800340e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	695a      	ldr	r2, [r3, #20]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800341e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	617b      	str	r3, [r7, #20]
 8003426:	e00a      	b.n	800343e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f022 020e 	bic.w	r2, r2, #14
 8003436:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a3c      	ldr	r2, [pc, #240]	@ (8003534 <HAL_DMA_Abort+0x214>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d072      	beq.n	800352e <HAL_DMA_Abort+0x20e>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a3a      	ldr	r2, [pc, #232]	@ (8003538 <HAL_DMA_Abort+0x218>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d06d      	beq.n	800352e <HAL_DMA_Abort+0x20e>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a39      	ldr	r2, [pc, #228]	@ (800353c <HAL_DMA_Abort+0x21c>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d068      	beq.n	800352e <HAL_DMA_Abort+0x20e>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a37      	ldr	r2, [pc, #220]	@ (8003540 <HAL_DMA_Abort+0x220>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d063      	beq.n	800352e <HAL_DMA_Abort+0x20e>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a36      	ldr	r2, [pc, #216]	@ (8003544 <HAL_DMA_Abort+0x224>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d05e      	beq.n	800352e <HAL_DMA_Abort+0x20e>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a34      	ldr	r2, [pc, #208]	@ (8003548 <HAL_DMA_Abort+0x228>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d059      	beq.n	800352e <HAL_DMA_Abort+0x20e>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a33      	ldr	r2, [pc, #204]	@ (800354c <HAL_DMA_Abort+0x22c>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d054      	beq.n	800352e <HAL_DMA_Abort+0x20e>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a31      	ldr	r2, [pc, #196]	@ (8003550 <HAL_DMA_Abort+0x230>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d04f      	beq.n	800352e <HAL_DMA_Abort+0x20e>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a30      	ldr	r2, [pc, #192]	@ (8003554 <HAL_DMA_Abort+0x234>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d04a      	beq.n	800352e <HAL_DMA_Abort+0x20e>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a2e      	ldr	r2, [pc, #184]	@ (8003558 <HAL_DMA_Abort+0x238>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d045      	beq.n	800352e <HAL_DMA_Abort+0x20e>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a2d      	ldr	r2, [pc, #180]	@ (800355c <HAL_DMA_Abort+0x23c>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d040      	beq.n	800352e <HAL_DMA_Abort+0x20e>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a2b      	ldr	r2, [pc, #172]	@ (8003560 <HAL_DMA_Abort+0x240>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d03b      	beq.n	800352e <HAL_DMA_Abort+0x20e>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a2a      	ldr	r2, [pc, #168]	@ (8003564 <HAL_DMA_Abort+0x244>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d036      	beq.n	800352e <HAL_DMA_Abort+0x20e>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a28      	ldr	r2, [pc, #160]	@ (8003568 <HAL_DMA_Abort+0x248>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d031      	beq.n	800352e <HAL_DMA_Abort+0x20e>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a27      	ldr	r2, [pc, #156]	@ (800356c <HAL_DMA_Abort+0x24c>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d02c      	beq.n	800352e <HAL_DMA_Abort+0x20e>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a25      	ldr	r2, [pc, #148]	@ (8003570 <HAL_DMA_Abort+0x250>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d027      	beq.n	800352e <HAL_DMA_Abort+0x20e>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a24      	ldr	r2, [pc, #144]	@ (8003574 <HAL_DMA_Abort+0x254>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d022      	beq.n	800352e <HAL_DMA_Abort+0x20e>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a22      	ldr	r2, [pc, #136]	@ (8003578 <HAL_DMA_Abort+0x258>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d01d      	beq.n	800352e <HAL_DMA_Abort+0x20e>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a21      	ldr	r2, [pc, #132]	@ (800357c <HAL_DMA_Abort+0x25c>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d018      	beq.n	800352e <HAL_DMA_Abort+0x20e>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a1f      	ldr	r2, [pc, #124]	@ (8003580 <HAL_DMA_Abort+0x260>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d013      	beq.n	800352e <HAL_DMA_Abort+0x20e>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a1e      	ldr	r2, [pc, #120]	@ (8003584 <HAL_DMA_Abort+0x264>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d00e      	beq.n	800352e <HAL_DMA_Abort+0x20e>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a1c      	ldr	r2, [pc, #112]	@ (8003588 <HAL_DMA_Abort+0x268>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d009      	beq.n	800352e <HAL_DMA_Abort+0x20e>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a1b      	ldr	r2, [pc, #108]	@ (800358c <HAL_DMA_Abort+0x26c>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d004      	beq.n	800352e <HAL_DMA_Abort+0x20e>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a19      	ldr	r2, [pc, #100]	@ (8003590 <HAL_DMA_Abort+0x270>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d132      	bne.n	8003594 <HAL_DMA_Abort+0x274>
 800352e:	2301      	movs	r3, #1
 8003530:	e031      	b.n	8003596 <HAL_DMA_Abort+0x276>
 8003532:	bf00      	nop
 8003534:	40020010 	.word	0x40020010
 8003538:	40020028 	.word	0x40020028
 800353c:	40020040 	.word	0x40020040
 8003540:	40020058 	.word	0x40020058
 8003544:	40020070 	.word	0x40020070
 8003548:	40020088 	.word	0x40020088
 800354c:	400200a0 	.word	0x400200a0
 8003550:	400200b8 	.word	0x400200b8
 8003554:	40020410 	.word	0x40020410
 8003558:	40020428 	.word	0x40020428
 800355c:	40020440 	.word	0x40020440
 8003560:	40020458 	.word	0x40020458
 8003564:	40020470 	.word	0x40020470
 8003568:	40020488 	.word	0x40020488
 800356c:	400204a0 	.word	0x400204a0
 8003570:	400204b8 	.word	0x400204b8
 8003574:	58025408 	.word	0x58025408
 8003578:	5802541c 	.word	0x5802541c
 800357c:	58025430 	.word	0x58025430
 8003580:	58025444 	.word	0x58025444
 8003584:	58025458 	.word	0x58025458
 8003588:	5802546c 	.word	0x5802546c
 800358c:	58025480 	.word	0x58025480
 8003590:	58025494 	.word	0x58025494
 8003594:	2300      	movs	r3, #0
 8003596:	2b00      	cmp	r3, #0
 8003598:	d007      	beq.n	80035aa <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800359e:	681a      	ldr	r2, [r3, #0]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035a4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80035a8:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a6d      	ldr	r2, [pc, #436]	@ (8003764 <HAL_DMA_Abort+0x444>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d04a      	beq.n	800364a <HAL_DMA_Abort+0x32a>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a6b      	ldr	r2, [pc, #428]	@ (8003768 <HAL_DMA_Abort+0x448>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d045      	beq.n	800364a <HAL_DMA_Abort+0x32a>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a6a      	ldr	r2, [pc, #424]	@ (800376c <HAL_DMA_Abort+0x44c>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d040      	beq.n	800364a <HAL_DMA_Abort+0x32a>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a68      	ldr	r2, [pc, #416]	@ (8003770 <HAL_DMA_Abort+0x450>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d03b      	beq.n	800364a <HAL_DMA_Abort+0x32a>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a67      	ldr	r2, [pc, #412]	@ (8003774 <HAL_DMA_Abort+0x454>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d036      	beq.n	800364a <HAL_DMA_Abort+0x32a>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a65      	ldr	r2, [pc, #404]	@ (8003778 <HAL_DMA_Abort+0x458>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d031      	beq.n	800364a <HAL_DMA_Abort+0x32a>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a64      	ldr	r2, [pc, #400]	@ (800377c <HAL_DMA_Abort+0x45c>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d02c      	beq.n	800364a <HAL_DMA_Abort+0x32a>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a62      	ldr	r2, [pc, #392]	@ (8003780 <HAL_DMA_Abort+0x460>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d027      	beq.n	800364a <HAL_DMA_Abort+0x32a>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a61      	ldr	r2, [pc, #388]	@ (8003784 <HAL_DMA_Abort+0x464>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d022      	beq.n	800364a <HAL_DMA_Abort+0x32a>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a5f      	ldr	r2, [pc, #380]	@ (8003788 <HAL_DMA_Abort+0x468>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d01d      	beq.n	800364a <HAL_DMA_Abort+0x32a>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a5e      	ldr	r2, [pc, #376]	@ (800378c <HAL_DMA_Abort+0x46c>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d018      	beq.n	800364a <HAL_DMA_Abort+0x32a>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a5c      	ldr	r2, [pc, #368]	@ (8003790 <HAL_DMA_Abort+0x470>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d013      	beq.n	800364a <HAL_DMA_Abort+0x32a>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a5b      	ldr	r2, [pc, #364]	@ (8003794 <HAL_DMA_Abort+0x474>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d00e      	beq.n	800364a <HAL_DMA_Abort+0x32a>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a59      	ldr	r2, [pc, #356]	@ (8003798 <HAL_DMA_Abort+0x478>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d009      	beq.n	800364a <HAL_DMA_Abort+0x32a>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a58      	ldr	r2, [pc, #352]	@ (800379c <HAL_DMA_Abort+0x47c>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d004      	beq.n	800364a <HAL_DMA_Abort+0x32a>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a56      	ldr	r2, [pc, #344]	@ (80037a0 <HAL_DMA_Abort+0x480>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d108      	bne.n	800365c <HAL_DMA_Abort+0x33c>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f022 0201 	bic.w	r2, r2, #1
 8003658:	601a      	str	r2, [r3, #0]
 800365a:	e007      	b.n	800366c <HAL_DMA_Abort+0x34c>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f022 0201 	bic.w	r2, r2, #1
 800366a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800366c:	e013      	b.n	8003696 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800366e:	f7fe fecd 	bl	800240c <HAL_GetTick>
 8003672:	4602      	mov	r2, r0
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	1ad3      	subs	r3, r2, r3
 8003678:	2b05      	cmp	r3, #5
 800367a:	d90c      	bls.n	8003696 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2220      	movs	r2, #32
 8003680:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2203      	movs	r2, #3
 8003686:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2200      	movs	r2, #0
 800368e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e12d      	b.n	80038f2 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 0301 	and.w	r3, r3, #1
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d1e5      	bne.n	800366e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4a2f      	ldr	r2, [pc, #188]	@ (8003764 <HAL_DMA_Abort+0x444>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d04a      	beq.n	8003742 <HAL_DMA_Abort+0x422>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a2d      	ldr	r2, [pc, #180]	@ (8003768 <HAL_DMA_Abort+0x448>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d045      	beq.n	8003742 <HAL_DMA_Abort+0x422>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a2c      	ldr	r2, [pc, #176]	@ (800376c <HAL_DMA_Abort+0x44c>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d040      	beq.n	8003742 <HAL_DMA_Abort+0x422>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a2a      	ldr	r2, [pc, #168]	@ (8003770 <HAL_DMA_Abort+0x450>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d03b      	beq.n	8003742 <HAL_DMA_Abort+0x422>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a29      	ldr	r2, [pc, #164]	@ (8003774 <HAL_DMA_Abort+0x454>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d036      	beq.n	8003742 <HAL_DMA_Abort+0x422>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a27      	ldr	r2, [pc, #156]	@ (8003778 <HAL_DMA_Abort+0x458>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d031      	beq.n	8003742 <HAL_DMA_Abort+0x422>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a26      	ldr	r2, [pc, #152]	@ (800377c <HAL_DMA_Abort+0x45c>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d02c      	beq.n	8003742 <HAL_DMA_Abort+0x422>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a24      	ldr	r2, [pc, #144]	@ (8003780 <HAL_DMA_Abort+0x460>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d027      	beq.n	8003742 <HAL_DMA_Abort+0x422>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a23      	ldr	r2, [pc, #140]	@ (8003784 <HAL_DMA_Abort+0x464>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d022      	beq.n	8003742 <HAL_DMA_Abort+0x422>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a21      	ldr	r2, [pc, #132]	@ (8003788 <HAL_DMA_Abort+0x468>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d01d      	beq.n	8003742 <HAL_DMA_Abort+0x422>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a20      	ldr	r2, [pc, #128]	@ (800378c <HAL_DMA_Abort+0x46c>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d018      	beq.n	8003742 <HAL_DMA_Abort+0x422>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a1e      	ldr	r2, [pc, #120]	@ (8003790 <HAL_DMA_Abort+0x470>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d013      	beq.n	8003742 <HAL_DMA_Abort+0x422>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a1d      	ldr	r2, [pc, #116]	@ (8003794 <HAL_DMA_Abort+0x474>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d00e      	beq.n	8003742 <HAL_DMA_Abort+0x422>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a1b      	ldr	r2, [pc, #108]	@ (8003798 <HAL_DMA_Abort+0x478>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d009      	beq.n	8003742 <HAL_DMA_Abort+0x422>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a1a      	ldr	r2, [pc, #104]	@ (800379c <HAL_DMA_Abort+0x47c>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d004      	beq.n	8003742 <HAL_DMA_Abort+0x422>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a18      	ldr	r2, [pc, #96]	@ (80037a0 <HAL_DMA_Abort+0x480>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d101      	bne.n	8003746 <HAL_DMA_Abort+0x426>
 8003742:	2301      	movs	r3, #1
 8003744:	e000      	b.n	8003748 <HAL_DMA_Abort+0x428>
 8003746:	2300      	movs	r3, #0
 8003748:	2b00      	cmp	r3, #0
 800374a:	d02b      	beq.n	80037a4 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003750:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003756:	f003 031f 	and.w	r3, r3, #31
 800375a:	223f      	movs	r2, #63	@ 0x3f
 800375c:	409a      	lsls	r2, r3
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	609a      	str	r2, [r3, #8]
 8003762:	e02a      	b.n	80037ba <HAL_DMA_Abort+0x49a>
 8003764:	40020010 	.word	0x40020010
 8003768:	40020028 	.word	0x40020028
 800376c:	40020040 	.word	0x40020040
 8003770:	40020058 	.word	0x40020058
 8003774:	40020070 	.word	0x40020070
 8003778:	40020088 	.word	0x40020088
 800377c:	400200a0 	.word	0x400200a0
 8003780:	400200b8 	.word	0x400200b8
 8003784:	40020410 	.word	0x40020410
 8003788:	40020428 	.word	0x40020428
 800378c:	40020440 	.word	0x40020440
 8003790:	40020458 	.word	0x40020458
 8003794:	40020470 	.word	0x40020470
 8003798:	40020488 	.word	0x40020488
 800379c:	400204a0 	.word	0x400204a0
 80037a0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037a8:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037ae:	f003 031f 	and.w	r3, r3, #31
 80037b2:	2201      	movs	r2, #1
 80037b4:	409a      	lsls	r2, r3
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a4f      	ldr	r2, [pc, #316]	@ (80038fc <HAL_DMA_Abort+0x5dc>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d072      	beq.n	80038aa <HAL_DMA_Abort+0x58a>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a4d      	ldr	r2, [pc, #308]	@ (8003900 <HAL_DMA_Abort+0x5e0>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d06d      	beq.n	80038aa <HAL_DMA_Abort+0x58a>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a4c      	ldr	r2, [pc, #304]	@ (8003904 <HAL_DMA_Abort+0x5e4>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d068      	beq.n	80038aa <HAL_DMA_Abort+0x58a>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a4a      	ldr	r2, [pc, #296]	@ (8003908 <HAL_DMA_Abort+0x5e8>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d063      	beq.n	80038aa <HAL_DMA_Abort+0x58a>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a49      	ldr	r2, [pc, #292]	@ (800390c <HAL_DMA_Abort+0x5ec>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d05e      	beq.n	80038aa <HAL_DMA_Abort+0x58a>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a47      	ldr	r2, [pc, #284]	@ (8003910 <HAL_DMA_Abort+0x5f0>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d059      	beq.n	80038aa <HAL_DMA_Abort+0x58a>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a46      	ldr	r2, [pc, #280]	@ (8003914 <HAL_DMA_Abort+0x5f4>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d054      	beq.n	80038aa <HAL_DMA_Abort+0x58a>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a44      	ldr	r2, [pc, #272]	@ (8003918 <HAL_DMA_Abort+0x5f8>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d04f      	beq.n	80038aa <HAL_DMA_Abort+0x58a>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a43      	ldr	r2, [pc, #268]	@ (800391c <HAL_DMA_Abort+0x5fc>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d04a      	beq.n	80038aa <HAL_DMA_Abort+0x58a>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a41      	ldr	r2, [pc, #260]	@ (8003920 <HAL_DMA_Abort+0x600>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d045      	beq.n	80038aa <HAL_DMA_Abort+0x58a>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a40      	ldr	r2, [pc, #256]	@ (8003924 <HAL_DMA_Abort+0x604>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d040      	beq.n	80038aa <HAL_DMA_Abort+0x58a>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a3e      	ldr	r2, [pc, #248]	@ (8003928 <HAL_DMA_Abort+0x608>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d03b      	beq.n	80038aa <HAL_DMA_Abort+0x58a>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a3d      	ldr	r2, [pc, #244]	@ (800392c <HAL_DMA_Abort+0x60c>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d036      	beq.n	80038aa <HAL_DMA_Abort+0x58a>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a3b      	ldr	r2, [pc, #236]	@ (8003930 <HAL_DMA_Abort+0x610>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d031      	beq.n	80038aa <HAL_DMA_Abort+0x58a>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4a3a      	ldr	r2, [pc, #232]	@ (8003934 <HAL_DMA_Abort+0x614>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d02c      	beq.n	80038aa <HAL_DMA_Abort+0x58a>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a38      	ldr	r2, [pc, #224]	@ (8003938 <HAL_DMA_Abort+0x618>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d027      	beq.n	80038aa <HAL_DMA_Abort+0x58a>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a37      	ldr	r2, [pc, #220]	@ (800393c <HAL_DMA_Abort+0x61c>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d022      	beq.n	80038aa <HAL_DMA_Abort+0x58a>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a35      	ldr	r2, [pc, #212]	@ (8003940 <HAL_DMA_Abort+0x620>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d01d      	beq.n	80038aa <HAL_DMA_Abort+0x58a>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a34      	ldr	r2, [pc, #208]	@ (8003944 <HAL_DMA_Abort+0x624>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d018      	beq.n	80038aa <HAL_DMA_Abort+0x58a>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a32      	ldr	r2, [pc, #200]	@ (8003948 <HAL_DMA_Abort+0x628>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d013      	beq.n	80038aa <HAL_DMA_Abort+0x58a>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a31      	ldr	r2, [pc, #196]	@ (800394c <HAL_DMA_Abort+0x62c>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d00e      	beq.n	80038aa <HAL_DMA_Abort+0x58a>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a2f      	ldr	r2, [pc, #188]	@ (8003950 <HAL_DMA_Abort+0x630>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d009      	beq.n	80038aa <HAL_DMA_Abort+0x58a>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a2e      	ldr	r2, [pc, #184]	@ (8003954 <HAL_DMA_Abort+0x634>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d004      	beq.n	80038aa <HAL_DMA_Abort+0x58a>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a2c      	ldr	r2, [pc, #176]	@ (8003958 <HAL_DMA_Abort+0x638>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d101      	bne.n	80038ae <HAL_DMA_Abort+0x58e>
 80038aa:	2301      	movs	r3, #1
 80038ac:	e000      	b.n	80038b0 <HAL_DMA_Abort+0x590>
 80038ae:	2300      	movs	r3, #0
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d015      	beq.n	80038e0 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80038b8:	687a      	ldr	r2, [r7, #4]
 80038ba:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80038bc:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d00c      	beq.n	80038e0 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80038d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80038d4:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038da:	687a      	ldr	r2, [r7, #4]
 80038dc:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80038de:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2201      	movs	r2, #1
 80038e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2200      	movs	r2, #0
 80038ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80038f0:	2300      	movs	r3, #0
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	3718      	adds	r7, #24
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}
 80038fa:	bf00      	nop
 80038fc:	40020010 	.word	0x40020010
 8003900:	40020028 	.word	0x40020028
 8003904:	40020040 	.word	0x40020040
 8003908:	40020058 	.word	0x40020058
 800390c:	40020070 	.word	0x40020070
 8003910:	40020088 	.word	0x40020088
 8003914:	400200a0 	.word	0x400200a0
 8003918:	400200b8 	.word	0x400200b8
 800391c:	40020410 	.word	0x40020410
 8003920:	40020428 	.word	0x40020428
 8003924:	40020440 	.word	0x40020440
 8003928:	40020458 	.word	0x40020458
 800392c:	40020470 	.word	0x40020470
 8003930:	40020488 	.word	0x40020488
 8003934:	400204a0 	.word	0x400204a0
 8003938:	400204b8 	.word	0x400204b8
 800393c:	58025408 	.word	0x58025408
 8003940:	5802541c 	.word	0x5802541c
 8003944:	58025430 	.word	0x58025430
 8003948:	58025444 	.word	0x58025444
 800394c:	58025458 	.word	0x58025458
 8003950:	5802546c 	.word	0x5802546c
 8003954:	58025480 	.word	0x58025480
 8003958:	58025494 	.word	0x58025494

0800395c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b084      	sub	sp, #16
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d101      	bne.n	800396e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e237      	b.n	8003dde <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003974:	b2db      	uxtb	r3, r3
 8003976:	2b02      	cmp	r3, #2
 8003978:	d004      	beq.n	8003984 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2280      	movs	r2, #128	@ 0x80
 800397e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e22c      	b.n	8003dde <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a5c      	ldr	r2, [pc, #368]	@ (8003afc <HAL_DMA_Abort_IT+0x1a0>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d04a      	beq.n	8003a24 <HAL_DMA_Abort_IT+0xc8>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a5b      	ldr	r2, [pc, #364]	@ (8003b00 <HAL_DMA_Abort_IT+0x1a4>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d045      	beq.n	8003a24 <HAL_DMA_Abort_IT+0xc8>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4a59      	ldr	r2, [pc, #356]	@ (8003b04 <HAL_DMA_Abort_IT+0x1a8>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d040      	beq.n	8003a24 <HAL_DMA_Abort_IT+0xc8>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a58      	ldr	r2, [pc, #352]	@ (8003b08 <HAL_DMA_Abort_IT+0x1ac>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d03b      	beq.n	8003a24 <HAL_DMA_Abort_IT+0xc8>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a56      	ldr	r2, [pc, #344]	@ (8003b0c <HAL_DMA_Abort_IT+0x1b0>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d036      	beq.n	8003a24 <HAL_DMA_Abort_IT+0xc8>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a55      	ldr	r2, [pc, #340]	@ (8003b10 <HAL_DMA_Abort_IT+0x1b4>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d031      	beq.n	8003a24 <HAL_DMA_Abort_IT+0xc8>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a53      	ldr	r2, [pc, #332]	@ (8003b14 <HAL_DMA_Abort_IT+0x1b8>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d02c      	beq.n	8003a24 <HAL_DMA_Abort_IT+0xc8>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a52      	ldr	r2, [pc, #328]	@ (8003b18 <HAL_DMA_Abort_IT+0x1bc>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d027      	beq.n	8003a24 <HAL_DMA_Abort_IT+0xc8>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a50      	ldr	r2, [pc, #320]	@ (8003b1c <HAL_DMA_Abort_IT+0x1c0>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d022      	beq.n	8003a24 <HAL_DMA_Abort_IT+0xc8>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a4f      	ldr	r2, [pc, #316]	@ (8003b20 <HAL_DMA_Abort_IT+0x1c4>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d01d      	beq.n	8003a24 <HAL_DMA_Abort_IT+0xc8>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a4d      	ldr	r2, [pc, #308]	@ (8003b24 <HAL_DMA_Abort_IT+0x1c8>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d018      	beq.n	8003a24 <HAL_DMA_Abort_IT+0xc8>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a4c      	ldr	r2, [pc, #304]	@ (8003b28 <HAL_DMA_Abort_IT+0x1cc>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d013      	beq.n	8003a24 <HAL_DMA_Abort_IT+0xc8>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a4a      	ldr	r2, [pc, #296]	@ (8003b2c <HAL_DMA_Abort_IT+0x1d0>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d00e      	beq.n	8003a24 <HAL_DMA_Abort_IT+0xc8>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a49      	ldr	r2, [pc, #292]	@ (8003b30 <HAL_DMA_Abort_IT+0x1d4>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d009      	beq.n	8003a24 <HAL_DMA_Abort_IT+0xc8>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a47      	ldr	r2, [pc, #284]	@ (8003b34 <HAL_DMA_Abort_IT+0x1d8>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d004      	beq.n	8003a24 <HAL_DMA_Abort_IT+0xc8>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a46      	ldr	r2, [pc, #280]	@ (8003b38 <HAL_DMA_Abort_IT+0x1dc>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d101      	bne.n	8003a28 <HAL_DMA_Abort_IT+0xcc>
 8003a24:	2301      	movs	r3, #1
 8003a26:	e000      	b.n	8003a2a <HAL_DMA_Abort_IT+0xce>
 8003a28:	2300      	movs	r3, #0
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	f000 8086 	beq.w	8003b3c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2204      	movs	r2, #4
 8003a34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a2f      	ldr	r2, [pc, #188]	@ (8003afc <HAL_DMA_Abort_IT+0x1a0>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d04a      	beq.n	8003ad8 <HAL_DMA_Abort_IT+0x17c>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a2e      	ldr	r2, [pc, #184]	@ (8003b00 <HAL_DMA_Abort_IT+0x1a4>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d045      	beq.n	8003ad8 <HAL_DMA_Abort_IT+0x17c>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a2c      	ldr	r2, [pc, #176]	@ (8003b04 <HAL_DMA_Abort_IT+0x1a8>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d040      	beq.n	8003ad8 <HAL_DMA_Abort_IT+0x17c>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a2b      	ldr	r2, [pc, #172]	@ (8003b08 <HAL_DMA_Abort_IT+0x1ac>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d03b      	beq.n	8003ad8 <HAL_DMA_Abort_IT+0x17c>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a29      	ldr	r2, [pc, #164]	@ (8003b0c <HAL_DMA_Abort_IT+0x1b0>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d036      	beq.n	8003ad8 <HAL_DMA_Abort_IT+0x17c>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a28      	ldr	r2, [pc, #160]	@ (8003b10 <HAL_DMA_Abort_IT+0x1b4>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d031      	beq.n	8003ad8 <HAL_DMA_Abort_IT+0x17c>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a26      	ldr	r2, [pc, #152]	@ (8003b14 <HAL_DMA_Abort_IT+0x1b8>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d02c      	beq.n	8003ad8 <HAL_DMA_Abort_IT+0x17c>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a25      	ldr	r2, [pc, #148]	@ (8003b18 <HAL_DMA_Abort_IT+0x1bc>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d027      	beq.n	8003ad8 <HAL_DMA_Abort_IT+0x17c>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a23      	ldr	r2, [pc, #140]	@ (8003b1c <HAL_DMA_Abort_IT+0x1c0>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d022      	beq.n	8003ad8 <HAL_DMA_Abort_IT+0x17c>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a22      	ldr	r2, [pc, #136]	@ (8003b20 <HAL_DMA_Abort_IT+0x1c4>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d01d      	beq.n	8003ad8 <HAL_DMA_Abort_IT+0x17c>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a20      	ldr	r2, [pc, #128]	@ (8003b24 <HAL_DMA_Abort_IT+0x1c8>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d018      	beq.n	8003ad8 <HAL_DMA_Abort_IT+0x17c>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a1f      	ldr	r2, [pc, #124]	@ (8003b28 <HAL_DMA_Abort_IT+0x1cc>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d013      	beq.n	8003ad8 <HAL_DMA_Abort_IT+0x17c>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a1d      	ldr	r2, [pc, #116]	@ (8003b2c <HAL_DMA_Abort_IT+0x1d0>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d00e      	beq.n	8003ad8 <HAL_DMA_Abort_IT+0x17c>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a1c      	ldr	r2, [pc, #112]	@ (8003b30 <HAL_DMA_Abort_IT+0x1d4>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d009      	beq.n	8003ad8 <HAL_DMA_Abort_IT+0x17c>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a1a      	ldr	r2, [pc, #104]	@ (8003b34 <HAL_DMA_Abort_IT+0x1d8>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d004      	beq.n	8003ad8 <HAL_DMA_Abort_IT+0x17c>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a19      	ldr	r2, [pc, #100]	@ (8003b38 <HAL_DMA_Abort_IT+0x1dc>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d108      	bne.n	8003aea <HAL_DMA_Abort_IT+0x18e>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	681a      	ldr	r2, [r3, #0]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f022 0201 	bic.w	r2, r2, #1
 8003ae6:	601a      	str	r2, [r3, #0]
 8003ae8:	e178      	b.n	8003ddc <HAL_DMA_Abort_IT+0x480>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	681a      	ldr	r2, [r3, #0]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f022 0201 	bic.w	r2, r2, #1
 8003af8:	601a      	str	r2, [r3, #0]
 8003afa:	e16f      	b.n	8003ddc <HAL_DMA_Abort_IT+0x480>
 8003afc:	40020010 	.word	0x40020010
 8003b00:	40020028 	.word	0x40020028
 8003b04:	40020040 	.word	0x40020040
 8003b08:	40020058 	.word	0x40020058
 8003b0c:	40020070 	.word	0x40020070
 8003b10:	40020088 	.word	0x40020088
 8003b14:	400200a0 	.word	0x400200a0
 8003b18:	400200b8 	.word	0x400200b8
 8003b1c:	40020410 	.word	0x40020410
 8003b20:	40020428 	.word	0x40020428
 8003b24:	40020440 	.word	0x40020440
 8003b28:	40020458 	.word	0x40020458
 8003b2c:	40020470 	.word	0x40020470
 8003b30:	40020488 	.word	0x40020488
 8003b34:	400204a0 	.word	0x400204a0
 8003b38:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f022 020e 	bic.w	r2, r2, #14
 8003b4a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a6c      	ldr	r2, [pc, #432]	@ (8003d04 <HAL_DMA_Abort_IT+0x3a8>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d04a      	beq.n	8003bec <HAL_DMA_Abort_IT+0x290>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a6b      	ldr	r2, [pc, #428]	@ (8003d08 <HAL_DMA_Abort_IT+0x3ac>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d045      	beq.n	8003bec <HAL_DMA_Abort_IT+0x290>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a69      	ldr	r2, [pc, #420]	@ (8003d0c <HAL_DMA_Abort_IT+0x3b0>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d040      	beq.n	8003bec <HAL_DMA_Abort_IT+0x290>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a68      	ldr	r2, [pc, #416]	@ (8003d10 <HAL_DMA_Abort_IT+0x3b4>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d03b      	beq.n	8003bec <HAL_DMA_Abort_IT+0x290>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a66      	ldr	r2, [pc, #408]	@ (8003d14 <HAL_DMA_Abort_IT+0x3b8>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d036      	beq.n	8003bec <HAL_DMA_Abort_IT+0x290>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a65      	ldr	r2, [pc, #404]	@ (8003d18 <HAL_DMA_Abort_IT+0x3bc>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d031      	beq.n	8003bec <HAL_DMA_Abort_IT+0x290>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a63      	ldr	r2, [pc, #396]	@ (8003d1c <HAL_DMA_Abort_IT+0x3c0>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d02c      	beq.n	8003bec <HAL_DMA_Abort_IT+0x290>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a62      	ldr	r2, [pc, #392]	@ (8003d20 <HAL_DMA_Abort_IT+0x3c4>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d027      	beq.n	8003bec <HAL_DMA_Abort_IT+0x290>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a60      	ldr	r2, [pc, #384]	@ (8003d24 <HAL_DMA_Abort_IT+0x3c8>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d022      	beq.n	8003bec <HAL_DMA_Abort_IT+0x290>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a5f      	ldr	r2, [pc, #380]	@ (8003d28 <HAL_DMA_Abort_IT+0x3cc>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d01d      	beq.n	8003bec <HAL_DMA_Abort_IT+0x290>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a5d      	ldr	r2, [pc, #372]	@ (8003d2c <HAL_DMA_Abort_IT+0x3d0>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d018      	beq.n	8003bec <HAL_DMA_Abort_IT+0x290>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a5c      	ldr	r2, [pc, #368]	@ (8003d30 <HAL_DMA_Abort_IT+0x3d4>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d013      	beq.n	8003bec <HAL_DMA_Abort_IT+0x290>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a5a      	ldr	r2, [pc, #360]	@ (8003d34 <HAL_DMA_Abort_IT+0x3d8>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d00e      	beq.n	8003bec <HAL_DMA_Abort_IT+0x290>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a59      	ldr	r2, [pc, #356]	@ (8003d38 <HAL_DMA_Abort_IT+0x3dc>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d009      	beq.n	8003bec <HAL_DMA_Abort_IT+0x290>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a57      	ldr	r2, [pc, #348]	@ (8003d3c <HAL_DMA_Abort_IT+0x3e0>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d004      	beq.n	8003bec <HAL_DMA_Abort_IT+0x290>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a56      	ldr	r2, [pc, #344]	@ (8003d40 <HAL_DMA_Abort_IT+0x3e4>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d108      	bne.n	8003bfe <HAL_DMA_Abort_IT+0x2a2>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f022 0201 	bic.w	r2, r2, #1
 8003bfa:	601a      	str	r2, [r3, #0]
 8003bfc:	e007      	b.n	8003c0e <HAL_DMA_Abort_IT+0x2b2>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	681a      	ldr	r2, [r3, #0]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f022 0201 	bic.w	r2, r2, #1
 8003c0c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a3c      	ldr	r2, [pc, #240]	@ (8003d04 <HAL_DMA_Abort_IT+0x3a8>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d072      	beq.n	8003cfe <HAL_DMA_Abort_IT+0x3a2>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a3a      	ldr	r2, [pc, #232]	@ (8003d08 <HAL_DMA_Abort_IT+0x3ac>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d06d      	beq.n	8003cfe <HAL_DMA_Abort_IT+0x3a2>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a39      	ldr	r2, [pc, #228]	@ (8003d0c <HAL_DMA_Abort_IT+0x3b0>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d068      	beq.n	8003cfe <HAL_DMA_Abort_IT+0x3a2>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a37      	ldr	r2, [pc, #220]	@ (8003d10 <HAL_DMA_Abort_IT+0x3b4>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d063      	beq.n	8003cfe <HAL_DMA_Abort_IT+0x3a2>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a36      	ldr	r2, [pc, #216]	@ (8003d14 <HAL_DMA_Abort_IT+0x3b8>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d05e      	beq.n	8003cfe <HAL_DMA_Abort_IT+0x3a2>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a34      	ldr	r2, [pc, #208]	@ (8003d18 <HAL_DMA_Abort_IT+0x3bc>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d059      	beq.n	8003cfe <HAL_DMA_Abort_IT+0x3a2>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a33      	ldr	r2, [pc, #204]	@ (8003d1c <HAL_DMA_Abort_IT+0x3c0>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d054      	beq.n	8003cfe <HAL_DMA_Abort_IT+0x3a2>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4a31      	ldr	r2, [pc, #196]	@ (8003d20 <HAL_DMA_Abort_IT+0x3c4>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d04f      	beq.n	8003cfe <HAL_DMA_Abort_IT+0x3a2>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4a30      	ldr	r2, [pc, #192]	@ (8003d24 <HAL_DMA_Abort_IT+0x3c8>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d04a      	beq.n	8003cfe <HAL_DMA_Abort_IT+0x3a2>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a2e      	ldr	r2, [pc, #184]	@ (8003d28 <HAL_DMA_Abort_IT+0x3cc>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d045      	beq.n	8003cfe <HAL_DMA_Abort_IT+0x3a2>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a2d      	ldr	r2, [pc, #180]	@ (8003d2c <HAL_DMA_Abort_IT+0x3d0>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d040      	beq.n	8003cfe <HAL_DMA_Abort_IT+0x3a2>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a2b      	ldr	r2, [pc, #172]	@ (8003d30 <HAL_DMA_Abort_IT+0x3d4>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d03b      	beq.n	8003cfe <HAL_DMA_Abort_IT+0x3a2>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a2a      	ldr	r2, [pc, #168]	@ (8003d34 <HAL_DMA_Abort_IT+0x3d8>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d036      	beq.n	8003cfe <HAL_DMA_Abort_IT+0x3a2>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a28      	ldr	r2, [pc, #160]	@ (8003d38 <HAL_DMA_Abort_IT+0x3dc>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d031      	beq.n	8003cfe <HAL_DMA_Abort_IT+0x3a2>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a27      	ldr	r2, [pc, #156]	@ (8003d3c <HAL_DMA_Abort_IT+0x3e0>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d02c      	beq.n	8003cfe <HAL_DMA_Abort_IT+0x3a2>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a25      	ldr	r2, [pc, #148]	@ (8003d40 <HAL_DMA_Abort_IT+0x3e4>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d027      	beq.n	8003cfe <HAL_DMA_Abort_IT+0x3a2>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4a24      	ldr	r2, [pc, #144]	@ (8003d44 <HAL_DMA_Abort_IT+0x3e8>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d022      	beq.n	8003cfe <HAL_DMA_Abort_IT+0x3a2>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a22      	ldr	r2, [pc, #136]	@ (8003d48 <HAL_DMA_Abort_IT+0x3ec>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d01d      	beq.n	8003cfe <HAL_DMA_Abort_IT+0x3a2>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a21      	ldr	r2, [pc, #132]	@ (8003d4c <HAL_DMA_Abort_IT+0x3f0>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d018      	beq.n	8003cfe <HAL_DMA_Abort_IT+0x3a2>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a1f      	ldr	r2, [pc, #124]	@ (8003d50 <HAL_DMA_Abort_IT+0x3f4>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d013      	beq.n	8003cfe <HAL_DMA_Abort_IT+0x3a2>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a1e      	ldr	r2, [pc, #120]	@ (8003d54 <HAL_DMA_Abort_IT+0x3f8>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d00e      	beq.n	8003cfe <HAL_DMA_Abort_IT+0x3a2>
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a1c      	ldr	r2, [pc, #112]	@ (8003d58 <HAL_DMA_Abort_IT+0x3fc>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d009      	beq.n	8003cfe <HAL_DMA_Abort_IT+0x3a2>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4a1b      	ldr	r2, [pc, #108]	@ (8003d5c <HAL_DMA_Abort_IT+0x400>)
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d004      	beq.n	8003cfe <HAL_DMA_Abort_IT+0x3a2>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a19      	ldr	r2, [pc, #100]	@ (8003d60 <HAL_DMA_Abort_IT+0x404>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d132      	bne.n	8003d64 <HAL_DMA_Abort_IT+0x408>
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e031      	b.n	8003d66 <HAL_DMA_Abort_IT+0x40a>
 8003d02:	bf00      	nop
 8003d04:	40020010 	.word	0x40020010
 8003d08:	40020028 	.word	0x40020028
 8003d0c:	40020040 	.word	0x40020040
 8003d10:	40020058 	.word	0x40020058
 8003d14:	40020070 	.word	0x40020070
 8003d18:	40020088 	.word	0x40020088
 8003d1c:	400200a0 	.word	0x400200a0
 8003d20:	400200b8 	.word	0x400200b8
 8003d24:	40020410 	.word	0x40020410
 8003d28:	40020428 	.word	0x40020428
 8003d2c:	40020440 	.word	0x40020440
 8003d30:	40020458 	.word	0x40020458
 8003d34:	40020470 	.word	0x40020470
 8003d38:	40020488 	.word	0x40020488
 8003d3c:	400204a0 	.word	0x400204a0
 8003d40:	400204b8 	.word	0x400204b8
 8003d44:	58025408 	.word	0x58025408
 8003d48:	5802541c 	.word	0x5802541c
 8003d4c:	58025430 	.word	0x58025430
 8003d50:	58025444 	.word	0x58025444
 8003d54:	58025458 	.word	0x58025458
 8003d58:	5802546c 	.word	0x5802546c
 8003d5c:	58025480 	.word	0x58025480
 8003d60:	58025494 	.word	0x58025494
 8003d64:	2300      	movs	r3, #0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d028      	beq.n	8003dbc <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d74:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d78:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d7e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d84:	f003 031f 	and.w	r3, r3, #31
 8003d88:	2201      	movs	r2, #1
 8003d8a:	409a      	lsls	r2, r3
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d94:	687a      	ldr	r2, [r7, #4]
 8003d96:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003d98:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d00c      	beq.n	8003dbc <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003dac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003db0:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003db6:	687a      	ldr	r2, [r7, #4]
 8003db8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003dba:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d003      	beq.n	8003ddc <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003dd8:	6878      	ldr	r0, [r7, #4]
 8003dda:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003ddc:	2300      	movs	r3, #0
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3710      	adds	r7, #16
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	bf00      	nop

08003de8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b08a      	sub	sp, #40	@ 0x28
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003df0:	2300      	movs	r3, #0
 8003df2:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003df4:	4b67      	ldr	r3, [pc, #412]	@ (8003f94 <HAL_DMA_IRQHandler+0x1ac>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a67      	ldr	r2, [pc, #412]	@ (8003f98 <HAL_DMA_IRQHandler+0x1b0>)
 8003dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8003dfe:	0a9b      	lsrs	r3, r3, #10
 8003e00:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e06:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e0c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8003e0e:	6a3b      	ldr	r3, [r7, #32]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003e14:	69fb      	ldr	r3, [r7, #28]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a5f      	ldr	r2, [pc, #380]	@ (8003f9c <HAL_DMA_IRQHandler+0x1b4>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d04a      	beq.n	8003eba <HAL_DMA_IRQHandler+0xd2>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a5d      	ldr	r2, [pc, #372]	@ (8003fa0 <HAL_DMA_IRQHandler+0x1b8>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d045      	beq.n	8003eba <HAL_DMA_IRQHandler+0xd2>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a5c      	ldr	r2, [pc, #368]	@ (8003fa4 <HAL_DMA_IRQHandler+0x1bc>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d040      	beq.n	8003eba <HAL_DMA_IRQHandler+0xd2>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a5a      	ldr	r2, [pc, #360]	@ (8003fa8 <HAL_DMA_IRQHandler+0x1c0>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d03b      	beq.n	8003eba <HAL_DMA_IRQHandler+0xd2>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a59      	ldr	r2, [pc, #356]	@ (8003fac <HAL_DMA_IRQHandler+0x1c4>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d036      	beq.n	8003eba <HAL_DMA_IRQHandler+0xd2>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a57      	ldr	r2, [pc, #348]	@ (8003fb0 <HAL_DMA_IRQHandler+0x1c8>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d031      	beq.n	8003eba <HAL_DMA_IRQHandler+0xd2>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a56      	ldr	r2, [pc, #344]	@ (8003fb4 <HAL_DMA_IRQHandler+0x1cc>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d02c      	beq.n	8003eba <HAL_DMA_IRQHandler+0xd2>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a54      	ldr	r2, [pc, #336]	@ (8003fb8 <HAL_DMA_IRQHandler+0x1d0>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d027      	beq.n	8003eba <HAL_DMA_IRQHandler+0xd2>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a53      	ldr	r2, [pc, #332]	@ (8003fbc <HAL_DMA_IRQHandler+0x1d4>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d022      	beq.n	8003eba <HAL_DMA_IRQHandler+0xd2>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a51      	ldr	r2, [pc, #324]	@ (8003fc0 <HAL_DMA_IRQHandler+0x1d8>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d01d      	beq.n	8003eba <HAL_DMA_IRQHandler+0xd2>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a50      	ldr	r2, [pc, #320]	@ (8003fc4 <HAL_DMA_IRQHandler+0x1dc>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d018      	beq.n	8003eba <HAL_DMA_IRQHandler+0xd2>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a4e      	ldr	r2, [pc, #312]	@ (8003fc8 <HAL_DMA_IRQHandler+0x1e0>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d013      	beq.n	8003eba <HAL_DMA_IRQHandler+0xd2>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a4d      	ldr	r2, [pc, #308]	@ (8003fcc <HAL_DMA_IRQHandler+0x1e4>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d00e      	beq.n	8003eba <HAL_DMA_IRQHandler+0xd2>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a4b      	ldr	r2, [pc, #300]	@ (8003fd0 <HAL_DMA_IRQHandler+0x1e8>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d009      	beq.n	8003eba <HAL_DMA_IRQHandler+0xd2>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a4a      	ldr	r2, [pc, #296]	@ (8003fd4 <HAL_DMA_IRQHandler+0x1ec>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d004      	beq.n	8003eba <HAL_DMA_IRQHandler+0xd2>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a48      	ldr	r2, [pc, #288]	@ (8003fd8 <HAL_DMA_IRQHandler+0x1f0>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d101      	bne.n	8003ebe <HAL_DMA_IRQHandler+0xd6>
 8003eba:	2301      	movs	r3, #1
 8003ebc:	e000      	b.n	8003ec0 <HAL_DMA_IRQHandler+0xd8>
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	f000 842b 	beq.w	800471c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eca:	f003 031f 	and.w	r3, r3, #31
 8003ece:	2208      	movs	r2, #8
 8003ed0:	409a      	lsls	r2, r3
 8003ed2:	69bb      	ldr	r3, [r7, #24]
 8003ed4:	4013      	ands	r3, r2
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	f000 80a2 	beq.w	8004020 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a2e      	ldr	r2, [pc, #184]	@ (8003f9c <HAL_DMA_IRQHandler+0x1b4>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d04a      	beq.n	8003f7c <HAL_DMA_IRQHandler+0x194>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a2d      	ldr	r2, [pc, #180]	@ (8003fa0 <HAL_DMA_IRQHandler+0x1b8>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d045      	beq.n	8003f7c <HAL_DMA_IRQHandler+0x194>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a2b      	ldr	r2, [pc, #172]	@ (8003fa4 <HAL_DMA_IRQHandler+0x1bc>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d040      	beq.n	8003f7c <HAL_DMA_IRQHandler+0x194>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a2a      	ldr	r2, [pc, #168]	@ (8003fa8 <HAL_DMA_IRQHandler+0x1c0>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d03b      	beq.n	8003f7c <HAL_DMA_IRQHandler+0x194>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a28      	ldr	r2, [pc, #160]	@ (8003fac <HAL_DMA_IRQHandler+0x1c4>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d036      	beq.n	8003f7c <HAL_DMA_IRQHandler+0x194>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4a27      	ldr	r2, [pc, #156]	@ (8003fb0 <HAL_DMA_IRQHandler+0x1c8>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d031      	beq.n	8003f7c <HAL_DMA_IRQHandler+0x194>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a25      	ldr	r2, [pc, #148]	@ (8003fb4 <HAL_DMA_IRQHandler+0x1cc>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d02c      	beq.n	8003f7c <HAL_DMA_IRQHandler+0x194>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a24      	ldr	r2, [pc, #144]	@ (8003fb8 <HAL_DMA_IRQHandler+0x1d0>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d027      	beq.n	8003f7c <HAL_DMA_IRQHandler+0x194>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a22      	ldr	r2, [pc, #136]	@ (8003fbc <HAL_DMA_IRQHandler+0x1d4>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d022      	beq.n	8003f7c <HAL_DMA_IRQHandler+0x194>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a21      	ldr	r2, [pc, #132]	@ (8003fc0 <HAL_DMA_IRQHandler+0x1d8>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d01d      	beq.n	8003f7c <HAL_DMA_IRQHandler+0x194>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a1f      	ldr	r2, [pc, #124]	@ (8003fc4 <HAL_DMA_IRQHandler+0x1dc>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d018      	beq.n	8003f7c <HAL_DMA_IRQHandler+0x194>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a1e      	ldr	r2, [pc, #120]	@ (8003fc8 <HAL_DMA_IRQHandler+0x1e0>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d013      	beq.n	8003f7c <HAL_DMA_IRQHandler+0x194>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a1c      	ldr	r2, [pc, #112]	@ (8003fcc <HAL_DMA_IRQHandler+0x1e4>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d00e      	beq.n	8003f7c <HAL_DMA_IRQHandler+0x194>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a1b      	ldr	r2, [pc, #108]	@ (8003fd0 <HAL_DMA_IRQHandler+0x1e8>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d009      	beq.n	8003f7c <HAL_DMA_IRQHandler+0x194>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a19      	ldr	r2, [pc, #100]	@ (8003fd4 <HAL_DMA_IRQHandler+0x1ec>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d004      	beq.n	8003f7c <HAL_DMA_IRQHandler+0x194>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a18      	ldr	r2, [pc, #96]	@ (8003fd8 <HAL_DMA_IRQHandler+0x1f0>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d12f      	bne.n	8003fdc <HAL_DMA_IRQHandler+0x1f4>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 0304 	and.w	r3, r3, #4
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	bf14      	ite	ne
 8003f8a:	2301      	movne	r3, #1
 8003f8c:	2300      	moveq	r3, #0
 8003f8e:	b2db      	uxtb	r3, r3
 8003f90:	e02e      	b.n	8003ff0 <HAL_DMA_IRQHandler+0x208>
 8003f92:	bf00      	nop
 8003f94:	24000038 	.word	0x24000038
 8003f98:	1b4e81b5 	.word	0x1b4e81b5
 8003f9c:	40020010 	.word	0x40020010
 8003fa0:	40020028 	.word	0x40020028
 8003fa4:	40020040 	.word	0x40020040
 8003fa8:	40020058 	.word	0x40020058
 8003fac:	40020070 	.word	0x40020070
 8003fb0:	40020088 	.word	0x40020088
 8003fb4:	400200a0 	.word	0x400200a0
 8003fb8:	400200b8 	.word	0x400200b8
 8003fbc:	40020410 	.word	0x40020410
 8003fc0:	40020428 	.word	0x40020428
 8003fc4:	40020440 	.word	0x40020440
 8003fc8:	40020458 	.word	0x40020458
 8003fcc:	40020470 	.word	0x40020470
 8003fd0:	40020488 	.word	0x40020488
 8003fd4:	400204a0 	.word	0x400204a0
 8003fd8:	400204b8 	.word	0x400204b8
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 0308 	and.w	r3, r3, #8
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	bf14      	ite	ne
 8003fea:	2301      	movne	r3, #1
 8003fec:	2300      	moveq	r3, #0
 8003fee:	b2db      	uxtb	r3, r3
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d015      	beq.n	8004020 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	681a      	ldr	r2, [r3, #0]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f022 0204 	bic.w	r2, r2, #4
 8004002:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004008:	f003 031f 	and.w	r3, r3, #31
 800400c:	2208      	movs	r2, #8
 800400e:	409a      	lsls	r2, r3
 8004010:	6a3b      	ldr	r3, [r7, #32]
 8004012:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004018:	f043 0201 	orr.w	r2, r3, #1
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004024:	f003 031f 	and.w	r3, r3, #31
 8004028:	69ba      	ldr	r2, [r7, #24]
 800402a:	fa22 f303 	lsr.w	r3, r2, r3
 800402e:	f003 0301 	and.w	r3, r3, #1
 8004032:	2b00      	cmp	r3, #0
 8004034:	d06e      	beq.n	8004114 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a69      	ldr	r2, [pc, #420]	@ (80041e0 <HAL_DMA_IRQHandler+0x3f8>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d04a      	beq.n	80040d6 <HAL_DMA_IRQHandler+0x2ee>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a67      	ldr	r2, [pc, #412]	@ (80041e4 <HAL_DMA_IRQHandler+0x3fc>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d045      	beq.n	80040d6 <HAL_DMA_IRQHandler+0x2ee>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a66      	ldr	r2, [pc, #408]	@ (80041e8 <HAL_DMA_IRQHandler+0x400>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d040      	beq.n	80040d6 <HAL_DMA_IRQHandler+0x2ee>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a64      	ldr	r2, [pc, #400]	@ (80041ec <HAL_DMA_IRQHandler+0x404>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d03b      	beq.n	80040d6 <HAL_DMA_IRQHandler+0x2ee>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a63      	ldr	r2, [pc, #396]	@ (80041f0 <HAL_DMA_IRQHandler+0x408>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d036      	beq.n	80040d6 <HAL_DMA_IRQHandler+0x2ee>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a61      	ldr	r2, [pc, #388]	@ (80041f4 <HAL_DMA_IRQHandler+0x40c>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d031      	beq.n	80040d6 <HAL_DMA_IRQHandler+0x2ee>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a60      	ldr	r2, [pc, #384]	@ (80041f8 <HAL_DMA_IRQHandler+0x410>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d02c      	beq.n	80040d6 <HAL_DMA_IRQHandler+0x2ee>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a5e      	ldr	r2, [pc, #376]	@ (80041fc <HAL_DMA_IRQHandler+0x414>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d027      	beq.n	80040d6 <HAL_DMA_IRQHandler+0x2ee>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a5d      	ldr	r2, [pc, #372]	@ (8004200 <HAL_DMA_IRQHandler+0x418>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d022      	beq.n	80040d6 <HAL_DMA_IRQHandler+0x2ee>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a5b      	ldr	r2, [pc, #364]	@ (8004204 <HAL_DMA_IRQHandler+0x41c>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d01d      	beq.n	80040d6 <HAL_DMA_IRQHandler+0x2ee>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a5a      	ldr	r2, [pc, #360]	@ (8004208 <HAL_DMA_IRQHandler+0x420>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d018      	beq.n	80040d6 <HAL_DMA_IRQHandler+0x2ee>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a58      	ldr	r2, [pc, #352]	@ (800420c <HAL_DMA_IRQHandler+0x424>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d013      	beq.n	80040d6 <HAL_DMA_IRQHandler+0x2ee>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a57      	ldr	r2, [pc, #348]	@ (8004210 <HAL_DMA_IRQHandler+0x428>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d00e      	beq.n	80040d6 <HAL_DMA_IRQHandler+0x2ee>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a55      	ldr	r2, [pc, #340]	@ (8004214 <HAL_DMA_IRQHandler+0x42c>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d009      	beq.n	80040d6 <HAL_DMA_IRQHandler+0x2ee>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4a54      	ldr	r2, [pc, #336]	@ (8004218 <HAL_DMA_IRQHandler+0x430>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d004      	beq.n	80040d6 <HAL_DMA_IRQHandler+0x2ee>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a52      	ldr	r2, [pc, #328]	@ (800421c <HAL_DMA_IRQHandler+0x434>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d10a      	bne.n	80040ec <HAL_DMA_IRQHandler+0x304>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	695b      	ldr	r3, [r3, #20]
 80040dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	bf14      	ite	ne
 80040e4:	2301      	movne	r3, #1
 80040e6:	2300      	moveq	r3, #0
 80040e8:	b2db      	uxtb	r3, r3
 80040ea:	e003      	b.n	80040f4 <HAL_DMA_IRQHandler+0x30c>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	2300      	movs	r3, #0
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d00d      	beq.n	8004114 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040fc:	f003 031f 	and.w	r3, r3, #31
 8004100:	2201      	movs	r2, #1
 8004102:	409a      	lsls	r2, r3
 8004104:	6a3b      	ldr	r3, [r7, #32]
 8004106:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800410c:	f043 0202 	orr.w	r2, r3, #2
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004118:	f003 031f 	and.w	r3, r3, #31
 800411c:	2204      	movs	r2, #4
 800411e:	409a      	lsls	r2, r3
 8004120:	69bb      	ldr	r3, [r7, #24]
 8004122:	4013      	ands	r3, r2
 8004124:	2b00      	cmp	r3, #0
 8004126:	f000 808f 	beq.w	8004248 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a2c      	ldr	r2, [pc, #176]	@ (80041e0 <HAL_DMA_IRQHandler+0x3f8>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d04a      	beq.n	80041ca <HAL_DMA_IRQHandler+0x3e2>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a2a      	ldr	r2, [pc, #168]	@ (80041e4 <HAL_DMA_IRQHandler+0x3fc>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d045      	beq.n	80041ca <HAL_DMA_IRQHandler+0x3e2>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a29      	ldr	r2, [pc, #164]	@ (80041e8 <HAL_DMA_IRQHandler+0x400>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d040      	beq.n	80041ca <HAL_DMA_IRQHandler+0x3e2>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a27      	ldr	r2, [pc, #156]	@ (80041ec <HAL_DMA_IRQHandler+0x404>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d03b      	beq.n	80041ca <HAL_DMA_IRQHandler+0x3e2>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a26      	ldr	r2, [pc, #152]	@ (80041f0 <HAL_DMA_IRQHandler+0x408>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d036      	beq.n	80041ca <HAL_DMA_IRQHandler+0x3e2>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a24      	ldr	r2, [pc, #144]	@ (80041f4 <HAL_DMA_IRQHandler+0x40c>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d031      	beq.n	80041ca <HAL_DMA_IRQHandler+0x3e2>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a23      	ldr	r2, [pc, #140]	@ (80041f8 <HAL_DMA_IRQHandler+0x410>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d02c      	beq.n	80041ca <HAL_DMA_IRQHandler+0x3e2>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a21      	ldr	r2, [pc, #132]	@ (80041fc <HAL_DMA_IRQHandler+0x414>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d027      	beq.n	80041ca <HAL_DMA_IRQHandler+0x3e2>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a20      	ldr	r2, [pc, #128]	@ (8004200 <HAL_DMA_IRQHandler+0x418>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d022      	beq.n	80041ca <HAL_DMA_IRQHandler+0x3e2>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a1e      	ldr	r2, [pc, #120]	@ (8004204 <HAL_DMA_IRQHandler+0x41c>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d01d      	beq.n	80041ca <HAL_DMA_IRQHandler+0x3e2>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a1d      	ldr	r2, [pc, #116]	@ (8004208 <HAL_DMA_IRQHandler+0x420>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d018      	beq.n	80041ca <HAL_DMA_IRQHandler+0x3e2>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a1b      	ldr	r2, [pc, #108]	@ (800420c <HAL_DMA_IRQHandler+0x424>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d013      	beq.n	80041ca <HAL_DMA_IRQHandler+0x3e2>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a1a      	ldr	r2, [pc, #104]	@ (8004210 <HAL_DMA_IRQHandler+0x428>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d00e      	beq.n	80041ca <HAL_DMA_IRQHandler+0x3e2>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a18      	ldr	r2, [pc, #96]	@ (8004214 <HAL_DMA_IRQHandler+0x42c>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d009      	beq.n	80041ca <HAL_DMA_IRQHandler+0x3e2>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a17      	ldr	r2, [pc, #92]	@ (8004218 <HAL_DMA_IRQHandler+0x430>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d004      	beq.n	80041ca <HAL_DMA_IRQHandler+0x3e2>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a15      	ldr	r2, [pc, #84]	@ (800421c <HAL_DMA_IRQHandler+0x434>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d12a      	bne.n	8004220 <HAL_DMA_IRQHandler+0x438>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f003 0302 	and.w	r3, r3, #2
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	bf14      	ite	ne
 80041d8:	2301      	movne	r3, #1
 80041da:	2300      	moveq	r3, #0
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	e023      	b.n	8004228 <HAL_DMA_IRQHandler+0x440>
 80041e0:	40020010 	.word	0x40020010
 80041e4:	40020028 	.word	0x40020028
 80041e8:	40020040 	.word	0x40020040
 80041ec:	40020058 	.word	0x40020058
 80041f0:	40020070 	.word	0x40020070
 80041f4:	40020088 	.word	0x40020088
 80041f8:	400200a0 	.word	0x400200a0
 80041fc:	400200b8 	.word	0x400200b8
 8004200:	40020410 	.word	0x40020410
 8004204:	40020428 	.word	0x40020428
 8004208:	40020440 	.word	0x40020440
 800420c:	40020458 	.word	0x40020458
 8004210:	40020470 	.word	0x40020470
 8004214:	40020488 	.word	0x40020488
 8004218:	400204a0 	.word	0x400204a0
 800421c:	400204b8 	.word	0x400204b8
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	2300      	movs	r3, #0
 8004228:	2b00      	cmp	r3, #0
 800422a:	d00d      	beq.n	8004248 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004230:	f003 031f 	and.w	r3, r3, #31
 8004234:	2204      	movs	r2, #4
 8004236:	409a      	lsls	r2, r3
 8004238:	6a3b      	ldr	r3, [r7, #32]
 800423a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004240:	f043 0204 	orr.w	r2, r3, #4
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800424c:	f003 031f 	and.w	r3, r3, #31
 8004250:	2210      	movs	r2, #16
 8004252:	409a      	lsls	r2, r3
 8004254:	69bb      	ldr	r3, [r7, #24]
 8004256:	4013      	ands	r3, r2
 8004258:	2b00      	cmp	r3, #0
 800425a:	f000 80a6 	beq.w	80043aa <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4a85      	ldr	r2, [pc, #532]	@ (8004478 <HAL_DMA_IRQHandler+0x690>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d04a      	beq.n	80042fe <HAL_DMA_IRQHandler+0x516>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a83      	ldr	r2, [pc, #524]	@ (800447c <HAL_DMA_IRQHandler+0x694>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d045      	beq.n	80042fe <HAL_DMA_IRQHandler+0x516>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a82      	ldr	r2, [pc, #520]	@ (8004480 <HAL_DMA_IRQHandler+0x698>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d040      	beq.n	80042fe <HAL_DMA_IRQHandler+0x516>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a80      	ldr	r2, [pc, #512]	@ (8004484 <HAL_DMA_IRQHandler+0x69c>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d03b      	beq.n	80042fe <HAL_DMA_IRQHandler+0x516>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a7f      	ldr	r2, [pc, #508]	@ (8004488 <HAL_DMA_IRQHandler+0x6a0>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d036      	beq.n	80042fe <HAL_DMA_IRQHandler+0x516>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a7d      	ldr	r2, [pc, #500]	@ (800448c <HAL_DMA_IRQHandler+0x6a4>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d031      	beq.n	80042fe <HAL_DMA_IRQHandler+0x516>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a7c      	ldr	r2, [pc, #496]	@ (8004490 <HAL_DMA_IRQHandler+0x6a8>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d02c      	beq.n	80042fe <HAL_DMA_IRQHandler+0x516>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a7a      	ldr	r2, [pc, #488]	@ (8004494 <HAL_DMA_IRQHandler+0x6ac>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d027      	beq.n	80042fe <HAL_DMA_IRQHandler+0x516>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a79      	ldr	r2, [pc, #484]	@ (8004498 <HAL_DMA_IRQHandler+0x6b0>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d022      	beq.n	80042fe <HAL_DMA_IRQHandler+0x516>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a77      	ldr	r2, [pc, #476]	@ (800449c <HAL_DMA_IRQHandler+0x6b4>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d01d      	beq.n	80042fe <HAL_DMA_IRQHandler+0x516>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4a76      	ldr	r2, [pc, #472]	@ (80044a0 <HAL_DMA_IRQHandler+0x6b8>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d018      	beq.n	80042fe <HAL_DMA_IRQHandler+0x516>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a74      	ldr	r2, [pc, #464]	@ (80044a4 <HAL_DMA_IRQHandler+0x6bc>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d013      	beq.n	80042fe <HAL_DMA_IRQHandler+0x516>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4a73      	ldr	r2, [pc, #460]	@ (80044a8 <HAL_DMA_IRQHandler+0x6c0>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d00e      	beq.n	80042fe <HAL_DMA_IRQHandler+0x516>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a71      	ldr	r2, [pc, #452]	@ (80044ac <HAL_DMA_IRQHandler+0x6c4>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d009      	beq.n	80042fe <HAL_DMA_IRQHandler+0x516>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a70      	ldr	r2, [pc, #448]	@ (80044b0 <HAL_DMA_IRQHandler+0x6c8>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d004      	beq.n	80042fe <HAL_DMA_IRQHandler+0x516>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a6e      	ldr	r2, [pc, #440]	@ (80044b4 <HAL_DMA_IRQHandler+0x6cc>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d10a      	bne.n	8004314 <HAL_DMA_IRQHandler+0x52c>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f003 0308 	and.w	r3, r3, #8
 8004308:	2b00      	cmp	r3, #0
 800430a:	bf14      	ite	ne
 800430c:	2301      	movne	r3, #1
 800430e:	2300      	moveq	r3, #0
 8004310:	b2db      	uxtb	r3, r3
 8004312:	e009      	b.n	8004328 <HAL_DMA_IRQHandler+0x540>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 0304 	and.w	r3, r3, #4
 800431e:	2b00      	cmp	r3, #0
 8004320:	bf14      	ite	ne
 8004322:	2301      	movne	r3, #1
 8004324:	2300      	moveq	r3, #0
 8004326:	b2db      	uxtb	r3, r3
 8004328:	2b00      	cmp	r3, #0
 800432a:	d03e      	beq.n	80043aa <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004330:	f003 031f 	and.w	r3, r3, #31
 8004334:	2210      	movs	r2, #16
 8004336:	409a      	lsls	r2, r3
 8004338:	6a3b      	ldr	r3, [r7, #32]
 800433a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004346:	2b00      	cmp	r3, #0
 8004348:	d018      	beq.n	800437c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004354:	2b00      	cmp	r3, #0
 8004356:	d108      	bne.n	800436a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800435c:	2b00      	cmp	r3, #0
 800435e:	d024      	beq.n	80043aa <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004364:	6878      	ldr	r0, [r7, #4]
 8004366:	4798      	blx	r3
 8004368:	e01f      	b.n	80043aa <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800436e:	2b00      	cmp	r3, #0
 8004370:	d01b      	beq.n	80043aa <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004376:	6878      	ldr	r0, [r7, #4]
 8004378:	4798      	blx	r3
 800437a:	e016      	b.n	80043aa <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004386:	2b00      	cmp	r3, #0
 8004388:	d107      	bne.n	800439a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f022 0208 	bic.w	r2, r2, #8
 8004398:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d003      	beq.n	80043aa <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a6:	6878      	ldr	r0, [r7, #4]
 80043a8:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043ae:	f003 031f 	and.w	r3, r3, #31
 80043b2:	2220      	movs	r2, #32
 80043b4:	409a      	lsls	r2, r3
 80043b6:	69bb      	ldr	r3, [r7, #24]
 80043b8:	4013      	ands	r3, r2
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	f000 8110 	beq.w	80045e0 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a2c      	ldr	r2, [pc, #176]	@ (8004478 <HAL_DMA_IRQHandler+0x690>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d04a      	beq.n	8004460 <HAL_DMA_IRQHandler+0x678>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a2b      	ldr	r2, [pc, #172]	@ (800447c <HAL_DMA_IRQHandler+0x694>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d045      	beq.n	8004460 <HAL_DMA_IRQHandler+0x678>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a29      	ldr	r2, [pc, #164]	@ (8004480 <HAL_DMA_IRQHandler+0x698>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d040      	beq.n	8004460 <HAL_DMA_IRQHandler+0x678>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a28      	ldr	r2, [pc, #160]	@ (8004484 <HAL_DMA_IRQHandler+0x69c>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d03b      	beq.n	8004460 <HAL_DMA_IRQHandler+0x678>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a26      	ldr	r2, [pc, #152]	@ (8004488 <HAL_DMA_IRQHandler+0x6a0>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d036      	beq.n	8004460 <HAL_DMA_IRQHandler+0x678>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a25      	ldr	r2, [pc, #148]	@ (800448c <HAL_DMA_IRQHandler+0x6a4>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d031      	beq.n	8004460 <HAL_DMA_IRQHandler+0x678>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a23      	ldr	r2, [pc, #140]	@ (8004490 <HAL_DMA_IRQHandler+0x6a8>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d02c      	beq.n	8004460 <HAL_DMA_IRQHandler+0x678>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a22      	ldr	r2, [pc, #136]	@ (8004494 <HAL_DMA_IRQHandler+0x6ac>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d027      	beq.n	8004460 <HAL_DMA_IRQHandler+0x678>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a20      	ldr	r2, [pc, #128]	@ (8004498 <HAL_DMA_IRQHandler+0x6b0>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d022      	beq.n	8004460 <HAL_DMA_IRQHandler+0x678>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a1f      	ldr	r2, [pc, #124]	@ (800449c <HAL_DMA_IRQHandler+0x6b4>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d01d      	beq.n	8004460 <HAL_DMA_IRQHandler+0x678>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a1d      	ldr	r2, [pc, #116]	@ (80044a0 <HAL_DMA_IRQHandler+0x6b8>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d018      	beq.n	8004460 <HAL_DMA_IRQHandler+0x678>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a1c      	ldr	r2, [pc, #112]	@ (80044a4 <HAL_DMA_IRQHandler+0x6bc>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d013      	beq.n	8004460 <HAL_DMA_IRQHandler+0x678>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a1a      	ldr	r2, [pc, #104]	@ (80044a8 <HAL_DMA_IRQHandler+0x6c0>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d00e      	beq.n	8004460 <HAL_DMA_IRQHandler+0x678>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4a19      	ldr	r2, [pc, #100]	@ (80044ac <HAL_DMA_IRQHandler+0x6c4>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d009      	beq.n	8004460 <HAL_DMA_IRQHandler+0x678>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a17      	ldr	r2, [pc, #92]	@ (80044b0 <HAL_DMA_IRQHandler+0x6c8>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d004      	beq.n	8004460 <HAL_DMA_IRQHandler+0x678>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a16      	ldr	r2, [pc, #88]	@ (80044b4 <HAL_DMA_IRQHandler+0x6cc>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d12b      	bne.n	80044b8 <HAL_DMA_IRQHandler+0x6d0>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f003 0310 	and.w	r3, r3, #16
 800446a:	2b00      	cmp	r3, #0
 800446c:	bf14      	ite	ne
 800446e:	2301      	movne	r3, #1
 8004470:	2300      	moveq	r3, #0
 8004472:	b2db      	uxtb	r3, r3
 8004474:	e02a      	b.n	80044cc <HAL_DMA_IRQHandler+0x6e4>
 8004476:	bf00      	nop
 8004478:	40020010 	.word	0x40020010
 800447c:	40020028 	.word	0x40020028
 8004480:	40020040 	.word	0x40020040
 8004484:	40020058 	.word	0x40020058
 8004488:	40020070 	.word	0x40020070
 800448c:	40020088 	.word	0x40020088
 8004490:	400200a0 	.word	0x400200a0
 8004494:	400200b8 	.word	0x400200b8
 8004498:	40020410 	.word	0x40020410
 800449c:	40020428 	.word	0x40020428
 80044a0:	40020440 	.word	0x40020440
 80044a4:	40020458 	.word	0x40020458
 80044a8:	40020470 	.word	0x40020470
 80044ac:	40020488 	.word	0x40020488
 80044b0:	400204a0 	.word	0x400204a0
 80044b4:	400204b8 	.word	0x400204b8
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 0302 	and.w	r3, r3, #2
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	bf14      	ite	ne
 80044c6:	2301      	movne	r3, #1
 80044c8:	2300      	moveq	r3, #0
 80044ca:	b2db      	uxtb	r3, r3
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	f000 8087 	beq.w	80045e0 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044d6:	f003 031f 	and.w	r3, r3, #31
 80044da:	2220      	movs	r2, #32
 80044dc:	409a      	lsls	r2, r3
 80044de:	6a3b      	ldr	r3, [r7, #32]
 80044e0:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	2b04      	cmp	r3, #4
 80044ec:	d139      	bne.n	8004562 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f022 0216 	bic.w	r2, r2, #22
 80044fc:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	695a      	ldr	r2, [r3, #20]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800450c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004512:	2b00      	cmp	r3, #0
 8004514:	d103      	bne.n	800451e <HAL_DMA_IRQHandler+0x736>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800451a:	2b00      	cmp	r3, #0
 800451c:	d007      	beq.n	800452e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f022 0208 	bic.w	r2, r2, #8
 800452c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004532:	f003 031f 	and.w	r3, r3, #31
 8004536:	223f      	movs	r2, #63	@ 0x3f
 8004538:	409a      	lsls	r2, r3
 800453a:	6a3b      	ldr	r3, [r7, #32]
 800453c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2201      	movs	r2, #1
 8004542:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2200      	movs	r2, #0
 800454a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004552:	2b00      	cmp	r3, #0
 8004554:	f000 834a 	beq.w	8004bec <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800455c:	6878      	ldr	r0, [r7, #4]
 800455e:	4798      	blx	r3
          }
          return;
 8004560:	e344      	b.n	8004bec <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800456c:	2b00      	cmp	r3, #0
 800456e:	d018      	beq.n	80045a2 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800457a:	2b00      	cmp	r3, #0
 800457c:	d108      	bne.n	8004590 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004582:	2b00      	cmp	r3, #0
 8004584:	d02c      	beq.n	80045e0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	4798      	blx	r3
 800458e:	e027      	b.n	80045e0 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004594:	2b00      	cmp	r3, #0
 8004596:	d023      	beq.n	80045e0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800459c:	6878      	ldr	r0, [r7, #4]
 800459e:	4798      	blx	r3
 80045a0:	e01e      	b.n	80045e0 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d10f      	bne.n	80045d0 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f022 0210 	bic.w	r2, r2, #16
 80045be:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2201      	movs	r2, #1
 80045c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2200      	movs	r2, #0
 80045cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d003      	beq.n	80045e0 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045dc:	6878      	ldr	r0, [r7, #4]
 80045de:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	f000 8306 	beq.w	8004bf6 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045ee:	f003 0301 	and.w	r3, r3, #1
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	f000 8088 	beq.w	8004708 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2204      	movs	r2, #4
 80045fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a7a      	ldr	r2, [pc, #488]	@ (80047f0 <HAL_DMA_IRQHandler+0xa08>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d04a      	beq.n	80046a0 <HAL_DMA_IRQHandler+0x8b8>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a79      	ldr	r2, [pc, #484]	@ (80047f4 <HAL_DMA_IRQHandler+0xa0c>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d045      	beq.n	80046a0 <HAL_DMA_IRQHandler+0x8b8>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a77      	ldr	r2, [pc, #476]	@ (80047f8 <HAL_DMA_IRQHandler+0xa10>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d040      	beq.n	80046a0 <HAL_DMA_IRQHandler+0x8b8>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a76      	ldr	r2, [pc, #472]	@ (80047fc <HAL_DMA_IRQHandler+0xa14>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d03b      	beq.n	80046a0 <HAL_DMA_IRQHandler+0x8b8>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a74      	ldr	r2, [pc, #464]	@ (8004800 <HAL_DMA_IRQHandler+0xa18>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d036      	beq.n	80046a0 <HAL_DMA_IRQHandler+0x8b8>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a73      	ldr	r2, [pc, #460]	@ (8004804 <HAL_DMA_IRQHandler+0xa1c>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d031      	beq.n	80046a0 <HAL_DMA_IRQHandler+0x8b8>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a71      	ldr	r2, [pc, #452]	@ (8004808 <HAL_DMA_IRQHandler+0xa20>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d02c      	beq.n	80046a0 <HAL_DMA_IRQHandler+0x8b8>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a70      	ldr	r2, [pc, #448]	@ (800480c <HAL_DMA_IRQHandler+0xa24>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d027      	beq.n	80046a0 <HAL_DMA_IRQHandler+0x8b8>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a6e      	ldr	r2, [pc, #440]	@ (8004810 <HAL_DMA_IRQHandler+0xa28>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d022      	beq.n	80046a0 <HAL_DMA_IRQHandler+0x8b8>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a6d      	ldr	r2, [pc, #436]	@ (8004814 <HAL_DMA_IRQHandler+0xa2c>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d01d      	beq.n	80046a0 <HAL_DMA_IRQHandler+0x8b8>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a6b      	ldr	r2, [pc, #428]	@ (8004818 <HAL_DMA_IRQHandler+0xa30>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d018      	beq.n	80046a0 <HAL_DMA_IRQHandler+0x8b8>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a6a      	ldr	r2, [pc, #424]	@ (800481c <HAL_DMA_IRQHandler+0xa34>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d013      	beq.n	80046a0 <HAL_DMA_IRQHandler+0x8b8>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a68      	ldr	r2, [pc, #416]	@ (8004820 <HAL_DMA_IRQHandler+0xa38>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d00e      	beq.n	80046a0 <HAL_DMA_IRQHandler+0x8b8>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a67      	ldr	r2, [pc, #412]	@ (8004824 <HAL_DMA_IRQHandler+0xa3c>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d009      	beq.n	80046a0 <HAL_DMA_IRQHandler+0x8b8>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a65      	ldr	r2, [pc, #404]	@ (8004828 <HAL_DMA_IRQHandler+0xa40>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d004      	beq.n	80046a0 <HAL_DMA_IRQHandler+0x8b8>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a64      	ldr	r2, [pc, #400]	@ (800482c <HAL_DMA_IRQHandler+0xa44>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d108      	bne.n	80046b2 <HAL_DMA_IRQHandler+0x8ca>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	681a      	ldr	r2, [r3, #0]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f022 0201 	bic.w	r2, r2, #1
 80046ae:	601a      	str	r2, [r3, #0]
 80046b0:	e007      	b.n	80046c2 <HAL_DMA_IRQHandler+0x8da>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f022 0201 	bic.w	r2, r2, #1
 80046c0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	3301      	adds	r3, #1
 80046c6:	60fb      	str	r3, [r7, #12]
 80046c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d307      	bcc.n	80046de <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f003 0301 	and.w	r3, r3, #1
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d1f2      	bne.n	80046c2 <HAL_DMA_IRQHandler+0x8da>
 80046dc:	e000      	b.n	80046e0 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80046de:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 0301 	and.w	r3, r3, #1
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d004      	beq.n	80046f8 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2203      	movs	r2, #3
 80046f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80046f6:	e003      	b.n	8004700 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2201      	movs	r2, #1
 80046fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2200      	movs	r2, #0
 8004704:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800470c:	2b00      	cmp	r3, #0
 800470e:	f000 8272 	beq.w	8004bf6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	4798      	blx	r3
 800471a:	e26c      	b.n	8004bf6 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a43      	ldr	r2, [pc, #268]	@ (8004830 <HAL_DMA_IRQHandler+0xa48>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d022      	beq.n	800476c <HAL_DMA_IRQHandler+0x984>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4a42      	ldr	r2, [pc, #264]	@ (8004834 <HAL_DMA_IRQHandler+0xa4c>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d01d      	beq.n	800476c <HAL_DMA_IRQHandler+0x984>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a40      	ldr	r2, [pc, #256]	@ (8004838 <HAL_DMA_IRQHandler+0xa50>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d018      	beq.n	800476c <HAL_DMA_IRQHandler+0x984>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a3f      	ldr	r2, [pc, #252]	@ (800483c <HAL_DMA_IRQHandler+0xa54>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d013      	beq.n	800476c <HAL_DMA_IRQHandler+0x984>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a3d      	ldr	r2, [pc, #244]	@ (8004840 <HAL_DMA_IRQHandler+0xa58>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d00e      	beq.n	800476c <HAL_DMA_IRQHandler+0x984>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a3c      	ldr	r2, [pc, #240]	@ (8004844 <HAL_DMA_IRQHandler+0xa5c>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d009      	beq.n	800476c <HAL_DMA_IRQHandler+0x984>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a3a      	ldr	r2, [pc, #232]	@ (8004848 <HAL_DMA_IRQHandler+0xa60>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d004      	beq.n	800476c <HAL_DMA_IRQHandler+0x984>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a39      	ldr	r2, [pc, #228]	@ (800484c <HAL_DMA_IRQHandler+0xa64>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d101      	bne.n	8004770 <HAL_DMA_IRQHandler+0x988>
 800476c:	2301      	movs	r3, #1
 800476e:	e000      	b.n	8004772 <HAL_DMA_IRQHandler+0x98a>
 8004770:	2300      	movs	r3, #0
 8004772:	2b00      	cmp	r3, #0
 8004774:	f000 823f 	beq.w	8004bf6 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004784:	f003 031f 	and.w	r3, r3, #31
 8004788:	2204      	movs	r2, #4
 800478a:	409a      	lsls	r2, r3
 800478c:	697b      	ldr	r3, [r7, #20]
 800478e:	4013      	ands	r3, r2
 8004790:	2b00      	cmp	r3, #0
 8004792:	f000 80cd 	beq.w	8004930 <HAL_DMA_IRQHandler+0xb48>
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	f003 0304 	and.w	r3, r3, #4
 800479c:	2b00      	cmp	r3, #0
 800479e:	f000 80c7 	beq.w	8004930 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047a6:	f003 031f 	and.w	r3, r3, #31
 80047aa:	2204      	movs	r2, #4
 80047ac:	409a      	lsls	r2, r3
 80047ae:	69fb      	ldr	r3, [r7, #28]
 80047b0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d049      	beq.n	8004850 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d109      	bne.n	80047da <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	f000 8210 	beq.w	8004bf0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047d4:	6878      	ldr	r0, [r7, #4]
 80047d6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80047d8:	e20a      	b.n	8004bf0 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047de:	2b00      	cmp	r3, #0
 80047e0:	f000 8206 	beq.w	8004bf0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047e8:	6878      	ldr	r0, [r7, #4]
 80047ea:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80047ec:	e200      	b.n	8004bf0 <HAL_DMA_IRQHandler+0xe08>
 80047ee:	bf00      	nop
 80047f0:	40020010 	.word	0x40020010
 80047f4:	40020028 	.word	0x40020028
 80047f8:	40020040 	.word	0x40020040
 80047fc:	40020058 	.word	0x40020058
 8004800:	40020070 	.word	0x40020070
 8004804:	40020088 	.word	0x40020088
 8004808:	400200a0 	.word	0x400200a0
 800480c:	400200b8 	.word	0x400200b8
 8004810:	40020410 	.word	0x40020410
 8004814:	40020428 	.word	0x40020428
 8004818:	40020440 	.word	0x40020440
 800481c:	40020458 	.word	0x40020458
 8004820:	40020470 	.word	0x40020470
 8004824:	40020488 	.word	0x40020488
 8004828:	400204a0 	.word	0x400204a0
 800482c:	400204b8 	.word	0x400204b8
 8004830:	58025408 	.word	0x58025408
 8004834:	5802541c 	.word	0x5802541c
 8004838:	58025430 	.word	0x58025430
 800483c:	58025444 	.word	0x58025444
 8004840:	58025458 	.word	0x58025458
 8004844:	5802546c 	.word	0x5802546c
 8004848:	58025480 	.word	0x58025480
 800484c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	f003 0320 	and.w	r3, r3, #32
 8004856:	2b00      	cmp	r3, #0
 8004858:	d160      	bne.n	800491c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	4a7f      	ldr	r2, [pc, #508]	@ (8004a5c <HAL_DMA_IRQHandler+0xc74>)
 8004860:	4293      	cmp	r3, r2
 8004862:	d04a      	beq.n	80048fa <HAL_DMA_IRQHandler+0xb12>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a7d      	ldr	r2, [pc, #500]	@ (8004a60 <HAL_DMA_IRQHandler+0xc78>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d045      	beq.n	80048fa <HAL_DMA_IRQHandler+0xb12>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4a7c      	ldr	r2, [pc, #496]	@ (8004a64 <HAL_DMA_IRQHandler+0xc7c>)
 8004874:	4293      	cmp	r3, r2
 8004876:	d040      	beq.n	80048fa <HAL_DMA_IRQHandler+0xb12>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a7a      	ldr	r2, [pc, #488]	@ (8004a68 <HAL_DMA_IRQHandler+0xc80>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d03b      	beq.n	80048fa <HAL_DMA_IRQHandler+0xb12>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4a79      	ldr	r2, [pc, #484]	@ (8004a6c <HAL_DMA_IRQHandler+0xc84>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d036      	beq.n	80048fa <HAL_DMA_IRQHandler+0xb12>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a77      	ldr	r2, [pc, #476]	@ (8004a70 <HAL_DMA_IRQHandler+0xc88>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d031      	beq.n	80048fa <HAL_DMA_IRQHandler+0xb12>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a76      	ldr	r2, [pc, #472]	@ (8004a74 <HAL_DMA_IRQHandler+0xc8c>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d02c      	beq.n	80048fa <HAL_DMA_IRQHandler+0xb12>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4a74      	ldr	r2, [pc, #464]	@ (8004a78 <HAL_DMA_IRQHandler+0xc90>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d027      	beq.n	80048fa <HAL_DMA_IRQHandler+0xb12>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4a73      	ldr	r2, [pc, #460]	@ (8004a7c <HAL_DMA_IRQHandler+0xc94>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d022      	beq.n	80048fa <HAL_DMA_IRQHandler+0xb12>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a71      	ldr	r2, [pc, #452]	@ (8004a80 <HAL_DMA_IRQHandler+0xc98>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d01d      	beq.n	80048fa <HAL_DMA_IRQHandler+0xb12>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a70      	ldr	r2, [pc, #448]	@ (8004a84 <HAL_DMA_IRQHandler+0xc9c>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d018      	beq.n	80048fa <HAL_DMA_IRQHandler+0xb12>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a6e      	ldr	r2, [pc, #440]	@ (8004a88 <HAL_DMA_IRQHandler+0xca0>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d013      	beq.n	80048fa <HAL_DMA_IRQHandler+0xb12>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a6d      	ldr	r2, [pc, #436]	@ (8004a8c <HAL_DMA_IRQHandler+0xca4>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d00e      	beq.n	80048fa <HAL_DMA_IRQHandler+0xb12>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a6b      	ldr	r2, [pc, #428]	@ (8004a90 <HAL_DMA_IRQHandler+0xca8>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d009      	beq.n	80048fa <HAL_DMA_IRQHandler+0xb12>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4a6a      	ldr	r2, [pc, #424]	@ (8004a94 <HAL_DMA_IRQHandler+0xcac>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d004      	beq.n	80048fa <HAL_DMA_IRQHandler+0xb12>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a68      	ldr	r2, [pc, #416]	@ (8004a98 <HAL_DMA_IRQHandler+0xcb0>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d108      	bne.n	800490c <HAL_DMA_IRQHandler+0xb24>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f022 0208 	bic.w	r2, r2, #8
 8004908:	601a      	str	r2, [r3, #0]
 800490a:	e007      	b.n	800491c <HAL_DMA_IRQHandler+0xb34>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681a      	ldr	r2, [r3, #0]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f022 0204 	bic.w	r2, r2, #4
 800491a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004920:	2b00      	cmp	r3, #0
 8004922:	f000 8165 	beq.w	8004bf0 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800492a:	6878      	ldr	r0, [r7, #4]
 800492c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800492e:	e15f      	b.n	8004bf0 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004934:	f003 031f 	and.w	r3, r3, #31
 8004938:	2202      	movs	r2, #2
 800493a:	409a      	lsls	r2, r3
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	4013      	ands	r3, r2
 8004940:	2b00      	cmp	r3, #0
 8004942:	f000 80c5 	beq.w	8004ad0 <HAL_DMA_IRQHandler+0xce8>
 8004946:	693b      	ldr	r3, [r7, #16]
 8004948:	f003 0302 	and.w	r3, r3, #2
 800494c:	2b00      	cmp	r3, #0
 800494e:	f000 80bf 	beq.w	8004ad0 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004956:	f003 031f 	and.w	r3, r3, #31
 800495a:	2202      	movs	r2, #2
 800495c:	409a      	lsls	r2, r3
 800495e:	69fb      	ldr	r3, [r7, #28]
 8004960:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004968:	2b00      	cmp	r3, #0
 800496a:	d018      	beq.n	800499e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004972:	2b00      	cmp	r3, #0
 8004974:	d109      	bne.n	800498a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800497a:	2b00      	cmp	r3, #0
 800497c:	f000 813a 	beq.w	8004bf4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004984:	6878      	ldr	r0, [r7, #4]
 8004986:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004988:	e134      	b.n	8004bf4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800498e:	2b00      	cmp	r3, #0
 8004990:	f000 8130 	beq.w	8004bf4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004998:	6878      	ldr	r0, [r7, #4]
 800499a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800499c:	e12a      	b.n	8004bf4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	f003 0320 	and.w	r3, r3, #32
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	f040 8089 	bne.w	8004abc <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4a2b      	ldr	r2, [pc, #172]	@ (8004a5c <HAL_DMA_IRQHandler+0xc74>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d04a      	beq.n	8004a4a <HAL_DMA_IRQHandler+0xc62>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a29      	ldr	r2, [pc, #164]	@ (8004a60 <HAL_DMA_IRQHandler+0xc78>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d045      	beq.n	8004a4a <HAL_DMA_IRQHandler+0xc62>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4a28      	ldr	r2, [pc, #160]	@ (8004a64 <HAL_DMA_IRQHandler+0xc7c>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d040      	beq.n	8004a4a <HAL_DMA_IRQHandler+0xc62>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a26      	ldr	r2, [pc, #152]	@ (8004a68 <HAL_DMA_IRQHandler+0xc80>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d03b      	beq.n	8004a4a <HAL_DMA_IRQHandler+0xc62>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a25      	ldr	r2, [pc, #148]	@ (8004a6c <HAL_DMA_IRQHandler+0xc84>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d036      	beq.n	8004a4a <HAL_DMA_IRQHandler+0xc62>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a23      	ldr	r2, [pc, #140]	@ (8004a70 <HAL_DMA_IRQHandler+0xc88>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d031      	beq.n	8004a4a <HAL_DMA_IRQHandler+0xc62>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a22      	ldr	r2, [pc, #136]	@ (8004a74 <HAL_DMA_IRQHandler+0xc8c>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d02c      	beq.n	8004a4a <HAL_DMA_IRQHandler+0xc62>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a20      	ldr	r2, [pc, #128]	@ (8004a78 <HAL_DMA_IRQHandler+0xc90>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d027      	beq.n	8004a4a <HAL_DMA_IRQHandler+0xc62>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a1f      	ldr	r2, [pc, #124]	@ (8004a7c <HAL_DMA_IRQHandler+0xc94>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d022      	beq.n	8004a4a <HAL_DMA_IRQHandler+0xc62>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a1d      	ldr	r2, [pc, #116]	@ (8004a80 <HAL_DMA_IRQHandler+0xc98>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d01d      	beq.n	8004a4a <HAL_DMA_IRQHandler+0xc62>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a1c      	ldr	r2, [pc, #112]	@ (8004a84 <HAL_DMA_IRQHandler+0xc9c>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d018      	beq.n	8004a4a <HAL_DMA_IRQHandler+0xc62>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a1a      	ldr	r2, [pc, #104]	@ (8004a88 <HAL_DMA_IRQHandler+0xca0>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d013      	beq.n	8004a4a <HAL_DMA_IRQHandler+0xc62>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a19      	ldr	r2, [pc, #100]	@ (8004a8c <HAL_DMA_IRQHandler+0xca4>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d00e      	beq.n	8004a4a <HAL_DMA_IRQHandler+0xc62>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a17      	ldr	r2, [pc, #92]	@ (8004a90 <HAL_DMA_IRQHandler+0xca8>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d009      	beq.n	8004a4a <HAL_DMA_IRQHandler+0xc62>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a16      	ldr	r2, [pc, #88]	@ (8004a94 <HAL_DMA_IRQHandler+0xcac>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d004      	beq.n	8004a4a <HAL_DMA_IRQHandler+0xc62>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a14      	ldr	r2, [pc, #80]	@ (8004a98 <HAL_DMA_IRQHandler+0xcb0>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d128      	bne.n	8004a9c <HAL_DMA_IRQHandler+0xcb4>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	681a      	ldr	r2, [r3, #0]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f022 0214 	bic.w	r2, r2, #20
 8004a58:	601a      	str	r2, [r3, #0]
 8004a5a:	e027      	b.n	8004aac <HAL_DMA_IRQHandler+0xcc4>
 8004a5c:	40020010 	.word	0x40020010
 8004a60:	40020028 	.word	0x40020028
 8004a64:	40020040 	.word	0x40020040
 8004a68:	40020058 	.word	0x40020058
 8004a6c:	40020070 	.word	0x40020070
 8004a70:	40020088 	.word	0x40020088
 8004a74:	400200a0 	.word	0x400200a0
 8004a78:	400200b8 	.word	0x400200b8
 8004a7c:	40020410 	.word	0x40020410
 8004a80:	40020428 	.word	0x40020428
 8004a84:	40020440 	.word	0x40020440
 8004a88:	40020458 	.word	0x40020458
 8004a8c:	40020470 	.word	0x40020470
 8004a90:	40020488 	.word	0x40020488
 8004a94:	400204a0 	.word	0x400204a0
 8004a98:	400204b8 	.word	0x400204b8
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f022 020a 	bic.w	r2, r2, #10
 8004aaa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2201      	movs	r2, #1
 8004ab0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	f000 8097 	beq.w	8004bf4 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004ace:	e091      	b.n	8004bf4 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ad4:	f003 031f 	and.w	r3, r3, #31
 8004ad8:	2208      	movs	r2, #8
 8004ada:	409a      	lsls	r2, r3
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	4013      	ands	r3, r2
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	f000 8088 	beq.w	8004bf6 <HAL_DMA_IRQHandler+0xe0e>
 8004ae6:	693b      	ldr	r3, [r7, #16]
 8004ae8:	f003 0308 	and.w	r3, r3, #8
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	f000 8082 	beq.w	8004bf6 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a41      	ldr	r2, [pc, #260]	@ (8004bfc <HAL_DMA_IRQHandler+0xe14>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d04a      	beq.n	8004b92 <HAL_DMA_IRQHandler+0xdaa>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a3f      	ldr	r2, [pc, #252]	@ (8004c00 <HAL_DMA_IRQHandler+0xe18>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d045      	beq.n	8004b92 <HAL_DMA_IRQHandler+0xdaa>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a3e      	ldr	r2, [pc, #248]	@ (8004c04 <HAL_DMA_IRQHandler+0xe1c>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d040      	beq.n	8004b92 <HAL_DMA_IRQHandler+0xdaa>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4a3c      	ldr	r2, [pc, #240]	@ (8004c08 <HAL_DMA_IRQHandler+0xe20>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d03b      	beq.n	8004b92 <HAL_DMA_IRQHandler+0xdaa>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a3b      	ldr	r2, [pc, #236]	@ (8004c0c <HAL_DMA_IRQHandler+0xe24>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d036      	beq.n	8004b92 <HAL_DMA_IRQHandler+0xdaa>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4a39      	ldr	r2, [pc, #228]	@ (8004c10 <HAL_DMA_IRQHandler+0xe28>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d031      	beq.n	8004b92 <HAL_DMA_IRQHandler+0xdaa>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	4a38      	ldr	r2, [pc, #224]	@ (8004c14 <HAL_DMA_IRQHandler+0xe2c>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d02c      	beq.n	8004b92 <HAL_DMA_IRQHandler+0xdaa>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a36      	ldr	r2, [pc, #216]	@ (8004c18 <HAL_DMA_IRQHandler+0xe30>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d027      	beq.n	8004b92 <HAL_DMA_IRQHandler+0xdaa>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a35      	ldr	r2, [pc, #212]	@ (8004c1c <HAL_DMA_IRQHandler+0xe34>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d022      	beq.n	8004b92 <HAL_DMA_IRQHandler+0xdaa>
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	4a33      	ldr	r2, [pc, #204]	@ (8004c20 <HAL_DMA_IRQHandler+0xe38>)
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d01d      	beq.n	8004b92 <HAL_DMA_IRQHandler+0xdaa>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	4a32      	ldr	r2, [pc, #200]	@ (8004c24 <HAL_DMA_IRQHandler+0xe3c>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d018      	beq.n	8004b92 <HAL_DMA_IRQHandler+0xdaa>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a30      	ldr	r2, [pc, #192]	@ (8004c28 <HAL_DMA_IRQHandler+0xe40>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d013      	beq.n	8004b92 <HAL_DMA_IRQHandler+0xdaa>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4a2f      	ldr	r2, [pc, #188]	@ (8004c2c <HAL_DMA_IRQHandler+0xe44>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d00e      	beq.n	8004b92 <HAL_DMA_IRQHandler+0xdaa>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a2d      	ldr	r2, [pc, #180]	@ (8004c30 <HAL_DMA_IRQHandler+0xe48>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d009      	beq.n	8004b92 <HAL_DMA_IRQHandler+0xdaa>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4a2c      	ldr	r2, [pc, #176]	@ (8004c34 <HAL_DMA_IRQHandler+0xe4c>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d004      	beq.n	8004b92 <HAL_DMA_IRQHandler+0xdaa>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a2a      	ldr	r2, [pc, #168]	@ (8004c38 <HAL_DMA_IRQHandler+0xe50>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d108      	bne.n	8004ba4 <HAL_DMA_IRQHandler+0xdbc>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	681a      	ldr	r2, [r3, #0]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f022 021c 	bic.w	r2, r2, #28
 8004ba0:	601a      	str	r2, [r3, #0]
 8004ba2:	e007      	b.n	8004bb4 <HAL_DMA_IRQHandler+0xdcc>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	681a      	ldr	r2, [r3, #0]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f022 020e 	bic.w	r2, r2, #14
 8004bb2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bb8:	f003 031f 	and.w	r3, r3, #31
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	409a      	lsls	r2, r3
 8004bc0:	69fb      	ldr	r3, [r7, #28]
 8004bc2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2201      	movs	r2, #1
 8004bce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d009      	beq.n	8004bf6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	4798      	blx	r3
 8004bea:	e004      	b.n	8004bf6 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8004bec:	bf00      	nop
 8004bee:	e002      	b.n	8004bf6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004bf0:	bf00      	nop
 8004bf2:	e000      	b.n	8004bf6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004bf4:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004bf6:	3728      	adds	r7, #40	@ 0x28
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bd80      	pop	{r7, pc}
 8004bfc:	40020010 	.word	0x40020010
 8004c00:	40020028 	.word	0x40020028
 8004c04:	40020040 	.word	0x40020040
 8004c08:	40020058 	.word	0x40020058
 8004c0c:	40020070 	.word	0x40020070
 8004c10:	40020088 	.word	0x40020088
 8004c14:	400200a0 	.word	0x400200a0
 8004c18:	400200b8 	.word	0x400200b8
 8004c1c:	40020410 	.word	0x40020410
 8004c20:	40020428 	.word	0x40020428
 8004c24:	40020440 	.word	0x40020440
 8004c28:	40020458 	.word	0x40020458
 8004c2c:	40020470 	.word	0x40020470
 8004c30:	40020488 	.word	0x40020488
 8004c34:	400204a0 	.word	0x400204a0
 8004c38:	400204b8 	.word	0x400204b8

08004c3c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b087      	sub	sp, #28
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	60f8      	str	r0, [r7, #12]
 8004c44:	60b9      	str	r1, [r7, #8]
 8004c46:	607a      	str	r2, [r7, #4]
 8004c48:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c4e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c54:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a7f      	ldr	r2, [pc, #508]	@ (8004e58 <DMA_SetConfig+0x21c>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d072      	beq.n	8004d46 <DMA_SetConfig+0x10a>
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a7d      	ldr	r2, [pc, #500]	@ (8004e5c <DMA_SetConfig+0x220>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d06d      	beq.n	8004d46 <DMA_SetConfig+0x10a>
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a7c      	ldr	r2, [pc, #496]	@ (8004e60 <DMA_SetConfig+0x224>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d068      	beq.n	8004d46 <DMA_SetConfig+0x10a>
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a7a      	ldr	r2, [pc, #488]	@ (8004e64 <DMA_SetConfig+0x228>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d063      	beq.n	8004d46 <DMA_SetConfig+0x10a>
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a79      	ldr	r2, [pc, #484]	@ (8004e68 <DMA_SetConfig+0x22c>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d05e      	beq.n	8004d46 <DMA_SetConfig+0x10a>
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a77      	ldr	r2, [pc, #476]	@ (8004e6c <DMA_SetConfig+0x230>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d059      	beq.n	8004d46 <DMA_SetConfig+0x10a>
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a76      	ldr	r2, [pc, #472]	@ (8004e70 <DMA_SetConfig+0x234>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d054      	beq.n	8004d46 <DMA_SetConfig+0x10a>
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a74      	ldr	r2, [pc, #464]	@ (8004e74 <DMA_SetConfig+0x238>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d04f      	beq.n	8004d46 <DMA_SetConfig+0x10a>
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a73      	ldr	r2, [pc, #460]	@ (8004e78 <DMA_SetConfig+0x23c>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d04a      	beq.n	8004d46 <DMA_SetConfig+0x10a>
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a71      	ldr	r2, [pc, #452]	@ (8004e7c <DMA_SetConfig+0x240>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d045      	beq.n	8004d46 <DMA_SetConfig+0x10a>
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a70      	ldr	r2, [pc, #448]	@ (8004e80 <DMA_SetConfig+0x244>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d040      	beq.n	8004d46 <DMA_SetConfig+0x10a>
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4a6e      	ldr	r2, [pc, #440]	@ (8004e84 <DMA_SetConfig+0x248>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d03b      	beq.n	8004d46 <DMA_SetConfig+0x10a>
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a6d      	ldr	r2, [pc, #436]	@ (8004e88 <DMA_SetConfig+0x24c>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d036      	beq.n	8004d46 <DMA_SetConfig+0x10a>
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a6b      	ldr	r2, [pc, #428]	@ (8004e8c <DMA_SetConfig+0x250>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d031      	beq.n	8004d46 <DMA_SetConfig+0x10a>
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a6a      	ldr	r2, [pc, #424]	@ (8004e90 <DMA_SetConfig+0x254>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d02c      	beq.n	8004d46 <DMA_SetConfig+0x10a>
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a68      	ldr	r2, [pc, #416]	@ (8004e94 <DMA_SetConfig+0x258>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d027      	beq.n	8004d46 <DMA_SetConfig+0x10a>
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a67      	ldr	r2, [pc, #412]	@ (8004e98 <DMA_SetConfig+0x25c>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d022      	beq.n	8004d46 <DMA_SetConfig+0x10a>
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a65      	ldr	r2, [pc, #404]	@ (8004e9c <DMA_SetConfig+0x260>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d01d      	beq.n	8004d46 <DMA_SetConfig+0x10a>
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a64      	ldr	r2, [pc, #400]	@ (8004ea0 <DMA_SetConfig+0x264>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d018      	beq.n	8004d46 <DMA_SetConfig+0x10a>
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a62      	ldr	r2, [pc, #392]	@ (8004ea4 <DMA_SetConfig+0x268>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d013      	beq.n	8004d46 <DMA_SetConfig+0x10a>
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4a61      	ldr	r2, [pc, #388]	@ (8004ea8 <DMA_SetConfig+0x26c>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d00e      	beq.n	8004d46 <DMA_SetConfig+0x10a>
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a5f      	ldr	r2, [pc, #380]	@ (8004eac <DMA_SetConfig+0x270>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d009      	beq.n	8004d46 <DMA_SetConfig+0x10a>
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a5e      	ldr	r2, [pc, #376]	@ (8004eb0 <DMA_SetConfig+0x274>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d004      	beq.n	8004d46 <DMA_SetConfig+0x10a>
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4a5c      	ldr	r2, [pc, #368]	@ (8004eb4 <DMA_SetConfig+0x278>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d101      	bne.n	8004d4a <DMA_SetConfig+0x10e>
 8004d46:	2301      	movs	r3, #1
 8004d48:	e000      	b.n	8004d4c <DMA_SetConfig+0x110>
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d00d      	beq.n	8004d6c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d54:	68fa      	ldr	r2, [r7, #12]
 8004d56:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004d58:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d004      	beq.n	8004d6c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d66:	68fa      	ldr	r2, [r7, #12]
 8004d68:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004d6a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a39      	ldr	r2, [pc, #228]	@ (8004e58 <DMA_SetConfig+0x21c>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d04a      	beq.n	8004e0c <DMA_SetConfig+0x1d0>
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a38      	ldr	r2, [pc, #224]	@ (8004e5c <DMA_SetConfig+0x220>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d045      	beq.n	8004e0c <DMA_SetConfig+0x1d0>
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a36      	ldr	r2, [pc, #216]	@ (8004e60 <DMA_SetConfig+0x224>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d040      	beq.n	8004e0c <DMA_SetConfig+0x1d0>
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a35      	ldr	r2, [pc, #212]	@ (8004e64 <DMA_SetConfig+0x228>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d03b      	beq.n	8004e0c <DMA_SetConfig+0x1d0>
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a33      	ldr	r2, [pc, #204]	@ (8004e68 <DMA_SetConfig+0x22c>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d036      	beq.n	8004e0c <DMA_SetConfig+0x1d0>
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a32      	ldr	r2, [pc, #200]	@ (8004e6c <DMA_SetConfig+0x230>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d031      	beq.n	8004e0c <DMA_SetConfig+0x1d0>
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a30      	ldr	r2, [pc, #192]	@ (8004e70 <DMA_SetConfig+0x234>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d02c      	beq.n	8004e0c <DMA_SetConfig+0x1d0>
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a2f      	ldr	r2, [pc, #188]	@ (8004e74 <DMA_SetConfig+0x238>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d027      	beq.n	8004e0c <DMA_SetConfig+0x1d0>
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a2d      	ldr	r2, [pc, #180]	@ (8004e78 <DMA_SetConfig+0x23c>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d022      	beq.n	8004e0c <DMA_SetConfig+0x1d0>
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a2c      	ldr	r2, [pc, #176]	@ (8004e7c <DMA_SetConfig+0x240>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d01d      	beq.n	8004e0c <DMA_SetConfig+0x1d0>
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a2a      	ldr	r2, [pc, #168]	@ (8004e80 <DMA_SetConfig+0x244>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d018      	beq.n	8004e0c <DMA_SetConfig+0x1d0>
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4a29      	ldr	r2, [pc, #164]	@ (8004e84 <DMA_SetConfig+0x248>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d013      	beq.n	8004e0c <DMA_SetConfig+0x1d0>
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a27      	ldr	r2, [pc, #156]	@ (8004e88 <DMA_SetConfig+0x24c>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d00e      	beq.n	8004e0c <DMA_SetConfig+0x1d0>
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a26      	ldr	r2, [pc, #152]	@ (8004e8c <DMA_SetConfig+0x250>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d009      	beq.n	8004e0c <DMA_SetConfig+0x1d0>
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a24      	ldr	r2, [pc, #144]	@ (8004e90 <DMA_SetConfig+0x254>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d004      	beq.n	8004e0c <DMA_SetConfig+0x1d0>
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a23      	ldr	r2, [pc, #140]	@ (8004e94 <DMA_SetConfig+0x258>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d101      	bne.n	8004e10 <DMA_SetConfig+0x1d4>
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	e000      	b.n	8004e12 <DMA_SetConfig+0x1d6>
 8004e10:	2300      	movs	r3, #0
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d059      	beq.n	8004eca <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e1a:	f003 031f 	and.w	r3, r3, #31
 8004e1e:	223f      	movs	r2, #63	@ 0x3f
 8004e20:	409a      	lsls	r2, r3
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	681a      	ldr	r2, [r3, #0]
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004e34:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	683a      	ldr	r2, [r7, #0]
 8004e3c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	689b      	ldr	r3, [r3, #8]
 8004e42:	2b40      	cmp	r3, #64	@ 0x40
 8004e44:	d138      	bne.n	8004eb8 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	687a      	ldr	r2, [r7, #4]
 8004e4c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	68ba      	ldr	r2, [r7, #8]
 8004e54:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004e56:	e086      	b.n	8004f66 <DMA_SetConfig+0x32a>
 8004e58:	40020010 	.word	0x40020010
 8004e5c:	40020028 	.word	0x40020028
 8004e60:	40020040 	.word	0x40020040
 8004e64:	40020058 	.word	0x40020058
 8004e68:	40020070 	.word	0x40020070
 8004e6c:	40020088 	.word	0x40020088
 8004e70:	400200a0 	.word	0x400200a0
 8004e74:	400200b8 	.word	0x400200b8
 8004e78:	40020410 	.word	0x40020410
 8004e7c:	40020428 	.word	0x40020428
 8004e80:	40020440 	.word	0x40020440
 8004e84:	40020458 	.word	0x40020458
 8004e88:	40020470 	.word	0x40020470
 8004e8c:	40020488 	.word	0x40020488
 8004e90:	400204a0 	.word	0x400204a0
 8004e94:	400204b8 	.word	0x400204b8
 8004e98:	58025408 	.word	0x58025408
 8004e9c:	5802541c 	.word	0x5802541c
 8004ea0:	58025430 	.word	0x58025430
 8004ea4:	58025444 	.word	0x58025444
 8004ea8:	58025458 	.word	0x58025458
 8004eac:	5802546c 	.word	0x5802546c
 8004eb0:	58025480 	.word	0x58025480
 8004eb4:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	68ba      	ldr	r2, [r7, #8]
 8004ebe:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	687a      	ldr	r2, [r7, #4]
 8004ec6:	60da      	str	r2, [r3, #12]
}
 8004ec8:	e04d      	b.n	8004f66 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	4a29      	ldr	r2, [pc, #164]	@ (8004f74 <DMA_SetConfig+0x338>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d022      	beq.n	8004f1a <DMA_SetConfig+0x2de>
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4a27      	ldr	r2, [pc, #156]	@ (8004f78 <DMA_SetConfig+0x33c>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d01d      	beq.n	8004f1a <DMA_SetConfig+0x2de>
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4a26      	ldr	r2, [pc, #152]	@ (8004f7c <DMA_SetConfig+0x340>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d018      	beq.n	8004f1a <DMA_SetConfig+0x2de>
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a24      	ldr	r2, [pc, #144]	@ (8004f80 <DMA_SetConfig+0x344>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d013      	beq.n	8004f1a <DMA_SetConfig+0x2de>
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	4a23      	ldr	r2, [pc, #140]	@ (8004f84 <DMA_SetConfig+0x348>)
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	d00e      	beq.n	8004f1a <DMA_SetConfig+0x2de>
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a21      	ldr	r2, [pc, #132]	@ (8004f88 <DMA_SetConfig+0x34c>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d009      	beq.n	8004f1a <DMA_SetConfig+0x2de>
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4a20      	ldr	r2, [pc, #128]	@ (8004f8c <DMA_SetConfig+0x350>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d004      	beq.n	8004f1a <DMA_SetConfig+0x2de>
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4a1e      	ldr	r2, [pc, #120]	@ (8004f90 <DMA_SetConfig+0x354>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d101      	bne.n	8004f1e <DMA_SetConfig+0x2e2>
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e000      	b.n	8004f20 <DMA_SetConfig+0x2e4>
 8004f1e:	2300      	movs	r3, #0
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d020      	beq.n	8004f66 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f28:	f003 031f 	and.w	r3, r3, #31
 8004f2c:	2201      	movs	r2, #1
 8004f2e:	409a      	lsls	r2, r3
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	683a      	ldr	r2, [r7, #0]
 8004f3a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	2b40      	cmp	r3, #64	@ 0x40
 8004f42:	d108      	bne.n	8004f56 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	687a      	ldr	r2, [r7, #4]
 8004f4a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	68ba      	ldr	r2, [r7, #8]
 8004f52:	60da      	str	r2, [r3, #12]
}
 8004f54:	e007      	b.n	8004f66 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	68ba      	ldr	r2, [r7, #8]
 8004f5c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	687a      	ldr	r2, [r7, #4]
 8004f64:	60da      	str	r2, [r3, #12]
}
 8004f66:	bf00      	nop
 8004f68:	371c      	adds	r7, #28
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f70:	4770      	bx	lr
 8004f72:	bf00      	nop
 8004f74:	58025408 	.word	0x58025408
 8004f78:	5802541c 	.word	0x5802541c
 8004f7c:	58025430 	.word	0x58025430
 8004f80:	58025444 	.word	0x58025444
 8004f84:	58025458 	.word	0x58025458
 8004f88:	5802546c 	.word	0x5802546c
 8004f8c:	58025480 	.word	0x58025480
 8004f90:	58025494 	.word	0x58025494

08004f94 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b085      	sub	sp, #20
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a42      	ldr	r2, [pc, #264]	@ (80050ac <DMA_CalcBaseAndBitshift+0x118>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d04a      	beq.n	800503c <DMA_CalcBaseAndBitshift+0xa8>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a41      	ldr	r2, [pc, #260]	@ (80050b0 <DMA_CalcBaseAndBitshift+0x11c>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d045      	beq.n	800503c <DMA_CalcBaseAndBitshift+0xa8>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a3f      	ldr	r2, [pc, #252]	@ (80050b4 <DMA_CalcBaseAndBitshift+0x120>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d040      	beq.n	800503c <DMA_CalcBaseAndBitshift+0xa8>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a3e      	ldr	r2, [pc, #248]	@ (80050b8 <DMA_CalcBaseAndBitshift+0x124>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d03b      	beq.n	800503c <DMA_CalcBaseAndBitshift+0xa8>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4a3c      	ldr	r2, [pc, #240]	@ (80050bc <DMA_CalcBaseAndBitshift+0x128>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d036      	beq.n	800503c <DMA_CalcBaseAndBitshift+0xa8>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a3b      	ldr	r2, [pc, #236]	@ (80050c0 <DMA_CalcBaseAndBitshift+0x12c>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d031      	beq.n	800503c <DMA_CalcBaseAndBitshift+0xa8>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	4a39      	ldr	r2, [pc, #228]	@ (80050c4 <DMA_CalcBaseAndBitshift+0x130>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d02c      	beq.n	800503c <DMA_CalcBaseAndBitshift+0xa8>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4a38      	ldr	r2, [pc, #224]	@ (80050c8 <DMA_CalcBaseAndBitshift+0x134>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d027      	beq.n	800503c <DMA_CalcBaseAndBitshift+0xa8>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a36      	ldr	r2, [pc, #216]	@ (80050cc <DMA_CalcBaseAndBitshift+0x138>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d022      	beq.n	800503c <DMA_CalcBaseAndBitshift+0xa8>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4a35      	ldr	r2, [pc, #212]	@ (80050d0 <DMA_CalcBaseAndBitshift+0x13c>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d01d      	beq.n	800503c <DMA_CalcBaseAndBitshift+0xa8>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4a33      	ldr	r2, [pc, #204]	@ (80050d4 <DMA_CalcBaseAndBitshift+0x140>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d018      	beq.n	800503c <DMA_CalcBaseAndBitshift+0xa8>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4a32      	ldr	r2, [pc, #200]	@ (80050d8 <DMA_CalcBaseAndBitshift+0x144>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d013      	beq.n	800503c <DMA_CalcBaseAndBitshift+0xa8>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a30      	ldr	r2, [pc, #192]	@ (80050dc <DMA_CalcBaseAndBitshift+0x148>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d00e      	beq.n	800503c <DMA_CalcBaseAndBitshift+0xa8>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4a2f      	ldr	r2, [pc, #188]	@ (80050e0 <DMA_CalcBaseAndBitshift+0x14c>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d009      	beq.n	800503c <DMA_CalcBaseAndBitshift+0xa8>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a2d      	ldr	r2, [pc, #180]	@ (80050e4 <DMA_CalcBaseAndBitshift+0x150>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d004      	beq.n	800503c <DMA_CalcBaseAndBitshift+0xa8>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4a2c      	ldr	r2, [pc, #176]	@ (80050e8 <DMA_CalcBaseAndBitshift+0x154>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d101      	bne.n	8005040 <DMA_CalcBaseAndBitshift+0xac>
 800503c:	2301      	movs	r3, #1
 800503e:	e000      	b.n	8005042 <DMA_CalcBaseAndBitshift+0xae>
 8005040:	2300      	movs	r3, #0
 8005042:	2b00      	cmp	r3, #0
 8005044:	d024      	beq.n	8005090 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	b2db      	uxtb	r3, r3
 800504c:	3b10      	subs	r3, #16
 800504e:	4a27      	ldr	r2, [pc, #156]	@ (80050ec <DMA_CalcBaseAndBitshift+0x158>)
 8005050:	fba2 2303 	umull	r2, r3, r2, r3
 8005054:	091b      	lsrs	r3, r3, #4
 8005056:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	f003 0307 	and.w	r3, r3, #7
 800505e:	4a24      	ldr	r2, [pc, #144]	@ (80050f0 <DMA_CalcBaseAndBitshift+0x15c>)
 8005060:	5cd3      	ldrb	r3, [r2, r3]
 8005062:	461a      	mov	r2, r3
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2b03      	cmp	r3, #3
 800506c:	d908      	bls.n	8005080 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	461a      	mov	r2, r3
 8005074:	4b1f      	ldr	r3, [pc, #124]	@ (80050f4 <DMA_CalcBaseAndBitshift+0x160>)
 8005076:	4013      	ands	r3, r2
 8005078:	1d1a      	adds	r2, r3, #4
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	659a      	str	r2, [r3, #88]	@ 0x58
 800507e:	e00d      	b.n	800509c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	461a      	mov	r2, r3
 8005086:	4b1b      	ldr	r3, [pc, #108]	@ (80050f4 <DMA_CalcBaseAndBitshift+0x160>)
 8005088:	4013      	ands	r3, r2
 800508a:	687a      	ldr	r2, [r7, #4]
 800508c:	6593      	str	r3, [r2, #88]	@ 0x58
 800508e:	e005      	b.n	800509c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	3714      	adds	r7, #20
 80050a4:	46bd      	mov	sp, r7
 80050a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050aa:	4770      	bx	lr
 80050ac:	40020010 	.word	0x40020010
 80050b0:	40020028 	.word	0x40020028
 80050b4:	40020040 	.word	0x40020040
 80050b8:	40020058 	.word	0x40020058
 80050bc:	40020070 	.word	0x40020070
 80050c0:	40020088 	.word	0x40020088
 80050c4:	400200a0 	.word	0x400200a0
 80050c8:	400200b8 	.word	0x400200b8
 80050cc:	40020410 	.word	0x40020410
 80050d0:	40020428 	.word	0x40020428
 80050d4:	40020440 	.word	0x40020440
 80050d8:	40020458 	.word	0x40020458
 80050dc:	40020470 	.word	0x40020470
 80050e0:	40020488 	.word	0x40020488
 80050e4:	400204a0 	.word	0x400204a0
 80050e8:	400204b8 	.word	0x400204b8
 80050ec:	aaaaaaab 	.word	0xaaaaaaab
 80050f0:	0800f2f4 	.word	0x0800f2f4
 80050f4:	fffffc00 	.word	0xfffffc00

080050f8 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 80050f8:	b480      	push	{r7}
 80050fa:	b085      	sub	sp, #20
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005100:	2300      	movs	r3, #0
 8005102:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	699b      	ldr	r3, [r3, #24]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d120      	bne.n	800514e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005110:	2b03      	cmp	r3, #3
 8005112:	d858      	bhi.n	80051c6 <DMA_CheckFifoParam+0xce>
 8005114:	a201      	add	r2, pc, #4	@ (adr r2, 800511c <DMA_CheckFifoParam+0x24>)
 8005116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800511a:	bf00      	nop
 800511c:	0800512d 	.word	0x0800512d
 8005120:	0800513f 	.word	0x0800513f
 8005124:	0800512d 	.word	0x0800512d
 8005128:	080051c7 	.word	0x080051c7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005130:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005134:	2b00      	cmp	r3, #0
 8005136:	d048      	beq.n	80051ca <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8005138:	2301      	movs	r3, #1
 800513a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800513c:	e045      	b.n	80051ca <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005142:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005146:	d142      	bne.n	80051ce <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8005148:	2301      	movs	r3, #1
 800514a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800514c:	e03f      	b.n	80051ce <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	699b      	ldr	r3, [r3, #24]
 8005152:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005156:	d123      	bne.n	80051a0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800515c:	2b03      	cmp	r3, #3
 800515e:	d838      	bhi.n	80051d2 <DMA_CheckFifoParam+0xda>
 8005160:	a201      	add	r2, pc, #4	@ (adr r2, 8005168 <DMA_CheckFifoParam+0x70>)
 8005162:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005166:	bf00      	nop
 8005168:	08005179 	.word	0x08005179
 800516c:	0800517f 	.word	0x0800517f
 8005170:	08005179 	.word	0x08005179
 8005174:	08005191 	.word	0x08005191
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8005178:	2301      	movs	r3, #1
 800517a:	73fb      	strb	r3, [r7, #15]
        break;
 800517c:	e030      	b.n	80051e0 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005182:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005186:	2b00      	cmp	r3, #0
 8005188:	d025      	beq.n	80051d6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800518a:	2301      	movs	r3, #1
 800518c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800518e:	e022      	b.n	80051d6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005194:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005198:	d11f      	bne.n	80051da <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800519e:	e01c      	b.n	80051da <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051a4:	2b02      	cmp	r3, #2
 80051a6:	d902      	bls.n	80051ae <DMA_CheckFifoParam+0xb6>
 80051a8:	2b03      	cmp	r3, #3
 80051aa:	d003      	beq.n	80051b4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80051ac:	e018      	b.n	80051e0 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	73fb      	strb	r3, [r7, #15]
        break;
 80051b2:	e015      	b.n	80051e0 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d00e      	beq.n	80051de <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80051c0:	2301      	movs	r3, #1
 80051c2:	73fb      	strb	r3, [r7, #15]
    break;
 80051c4:	e00b      	b.n	80051de <DMA_CheckFifoParam+0xe6>
        break;
 80051c6:	bf00      	nop
 80051c8:	e00a      	b.n	80051e0 <DMA_CheckFifoParam+0xe8>
        break;
 80051ca:	bf00      	nop
 80051cc:	e008      	b.n	80051e0 <DMA_CheckFifoParam+0xe8>
        break;
 80051ce:	bf00      	nop
 80051d0:	e006      	b.n	80051e0 <DMA_CheckFifoParam+0xe8>
        break;
 80051d2:	bf00      	nop
 80051d4:	e004      	b.n	80051e0 <DMA_CheckFifoParam+0xe8>
        break;
 80051d6:	bf00      	nop
 80051d8:	e002      	b.n	80051e0 <DMA_CheckFifoParam+0xe8>
        break;
 80051da:	bf00      	nop
 80051dc:	e000      	b.n	80051e0 <DMA_CheckFifoParam+0xe8>
    break;
 80051de:	bf00      	nop
    }
  }

  return status;
 80051e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80051e2:	4618      	mov	r0, r3
 80051e4:	3714      	adds	r7, #20
 80051e6:	46bd      	mov	sp, r7
 80051e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ec:	4770      	bx	lr
 80051ee:	bf00      	nop

080051f0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b085      	sub	sp, #20
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4a38      	ldr	r2, [pc, #224]	@ (80052e4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d022      	beq.n	800524e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a36      	ldr	r2, [pc, #216]	@ (80052e8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d01d      	beq.n	800524e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4a35      	ldr	r2, [pc, #212]	@ (80052ec <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d018      	beq.n	800524e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a33      	ldr	r2, [pc, #204]	@ (80052f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d013      	beq.n	800524e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4a32      	ldr	r2, [pc, #200]	@ (80052f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d00e      	beq.n	800524e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4a30      	ldr	r2, [pc, #192]	@ (80052f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d009      	beq.n	800524e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	4a2f      	ldr	r2, [pc, #188]	@ (80052fc <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8005240:	4293      	cmp	r3, r2
 8005242:	d004      	beq.n	800524e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4a2d      	ldr	r2, [pc, #180]	@ (8005300 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d101      	bne.n	8005252 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800524e:	2301      	movs	r3, #1
 8005250:	e000      	b.n	8005254 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8005252:	2300      	movs	r3, #0
 8005254:	2b00      	cmp	r3, #0
 8005256:	d01a      	beq.n	800528e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	b2db      	uxtb	r3, r3
 800525e:	3b08      	subs	r3, #8
 8005260:	4a28      	ldr	r2, [pc, #160]	@ (8005304 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8005262:	fba2 2303 	umull	r2, r3, r2, r3
 8005266:	091b      	lsrs	r3, r3, #4
 8005268:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800526a:	68fa      	ldr	r2, [r7, #12]
 800526c:	4b26      	ldr	r3, [pc, #152]	@ (8005308 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800526e:	4413      	add	r3, r2
 8005270:	009b      	lsls	r3, r3, #2
 8005272:	461a      	mov	r2, r3
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	4a24      	ldr	r2, [pc, #144]	@ (800530c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800527c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	f003 031f 	and.w	r3, r3, #31
 8005284:	2201      	movs	r2, #1
 8005286:	409a      	lsls	r2, r3
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800528c:	e024      	b.n	80052d8 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	b2db      	uxtb	r3, r3
 8005294:	3b10      	subs	r3, #16
 8005296:	4a1e      	ldr	r2, [pc, #120]	@ (8005310 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8005298:	fba2 2303 	umull	r2, r3, r2, r3
 800529c:	091b      	lsrs	r3, r3, #4
 800529e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	4a1c      	ldr	r2, [pc, #112]	@ (8005314 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d806      	bhi.n	80052b6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	4a1b      	ldr	r2, [pc, #108]	@ (8005318 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d902      	bls.n	80052b6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	3308      	adds	r3, #8
 80052b4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80052b6:	68fa      	ldr	r2, [r7, #12]
 80052b8:	4b18      	ldr	r3, [pc, #96]	@ (800531c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80052ba:	4413      	add	r3, r2
 80052bc:	009b      	lsls	r3, r3, #2
 80052be:	461a      	mov	r2, r3
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	4a16      	ldr	r2, [pc, #88]	@ (8005320 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80052c8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	f003 031f 	and.w	r3, r3, #31
 80052d0:	2201      	movs	r2, #1
 80052d2:	409a      	lsls	r2, r3
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80052d8:	bf00      	nop
 80052da:	3714      	adds	r7, #20
 80052dc:	46bd      	mov	sp, r7
 80052de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e2:	4770      	bx	lr
 80052e4:	58025408 	.word	0x58025408
 80052e8:	5802541c 	.word	0x5802541c
 80052ec:	58025430 	.word	0x58025430
 80052f0:	58025444 	.word	0x58025444
 80052f4:	58025458 	.word	0x58025458
 80052f8:	5802546c 	.word	0x5802546c
 80052fc:	58025480 	.word	0x58025480
 8005300:	58025494 	.word	0x58025494
 8005304:	cccccccd 	.word	0xcccccccd
 8005308:	16009600 	.word	0x16009600
 800530c:	58025880 	.word	0x58025880
 8005310:	aaaaaaab 	.word	0xaaaaaaab
 8005314:	400204b8 	.word	0x400204b8
 8005318:	4002040f 	.word	0x4002040f
 800531c:	10008200 	.word	0x10008200
 8005320:	40020880 	.word	0x40020880

08005324 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005324:	b480      	push	{r7}
 8005326:	b085      	sub	sp, #20
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	b2db      	uxtb	r3, r3
 8005332:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d04a      	beq.n	80053d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	2b08      	cmp	r3, #8
 800533e:	d847      	bhi.n	80053d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4a25      	ldr	r2, [pc, #148]	@ (80053dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8005346:	4293      	cmp	r3, r2
 8005348:	d022      	beq.n	8005390 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4a24      	ldr	r2, [pc, #144]	@ (80053e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d01d      	beq.n	8005390 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4a22      	ldr	r2, [pc, #136]	@ (80053e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d018      	beq.n	8005390 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	4a21      	ldr	r2, [pc, #132]	@ (80053e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8005364:	4293      	cmp	r3, r2
 8005366:	d013      	beq.n	8005390 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	4a1f      	ldr	r2, [pc, #124]	@ (80053ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d00e      	beq.n	8005390 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4a1e      	ldr	r2, [pc, #120]	@ (80053f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d009      	beq.n	8005390 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	4a1c      	ldr	r2, [pc, #112]	@ (80053f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d004      	beq.n	8005390 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4a1b      	ldr	r2, [pc, #108]	@ (80053f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d101      	bne.n	8005394 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8005390:	2301      	movs	r3, #1
 8005392:	e000      	b.n	8005396 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8005394:	2300      	movs	r3, #0
 8005396:	2b00      	cmp	r3, #0
 8005398:	d00a      	beq.n	80053b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800539a:	68fa      	ldr	r2, [r7, #12]
 800539c:	4b17      	ldr	r3, [pc, #92]	@ (80053fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800539e:	4413      	add	r3, r2
 80053a0:	009b      	lsls	r3, r3, #2
 80053a2:	461a      	mov	r2, r3
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	4a15      	ldr	r2, [pc, #84]	@ (8005400 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80053ac:	671a      	str	r2, [r3, #112]	@ 0x70
 80053ae:	e009      	b.n	80053c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80053b0:	68fa      	ldr	r2, [r7, #12]
 80053b2:	4b14      	ldr	r3, [pc, #80]	@ (8005404 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80053b4:	4413      	add	r3, r2
 80053b6:	009b      	lsls	r3, r3, #2
 80053b8:	461a      	mov	r2, r3
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	4a11      	ldr	r2, [pc, #68]	@ (8005408 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80053c2:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	3b01      	subs	r3, #1
 80053c8:	2201      	movs	r2, #1
 80053ca:	409a      	lsls	r2, r3
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80053d0:	bf00      	nop
 80053d2:	3714      	adds	r7, #20
 80053d4:	46bd      	mov	sp, r7
 80053d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053da:	4770      	bx	lr
 80053dc:	58025408 	.word	0x58025408
 80053e0:	5802541c 	.word	0x5802541c
 80053e4:	58025430 	.word	0x58025430
 80053e8:	58025444 	.word	0x58025444
 80053ec:	58025458 	.word	0x58025458
 80053f0:	5802546c 	.word	0x5802546c
 80053f4:	58025480 	.word	0x58025480
 80053f8:	58025494 	.word	0x58025494
 80053fc:	1600963f 	.word	0x1600963f
 8005400:	58025940 	.word	0x58025940
 8005404:	1000823f 	.word	0x1000823f
 8005408:	40020940 	.word	0x40020940

0800540c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800540c:	b480      	push	{r7}
 800540e:	b089      	sub	sp, #36	@ 0x24
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
 8005414:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005416:	2300      	movs	r3, #0
 8005418:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800541a:	4b89      	ldr	r3, [pc, #548]	@ (8005640 <HAL_GPIO_Init+0x234>)
 800541c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800541e:	e194      	b.n	800574a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	681a      	ldr	r2, [r3, #0]
 8005424:	2101      	movs	r1, #1
 8005426:	69fb      	ldr	r3, [r7, #28]
 8005428:	fa01 f303 	lsl.w	r3, r1, r3
 800542c:	4013      	ands	r3, r2
 800542e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	2b00      	cmp	r3, #0
 8005434:	f000 8186 	beq.w	8005744 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	f003 0303 	and.w	r3, r3, #3
 8005440:	2b01      	cmp	r3, #1
 8005442:	d005      	beq.n	8005450 <HAL_GPIO_Init+0x44>
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	f003 0303 	and.w	r3, r3, #3
 800544c:	2b02      	cmp	r3, #2
 800544e:	d130      	bne.n	80054b2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	689b      	ldr	r3, [r3, #8]
 8005454:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005456:	69fb      	ldr	r3, [r7, #28]
 8005458:	005b      	lsls	r3, r3, #1
 800545a:	2203      	movs	r2, #3
 800545c:	fa02 f303 	lsl.w	r3, r2, r3
 8005460:	43db      	mvns	r3, r3
 8005462:	69ba      	ldr	r2, [r7, #24]
 8005464:	4013      	ands	r3, r2
 8005466:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	68da      	ldr	r2, [r3, #12]
 800546c:	69fb      	ldr	r3, [r7, #28]
 800546e:	005b      	lsls	r3, r3, #1
 8005470:	fa02 f303 	lsl.w	r3, r2, r3
 8005474:	69ba      	ldr	r2, [r7, #24]
 8005476:	4313      	orrs	r3, r2
 8005478:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	69ba      	ldr	r2, [r7, #24]
 800547e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005486:	2201      	movs	r2, #1
 8005488:	69fb      	ldr	r3, [r7, #28]
 800548a:	fa02 f303 	lsl.w	r3, r2, r3
 800548e:	43db      	mvns	r3, r3
 8005490:	69ba      	ldr	r2, [r7, #24]
 8005492:	4013      	ands	r3, r2
 8005494:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	091b      	lsrs	r3, r3, #4
 800549c:	f003 0201 	and.w	r2, r3, #1
 80054a0:	69fb      	ldr	r3, [r7, #28]
 80054a2:	fa02 f303 	lsl.w	r3, r2, r3
 80054a6:	69ba      	ldr	r2, [r7, #24]
 80054a8:	4313      	orrs	r3, r2
 80054aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	69ba      	ldr	r2, [r7, #24]
 80054b0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	f003 0303 	and.w	r3, r3, #3
 80054ba:	2b03      	cmp	r3, #3
 80054bc:	d017      	beq.n	80054ee <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80054c4:	69fb      	ldr	r3, [r7, #28]
 80054c6:	005b      	lsls	r3, r3, #1
 80054c8:	2203      	movs	r2, #3
 80054ca:	fa02 f303 	lsl.w	r3, r2, r3
 80054ce:	43db      	mvns	r3, r3
 80054d0:	69ba      	ldr	r2, [r7, #24]
 80054d2:	4013      	ands	r3, r2
 80054d4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	689a      	ldr	r2, [r3, #8]
 80054da:	69fb      	ldr	r3, [r7, #28]
 80054dc:	005b      	lsls	r3, r3, #1
 80054de:	fa02 f303 	lsl.w	r3, r2, r3
 80054e2:	69ba      	ldr	r2, [r7, #24]
 80054e4:	4313      	orrs	r3, r2
 80054e6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	69ba      	ldr	r2, [r7, #24]
 80054ec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	f003 0303 	and.w	r3, r3, #3
 80054f6:	2b02      	cmp	r3, #2
 80054f8:	d123      	bne.n	8005542 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80054fa:	69fb      	ldr	r3, [r7, #28]
 80054fc:	08da      	lsrs	r2, r3, #3
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	3208      	adds	r2, #8
 8005502:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005506:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005508:	69fb      	ldr	r3, [r7, #28]
 800550a:	f003 0307 	and.w	r3, r3, #7
 800550e:	009b      	lsls	r3, r3, #2
 8005510:	220f      	movs	r2, #15
 8005512:	fa02 f303 	lsl.w	r3, r2, r3
 8005516:	43db      	mvns	r3, r3
 8005518:	69ba      	ldr	r2, [r7, #24]
 800551a:	4013      	ands	r3, r2
 800551c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	691a      	ldr	r2, [r3, #16]
 8005522:	69fb      	ldr	r3, [r7, #28]
 8005524:	f003 0307 	and.w	r3, r3, #7
 8005528:	009b      	lsls	r3, r3, #2
 800552a:	fa02 f303 	lsl.w	r3, r2, r3
 800552e:	69ba      	ldr	r2, [r7, #24]
 8005530:	4313      	orrs	r3, r2
 8005532:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005534:	69fb      	ldr	r3, [r7, #28]
 8005536:	08da      	lsrs	r2, r3, #3
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	3208      	adds	r2, #8
 800553c:	69b9      	ldr	r1, [r7, #24]
 800553e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005548:	69fb      	ldr	r3, [r7, #28]
 800554a:	005b      	lsls	r3, r3, #1
 800554c:	2203      	movs	r2, #3
 800554e:	fa02 f303 	lsl.w	r3, r2, r3
 8005552:	43db      	mvns	r3, r3
 8005554:	69ba      	ldr	r2, [r7, #24]
 8005556:	4013      	ands	r3, r2
 8005558:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	685b      	ldr	r3, [r3, #4]
 800555e:	f003 0203 	and.w	r2, r3, #3
 8005562:	69fb      	ldr	r3, [r7, #28]
 8005564:	005b      	lsls	r3, r3, #1
 8005566:	fa02 f303 	lsl.w	r3, r2, r3
 800556a:	69ba      	ldr	r2, [r7, #24]
 800556c:	4313      	orrs	r3, r2
 800556e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	69ba      	ldr	r2, [r7, #24]
 8005574:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	685b      	ldr	r3, [r3, #4]
 800557a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800557e:	2b00      	cmp	r3, #0
 8005580:	f000 80e0 	beq.w	8005744 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005584:	4b2f      	ldr	r3, [pc, #188]	@ (8005644 <HAL_GPIO_Init+0x238>)
 8005586:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800558a:	4a2e      	ldr	r2, [pc, #184]	@ (8005644 <HAL_GPIO_Init+0x238>)
 800558c:	f043 0302 	orr.w	r3, r3, #2
 8005590:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8005594:	4b2b      	ldr	r3, [pc, #172]	@ (8005644 <HAL_GPIO_Init+0x238>)
 8005596:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800559a:	f003 0302 	and.w	r3, r3, #2
 800559e:	60fb      	str	r3, [r7, #12]
 80055a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80055a2:	4a29      	ldr	r2, [pc, #164]	@ (8005648 <HAL_GPIO_Init+0x23c>)
 80055a4:	69fb      	ldr	r3, [r7, #28]
 80055a6:	089b      	lsrs	r3, r3, #2
 80055a8:	3302      	adds	r3, #2
 80055aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80055b0:	69fb      	ldr	r3, [r7, #28]
 80055b2:	f003 0303 	and.w	r3, r3, #3
 80055b6:	009b      	lsls	r3, r3, #2
 80055b8:	220f      	movs	r2, #15
 80055ba:	fa02 f303 	lsl.w	r3, r2, r3
 80055be:	43db      	mvns	r3, r3
 80055c0:	69ba      	ldr	r2, [r7, #24]
 80055c2:	4013      	ands	r3, r2
 80055c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	4a20      	ldr	r2, [pc, #128]	@ (800564c <HAL_GPIO_Init+0x240>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d052      	beq.n	8005674 <HAL_GPIO_Init+0x268>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	4a1f      	ldr	r2, [pc, #124]	@ (8005650 <HAL_GPIO_Init+0x244>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d031      	beq.n	800563a <HAL_GPIO_Init+0x22e>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	4a1e      	ldr	r2, [pc, #120]	@ (8005654 <HAL_GPIO_Init+0x248>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d02b      	beq.n	8005636 <HAL_GPIO_Init+0x22a>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	4a1d      	ldr	r2, [pc, #116]	@ (8005658 <HAL_GPIO_Init+0x24c>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d025      	beq.n	8005632 <HAL_GPIO_Init+0x226>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	4a1c      	ldr	r2, [pc, #112]	@ (800565c <HAL_GPIO_Init+0x250>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d01f      	beq.n	800562e <HAL_GPIO_Init+0x222>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	4a1b      	ldr	r2, [pc, #108]	@ (8005660 <HAL_GPIO_Init+0x254>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d019      	beq.n	800562a <HAL_GPIO_Init+0x21e>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	4a1a      	ldr	r2, [pc, #104]	@ (8005664 <HAL_GPIO_Init+0x258>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d013      	beq.n	8005626 <HAL_GPIO_Init+0x21a>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	4a19      	ldr	r2, [pc, #100]	@ (8005668 <HAL_GPIO_Init+0x25c>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d00d      	beq.n	8005622 <HAL_GPIO_Init+0x216>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	4a18      	ldr	r2, [pc, #96]	@ (800566c <HAL_GPIO_Init+0x260>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d007      	beq.n	800561e <HAL_GPIO_Init+0x212>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	4a17      	ldr	r2, [pc, #92]	@ (8005670 <HAL_GPIO_Init+0x264>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d101      	bne.n	800561a <HAL_GPIO_Init+0x20e>
 8005616:	2309      	movs	r3, #9
 8005618:	e02d      	b.n	8005676 <HAL_GPIO_Init+0x26a>
 800561a:	230a      	movs	r3, #10
 800561c:	e02b      	b.n	8005676 <HAL_GPIO_Init+0x26a>
 800561e:	2308      	movs	r3, #8
 8005620:	e029      	b.n	8005676 <HAL_GPIO_Init+0x26a>
 8005622:	2307      	movs	r3, #7
 8005624:	e027      	b.n	8005676 <HAL_GPIO_Init+0x26a>
 8005626:	2306      	movs	r3, #6
 8005628:	e025      	b.n	8005676 <HAL_GPIO_Init+0x26a>
 800562a:	2305      	movs	r3, #5
 800562c:	e023      	b.n	8005676 <HAL_GPIO_Init+0x26a>
 800562e:	2304      	movs	r3, #4
 8005630:	e021      	b.n	8005676 <HAL_GPIO_Init+0x26a>
 8005632:	2303      	movs	r3, #3
 8005634:	e01f      	b.n	8005676 <HAL_GPIO_Init+0x26a>
 8005636:	2302      	movs	r3, #2
 8005638:	e01d      	b.n	8005676 <HAL_GPIO_Init+0x26a>
 800563a:	2301      	movs	r3, #1
 800563c:	e01b      	b.n	8005676 <HAL_GPIO_Init+0x26a>
 800563e:	bf00      	nop
 8005640:	58000080 	.word	0x58000080
 8005644:	58024400 	.word	0x58024400
 8005648:	58000400 	.word	0x58000400
 800564c:	58020000 	.word	0x58020000
 8005650:	58020400 	.word	0x58020400
 8005654:	58020800 	.word	0x58020800
 8005658:	58020c00 	.word	0x58020c00
 800565c:	58021000 	.word	0x58021000
 8005660:	58021400 	.word	0x58021400
 8005664:	58021800 	.word	0x58021800
 8005668:	58021c00 	.word	0x58021c00
 800566c:	58022000 	.word	0x58022000
 8005670:	58022400 	.word	0x58022400
 8005674:	2300      	movs	r3, #0
 8005676:	69fa      	ldr	r2, [r7, #28]
 8005678:	f002 0203 	and.w	r2, r2, #3
 800567c:	0092      	lsls	r2, r2, #2
 800567e:	4093      	lsls	r3, r2
 8005680:	69ba      	ldr	r2, [r7, #24]
 8005682:	4313      	orrs	r3, r2
 8005684:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005686:	4938      	ldr	r1, [pc, #224]	@ (8005768 <HAL_GPIO_Init+0x35c>)
 8005688:	69fb      	ldr	r3, [r7, #28]
 800568a:	089b      	lsrs	r3, r3, #2
 800568c:	3302      	adds	r3, #2
 800568e:	69ba      	ldr	r2, [r7, #24]
 8005690:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005694:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800569c:	693b      	ldr	r3, [r7, #16]
 800569e:	43db      	mvns	r3, r3
 80056a0:	69ba      	ldr	r2, [r7, #24]
 80056a2:	4013      	ands	r3, r2
 80056a4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d003      	beq.n	80056ba <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80056b2:	69ba      	ldr	r2, [r7, #24]
 80056b4:	693b      	ldr	r3, [r7, #16]
 80056b6:	4313      	orrs	r3, r2
 80056b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80056ba:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80056be:	69bb      	ldr	r3, [r7, #24]
 80056c0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80056c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	43db      	mvns	r3, r3
 80056ce:	69ba      	ldr	r2, [r7, #24]
 80056d0:	4013      	ands	r3, r2
 80056d2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d003      	beq.n	80056e8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80056e0:	69ba      	ldr	r2, [r7, #24]
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	4313      	orrs	r3, r2
 80056e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80056e8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80056ec:	69bb      	ldr	r3, [r7, #24]
 80056ee:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80056f6:	693b      	ldr	r3, [r7, #16]
 80056f8:	43db      	mvns	r3, r3
 80056fa:	69ba      	ldr	r2, [r7, #24]
 80056fc:	4013      	ands	r3, r2
 80056fe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005708:	2b00      	cmp	r3, #0
 800570a:	d003      	beq.n	8005714 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800570c:	69ba      	ldr	r2, [r7, #24]
 800570e:	693b      	ldr	r3, [r7, #16]
 8005710:	4313      	orrs	r3, r2
 8005712:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	69ba      	ldr	r2, [r7, #24]
 8005718:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800571a:	697b      	ldr	r3, [r7, #20]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005720:	693b      	ldr	r3, [r7, #16]
 8005722:	43db      	mvns	r3, r3
 8005724:	69ba      	ldr	r2, [r7, #24]
 8005726:	4013      	ands	r3, r2
 8005728:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005732:	2b00      	cmp	r3, #0
 8005734:	d003      	beq.n	800573e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8005736:	69ba      	ldr	r2, [r7, #24]
 8005738:	693b      	ldr	r3, [r7, #16]
 800573a:	4313      	orrs	r3, r2
 800573c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800573e:	697b      	ldr	r3, [r7, #20]
 8005740:	69ba      	ldr	r2, [r7, #24]
 8005742:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005744:	69fb      	ldr	r3, [r7, #28]
 8005746:	3301      	adds	r3, #1
 8005748:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	681a      	ldr	r2, [r3, #0]
 800574e:	69fb      	ldr	r3, [r7, #28]
 8005750:	fa22 f303 	lsr.w	r3, r2, r3
 8005754:	2b00      	cmp	r3, #0
 8005756:	f47f ae63 	bne.w	8005420 <HAL_GPIO_Init+0x14>
  }
}
 800575a:	bf00      	nop
 800575c:	bf00      	nop
 800575e:	3724      	adds	r7, #36	@ 0x24
 8005760:	46bd      	mov	sp, r7
 8005762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005766:	4770      	bx	lr
 8005768:	58000400 	.word	0x58000400

0800576c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800576c:	b480      	push	{r7}
 800576e:	b083      	sub	sp, #12
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
 8005774:	460b      	mov	r3, r1
 8005776:	807b      	strh	r3, [r7, #2]
 8005778:	4613      	mov	r3, r2
 800577a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800577c:	787b      	ldrb	r3, [r7, #1]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d003      	beq.n	800578a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005782:	887a      	ldrh	r2, [r7, #2]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005788:	e003      	b.n	8005792 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800578a:	887b      	ldrh	r3, [r7, #2]
 800578c:	041a      	lsls	r2, r3, #16
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	619a      	str	r2, [r3, #24]
}
 8005792:	bf00      	nop
 8005794:	370c      	adds	r7, #12
 8005796:	46bd      	mov	sp, r7
 8005798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579c:	4770      	bx	lr

0800579e <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800579e:	b580      	push	{r7, lr}
 80057a0:	b082      	sub	sp, #8
 80057a2:	af00      	add	r7, sp, #0
 80057a4:	4603      	mov	r3, r0
 80057a6:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 80057a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80057ac:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80057b0:	88fb      	ldrh	r3, [r7, #6]
 80057b2:	4013      	ands	r3, r2
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d008      	beq.n	80057ca <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80057b8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80057bc:	88fb      	ldrh	r3, [r7, #6]
 80057be:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80057c2:	88fb      	ldrh	r3, [r7, #6]
 80057c4:	4618      	mov	r0, r3
 80057c6:	f7fc f9e7 	bl	8001b98 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 80057ca:	bf00      	nop
 80057cc:	3708      	adds	r7, #8
 80057ce:	46bd      	mov	sp, r7
 80057d0:	bd80      	pop	{r7, pc}
	...

080057d4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b084      	sub	sp, #16
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80057dc:	4b19      	ldr	r3, [pc, #100]	@ (8005844 <HAL_PWREx_ConfigSupply+0x70>)
 80057de:	68db      	ldr	r3, [r3, #12]
 80057e0:	f003 0304 	and.w	r3, r3, #4
 80057e4:	2b04      	cmp	r3, #4
 80057e6:	d00a      	beq.n	80057fe <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80057e8:	4b16      	ldr	r3, [pc, #88]	@ (8005844 <HAL_PWREx_ConfigSupply+0x70>)
 80057ea:	68db      	ldr	r3, [r3, #12]
 80057ec:	f003 0307 	and.w	r3, r3, #7
 80057f0:	687a      	ldr	r2, [r7, #4]
 80057f2:	429a      	cmp	r2, r3
 80057f4:	d001      	beq.n	80057fa <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80057f6:	2301      	movs	r3, #1
 80057f8:	e01f      	b.n	800583a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80057fa:	2300      	movs	r3, #0
 80057fc:	e01d      	b.n	800583a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80057fe:	4b11      	ldr	r3, [pc, #68]	@ (8005844 <HAL_PWREx_ConfigSupply+0x70>)
 8005800:	68db      	ldr	r3, [r3, #12]
 8005802:	f023 0207 	bic.w	r2, r3, #7
 8005806:	490f      	ldr	r1, [pc, #60]	@ (8005844 <HAL_PWREx_ConfigSupply+0x70>)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	4313      	orrs	r3, r2
 800580c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800580e:	f7fc fdfd 	bl	800240c <HAL_GetTick>
 8005812:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005814:	e009      	b.n	800582a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005816:	f7fc fdf9 	bl	800240c <HAL_GetTick>
 800581a:	4602      	mov	r2, r0
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	1ad3      	subs	r3, r2, r3
 8005820:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005824:	d901      	bls.n	800582a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005826:	2301      	movs	r3, #1
 8005828:	e007      	b.n	800583a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800582a:	4b06      	ldr	r3, [pc, #24]	@ (8005844 <HAL_PWREx_ConfigSupply+0x70>)
 800582c:	685b      	ldr	r3, [r3, #4]
 800582e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005832:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005836:	d1ee      	bne.n	8005816 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005838:	2300      	movs	r3, #0
}
 800583a:	4618      	mov	r0, r3
 800583c:	3710      	adds	r7, #16
 800583e:	46bd      	mov	sp, r7
 8005840:	bd80      	pop	{r7, pc}
 8005842:	bf00      	nop
 8005844:	58024800 	.word	0x58024800

08005848 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b08c      	sub	sp, #48	@ 0x30
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d102      	bne.n	800585c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005856:	2301      	movs	r3, #1
 8005858:	f000 bc48 	b.w	80060ec <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f003 0301 	and.w	r3, r3, #1
 8005864:	2b00      	cmp	r3, #0
 8005866:	f000 8088 	beq.w	800597a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800586a:	4b99      	ldr	r3, [pc, #612]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 800586c:	691b      	ldr	r3, [r3, #16]
 800586e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005872:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005874:	4b96      	ldr	r3, [pc, #600]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 8005876:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005878:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800587a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800587c:	2b10      	cmp	r3, #16
 800587e:	d007      	beq.n	8005890 <HAL_RCC_OscConfig+0x48>
 8005880:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005882:	2b18      	cmp	r3, #24
 8005884:	d111      	bne.n	80058aa <HAL_RCC_OscConfig+0x62>
 8005886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005888:	f003 0303 	and.w	r3, r3, #3
 800588c:	2b02      	cmp	r3, #2
 800588e:	d10c      	bne.n	80058aa <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005890:	4b8f      	ldr	r3, [pc, #572]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005898:	2b00      	cmp	r3, #0
 800589a:	d06d      	beq.n	8005978 <HAL_RCC_OscConfig+0x130>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	685b      	ldr	r3, [r3, #4]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d169      	bne.n	8005978 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80058a4:	2301      	movs	r3, #1
 80058a6:	f000 bc21 	b.w	80060ec <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058b2:	d106      	bne.n	80058c2 <HAL_RCC_OscConfig+0x7a>
 80058b4:	4b86      	ldr	r3, [pc, #536]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a85      	ldr	r2, [pc, #532]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 80058ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058be:	6013      	str	r3, [r2, #0]
 80058c0:	e02e      	b.n	8005920 <HAL_RCC_OscConfig+0xd8>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d10c      	bne.n	80058e4 <HAL_RCC_OscConfig+0x9c>
 80058ca:	4b81      	ldr	r3, [pc, #516]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4a80      	ldr	r2, [pc, #512]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 80058d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80058d4:	6013      	str	r3, [r2, #0]
 80058d6:	4b7e      	ldr	r3, [pc, #504]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4a7d      	ldr	r2, [pc, #500]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 80058dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80058e0:	6013      	str	r3, [r2, #0]
 80058e2:	e01d      	b.n	8005920 <HAL_RCC_OscConfig+0xd8>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80058ec:	d10c      	bne.n	8005908 <HAL_RCC_OscConfig+0xc0>
 80058ee:	4b78      	ldr	r3, [pc, #480]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4a77      	ldr	r2, [pc, #476]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 80058f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80058f8:	6013      	str	r3, [r2, #0]
 80058fa:	4b75      	ldr	r3, [pc, #468]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4a74      	ldr	r2, [pc, #464]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 8005900:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005904:	6013      	str	r3, [r2, #0]
 8005906:	e00b      	b.n	8005920 <HAL_RCC_OscConfig+0xd8>
 8005908:	4b71      	ldr	r3, [pc, #452]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	4a70      	ldr	r2, [pc, #448]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 800590e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005912:	6013      	str	r3, [r2, #0]
 8005914:	4b6e      	ldr	r3, [pc, #440]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	4a6d      	ldr	r2, [pc, #436]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 800591a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800591e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	685b      	ldr	r3, [r3, #4]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d013      	beq.n	8005950 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005928:	f7fc fd70 	bl	800240c <HAL_GetTick>
 800592c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800592e:	e008      	b.n	8005942 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005930:	f7fc fd6c 	bl	800240c <HAL_GetTick>
 8005934:	4602      	mov	r2, r0
 8005936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005938:	1ad3      	subs	r3, r2, r3
 800593a:	2b64      	cmp	r3, #100	@ 0x64
 800593c:	d901      	bls.n	8005942 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800593e:	2303      	movs	r3, #3
 8005940:	e3d4      	b.n	80060ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005942:	4b63      	ldr	r3, [pc, #396]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800594a:	2b00      	cmp	r3, #0
 800594c:	d0f0      	beq.n	8005930 <HAL_RCC_OscConfig+0xe8>
 800594e:	e014      	b.n	800597a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005950:	f7fc fd5c 	bl	800240c <HAL_GetTick>
 8005954:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005956:	e008      	b.n	800596a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005958:	f7fc fd58 	bl	800240c <HAL_GetTick>
 800595c:	4602      	mov	r2, r0
 800595e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005960:	1ad3      	subs	r3, r2, r3
 8005962:	2b64      	cmp	r3, #100	@ 0x64
 8005964:	d901      	bls.n	800596a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005966:	2303      	movs	r3, #3
 8005968:	e3c0      	b.n	80060ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800596a:	4b59      	ldr	r3, [pc, #356]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005972:	2b00      	cmp	r3, #0
 8005974:	d1f0      	bne.n	8005958 <HAL_RCC_OscConfig+0x110>
 8005976:	e000      	b.n	800597a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005978:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f003 0302 	and.w	r3, r3, #2
 8005982:	2b00      	cmp	r3, #0
 8005984:	f000 80ca 	beq.w	8005b1c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005988:	4b51      	ldr	r3, [pc, #324]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 800598a:	691b      	ldr	r3, [r3, #16]
 800598c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005990:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005992:	4b4f      	ldr	r3, [pc, #316]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 8005994:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005996:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005998:	6a3b      	ldr	r3, [r7, #32]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d007      	beq.n	80059ae <HAL_RCC_OscConfig+0x166>
 800599e:	6a3b      	ldr	r3, [r7, #32]
 80059a0:	2b18      	cmp	r3, #24
 80059a2:	d156      	bne.n	8005a52 <HAL_RCC_OscConfig+0x20a>
 80059a4:	69fb      	ldr	r3, [r7, #28]
 80059a6:	f003 0303 	and.w	r3, r3, #3
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d151      	bne.n	8005a52 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80059ae:	4b48      	ldr	r3, [pc, #288]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f003 0304 	and.w	r3, r3, #4
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d005      	beq.n	80059c6 <HAL_RCC_OscConfig+0x17e>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	68db      	ldr	r3, [r3, #12]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d101      	bne.n	80059c6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80059c2:	2301      	movs	r3, #1
 80059c4:	e392      	b.n	80060ec <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80059c6:	4b42      	ldr	r3, [pc, #264]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f023 0219 	bic.w	r2, r3, #25
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	68db      	ldr	r3, [r3, #12]
 80059d2:	493f      	ldr	r1, [pc, #252]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 80059d4:	4313      	orrs	r3, r2
 80059d6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059d8:	f7fc fd18 	bl	800240c <HAL_GetTick>
 80059dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80059de:	e008      	b.n	80059f2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059e0:	f7fc fd14 	bl	800240c <HAL_GetTick>
 80059e4:	4602      	mov	r2, r0
 80059e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059e8:	1ad3      	subs	r3, r2, r3
 80059ea:	2b02      	cmp	r3, #2
 80059ec:	d901      	bls.n	80059f2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80059ee:	2303      	movs	r3, #3
 80059f0:	e37c      	b.n	80060ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80059f2:	4b37      	ldr	r3, [pc, #220]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f003 0304 	and.w	r3, r3, #4
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d0f0      	beq.n	80059e0 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059fe:	f7fc fd35 	bl	800246c <HAL_GetREVID>
 8005a02:	4603      	mov	r3, r0
 8005a04:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d817      	bhi.n	8005a3c <HAL_RCC_OscConfig+0x1f4>
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	691b      	ldr	r3, [r3, #16]
 8005a10:	2b40      	cmp	r3, #64	@ 0x40
 8005a12:	d108      	bne.n	8005a26 <HAL_RCC_OscConfig+0x1de>
 8005a14:	4b2e      	ldr	r3, [pc, #184]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8005a1c:	4a2c      	ldr	r2, [pc, #176]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 8005a1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a22:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005a24:	e07a      	b.n	8005b1c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a26:	4b2a      	ldr	r3, [pc, #168]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 8005a28:	685b      	ldr	r3, [r3, #4]
 8005a2a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	691b      	ldr	r3, [r3, #16]
 8005a32:	031b      	lsls	r3, r3, #12
 8005a34:	4926      	ldr	r1, [pc, #152]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 8005a36:	4313      	orrs	r3, r2
 8005a38:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005a3a:	e06f      	b.n	8005b1c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a3c:	4b24      	ldr	r3, [pc, #144]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	691b      	ldr	r3, [r3, #16]
 8005a48:	061b      	lsls	r3, r3, #24
 8005a4a:	4921      	ldr	r1, [pc, #132]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005a50:	e064      	b.n	8005b1c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	68db      	ldr	r3, [r3, #12]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d047      	beq.n	8005aea <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005a5a:	4b1d      	ldr	r3, [pc, #116]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f023 0219 	bic.w	r2, r3, #25
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	68db      	ldr	r3, [r3, #12]
 8005a66:	491a      	ldr	r1, [pc, #104]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a6c:	f7fc fcce 	bl	800240c <HAL_GetTick>
 8005a70:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005a72:	e008      	b.n	8005a86 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a74:	f7fc fcca 	bl	800240c <HAL_GetTick>
 8005a78:	4602      	mov	r2, r0
 8005a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a7c:	1ad3      	subs	r3, r2, r3
 8005a7e:	2b02      	cmp	r3, #2
 8005a80:	d901      	bls.n	8005a86 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8005a82:	2303      	movs	r3, #3
 8005a84:	e332      	b.n	80060ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005a86:	4b12      	ldr	r3, [pc, #72]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f003 0304 	and.w	r3, r3, #4
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d0f0      	beq.n	8005a74 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a92:	f7fc fceb 	bl	800246c <HAL_GetREVID>
 8005a96:	4603      	mov	r3, r0
 8005a98:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d819      	bhi.n	8005ad4 <HAL_RCC_OscConfig+0x28c>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	691b      	ldr	r3, [r3, #16]
 8005aa4:	2b40      	cmp	r3, #64	@ 0x40
 8005aa6:	d108      	bne.n	8005aba <HAL_RCC_OscConfig+0x272>
 8005aa8:	4b09      	ldr	r3, [pc, #36]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8005ab0:	4a07      	ldr	r2, [pc, #28]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 8005ab2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ab6:	6053      	str	r3, [r2, #4]
 8005ab8:	e030      	b.n	8005b1c <HAL_RCC_OscConfig+0x2d4>
 8005aba:	4b05      	ldr	r3, [pc, #20]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	691b      	ldr	r3, [r3, #16]
 8005ac6:	031b      	lsls	r3, r3, #12
 8005ac8:	4901      	ldr	r1, [pc, #4]	@ (8005ad0 <HAL_RCC_OscConfig+0x288>)
 8005aca:	4313      	orrs	r3, r2
 8005acc:	604b      	str	r3, [r1, #4]
 8005ace:	e025      	b.n	8005b1c <HAL_RCC_OscConfig+0x2d4>
 8005ad0:	58024400 	.word	0x58024400
 8005ad4:	4b9a      	ldr	r3, [pc, #616]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	691b      	ldr	r3, [r3, #16]
 8005ae0:	061b      	lsls	r3, r3, #24
 8005ae2:	4997      	ldr	r1, [pc, #604]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	604b      	str	r3, [r1, #4]
 8005ae8:	e018      	b.n	8005b1c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005aea:	4b95      	ldr	r3, [pc, #596]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a94      	ldr	r2, [pc, #592]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005af0:	f023 0301 	bic.w	r3, r3, #1
 8005af4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005af6:	f7fc fc89 	bl	800240c <HAL_GetTick>
 8005afa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005afc:	e008      	b.n	8005b10 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005afe:	f7fc fc85 	bl	800240c <HAL_GetTick>
 8005b02:	4602      	mov	r2, r0
 8005b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b06:	1ad3      	subs	r3, r2, r3
 8005b08:	2b02      	cmp	r3, #2
 8005b0a:	d901      	bls.n	8005b10 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8005b0c:	2303      	movs	r3, #3
 8005b0e:	e2ed      	b.n	80060ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005b10:	4b8b      	ldr	r3, [pc, #556]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f003 0304 	and.w	r3, r3, #4
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d1f0      	bne.n	8005afe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f003 0310 	and.w	r3, r3, #16
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	f000 80a9 	beq.w	8005c7c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005b2a:	4b85      	ldr	r3, [pc, #532]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005b2c:	691b      	ldr	r3, [r3, #16]
 8005b2e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005b32:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005b34:	4b82      	ldr	r3, [pc, #520]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005b36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b38:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005b3a:	69bb      	ldr	r3, [r7, #24]
 8005b3c:	2b08      	cmp	r3, #8
 8005b3e:	d007      	beq.n	8005b50 <HAL_RCC_OscConfig+0x308>
 8005b40:	69bb      	ldr	r3, [r7, #24]
 8005b42:	2b18      	cmp	r3, #24
 8005b44:	d13a      	bne.n	8005bbc <HAL_RCC_OscConfig+0x374>
 8005b46:	697b      	ldr	r3, [r7, #20]
 8005b48:	f003 0303 	and.w	r3, r3, #3
 8005b4c:	2b01      	cmp	r3, #1
 8005b4e:	d135      	bne.n	8005bbc <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005b50:	4b7b      	ldr	r3, [pc, #492]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d005      	beq.n	8005b68 <HAL_RCC_OscConfig+0x320>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	69db      	ldr	r3, [r3, #28]
 8005b60:	2b80      	cmp	r3, #128	@ 0x80
 8005b62:	d001      	beq.n	8005b68 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8005b64:	2301      	movs	r3, #1
 8005b66:	e2c1      	b.n	80060ec <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005b68:	f7fc fc80 	bl	800246c <HAL_GetREVID>
 8005b6c:	4603      	mov	r3, r0
 8005b6e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d817      	bhi.n	8005ba6 <HAL_RCC_OscConfig+0x35e>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6a1b      	ldr	r3, [r3, #32]
 8005b7a:	2b20      	cmp	r3, #32
 8005b7c:	d108      	bne.n	8005b90 <HAL_RCC_OscConfig+0x348>
 8005b7e:	4b70      	ldr	r3, [pc, #448]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005b80:	685b      	ldr	r3, [r3, #4]
 8005b82:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8005b86:	4a6e      	ldr	r2, [pc, #440]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005b88:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005b8c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005b8e:	e075      	b.n	8005c7c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005b90:	4b6b      	ldr	r3, [pc, #428]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6a1b      	ldr	r3, [r3, #32]
 8005b9c:	069b      	lsls	r3, r3, #26
 8005b9e:	4968      	ldr	r1, [pc, #416]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005ba0:	4313      	orrs	r3, r2
 8005ba2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005ba4:	e06a      	b.n	8005c7c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005ba6:	4b66      	ldr	r3, [pc, #408]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005ba8:	68db      	ldr	r3, [r3, #12]
 8005baa:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6a1b      	ldr	r3, [r3, #32]
 8005bb2:	061b      	lsls	r3, r3, #24
 8005bb4:	4962      	ldr	r1, [pc, #392]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005bba:	e05f      	b.n	8005c7c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	69db      	ldr	r3, [r3, #28]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d042      	beq.n	8005c4a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005bc4:	4b5e      	ldr	r3, [pc, #376]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a5d      	ldr	r2, [pc, #372]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005bca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005bce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bd0:	f7fc fc1c 	bl	800240c <HAL_GetTick>
 8005bd4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005bd6:	e008      	b.n	8005bea <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005bd8:	f7fc fc18 	bl	800240c <HAL_GetTick>
 8005bdc:	4602      	mov	r2, r0
 8005bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be0:	1ad3      	subs	r3, r2, r3
 8005be2:	2b02      	cmp	r3, #2
 8005be4:	d901      	bls.n	8005bea <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8005be6:	2303      	movs	r3, #3
 8005be8:	e280      	b.n	80060ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005bea:	4b55      	ldr	r3, [pc, #340]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d0f0      	beq.n	8005bd8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005bf6:	f7fc fc39 	bl	800246c <HAL_GetREVID>
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d817      	bhi.n	8005c34 <HAL_RCC_OscConfig+0x3ec>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6a1b      	ldr	r3, [r3, #32]
 8005c08:	2b20      	cmp	r3, #32
 8005c0a:	d108      	bne.n	8005c1e <HAL_RCC_OscConfig+0x3d6>
 8005c0c:	4b4c      	ldr	r3, [pc, #304]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8005c14:	4a4a      	ldr	r2, [pc, #296]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005c16:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005c1a:	6053      	str	r3, [r2, #4]
 8005c1c:	e02e      	b.n	8005c7c <HAL_RCC_OscConfig+0x434>
 8005c1e:	4b48      	ldr	r3, [pc, #288]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6a1b      	ldr	r3, [r3, #32]
 8005c2a:	069b      	lsls	r3, r3, #26
 8005c2c:	4944      	ldr	r1, [pc, #272]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	604b      	str	r3, [r1, #4]
 8005c32:	e023      	b.n	8005c7c <HAL_RCC_OscConfig+0x434>
 8005c34:	4b42      	ldr	r3, [pc, #264]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005c36:	68db      	ldr	r3, [r3, #12]
 8005c38:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6a1b      	ldr	r3, [r3, #32]
 8005c40:	061b      	lsls	r3, r3, #24
 8005c42:	493f      	ldr	r1, [pc, #252]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005c44:	4313      	orrs	r3, r2
 8005c46:	60cb      	str	r3, [r1, #12]
 8005c48:	e018      	b.n	8005c7c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005c4a:	4b3d      	ldr	r3, [pc, #244]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	4a3c      	ldr	r2, [pc, #240]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005c50:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c56:	f7fc fbd9 	bl	800240c <HAL_GetTick>
 8005c5a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005c5c:	e008      	b.n	8005c70 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005c5e:	f7fc fbd5 	bl	800240c <HAL_GetTick>
 8005c62:	4602      	mov	r2, r0
 8005c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c66:	1ad3      	subs	r3, r2, r3
 8005c68:	2b02      	cmp	r3, #2
 8005c6a:	d901      	bls.n	8005c70 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005c6c:	2303      	movs	r3, #3
 8005c6e:	e23d      	b.n	80060ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005c70:	4b33      	ldr	r3, [pc, #204]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d1f0      	bne.n	8005c5e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f003 0308 	and.w	r3, r3, #8
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d036      	beq.n	8005cf6 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	695b      	ldr	r3, [r3, #20]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d019      	beq.n	8005cc4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c90:	4b2b      	ldr	r3, [pc, #172]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005c92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c94:	4a2a      	ldr	r2, [pc, #168]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005c96:	f043 0301 	orr.w	r3, r3, #1
 8005c9a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c9c:	f7fc fbb6 	bl	800240c <HAL_GetTick>
 8005ca0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005ca2:	e008      	b.n	8005cb6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ca4:	f7fc fbb2 	bl	800240c <HAL_GetTick>
 8005ca8:	4602      	mov	r2, r0
 8005caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cac:	1ad3      	subs	r3, r2, r3
 8005cae:	2b02      	cmp	r3, #2
 8005cb0:	d901      	bls.n	8005cb6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8005cb2:	2303      	movs	r3, #3
 8005cb4:	e21a      	b.n	80060ec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005cb6:	4b22      	ldr	r3, [pc, #136]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005cb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cba:	f003 0302 	and.w	r3, r3, #2
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d0f0      	beq.n	8005ca4 <HAL_RCC_OscConfig+0x45c>
 8005cc2:	e018      	b.n	8005cf6 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005cc4:	4b1e      	ldr	r3, [pc, #120]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005cc6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cc8:	4a1d      	ldr	r2, [pc, #116]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005cca:	f023 0301 	bic.w	r3, r3, #1
 8005cce:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cd0:	f7fc fb9c 	bl	800240c <HAL_GetTick>
 8005cd4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005cd6:	e008      	b.n	8005cea <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005cd8:	f7fc fb98 	bl	800240c <HAL_GetTick>
 8005cdc:	4602      	mov	r2, r0
 8005cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ce0:	1ad3      	subs	r3, r2, r3
 8005ce2:	2b02      	cmp	r3, #2
 8005ce4:	d901      	bls.n	8005cea <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8005ce6:	2303      	movs	r3, #3
 8005ce8:	e200      	b.n	80060ec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005cea:	4b15      	ldr	r3, [pc, #84]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005cec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cee:	f003 0302 	and.w	r3, r3, #2
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d1f0      	bne.n	8005cd8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f003 0320 	and.w	r3, r3, #32
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d039      	beq.n	8005d76 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	699b      	ldr	r3, [r3, #24]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d01c      	beq.n	8005d44 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005d0a:	4b0d      	ldr	r3, [pc, #52]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4a0c      	ldr	r2, [pc, #48]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005d10:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005d14:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005d16:	f7fc fb79 	bl	800240c <HAL_GetTick>
 8005d1a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005d1c:	e008      	b.n	8005d30 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005d1e:	f7fc fb75 	bl	800240c <HAL_GetTick>
 8005d22:	4602      	mov	r2, r0
 8005d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d26:	1ad3      	subs	r3, r2, r3
 8005d28:	2b02      	cmp	r3, #2
 8005d2a:	d901      	bls.n	8005d30 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8005d2c:	2303      	movs	r3, #3
 8005d2e:	e1dd      	b.n	80060ec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005d30:	4b03      	ldr	r3, [pc, #12]	@ (8005d40 <HAL_RCC_OscConfig+0x4f8>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d0f0      	beq.n	8005d1e <HAL_RCC_OscConfig+0x4d6>
 8005d3c:	e01b      	b.n	8005d76 <HAL_RCC_OscConfig+0x52e>
 8005d3e:	bf00      	nop
 8005d40:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005d44:	4b9b      	ldr	r3, [pc, #620]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a9a      	ldr	r2, [pc, #616]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005d4a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d4e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005d50:	f7fc fb5c 	bl	800240c <HAL_GetTick>
 8005d54:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005d56:	e008      	b.n	8005d6a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005d58:	f7fc fb58 	bl	800240c <HAL_GetTick>
 8005d5c:	4602      	mov	r2, r0
 8005d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d60:	1ad3      	subs	r3, r2, r3
 8005d62:	2b02      	cmp	r3, #2
 8005d64:	d901      	bls.n	8005d6a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8005d66:	2303      	movs	r3, #3
 8005d68:	e1c0      	b.n	80060ec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005d6a:	4b92      	ldr	r3, [pc, #584]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d1f0      	bne.n	8005d58 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f003 0304 	and.w	r3, r3, #4
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	f000 8081 	beq.w	8005e86 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005d84:	4b8c      	ldr	r3, [pc, #560]	@ (8005fb8 <HAL_RCC_OscConfig+0x770>)
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a8b      	ldr	r2, [pc, #556]	@ (8005fb8 <HAL_RCC_OscConfig+0x770>)
 8005d8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d8e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005d90:	f7fc fb3c 	bl	800240c <HAL_GetTick>
 8005d94:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005d96:	e008      	b.n	8005daa <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d98:	f7fc fb38 	bl	800240c <HAL_GetTick>
 8005d9c:	4602      	mov	r2, r0
 8005d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005da0:	1ad3      	subs	r3, r2, r3
 8005da2:	2b64      	cmp	r3, #100	@ 0x64
 8005da4:	d901      	bls.n	8005daa <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8005da6:	2303      	movs	r3, #3
 8005da8:	e1a0      	b.n	80060ec <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005daa:	4b83      	ldr	r3, [pc, #524]	@ (8005fb8 <HAL_RCC_OscConfig+0x770>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d0f0      	beq.n	8005d98 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	689b      	ldr	r3, [r3, #8]
 8005dba:	2b01      	cmp	r3, #1
 8005dbc:	d106      	bne.n	8005dcc <HAL_RCC_OscConfig+0x584>
 8005dbe:	4b7d      	ldr	r3, [pc, #500]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005dc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dc2:	4a7c      	ldr	r2, [pc, #496]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005dc4:	f043 0301 	orr.w	r3, r3, #1
 8005dc8:	6713      	str	r3, [r2, #112]	@ 0x70
 8005dca:	e02d      	b.n	8005e28 <HAL_RCC_OscConfig+0x5e0>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	689b      	ldr	r3, [r3, #8]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d10c      	bne.n	8005dee <HAL_RCC_OscConfig+0x5a6>
 8005dd4:	4b77      	ldr	r3, [pc, #476]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005dd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dd8:	4a76      	ldr	r2, [pc, #472]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005dda:	f023 0301 	bic.w	r3, r3, #1
 8005dde:	6713      	str	r3, [r2, #112]	@ 0x70
 8005de0:	4b74      	ldr	r3, [pc, #464]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005de2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005de4:	4a73      	ldr	r2, [pc, #460]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005de6:	f023 0304 	bic.w	r3, r3, #4
 8005dea:	6713      	str	r3, [r2, #112]	@ 0x70
 8005dec:	e01c      	b.n	8005e28 <HAL_RCC_OscConfig+0x5e0>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	689b      	ldr	r3, [r3, #8]
 8005df2:	2b05      	cmp	r3, #5
 8005df4:	d10c      	bne.n	8005e10 <HAL_RCC_OscConfig+0x5c8>
 8005df6:	4b6f      	ldr	r3, [pc, #444]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005df8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dfa:	4a6e      	ldr	r2, [pc, #440]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005dfc:	f043 0304 	orr.w	r3, r3, #4
 8005e00:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e02:	4b6c      	ldr	r3, [pc, #432]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005e04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e06:	4a6b      	ldr	r2, [pc, #428]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005e08:	f043 0301 	orr.w	r3, r3, #1
 8005e0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e0e:	e00b      	b.n	8005e28 <HAL_RCC_OscConfig+0x5e0>
 8005e10:	4b68      	ldr	r3, [pc, #416]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005e12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e14:	4a67      	ldr	r2, [pc, #412]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005e16:	f023 0301 	bic.w	r3, r3, #1
 8005e1a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e1c:	4b65      	ldr	r3, [pc, #404]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005e1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e20:	4a64      	ldr	r2, [pc, #400]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005e22:	f023 0304 	bic.w	r3, r3, #4
 8005e26:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	689b      	ldr	r3, [r3, #8]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d015      	beq.n	8005e5c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e30:	f7fc faec 	bl	800240c <HAL_GetTick>
 8005e34:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005e36:	e00a      	b.n	8005e4e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e38:	f7fc fae8 	bl	800240c <HAL_GetTick>
 8005e3c:	4602      	mov	r2, r0
 8005e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e40:	1ad3      	subs	r3, r2, r3
 8005e42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d901      	bls.n	8005e4e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8005e4a:	2303      	movs	r3, #3
 8005e4c:	e14e      	b.n	80060ec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005e4e:	4b59      	ldr	r3, [pc, #356]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005e50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e52:	f003 0302 	and.w	r3, r3, #2
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d0ee      	beq.n	8005e38 <HAL_RCC_OscConfig+0x5f0>
 8005e5a:	e014      	b.n	8005e86 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e5c:	f7fc fad6 	bl	800240c <HAL_GetTick>
 8005e60:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005e62:	e00a      	b.n	8005e7a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e64:	f7fc fad2 	bl	800240c <HAL_GetTick>
 8005e68:	4602      	mov	r2, r0
 8005e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e6c:	1ad3      	subs	r3, r2, r3
 8005e6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e72:	4293      	cmp	r3, r2
 8005e74:	d901      	bls.n	8005e7a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8005e76:	2303      	movs	r3, #3
 8005e78:	e138      	b.n	80060ec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005e7a:	4b4e      	ldr	r3, [pc, #312]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005e7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e7e:	f003 0302 	and.w	r3, r3, #2
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d1ee      	bne.n	8005e64 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	f000 812d 	beq.w	80060ea <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005e90:	4b48      	ldr	r3, [pc, #288]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005e92:	691b      	ldr	r3, [r3, #16]
 8005e94:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005e98:	2b18      	cmp	r3, #24
 8005e9a:	f000 80bd 	beq.w	8006018 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ea2:	2b02      	cmp	r3, #2
 8005ea4:	f040 809e 	bne.w	8005fe4 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ea8:	4b42      	ldr	r3, [pc, #264]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4a41      	ldr	r2, [pc, #260]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005eae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005eb2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005eb4:	f7fc faaa 	bl	800240c <HAL_GetTick>
 8005eb8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005eba:	e008      	b.n	8005ece <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ebc:	f7fc faa6 	bl	800240c <HAL_GetTick>
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ec4:	1ad3      	subs	r3, r2, r3
 8005ec6:	2b02      	cmp	r3, #2
 8005ec8:	d901      	bls.n	8005ece <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8005eca:	2303      	movs	r3, #3
 8005ecc:	e10e      	b.n	80060ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005ece:	4b39      	ldr	r3, [pc, #228]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d1f0      	bne.n	8005ebc <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005eda:	4b36      	ldr	r3, [pc, #216]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005edc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005ede:	4b37      	ldr	r3, [pc, #220]	@ (8005fbc <HAL_RCC_OscConfig+0x774>)
 8005ee0:	4013      	ands	r3, r2
 8005ee2:	687a      	ldr	r2, [r7, #4]
 8005ee4:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8005ee6:	687a      	ldr	r2, [r7, #4]
 8005ee8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005eea:	0112      	lsls	r2, r2, #4
 8005eec:	430a      	orrs	r2, r1
 8005eee:	4931      	ldr	r1, [pc, #196]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005ef0:	4313      	orrs	r3, r2
 8005ef2:	628b      	str	r3, [r1, #40]	@ 0x28
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ef8:	3b01      	subs	r3, #1
 8005efa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f02:	3b01      	subs	r3, #1
 8005f04:	025b      	lsls	r3, r3, #9
 8005f06:	b29b      	uxth	r3, r3
 8005f08:	431a      	orrs	r2, r3
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f0e:	3b01      	subs	r3, #1
 8005f10:	041b      	lsls	r3, r3, #16
 8005f12:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005f16:	431a      	orrs	r2, r3
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f1c:	3b01      	subs	r3, #1
 8005f1e:	061b      	lsls	r3, r3, #24
 8005f20:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005f24:	4923      	ldr	r1, [pc, #140]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005f26:	4313      	orrs	r3, r2
 8005f28:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8005f2a:	4b22      	ldr	r3, [pc, #136]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005f2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f2e:	4a21      	ldr	r2, [pc, #132]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005f30:	f023 0301 	bic.w	r3, r3, #1
 8005f34:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005f36:	4b1f      	ldr	r3, [pc, #124]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005f38:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005f3a:	4b21      	ldr	r3, [pc, #132]	@ (8005fc0 <HAL_RCC_OscConfig+0x778>)
 8005f3c:	4013      	ands	r3, r2
 8005f3e:	687a      	ldr	r2, [r7, #4]
 8005f40:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005f42:	00d2      	lsls	r2, r2, #3
 8005f44:	491b      	ldr	r1, [pc, #108]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005f46:	4313      	orrs	r3, r2
 8005f48:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005f4a:	4b1a      	ldr	r3, [pc, #104]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f4e:	f023 020c 	bic.w	r2, r3, #12
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f56:	4917      	ldr	r1, [pc, #92]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005f5c:	4b15      	ldr	r3, [pc, #84]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005f5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f60:	f023 0202 	bic.w	r2, r3, #2
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f68:	4912      	ldr	r1, [pc, #72]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005f6a:	4313      	orrs	r3, r2
 8005f6c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005f6e:	4b11      	ldr	r3, [pc, #68]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005f70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f72:	4a10      	ldr	r2, [pc, #64]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005f74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f78:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005f7a:	4b0e      	ldr	r3, [pc, #56]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005f7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f7e:	4a0d      	ldr	r2, [pc, #52]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005f80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005f84:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005f86:	4b0b      	ldr	r3, [pc, #44]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005f88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f8a:	4a0a      	ldr	r2, [pc, #40]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005f8c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005f90:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8005f92:	4b08      	ldr	r3, [pc, #32]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005f94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f96:	4a07      	ldr	r2, [pc, #28]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005f98:	f043 0301 	orr.w	r3, r3, #1
 8005f9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005f9e:	4b05      	ldr	r3, [pc, #20]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4a04      	ldr	r2, [pc, #16]	@ (8005fb4 <HAL_RCC_OscConfig+0x76c>)
 8005fa4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005fa8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005faa:	f7fc fa2f 	bl	800240c <HAL_GetTick>
 8005fae:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005fb0:	e011      	b.n	8005fd6 <HAL_RCC_OscConfig+0x78e>
 8005fb2:	bf00      	nop
 8005fb4:	58024400 	.word	0x58024400
 8005fb8:	58024800 	.word	0x58024800
 8005fbc:	fffffc0c 	.word	0xfffffc0c
 8005fc0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fc4:	f7fc fa22 	bl	800240c <HAL_GetTick>
 8005fc8:	4602      	mov	r2, r0
 8005fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fcc:	1ad3      	subs	r3, r2, r3
 8005fce:	2b02      	cmp	r3, #2
 8005fd0:	d901      	bls.n	8005fd6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8005fd2:	2303      	movs	r3, #3
 8005fd4:	e08a      	b.n	80060ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005fd6:	4b47      	ldr	r3, [pc, #284]	@ (80060f4 <HAL_RCC_OscConfig+0x8ac>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d0f0      	beq.n	8005fc4 <HAL_RCC_OscConfig+0x77c>
 8005fe2:	e082      	b.n	80060ea <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005fe4:	4b43      	ldr	r3, [pc, #268]	@ (80060f4 <HAL_RCC_OscConfig+0x8ac>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4a42      	ldr	r2, [pc, #264]	@ (80060f4 <HAL_RCC_OscConfig+0x8ac>)
 8005fea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005fee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ff0:	f7fc fa0c 	bl	800240c <HAL_GetTick>
 8005ff4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005ff6:	e008      	b.n	800600a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ff8:	f7fc fa08 	bl	800240c <HAL_GetTick>
 8005ffc:	4602      	mov	r2, r0
 8005ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006000:	1ad3      	subs	r3, r2, r3
 8006002:	2b02      	cmp	r3, #2
 8006004:	d901      	bls.n	800600a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8006006:	2303      	movs	r3, #3
 8006008:	e070      	b.n	80060ec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800600a:	4b3a      	ldr	r3, [pc, #232]	@ (80060f4 <HAL_RCC_OscConfig+0x8ac>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006012:	2b00      	cmp	r3, #0
 8006014:	d1f0      	bne.n	8005ff8 <HAL_RCC_OscConfig+0x7b0>
 8006016:	e068      	b.n	80060ea <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006018:	4b36      	ldr	r3, [pc, #216]	@ (80060f4 <HAL_RCC_OscConfig+0x8ac>)
 800601a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800601c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800601e:	4b35      	ldr	r3, [pc, #212]	@ (80060f4 <HAL_RCC_OscConfig+0x8ac>)
 8006020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006022:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006028:	2b01      	cmp	r3, #1
 800602a:	d031      	beq.n	8006090 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800602c:	693b      	ldr	r3, [r7, #16]
 800602e:	f003 0203 	and.w	r2, r3, #3
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006036:	429a      	cmp	r2, r3
 8006038:	d12a      	bne.n	8006090 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800603a:	693b      	ldr	r3, [r7, #16]
 800603c:	091b      	lsrs	r3, r3, #4
 800603e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006046:	429a      	cmp	r2, r3
 8006048:	d122      	bne.n	8006090 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006054:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006056:	429a      	cmp	r2, r3
 8006058:	d11a      	bne.n	8006090 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	0a5b      	lsrs	r3, r3, #9
 800605e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006066:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006068:	429a      	cmp	r2, r3
 800606a:	d111      	bne.n	8006090 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	0c1b      	lsrs	r3, r3, #16
 8006070:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006078:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800607a:	429a      	cmp	r2, r3
 800607c:	d108      	bne.n	8006090 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	0e1b      	lsrs	r3, r3, #24
 8006082:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800608a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800608c:	429a      	cmp	r2, r3
 800608e:	d001      	beq.n	8006094 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8006090:	2301      	movs	r3, #1
 8006092:	e02b      	b.n	80060ec <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8006094:	4b17      	ldr	r3, [pc, #92]	@ (80060f4 <HAL_RCC_OscConfig+0x8ac>)
 8006096:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006098:	08db      	lsrs	r3, r3, #3
 800609a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800609e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060a4:	693a      	ldr	r2, [r7, #16]
 80060a6:	429a      	cmp	r2, r3
 80060a8:	d01f      	beq.n	80060ea <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80060aa:	4b12      	ldr	r3, [pc, #72]	@ (80060f4 <HAL_RCC_OscConfig+0x8ac>)
 80060ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060ae:	4a11      	ldr	r2, [pc, #68]	@ (80060f4 <HAL_RCC_OscConfig+0x8ac>)
 80060b0:	f023 0301 	bic.w	r3, r3, #1
 80060b4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80060b6:	f7fc f9a9 	bl	800240c <HAL_GetTick>
 80060ba:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80060bc:	bf00      	nop
 80060be:	f7fc f9a5 	bl	800240c <HAL_GetTick>
 80060c2:	4602      	mov	r2, r0
 80060c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d0f9      	beq.n	80060be <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80060ca:	4b0a      	ldr	r3, [pc, #40]	@ (80060f4 <HAL_RCC_OscConfig+0x8ac>)
 80060cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80060ce:	4b0a      	ldr	r3, [pc, #40]	@ (80060f8 <HAL_RCC_OscConfig+0x8b0>)
 80060d0:	4013      	ands	r3, r2
 80060d2:	687a      	ldr	r2, [r7, #4]
 80060d4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80060d6:	00d2      	lsls	r2, r2, #3
 80060d8:	4906      	ldr	r1, [pc, #24]	@ (80060f4 <HAL_RCC_OscConfig+0x8ac>)
 80060da:	4313      	orrs	r3, r2
 80060dc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80060de:	4b05      	ldr	r3, [pc, #20]	@ (80060f4 <HAL_RCC_OscConfig+0x8ac>)
 80060e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060e2:	4a04      	ldr	r2, [pc, #16]	@ (80060f4 <HAL_RCC_OscConfig+0x8ac>)
 80060e4:	f043 0301 	orr.w	r3, r3, #1
 80060e8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80060ea:	2300      	movs	r3, #0
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3730      	adds	r7, #48	@ 0x30
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}
 80060f4:	58024400 	.word	0x58024400
 80060f8:	ffff0007 	.word	0xffff0007

080060fc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b086      	sub	sp, #24
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
 8006104:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d101      	bne.n	8006110 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800610c:	2301      	movs	r3, #1
 800610e:	e19c      	b.n	800644a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006110:	4b8a      	ldr	r3, [pc, #552]	@ (800633c <HAL_RCC_ClockConfig+0x240>)
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f003 030f 	and.w	r3, r3, #15
 8006118:	683a      	ldr	r2, [r7, #0]
 800611a:	429a      	cmp	r2, r3
 800611c:	d910      	bls.n	8006140 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800611e:	4b87      	ldr	r3, [pc, #540]	@ (800633c <HAL_RCC_ClockConfig+0x240>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f023 020f 	bic.w	r2, r3, #15
 8006126:	4985      	ldr	r1, [pc, #532]	@ (800633c <HAL_RCC_ClockConfig+0x240>)
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	4313      	orrs	r3, r2
 800612c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800612e:	4b83      	ldr	r3, [pc, #524]	@ (800633c <HAL_RCC_ClockConfig+0x240>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f003 030f 	and.w	r3, r3, #15
 8006136:	683a      	ldr	r2, [r7, #0]
 8006138:	429a      	cmp	r2, r3
 800613a:	d001      	beq.n	8006140 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800613c:	2301      	movs	r3, #1
 800613e:	e184      	b.n	800644a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f003 0304 	and.w	r3, r3, #4
 8006148:	2b00      	cmp	r3, #0
 800614a:	d010      	beq.n	800616e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	691a      	ldr	r2, [r3, #16]
 8006150:	4b7b      	ldr	r3, [pc, #492]	@ (8006340 <HAL_RCC_ClockConfig+0x244>)
 8006152:	699b      	ldr	r3, [r3, #24]
 8006154:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006158:	429a      	cmp	r2, r3
 800615a:	d908      	bls.n	800616e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800615c:	4b78      	ldr	r3, [pc, #480]	@ (8006340 <HAL_RCC_ClockConfig+0x244>)
 800615e:	699b      	ldr	r3, [r3, #24]
 8006160:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	691b      	ldr	r3, [r3, #16]
 8006168:	4975      	ldr	r1, [pc, #468]	@ (8006340 <HAL_RCC_ClockConfig+0x244>)
 800616a:	4313      	orrs	r3, r2
 800616c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f003 0308 	and.w	r3, r3, #8
 8006176:	2b00      	cmp	r3, #0
 8006178:	d010      	beq.n	800619c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	695a      	ldr	r2, [r3, #20]
 800617e:	4b70      	ldr	r3, [pc, #448]	@ (8006340 <HAL_RCC_ClockConfig+0x244>)
 8006180:	69db      	ldr	r3, [r3, #28]
 8006182:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006186:	429a      	cmp	r2, r3
 8006188:	d908      	bls.n	800619c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800618a:	4b6d      	ldr	r3, [pc, #436]	@ (8006340 <HAL_RCC_ClockConfig+0x244>)
 800618c:	69db      	ldr	r3, [r3, #28]
 800618e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	695b      	ldr	r3, [r3, #20]
 8006196:	496a      	ldr	r1, [pc, #424]	@ (8006340 <HAL_RCC_ClockConfig+0x244>)
 8006198:	4313      	orrs	r3, r2
 800619a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f003 0310 	and.w	r3, r3, #16
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d010      	beq.n	80061ca <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	699a      	ldr	r2, [r3, #24]
 80061ac:	4b64      	ldr	r3, [pc, #400]	@ (8006340 <HAL_RCC_ClockConfig+0x244>)
 80061ae:	69db      	ldr	r3, [r3, #28]
 80061b0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80061b4:	429a      	cmp	r2, r3
 80061b6:	d908      	bls.n	80061ca <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80061b8:	4b61      	ldr	r3, [pc, #388]	@ (8006340 <HAL_RCC_ClockConfig+0x244>)
 80061ba:	69db      	ldr	r3, [r3, #28]
 80061bc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	699b      	ldr	r3, [r3, #24]
 80061c4:	495e      	ldr	r1, [pc, #376]	@ (8006340 <HAL_RCC_ClockConfig+0x244>)
 80061c6:	4313      	orrs	r3, r2
 80061c8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f003 0320 	and.w	r3, r3, #32
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d010      	beq.n	80061f8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	69da      	ldr	r2, [r3, #28]
 80061da:	4b59      	ldr	r3, [pc, #356]	@ (8006340 <HAL_RCC_ClockConfig+0x244>)
 80061dc:	6a1b      	ldr	r3, [r3, #32]
 80061de:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80061e2:	429a      	cmp	r2, r3
 80061e4:	d908      	bls.n	80061f8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80061e6:	4b56      	ldr	r3, [pc, #344]	@ (8006340 <HAL_RCC_ClockConfig+0x244>)
 80061e8:	6a1b      	ldr	r3, [r3, #32]
 80061ea:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	69db      	ldr	r3, [r3, #28]
 80061f2:	4953      	ldr	r1, [pc, #332]	@ (8006340 <HAL_RCC_ClockConfig+0x244>)
 80061f4:	4313      	orrs	r3, r2
 80061f6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f003 0302 	and.w	r3, r3, #2
 8006200:	2b00      	cmp	r3, #0
 8006202:	d010      	beq.n	8006226 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	68da      	ldr	r2, [r3, #12]
 8006208:	4b4d      	ldr	r3, [pc, #308]	@ (8006340 <HAL_RCC_ClockConfig+0x244>)
 800620a:	699b      	ldr	r3, [r3, #24]
 800620c:	f003 030f 	and.w	r3, r3, #15
 8006210:	429a      	cmp	r2, r3
 8006212:	d908      	bls.n	8006226 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006214:	4b4a      	ldr	r3, [pc, #296]	@ (8006340 <HAL_RCC_ClockConfig+0x244>)
 8006216:	699b      	ldr	r3, [r3, #24]
 8006218:	f023 020f 	bic.w	r2, r3, #15
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	68db      	ldr	r3, [r3, #12]
 8006220:	4947      	ldr	r1, [pc, #284]	@ (8006340 <HAL_RCC_ClockConfig+0x244>)
 8006222:	4313      	orrs	r3, r2
 8006224:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f003 0301 	and.w	r3, r3, #1
 800622e:	2b00      	cmp	r3, #0
 8006230:	d055      	beq.n	80062de <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006232:	4b43      	ldr	r3, [pc, #268]	@ (8006340 <HAL_RCC_ClockConfig+0x244>)
 8006234:	699b      	ldr	r3, [r3, #24]
 8006236:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	689b      	ldr	r3, [r3, #8]
 800623e:	4940      	ldr	r1, [pc, #256]	@ (8006340 <HAL_RCC_ClockConfig+0x244>)
 8006240:	4313      	orrs	r3, r2
 8006242:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	685b      	ldr	r3, [r3, #4]
 8006248:	2b02      	cmp	r3, #2
 800624a:	d107      	bne.n	800625c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800624c:	4b3c      	ldr	r3, [pc, #240]	@ (8006340 <HAL_RCC_ClockConfig+0x244>)
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006254:	2b00      	cmp	r3, #0
 8006256:	d121      	bne.n	800629c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006258:	2301      	movs	r3, #1
 800625a:	e0f6      	b.n	800644a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	2b03      	cmp	r3, #3
 8006262:	d107      	bne.n	8006274 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006264:	4b36      	ldr	r3, [pc, #216]	@ (8006340 <HAL_RCC_ClockConfig+0x244>)
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800626c:	2b00      	cmp	r3, #0
 800626e:	d115      	bne.n	800629c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006270:	2301      	movs	r3, #1
 8006272:	e0ea      	b.n	800644a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	685b      	ldr	r3, [r3, #4]
 8006278:	2b01      	cmp	r3, #1
 800627a:	d107      	bne.n	800628c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800627c:	4b30      	ldr	r3, [pc, #192]	@ (8006340 <HAL_RCC_ClockConfig+0x244>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006284:	2b00      	cmp	r3, #0
 8006286:	d109      	bne.n	800629c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006288:	2301      	movs	r3, #1
 800628a:	e0de      	b.n	800644a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800628c:	4b2c      	ldr	r3, [pc, #176]	@ (8006340 <HAL_RCC_ClockConfig+0x244>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f003 0304 	and.w	r3, r3, #4
 8006294:	2b00      	cmp	r3, #0
 8006296:	d101      	bne.n	800629c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006298:	2301      	movs	r3, #1
 800629a:	e0d6      	b.n	800644a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800629c:	4b28      	ldr	r3, [pc, #160]	@ (8006340 <HAL_RCC_ClockConfig+0x244>)
 800629e:	691b      	ldr	r3, [r3, #16]
 80062a0:	f023 0207 	bic.w	r2, r3, #7
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	4925      	ldr	r1, [pc, #148]	@ (8006340 <HAL_RCC_ClockConfig+0x244>)
 80062aa:	4313      	orrs	r3, r2
 80062ac:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80062ae:	f7fc f8ad 	bl	800240c <HAL_GetTick>
 80062b2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80062b4:	e00a      	b.n	80062cc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80062b6:	f7fc f8a9 	bl	800240c <HAL_GetTick>
 80062ba:	4602      	mov	r2, r0
 80062bc:	697b      	ldr	r3, [r7, #20]
 80062be:	1ad3      	subs	r3, r2, r3
 80062c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d901      	bls.n	80062cc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80062c8:	2303      	movs	r3, #3
 80062ca:	e0be      	b.n	800644a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80062cc:	4b1c      	ldr	r3, [pc, #112]	@ (8006340 <HAL_RCC_ClockConfig+0x244>)
 80062ce:	691b      	ldr	r3, [r3, #16]
 80062d0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	00db      	lsls	r3, r3, #3
 80062da:	429a      	cmp	r2, r3
 80062dc:	d1eb      	bne.n	80062b6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f003 0302 	and.w	r3, r3, #2
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d010      	beq.n	800630c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	68da      	ldr	r2, [r3, #12]
 80062ee:	4b14      	ldr	r3, [pc, #80]	@ (8006340 <HAL_RCC_ClockConfig+0x244>)
 80062f0:	699b      	ldr	r3, [r3, #24]
 80062f2:	f003 030f 	and.w	r3, r3, #15
 80062f6:	429a      	cmp	r2, r3
 80062f8:	d208      	bcs.n	800630c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80062fa:	4b11      	ldr	r3, [pc, #68]	@ (8006340 <HAL_RCC_ClockConfig+0x244>)
 80062fc:	699b      	ldr	r3, [r3, #24]
 80062fe:	f023 020f 	bic.w	r2, r3, #15
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	68db      	ldr	r3, [r3, #12]
 8006306:	490e      	ldr	r1, [pc, #56]	@ (8006340 <HAL_RCC_ClockConfig+0x244>)
 8006308:	4313      	orrs	r3, r2
 800630a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800630c:	4b0b      	ldr	r3, [pc, #44]	@ (800633c <HAL_RCC_ClockConfig+0x240>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f003 030f 	and.w	r3, r3, #15
 8006314:	683a      	ldr	r2, [r7, #0]
 8006316:	429a      	cmp	r2, r3
 8006318:	d214      	bcs.n	8006344 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800631a:	4b08      	ldr	r3, [pc, #32]	@ (800633c <HAL_RCC_ClockConfig+0x240>)
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f023 020f 	bic.w	r2, r3, #15
 8006322:	4906      	ldr	r1, [pc, #24]	@ (800633c <HAL_RCC_ClockConfig+0x240>)
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	4313      	orrs	r3, r2
 8006328:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800632a:	4b04      	ldr	r3, [pc, #16]	@ (800633c <HAL_RCC_ClockConfig+0x240>)
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f003 030f 	and.w	r3, r3, #15
 8006332:	683a      	ldr	r2, [r7, #0]
 8006334:	429a      	cmp	r2, r3
 8006336:	d005      	beq.n	8006344 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006338:	2301      	movs	r3, #1
 800633a:	e086      	b.n	800644a <HAL_RCC_ClockConfig+0x34e>
 800633c:	52002000 	.word	0x52002000
 8006340:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f003 0304 	and.w	r3, r3, #4
 800634c:	2b00      	cmp	r3, #0
 800634e:	d010      	beq.n	8006372 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	691a      	ldr	r2, [r3, #16]
 8006354:	4b3f      	ldr	r3, [pc, #252]	@ (8006454 <HAL_RCC_ClockConfig+0x358>)
 8006356:	699b      	ldr	r3, [r3, #24]
 8006358:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800635c:	429a      	cmp	r2, r3
 800635e:	d208      	bcs.n	8006372 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006360:	4b3c      	ldr	r3, [pc, #240]	@ (8006454 <HAL_RCC_ClockConfig+0x358>)
 8006362:	699b      	ldr	r3, [r3, #24]
 8006364:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	691b      	ldr	r3, [r3, #16]
 800636c:	4939      	ldr	r1, [pc, #228]	@ (8006454 <HAL_RCC_ClockConfig+0x358>)
 800636e:	4313      	orrs	r3, r2
 8006370:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f003 0308 	and.w	r3, r3, #8
 800637a:	2b00      	cmp	r3, #0
 800637c:	d010      	beq.n	80063a0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	695a      	ldr	r2, [r3, #20]
 8006382:	4b34      	ldr	r3, [pc, #208]	@ (8006454 <HAL_RCC_ClockConfig+0x358>)
 8006384:	69db      	ldr	r3, [r3, #28]
 8006386:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800638a:	429a      	cmp	r2, r3
 800638c:	d208      	bcs.n	80063a0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800638e:	4b31      	ldr	r3, [pc, #196]	@ (8006454 <HAL_RCC_ClockConfig+0x358>)
 8006390:	69db      	ldr	r3, [r3, #28]
 8006392:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	695b      	ldr	r3, [r3, #20]
 800639a:	492e      	ldr	r1, [pc, #184]	@ (8006454 <HAL_RCC_ClockConfig+0x358>)
 800639c:	4313      	orrs	r3, r2
 800639e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f003 0310 	and.w	r3, r3, #16
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d010      	beq.n	80063ce <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	699a      	ldr	r2, [r3, #24]
 80063b0:	4b28      	ldr	r3, [pc, #160]	@ (8006454 <HAL_RCC_ClockConfig+0x358>)
 80063b2:	69db      	ldr	r3, [r3, #28]
 80063b4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80063b8:	429a      	cmp	r2, r3
 80063ba:	d208      	bcs.n	80063ce <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80063bc:	4b25      	ldr	r3, [pc, #148]	@ (8006454 <HAL_RCC_ClockConfig+0x358>)
 80063be:	69db      	ldr	r3, [r3, #28]
 80063c0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	699b      	ldr	r3, [r3, #24]
 80063c8:	4922      	ldr	r1, [pc, #136]	@ (8006454 <HAL_RCC_ClockConfig+0x358>)
 80063ca:	4313      	orrs	r3, r2
 80063cc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f003 0320 	and.w	r3, r3, #32
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d010      	beq.n	80063fc <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	69da      	ldr	r2, [r3, #28]
 80063de:	4b1d      	ldr	r3, [pc, #116]	@ (8006454 <HAL_RCC_ClockConfig+0x358>)
 80063e0:	6a1b      	ldr	r3, [r3, #32]
 80063e2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80063e6:	429a      	cmp	r2, r3
 80063e8:	d208      	bcs.n	80063fc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80063ea:	4b1a      	ldr	r3, [pc, #104]	@ (8006454 <HAL_RCC_ClockConfig+0x358>)
 80063ec:	6a1b      	ldr	r3, [r3, #32]
 80063ee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	69db      	ldr	r3, [r3, #28]
 80063f6:	4917      	ldr	r1, [pc, #92]	@ (8006454 <HAL_RCC_ClockConfig+0x358>)
 80063f8:	4313      	orrs	r3, r2
 80063fa:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80063fc:	f000 f834 	bl	8006468 <HAL_RCC_GetSysClockFreq>
 8006400:	4602      	mov	r2, r0
 8006402:	4b14      	ldr	r3, [pc, #80]	@ (8006454 <HAL_RCC_ClockConfig+0x358>)
 8006404:	699b      	ldr	r3, [r3, #24]
 8006406:	0a1b      	lsrs	r3, r3, #8
 8006408:	f003 030f 	and.w	r3, r3, #15
 800640c:	4912      	ldr	r1, [pc, #72]	@ (8006458 <HAL_RCC_ClockConfig+0x35c>)
 800640e:	5ccb      	ldrb	r3, [r1, r3]
 8006410:	f003 031f 	and.w	r3, r3, #31
 8006414:	fa22 f303 	lsr.w	r3, r2, r3
 8006418:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800641a:	4b0e      	ldr	r3, [pc, #56]	@ (8006454 <HAL_RCC_ClockConfig+0x358>)
 800641c:	699b      	ldr	r3, [r3, #24]
 800641e:	f003 030f 	and.w	r3, r3, #15
 8006422:	4a0d      	ldr	r2, [pc, #52]	@ (8006458 <HAL_RCC_ClockConfig+0x35c>)
 8006424:	5cd3      	ldrb	r3, [r2, r3]
 8006426:	f003 031f 	and.w	r3, r3, #31
 800642a:	693a      	ldr	r2, [r7, #16]
 800642c:	fa22 f303 	lsr.w	r3, r2, r3
 8006430:	4a0a      	ldr	r2, [pc, #40]	@ (800645c <HAL_RCC_ClockConfig+0x360>)
 8006432:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006434:	4a0a      	ldr	r2, [pc, #40]	@ (8006460 <HAL_RCC_ClockConfig+0x364>)
 8006436:	693b      	ldr	r3, [r7, #16]
 8006438:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800643a:	4b0a      	ldr	r3, [pc, #40]	@ (8006464 <HAL_RCC_ClockConfig+0x368>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4618      	mov	r0, r3
 8006440:	f7fb ff9a 	bl	8002378 <HAL_InitTick>
 8006444:	4603      	mov	r3, r0
 8006446:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006448:	7bfb      	ldrb	r3, [r7, #15]
}
 800644a:	4618      	mov	r0, r3
 800644c:	3718      	adds	r7, #24
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}
 8006452:	bf00      	nop
 8006454:	58024400 	.word	0x58024400
 8006458:	0800f2e4 	.word	0x0800f2e4
 800645c:	2400003c 	.word	0x2400003c
 8006460:	24000038 	.word	0x24000038
 8006464:	24000040 	.word	0x24000040

08006468 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006468:	b480      	push	{r7}
 800646a:	b089      	sub	sp, #36	@ 0x24
 800646c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800646e:	4bb3      	ldr	r3, [pc, #716]	@ (800673c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006470:	691b      	ldr	r3, [r3, #16]
 8006472:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006476:	2b18      	cmp	r3, #24
 8006478:	f200 8155 	bhi.w	8006726 <HAL_RCC_GetSysClockFreq+0x2be>
 800647c:	a201      	add	r2, pc, #4	@ (adr r2, 8006484 <HAL_RCC_GetSysClockFreq+0x1c>)
 800647e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006482:	bf00      	nop
 8006484:	080064e9 	.word	0x080064e9
 8006488:	08006727 	.word	0x08006727
 800648c:	08006727 	.word	0x08006727
 8006490:	08006727 	.word	0x08006727
 8006494:	08006727 	.word	0x08006727
 8006498:	08006727 	.word	0x08006727
 800649c:	08006727 	.word	0x08006727
 80064a0:	08006727 	.word	0x08006727
 80064a4:	0800650f 	.word	0x0800650f
 80064a8:	08006727 	.word	0x08006727
 80064ac:	08006727 	.word	0x08006727
 80064b0:	08006727 	.word	0x08006727
 80064b4:	08006727 	.word	0x08006727
 80064b8:	08006727 	.word	0x08006727
 80064bc:	08006727 	.word	0x08006727
 80064c0:	08006727 	.word	0x08006727
 80064c4:	08006515 	.word	0x08006515
 80064c8:	08006727 	.word	0x08006727
 80064cc:	08006727 	.word	0x08006727
 80064d0:	08006727 	.word	0x08006727
 80064d4:	08006727 	.word	0x08006727
 80064d8:	08006727 	.word	0x08006727
 80064dc:	08006727 	.word	0x08006727
 80064e0:	08006727 	.word	0x08006727
 80064e4:	0800651b 	.word	0x0800651b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80064e8:	4b94      	ldr	r3, [pc, #592]	@ (800673c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f003 0320 	and.w	r3, r3, #32
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d009      	beq.n	8006508 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80064f4:	4b91      	ldr	r3, [pc, #580]	@ (800673c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	08db      	lsrs	r3, r3, #3
 80064fa:	f003 0303 	and.w	r3, r3, #3
 80064fe:	4a90      	ldr	r2, [pc, #576]	@ (8006740 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006500:	fa22 f303 	lsr.w	r3, r2, r3
 8006504:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006506:	e111      	b.n	800672c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006508:	4b8d      	ldr	r3, [pc, #564]	@ (8006740 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800650a:	61bb      	str	r3, [r7, #24]
      break;
 800650c:	e10e      	b.n	800672c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800650e:	4b8d      	ldr	r3, [pc, #564]	@ (8006744 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006510:	61bb      	str	r3, [r7, #24]
      break;
 8006512:	e10b      	b.n	800672c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006514:	4b8c      	ldr	r3, [pc, #560]	@ (8006748 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006516:	61bb      	str	r3, [r7, #24]
      break;
 8006518:	e108      	b.n	800672c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800651a:	4b88      	ldr	r3, [pc, #544]	@ (800673c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800651c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800651e:	f003 0303 	and.w	r3, r3, #3
 8006522:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006524:	4b85      	ldr	r3, [pc, #532]	@ (800673c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006528:	091b      	lsrs	r3, r3, #4
 800652a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800652e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006530:	4b82      	ldr	r3, [pc, #520]	@ (800673c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006532:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006534:	f003 0301 	and.w	r3, r3, #1
 8006538:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800653a:	4b80      	ldr	r3, [pc, #512]	@ (800673c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800653c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800653e:	08db      	lsrs	r3, r3, #3
 8006540:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006544:	68fa      	ldr	r2, [r7, #12]
 8006546:	fb02 f303 	mul.w	r3, r2, r3
 800654a:	ee07 3a90 	vmov	s15, r3
 800654e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006552:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006556:	693b      	ldr	r3, [r7, #16]
 8006558:	2b00      	cmp	r3, #0
 800655a:	f000 80e1 	beq.w	8006720 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	2b02      	cmp	r3, #2
 8006562:	f000 8083 	beq.w	800666c <HAL_RCC_GetSysClockFreq+0x204>
 8006566:	697b      	ldr	r3, [r7, #20]
 8006568:	2b02      	cmp	r3, #2
 800656a:	f200 80a1 	bhi.w	80066b0 <HAL_RCC_GetSysClockFreq+0x248>
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d003      	beq.n	800657c <HAL_RCC_GetSysClockFreq+0x114>
 8006574:	697b      	ldr	r3, [r7, #20]
 8006576:	2b01      	cmp	r3, #1
 8006578:	d056      	beq.n	8006628 <HAL_RCC_GetSysClockFreq+0x1c0>
 800657a:	e099      	b.n	80066b0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800657c:	4b6f      	ldr	r3, [pc, #444]	@ (800673c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f003 0320 	and.w	r3, r3, #32
 8006584:	2b00      	cmp	r3, #0
 8006586:	d02d      	beq.n	80065e4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006588:	4b6c      	ldr	r3, [pc, #432]	@ (800673c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	08db      	lsrs	r3, r3, #3
 800658e:	f003 0303 	and.w	r3, r3, #3
 8006592:	4a6b      	ldr	r2, [pc, #428]	@ (8006740 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006594:	fa22 f303 	lsr.w	r3, r2, r3
 8006598:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	ee07 3a90 	vmov	s15, r3
 80065a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065a4:	693b      	ldr	r3, [r7, #16]
 80065a6:	ee07 3a90 	vmov	s15, r3
 80065aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065b2:	4b62      	ldr	r3, [pc, #392]	@ (800673c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80065b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065ba:	ee07 3a90 	vmov	s15, r3
 80065be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80065c6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800674c <HAL_RCC_GetSysClockFreq+0x2e4>
 80065ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80065da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065de:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80065e2:	e087      	b.n	80066f4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80065e4:	693b      	ldr	r3, [r7, #16]
 80065e6:	ee07 3a90 	vmov	s15, r3
 80065ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065ee:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8006750 <HAL_RCC_GetSysClockFreq+0x2e8>
 80065f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065f6:	4b51      	ldr	r3, [pc, #324]	@ (800673c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80065f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065fe:	ee07 3a90 	vmov	s15, r3
 8006602:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006606:	ed97 6a02 	vldr	s12, [r7, #8]
 800660a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800674c <HAL_RCC_GetSysClockFreq+0x2e4>
 800660e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006612:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006616:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800661a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800661e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006622:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006626:	e065      	b.n	80066f4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006628:	693b      	ldr	r3, [r7, #16]
 800662a:	ee07 3a90 	vmov	s15, r3
 800662e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006632:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006754 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006636:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800663a:	4b40      	ldr	r3, [pc, #256]	@ (800673c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800663c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800663e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006642:	ee07 3a90 	vmov	s15, r3
 8006646:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800664a:	ed97 6a02 	vldr	s12, [r7, #8]
 800664e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800674c <HAL_RCC_GetSysClockFreq+0x2e4>
 8006652:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006656:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800665a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800665e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006662:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006666:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800666a:	e043      	b.n	80066f4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800666c:	693b      	ldr	r3, [r7, #16]
 800666e:	ee07 3a90 	vmov	s15, r3
 8006672:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006676:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8006758 <HAL_RCC_GetSysClockFreq+0x2f0>
 800667a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800667e:	4b2f      	ldr	r3, [pc, #188]	@ (800673c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006682:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006686:	ee07 3a90 	vmov	s15, r3
 800668a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800668e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006692:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800674c <HAL_RCC_GetSysClockFreq+0x2e4>
 8006696:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800669a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800669e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80066a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066aa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80066ae:	e021      	b.n	80066f4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80066b0:	693b      	ldr	r3, [r7, #16]
 80066b2:	ee07 3a90 	vmov	s15, r3
 80066b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066ba:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006754 <HAL_RCC_GetSysClockFreq+0x2ec>
 80066be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80066c2:	4b1e      	ldr	r3, [pc, #120]	@ (800673c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80066c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066ca:	ee07 3a90 	vmov	s15, r3
 80066ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80066d6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800674c <HAL_RCC_GetSysClockFreq+0x2e4>
 80066da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80066de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80066e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80066ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066ee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80066f2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80066f4:	4b11      	ldr	r3, [pc, #68]	@ (800673c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80066f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066f8:	0a5b      	lsrs	r3, r3, #9
 80066fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80066fe:	3301      	adds	r3, #1
 8006700:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	ee07 3a90 	vmov	s15, r3
 8006708:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800670c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006710:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006714:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006718:	ee17 3a90 	vmov	r3, s15
 800671c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800671e:	e005      	b.n	800672c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8006720:	2300      	movs	r3, #0
 8006722:	61bb      	str	r3, [r7, #24]
      break;
 8006724:	e002      	b.n	800672c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006726:	4b07      	ldr	r3, [pc, #28]	@ (8006744 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006728:	61bb      	str	r3, [r7, #24]
      break;
 800672a:	bf00      	nop
  }

  return sysclockfreq;
 800672c:	69bb      	ldr	r3, [r7, #24]
}
 800672e:	4618      	mov	r0, r3
 8006730:	3724      	adds	r7, #36	@ 0x24
 8006732:	46bd      	mov	sp, r7
 8006734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006738:	4770      	bx	lr
 800673a:	bf00      	nop
 800673c:	58024400 	.word	0x58024400
 8006740:	03d09000 	.word	0x03d09000
 8006744:	003d0900 	.word	0x003d0900
 8006748:	017d7840 	.word	0x017d7840
 800674c:	46000000 	.word	0x46000000
 8006750:	4c742400 	.word	0x4c742400
 8006754:	4a742400 	.word	0x4a742400
 8006758:	4bbebc20 	.word	0x4bbebc20

0800675c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b082      	sub	sp, #8
 8006760:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006762:	f7ff fe81 	bl	8006468 <HAL_RCC_GetSysClockFreq>
 8006766:	4602      	mov	r2, r0
 8006768:	4b10      	ldr	r3, [pc, #64]	@ (80067ac <HAL_RCC_GetHCLKFreq+0x50>)
 800676a:	699b      	ldr	r3, [r3, #24]
 800676c:	0a1b      	lsrs	r3, r3, #8
 800676e:	f003 030f 	and.w	r3, r3, #15
 8006772:	490f      	ldr	r1, [pc, #60]	@ (80067b0 <HAL_RCC_GetHCLKFreq+0x54>)
 8006774:	5ccb      	ldrb	r3, [r1, r3]
 8006776:	f003 031f 	and.w	r3, r3, #31
 800677a:	fa22 f303 	lsr.w	r3, r2, r3
 800677e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006780:	4b0a      	ldr	r3, [pc, #40]	@ (80067ac <HAL_RCC_GetHCLKFreq+0x50>)
 8006782:	699b      	ldr	r3, [r3, #24]
 8006784:	f003 030f 	and.w	r3, r3, #15
 8006788:	4a09      	ldr	r2, [pc, #36]	@ (80067b0 <HAL_RCC_GetHCLKFreq+0x54>)
 800678a:	5cd3      	ldrb	r3, [r2, r3]
 800678c:	f003 031f 	and.w	r3, r3, #31
 8006790:	687a      	ldr	r2, [r7, #4]
 8006792:	fa22 f303 	lsr.w	r3, r2, r3
 8006796:	4a07      	ldr	r2, [pc, #28]	@ (80067b4 <HAL_RCC_GetHCLKFreq+0x58>)
 8006798:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800679a:	4a07      	ldr	r2, [pc, #28]	@ (80067b8 <HAL_RCC_GetHCLKFreq+0x5c>)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80067a0:	4b04      	ldr	r3, [pc, #16]	@ (80067b4 <HAL_RCC_GetHCLKFreq+0x58>)
 80067a2:	681b      	ldr	r3, [r3, #0]
}
 80067a4:	4618      	mov	r0, r3
 80067a6:	3708      	adds	r7, #8
 80067a8:	46bd      	mov	sp, r7
 80067aa:	bd80      	pop	{r7, pc}
 80067ac:	58024400 	.word	0x58024400
 80067b0:	0800f2e4 	.word	0x0800f2e4
 80067b4:	2400003c 	.word	0x2400003c
 80067b8:	24000038 	.word	0x24000038

080067bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80067c0:	f7ff ffcc 	bl	800675c <HAL_RCC_GetHCLKFreq>
 80067c4:	4602      	mov	r2, r0
 80067c6:	4b06      	ldr	r3, [pc, #24]	@ (80067e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80067c8:	69db      	ldr	r3, [r3, #28]
 80067ca:	091b      	lsrs	r3, r3, #4
 80067cc:	f003 0307 	and.w	r3, r3, #7
 80067d0:	4904      	ldr	r1, [pc, #16]	@ (80067e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80067d2:	5ccb      	ldrb	r3, [r1, r3]
 80067d4:	f003 031f 	and.w	r3, r3, #31
 80067d8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80067dc:	4618      	mov	r0, r3
 80067de:	bd80      	pop	{r7, pc}
 80067e0:	58024400 	.word	0x58024400
 80067e4:	0800f2e4 	.word	0x0800f2e4

080067e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80067ec:	f7ff ffb6 	bl	800675c <HAL_RCC_GetHCLKFreq>
 80067f0:	4602      	mov	r2, r0
 80067f2:	4b06      	ldr	r3, [pc, #24]	@ (800680c <HAL_RCC_GetPCLK2Freq+0x24>)
 80067f4:	69db      	ldr	r3, [r3, #28]
 80067f6:	0a1b      	lsrs	r3, r3, #8
 80067f8:	f003 0307 	and.w	r3, r3, #7
 80067fc:	4904      	ldr	r1, [pc, #16]	@ (8006810 <HAL_RCC_GetPCLK2Freq+0x28>)
 80067fe:	5ccb      	ldrb	r3, [r1, r3]
 8006800:	f003 031f 	and.w	r3, r3, #31
 8006804:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006808:	4618      	mov	r0, r3
 800680a:	bd80      	pop	{r7, pc}
 800680c:	58024400 	.word	0x58024400
 8006810:	0800f2e4 	.word	0x0800f2e4

08006814 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006814:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006818:	b0ca      	sub	sp, #296	@ 0x128
 800681a:	af00      	add	r7, sp, #0
 800681c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006820:	2300      	movs	r3, #0
 8006822:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006826:	2300      	movs	r3, #0
 8006828:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800682c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006834:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8006838:	2500      	movs	r5, #0
 800683a:	ea54 0305 	orrs.w	r3, r4, r5
 800683e:	d049      	beq.n	80068d4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006840:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006844:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006846:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800684a:	d02f      	beq.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x98>
 800684c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006850:	d828      	bhi.n	80068a4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006852:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006856:	d01a      	beq.n	800688e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006858:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800685c:	d822      	bhi.n	80068a4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800685e:	2b00      	cmp	r3, #0
 8006860:	d003      	beq.n	800686a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006862:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006866:	d007      	beq.n	8006878 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006868:	e01c      	b.n	80068a4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800686a:	4bb8      	ldr	r3, [pc, #736]	@ (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800686c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800686e:	4ab7      	ldr	r2, [pc, #732]	@ (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006870:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006874:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006876:	e01a      	b.n	80068ae <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006878:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800687c:	3308      	adds	r3, #8
 800687e:	2102      	movs	r1, #2
 8006880:	4618      	mov	r0, r3
 8006882:	f001 fc8f 	bl	80081a4 <RCCEx_PLL2_Config>
 8006886:	4603      	mov	r3, r0
 8006888:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800688c:	e00f      	b.n	80068ae <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800688e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006892:	3328      	adds	r3, #40	@ 0x28
 8006894:	2102      	movs	r1, #2
 8006896:	4618      	mov	r0, r3
 8006898:	f001 fd36 	bl	8008308 <RCCEx_PLL3_Config>
 800689c:	4603      	mov	r3, r0
 800689e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80068a2:	e004      	b.n	80068ae <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80068a4:	2301      	movs	r3, #1
 80068a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80068aa:	e000      	b.n	80068ae <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80068ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80068ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d10a      	bne.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80068b6:	4ba5      	ldr	r3, [pc, #660]	@ (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80068b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068ba:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80068be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80068c4:	4aa1      	ldr	r2, [pc, #644]	@ (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80068c6:	430b      	orrs	r3, r1
 80068c8:	6513      	str	r3, [r2, #80]	@ 0x50
 80068ca:	e003      	b.n	80068d4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80068d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80068d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068dc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80068e0:	f04f 0900 	mov.w	r9, #0
 80068e4:	ea58 0309 	orrs.w	r3, r8, r9
 80068e8:	d047      	beq.n	800697a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80068ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068f0:	2b04      	cmp	r3, #4
 80068f2:	d82a      	bhi.n	800694a <HAL_RCCEx_PeriphCLKConfig+0x136>
 80068f4:	a201      	add	r2, pc, #4	@ (adr r2, 80068fc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80068f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068fa:	bf00      	nop
 80068fc:	08006911 	.word	0x08006911
 8006900:	0800691f 	.word	0x0800691f
 8006904:	08006935 	.word	0x08006935
 8006908:	08006953 	.word	0x08006953
 800690c:	08006953 	.word	0x08006953
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006910:	4b8e      	ldr	r3, [pc, #568]	@ (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006914:	4a8d      	ldr	r2, [pc, #564]	@ (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006916:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800691a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800691c:	e01a      	b.n	8006954 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800691e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006922:	3308      	adds	r3, #8
 8006924:	2100      	movs	r1, #0
 8006926:	4618      	mov	r0, r3
 8006928:	f001 fc3c 	bl	80081a4 <RCCEx_PLL2_Config>
 800692c:	4603      	mov	r3, r0
 800692e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006932:	e00f      	b.n	8006954 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006934:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006938:	3328      	adds	r3, #40	@ 0x28
 800693a:	2100      	movs	r1, #0
 800693c:	4618      	mov	r0, r3
 800693e:	f001 fce3 	bl	8008308 <RCCEx_PLL3_Config>
 8006942:	4603      	mov	r3, r0
 8006944:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006948:	e004      	b.n	8006954 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800694a:	2301      	movs	r3, #1
 800694c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006950:	e000      	b.n	8006954 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8006952:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006954:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006958:	2b00      	cmp	r3, #0
 800695a:	d10a      	bne.n	8006972 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800695c:	4b7b      	ldr	r3, [pc, #492]	@ (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800695e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006960:	f023 0107 	bic.w	r1, r3, #7
 8006964:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800696a:	4a78      	ldr	r2, [pc, #480]	@ (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800696c:	430b      	orrs	r3, r1
 800696e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006970:	e003      	b.n	800697a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006972:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006976:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800697a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800697e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006982:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8006986:	f04f 0b00 	mov.w	fp, #0
 800698a:	ea5a 030b 	orrs.w	r3, sl, fp
 800698e:	d04c      	beq.n	8006a2a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8006990:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006994:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006996:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800699a:	d030      	beq.n	80069fe <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800699c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069a0:	d829      	bhi.n	80069f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80069a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80069a4:	d02d      	beq.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80069a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80069a8:	d825      	bhi.n	80069f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80069aa:	2b80      	cmp	r3, #128	@ 0x80
 80069ac:	d018      	beq.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80069ae:	2b80      	cmp	r3, #128	@ 0x80
 80069b0:	d821      	bhi.n	80069f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d002      	beq.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80069b6:	2b40      	cmp	r3, #64	@ 0x40
 80069b8:	d007      	beq.n	80069ca <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80069ba:	e01c      	b.n	80069f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80069bc:	4b63      	ldr	r3, [pc, #396]	@ (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80069be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069c0:	4a62      	ldr	r2, [pc, #392]	@ (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80069c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80069c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80069c8:	e01c      	b.n	8006a04 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80069ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069ce:	3308      	adds	r3, #8
 80069d0:	2100      	movs	r1, #0
 80069d2:	4618      	mov	r0, r3
 80069d4:	f001 fbe6 	bl	80081a4 <RCCEx_PLL2_Config>
 80069d8:	4603      	mov	r3, r0
 80069da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80069de:	e011      	b.n	8006a04 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80069e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069e4:	3328      	adds	r3, #40	@ 0x28
 80069e6:	2100      	movs	r1, #0
 80069e8:	4618      	mov	r0, r3
 80069ea:	f001 fc8d 	bl	8008308 <RCCEx_PLL3_Config>
 80069ee:	4603      	mov	r3, r0
 80069f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80069f4:	e006      	b.n	8006a04 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80069f6:	2301      	movs	r3, #1
 80069f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80069fc:	e002      	b.n	8006a04 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80069fe:	bf00      	nop
 8006a00:	e000      	b.n	8006a04 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8006a02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d10a      	bne.n	8006a22 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8006a0c:	4b4f      	ldr	r3, [pc, #316]	@ (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006a0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a10:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8006a14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a1a:	4a4c      	ldr	r2, [pc, #304]	@ (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006a1c:	430b      	orrs	r3, r1
 8006a1e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006a20:	e003      	b.n	8006a2a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006a2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a32:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8006a36:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8006a40:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8006a44:	460b      	mov	r3, r1
 8006a46:	4313      	orrs	r3, r2
 8006a48:	d053      	beq.n	8006af2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8006a4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a4e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006a52:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006a56:	d035      	beq.n	8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8006a58:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006a5c:	d82e      	bhi.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006a5e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006a62:	d031      	beq.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8006a64:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006a68:	d828      	bhi.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006a6a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006a6e:	d01a      	beq.n	8006aa6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8006a70:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006a74:	d822      	bhi.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d003      	beq.n	8006a82 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8006a7a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006a7e:	d007      	beq.n	8006a90 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8006a80:	e01c      	b.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a82:	4b32      	ldr	r3, [pc, #200]	@ (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a86:	4a31      	ldr	r2, [pc, #196]	@ (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006a88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006a8e:	e01c      	b.n	8006aca <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006a90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a94:	3308      	adds	r3, #8
 8006a96:	2100      	movs	r1, #0
 8006a98:	4618      	mov	r0, r3
 8006a9a:	f001 fb83 	bl	80081a4 <RCCEx_PLL2_Config>
 8006a9e:	4603      	mov	r3, r0
 8006aa0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006aa4:	e011      	b.n	8006aca <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006aa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006aaa:	3328      	adds	r3, #40	@ 0x28
 8006aac:	2100      	movs	r1, #0
 8006aae:	4618      	mov	r0, r3
 8006ab0:	f001 fc2a 	bl	8008308 <RCCEx_PLL3_Config>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006aba:	e006      	b.n	8006aca <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006abc:	2301      	movs	r3, #1
 8006abe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006ac2:	e002      	b.n	8006aca <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006ac4:	bf00      	nop
 8006ac6:	e000      	b.n	8006aca <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006ac8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006aca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d10b      	bne.n	8006aea <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006ad2:	4b1e      	ldr	r3, [pc, #120]	@ (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006ad4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ad6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8006ada:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ade:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006ae2:	4a1a      	ldr	r2, [pc, #104]	@ (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006ae4:	430b      	orrs	r3, r1
 8006ae6:	6593      	str	r3, [r2, #88]	@ 0x58
 8006ae8:	e003      	b.n	8006af2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006aea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006aee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006af2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006afa:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006afe:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006b02:	2300      	movs	r3, #0
 8006b04:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8006b08:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8006b0c:	460b      	mov	r3, r1
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	d056      	beq.n	8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8006b12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b16:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006b1a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006b1e:	d038      	beq.n	8006b92 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8006b20:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006b24:	d831      	bhi.n	8006b8a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006b26:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006b2a:	d034      	beq.n	8006b96 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8006b2c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006b30:	d82b      	bhi.n	8006b8a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006b32:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006b36:	d01d      	beq.n	8006b74 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8006b38:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006b3c:	d825      	bhi.n	8006b8a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d006      	beq.n	8006b50 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8006b42:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006b46:	d00a      	beq.n	8006b5e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006b48:	e01f      	b.n	8006b8a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006b4a:	bf00      	nop
 8006b4c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b50:	4ba2      	ldr	r3, [pc, #648]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006b52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b54:	4aa1      	ldr	r2, [pc, #644]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006b56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b5a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006b5c:	e01c      	b.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006b5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b62:	3308      	adds	r3, #8
 8006b64:	2100      	movs	r1, #0
 8006b66:	4618      	mov	r0, r3
 8006b68:	f001 fb1c 	bl	80081a4 <RCCEx_PLL2_Config>
 8006b6c:	4603      	mov	r3, r0
 8006b6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006b72:	e011      	b.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006b74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b78:	3328      	adds	r3, #40	@ 0x28
 8006b7a:	2100      	movs	r1, #0
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	f001 fbc3 	bl	8008308 <RCCEx_PLL3_Config>
 8006b82:	4603      	mov	r3, r0
 8006b84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006b88:	e006      	b.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006b8a:	2301      	movs	r3, #1
 8006b8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006b90:	e002      	b.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8006b92:	bf00      	nop
 8006b94:	e000      	b.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8006b96:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d10b      	bne.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006ba0:	4b8e      	ldr	r3, [pc, #568]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006ba2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ba4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006ba8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bac:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006bb0:	4a8a      	ldr	r2, [pc, #552]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006bb2:	430b      	orrs	r3, r1
 8006bb4:	6593      	str	r3, [r2, #88]	@ 0x58
 8006bb6:	e003      	b.n	8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bb8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006bbc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006bc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bc8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006bcc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006bd6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006bda:	460b      	mov	r3, r1
 8006bdc:	4313      	orrs	r3, r2
 8006bde:	d03a      	beq.n	8006c56 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8006be0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006be4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006be6:	2b30      	cmp	r3, #48	@ 0x30
 8006be8:	d01f      	beq.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x416>
 8006bea:	2b30      	cmp	r3, #48	@ 0x30
 8006bec:	d819      	bhi.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006bee:	2b20      	cmp	r3, #32
 8006bf0:	d00c      	beq.n	8006c0c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8006bf2:	2b20      	cmp	r3, #32
 8006bf4:	d815      	bhi.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d019      	beq.n	8006c2e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8006bfa:	2b10      	cmp	r3, #16
 8006bfc:	d111      	bne.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006bfe:	4b77      	ldr	r3, [pc, #476]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006c00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c02:	4a76      	ldr	r2, [pc, #472]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006c04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006c08:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006c0a:	e011      	b.n	8006c30 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006c0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c10:	3308      	adds	r3, #8
 8006c12:	2102      	movs	r1, #2
 8006c14:	4618      	mov	r0, r3
 8006c16:	f001 fac5 	bl	80081a4 <RCCEx_PLL2_Config>
 8006c1a:	4603      	mov	r3, r0
 8006c1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006c20:	e006      	b.n	8006c30 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006c22:	2301      	movs	r3, #1
 8006c24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006c28:	e002      	b.n	8006c30 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006c2a:	bf00      	nop
 8006c2c:	e000      	b.n	8006c30 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006c2e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d10a      	bne.n	8006c4e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006c38:	4b68      	ldr	r3, [pc, #416]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006c3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c3c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006c40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c46:	4a65      	ldr	r2, [pc, #404]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006c48:	430b      	orrs	r3, r1
 8006c4a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006c4c:	e003      	b.n	8006c56 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006c56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c5e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006c62:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006c66:	2300      	movs	r3, #0
 8006c68:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006c6c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006c70:	460b      	mov	r3, r1
 8006c72:	4313      	orrs	r3, r2
 8006c74:	d051      	beq.n	8006d1a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8006c76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c7c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006c80:	d035      	beq.n	8006cee <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8006c82:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006c86:	d82e      	bhi.n	8006ce6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006c88:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006c8c:	d031      	beq.n	8006cf2 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8006c8e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006c92:	d828      	bhi.n	8006ce6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006c94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c98:	d01a      	beq.n	8006cd0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8006c9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c9e:	d822      	bhi.n	8006ce6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d003      	beq.n	8006cac <HAL_RCCEx_PeriphCLKConfig+0x498>
 8006ca4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ca8:	d007      	beq.n	8006cba <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8006caa:	e01c      	b.n	8006ce6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006cac:	4b4b      	ldr	r3, [pc, #300]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cb0:	4a4a      	ldr	r2, [pc, #296]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006cb2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006cb6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006cb8:	e01c      	b.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006cba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cbe:	3308      	adds	r3, #8
 8006cc0:	2100      	movs	r1, #0
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	f001 fa6e 	bl	80081a4 <RCCEx_PLL2_Config>
 8006cc8:	4603      	mov	r3, r0
 8006cca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006cce:	e011      	b.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006cd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cd4:	3328      	adds	r3, #40	@ 0x28
 8006cd6:	2100      	movs	r1, #0
 8006cd8:	4618      	mov	r0, r3
 8006cda:	f001 fb15 	bl	8008308 <RCCEx_PLL3_Config>
 8006cde:	4603      	mov	r3, r0
 8006ce0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006ce4:	e006      	b.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006cec:	e002      	b.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8006cee:	bf00      	nop
 8006cf0:	e000      	b.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8006cf2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006cf4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d10a      	bne.n	8006d12 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006cfc:	4b37      	ldr	r3, [pc, #220]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006cfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d00:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006d04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d0a:	4a34      	ldr	r2, [pc, #208]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006d0c:	430b      	orrs	r3, r1
 8006d0e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006d10:	e003      	b.n	8006d1a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d16:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006d1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d22:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006d26:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006d30:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006d34:	460b      	mov	r3, r1
 8006d36:	4313      	orrs	r3, r2
 8006d38:	d056      	beq.n	8006de8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8006d3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006d40:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006d44:	d033      	beq.n	8006dae <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8006d46:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006d4a:	d82c      	bhi.n	8006da6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006d4c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006d50:	d02f      	beq.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8006d52:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006d56:	d826      	bhi.n	8006da6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006d58:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006d5c:	d02b      	beq.n	8006db6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8006d5e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006d62:	d820      	bhi.n	8006da6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006d64:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006d68:	d012      	beq.n	8006d90 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8006d6a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006d6e:	d81a      	bhi.n	8006da6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d022      	beq.n	8006dba <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8006d74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d78:	d115      	bne.n	8006da6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006d7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d7e:	3308      	adds	r3, #8
 8006d80:	2101      	movs	r1, #1
 8006d82:	4618      	mov	r0, r3
 8006d84:	f001 fa0e 	bl	80081a4 <RCCEx_PLL2_Config>
 8006d88:	4603      	mov	r3, r0
 8006d8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006d8e:	e015      	b.n	8006dbc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006d90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d94:	3328      	adds	r3, #40	@ 0x28
 8006d96:	2101      	movs	r1, #1
 8006d98:	4618      	mov	r0, r3
 8006d9a:	f001 fab5 	bl	8008308 <RCCEx_PLL3_Config>
 8006d9e:	4603      	mov	r3, r0
 8006da0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006da4:	e00a      	b.n	8006dbc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006da6:	2301      	movs	r3, #1
 8006da8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006dac:	e006      	b.n	8006dbc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006dae:	bf00      	nop
 8006db0:	e004      	b.n	8006dbc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006db2:	bf00      	nop
 8006db4:	e002      	b.n	8006dbc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006db6:	bf00      	nop
 8006db8:	e000      	b.n	8006dbc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006dba:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006dbc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d10d      	bne.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006dc4:	4b05      	ldr	r3, [pc, #20]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006dc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006dc8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006dcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dd0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006dd2:	4a02      	ldr	r2, [pc, #8]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006dd4:	430b      	orrs	r3, r1
 8006dd6:	6513      	str	r3, [r2, #80]	@ 0x50
 8006dd8:	e006      	b.n	8006de8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8006dda:	bf00      	nop
 8006ddc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006de0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006de4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006de8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006df0:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006df4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006df8:	2300      	movs	r3, #0
 8006dfa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006dfe:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8006e02:	460b      	mov	r3, r1
 8006e04:	4313      	orrs	r3, r2
 8006e06:	d055      	beq.n	8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8006e08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e0c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006e10:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006e14:	d033      	beq.n	8006e7e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8006e16:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006e1a:	d82c      	bhi.n	8006e76 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006e1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e20:	d02f      	beq.n	8006e82 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8006e22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e26:	d826      	bhi.n	8006e76 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006e28:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006e2c:	d02b      	beq.n	8006e86 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8006e2e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006e32:	d820      	bhi.n	8006e76 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006e34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006e38:	d012      	beq.n	8006e60 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8006e3a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006e3e:	d81a      	bhi.n	8006e76 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d022      	beq.n	8006e8a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8006e44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e48:	d115      	bne.n	8006e76 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006e4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e4e:	3308      	adds	r3, #8
 8006e50:	2101      	movs	r1, #1
 8006e52:	4618      	mov	r0, r3
 8006e54:	f001 f9a6 	bl	80081a4 <RCCEx_PLL2_Config>
 8006e58:	4603      	mov	r3, r0
 8006e5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006e5e:	e015      	b.n	8006e8c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006e60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e64:	3328      	adds	r3, #40	@ 0x28
 8006e66:	2101      	movs	r1, #1
 8006e68:	4618      	mov	r0, r3
 8006e6a:	f001 fa4d 	bl	8008308 <RCCEx_PLL3_Config>
 8006e6e:	4603      	mov	r3, r0
 8006e70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006e74:	e00a      	b.n	8006e8c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8006e76:	2301      	movs	r3, #1
 8006e78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006e7c:	e006      	b.n	8006e8c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006e7e:	bf00      	nop
 8006e80:	e004      	b.n	8006e8c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006e82:	bf00      	nop
 8006e84:	e002      	b.n	8006e8c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006e86:	bf00      	nop
 8006e88:	e000      	b.n	8006e8c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006e8a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d10b      	bne.n	8006eac <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006e94:	4ba3      	ldr	r3, [pc, #652]	@ (8007124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e98:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006e9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ea0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006ea4:	4a9f      	ldr	r2, [pc, #636]	@ (8007124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006ea6:	430b      	orrs	r3, r1
 8006ea8:	6593      	str	r3, [r2, #88]	@ 0x58
 8006eaa:	e003      	b.n	8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006eac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006eb0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006eb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ebc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006ec0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006eca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006ece:	460b      	mov	r3, r1
 8006ed0:	4313      	orrs	r3, r2
 8006ed2:	d037      	beq.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8006ed4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ed8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006eda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ede:	d00e      	beq.n	8006efe <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8006ee0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ee4:	d816      	bhi.n	8006f14 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d018      	beq.n	8006f1c <HAL_RCCEx_PeriphCLKConfig+0x708>
 8006eea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006eee:	d111      	bne.n	8006f14 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ef0:	4b8c      	ldr	r3, [pc, #560]	@ (8007124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006ef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ef4:	4a8b      	ldr	r2, [pc, #556]	@ (8007124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006ef6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006efa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006efc:	e00f      	b.n	8006f1e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006efe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f02:	3308      	adds	r3, #8
 8006f04:	2101      	movs	r1, #1
 8006f06:	4618      	mov	r0, r3
 8006f08:	f001 f94c 	bl	80081a4 <RCCEx_PLL2_Config>
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006f12:	e004      	b.n	8006f1e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f14:	2301      	movs	r3, #1
 8006f16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006f1a:	e000      	b.n	8006f1e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8006f1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d10a      	bne.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006f26:	4b7f      	ldr	r3, [pc, #508]	@ (8007124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f2a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006f2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f34:	4a7b      	ldr	r2, [pc, #492]	@ (8007124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f36:	430b      	orrs	r3, r1
 8006f38:	6513      	str	r3, [r2, #80]	@ 0x50
 8006f3a:	e003      	b.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f40:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006f44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f4c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006f50:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006f54:	2300      	movs	r3, #0
 8006f56:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006f5a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8006f5e:	460b      	mov	r3, r1
 8006f60:	4313      	orrs	r3, r2
 8006f62:	d039      	beq.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8006f64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f6a:	2b03      	cmp	r3, #3
 8006f6c:	d81c      	bhi.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8006f6e:	a201      	add	r2, pc, #4	@ (adr r2, 8006f74 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8006f70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f74:	08006fb1 	.word	0x08006fb1
 8006f78:	08006f85 	.word	0x08006f85
 8006f7c:	08006f93 	.word	0x08006f93
 8006f80:	08006fb1 	.word	0x08006fb1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f84:	4b67      	ldr	r3, [pc, #412]	@ (8007124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f88:	4a66      	ldr	r2, [pc, #408]	@ (8007124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006f8e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006f90:	e00f      	b.n	8006fb2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006f92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f96:	3308      	adds	r3, #8
 8006f98:	2102      	movs	r1, #2
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	f001 f902 	bl	80081a4 <RCCEx_PLL2_Config>
 8006fa0:	4603      	mov	r3, r0
 8006fa2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006fa6:	e004      	b.n	8006fb2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006fa8:	2301      	movs	r3, #1
 8006faa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006fae:	e000      	b.n	8006fb2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8006fb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006fb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d10a      	bne.n	8006fd0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006fba:	4b5a      	ldr	r3, [pc, #360]	@ (8007124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006fbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fbe:	f023 0103 	bic.w	r1, r3, #3
 8006fc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fc6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006fc8:	4a56      	ldr	r2, [pc, #344]	@ (8007124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006fca:	430b      	orrs	r3, r1
 8006fcc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006fce:	e003      	b.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fd0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006fd4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006fd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fe0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006fe4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006fe8:	2300      	movs	r3, #0
 8006fea:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006fee:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8006ff2:	460b      	mov	r3, r1
 8006ff4:	4313      	orrs	r3, r2
 8006ff6:	f000 809f 	beq.w	8007138 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006ffa:	4b4b      	ldr	r3, [pc, #300]	@ (8007128 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	4a4a      	ldr	r2, [pc, #296]	@ (8007128 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007000:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007004:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007006:	f7fb fa01 	bl	800240c <HAL_GetTick>
 800700a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800700e:	e00b      	b.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007010:	f7fb f9fc 	bl	800240c <HAL_GetTick>
 8007014:	4602      	mov	r2, r0
 8007016:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800701a:	1ad3      	subs	r3, r2, r3
 800701c:	2b64      	cmp	r3, #100	@ 0x64
 800701e:	d903      	bls.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8007020:	2303      	movs	r3, #3
 8007022:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007026:	e005      	b.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007028:	4b3f      	ldr	r3, [pc, #252]	@ (8007128 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007030:	2b00      	cmp	r3, #0
 8007032:	d0ed      	beq.n	8007010 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8007034:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007038:	2b00      	cmp	r3, #0
 800703a:	d179      	bne.n	8007130 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800703c:	4b39      	ldr	r3, [pc, #228]	@ (8007124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800703e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007040:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007044:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007048:	4053      	eors	r3, r2
 800704a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800704e:	2b00      	cmp	r3, #0
 8007050:	d015      	beq.n	800707e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007052:	4b34      	ldr	r3, [pc, #208]	@ (8007124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007054:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007056:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800705a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800705e:	4b31      	ldr	r3, [pc, #196]	@ (8007124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007060:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007062:	4a30      	ldr	r2, [pc, #192]	@ (8007124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007064:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007068:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800706a:	4b2e      	ldr	r3, [pc, #184]	@ (8007124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800706c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800706e:	4a2d      	ldr	r2, [pc, #180]	@ (8007124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007070:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007074:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8007076:	4a2b      	ldr	r2, [pc, #172]	@ (8007124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007078:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800707c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800707e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007082:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007086:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800708a:	d118      	bne.n	80070be <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800708c:	f7fb f9be 	bl	800240c <HAL_GetTick>
 8007090:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007094:	e00d      	b.n	80070b2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007096:	f7fb f9b9 	bl	800240c <HAL_GetTick>
 800709a:	4602      	mov	r2, r0
 800709c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80070a0:	1ad2      	subs	r2, r2, r3
 80070a2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80070a6:	429a      	cmp	r2, r3
 80070a8:	d903      	bls.n	80070b2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80070aa:	2303      	movs	r3, #3
 80070ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80070b0:	e005      	b.n	80070be <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80070b2:	4b1c      	ldr	r3, [pc, #112]	@ (8007124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80070b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070b6:	f003 0302 	and.w	r3, r3, #2
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d0eb      	beq.n	8007096 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80070be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d129      	bne.n	800711a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80070c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070ca:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80070ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80070d6:	d10e      	bne.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80070d8:	4b12      	ldr	r3, [pc, #72]	@ (8007124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80070da:	691b      	ldr	r3, [r3, #16]
 80070dc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80070e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070e4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80070e8:	091a      	lsrs	r2, r3, #4
 80070ea:	4b10      	ldr	r3, [pc, #64]	@ (800712c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80070ec:	4013      	ands	r3, r2
 80070ee:	4a0d      	ldr	r2, [pc, #52]	@ (8007124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80070f0:	430b      	orrs	r3, r1
 80070f2:	6113      	str	r3, [r2, #16]
 80070f4:	e005      	b.n	8007102 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80070f6:	4b0b      	ldr	r3, [pc, #44]	@ (8007124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80070f8:	691b      	ldr	r3, [r3, #16]
 80070fa:	4a0a      	ldr	r2, [pc, #40]	@ (8007124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80070fc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007100:	6113      	str	r3, [r2, #16]
 8007102:	4b08      	ldr	r3, [pc, #32]	@ (8007124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007104:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8007106:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800710a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800710e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007112:	4a04      	ldr	r2, [pc, #16]	@ (8007124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007114:	430b      	orrs	r3, r1
 8007116:	6713      	str	r3, [r2, #112]	@ 0x70
 8007118:	e00e      	b.n	8007138 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800711a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800711e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8007122:	e009      	b.n	8007138 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8007124:	58024400 	.word	0x58024400
 8007128:	58024800 	.word	0x58024800
 800712c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007130:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007134:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007138:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800713c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007140:	f002 0301 	and.w	r3, r2, #1
 8007144:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007148:	2300      	movs	r3, #0
 800714a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800714e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007152:	460b      	mov	r3, r1
 8007154:	4313      	orrs	r3, r2
 8007156:	f000 8089 	beq.w	800726c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800715a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800715e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007160:	2b28      	cmp	r3, #40	@ 0x28
 8007162:	d86b      	bhi.n	800723c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8007164:	a201      	add	r2, pc, #4	@ (adr r2, 800716c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800716a:	bf00      	nop
 800716c:	08007245 	.word	0x08007245
 8007170:	0800723d 	.word	0x0800723d
 8007174:	0800723d 	.word	0x0800723d
 8007178:	0800723d 	.word	0x0800723d
 800717c:	0800723d 	.word	0x0800723d
 8007180:	0800723d 	.word	0x0800723d
 8007184:	0800723d 	.word	0x0800723d
 8007188:	0800723d 	.word	0x0800723d
 800718c:	08007211 	.word	0x08007211
 8007190:	0800723d 	.word	0x0800723d
 8007194:	0800723d 	.word	0x0800723d
 8007198:	0800723d 	.word	0x0800723d
 800719c:	0800723d 	.word	0x0800723d
 80071a0:	0800723d 	.word	0x0800723d
 80071a4:	0800723d 	.word	0x0800723d
 80071a8:	0800723d 	.word	0x0800723d
 80071ac:	08007227 	.word	0x08007227
 80071b0:	0800723d 	.word	0x0800723d
 80071b4:	0800723d 	.word	0x0800723d
 80071b8:	0800723d 	.word	0x0800723d
 80071bc:	0800723d 	.word	0x0800723d
 80071c0:	0800723d 	.word	0x0800723d
 80071c4:	0800723d 	.word	0x0800723d
 80071c8:	0800723d 	.word	0x0800723d
 80071cc:	08007245 	.word	0x08007245
 80071d0:	0800723d 	.word	0x0800723d
 80071d4:	0800723d 	.word	0x0800723d
 80071d8:	0800723d 	.word	0x0800723d
 80071dc:	0800723d 	.word	0x0800723d
 80071e0:	0800723d 	.word	0x0800723d
 80071e4:	0800723d 	.word	0x0800723d
 80071e8:	0800723d 	.word	0x0800723d
 80071ec:	08007245 	.word	0x08007245
 80071f0:	0800723d 	.word	0x0800723d
 80071f4:	0800723d 	.word	0x0800723d
 80071f8:	0800723d 	.word	0x0800723d
 80071fc:	0800723d 	.word	0x0800723d
 8007200:	0800723d 	.word	0x0800723d
 8007204:	0800723d 	.word	0x0800723d
 8007208:	0800723d 	.word	0x0800723d
 800720c:	08007245 	.word	0x08007245
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007210:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007214:	3308      	adds	r3, #8
 8007216:	2101      	movs	r1, #1
 8007218:	4618      	mov	r0, r3
 800721a:	f000 ffc3 	bl	80081a4 <RCCEx_PLL2_Config>
 800721e:	4603      	mov	r3, r0
 8007220:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007224:	e00f      	b.n	8007246 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007226:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800722a:	3328      	adds	r3, #40	@ 0x28
 800722c:	2101      	movs	r1, #1
 800722e:	4618      	mov	r0, r3
 8007230:	f001 f86a 	bl	8008308 <RCCEx_PLL3_Config>
 8007234:	4603      	mov	r3, r0
 8007236:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800723a:	e004      	b.n	8007246 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800723c:	2301      	movs	r3, #1
 800723e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007242:	e000      	b.n	8007246 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8007244:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007246:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800724a:	2b00      	cmp	r3, #0
 800724c:	d10a      	bne.n	8007264 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800724e:	4bbf      	ldr	r3, [pc, #764]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007250:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007252:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8007256:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800725a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800725c:	4abb      	ldr	r2, [pc, #748]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800725e:	430b      	orrs	r3, r1
 8007260:	6553      	str	r3, [r2, #84]	@ 0x54
 8007262:	e003      	b.n	800726c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007264:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007268:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800726c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007274:	f002 0302 	and.w	r3, r2, #2
 8007278:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800727c:	2300      	movs	r3, #0
 800727e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007282:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8007286:	460b      	mov	r3, r1
 8007288:	4313      	orrs	r3, r2
 800728a:	d041      	beq.n	8007310 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800728c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007290:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007292:	2b05      	cmp	r3, #5
 8007294:	d824      	bhi.n	80072e0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8007296:	a201      	add	r2, pc, #4	@ (adr r2, 800729c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8007298:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800729c:	080072e9 	.word	0x080072e9
 80072a0:	080072b5 	.word	0x080072b5
 80072a4:	080072cb 	.word	0x080072cb
 80072a8:	080072e9 	.word	0x080072e9
 80072ac:	080072e9 	.word	0x080072e9
 80072b0:	080072e9 	.word	0x080072e9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80072b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072b8:	3308      	adds	r3, #8
 80072ba:	2101      	movs	r1, #1
 80072bc:	4618      	mov	r0, r3
 80072be:	f000 ff71 	bl	80081a4 <RCCEx_PLL2_Config>
 80072c2:	4603      	mov	r3, r0
 80072c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80072c8:	e00f      	b.n	80072ea <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80072ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072ce:	3328      	adds	r3, #40	@ 0x28
 80072d0:	2101      	movs	r1, #1
 80072d2:	4618      	mov	r0, r3
 80072d4:	f001 f818 	bl	8008308 <RCCEx_PLL3_Config>
 80072d8:	4603      	mov	r3, r0
 80072da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80072de:	e004      	b.n	80072ea <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80072e0:	2301      	movs	r3, #1
 80072e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80072e6:	e000      	b.n	80072ea <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80072e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d10a      	bne.n	8007308 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80072f2:	4b96      	ldr	r3, [pc, #600]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80072f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072f6:	f023 0107 	bic.w	r1, r3, #7
 80072fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072fe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007300:	4a92      	ldr	r2, [pc, #584]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007302:	430b      	orrs	r3, r1
 8007304:	6553      	str	r3, [r2, #84]	@ 0x54
 8007306:	e003      	b.n	8007310 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007308:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800730c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007310:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007318:	f002 0304 	and.w	r3, r2, #4
 800731c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007320:	2300      	movs	r3, #0
 8007322:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007326:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800732a:	460b      	mov	r3, r1
 800732c:	4313      	orrs	r3, r2
 800732e:	d044      	beq.n	80073ba <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007330:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007334:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007338:	2b05      	cmp	r3, #5
 800733a:	d825      	bhi.n	8007388 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800733c:	a201      	add	r2, pc, #4	@ (adr r2, 8007344 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800733e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007342:	bf00      	nop
 8007344:	08007391 	.word	0x08007391
 8007348:	0800735d 	.word	0x0800735d
 800734c:	08007373 	.word	0x08007373
 8007350:	08007391 	.word	0x08007391
 8007354:	08007391 	.word	0x08007391
 8007358:	08007391 	.word	0x08007391
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800735c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007360:	3308      	adds	r3, #8
 8007362:	2101      	movs	r1, #1
 8007364:	4618      	mov	r0, r3
 8007366:	f000 ff1d 	bl	80081a4 <RCCEx_PLL2_Config>
 800736a:	4603      	mov	r3, r0
 800736c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007370:	e00f      	b.n	8007392 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007372:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007376:	3328      	adds	r3, #40	@ 0x28
 8007378:	2101      	movs	r1, #1
 800737a:	4618      	mov	r0, r3
 800737c:	f000 ffc4 	bl	8008308 <RCCEx_PLL3_Config>
 8007380:	4603      	mov	r3, r0
 8007382:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007386:	e004      	b.n	8007392 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007388:	2301      	movs	r3, #1
 800738a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800738e:	e000      	b.n	8007392 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8007390:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007392:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007396:	2b00      	cmp	r3, #0
 8007398:	d10b      	bne.n	80073b2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800739a:	4b6c      	ldr	r3, [pc, #432]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800739c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800739e:	f023 0107 	bic.w	r1, r3, #7
 80073a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80073aa:	4a68      	ldr	r2, [pc, #416]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80073ac:	430b      	orrs	r3, r1
 80073ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80073b0:	e003      	b.n	80073ba <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80073ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073c2:	f002 0320 	and.w	r3, r2, #32
 80073c6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80073ca:	2300      	movs	r3, #0
 80073cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80073d0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80073d4:	460b      	mov	r3, r1
 80073d6:	4313      	orrs	r3, r2
 80073d8:	d055      	beq.n	8007486 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80073da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80073e6:	d033      	beq.n	8007450 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80073e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80073ec:	d82c      	bhi.n	8007448 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80073ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073f2:	d02f      	beq.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80073f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073f8:	d826      	bhi.n	8007448 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80073fa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80073fe:	d02b      	beq.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8007400:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007404:	d820      	bhi.n	8007448 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007406:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800740a:	d012      	beq.n	8007432 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800740c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007410:	d81a      	bhi.n	8007448 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007412:	2b00      	cmp	r3, #0
 8007414:	d022      	beq.n	800745c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8007416:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800741a:	d115      	bne.n	8007448 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800741c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007420:	3308      	adds	r3, #8
 8007422:	2100      	movs	r1, #0
 8007424:	4618      	mov	r0, r3
 8007426:	f000 febd 	bl	80081a4 <RCCEx_PLL2_Config>
 800742a:	4603      	mov	r3, r0
 800742c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007430:	e015      	b.n	800745e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007432:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007436:	3328      	adds	r3, #40	@ 0x28
 8007438:	2102      	movs	r1, #2
 800743a:	4618      	mov	r0, r3
 800743c:	f000 ff64 	bl	8008308 <RCCEx_PLL3_Config>
 8007440:	4603      	mov	r3, r0
 8007442:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007446:	e00a      	b.n	800745e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007448:	2301      	movs	r3, #1
 800744a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800744e:	e006      	b.n	800745e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007450:	bf00      	nop
 8007452:	e004      	b.n	800745e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007454:	bf00      	nop
 8007456:	e002      	b.n	800745e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007458:	bf00      	nop
 800745a:	e000      	b.n	800745e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800745c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800745e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007462:	2b00      	cmp	r3, #0
 8007464:	d10b      	bne.n	800747e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007466:	4b39      	ldr	r3, [pc, #228]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007468:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800746a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800746e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007472:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007476:	4a35      	ldr	r2, [pc, #212]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007478:	430b      	orrs	r3, r1
 800747a:	6553      	str	r3, [r2, #84]	@ 0x54
 800747c:	e003      	b.n	8007486 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800747e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007482:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007486:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800748a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800748e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007492:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007496:	2300      	movs	r3, #0
 8007498:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800749c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80074a0:	460b      	mov	r3, r1
 80074a2:	4313      	orrs	r3, r2
 80074a4:	d058      	beq.n	8007558 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80074a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80074ae:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80074b2:	d033      	beq.n	800751c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80074b4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80074b8:	d82c      	bhi.n	8007514 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80074ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074be:	d02f      	beq.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80074c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074c4:	d826      	bhi.n	8007514 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80074c6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80074ca:	d02b      	beq.n	8007524 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80074cc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80074d0:	d820      	bhi.n	8007514 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80074d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80074d6:	d012      	beq.n	80074fe <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80074d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80074dc:	d81a      	bhi.n	8007514 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d022      	beq.n	8007528 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80074e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80074e6:	d115      	bne.n	8007514 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80074e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074ec:	3308      	adds	r3, #8
 80074ee:	2100      	movs	r1, #0
 80074f0:	4618      	mov	r0, r3
 80074f2:	f000 fe57 	bl	80081a4 <RCCEx_PLL2_Config>
 80074f6:	4603      	mov	r3, r0
 80074f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80074fc:	e015      	b.n	800752a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80074fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007502:	3328      	adds	r3, #40	@ 0x28
 8007504:	2102      	movs	r1, #2
 8007506:	4618      	mov	r0, r3
 8007508:	f000 fefe 	bl	8008308 <RCCEx_PLL3_Config>
 800750c:	4603      	mov	r3, r0
 800750e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007512:	e00a      	b.n	800752a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007514:	2301      	movs	r3, #1
 8007516:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800751a:	e006      	b.n	800752a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800751c:	bf00      	nop
 800751e:	e004      	b.n	800752a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007520:	bf00      	nop
 8007522:	e002      	b.n	800752a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007524:	bf00      	nop
 8007526:	e000      	b.n	800752a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007528:	bf00      	nop
    }

    if (ret == HAL_OK)
 800752a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800752e:	2b00      	cmp	r3, #0
 8007530:	d10e      	bne.n	8007550 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007532:	4b06      	ldr	r3, [pc, #24]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007534:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007536:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800753a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800753e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007542:	4a02      	ldr	r2, [pc, #8]	@ (800754c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007544:	430b      	orrs	r3, r1
 8007546:	6593      	str	r3, [r2, #88]	@ 0x58
 8007548:	e006      	b.n	8007558 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800754a:	bf00      	nop
 800754c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007550:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007554:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007558:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800755c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007560:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007564:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007568:	2300      	movs	r3, #0
 800756a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800756e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007572:	460b      	mov	r3, r1
 8007574:	4313      	orrs	r3, r2
 8007576:	d055      	beq.n	8007624 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007578:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800757c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007580:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007584:	d033      	beq.n	80075ee <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8007586:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800758a:	d82c      	bhi.n	80075e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800758c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007590:	d02f      	beq.n	80075f2 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8007592:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007596:	d826      	bhi.n	80075e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007598:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800759c:	d02b      	beq.n	80075f6 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800759e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80075a2:	d820      	bhi.n	80075e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80075a4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80075a8:	d012      	beq.n	80075d0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80075aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80075ae:	d81a      	bhi.n	80075e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d022      	beq.n	80075fa <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80075b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075b8:	d115      	bne.n	80075e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80075ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075be:	3308      	adds	r3, #8
 80075c0:	2100      	movs	r1, #0
 80075c2:	4618      	mov	r0, r3
 80075c4:	f000 fdee 	bl	80081a4 <RCCEx_PLL2_Config>
 80075c8:	4603      	mov	r3, r0
 80075ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80075ce:	e015      	b.n	80075fc <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80075d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075d4:	3328      	adds	r3, #40	@ 0x28
 80075d6:	2102      	movs	r1, #2
 80075d8:	4618      	mov	r0, r3
 80075da:	f000 fe95 	bl	8008308 <RCCEx_PLL3_Config>
 80075de:	4603      	mov	r3, r0
 80075e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80075e4:	e00a      	b.n	80075fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80075e6:	2301      	movs	r3, #1
 80075e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80075ec:	e006      	b.n	80075fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80075ee:	bf00      	nop
 80075f0:	e004      	b.n	80075fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80075f2:	bf00      	nop
 80075f4:	e002      	b.n	80075fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80075f6:	bf00      	nop
 80075f8:	e000      	b.n	80075fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80075fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80075fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007600:	2b00      	cmp	r3, #0
 8007602:	d10b      	bne.n	800761c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007604:	4ba1      	ldr	r3, [pc, #644]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007606:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007608:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800760c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007610:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007614:	4a9d      	ldr	r2, [pc, #628]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007616:	430b      	orrs	r3, r1
 8007618:	6593      	str	r3, [r2, #88]	@ 0x58
 800761a:	e003      	b.n	8007624 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800761c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007620:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007624:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800762c:	f002 0308 	and.w	r3, r2, #8
 8007630:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007634:	2300      	movs	r3, #0
 8007636:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800763a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800763e:	460b      	mov	r3, r1
 8007640:	4313      	orrs	r3, r2
 8007642:	d01e      	beq.n	8007682 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8007644:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007648:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800764c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007650:	d10c      	bne.n	800766c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007652:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007656:	3328      	adds	r3, #40	@ 0x28
 8007658:	2102      	movs	r1, #2
 800765a:	4618      	mov	r0, r3
 800765c:	f000 fe54 	bl	8008308 <RCCEx_PLL3_Config>
 8007660:	4603      	mov	r3, r0
 8007662:	2b00      	cmp	r3, #0
 8007664:	d002      	beq.n	800766c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8007666:	2301      	movs	r3, #1
 8007668:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800766c:	4b87      	ldr	r3, [pc, #540]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800766e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007670:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007674:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007678:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800767c:	4a83      	ldr	r2, [pc, #524]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800767e:	430b      	orrs	r3, r1
 8007680:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007682:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800768a:	f002 0310 	and.w	r3, r2, #16
 800768e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007692:	2300      	movs	r3, #0
 8007694:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007698:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800769c:	460b      	mov	r3, r1
 800769e:	4313      	orrs	r3, r2
 80076a0:	d01e      	beq.n	80076e0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80076a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80076aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80076ae:	d10c      	bne.n	80076ca <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80076b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076b4:	3328      	adds	r3, #40	@ 0x28
 80076b6:	2102      	movs	r1, #2
 80076b8:	4618      	mov	r0, r3
 80076ba:	f000 fe25 	bl	8008308 <RCCEx_PLL3_Config>
 80076be:	4603      	mov	r3, r0
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d002      	beq.n	80076ca <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80076c4:	2301      	movs	r3, #1
 80076c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80076ca:	4b70      	ldr	r3, [pc, #448]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80076cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076ce:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80076d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80076da:	4a6c      	ldr	r2, [pc, #432]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80076dc:	430b      	orrs	r3, r1
 80076de:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80076e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076e8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80076ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80076f0:	2300      	movs	r3, #0
 80076f2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80076f6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80076fa:	460b      	mov	r3, r1
 80076fc:	4313      	orrs	r3, r2
 80076fe:	d03e      	beq.n	800777e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007700:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007704:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007708:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800770c:	d022      	beq.n	8007754 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800770e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007712:	d81b      	bhi.n	800774c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8007714:	2b00      	cmp	r3, #0
 8007716:	d003      	beq.n	8007720 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8007718:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800771c:	d00b      	beq.n	8007736 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800771e:	e015      	b.n	800774c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007720:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007724:	3308      	adds	r3, #8
 8007726:	2100      	movs	r1, #0
 8007728:	4618      	mov	r0, r3
 800772a:	f000 fd3b 	bl	80081a4 <RCCEx_PLL2_Config>
 800772e:	4603      	mov	r3, r0
 8007730:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007734:	e00f      	b.n	8007756 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007736:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800773a:	3328      	adds	r3, #40	@ 0x28
 800773c:	2102      	movs	r1, #2
 800773e:	4618      	mov	r0, r3
 8007740:	f000 fde2 	bl	8008308 <RCCEx_PLL3_Config>
 8007744:	4603      	mov	r3, r0
 8007746:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800774a:	e004      	b.n	8007756 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800774c:	2301      	movs	r3, #1
 800774e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007752:	e000      	b.n	8007756 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8007754:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007756:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800775a:	2b00      	cmp	r3, #0
 800775c:	d10b      	bne.n	8007776 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800775e:	4b4b      	ldr	r3, [pc, #300]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007760:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007762:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007766:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800776a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800776e:	4a47      	ldr	r2, [pc, #284]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007770:	430b      	orrs	r3, r1
 8007772:	6593      	str	r3, [r2, #88]	@ 0x58
 8007774:	e003      	b.n	800777e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007776:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800777a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800777e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007786:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800778a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800778c:	2300      	movs	r3, #0
 800778e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007790:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007794:	460b      	mov	r3, r1
 8007796:	4313      	orrs	r3, r2
 8007798:	d03b      	beq.n	8007812 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800779a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800779e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077a2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80077a6:	d01f      	beq.n	80077e8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80077a8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80077ac:	d818      	bhi.n	80077e0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80077ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80077b2:	d003      	beq.n	80077bc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80077b4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80077b8:	d007      	beq.n	80077ca <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80077ba:	e011      	b.n	80077e0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80077bc:	4b33      	ldr	r3, [pc, #204]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80077be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077c0:	4a32      	ldr	r2, [pc, #200]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80077c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80077c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80077c8:	e00f      	b.n	80077ea <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80077ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077ce:	3328      	adds	r3, #40	@ 0x28
 80077d0:	2101      	movs	r1, #1
 80077d2:	4618      	mov	r0, r3
 80077d4:	f000 fd98 	bl	8008308 <RCCEx_PLL3_Config>
 80077d8:	4603      	mov	r3, r0
 80077da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80077de:	e004      	b.n	80077ea <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80077e0:	2301      	movs	r3, #1
 80077e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80077e6:	e000      	b.n	80077ea <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80077e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80077ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d10b      	bne.n	800780a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80077f2:	4b26      	ldr	r3, [pc, #152]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80077f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077f6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80077fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007802:	4a22      	ldr	r2, [pc, #136]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007804:	430b      	orrs	r3, r1
 8007806:	6553      	str	r3, [r2, #84]	@ 0x54
 8007808:	e003      	b.n	8007812 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800780a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800780e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007812:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800781a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800781e:	673b      	str	r3, [r7, #112]	@ 0x70
 8007820:	2300      	movs	r3, #0
 8007822:	677b      	str	r3, [r7, #116]	@ 0x74
 8007824:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007828:	460b      	mov	r3, r1
 800782a:	4313      	orrs	r3, r2
 800782c:	d034      	beq.n	8007898 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800782e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007832:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007834:	2b00      	cmp	r3, #0
 8007836:	d003      	beq.n	8007840 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8007838:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800783c:	d007      	beq.n	800784e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800783e:	e011      	b.n	8007864 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007840:	4b12      	ldr	r3, [pc, #72]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007844:	4a11      	ldr	r2, [pc, #68]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007846:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800784a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800784c:	e00e      	b.n	800786c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800784e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007852:	3308      	adds	r3, #8
 8007854:	2102      	movs	r1, #2
 8007856:	4618      	mov	r0, r3
 8007858:	f000 fca4 	bl	80081a4 <RCCEx_PLL2_Config>
 800785c:	4603      	mov	r3, r0
 800785e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007862:	e003      	b.n	800786c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8007864:	2301      	movs	r3, #1
 8007866:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800786a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800786c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007870:	2b00      	cmp	r3, #0
 8007872:	d10d      	bne.n	8007890 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007874:	4b05      	ldr	r3, [pc, #20]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007876:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007878:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800787c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007880:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007882:	4a02      	ldr	r2, [pc, #8]	@ (800788c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007884:	430b      	orrs	r3, r1
 8007886:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007888:	e006      	b.n	8007898 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800788a:	bf00      	nop
 800788c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007890:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007894:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007898:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800789c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078a0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80078a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80078a6:	2300      	movs	r3, #0
 80078a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80078aa:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80078ae:	460b      	mov	r3, r1
 80078b0:	4313      	orrs	r3, r2
 80078b2:	d00c      	beq.n	80078ce <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80078b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078b8:	3328      	adds	r3, #40	@ 0x28
 80078ba:	2102      	movs	r1, #2
 80078bc:	4618      	mov	r0, r3
 80078be:	f000 fd23 	bl	8008308 <RCCEx_PLL3_Config>
 80078c2:	4603      	mov	r3, r0
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d002      	beq.n	80078ce <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80078c8:	2301      	movs	r3, #1
 80078ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80078ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078d6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80078da:	663b      	str	r3, [r7, #96]	@ 0x60
 80078dc:	2300      	movs	r3, #0
 80078de:	667b      	str	r3, [r7, #100]	@ 0x64
 80078e0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80078e4:	460b      	mov	r3, r1
 80078e6:	4313      	orrs	r3, r2
 80078e8:	d038      	beq.n	800795c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80078ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80078f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80078f6:	d018      	beq.n	800792a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80078f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80078fc:	d811      	bhi.n	8007922 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80078fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007902:	d014      	beq.n	800792e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8007904:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007908:	d80b      	bhi.n	8007922 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800790a:	2b00      	cmp	r3, #0
 800790c:	d011      	beq.n	8007932 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800790e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007912:	d106      	bne.n	8007922 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007914:	4bc3      	ldr	r3, [pc, #780]	@ (8007c24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007918:	4ac2      	ldr	r2, [pc, #776]	@ (8007c24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800791a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800791e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8007920:	e008      	b.n	8007934 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007922:	2301      	movs	r3, #1
 8007924:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007928:	e004      	b.n	8007934 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800792a:	bf00      	nop
 800792c:	e002      	b.n	8007934 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800792e:	bf00      	nop
 8007930:	e000      	b.n	8007934 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007932:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007934:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007938:	2b00      	cmp	r3, #0
 800793a:	d10b      	bne.n	8007954 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800793c:	4bb9      	ldr	r3, [pc, #740]	@ (8007c24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800793e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007940:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007944:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007948:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800794c:	4ab5      	ldr	r2, [pc, #724]	@ (8007c24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800794e:	430b      	orrs	r3, r1
 8007950:	6553      	str	r3, [r2, #84]	@ 0x54
 8007952:	e003      	b.n	800795c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007954:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007958:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800795c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007964:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007968:	65bb      	str	r3, [r7, #88]	@ 0x58
 800796a:	2300      	movs	r3, #0
 800796c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800796e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007972:	460b      	mov	r3, r1
 8007974:	4313      	orrs	r3, r2
 8007976:	d009      	beq.n	800798c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007978:	4baa      	ldr	r3, [pc, #680]	@ (8007c24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800797a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800797c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007980:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007984:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007986:	4aa7      	ldr	r2, [pc, #668]	@ (8007c24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007988:	430b      	orrs	r3, r1
 800798a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800798c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007994:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8007998:	653b      	str	r3, [r7, #80]	@ 0x50
 800799a:	2300      	movs	r3, #0
 800799c:	657b      	str	r3, [r7, #84]	@ 0x54
 800799e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80079a2:	460b      	mov	r3, r1
 80079a4:	4313      	orrs	r3, r2
 80079a6:	d00a      	beq.n	80079be <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80079a8:	4b9e      	ldr	r3, [pc, #632]	@ (8007c24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80079aa:	691b      	ldr	r3, [r3, #16]
 80079ac:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80079b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079b4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80079b8:	4a9a      	ldr	r2, [pc, #616]	@ (8007c24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80079ba:	430b      	orrs	r3, r1
 80079bc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80079be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079c6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80079ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80079cc:	2300      	movs	r3, #0
 80079ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80079d0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80079d4:	460b      	mov	r3, r1
 80079d6:	4313      	orrs	r3, r2
 80079d8:	d009      	beq.n	80079ee <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80079da:	4b92      	ldr	r3, [pc, #584]	@ (8007c24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80079dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079de:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80079e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80079e8:	4a8e      	ldr	r2, [pc, #568]	@ (8007c24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80079ea:	430b      	orrs	r3, r1
 80079ec:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80079ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079f6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80079fa:	643b      	str	r3, [r7, #64]	@ 0x40
 80079fc:	2300      	movs	r3, #0
 80079fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a00:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007a04:	460b      	mov	r3, r1
 8007a06:	4313      	orrs	r3, r2
 8007a08:	d00e      	beq.n	8007a28 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007a0a:	4b86      	ldr	r3, [pc, #536]	@ (8007c24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007a0c:	691b      	ldr	r3, [r3, #16]
 8007a0e:	4a85      	ldr	r2, [pc, #532]	@ (8007c24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007a10:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007a14:	6113      	str	r3, [r2, #16]
 8007a16:	4b83      	ldr	r3, [pc, #524]	@ (8007c24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007a18:	6919      	ldr	r1, [r3, #16]
 8007a1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a1e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007a22:	4a80      	ldr	r2, [pc, #512]	@ (8007c24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007a24:	430b      	orrs	r3, r1
 8007a26:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007a28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a30:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8007a34:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007a36:	2300      	movs	r3, #0
 8007a38:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007a3a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007a3e:	460b      	mov	r3, r1
 8007a40:	4313      	orrs	r3, r2
 8007a42:	d009      	beq.n	8007a58 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007a44:	4b77      	ldr	r3, [pc, #476]	@ (8007c24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007a46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a48:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007a4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a52:	4a74      	ldr	r2, [pc, #464]	@ (8007c24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007a54:	430b      	orrs	r3, r1
 8007a56:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007a58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a60:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007a64:	633b      	str	r3, [r7, #48]	@ 0x30
 8007a66:	2300      	movs	r3, #0
 8007a68:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a6a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007a6e:	460b      	mov	r3, r1
 8007a70:	4313      	orrs	r3, r2
 8007a72:	d00a      	beq.n	8007a8a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007a74:	4b6b      	ldr	r3, [pc, #428]	@ (8007c24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007a76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a78:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8007a7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007a84:	4a67      	ldr	r2, [pc, #412]	@ (8007c24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007a86:	430b      	orrs	r3, r1
 8007a88:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8007a8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a92:	2100      	movs	r1, #0
 8007a94:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007a96:	f003 0301 	and.w	r3, r3, #1
 8007a9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007a9c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8007aa0:	460b      	mov	r3, r1
 8007aa2:	4313      	orrs	r3, r2
 8007aa4:	d011      	beq.n	8007aca <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007aa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007aaa:	3308      	adds	r3, #8
 8007aac:	2100      	movs	r1, #0
 8007aae:	4618      	mov	r0, r3
 8007ab0:	f000 fb78 	bl	80081a4 <RCCEx_PLL2_Config>
 8007ab4:	4603      	mov	r3, r0
 8007ab6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007aba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d003      	beq.n	8007aca <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ac2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ac6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8007aca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ad2:	2100      	movs	r1, #0
 8007ad4:	6239      	str	r1, [r7, #32]
 8007ad6:	f003 0302 	and.w	r3, r3, #2
 8007ada:	627b      	str	r3, [r7, #36]	@ 0x24
 8007adc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007ae0:	460b      	mov	r3, r1
 8007ae2:	4313      	orrs	r3, r2
 8007ae4:	d011      	beq.n	8007b0a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007ae6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007aea:	3308      	adds	r3, #8
 8007aec:	2101      	movs	r1, #1
 8007aee:	4618      	mov	r0, r3
 8007af0:	f000 fb58 	bl	80081a4 <RCCEx_PLL2_Config>
 8007af4:	4603      	mov	r3, r0
 8007af6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007afa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d003      	beq.n	8007b0a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8007b0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b12:	2100      	movs	r1, #0
 8007b14:	61b9      	str	r1, [r7, #24]
 8007b16:	f003 0304 	and.w	r3, r3, #4
 8007b1a:	61fb      	str	r3, [r7, #28]
 8007b1c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007b20:	460b      	mov	r3, r1
 8007b22:	4313      	orrs	r3, r2
 8007b24:	d011      	beq.n	8007b4a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007b26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b2a:	3308      	adds	r3, #8
 8007b2c:	2102      	movs	r1, #2
 8007b2e:	4618      	mov	r0, r3
 8007b30:	f000 fb38 	bl	80081a4 <RCCEx_PLL2_Config>
 8007b34:	4603      	mov	r3, r0
 8007b36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007b3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d003      	beq.n	8007b4a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8007b4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b52:	2100      	movs	r1, #0
 8007b54:	6139      	str	r1, [r7, #16]
 8007b56:	f003 0308 	and.w	r3, r3, #8
 8007b5a:	617b      	str	r3, [r7, #20]
 8007b5c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007b60:	460b      	mov	r3, r1
 8007b62:	4313      	orrs	r3, r2
 8007b64:	d011      	beq.n	8007b8a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007b66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b6a:	3328      	adds	r3, #40	@ 0x28
 8007b6c:	2100      	movs	r1, #0
 8007b6e:	4618      	mov	r0, r3
 8007b70:	f000 fbca 	bl	8008308 <RCCEx_PLL3_Config>
 8007b74:	4603      	mov	r3, r0
 8007b76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8007b7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d003      	beq.n	8007b8a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8007b8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b92:	2100      	movs	r1, #0
 8007b94:	60b9      	str	r1, [r7, #8]
 8007b96:	f003 0310 	and.w	r3, r3, #16
 8007b9a:	60fb      	str	r3, [r7, #12]
 8007b9c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007ba0:	460b      	mov	r3, r1
 8007ba2:	4313      	orrs	r3, r2
 8007ba4:	d011      	beq.n	8007bca <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007ba6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007baa:	3328      	adds	r3, #40	@ 0x28
 8007bac:	2101      	movs	r1, #1
 8007bae:	4618      	mov	r0, r3
 8007bb0:	f000 fbaa 	bl	8008308 <RCCEx_PLL3_Config>
 8007bb4:	4603      	mov	r3, r0
 8007bb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007bba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d003      	beq.n	8007bca <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007bc6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8007bca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bd2:	2100      	movs	r1, #0
 8007bd4:	6039      	str	r1, [r7, #0]
 8007bd6:	f003 0320 	and.w	r3, r3, #32
 8007bda:	607b      	str	r3, [r7, #4]
 8007bdc:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007be0:	460b      	mov	r3, r1
 8007be2:	4313      	orrs	r3, r2
 8007be4:	d011      	beq.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007be6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bea:	3328      	adds	r3, #40	@ 0x28
 8007bec:	2102      	movs	r1, #2
 8007bee:	4618      	mov	r0, r3
 8007bf0:	f000 fb8a 	bl	8008308 <RCCEx_PLL3_Config>
 8007bf4:	4603      	mov	r3, r0
 8007bf6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007bfa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d003      	beq.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8007c0a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d101      	bne.n	8007c16 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8007c12:	2300      	movs	r3, #0
 8007c14:	e000      	b.n	8007c18 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8007c16:	2301      	movs	r3, #1
}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007c24:	58024400 	.word	0x58024400

08007c28 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007c2c:	f7fe fd96 	bl	800675c <HAL_RCC_GetHCLKFreq>
 8007c30:	4602      	mov	r2, r0
 8007c32:	4b06      	ldr	r3, [pc, #24]	@ (8007c4c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007c34:	6a1b      	ldr	r3, [r3, #32]
 8007c36:	091b      	lsrs	r3, r3, #4
 8007c38:	f003 0307 	and.w	r3, r3, #7
 8007c3c:	4904      	ldr	r1, [pc, #16]	@ (8007c50 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007c3e:	5ccb      	ldrb	r3, [r1, r3]
 8007c40:	f003 031f 	and.w	r3, r3, #31
 8007c44:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007c48:	4618      	mov	r0, r3
 8007c4a:	bd80      	pop	{r7, pc}
 8007c4c:	58024400 	.word	0x58024400
 8007c50:	0800f2e4 	.word	0x0800f2e4

08007c54 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8007c54:	b480      	push	{r7}
 8007c56:	b089      	sub	sp, #36	@ 0x24
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007c5c:	4ba1      	ldr	r3, [pc, #644]	@ (8007ee4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007c5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c60:	f003 0303 	and.w	r3, r3, #3
 8007c64:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8007c66:	4b9f      	ldr	r3, [pc, #636]	@ (8007ee4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c6a:	0b1b      	lsrs	r3, r3, #12
 8007c6c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007c70:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007c72:	4b9c      	ldr	r3, [pc, #624]	@ (8007ee4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007c74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c76:	091b      	lsrs	r3, r3, #4
 8007c78:	f003 0301 	and.w	r3, r3, #1
 8007c7c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8007c7e:	4b99      	ldr	r3, [pc, #612]	@ (8007ee4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007c80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c82:	08db      	lsrs	r3, r3, #3
 8007c84:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007c88:	693a      	ldr	r2, [r7, #16]
 8007c8a:	fb02 f303 	mul.w	r3, r2, r3
 8007c8e:	ee07 3a90 	vmov	s15, r3
 8007c92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c96:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007c9a:	697b      	ldr	r3, [r7, #20]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	f000 8111 	beq.w	8007ec4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007ca2:	69bb      	ldr	r3, [r7, #24]
 8007ca4:	2b02      	cmp	r3, #2
 8007ca6:	f000 8083 	beq.w	8007db0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8007caa:	69bb      	ldr	r3, [r7, #24]
 8007cac:	2b02      	cmp	r3, #2
 8007cae:	f200 80a1 	bhi.w	8007df4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007cb2:	69bb      	ldr	r3, [r7, #24]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d003      	beq.n	8007cc0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007cb8:	69bb      	ldr	r3, [r7, #24]
 8007cba:	2b01      	cmp	r3, #1
 8007cbc:	d056      	beq.n	8007d6c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8007cbe:	e099      	b.n	8007df4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007cc0:	4b88      	ldr	r3, [pc, #544]	@ (8007ee4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	f003 0320 	and.w	r3, r3, #32
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d02d      	beq.n	8007d28 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007ccc:	4b85      	ldr	r3, [pc, #532]	@ (8007ee4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	08db      	lsrs	r3, r3, #3
 8007cd2:	f003 0303 	and.w	r3, r3, #3
 8007cd6:	4a84      	ldr	r2, [pc, #528]	@ (8007ee8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007cd8:	fa22 f303 	lsr.w	r3, r2, r3
 8007cdc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007cde:	68bb      	ldr	r3, [r7, #8]
 8007ce0:	ee07 3a90 	vmov	s15, r3
 8007ce4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ce8:	697b      	ldr	r3, [r7, #20]
 8007cea:	ee07 3a90 	vmov	s15, r3
 8007cee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cf2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007cf6:	4b7b      	ldr	r3, [pc, #492]	@ (8007ee4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007cf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cfe:	ee07 3a90 	vmov	s15, r3
 8007d02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d06:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d0a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007eec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007d0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d22:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007d26:	e087      	b.n	8007e38 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007d28:	697b      	ldr	r3, [r7, #20]
 8007d2a:	ee07 3a90 	vmov	s15, r3
 8007d2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d32:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007ef0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007d36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d3a:	4b6a      	ldr	r3, [pc, #424]	@ (8007ee4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d42:	ee07 3a90 	vmov	s15, r3
 8007d46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d4a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d4e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007eec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007d52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d66:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007d6a:	e065      	b.n	8007e38 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007d6c:	697b      	ldr	r3, [r7, #20]
 8007d6e:	ee07 3a90 	vmov	s15, r3
 8007d72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d76:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007ef4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007d7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d7e:	4b59      	ldr	r3, [pc, #356]	@ (8007ee4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d86:	ee07 3a90 	vmov	s15, r3
 8007d8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d8e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d92:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007eec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007d96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007da2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007da6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007daa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007dae:	e043      	b.n	8007e38 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007db0:	697b      	ldr	r3, [r7, #20]
 8007db2:	ee07 3a90 	vmov	s15, r3
 8007db6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dba:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007ef8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8007dbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007dc2:	4b48      	ldr	r3, [pc, #288]	@ (8007ee4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007dc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dca:	ee07 3a90 	vmov	s15, r3
 8007dce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007dd2:	ed97 6a03 	vldr	s12, [r7, #12]
 8007dd6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007eec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007dda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007dde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007de2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007de6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007dea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007dee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007df2:	e021      	b.n	8007e38 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007df4:	697b      	ldr	r3, [r7, #20]
 8007df6:	ee07 3a90 	vmov	s15, r3
 8007dfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dfe:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007ef4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007e02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e06:	4b37      	ldr	r3, [pc, #220]	@ (8007ee4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007e08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e0e:	ee07 3a90 	vmov	s15, r3
 8007e12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e16:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e1a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007eec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007e1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e32:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007e36:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8007e38:	4b2a      	ldr	r3, [pc, #168]	@ (8007ee4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007e3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e3c:	0a5b      	lsrs	r3, r3, #9
 8007e3e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e42:	ee07 3a90 	vmov	s15, r3
 8007e46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e4a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007e4e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007e52:	edd7 6a07 	vldr	s13, [r7, #28]
 8007e56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007e5e:	ee17 2a90 	vmov	r2, s15
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8007e66:	4b1f      	ldr	r3, [pc, #124]	@ (8007ee4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007e68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e6a:	0c1b      	lsrs	r3, r3, #16
 8007e6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e70:	ee07 3a90 	vmov	s15, r3
 8007e74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e78:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007e7c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007e80:	edd7 6a07 	vldr	s13, [r7, #28]
 8007e84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007e8c:	ee17 2a90 	vmov	r2, s15
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8007e94:	4b13      	ldr	r3, [pc, #76]	@ (8007ee4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007e96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e98:	0e1b      	lsrs	r3, r3, #24
 8007e9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e9e:	ee07 3a90 	vmov	s15, r3
 8007ea2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ea6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007eaa:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007eae:	edd7 6a07 	vldr	s13, [r7, #28]
 8007eb2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007eb6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007eba:	ee17 2a90 	vmov	r2, s15
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007ec2:	e008      	b.n	8007ed6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2200      	movs	r2, #0
 8007ece:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	609a      	str	r2, [r3, #8]
}
 8007ed6:	bf00      	nop
 8007ed8:	3724      	adds	r7, #36	@ 0x24
 8007eda:	46bd      	mov	sp, r7
 8007edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee0:	4770      	bx	lr
 8007ee2:	bf00      	nop
 8007ee4:	58024400 	.word	0x58024400
 8007ee8:	03d09000 	.word	0x03d09000
 8007eec:	46000000 	.word	0x46000000
 8007ef0:	4c742400 	.word	0x4c742400
 8007ef4:	4a742400 	.word	0x4a742400
 8007ef8:	4bbebc20 	.word	0x4bbebc20

08007efc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007efc:	b480      	push	{r7}
 8007efe:	b089      	sub	sp, #36	@ 0x24
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007f04:	4ba1      	ldr	r3, [pc, #644]	@ (800818c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f08:	f003 0303 	and.w	r3, r3, #3
 8007f0c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8007f0e:	4b9f      	ldr	r3, [pc, #636]	@ (800818c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f12:	0d1b      	lsrs	r3, r3, #20
 8007f14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007f18:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007f1a:	4b9c      	ldr	r3, [pc, #624]	@ (800818c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f1e:	0a1b      	lsrs	r3, r3, #8
 8007f20:	f003 0301 	and.w	r3, r3, #1
 8007f24:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007f26:	4b99      	ldr	r3, [pc, #612]	@ (800818c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f2a:	08db      	lsrs	r3, r3, #3
 8007f2c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007f30:	693a      	ldr	r2, [r7, #16]
 8007f32:	fb02 f303 	mul.w	r3, r2, r3
 8007f36:	ee07 3a90 	vmov	s15, r3
 8007f3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f3e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007f42:	697b      	ldr	r3, [r7, #20]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	f000 8111 	beq.w	800816c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007f4a:	69bb      	ldr	r3, [r7, #24]
 8007f4c:	2b02      	cmp	r3, #2
 8007f4e:	f000 8083 	beq.w	8008058 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007f52:	69bb      	ldr	r3, [r7, #24]
 8007f54:	2b02      	cmp	r3, #2
 8007f56:	f200 80a1 	bhi.w	800809c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007f5a:	69bb      	ldr	r3, [r7, #24]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d003      	beq.n	8007f68 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007f60:	69bb      	ldr	r3, [r7, #24]
 8007f62:	2b01      	cmp	r3, #1
 8007f64:	d056      	beq.n	8008014 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007f66:	e099      	b.n	800809c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007f68:	4b88      	ldr	r3, [pc, #544]	@ (800818c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	f003 0320 	and.w	r3, r3, #32
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d02d      	beq.n	8007fd0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007f74:	4b85      	ldr	r3, [pc, #532]	@ (800818c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	08db      	lsrs	r3, r3, #3
 8007f7a:	f003 0303 	and.w	r3, r3, #3
 8007f7e:	4a84      	ldr	r2, [pc, #528]	@ (8008190 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007f80:	fa22 f303 	lsr.w	r3, r2, r3
 8007f84:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007f86:	68bb      	ldr	r3, [r7, #8]
 8007f88:	ee07 3a90 	vmov	s15, r3
 8007f8c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f90:	697b      	ldr	r3, [r7, #20]
 8007f92:	ee07 3a90 	vmov	s15, r3
 8007f96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f9e:	4b7b      	ldr	r3, [pc, #492]	@ (800818c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fa6:	ee07 3a90 	vmov	s15, r3
 8007faa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007fae:	ed97 6a03 	vldr	s12, [r7, #12]
 8007fb2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008194 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007fb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007fba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007fbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007fc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007fc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007fca:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007fce:	e087      	b.n	80080e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007fd0:	697b      	ldr	r3, [r7, #20]
 8007fd2:	ee07 3a90 	vmov	s15, r3
 8007fd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fda:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008198 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007fde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007fe2:	4b6a      	ldr	r3, [pc, #424]	@ (800818c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fe6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fea:	ee07 3a90 	vmov	s15, r3
 8007fee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ff2:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ff6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008194 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007ffa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ffe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008002:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008006:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800800a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800800e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008012:	e065      	b.n	80080e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008014:	697b      	ldr	r3, [r7, #20]
 8008016:	ee07 3a90 	vmov	s15, r3
 800801a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800801e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800819c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008022:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008026:	4b59      	ldr	r3, [pc, #356]	@ (800818c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800802a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800802e:	ee07 3a90 	vmov	s15, r3
 8008032:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008036:	ed97 6a03 	vldr	s12, [r7, #12]
 800803a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008194 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800803e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008042:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008046:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800804a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800804e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008052:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008056:	e043      	b.n	80080e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008058:	697b      	ldr	r3, [r7, #20]
 800805a:	ee07 3a90 	vmov	s15, r3
 800805e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008062:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80081a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8008066:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800806a:	4b48      	ldr	r3, [pc, #288]	@ (800818c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800806c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800806e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008072:	ee07 3a90 	vmov	s15, r3
 8008076:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800807a:	ed97 6a03 	vldr	s12, [r7, #12]
 800807e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008194 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008082:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008086:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800808a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800808e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008092:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008096:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800809a:	e021      	b.n	80080e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800809c:	697b      	ldr	r3, [r7, #20]
 800809e:	ee07 3a90 	vmov	s15, r3
 80080a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080a6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800819c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80080aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80080ae:	4b37      	ldr	r3, [pc, #220]	@ (800818c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80080b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080b6:	ee07 3a90 	vmov	s15, r3
 80080ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80080be:	ed97 6a03 	vldr	s12, [r7, #12]
 80080c2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008194 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80080c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80080ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80080ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80080d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80080d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80080da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80080de:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80080e0:	4b2a      	ldr	r3, [pc, #168]	@ (800818c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80080e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080e4:	0a5b      	lsrs	r3, r3, #9
 80080e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80080ea:	ee07 3a90 	vmov	s15, r3
 80080ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080f2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80080f6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80080fa:	edd7 6a07 	vldr	s13, [r7, #28]
 80080fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008102:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008106:	ee17 2a90 	vmov	r2, s15
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800810e:	4b1f      	ldr	r3, [pc, #124]	@ (800818c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008112:	0c1b      	lsrs	r3, r3, #16
 8008114:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008118:	ee07 3a90 	vmov	s15, r3
 800811c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008120:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008124:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008128:	edd7 6a07 	vldr	s13, [r7, #28]
 800812c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008130:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008134:	ee17 2a90 	vmov	r2, s15
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800813c:	4b13      	ldr	r3, [pc, #76]	@ (800818c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800813e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008140:	0e1b      	lsrs	r3, r3, #24
 8008142:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008146:	ee07 3a90 	vmov	s15, r3
 800814a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800814e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008152:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008156:	edd7 6a07 	vldr	s13, [r7, #28]
 800815a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800815e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008162:	ee17 2a90 	vmov	r2, s15
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800816a:	e008      	b.n	800817e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2200      	movs	r2, #0
 8008170:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	2200      	movs	r2, #0
 8008176:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2200      	movs	r2, #0
 800817c:	609a      	str	r2, [r3, #8]
}
 800817e:	bf00      	nop
 8008180:	3724      	adds	r7, #36	@ 0x24
 8008182:	46bd      	mov	sp, r7
 8008184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008188:	4770      	bx	lr
 800818a:	bf00      	nop
 800818c:	58024400 	.word	0x58024400
 8008190:	03d09000 	.word	0x03d09000
 8008194:	46000000 	.word	0x46000000
 8008198:	4c742400 	.word	0x4c742400
 800819c:	4a742400 	.word	0x4a742400
 80081a0:	4bbebc20 	.word	0x4bbebc20

080081a4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80081a4:	b580      	push	{r7, lr}
 80081a6:	b084      	sub	sp, #16
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	6078      	str	r0, [r7, #4]
 80081ac:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80081ae:	2300      	movs	r3, #0
 80081b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80081b2:	4b53      	ldr	r3, [pc, #332]	@ (8008300 <RCCEx_PLL2_Config+0x15c>)
 80081b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081b6:	f003 0303 	and.w	r3, r3, #3
 80081ba:	2b03      	cmp	r3, #3
 80081bc:	d101      	bne.n	80081c2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80081be:	2301      	movs	r3, #1
 80081c0:	e099      	b.n	80082f6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80081c2:	4b4f      	ldr	r3, [pc, #316]	@ (8008300 <RCCEx_PLL2_Config+0x15c>)
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	4a4e      	ldr	r2, [pc, #312]	@ (8008300 <RCCEx_PLL2_Config+0x15c>)
 80081c8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80081cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80081ce:	f7fa f91d 	bl	800240c <HAL_GetTick>
 80081d2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80081d4:	e008      	b.n	80081e8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80081d6:	f7fa f919 	bl	800240c <HAL_GetTick>
 80081da:	4602      	mov	r2, r0
 80081dc:	68bb      	ldr	r3, [r7, #8]
 80081de:	1ad3      	subs	r3, r2, r3
 80081e0:	2b02      	cmp	r3, #2
 80081e2:	d901      	bls.n	80081e8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80081e4:	2303      	movs	r3, #3
 80081e6:	e086      	b.n	80082f6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80081e8:	4b45      	ldr	r3, [pc, #276]	@ (8008300 <RCCEx_PLL2_Config+0x15c>)
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d1f0      	bne.n	80081d6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80081f4:	4b42      	ldr	r3, [pc, #264]	@ (8008300 <RCCEx_PLL2_Config+0x15c>)
 80081f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081f8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	031b      	lsls	r3, r3, #12
 8008202:	493f      	ldr	r1, [pc, #252]	@ (8008300 <RCCEx_PLL2_Config+0x15c>)
 8008204:	4313      	orrs	r3, r2
 8008206:	628b      	str	r3, [r1, #40]	@ 0x28
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	685b      	ldr	r3, [r3, #4]
 800820c:	3b01      	subs	r3, #1
 800820e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	689b      	ldr	r3, [r3, #8]
 8008216:	3b01      	subs	r3, #1
 8008218:	025b      	lsls	r3, r3, #9
 800821a:	b29b      	uxth	r3, r3
 800821c:	431a      	orrs	r2, r3
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	68db      	ldr	r3, [r3, #12]
 8008222:	3b01      	subs	r3, #1
 8008224:	041b      	lsls	r3, r3, #16
 8008226:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800822a:	431a      	orrs	r2, r3
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	691b      	ldr	r3, [r3, #16]
 8008230:	3b01      	subs	r3, #1
 8008232:	061b      	lsls	r3, r3, #24
 8008234:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008238:	4931      	ldr	r1, [pc, #196]	@ (8008300 <RCCEx_PLL2_Config+0x15c>)
 800823a:	4313      	orrs	r3, r2
 800823c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800823e:	4b30      	ldr	r3, [pc, #192]	@ (8008300 <RCCEx_PLL2_Config+0x15c>)
 8008240:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008242:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	695b      	ldr	r3, [r3, #20]
 800824a:	492d      	ldr	r1, [pc, #180]	@ (8008300 <RCCEx_PLL2_Config+0x15c>)
 800824c:	4313      	orrs	r3, r2
 800824e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008250:	4b2b      	ldr	r3, [pc, #172]	@ (8008300 <RCCEx_PLL2_Config+0x15c>)
 8008252:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008254:	f023 0220 	bic.w	r2, r3, #32
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	699b      	ldr	r3, [r3, #24]
 800825c:	4928      	ldr	r1, [pc, #160]	@ (8008300 <RCCEx_PLL2_Config+0x15c>)
 800825e:	4313      	orrs	r3, r2
 8008260:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008262:	4b27      	ldr	r3, [pc, #156]	@ (8008300 <RCCEx_PLL2_Config+0x15c>)
 8008264:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008266:	4a26      	ldr	r2, [pc, #152]	@ (8008300 <RCCEx_PLL2_Config+0x15c>)
 8008268:	f023 0310 	bic.w	r3, r3, #16
 800826c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800826e:	4b24      	ldr	r3, [pc, #144]	@ (8008300 <RCCEx_PLL2_Config+0x15c>)
 8008270:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008272:	4b24      	ldr	r3, [pc, #144]	@ (8008304 <RCCEx_PLL2_Config+0x160>)
 8008274:	4013      	ands	r3, r2
 8008276:	687a      	ldr	r2, [r7, #4]
 8008278:	69d2      	ldr	r2, [r2, #28]
 800827a:	00d2      	lsls	r2, r2, #3
 800827c:	4920      	ldr	r1, [pc, #128]	@ (8008300 <RCCEx_PLL2_Config+0x15c>)
 800827e:	4313      	orrs	r3, r2
 8008280:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008282:	4b1f      	ldr	r3, [pc, #124]	@ (8008300 <RCCEx_PLL2_Config+0x15c>)
 8008284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008286:	4a1e      	ldr	r2, [pc, #120]	@ (8008300 <RCCEx_PLL2_Config+0x15c>)
 8008288:	f043 0310 	orr.w	r3, r3, #16
 800828c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	2b00      	cmp	r3, #0
 8008292:	d106      	bne.n	80082a2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008294:	4b1a      	ldr	r3, [pc, #104]	@ (8008300 <RCCEx_PLL2_Config+0x15c>)
 8008296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008298:	4a19      	ldr	r2, [pc, #100]	@ (8008300 <RCCEx_PLL2_Config+0x15c>)
 800829a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800829e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80082a0:	e00f      	b.n	80082c2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80082a2:	683b      	ldr	r3, [r7, #0]
 80082a4:	2b01      	cmp	r3, #1
 80082a6:	d106      	bne.n	80082b6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80082a8:	4b15      	ldr	r3, [pc, #84]	@ (8008300 <RCCEx_PLL2_Config+0x15c>)
 80082aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082ac:	4a14      	ldr	r2, [pc, #80]	@ (8008300 <RCCEx_PLL2_Config+0x15c>)
 80082ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80082b2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80082b4:	e005      	b.n	80082c2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80082b6:	4b12      	ldr	r3, [pc, #72]	@ (8008300 <RCCEx_PLL2_Config+0x15c>)
 80082b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082ba:	4a11      	ldr	r2, [pc, #68]	@ (8008300 <RCCEx_PLL2_Config+0x15c>)
 80082bc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80082c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80082c2:	4b0f      	ldr	r3, [pc, #60]	@ (8008300 <RCCEx_PLL2_Config+0x15c>)
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	4a0e      	ldr	r2, [pc, #56]	@ (8008300 <RCCEx_PLL2_Config+0x15c>)
 80082c8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80082cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80082ce:	f7fa f89d 	bl	800240c <HAL_GetTick>
 80082d2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80082d4:	e008      	b.n	80082e8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80082d6:	f7fa f899 	bl	800240c <HAL_GetTick>
 80082da:	4602      	mov	r2, r0
 80082dc:	68bb      	ldr	r3, [r7, #8]
 80082de:	1ad3      	subs	r3, r2, r3
 80082e0:	2b02      	cmp	r3, #2
 80082e2:	d901      	bls.n	80082e8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80082e4:	2303      	movs	r3, #3
 80082e6:	e006      	b.n	80082f6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80082e8:	4b05      	ldr	r3, [pc, #20]	@ (8008300 <RCCEx_PLL2_Config+0x15c>)
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d0f0      	beq.n	80082d6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80082f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80082f6:	4618      	mov	r0, r3
 80082f8:	3710      	adds	r7, #16
 80082fa:	46bd      	mov	sp, r7
 80082fc:	bd80      	pop	{r7, pc}
 80082fe:	bf00      	nop
 8008300:	58024400 	.word	0x58024400
 8008304:	ffff0007 	.word	0xffff0007

08008308 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008308:	b580      	push	{r7, lr}
 800830a:	b084      	sub	sp, #16
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
 8008310:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008312:	2300      	movs	r3, #0
 8008314:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008316:	4b53      	ldr	r3, [pc, #332]	@ (8008464 <RCCEx_PLL3_Config+0x15c>)
 8008318:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800831a:	f003 0303 	and.w	r3, r3, #3
 800831e:	2b03      	cmp	r3, #3
 8008320:	d101      	bne.n	8008326 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008322:	2301      	movs	r3, #1
 8008324:	e099      	b.n	800845a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008326:	4b4f      	ldr	r3, [pc, #316]	@ (8008464 <RCCEx_PLL3_Config+0x15c>)
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	4a4e      	ldr	r2, [pc, #312]	@ (8008464 <RCCEx_PLL3_Config+0x15c>)
 800832c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008330:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008332:	f7fa f86b 	bl	800240c <HAL_GetTick>
 8008336:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008338:	e008      	b.n	800834c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800833a:	f7fa f867 	bl	800240c <HAL_GetTick>
 800833e:	4602      	mov	r2, r0
 8008340:	68bb      	ldr	r3, [r7, #8]
 8008342:	1ad3      	subs	r3, r2, r3
 8008344:	2b02      	cmp	r3, #2
 8008346:	d901      	bls.n	800834c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008348:	2303      	movs	r3, #3
 800834a:	e086      	b.n	800845a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800834c:	4b45      	ldr	r3, [pc, #276]	@ (8008464 <RCCEx_PLL3_Config+0x15c>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008354:	2b00      	cmp	r3, #0
 8008356:	d1f0      	bne.n	800833a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008358:	4b42      	ldr	r3, [pc, #264]	@ (8008464 <RCCEx_PLL3_Config+0x15c>)
 800835a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800835c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	051b      	lsls	r3, r3, #20
 8008366:	493f      	ldr	r1, [pc, #252]	@ (8008464 <RCCEx_PLL3_Config+0x15c>)
 8008368:	4313      	orrs	r3, r2
 800836a:	628b      	str	r3, [r1, #40]	@ 0x28
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	685b      	ldr	r3, [r3, #4]
 8008370:	3b01      	subs	r3, #1
 8008372:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	689b      	ldr	r3, [r3, #8]
 800837a:	3b01      	subs	r3, #1
 800837c:	025b      	lsls	r3, r3, #9
 800837e:	b29b      	uxth	r3, r3
 8008380:	431a      	orrs	r2, r3
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	68db      	ldr	r3, [r3, #12]
 8008386:	3b01      	subs	r3, #1
 8008388:	041b      	lsls	r3, r3, #16
 800838a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800838e:	431a      	orrs	r2, r3
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	691b      	ldr	r3, [r3, #16]
 8008394:	3b01      	subs	r3, #1
 8008396:	061b      	lsls	r3, r3, #24
 8008398:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800839c:	4931      	ldr	r1, [pc, #196]	@ (8008464 <RCCEx_PLL3_Config+0x15c>)
 800839e:	4313      	orrs	r3, r2
 80083a0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80083a2:	4b30      	ldr	r3, [pc, #192]	@ (8008464 <RCCEx_PLL3_Config+0x15c>)
 80083a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083a6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	695b      	ldr	r3, [r3, #20]
 80083ae:	492d      	ldr	r1, [pc, #180]	@ (8008464 <RCCEx_PLL3_Config+0x15c>)
 80083b0:	4313      	orrs	r3, r2
 80083b2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80083b4:	4b2b      	ldr	r3, [pc, #172]	@ (8008464 <RCCEx_PLL3_Config+0x15c>)
 80083b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083b8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	699b      	ldr	r3, [r3, #24]
 80083c0:	4928      	ldr	r1, [pc, #160]	@ (8008464 <RCCEx_PLL3_Config+0x15c>)
 80083c2:	4313      	orrs	r3, r2
 80083c4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80083c6:	4b27      	ldr	r3, [pc, #156]	@ (8008464 <RCCEx_PLL3_Config+0x15c>)
 80083c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083ca:	4a26      	ldr	r2, [pc, #152]	@ (8008464 <RCCEx_PLL3_Config+0x15c>)
 80083cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80083d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80083d2:	4b24      	ldr	r3, [pc, #144]	@ (8008464 <RCCEx_PLL3_Config+0x15c>)
 80083d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80083d6:	4b24      	ldr	r3, [pc, #144]	@ (8008468 <RCCEx_PLL3_Config+0x160>)
 80083d8:	4013      	ands	r3, r2
 80083da:	687a      	ldr	r2, [r7, #4]
 80083dc:	69d2      	ldr	r2, [r2, #28]
 80083de:	00d2      	lsls	r2, r2, #3
 80083e0:	4920      	ldr	r1, [pc, #128]	@ (8008464 <RCCEx_PLL3_Config+0x15c>)
 80083e2:	4313      	orrs	r3, r2
 80083e4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80083e6:	4b1f      	ldr	r3, [pc, #124]	@ (8008464 <RCCEx_PLL3_Config+0x15c>)
 80083e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083ea:	4a1e      	ldr	r2, [pc, #120]	@ (8008464 <RCCEx_PLL3_Config+0x15c>)
 80083ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80083f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80083f2:	683b      	ldr	r3, [r7, #0]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d106      	bne.n	8008406 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80083f8:	4b1a      	ldr	r3, [pc, #104]	@ (8008464 <RCCEx_PLL3_Config+0x15c>)
 80083fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083fc:	4a19      	ldr	r2, [pc, #100]	@ (8008464 <RCCEx_PLL3_Config+0x15c>)
 80083fe:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008402:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008404:	e00f      	b.n	8008426 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	2b01      	cmp	r3, #1
 800840a:	d106      	bne.n	800841a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800840c:	4b15      	ldr	r3, [pc, #84]	@ (8008464 <RCCEx_PLL3_Config+0x15c>)
 800840e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008410:	4a14      	ldr	r2, [pc, #80]	@ (8008464 <RCCEx_PLL3_Config+0x15c>)
 8008412:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008416:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008418:	e005      	b.n	8008426 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800841a:	4b12      	ldr	r3, [pc, #72]	@ (8008464 <RCCEx_PLL3_Config+0x15c>)
 800841c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800841e:	4a11      	ldr	r2, [pc, #68]	@ (8008464 <RCCEx_PLL3_Config+0x15c>)
 8008420:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008424:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008426:	4b0f      	ldr	r3, [pc, #60]	@ (8008464 <RCCEx_PLL3_Config+0x15c>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	4a0e      	ldr	r2, [pc, #56]	@ (8008464 <RCCEx_PLL3_Config+0x15c>)
 800842c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008430:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008432:	f7f9 ffeb 	bl	800240c <HAL_GetTick>
 8008436:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008438:	e008      	b.n	800844c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800843a:	f7f9 ffe7 	bl	800240c <HAL_GetTick>
 800843e:	4602      	mov	r2, r0
 8008440:	68bb      	ldr	r3, [r7, #8]
 8008442:	1ad3      	subs	r3, r2, r3
 8008444:	2b02      	cmp	r3, #2
 8008446:	d901      	bls.n	800844c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008448:	2303      	movs	r3, #3
 800844a:	e006      	b.n	800845a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800844c:	4b05      	ldr	r3, [pc, #20]	@ (8008464 <RCCEx_PLL3_Config+0x15c>)
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008454:	2b00      	cmp	r3, #0
 8008456:	d0f0      	beq.n	800843a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008458:	7bfb      	ldrb	r3, [r7, #15]
}
 800845a:	4618      	mov	r0, r3
 800845c:	3710      	adds	r7, #16
 800845e:	46bd      	mov	sp, r7
 8008460:	bd80      	pop	{r7, pc}
 8008462:	bf00      	nop
 8008464:	58024400 	.word	0x58024400
 8008468:	ffff0007 	.word	0xffff0007

0800846c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800846c:	b580      	push	{r7, lr}
 800846e:	b082      	sub	sp, #8
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d101      	bne.n	800847e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800847a:	2301      	movs	r3, #1
 800847c:	e042      	b.n	8008504 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008484:	2b00      	cmp	r3, #0
 8008486:	d106      	bne.n	8008496 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2200      	movs	r2, #0
 800848c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008490:	6878      	ldr	r0, [r7, #4]
 8008492:	f7f9 fda9 	bl	8001fe8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2224      	movs	r2, #36	@ 0x24
 800849a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	681a      	ldr	r2, [r3, #0]
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	f022 0201 	bic.w	r2, r2, #1
 80084ac:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d002      	beq.n	80084bc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80084b6:	6878      	ldr	r0, [r7, #4]
 80084b8:	f001 fa74 	bl	80099a4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80084bc:	6878      	ldr	r0, [r7, #4]
 80084be:	f000 fd09 	bl	8008ed4 <UART_SetConfig>
 80084c2:	4603      	mov	r3, r0
 80084c4:	2b01      	cmp	r3, #1
 80084c6:	d101      	bne.n	80084cc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80084c8:	2301      	movs	r3, #1
 80084ca:	e01b      	b.n	8008504 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	685a      	ldr	r2, [r3, #4]
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80084da:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	689a      	ldr	r2, [r3, #8]
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80084ea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	681a      	ldr	r2, [r3, #0]
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f042 0201 	orr.w	r2, r2, #1
 80084fa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80084fc:	6878      	ldr	r0, [r7, #4]
 80084fe:	f001 faf3 	bl	8009ae8 <UART_CheckIdleState>
 8008502:	4603      	mov	r3, r0
}
 8008504:	4618      	mov	r0, r3
 8008506:	3708      	adds	r7, #8
 8008508:	46bd      	mov	sp, r7
 800850a:	bd80      	pop	{r7, pc}

0800850c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800850c:	b580      	push	{r7, lr}
 800850e:	b08a      	sub	sp, #40	@ 0x28
 8008510:	af02      	add	r7, sp, #8
 8008512:	60f8      	str	r0, [r7, #12]
 8008514:	60b9      	str	r1, [r7, #8]
 8008516:	603b      	str	r3, [r7, #0]
 8008518:	4613      	mov	r3, r2
 800851a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008522:	2b20      	cmp	r3, #32
 8008524:	d17b      	bne.n	800861e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008526:	68bb      	ldr	r3, [r7, #8]
 8008528:	2b00      	cmp	r3, #0
 800852a:	d002      	beq.n	8008532 <HAL_UART_Transmit+0x26>
 800852c:	88fb      	ldrh	r3, [r7, #6]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d101      	bne.n	8008536 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008532:	2301      	movs	r3, #1
 8008534:	e074      	b.n	8008620 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	2200      	movs	r2, #0
 800853a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	2221      	movs	r2, #33	@ 0x21
 8008542:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008546:	f7f9 ff61 	bl	800240c <HAL_GetTick>
 800854a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	88fa      	ldrh	r2, [r7, #6]
 8008550:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	88fa      	ldrh	r2, [r7, #6]
 8008558:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	689b      	ldr	r3, [r3, #8]
 8008560:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008564:	d108      	bne.n	8008578 <HAL_UART_Transmit+0x6c>
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	691b      	ldr	r3, [r3, #16]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d104      	bne.n	8008578 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800856e:	2300      	movs	r3, #0
 8008570:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008572:	68bb      	ldr	r3, [r7, #8]
 8008574:	61bb      	str	r3, [r7, #24]
 8008576:	e003      	b.n	8008580 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008578:	68bb      	ldr	r3, [r7, #8]
 800857a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800857c:	2300      	movs	r3, #0
 800857e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008580:	e030      	b.n	80085e4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	9300      	str	r3, [sp, #0]
 8008586:	697b      	ldr	r3, [r7, #20]
 8008588:	2200      	movs	r2, #0
 800858a:	2180      	movs	r1, #128	@ 0x80
 800858c:	68f8      	ldr	r0, [r7, #12]
 800858e:	f001 fb55 	bl	8009c3c <UART_WaitOnFlagUntilTimeout>
 8008592:	4603      	mov	r3, r0
 8008594:	2b00      	cmp	r3, #0
 8008596:	d005      	beq.n	80085a4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	2220      	movs	r2, #32
 800859c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80085a0:	2303      	movs	r3, #3
 80085a2:	e03d      	b.n	8008620 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80085a4:	69fb      	ldr	r3, [r7, #28]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d10b      	bne.n	80085c2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80085aa:	69bb      	ldr	r3, [r7, #24]
 80085ac:	881b      	ldrh	r3, [r3, #0]
 80085ae:	461a      	mov	r2, r3
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80085b8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80085ba:	69bb      	ldr	r3, [r7, #24]
 80085bc:	3302      	adds	r3, #2
 80085be:	61bb      	str	r3, [r7, #24]
 80085c0:	e007      	b.n	80085d2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80085c2:	69fb      	ldr	r3, [r7, #28]
 80085c4:	781a      	ldrb	r2, [r3, #0]
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80085cc:	69fb      	ldr	r3, [r7, #28]
 80085ce:	3301      	adds	r3, #1
 80085d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80085d8:	b29b      	uxth	r3, r3
 80085da:	3b01      	subs	r3, #1
 80085dc:	b29a      	uxth	r2, r3
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80085ea:	b29b      	uxth	r3, r3
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d1c8      	bne.n	8008582 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	9300      	str	r3, [sp, #0]
 80085f4:	697b      	ldr	r3, [r7, #20]
 80085f6:	2200      	movs	r2, #0
 80085f8:	2140      	movs	r1, #64	@ 0x40
 80085fa:	68f8      	ldr	r0, [r7, #12]
 80085fc:	f001 fb1e 	bl	8009c3c <UART_WaitOnFlagUntilTimeout>
 8008600:	4603      	mov	r3, r0
 8008602:	2b00      	cmp	r3, #0
 8008604:	d005      	beq.n	8008612 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	2220      	movs	r2, #32
 800860a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800860e:	2303      	movs	r3, #3
 8008610:	e006      	b.n	8008620 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	2220      	movs	r2, #32
 8008616:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800861a:	2300      	movs	r3, #0
 800861c:	e000      	b.n	8008620 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800861e:	2302      	movs	r3, #2
  }
}
 8008620:	4618      	mov	r0, r3
 8008622:	3720      	adds	r7, #32
 8008624:	46bd      	mov	sp, r7
 8008626:	bd80      	pop	{r7, pc}

08008628 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008628:	b580      	push	{r7, lr}
 800862a:	b08a      	sub	sp, #40	@ 0x28
 800862c:	af00      	add	r7, sp, #0
 800862e:	60f8      	str	r0, [r7, #12]
 8008630:	60b9      	str	r1, [r7, #8]
 8008632:	4613      	mov	r3, r2
 8008634:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800863c:	2b20      	cmp	r3, #32
 800863e:	d137      	bne.n	80086b0 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8008640:	68bb      	ldr	r3, [r7, #8]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d002      	beq.n	800864c <HAL_UART_Receive_DMA+0x24>
 8008646:	88fb      	ldrh	r3, [r7, #6]
 8008648:	2b00      	cmp	r3, #0
 800864a:	d101      	bne.n	8008650 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800864c:	2301      	movs	r3, #1
 800864e:	e030      	b.n	80086b2 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	2200      	movs	r2, #0
 8008654:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	4a18      	ldr	r2, [pc, #96]	@ (80086bc <HAL_UART_Receive_DMA+0x94>)
 800865c:	4293      	cmp	r3, r2
 800865e:	d01f      	beq.n	80086a0 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	685b      	ldr	r3, [r3, #4]
 8008666:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800866a:	2b00      	cmp	r3, #0
 800866c:	d018      	beq.n	80086a0 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008674:	697b      	ldr	r3, [r7, #20]
 8008676:	e853 3f00 	ldrex	r3, [r3]
 800867a:	613b      	str	r3, [r7, #16]
   return(result);
 800867c:	693b      	ldr	r3, [r7, #16]
 800867e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008682:	627b      	str	r3, [r7, #36]	@ 0x24
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	461a      	mov	r2, r3
 800868a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800868c:	623b      	str	r3, [r7, #32]
 800868e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008690:	69f9      	ldr	r1, [r7, #28]
 8008692:	6a3a      	ldr	r2, [r7, #32]
 8008694:	e841 2300 	strex	r3, r2, [r1]
 8008698:	61bb      	str	r3, [r7, #24]
   return(result);
 800869a:	69bb      	ldr	r3, [r7, #24]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d1e6      	bne.n	800866e <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80086a0:	88fb      	ldrh	r3, [r7, #6]
 80086a2:	461a      	mov	r2, r3
 80086a4:	68b9      	ldr	r1, [r7, #8]
 80086a6:	68f8      	ldr	r0, [r7, #12]
 80086a8:	f001 fb36 	bl	8009d18 <UART_Start_Receive_DMA>
 80086ac:	4603      	mov	r3, r0
 80086ae:	e000      	b.n	80086b2 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80086b0:	2302      	movs	r3, #2
  }
}
 80086b2:	4618      	mov	r0, r3
 80086b4:	3728      	adds	r7, #40	@ 0x28
 80086b6:	46bd      	mov	sp, r7
 80086b8:	bd80      	pop	{r7, pc}
 80086ba:	bf00      	nop
 80086bc:	58000c00 	.word	0x58000c00

080086c0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80086c0:	b580      	push	{r7, lr}
 80086c2:	b0ba      	sub	sp, #232	@ 0xe8
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	69db      	ldr	r3, [r3, #28]
 80086ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	689b      	ldr	r3, [r3, #8]
 80086e2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80086e6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80086ea:	f640 030f 	movw	r3, #2063	@ 0x80f
 80086ee:	4013      	ands	r3, r2
 80086f0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80086f4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d11b      	bne.n	8008734 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80086fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008700:	f003 0320 	and.w	r3, r3, #32
 8008704:	2b00      	cmp	r3, #0
 8008706:	d015      	beq.n	8008734 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008708:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800870c:	f003 0320 	and.w	r3, r3, #32
 8008710:	2b00      	cmp	r3, #0
 8008712:	d105      	bne.n	8008720 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008714:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008718:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800871c:	2b00      	cmp	r3, #0
 800871e:	d009      	beq.n	8008734 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008724:	2b00      	cmp	r3, #0
 8008726:	f000 8393 	beq.w	8008e50 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800872e:	6878      	ldr	r0, [r7, #4]
 8008730:	4798      	blx	r3
      }
      return;
 8008732:	e38d      	b.n	8008e50 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008734:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008738:	2b00      	cmp	r3, #0
 800873a:	f000 8123 	beq.w	8008984 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800873e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008742:	4b8d      	ldr	r3, [pc, #564]	@ (8008978 <HAL_UART_IRQHandler+0x2b8>)
 8008744:	4013      	ands	r3, r2
 8008746:	2b00      	cmp	r3, #0
 8008748:	d106      	bne.n	8008758 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800874a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800874e:	4b8b      	ldr	r3, [pc, #556]	@ (800897c <HAL_UART_IRQHandler+0x2bc>)
 8008750:	4013      	ands	r3, r2
 8008752:	2b00      	cmp	r3, #0
 8008754:	f000 8116 	beq.w	8008984 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008758:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800875c:	f003 0301 	and.w	r3, r3, #1
 8008760:	2b00      	cmp	r3, #0
 8008762:	d011      	beq.n	8008788 <HAL_UART_IRQHandler+0xc8>
 8008764:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008768:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800876c:	2b00      	cmp	r3, #0
 800876e:	d00b      	beq.n	8008788 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	2201      	movs	r2, #1
 8008776:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800877e:	f043 0201 	orr.w	r2, r3, #1
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008788:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800878c:	f003 0302 	and.w	r3, r3, #2
 8008790:	2b00      	cmp	r3, #0
 8008792:	d011      	beq.n	80087b8 <HAL_UART_IRQHandler+0xf8>
 8008794:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008798:	f003 0301 	and.w	r3, r3, #1
 800879c:	2b00      	cmp	r3, #0
 800879e:	d00b      	beq.n	80087b8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	2202      	movs	r2, #2
 80087a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087ae:	f043 0204 	orr.w	r2, r3, #4
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80087b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087bc:	f003 0304 	and.w	r3, r3, #4
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d011      	beq.n	80087e8 <HAL_UART_IRQHandler+0x128>
 80087c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80087c8:	f003 0301 	and.w	r3, r3, #1
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d00b      	beq.n	80087e8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	2204      	movs	r2, #4
 80087d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087de:	f043 0202 	orr.w	r2, r3, #2
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80087e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087ec:	f003 0308 	and.w	r3, r3, #8
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d017      	beq.n	8008824 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80087f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087f8:	f003 0320 	and.w	r3, r3, #32
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d105      	bne.n	800880c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008800:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008804:	4b5c      	ldr	r3, [pc, #368]	@ (8008978 <HAL_UART_IRQHandler+0x2b8>)
 8008806:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008808:	2b00      	cmp	r3, #0
 800880a:	d00b      	beq.n	8008824 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	2208      	movs	r2, #8
 8008812:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800881a:	f043 0208 	orr.w	r2, r3, #8
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008824:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008828:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800882c:	2b00      	cmp	r3, #0
 800882e:	d012      	beq.n	8008856 <HAL_UART_IRQHandler+0x196>
 8008830:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008834:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008838:	2b00      	cmp	r3, #0
 800883a:	d00c      	beq.n	8008856 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008844:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800884c:	f043 0220 	orr.w	r2, r3, #32
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800885c:	2b00      	cmp	r3, #0
 800885e:	f000 82f9 	beq.w	8008e54 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008862:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008866:	f003 0320 	and.w	r3, r3, #32
 800886a:	2b00      	cmp	r3, #0
 800886c:	d013      	beq.n	8008896 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800886e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008872:	f003 0320 	and.w	r3, r3, #32
 8008876:	2b00      	cmp	r3, #0
 8008878:	d105      	bne.n	8008886 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800887a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800887e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008882:	2b00      	cmp	r3, #0
 8008884:	d007      	beq.n	8008896 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800888a:	2b00      	cmp	r3, #0
 800888c:	d003      	beq.n	8008896 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008892:	6878      	ldr	r0, [r7, #4]
 8008894:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800889c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	689b      	ldr	r3, [r3, #8]
 80088a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088aa:	2b40      	cmp	r3, #64	@ 0x40
 80088ac:	d005      	beq.n	80088ba <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80088ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80088b2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d054      	beq.n	8008964 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80088ba:	6878      	ldr	r0, [r7, #4]
 80088bc:	f001 fb14 	bl	8009ee8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	689b      	ldr	r3, [r3, #8]
 80088c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088ca:	2b40      	cmp	r3, #64	@ 0x40
 80088cc:	d146      	bne.n	800895c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	3308      	adds	r3, #8
 80088d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80088dc:	e853 3f00 	ldrex	r3, [r3]
 80088e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80088e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80088e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80088ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	3308      	adds	r3, #8
 80088f6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80088fa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80088fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008902:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008906:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800890a:	e841 2300 	strex	r3, r2, [r1]
 800890e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008912:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008916:	2b00      	cmp	r3, #0
 8008918:	d1d9      	bne.n	80088ce <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008920:	2b00      	cmp	r3, #0
 8008922:	d017      	beq.n	8008954 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800892a:	4a15      	ldr	r2, [pc, #84]	@ (8008980 <HAL_UART_IRQHandler+0x2c0>)
 800892c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008934:	4618      	mov	r0, r3
 8008936:	f7fb f811 	bl	800395c <HAL_DMA_Abort_IT>
 800893a:	4603      	mov	r3, r0
 800893c:	2b00      	cmp	r3, #0
 800893e:	d019      	beq.n	8008974 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008946:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008948:	687a      	ldr	r2, [r7, #4]
 800894a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800894e:	4610      	mov	r0, r2
 8008950:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008952:	e00f      	b.n	8008974 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008954:	6878      	ldr	r0, [r7, #4]
 8008956:	f000 faa7 	bl	8008ea8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800895a:	e00b      	b.n	8008974 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800895c:	6878      	ldr	r0, [r7, #4]
 800895e:	f000 faa3 	bl	8008ea8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008962:	e007      	b.n	8008974 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008964:	6878      	ldr	r0, [r7, #4]
 8008966:	f000 fa9f 	bl	8008ea8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	2200      	movs	r2, #0
 800896e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008972:	e26f      	b.n	8008e54 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008974:	bf00      	nop
    return;
 8008976:	e26d      	b.n	8008e54 <HAL_UART_IRQHandler+0x794>
 8008978:	10000001 	.word	0x10000001
 800897c:	04000120 	.word	0x04000120
 8008980:	0800a19b 	.word	0x0800a19b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008988:	2b01      	cmp	r3, #1
 800898a:	f040 8203 	bne.w	8008d94 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800898e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008992:	f003 0310 	and.w	r3, r3, #16
 8008996:	2b00      	cmp	r3, #0
 8008998:	f000 81fc 	beq.w	8008d94 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800899c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089a0:	f003 0310 	and.w	r3, r3, #16
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	f000 81f5 	beq.w	8008d94 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	2210      	movs	r2, #16
 80089b0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	689b      	ldr	r3, [r3, #8]
 80089b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089bc:	2b40      	cmp	r3, #64	@ 0x40
 80089be:	f040 816d 	bne.w	8008c9c <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	4aa4      	ldr	r2, [pc, #656]	@ (8008c5c <HAL_UART_IRQHandler+0x59c>)
 80089cc:	4293      	cmp	r3, r2
 80089ce:	d068      	beq.n	8008aa2 <HAL_UART_IRQHandler+0x3e2>
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	4aa1      	ldr	r2, [pc, #644]	@ (8008c60 <HAL_UART_IRQHandler+0x5a0>)
 80089da:	4293      	cmp	r3, r2
 80089dc:	d061      	beq.n	8008aa2 <HAL_UART_IRQHandler+0x3e2>
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	4a9f      	ldr	r2, [pc, #636]	@ (8008c64 <HAL_UART_IRQHandler+0x5a4>)
 80089e8:	4293      	cmp	r3, r2
 80089ea:	d05a      	beq.n	8008aa2 <HAL_UART_IRQHandler+0x3e2>
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	4a9c      	ldr	r2, [pc, #624]	@ (8008c68 <HAL_UART_IRQHandler+0x5a8>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d053      	beq.n	8008aa2 <HAL_UART_IRQHandler+0x3e2>
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	4a9a      	ldr	r2, [pc, #616]	@ (8008c6c <HAL_UART_IRQHandler+0x5ac>)
 8008a04:	4293      	cmp	r3, r2
 8008a06:	d04c      	beq.n	8008aa2 <HAL_UART_IRQHandler+0x3e2>
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	4a97      	ldr	r2, [pc, #604]	@ (8008c70 <HAL_UART_IRQHandler+0x5b0>)
 8008a12:	4293      	cmp	r3, r2
 8008a14:	d045      	beq.n	8008aa2 <HAL_UART_IRQHandler+0x3e2>
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	4a95      	ldr	r2, [pc, #596]	@ (8008c74 <HAL_UART_IRQHandler+0x5b4>)
 8008a20:	4293      	cmp	r3, r2
 8008a22:	d03e      	beq.n	8008aa2 <HAL_UART_IRQHandler+0x3e2>
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	4a92      	ldr	r2, [pc, #584]	@ (8008c78 <HAL_UART_IRQHandler+0x5b8>)
 8008a2e:	4293      	cmp	r3, r2
 8008a30:	d037      	beq.n	8008aa2 <HAL_UART_IRQHandler+0x3e2>
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	4a90      	ldr	r2, [pc, #576]	@ (8008c7c <HAL_UART_IRQHandler+0x5bc>)
 8008a3c:	4293      	cmp	r3, r2
 8008a3e:	d030      	beq.n	8008aa2 <HAL_UART_IRQHandler+0x3e2>
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	4a8d      	ldr	r2, [pc, #564]	@ (8008c80 <HAL_UART_IRQHandler+0x5c0>)
 8008a4a:	4293      	cmp	r3, r2
 8008a4c:	d029      	beq.n	8008aa2 <HAL_UART_IRQHandler+0x3e2>
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	4a8b      	ldr	r2, [pc, #556]	@ (8008c84 <HAL_UART_IRQHandler+0x5c4>)
 8008a58:	4293      	cmp	r3, r2
 8008a5a:	d022      	beq.n	8008aa2 <HAL_UART_IRQHandler+0x3e2>
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	4a88      	ldr	r2, [pc, #544]	@ (8008c88 <HAL_UART_IRQHandler+0x5c8>)
 8008a66:	4293      	cmp	r3, r2
 8008a68:	d01b      	beq.n	8008aa2 <HAL_UART_IRQHandler+0x3e2>
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	4a86      	ldr	r2, [pc, #536]	@ (8008c8c <HAL_UART_IRQHandler+0x5cc>)
 8008a74:	4293      	cmp	r3, r2
 8008a76:	d014      	beq.n	8008aa2 <HAL_UART_IRQHandler+0x3e2>
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	4a83      	ldr	r2, [pc, #524]	@ (8008c90 <HAL_UART_IRQHandler+0x5d0>)
 8008a82:	4293      	cmp	r3, r2
 8008a84:	d00d      	beq.n	8008aa2 <HAL_UART_IRQHandler+0x3e2>
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	4a81      	ldr	r2, [pc, #516]	@ (8008c94 <HAL_UART_IRQHandler+0x5d4>)
 8008a90:	4293      	cmp	r3, r2
 8008a92:	d006      	beq.n	8008aa2 <HAL_UART_IRQHandler+0x3e2>
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	4a7e      	ldr	r2, [pc, #504]	@ (8008c98 <HAL_UART_IRQHandler+0x5d8>)
 8008a9e:	4293      	cmp	r3, r2
 8008aa0:	d106      	bne.n	8008ab0 <HAL_UART_IRQHandler+0x3f0>
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	685b      	ldr	r3, [r3, #4]
 8008aac:	b29b      	uxth	r3, r3
 8008aae:	e005      	b.n	8008abc <HAL_UART_IRQHandler+0x3fc>
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	685b      	ldr	r3, [r3, #4]
 8008aba:	b29b      	uxth	r3, r3
 8008abc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008ac0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	f000 80ad 	beq.w	8008c24 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008ad0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008ad4:	429a      	cmp	r2, r3
 8008ad6:	f080 80a5 	bcs.w	8008c24 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008ae0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008aea:	69db      	ldr	r3, [r3, #28]
 8008aec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008af0:	f000 8087 	beq.w	8008c02 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008afc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008b00:	e853 3f00 	ldrex	r3, [r3]
 8008b04:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008b08:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008b0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008b10:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	461a      	mov	r2, r3
 8008b1a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008b1e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008b22:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b26:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008b2a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008b2e:	e841 2300 	strex	r3, r2, [r1]
 8008b32:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008b36:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d1da      	bne.n	8008af4 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	3308      	adds	r3, #8
 8008b44:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008b48:	e853 3f00 	ldrex	r3, [r3]
 8008b4c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008b4e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008b50:	f023 0301 	bic.w	r3, r3, #1
 8008b54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	3308      	adds	r3, #8
 8008b5e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008b62:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008b66:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b68:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008b6a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008b6e:	e841 2300 	strex	r3, r2, [r1]
 8008b72:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008b74:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d1e1      	bne.n	8008b3e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	3308      	adds	r3, #8
 8008b80:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008b84:	e853 3f00 	ldrex	r3, [r3]
 8008b88:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008b8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008b8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008b90:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	3308      	adds	r3, #8
 8008b9a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008b9e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008ba0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ba2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008ba4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008ba6:	e841 2300 	strex	r3, r2, [r1]
 8008baa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008bac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d1e3      	bne.n	8008b7a <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2220      	movs	r2, #32
 8008bb6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008bc8:	e853 3f00 	ldrex	r3, [r3]
 8008bcc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008bce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008bd0:	f023 0310 	bic.w	r3, r3, #16
 8008bd4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	461a      	mov	r2, r3
 8008bde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008be2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008be4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008be6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008be8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008bea:	e841 2300 	strex	r3, r2, [r1]
 8008bee:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008bf0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d1e4      	bne.n	8008bc0 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	f7fa fb8f 	bl	8003320 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	2202      	movs	r2, #2
 8008c06:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008c14:	b29b      	uxth	r3, r3
 8008c16:	1ad3      	subs	r3, r2, r3
 8008c18:	b29b      	uxth	r3, r3
 8008c1a:	4619      	mov	r1, r3
 8008c1c:	6878      	ldr	r0, [r7, #4]
 8008c1e:	f000 f94d 	bl	8008ebc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008c22:	e119      	b.n	8008e58 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008c2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008c2e:	429a      	cmp	r2, r3
 8008c30:	f040 8112 	bne.w	8008e58 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c3a:	69db      	ldr	r3, [r3, #28]
 8008c3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c40:	f040 810a 	bne.w	8008e58 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2202      	movs	r2, #2
 8008c48:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008c50:	4619      	mov	r1, r3
 8008c52:	6878      	ldr	r0, [r7, #4]
 8008c54:	f000 f932 	bl	8008ebc <HAL_UARTEx_RxEventCallback>
      return;
 8008c58:	e0fe      	b.n	8008e58 <HAL_UART_IRQHandler+0x798>
 8008c5a:	bf00      	nop
 8008c5c:	40020010 	.word	0x40020010
 8008c60:	40020028 	.word	0x40020028
 8008c64:	40020040 	.word	0x40020040
 8008c68:	40020058 	.word	0x40020058
 8008c6c:	40020070 	.word	0x40020070
 8008c70:	40020088 	.word	0x40020088
 8008c74:	400200a0 	.word	0x400200a0
 8008c78:	400200b8 	.word	0x400200b8
 8008c7c:	40020410 	.word	0x40020410
 8008c80:	40020428 	.word	0x40020428
 8008c84:	40020440 	.word	0x40020440
 8008c88:	40020458 	.word	0x40020458
 8008c8c:	40020470 	.word	0x40020470
 8008c90:	40020488 	.word	0x40020488
 8008c94:	400204a0 	.word	0x400204a0
 8008c98:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ca8:	b29b      	uxth	r3, r3
 8008caa:	1ad3      	subs	r3, r2, r3
 8008cac:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008cb6:	b29b      	uxth	r3, r3
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	f000 80cf 	beq.w	8008e5c <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8008cbe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	f000 80ca 	beq.w	8008e5c <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cd0:	e853 3f00 	ldrex	r3, [r3]
 8008cd4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008cd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cd8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008cdc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	461a      	mov	r2, r3
 8008ce6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008cea:	647b      	str	r3, [r7, #68]	@ 0x44
 8008cec:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008cf0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008cf2:	e841 2300 	strex	r3, r2, [r1]
 8008cf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008cf8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d1e4      	bne.n	8008cc8 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	3308      	adds	r3, #8
 8008d04:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d08:	e853 3f00 	ldrex	r3, [r3]
 8008d0c:	623b      	str	r3, [r7, #32]
   return(result);
 8008d0e:	6a3a      	ldr	r2, [r7, #32]
 8008d10:	4b55      	ldr	r3, [pc, #340]	@ (8008e68 <HAL_UART_IRQHandler+0x7a8>)
 8008d12:	4013      	ands	r3, r2
 8008d14:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	3308      	adds	r3, #8
 8008d1e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008d22:	633a      	str	r2, [r7, #48]	@ 0x30
 8008d24:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d26:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d2a:	e841 2300 	strex	r3, r2, [r1]
 8008d2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008d30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d1e3      	bne.n	8008cfe <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2220      	movs	r2, #32
 8008d3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	2200      	movs	r2, #0
 8008d42:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2200      	movs	r2, #0
 8008d48:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d50:	693b      	ldr	r3, [r7, #16]
 8008d52:	e853 3f00 	ldrex	r3, [r3]
 8008d56:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	f023 0310 	bic.w	r3, r3, #16
 8008d5e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	461a      	mov	r2, r3
 8008d68:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008d6c:	61fb      	str	r3, [r7, #28]
 8008d6e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d70:	69b9      	ldr	r1, [r7, #24]
 8008d72:	69fa      	ldr	r2, [r7, #28]
 8008d74:	e841 2300 	strex	r3, r2, [r1]
 8008d78:	617b      	str	r3, [r7, #20]
   return(result);
 8008d7a:	697b      	ldr	r3, [r7, #20]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d1e4      	bne.n	8008d4a <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2202      	movs	r2, #2
 8008d84:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008d86:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008d8a:	4619      	mov	r1, r3
 8008d8c:	6878      	ldr	r0, [r7, #4]
 8008d8e:	f000 f895 	bl	8008ebc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008d92:	e063      	b.n	8008e5c <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008d94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d98:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d00e      	beq.n	8008dbe <HAL_UART_IRQHandler+0x6fe>
 8008da0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008da4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d008      	beq.n	8008dbe <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008db4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008db6:	6878      	ldr	r0, [r7, #4]
 8008db8:	f001 fa2c 	bl	800a214 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008dbc:	e051      	b.n	8008e62 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008dbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008dc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d014      	beq.n	8008df4 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008dca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008dce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d105      	bne.n	8008de2 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008dd6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008dda:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d008      	beq.n	8008df4 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d03a      	beq.n	8008e60 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008dee:	6878      	ldr	r0, [r7, #4]
 8008df0:	4798      	blx	r3
    }
    return;
 8008df2:	e035      	b.n	8008e60 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008df4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008df8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d009      	beq.n	8008e14 <HAL_UART_IRQHandler+0x754>
 8008e00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d003      	beq.n	8008e14 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8008e0c:	6878      	ldr	r0, [r7, #4]
 8008e0e:	f001 f9d6 	bl	800a1be <UART_EndTransmit_IT>
    return;
 8008e12:	e026      	b.n	8008e62 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008e14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e18:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d009      	beq.n	8008e34 <HAL_UART_IRQHandler+0x774>
 8008e20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e24:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d003      	beq.n	8008e34 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008e2c:	6878      	ldr	r0, [r7, #4]
 8008e2e:	f001 fa05 	bl	800a23c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008e32:	e016      	b.n	8008e62 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008e34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e38:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d010      	beq.n	8008e62 <HAL_UART_IRQHandler+0x7a2>
 8008e40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	da0c      	bge.n	8008e62 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008e48:	6878      	ldr	r0, [r7, #4]
 8008e4a:	f001 f9ed 	bl	800a228 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008e4e:	e008      	b.n	8008e62 <HAL_UART_IRQHandler+0x7a2>
      return;
 8008e50:	bf00      	nop
 8008e52:	e006      	b.n	8008e62 <HAL_UART_IRQHandler+0x7a2>
    return;
 8008e54:	bf00      	nop
 8008e56:	e004      	b.n	8008e62 <HAL_UART_IRQHandler+0x7a2>
      return;
 8008e58:	bf00      	nop
 8008e5a:	e002      	b.n	8008e62 <HAL_UART_IRQHandler+0x7a2>
      return;
 8008e5c:	bf00      	nop
 8008e5e:	e000      	b.n	8008e62 <HAL_UART_IRQHandler+0x7a2>
    return;
 8008e60:	bf00      	nop
  }
}
 8008e62:	37e8      	adds	r7, #232	@ 0xe8
 8008e64:	46bd      	mov	sp, r7
 8008e66:	bd80      	pop	{r7, pc}
 8008e68:	effffffe 	.word	0xeffffffe

08008e6c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008e6c:	b480      	push	{r7}
 8008e6e:	b083      	sub	sp, #12
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008e74:	bf00      	nop
 8008e76:	370c      	adds	r7, #12
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7e:	4770      	bx	lr

08008e80 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008e80:	b480      	push	{r7}
 8008e82:	b083      	sub	sp, #12
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8008e88:	bf00      	nop
 8008e8a:	370c      	adds	r7, #12
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e92:	4770      	bx	lr

08008e94 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008e94:	b480      	push	{r7}
 8008e96:	b083      	sub	sp, #12
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8008e9c:	bf00      	nop
 8008e9e:	370c      	adds	r7, #12
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea6:	4770      	bx	lr

08008ea8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008ea8:	b480      	push	{r7}
 8008eaa:	b083      	sub	sp, #12
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008eb0:	bf00      	nop
 8008eb2:	370c      	adds	r7, #12
 8008eb4:	46bd      	mov	sp, r7
 8008eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eba:	4770      	bx	lr

08008ebc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008ebc:	b480      	push	{r7}
 8008ebe:	b083      	sub	sp, #12
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
 8008ec4:	460b      	mov	r3, r1
 8008ec6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008ec8:	bf00      	nop
 8008eca:	370c      	adds	r7, #12
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed2:	4770      	bx	lr

08008ed4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008ed4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008ed8:	b092      	sub	sp, #72	@ 0x48
 8008eda:	af00      	add	r7, sp, #0
 8008edc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008ede:	2300      	movs	r3, #0
 8008ee0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008ee4:	697b      	ldr	r3, [r7, #20]
 8008ee6:	689a      	ldr	r2, [r3, #8]
 8008ee8:	697b      	ldr	r3, [r7, #20]
 8008eea:	691b      	ldr	r3, [r3, #16]
 8008eec:	431a      	orrs	r2, r3
 8008eee:	697b      	ldr	r3, [r7, #20]
 8008ef0:	695b      	ldr	r3, [r3, #20]
 8008ef2:	431a      	orrs	r2, r3
 8008ef4:	697b      	ldr	r3, [r7, #20]
 8008ef6:	69db      	ldr	r3, [r3, #28]
 8008ef8:	4313      	orrs	r3, r2
 8008efa:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008efc:	697b      	ldr	r3, [r7, #20]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	681a      	ldr	r2, [r3, #0]
 8008f02:	4bbe      	ldr	r3, [pc, #760]	@ (80091fc <UART_SetConfig+0x328>)
 8008f04:	4013      	ands	r3, r2
 8008f06:	697a      	ldr	r2, [r7, #20]
 8008f08:	6812      	ldr	r2, [r2, #0]
 8008f0a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008f0c:	430b      	orrs	r3, r1
 8008f0e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008f10:	697b      	ldr	r3, [r7, #20]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	685b      	ldr	r3, [r3, #4]
 8008f16:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008f1a:	697b      	ldr	r3, [r7, #20]
 8008f1c:	68da      	ldr	r2, [r3, #12]
 8008f1e:	697b      	ldr	r3, [r7, #20]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	430a      	orrs	r2, r1
 8008f24:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008f26:	697b      	ldr	r3, [r7, #20]
 8008f28:	699b      	ldr	r3, [r3, #24]
 8008f2a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008f2c:	697b      	ldr	r3, [r7, #20]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	4ab3      	ldr	r2, [pc, #716]	@ (8009200 <UART_SetConfig+0x32c>)
 8008f32:	4293      	cmp	r3, r2
 8008f34:	d004      	beq.n	8008f40 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008f36:	697b      	ldr	r3, [r7, #20]
 8008f38:	6a1b      	ldr	r3, [r3, #32]
 8008f3a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008f3c:	4313      	orrs	r3, r2
 8008f3e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008f40:	697b      	ldr	r3, [r7, #20]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	689a      	ldr	r2, [r3, #8]
 8008f46:	4baf      	ldr	r3, [pc, #700]	@ (8009204 <UART_SetConfig+0x330>)
 8008f48:	4013      	ands	r3, r2
 8008f4a:	697a      	ldr	r2, [r7, #20]
 8008f4c:	6812      	ldr	r2, [r2, #0]
 8008f4e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008f50:	430b      	orrs	r3, r1
 8008f52:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008f54:	697b      	ldr	r3, [r7, #20]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f5a:	f023 010f 	bic.w	r1, r3, #15
 8008f5e:	697b      	ldr	r3, [r7, #20]
 8008f60:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008f62:	697b      	ldr	r3, [r7, #20]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	430a      	orrs	r2, r1
 8008f68:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008f6a:	697b      	ldr	r3, [r7, #20]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	4aa6      	ldr	r2, [pc, #664]	@ (8009208 <UART_SetConfig+0x334>)
 8008f70:	4293      	cmp	r3, r2
 8008f72:	d177      	bne.n	8009064 <UART_SetConfig+0x190>
 8008f74:	4ba5      	ldr	r3, [pc, #660]	@ (800920c <UART_SetConfig+0x338>)
 8008f76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f78:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008f7c:	2b28      	cmp	r3, #40	@ 0x28
 8008f7e:	d86d      	bhi.n	800905c <UART_SetConfig+0x188>
 8008f80:	a201      	add	r2, pc, #4	@ (adr r2, 8008f88 <UART_SetConfig+0xb4>)
 8008f82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f86:	bf00      	nop
 8008f88:	0800902d 	.word	0x0800902d
 8008f8c:	0800905d 	.word	0x0800905d
 8008f90:	0800905d 	.word	0x0800905d
 8008f94:	0800905d 	.word	0x0800905d
 8008f98:	0800905d 	.word	0x0800905d
 8008f9c:	0800905d 	.word	0x0800905d
 8008fa0:	0800905d 	.word	0x0800905d
 8008fa4:	0800905d 	.word	0x0800905d
 8008fa8:	08009035 	.word	0x08009035
 8008fac:	0800905d 	.word	0x0800905d
 8008fb0:	0800905d 	.word	0x0800905d
 8008fb4:	0800905d 	.word	0x0800905d
 8008fb8:	0800905d 	.word	0x0800905d
 8008fbc:	0800905d 	.word	0x0800905d
 8008fc0:	0800905d 	.word	0x0800905d
 8008fc4:	0800905d 	.word	0x0800905d
 8008fc8:	0800903d 	.word	0x0800903d
 8008fcc:	0800905d 	.word	0x0800905d
 8008fd0:	0800905d 	.word	0x0800905d
 8008fd4:	0800905d 	.word	0x0800905d
 8008fd8:	0800905d 	.word	0x0800905d
 8008fdc:	0800905d 	.word	0x0800905d
 8008fe0:	0800905d 	.word	0x0800905d
 8008fe4:	0800905d 	.word	0x0800905d
 8008fe8:	08009045 	.word	0x08009045
 8008fec:	0800905d 	.word	0x0800905d
 8008ff0:	0800905d 	.word	0x0800905d
 8008ff4:	0800905d 	.word	0x0800905d
 8008ff8:	0800905d 	.word	0x0800905d
 8008ffc:	0800905d 	.word	0x0800905d
 8009000:	0800905d 	.word	0x0800905d
 8009004:	0800905d 	.word	0x0800905d
 8009008:	0800904d 	.word	0x0800904d
 800900c:	0800905d 	.word	0x0800905d
 8009010:	0800905d 	.word	0x0800905d
 8009014:	0800905d 	.word	0x0800905d
 8009018:	0800905d 	.word	0x0800905d
 800901c:	0800905d 	.word	0x0800905d
 8009020:	0800905d 	.word	0x0800905d
 8009024:	0800905d 	.word	0x0800905d
 8009028:	08009055 	.word	0x08009055
 800902c:	2301      	movs	r3, #1
 800902e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009032:	e222      	b.n	800947a <UART_SetConfig+0x5a6>
 8009034:	2304      	movs	r3, #4
 8009036:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800903a:	e21e      	b.n	800947a <UART_SetConfig+0x5a6>
 800903c:	2308      	movs	r3, #8
 800903e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009042:	e21a      	b.n	800947a <UART_SetConfig+0x5a6>
 8009044:	2310      	movs	r3, #16
 8009046:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800904a:	e216      	b.n	800947a <UART_SetConfig+0x5a6>
 800904c:	2320      	movs	r3, #32
 800904e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009052:	e212      	b.n	800947a <UART_SetConfig+0x5a6>
 8009054:	2340      	movs	r3, #64	@ 0x40
 8009056:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800905a:	e20e      	b.n	800947a <UART_SetConfig+0x5a6>
 800905c:	2380      	movs	r3, #128	@ 0x80
 800905e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009062:	e20a      	b.n	800947a <UART_SetConfig+0x5a6>
 8009064:	697b      	ldr	r3, [r7, #20]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	4a69      	ldr	r2, [pc, #420]	@ (8009210 <UART_SetConfig+0x33c>)
 800906a:	4293      	cmp	r3, r2
 800906c:	d130      	bne.n	80090d0 <UART_SetConfig+0x1fc>
 800906e:	4b67      	ldr	r3, [pc, #412]	@ (800920c <UART_SetConfig+0x338>)
 8009070:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009072:	f003 0307 	and.w	r3, r3, #7
 8009076:	2b05      	cmp	r3, #5
 8009078:	d826      	bhi.n	80090c8 <UART_SetConfig+0x1f4>
 800907a:	a201      	add	r2, pc, #4	@ (adr r2, 8009080 <UART_SetConfig+0x1ac>)
 800907c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009080:	08009099 	.word	0x08009099
 8009084:	080090a1 	.word	0x080090a1
 8009088:	080090a9 	.word	0x080090a9
 800908c:	080090b1 	.word	0x080090b1
 8009090:	080090b9 	.word	0x080090b9
 8009094:	080090c1 	.word	0x080090c1
 8009098:	2300      	movs	r3, #0
 800909a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800909e:	e1ec      	b.n	800947a <UART_SetConfig+0x5a6>
 80090a0:	2304      	movs	r3, #4
 80090a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090a6:	e1e8      	b.n	800947a <UART_SetConfig+0x5a6>
 80090a8:	2308      	movs	r3, #8
 80090aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090ae:	e1e4      	b.n	800947a <UART_SetConfig+0x5a6>
 80090b0:	2310      	movs	r3, #16
 80090b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090b6:	e1e0      	b.n	800947a <UART_SetConfig+0x5a6>
 80090b8:	2320      	movs	r3, #32
 80090ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090be:	e1dc      	b.n	800947a <UART_SetConfig+0x5a6>
 80090c0:	2340      	movs	r3, #64	@ 0x40
 80090c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090c6:	e1d8      	b.n	800947a <UART_SetConfig+0x5a6>
 80090c8:	2380      	movs	r3, #128	@ 0x80
 80090ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090ce:	e1d4      	b.n	800947a <UART_SetConfig+0x5a6>
 80090d0:	697b      	ldr	r3, [r7, #20]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	4a4f      	ldr	r2, [pc, #316]	@ (8009214 <UART_SetConfig+0x340>)
 80090d6:	4293      	cmp	r3, r2
 80090d8:	d130      	bne.n	800913c <UART_SetConfig+0x268>
 80090da:	4b4c      	ldr	r3, [pc, #304]	@ (800920c <UART_SetConfig+0x338>)
 80090dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090de:	f003 0307 	and.w	r3, r3, #7
 80090e2:	2b05      	cmp	r3, #5
 80090e4:	d826      	bhi.n	8009134 <UART_SetConfig+0x260>
 80090e6:	a201      	add	r2, pc, #4	@ (adr r2, 80090ec <UART_SetConfig+0x218>)
 80090e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090ec:	08009105 	.word	0x08009105
 80090f0:	0800910d 	.word	0x0800910d
 80090f4:	08009115 	.word	0x08009115
 80090f8:	0800911d 	.word	0x0800911d
 80090fc:	08009125 	.word	0x08009125
 8009100:	0800912d 	.word	0x0800912d
 8009104:	2300      	movs	r3, #0
 8009106:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800910a:	e1b6      	b.n	800947a <UART_SetConfig+0x5a6>
 800910c:	2304      	movs	r3, #4
 800910e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009112:	e1b2      	b.n	800947a <UART_SetConfig+0x5a6>
 8009114:	2308      	movs	r3, #8
 8009116:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800911a:	e1ae      	b.n	800947a <UART_SetConfig+0x5a6>
 800911c:	2310      	movs	r3, #16
 800911e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009122:	e1aa      	b.n	800947a <UART_SetConfig+0x5a6>
 8009124:	2320      	movs	r3, #32
 8009126:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800912a:	e1a6      	b.n	800947a <UART_SetConfig+0x5a6>
 800912c:	2340      	movs	r3, #64	@ 0x40
 800912e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009132:	e1a2      	b.n	800947a <UART_SetConfig+0x5a6>
 8009134:	2380      	movs	r3, #128	@ 0x80
 8009136:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800913a:	e19e      	b.n	800947a <UART_SetConfig+0x5a6>
 800913c:	697b      	ldr	r3, [r7, #20]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	4a35      	ldr	r2, [pc, #212]	@ (8009218 <UART_SetConfig+0x344>)
 8009142:	4293      	cmp	r3, r2
 8009144:	d130      	bne.n	80091a8 <UART_SetConfig+0x2d4>
 8009146:	4b31      	ldr	r3, [pc, #196]	@ (800920c <UART_SetConfig+0x338>)
 8009148:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800914a:	f003 0307 	and.w	r3, r3, #7
 800914e:	2b05      	cmp	r3, #5
 8009150:	d826      	bhi.n	80091a0 <UART_SetConfig+0x2cc>
 8009152:	a201      	add	r2, pc, #4	@ (adr r2, 8009158 <UART_SetConfig+0x284>)
 8009154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009158:	08009171 	.word	0x08009171
 800915c:	08009179 	.word	0x08009179
 8009160:	08009181 	.word	0x08009181
 8009164:	08009189 	.word	0x08009189
 8009168:	08009191 	.word	0x08009191
 800916c:	08009199 	.word	0x08009199
 8009170:	2300      	movs	r3, #0
 8009172:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009176:	e180      	b.n	800947a <UART_SetConfig+0x5a6>
 8009178:	2304      	movs	r3, #4
 800917a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800917e:	e17c      	b.n	800947a <UART_SetConfig+0x5a6>
 8009180:	2308      	movs	r3, #8
 8009182:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009186:	e178      	b.n	800947a <UART_SetConfig+0x5a6>
 8009188:	2310      	movs	r3, #16
 800918a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800918e:	e174      	b.n	800947a <UART_SetConfig+0x5a6>
 8009190:	2320      	movs	r3, #32
 8009192:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009196:	e170      	b.n	800947a <UART_SetConfig+0x5a6>
 8009198:	2340      	movs	r3, #64	@ 0x40
 800919a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800919e:	e16c      	b.n	800947a <UART_SetConfig+0x5a6>
 80091a0:	2380      	movs	r3, #128	@ 0x80
 80091a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091a6:	e168      	b.n	800947a <UART_SetConfig+0x5a6>
 80091a8:	697b      	ldr	r3, [r7, #20]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	4a1b      	ldr	r2, [pc, #108]	@ (800921c <UART_SetConfig+0x348>)
 80091ae:	4293      	cmp	r3, r2
 80091b0:	d142      	bne.n	8009238 <UART_SetConfig+0x364>
 80091b2:	4b16      	ldr	r3, [pc, #88]	@ (800920c <UART_SetConfig+0x338>)
 80091b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80091b6:	f003 0307 	and.w	r3, r3, #7
 80091ba:	2b05      	cmp	r3, #5
 80091bc:	d838      	bhi.n	8009230 <UART_SetConfig+0x35c>
 80091be:	a201      	add	r2, pc, #4	@ (adr r2, 80091c4 <UART_SetConfig+0x2f0>)
 80091c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091c4:	080091dd 	.word	0x080091dd
 80091c8:	080091e5 	.word	0x080091e5
 80091cc:	080091ed 	.word	0x080091ed
 80091d0:	080091f5 	.word	0x080091f5
 80091d4:	08009221 	.word	0x08009221
 80091d8:	08009229 	.word	0x08009229
 80091dc:	2300      	movs	r3, #0
 80091de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091e2:	e14a      	b.n	800947a <UART_SetConfig+0x5a6>
 80091e4:	2304      	movs	r3, #4
 80091e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091ea:	e146      	b.n	800947a <UART_SetConfig+0x5a6>
 80091ec:	2308      	movs	r3, #8
 80091ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091f2:	e142      	b.n	800947a <UART_SetConfig+0x5a6>
 80091f4:	2310      	movs	r3, #16
 80091f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091fa:	e13e      	b.n	800947a <UART_SetConfig+0x5a6>
 80091fc:	cfff69f3 	.word	0xcfff69f3
 8009200:	58000c00 	.word	0x58000c00
 8009204:	11fff4ff 	.word	0x11fff4ff
 8009208:	40011000 	.word	0x40011000
 800920c:	58024400 	.word	0x58024400
 8009210:	40004400 	.word	0x40004400
 8009214:	40004800 	.word	0x40004800
 8009218:	40004c00 	.word	0x40004c00
 800921c:	40005000 	.word	0x40005000
 8009220:	2320      	movs	r3, #32
 8009222:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009226:	e128      	b.n	800947a <UART_SetConfig+0x5a6>
 8009228:	2340      	movs	r3, #64	@ 0x40
 800922a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800922e:	e124      	b.n	800947a <UART_SetConfig+0x5a6>
 8009230:	2380      	movs	r3, #128	@ 0x80
 8009232:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009236:	e120      	b.n	800947a <UART_SetConfig+0x5a6>
 8009238:	697b      	ldr	r3, [r7, #20]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	4acb      	ldr	r2, [pc, #812]	@ (800956c <UART_SetConfig+0x698>)
 800923e:	4293      	cmp	r3, r2
 8009240:	d176      	bne.n	8009330 <UART_SetConfig+0x45c>
 8009242:	4bcb      	ldr	r3, [pc, #812]	@ (8009570 <UART_SetConfig+0x69c>)
 8009244:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009246:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800924a:	2b28      	cmp	r3, #40	@ 0x28
 800924c:	d86c      	bhi.n	8009328 <UART_SetConfig+0x454>
 800924e:	a201      	add	r2, pc, #4	@ (adr r2, 8009254 <UART_SetConfig+0x380>)
 8009250:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009254:	080092f9 	.word	0x080092f9
 8009258:	08009329 	.word	0x08009329
 800925c:	08009329 	.word	0x08009329
 8009260:	08009329 	.word	0x08009329
 8009264:	08009329 	.word	0x08009329
 8009268:	08009329 	.word	0x08009329
 800926c:	08009329 	.word	0x08009329
 8009270:	08009329 	.word	0x08009329
 8009274:	08009301 	.word	0x08009301
 8009278:	08009329 	.word	0x08009329
 800927c:	08009329 	.word	0x08009329
 8009280:	08009329 	.word	0x08009329
 8009284:	08009329 	.word	0x08009329
 8009288:	08009329 	.word	0x08009329
 800928c:	08009329 	.word	0x08009329
 8009290:	08009329 	.word	0x08009329
 8009294:	08009309 	.word	0x08009309
 8009298:	08009329 	.word	0x08009329
 800929c:	08009329 	.word	0x08009329
 80092a0:	08009329 	.word	0x08009329
 80092a4:	08009329 	.word	0x08009329
 80092a8:	08009329 	.word	0x08009329
 80092ac:	08009329 	.word	0x08009329
 80092b0:	08009329 	.word	0x08009329
 80092b4:	08009311 	.word	0x08009311
 80092b8:	08009329 	.word	0x08009329
 80092bc:	08009329 	.word	0x08009329
 80092c0:	08009329 	.word	0x08009329
 80092c4:	08009329 	.word	0x08009329
 80092c8:	08009329 	.word	0x08009329
 80092cc:	08009329 	.word	0x08009329
 80092d0:	08009329 	.word	0x08009329
 80092d4:	08009319 	.word	0x08009319
 80092d8:	08009329 	.word	0x08009329
 80092dc:	08009329 	.word	0x08009329
 80092e0:	08009329 	.word	0x08009329
 80092e4:	08009329 	.word	0x08009329
 80092e8:	08009329 	.word	0x08009329
 80092ec:	08009329 	.word	0x08009329
 80092f0:	08009329 	.word	0x08009329
 80092f4:	08009321 	.word	0x08009321
 80092f8:	2301      	movs	r3, #1
 80092fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092fe:	e0bc      	b.n	800947a <UART_SetConfig+0x5a6>
 8009300:	2304      	movs	r3, #4
 8009302:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009306:	e0b8      	b.n	800947a <UART_SetConfig+0x5a6>
 8009308:	2308      	movs	r3, #8
 800930a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800930e:	e0b4      	b.n	800947a <UART_SetConfig+0x5a6>
 8009310:	2310      	movs	r3, #16
 8009312:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009316:	e0b0      	b.n	800947a <UART_SetConfig+0x5a6>
 8009318:	2320      	movs	r3, #32
 800931a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800931e:	e0ac      	b.n	800947a <UART_SetConfig+0x5a6>
 8009320:	2340      	movs	r3, #64	@ 0x40
 8009322:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009326:	e0a8      	b.n	800947a <UART_SetConfig+0x5a6>
 8009328:	2380      	movs	r3, #128	@ 0x80
 800932a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800932e:	e0a4      	b.n	800947a <UART_SetConfig+0x5a6>
 8009330:	697b      	ldr	r3, [r7, #20]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	4a8f      	ldr	r2, [pc, #572]	@ (8009574 <UART_SetConfig+0x6a0>)
 8009336:	4293      	cmp	r3, r2
 8009338:	d130      	bne.n	800939c <UART_SetConfig+0x4c8>
 800933a:	4b8d      	ldr	r3, [pc, #564]	@ (8009570 <UART_SetConfig+0x69c>)
 800933c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800933e:	f003 0307 	and.w	r3, r3, #7
 8009342:	2b05      	cmp	r3, #5
 8009344:	d826      	bhi.n	8009394 <UART_SetConfig+0x4c0>
 8009346:	a201      	add	r2, pc, #4	@ (adr r2, 800934c <UART_SetConfig+0x478>)
 8009348:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800934c:	08009365 	.word	0x08009365
 8009350:	0800936d 	.word	0x0800936d
 8009354:	08009375 	.word	0x08009375
 8009358:	0800937d 	.word	0x0800937d
 800935c:	08009385 	.word	0x08009385
 8009360:	0800938d 	.word	0x0800938d
 8009364:	2300      	movs	r3, #0
 8009366:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800936a:	e086      	b.n	800947a <UART_SetConfig+0x5a6>
 800936c:	2304      	movs	r3, #4
 800936e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009372:	e082      	b.n	800947a <UART_SetConfig+0x5a6>
 8009374:	2308      	movs	r3, #8
 8009376:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800937a:	e07e      	b.n	800947a <UART_SetConfig+0x5a6>
 800937c:	2310      	movs	r3, #16
 800937e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009382:	e07a      	b.n	800947a <UART_SetConfig+0x5a6>
 8009384:	2320      	movs	r3, #32
 8009386:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800938a:	e076      	b.n	800947a <UART_SetConfig+0x5a6>
 800938c:	2340      	movs	r3, #64	@ 0x40
 800938e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009392:	e072      	b.n	800947a <UART_SetConfig+0x5a6>
 8009394:	2380      	movs	r3, #128	@ 0x80
 8009396:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800939a:	e06e      	b.n	800947a <UART_SetConfig+0x5a6>
 800939c:	697b      	ldr	r3, [r7, #20]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	4a75      	ldr	r2, [pc, #468]	@ (8009578 <UART_SetConfig+0x6a4>)
 80093a2:	4293      	cmp	r3, r2
 80093a4:	d130      	bne.n	8009408 <UART_SetConfig+0x534>
 80093a6:	4b72      	ldr	r3, [pc, #456]	@ (8009570 <UART_SetConfig+0x69c>)
 80093a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093aa:	f003 0307 	and.w	r3, r3, #7
 80093ae:	2b05      	cmp	r3, #5
 80093b0:	d826      	bhi.n	8009400 <UART_SetConfig+0x52c>
 80093b2:	a201      	add	r2, pc, #4	@ (adr r2, 80093b8 <UART_SetConfig+0x4e4>)
 80093b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093b8:	080093d1 	.word	0x080093d1
 80093bc:	080093d9 	.word	0x080093d9
 80093c0:	080093e1 	.word	0x080093e1
 80093c4:	080093e9 	.word	0x080093e9
 80093c8:	080093f1 	.word	0x080093f1
 80093cc:	080093f9 	.word	0x080093f9
 80093d0:	2300      	movs	r3, #0
 80093d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093d6:	e050      	b.n	800947a <UART_SetConfig+0x5a6>
 80093d8:	2304      	movs	r3, #4
 80093da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093de:	e04c      	b.n	800947a <UART_SetConfig+0x5a6>
 80093e0:	2308      	movs	r3, #8
 80093e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093e6:	e048      	b.n	800947a <UART_SetConfig+0x5a6>
 80093e8:	2310      	movs	r3, #16
 80093ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093ee:	e044      	b.n	800947a <UART_SetConfig+0x5a6>
 80093f0:	2320      	movs	r3, #32
 80093f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093f6:	e040      	b.n	800947a <UART_SetConfig+0x5a6>
 80093f8:	2340      	movs	r3, #64	@ 0x40
 80093fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093fe:	e03c      	b.n	800947a <UART_SetConfig+0x5a6>
 8009400:	2380      	movs	r3, #128	@ 0x80
 8009402:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009406:	e038      	b.n	800947a <UART_SetConfig+0x5a6>
 8009408:	697b      	ldr	r3, [r7, #20]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	4a5b      	ldr	r2, [pc, #364]	@ (800957c <UART_SetConfig+0x6a8>)
 800940e:	4293      	cmp	r3, r2
 8009410:	d130      	bne.n	8009474 <UART_SetConfig+0x5a0>
 8009412:	4b57      	ldr	r3, [pc, #348]	@ (8009570 <UART_SetConfig+0x69c>)
 8009414:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009416:	f003 0307 	and.w	r3, r3, #7
 800941a:	2b05      	cmp	r3, #5
 800941c:	d826      	bhi.n	800946c <UART_SetConfig+0x598>
 800941e:	a201      	add	r2, pc, #4	@ (adr r2, 8009424 <UART_SetConfig+0x550>)
 8009420:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009424:	0800943d 	.word	0x0800943d
 8009428:	08009445 	.word	0x08009445
 800942c:	0800944d 	.word	0x0800944d
 8009430:	08009455 	.word	0x08009455
 8009434:	0800945d 	.word	0x0800945d
 8009438:	08009465 	.word	0x08009465
 800943c:	2302      	movs	r3, #2
 800943e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009442:	e01a      	b.n	800947a <UART_SetConfig+0x5a6>
 8009444:	2304      	movs	r3, #4
 8009446:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800944a:	e016      	b.n	800947a <UART_SetConfig+0x5a6>
 800944c:	2308      	movs	r3, #8
 800944e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009452:	e012      	b.n	800947a <UART_SetConfig+0x5a6>
 8009454:	2310      	movs	r3, #16
 8009456:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800945a:	e00e      	b.n	800947a <UART_SetConfig+0x5a6>
 800945c:	2320      	movs	r3, #32
 800945e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009462:	e00a      	b.n	800947a <UART_SetConfig+0x5a6>
 8009464:	2340      	movs	r3, #64	@ 0x40
 8009466:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800946a:	e006      	b.n	800947a <UART_SetConfig+0x5a6>
 800946c:	2380      	movs	r3, #128	@ 0x80
 800946e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009472:	e002      	b.n	800947a <UART_SetConfig+0x5a6>
 8009474:	2380      	movs	r3, #128	@ 0x80
 8009476:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800947a:	697b      	ldr	r3, [r7, #20]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	4a3f      	ldr	r2, [pc, #252]	@ (800957c <UART_SetConfig+0x6a8>)
 8009480:	4293      	cmp	r3, r2
 8009482:	f040 80f8 	bne.w	8009676 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009486:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800948a:	2b20      	cmp	r3, #32
 800948c:	dc46      	bgt.n	800951c <UART_SetConfig+0x648>
 800948e:	2b02      	cmp	r3, #2
 8009490:	f2c0 8082 	blt.w	8009598 <UART_SetConfig+0x6c4>
 8009494:	3b02      	subs	r3, #2
 8009496:	2b1e      	cmp	r3, #30
 8009498:	d87e      	bhi.n	8009598 <UART_SetConfig+0x6c4>
 800949a:	a201      	add	r2, pc, #4	@ (adr r2, 80094a0 <UART_SetConfig+0x5cc>)
 800949c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094a0:	08009523 	.word	0x08009523
 80094a4:	08009599 	.word	0x08009599
 80094a8:	0800952b 	.word	0x0800952b
 80094ac:	08009599 	.word	0x08009599
 80094b0:	08009599 	.word	0x08009599
 80094b4:	08009599 	.word	0x08009599
 80094b8:	0800953b 	.word	0x0800953b
 80094bc:	08009599 	.word	0x08009599
 80094c0:	08009599 	.word	0x08009599
 80094c4:	08009599 	.word	0x08009599
 80094c8:	08009599 	.word	0x08009599
 80094cc:	08009599 	.word	0x08009599
 80094d0:	08009599 	.word	0x08009599
 80094d4:	08009599 	.word	0x08009599
 80094d8:	0800954b 	.word	0x0800954b
 80094dc:	08009599 	.word	0x08009599
 80094e0:	08009599 	.word	0x08009599
 80094e4:	08009599 	.word	0x08009599
 80094e8:	08009599 	.word	0x08009599
 80094ec:	08009599 	.word	0x08009599
 80094f0:	08009599 	.word	0x08009599
 80094f4:	08009599 	.word	0x08009599
 80094f8:	08009599 	.word	0x08009599
 80094fc:	08009599 	.word	0x08009599
 8009500:	08009599 	.word	0x08009599
 8009504:	08009599 	.word	0x08009599
 8009508:	08009599 	.word	0x08009599
 800950c:	08009599 	.word	0x08009599
 8009510:	08009599 	.word	0x08009599
 8009514:	08009599 	.word	0x08009599
 8009518:	0800958b 	.word	0x0800958b
 800951c:	2b40      	cmp	r3, #64	@ 0x40
 800951e:	d037      	beq.n	8009590 <UART_SetConfig+0x6bc>
 8009520:	e03a      	b.n	8009598 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009522:	f7fe fb81 	bl	8007c28 <HAL_RCCEx_GetD3PCLK1Freq>
 8009526:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009528:	e03c      	b.n	80095a4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800952a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800952e:	4618      	mov	r0, r3
 8009530:	f7fe fb90 	bl	8007c54 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009536:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009538:	e034      	b.n	80095a4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800953a:	f107 0318 	add.w	r3, r7, #24
 800953e:	4618      	mov	r0, r3
 8009540:	f7fe fcdc 	bl	8007efc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009544:	69fb      	ldr	r3, [r7, #28]
 8009546:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009548:	e02c      	b.n	80095a4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800954a:	4b09      	ldr	r3, [pc, #36]	@ (8009570 <UART_SetConfig+0x69c>)
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	f003 0320 	and.w	r3, r3, #32
 8009552:	2b00      	cmp	r3, #0
 8009554:	d016      	beq.n	8009584 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009556:	4b06      	ldr	r3, [pc, #24]	@ (8009570 <UART_SetConfig+0x69c>)
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	08db      	lsrs	r3, r3, #3
 800955c:	f003 0303 	and.w	r3, r3, #3
 8009560:	4a07      	ldr	r2, [pc, #28]	@ (8009580 <UART_SetConfig+0x6ac>)
 8009562:	fa22 f303 	lsr.w	r3, r2, r3
 8009566:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009568:	e01c      	b.n	80095a4 <UART_SetConfig+0x6d0>
 800956a:	bf00      	nop
 800956c:	40011400 	.word	0x40011400
 8009570:	58024400 	.word	0x58024400
 8009574:	40007800 	.word	0x40007800
 8009578:	40007c00 	.word	0x40007c00
 800957c:	58000c00 	.word	0x58000c00
 8009580:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8009584:	4b9d      	ldr	r3, [pc, #628]	@ (80097fc <UART_SetConfig+0x928>)
 8009586:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009588:	e00c      	b.n	80095a4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800958a:	4b9d      	ldr	r3, [pc, #628]	@ (8009800 <UART_SetConfig+0x92c>)
 800958c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800958e:	e009      	b.n	80095a4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009590:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009594:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009596:	e005      	b.n	80095a4 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8009598:	2300      	movs	r3, #0
 800959a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800959c:	2301      	movs	r3, #1
 800959e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80095a2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80095a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	f000 81de 	beq.w	8009968 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80095ac:	697b      	ldr	r3, [r7, #20]
 80095ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095b0:	4a94      	ldr	r2, [pc, #592]	@ (8009804 <UART_SetConfig+0x930>)
 80095b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80095b6:	461a      	mov	r2, r3
 80095b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095ba:	fbb3 f3f2 	udiv	r3, r3, r2
 80095be:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80095c0:	697b      	ldr	r3, [r7, #20]
 80095c2:	685a      	ldr	r2, [r3, #4]
 80095c4:	4613      	mov	r3, r2
 80095c6:	005b      	lsls	r3, r3, #1
 80095c8:	4413      	add	r3, r2
 80095ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095cc:	429a      	cmp	r2, r3
 80095ce:	d305      	bcc.n	80095dc <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80095d0:	697b      	ldr	r3, [r7, #20]
 80095d2:	685b      	ldr	r3, [r3, #4]
 80095d4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80095d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095d8:	429a      	cmp	r2, r3
 80095da:	d903      	bls.n	80095e4 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80095dc:	2301      	movs	r3, #1
 80095de:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80095e2:	e1c1      	b.n	8009968 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80095e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095e6:	2200      	movs	r2, #0
 80095e8:	60bb      	str	r3, [r7, #8]
 80095ea:	60fa      	str	r2, [r7, #12]
 80095ec:	697b      	ldr	r3, [r7, #20]
 80095ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095f0:	4a84      	ldr	r2, [pc, #528]	@ (8009804 <UART_SetConfig+0x930>)
 80095f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80095f6:	b29b      	uxth	r3, r3
 80095f8:	2200      	movs	r2, #0
 80095fa:	603b      	str	r3, [r7, #0]
 80095fc:	607a      	str	r2, [r7, #4]
 80095fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009602:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009606:	f7f7 f87f 	bl	8000708 <__aeabi_uldivmod>
 800960a:	4602      	mov	r2, r0
 800960c:	460b      	mov	r3, r1
 800960e:	4610      	mov	r0, r2
 8009610:	4619      	mov	r1, r3
 8009612:	f04f 0200 	mov.w	r2, #0
 8009616:	f04f 0300 	mov.w	r3, #0
 800961a:	020b      	lsls	r3, r1, #8
 800961c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009620:	0202      	lsls	r2, r0, #8
 8009622:	6979      	ldr	r1, [r7, #20]
 8009624:	6849      	ldr	r1, [r1, #4]
 8009626:	0849      	lsrs	r1, r1, #1
 8009628:	2000      	movs	r0, #0
 800962a:	460c      	mov	r4, r1
 800962c:	4605      	mov	r5, r0
 800962e:	eb12 0804 	adds.w	r8, r2, r4
 8009632:	eb43 0905 	adc.w	r9, r3, r5
 8009636:	697b      	ldr	r3, [r7, #20]
 8009638:	685b      	ldr	r3, [r3, #4]
 800963a:	2200      	movs	r2, #0
 800963c:	469a      	mov	sl, r3
 800963e:	4693      	mov	fp, r2
 8009640:	4652      	mov	r2, sl
 8009642:	465b      	mov	r3, fp
 8009644:	4640      	mov	r0, r8
 8009646:	4649      	mov	r1, r9
 8009648:	f7f7 f85e 	bl	8000708 <__aeabi_uldivmod>
 800964c:	4602      	mov	r2, r0
 800964e:	460b      	mov	r3, r1
 8009650:	4613      	mov	r3, r2
 8009652:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009654:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009656:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800965a:	d308      	bcc.n	800966e <UART_SetConfig+0x79a>
 800965c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800965e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009662:	d204      	bcs.n	800966e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8009664:	697b      	ldr	r3, [r7, #20]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800966a:	60da      	str	r2, [r3, #12]
 800966c:	e17c      	b.n	8009968 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800966e:	2301      	movs	r3, #1
 8009670:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009674:	e178      	b.n	8009968 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009676:	697b      	ldr	r3, [r7, #20]
 8009678:	69db      	ldr	r3, [r3, #28]
 800967a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800967e:	f040 80c5 	bne.w	800980c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8009682:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009686:	2b20      	cmp	r3, #32
 8009688:	dc48      	bgt.n	800971c <UART_SetConfig+0x848>
 800968a:	2b00      	cmp	r3, #0
 800968c:	db7b      	blt.n	8009786 <UART_SetConfig+0x8b2>
 800968e:	2b20      	cmp	r3, #32
 8009690:	d879      	bhi.n	8009786 <UART_SetConfig+0x8b2>
 8009692:	a201      	add	r2, pc, #4	@ (adr r2, 8009698 <UART_SetConfig+0x7c4>)
 8009694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009698:	08009723 	.word	0x08009723
 800969c:	0800972b 	.word	0x0800972b
 80096a0:	08009787 	.word	0x08009787
 80096a4:	08009787 	.word	0x08009787
 80096a8:	08009733 	.word	0x08009733
 80096ac:	08009787 	.word	0x08009787
 80096b0:	08009787 	.word	0x08009787
 80096b4:	08009787 	.word	0x08009787
 80096b8:	08009743 	.word	0x08009743
 80096bc:	08009787 	.word	0x08009787
 80096c0:	08009787 	.word	0x08009787
 80096c4:	08009787 	.word	0x08009787
 80096c8:	08009787 	.word	0x08009787
 80096cc:	08009787 	.word	0x08009787
 80096d0:	08009787 	.word	0x08009787
 80096d4:	08009787 	.word	0x08009787
 80096d8:	08009753 	.word	0x08009753
 80096dc:	08009787 	.word	0x08009787
 80096e0:	08009787 	.word	0x08009787
 80096e4:	08009787 	.word	0x08009787
 80096e8:	08009787 	.word	0x08009787
 80096ec:	08009787 	.word	0x08009787
 80096f0:	08009787 	.word	0x08009787
 80096f4:	08009787 	.word	0x08009787
 80096f8:	08009787 	.word	0x08009787
 80096fc:	08009787 	.word	0x08009787
 8009700:	08009787 	.word	0x08009787
 8009704:	08009787 	.word	0x08009787
 8009708:	08009787 	.word	0x08009787
 800970c:	08009787 	.word	0x08009787
 8009710:	08009787 	.word	0x08009787
 8009714:	08009787 	.word	0x08009787
 8009718:	08009779 	.word	0x08009779
 800971c:	2b40      	cmp	r3, #64	@ 0x40
 800971e:	d02e      	beq.n	800977e <UART_SetConfig+0x8aa>
 8009720:	e031      	b.n	8009786 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009722:	f7fd f84b 	bl	80067bc <HAL_RCC_GetPCLK1Freq>
 8009726:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009728:	e033      	b.n	8009792 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800972a:	f7fd f85d 	bl	80067e8 <HAL_RCC_GetPCLK2Freq>
 800972e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009730:	e02f      	b.n	8009792 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009732:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009736:	4618      	mov	r0, r3
 8009738:	f7fe fa8c 	bl	8007c54 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800973c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800973e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009740:	e027      	b.n	8009792 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009742:	f107 0318 	add.w	r3, r7, #24
 8009746:	4618      	mov	r0, r3
 8009748:	f7fe fbd8 	bl	8007efc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800974c:	69fb      	ldr	r3, [r7, #28]
 800974e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009750:	e01f      	b.n	8009792 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009752:	4b2d      	ldr	r3, [pc, #180]	@ (8009808 <UART_SetConfig+0x934>)
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	f003 0320 	and.w	r3, r3, #32
 800975a:	2b00      	cmp	r3, #0
 800975c:	d009      	beq.n	8009772 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800975e:	4b2a      	ldr	r3, [pc, #168]	@ (8009808 <UART_SetConfig+0x934>)
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	08db      	lsrs	r3, r3, #3
 8009764:	f003 0303 	and.w	r3, r3, #3
 8009768:	4a24      	ldr	r2, [pc, #144]	@ (80097fc <UART_SetConfig+0x928>)
 800976a:	fa22 f303 	lsr.w	r3, r2, r3
 800976e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009770:	e00f      	b.n	8009792 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8009772:	4b22      	ldr	r3, [pc, #136]	@ (80097fc <UART_SetConfig+0x928>)
 8009774:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009776:	e00c      	b.n	8009792 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009778:	4b21      	ldr	r3, [pc, #132]	@ (8009800 <UART_SetConfig+0x92c>)
 800977a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800977c:	e009      	b.n	8009792 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800977e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009782:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009784:	e005      	b.n	8009792 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8009786:	2300      	movs	r3, #0
 8009788:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800978a:	2301      	movs	r3, #1
 800978c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009790:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009792:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009794:	2b00      	cmp	r3, #0
 8009796:	f000 80e7 	beq.w	8009968 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800979a:	697b      	ldr	r3, [r7, #20]
 800979c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800979e:	4a19      	ldr	r2, [pc, #100]	@ (8009804 <UART_SetConfig+0x930>)
 80097a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80097a4:	461a      	mov	r2, r3
 80097a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80097ac:	005a      	lsls	r2, r3, #1
 80097ae:	697b      	ldr	r3, [r7, #20]
 80097b0:	685b      	ldr	r3, [r3, #4]
 80097b2:	085b      	lsrs	r3, r3, #1
 80097b4:	441a      	add	r2, r3
 80097b6:	697b      	ldr	r3, [r7, #20]
 80097b8:	685b      	ldr	r3, [r3, #4]
 80097ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80097be:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80097c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097c2:	2b0f      	cmp	r3, #15
 80097c4:	d916      	bls.n	80097f4 <UART_SetConfig+0x920>
 80097c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80097cc:	d212      	bcs.n	80097f4 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80097ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097d0:	b29b      	uxth	r3, r3
 80097d2:	f023 030f 	bic.w	r3, r3, #15
 80097d6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80097d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097da:	085b      	lsrs	r3, r3, #1
 80097dc:	b29b      	uxth	r3, r3
 80097de:	f003 0307 	and.w	r3, r3, #7
 80097e2:	b29a      	uxth	r2, r3
 80097e4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80097e6:	4313      	orrs	r3, r2
 80097e8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80097ea:	697b      	ldr	r3, [r7, #20]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80097f0:	60da      	str	r2, [r3, #12]
 80097f2:	e0b9      	b.n	8009968 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80097f4:	2301      	movs	r3, #1
 80097f6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80097fa:	e0b5      	b.n	8009968 <UART_SetConfig+0xa94>
 80097fc:	03d09000 	.word	0x03d09000
 8009800:	003d0900 	.word	0x003d0900
 8009804:	0800f2fc 	.word	0x0800f2fc
 8009808:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800980c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009810:	2b20      	cmp	r3, #32
 8009812:	dc49      	bgt.n	80098a8 <UART_SetConfig+0x9d4>
 8009814:	2b00      	cmp	r3, #0
 8009816:	db7c      	blt.n	8009912 <UART_SetConfig+0xa3e>
 8009818:	2b20      	cmp	r3, #32
 800981a:	d87a      	bhi.n	8009912 <UART_SetConfig+0xa3e>
 800981c:	a201      	add	r2, pc, #4	@ (adr r2, 8009824 <UART_SetConfig+0x950>)
 800981e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009822:	bf00      	nop
 8009824:	080098af 	.word	0x080098af
 8009828:	080098b7 	.word	0x080098b7
 800982c:	08009913 	.word	0x08009913
 8009830:	08009913 	.word	0x08009913
 8009834:	080098bf 	.word	0x080098bf
 8009838:	08009913 	.word	0x08009913
 800983c:	08009913 	.word	0x08009913
 8009840:	08009913 	.word	0x08009913
 8009844:	080098cf 	.word	0x080098cf
 8009848:	08009913 	.word	0x08009913
 800984c:	08009913 	.word	0x08009913
 8009850:	08009913 	.word	0x08009913
 8009854:	08009913 	.word	0x08009913
 8009858:	08009913 	.word	0x08009913
 800985c:	08009913 	.word	0x08009913
 8009860:	08009913 	.word	0x08009913
 8009864:	080098df 	.word	0x080098df
 8009868:	08009913 	.word	0x08009913
 800986c:	08009913 	.word	0x08009913
 8009870:	08009913 	.word	0x08009913
 8009874:	08009913 	.word	0x08009913
 8009878:	08009913 	.word	0x08009913
 800987c:	08009913 	.word	0x08009913
 8009880:	08009913 	.word	0x08009913
 8009884:	08009913 	.word	0x08009913
 8009888:	08009913 	.word	0x08009913
 800988c:	08009913 	.word	0x08009913
 8009890:	08009913 	.word	0x08009913
 8009894:	08009913 	.word	0x08009913
 8009898:	08009913 	.word	0x08009913
 800989c:	08009913 	.word	0x08009913
 80098a0:	08009913 	.word	0x08009913
 80098a4:	08009905 	.word	0x08009905
 80098a8:	2b40      	cmp	r3, #64	@ 0x40
 80098aa:	d02e      	beq.n	800990a <UART_SetConfig+0xa36>
 80098ac:	e031      	b.n	8009912 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80098ae:	f7fc ff85 	bl	80067bc <HAL_RCC_GetPCLK1Freq>
 80098b2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80098b4:	e033      	b.n	800991e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80098b6:	f7fc ff97 	bl	80067e8 <HAL_RCC_GetPCLK2Freq>
 80098ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80098bc:	e02f      	b.n	800991e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80098be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80098c2:	4618      	mov	r0, r3
 80098c4:	f7fe f9c6 	bl	8007c54 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80098c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80098cc:	e027      	b.n	800991e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80098ce:	f107 0318 	add.w	r3, r7, #24
 80098d2:	4618      	mov	r0, r3
 80098d4:	f7fe fb12 	bl	8007efc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80098d8:	69fb      	ldr	r3, [r7, #28]
 80098da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80098dc:	e01f      	b.n	800991e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80098de:	4b2d      	ldr	r3, [pc, #180]	@ (8009994 <UART_SetConfig+0xac0>)
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	f003 0320 	and.w	r3, r3, #32
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d009      	beq.n	80098fe <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80098ea:	4b2a      	ldr	r3, [pc, #168]	@ (8009994 <UART_SetConfig+0xac0>)
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	08db      	lsrs	r3, r3, #3
 80098f0:	f003 0303 	and.w	r3, r3, #3
 80098f4:	4a28      	ldr	r2, [pc, #160]	@ (8009998 <UART_SetConfig+0xac4>)
 80098f6:	fa22 f303 	lsr.w	r3, r2, r3
 80098fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80098fc:	e00f      	b.n	800991e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80098fe:	4b26      	ldr	r3, [pc, #152]	@ (8009998 <UART_SetConfig+0xac4>)
 8009900:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009902:	e00c      	b.n	800991e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009904:	4b25      	ldr	r3, [pc, #148]	@ (800999c <UART_SetConfig+0xac8>)
 8009906:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009908:	e009      	b.n	800991e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800990a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800990e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009910:	e005      	b.n	800991e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8009912:	2300      	movs	r3, #0
 8009914:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009916:	2301      	movs	r3, #1
 8009918:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800991c:	bf00      	nop
    }

    if (pclk != 0U)
 800991e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009920:	2b00      	cmp	r3, #0
 8009922:	d021      	beq.n	8009968 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009924:	697b      	ldr	r3, [r7, #20]
 8009926:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009928:	4a1d      	ldr	r2, [pc, #116]	@ (80099a0 <UART_SetConfig+0xacc>)
 800992a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800992e:	461a      	mov	r2, r3
 8009930:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009932:	fbb3 f2f2 	udiv	r2, r3, r2
 8009936:	697b      	ldr	r3, [r7, #20]
 8009938:	685b      	ldr	r3, [r3, #4]
 800993a:	085b      	lsrs	r3, r3, #1
 800993c:	441a      	add	r2, r3
 800993e:	697b      	ldr	r3, [r7, #20]
 8009940:	685b      	ldr	r3, [r3, #4]
 8009942:	fbb2 f3f3 	udiv	r3, r2, r3
 8009946:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009948:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800994a:	2b0f      	cmp	r3, #15
 800994c:	d909      	bls.n	8009962 <UART_SetConfig+0xa8e>
 800994e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009950:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009954:	d205      	bcs.n	8009962 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009956:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009958:	b29a      	uxth	r2, r3
 800995a:	697b      	ldr	r3, [r7, #20]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	60da      	str	r2, [r3, #12]
 8009960:	e002      	b.n	8009968 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8009962:	2301      	movs	r3, #1
 8009964:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009968:	697b      	ldr	r3, [r7, #20]
 800996a:	2201      	movs	r2, #1
 800996c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009970:	697b      	ldr	r3, [r7, #20]
 8009972:	2201      	movs	r2, #1
 8009974:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009978:	697b      	ldr	r3, [r7, #20]
 800997a:	2200      	movs	r2, #0
 800997c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800997e:	697b      	ldr	r3, [r7, #20]
 8009980:	2200      	movs	r2, #0
 8009982:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009984:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8009988:	4618      	mov	r0, r3
 800998a:	3748      	adds	r7, #72	@ 0x48
 800998c:	46bd      	mov	sp, r7
 800998e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009992:	bf00      	nop
 8009994:	58024400 	.word	0x58024400
 8009998:	03d09000 	.word	0x03d09000
 800999c:	003d0900 	.word	0x003d0900
 80099a0:	0800f2fc 	.word	0x0800f2fc

080099a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80099a4:	b480      	push	{r7}
 80099a6:	b083      	sub	sp, #12
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099b0:	f003 0308 	and.w	r3, r3, #8
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d00a      	beq.n	80099ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	685b      	ldr	r3, [r3, #4]
 80099be:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	430a      	orrs	r2, r1
 80099cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099d2:	f003 0301 	and.w	r3, r3, #1
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d00a      	beq.n	80099f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	685b      	ldr	r3, [r3, #4]
 80099e0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	430a      	orrs	r2, r1
 80099ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099f4:	f003 0302 	and.w	r3, r3, #2
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d00a      	beq.n	8009a12 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	685b      	ldr	r3, [r3, #4]
 8009a02:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	430a      	orrs	r2, r1
 8009a10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a16:	f003 0304 	and.w	r3, r3, #4
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d00a      	beq.n	8009a34 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	685b      	ldr	r3, [r3, #4]
 8009a24:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	430a      	orrs	r2, r1
 8009a32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a38:	f003 0310 	and.w	r3, r3, #16
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d00a      	beq.n	8009a56 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	689b      	ldr	r3, [r3, #8]
 8009a46:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	430a      	orrs	r2, r1
 8009a54:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a5a:	f003 0320 	and.w	r3, r3, #32
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d00a      	beq.n	8009a78 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	689b      	ldr	r3, [r3, #8]
 8009a68:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	430a      	orrs	r2, r1
 8009a76:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d01a      	beq.n	8009aba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	685b      	ldr	r3, [r3, #4]
 8009a8a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	430a      	orrs	r2, r1
 8009a98:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a9e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009aa2:	d10a      	bne.n	8009aba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	685b      	ldr	r3, [r3, #4]
 8009aaa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	430a      	orrs	r2, r1
 8009ab8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009abe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d00a      	beq.n	8009adc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	685b      	ldr	r3, [r3, #4]
 8009acc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	430a      	orrs	r2, r1
 8009ada:	605a      	str	r2, [r3, #4]
  }
}
 8009adc:	bf00      	nop
 8009ade:	370c      	adds	r7, #12
 8009ae0:	46bd      	mov	sp, r7
 8009ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae6:	4770      	bx	lr

08009ae8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b098      	sub	sp, #96	@ 0x60
 8009aec:	af02      	add	r7, sp, #8
 8009aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	2200      	movs	r2, #0
 8009af4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009af8:	f7f8 fc88 	bl	800240c <HAL_GetTick>
 8009afc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	f003 0308 	and.w	r3, r3, #8
 8009b08:	2b08      	cmp	r3, #8
 8009b0a:	d12f      	bne.n	8009b6c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009b0c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009b10:	9300      	str	r3, [sp, #0]
 8009b12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009b14:	2200      	movs	r2, #0
 8009b16:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009b1a:	6878      	ldr	r0, [r7, #4]
 8009b1c:	f000 f88e 	bl	8009c3c <UART_WaitOnFlagUntilTimeout>
 8009b20:	4603      	mov	r3, r0
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d022      	beq.n	8009b6c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b2e:	e853 3f00 	ldrex	r3, [r3]
 8009b32:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009b34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009b3a:	653b      	str	r3, [r7, #80]	@ 0x50
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	461a      	mov	r2, r3
 8009b42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009b44:	647b      	str	r3, [r7, #68]	@ 0x44
 8009b46:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b48:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009b4a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009b4c:	e841 2300 	strex	r3, r2, [r1]
 8009b50:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009b52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d1e6      	bne.n	8009b26 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	2220      	movs	r2, #32
 8009b5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	2200      	movs	r2, #0
 8009b64:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009b68:	2303      	movs	r3, #3
 8009b6a:	e063      	b.n	8009c34 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	f003 0304 	and.w	r3, r3, #4
 8009b76:	2b04      	cmp	r3, #4
 8009b78:	d149      	bne.n	8009c0e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009b7a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009b7e:	9300      	str	r3, [sp, #0]
 8009b80:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009b82:	2200      	movs	r2, #0
 8009b84:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009b88:	6878      	ldr	r0, [r7, #4]
 8009b8a:	f000 f857 	bl	8009c3c <UART_WaitOnFlagUntilTimeout>
 8009b8e:	4603      	mov	r3, r0
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d03c      	beq.n	8009c0e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b9c:	e853 3f00 	ldrex	r3, [r3]
 8009ba0:	623b      	str	r3, [r7, #32]
   return(result);
 8009ba2:	6a3b      	ldr	r3, [r7, #32]
 8009ba4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009ba8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	461a      	mov	r2, r3
 8009bb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009bb2:	633b      	str	r3, [r7, #48]	@ 0x30
 8009bb4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bb6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009bb8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009bba:	e841 2300 	strex	r3, r2, [r1]
 8009bbe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009bc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d1e6      	bne.n	8009b94 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	3308      	adds	r3, #8
 8009bcc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bce:	693b      	ldr	r3, [r7, #16]
 8009bd0:	e853 3f00 	ldrex	r3, [r3]
 8009bd4:	60fb      	str	r3, [r7, #12]
   return(result);
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	f023 0301 	bic.w	r3, r3, #1
 8009bdc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	3308      	adds	r3, #8
 8009be4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009be6:	61fa      	str	r2, [r7, #28]
 8009be8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bea:	69b9      	ldr	r1, [r7, #24]
 8009bec:	69fa      	ldr	r2, [r7, #28]
 8009bee:	e841 2300 	strex	r3, r2, [r1]
 8009bf2:	617b      	str	r3, [r7, #20]
   return(result);
 8009bf4:	697b      	ldr	r3, [r7, #20]
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d1e5      	bne.n	8009bc6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	2220      	movs	r2, #32
 8009bfe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	2200      	movs	r2, #0
 8009c06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009c0a:	2303      	movs	r3, #3
 8009c0c:	e012      	b.n	8009c34 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	2220      	movs	r2, #32
 8009c12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	2220      	movs	r2, #32
 8009c1a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	2200      	movs	r2, #0
 8009c22:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	2200      	movs	r2, #0
 8009c28:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	2200      	movs	r2, #0
 8009c2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009c32:	2300      	movs	r3, #0
}
 8009c34:	4618      	mov	r0, r3
 8009c36:	3758      	adds	r7, #88	@ 0x58
 8009c38:	46bd      	mov	sp, r7
 8009c3a:	bd80      	pop	{r7, pc}

08009c3c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009c3c:	b580      	push	{r7, lr}
 8009c3e:	b084      	sub	sp, #16
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	60f8      	str	r0, [r7, #12]
 8009c44:	60b9      	str	r1, [r7, #8]
 8009c46:	603b      	str	r3, [r7, #0]
 8009c48:	4613      	mov	r3, r2
 8009c4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009c4c:	e04f      	b.n	8009cee <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c4e:	69bb      	ldr	r3, [r7, #24]
 8009c50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c54:	d04b      	beq.n	8009cee <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c56:	f7f8 fbd9 	bl	800240c <HAL_GetTick>
 8009c5a:	4602      	mov	r2, r0
 8009c5c:	683b      	ldr	r3, [r7, #0]
 8009c5e:	1ad3      	subs	r3, r2, r3
 8009c60:	69ba      	ldr	r2, [r7, #24]
 8009c62:	429a      	cmp	r2, r3
 8009c64:	d302      	bcc.n	8009c6c <UART_WaitOnFlagUntilTimeout+0x30>
 8009c66:	69bb      	ldr	r3, [r7, #24]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d101      	bne.n	8009c70 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009c6c:	2303      	movs	r3, #3
 8009c6e:	e04e      	b.n	8009d0e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	f003 0304 	and.w	r3, r3, #4
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d037      	beq.n	8009cee <UART_WaitOnFlagUntilTimeout+0xb2>
 8009c7e:	68bb      	ldr	r3, [r7, #8]
 8009c80:	2b80      	cmp	r3, #128	@ 0x80
 8009c82:	d034      	beq.n	8009cee <UART_WaitOnFlagUntilTimeout+0xb2>
 8009c84:	68bb      	ldr	r3, [r7, #8]
 8009c86:	2b40      	cmp	r3, #64	@ 0x40
 8009c88:	d031      	beq.n	8009cee <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	69db      	ldr	r3, [r3, #28]
 8009c90:	f003 0308 	and.w	r3, r3, #8
 8009c94:	2b08      	cmp	r3, #8
 8009c96:	d110      	bne.n	8009cba <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	2208      	movs	r2, #8
 8009c9e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009ca0:	68f8      	ldr	r0, [r7, #12]
 8009ca2:	f000 f921 	bl	8009ee8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	2208      	movs	r2, #8
 8009caa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	2200      	movs	r2, #0
 8009cb2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009cb6:	2301      	movs	r3, #1
 8009cb8:	e029      	b.n	8009d0e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	69db      	ldr	r3, [r3, #28]
 8009cc0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009cc4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009cc8:	d111      	bne.n	8009cee <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009cd2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009cd4:	68f8      	ldr	r0, [r7, #12]
 8009cd6:	f000 f907 	bl	8009ee8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	2220      	movs	r2, #32
 8009cde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	2200      	movs	r2, #0
 8009ce6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009cea:	2303      	movs	r3, #3
 8009cec:	e00f      	b.n	8009d0e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	69da      	ldr	r2, [r3, #28]
 8009cf4:	68bb      	ldr	r3, [r7, #8]
 8009cf6:	4013      	ands	r3, r2
 8009cf8:	68ba      	ldr	r2, [r7, #8]
 8009cfa:	429a      	cmp	r2, r3
 8009cfc:	bf0c      	ite	eq
 8009cfe:	2301      	moveq	r3, #1
 8009d00:	2300      	movne	r3, #0
 8009d02:	b2db      	uxtb	r3, r3
 8009d04:	461a      	mov	r2, r3
 8009d06:	79fb      	ldrb	r3, [r7, #7]
 8009d08:	429a      	cmp	r2, r3
 8009d0a:	d0a0      	beq.n	8009c4e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009d0c:	2300      	movs	r3, #0
}
 8009d0e:	4618      	mov	r0, r3
 8009d10:	3710      	adds	r7, #16
 8009d12:	46bd      	mov	sp, r7
 8009d14:	bd80      	pop	{r7, pc}
	...

08009d18 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009d18:	b580      	push	{r7, lr}
 8009d1a:	b096      	sub	sp, #88	@ 0x58
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	60f8      	str	r0, [r7, #12]
 8009d20:	60b9      	str	r1, [r7, #8]
 8009d22:	4613      	mov	r3, r2
 8009d24:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	68ba      	ldr	r2, [r7, #8]
 8009d2a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	88fa      	ldrh	r2, [r7, #6]
 8009d30:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	2200      	movs	r2, #0
 8009d38:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	2222      	movs	r2, #34	@ 0x22
 8009d40:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d02d      	beq.n	8009daa <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d54:	4a40      	ldr	r2, [pc, #256]	@ (8009e58 <UART_Start_Receive_DMA+0x140>)
 8009d56:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d5e:	4a3f      	ldr	r2, [pc, #252]	@ (8009e5c <UART_Start_Receive_DMA+0x144>)
 8009d60:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d68:	4a3d      	ldr	r2, [pc, #244]	@ (8009e60 <UART_Start_Receive_DMA+0x148>)
 8009d6a:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d72:	2200      	movs	r2, #0
 8009d74:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	3324      	adds	r3, #36	@ 0x24
 8009d82:	4619      	mov	r1, r3
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d88:	461a      	mov	r2, r3
 8009d8a:	88fb      	ldrh	r3, [r7, #6]
 8009d8c:	f7f9 f85e 	bl	8002e4c <HAL_DMA_Start_IT>
 8009d90:	4603      	mov	r3, r0
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d009      	beq.n	8009daa <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	2210      	movs	r2, #16
 8009d9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	2220      	movs	r2, #32
 8009da2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8009da6:	2301      	movs	r3, #1
 8009da8:	e051      	b.n	8009e4e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	691b      	ldr	r3, [r3, #16]
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d018      	beq.n	8009de4 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009db8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009dba:	e853 3f00 	ldrex	r3, [r3]
 8009dbe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009dc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dc2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009dc6:	657b      	str	r3, [r7, #84]	@ 0x54
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	461a      	mov	r2, r3
 8009dce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009dd0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009dd2:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dd4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009dd6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009dd8:	e841 2300 	strex	r3, r2, [r1]
 8009ddc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009dde:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d1e6      	bne.n	8009db2 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	3308      	adds	r3, #8
 8009dea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dee:	e853 3f00 	ldrex	r3, [r3]
 8009df2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009df6:	f043 0301 	orr.w	r3, r3, #1
 8009dfa:	653b      	str	r3, [r7, #80]	@ 0x50
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	3308      	adds	r3, #8
 8009e02:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009e04:	637a      	str	r2, [r7, #52]	@ 0x34
 8009e06:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e08:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009e0a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009e0c:	e841 2300 	strex	r3, r2, [r1]
 8009e10:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009e12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d1e5      	bne.n	8009de4 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	3308      	adds	r3, #8
 8009e1e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e20:	697b      	ldr	r3, [r7, #20]
 8009e22:	e853 3f00 	ldrex	r3, [r3]
 8009e26:	613b      	str	r3, [r7, #16]
   return(result);
 8009e28:	693b      	ldr	r3, [r7, #16]
 8009e2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	3308      	adds	r3, #8
 8009e36:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009e38:	623a      	str	r2, [r7, #32]
 8009e3a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e3c:	69f9      	ldr	r1, [r7, #28]
 8009e3e:	6a3a      	ldr	r2, [r7, #32]
 8009e40:	e841 2300 	strex	r3, r2, [r1]
 8009e44:	61bb      	str	r3, [r7, #24]
   return(result);
 8009e46:	69bb      	ldr	r3, [r7, #24]
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d1e5      	bne.n	8009e18 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8009e4c:	2300      	movs	r3, #0
}
 8009e4e:	4618      	mov	r0, r3
 8009e50:	3758      	adds	r7, #88	@ 0x58
 8009e52:	46bd      	mov	sp, r7
 8009e54:	bd80      	pop	{r7, pc}
 8009e56:	bf00      	nop
 8009e58:	08009fb5 	.word	0x08009fb5
 8009e5c:	0800a0dd 	.word	0x0800a0dd
 8009e60:	0800a11b 	.word	0x0800a11b

08009e64 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009e64:	b480      	push	{r7}
 8009e66:	b08f      	sub	sp, #60	@ 0x3c
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e72:	6a3b      	ldr	r3, [r7, #32]
 8009e74:	e853 3f00 	ldrex	r3, [r3]
 8009e78:	61fb      	str	r3, [r7, #28]
   return(result);
 8009e7a:	69fb      	ldr	r3, [r7, #28]
 8009e7c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009e80:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	461a      	mov	r2, r3
 8009e88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009e8c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e8e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009e90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009e92:	e841 2300 	strex	r3, r2, [r1]
 8009e96:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d1e6      	bne.n	8009e6c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	3308      	adds	r3, #8
 8009ea4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	e853 3f00 	ldrex	r3, [r3]
 8009eac:	60bb      	str	r3, [r7, #8]
   return(result);
 8009eae:	68bb      	ldr	r3, [r7, #8]
 8009eb0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009eb4:	633b      	str	r3, [r7, #48]	@ 0x30
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	3308      	adds	r3, #8
 8009ebc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ebe:	61ba      	str	r2, [r7, #24]
 8009ec0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ec2:	6979      	ldr	r1, [r7, #20]
 8009ec4:	69ba      	ldr	r2, [r7, #24]
 8009ec6:	e841 2300 	strex	r3, r2, [r1]
 8009eca:	613b      	str	r3, [r7, #16]
   return(result);
 8009ecc:	693b      	ldr	r3, [r7, #16]
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d1e5      	bne.n	8009e9e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	2220      	movs	r2, #32
 8009ed6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8009eda:	bf00      	nop
 8009edc:	373c      	adds	r7, #60	@ 0x3c
 8009ede:	46bd      	mov	sp, r7
 8009ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee4:	4770      	bx	lr
	...

08009ee8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009ee8:	b480      	push	{r7}
 8009eea:	b095      	sub	sp, #84	@ 0x54
 8009eec:	af00      	add	r7, sp, #0
 8009eee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ef6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ef8:	e853 3f00 	ldrex	r3, [r3]
 8009efc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009efe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f00:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009f04:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	461a      	mov	r2, r3
 8009f0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009f0e:	643b      	str	r3, [r7, #64]	@ 0x40
 8009f10:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f12:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009f14:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009f16:	e841 2300 	strex	r3, r2, [r1]
 8009f1a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009f1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d1e6      	bne.n	8009ef0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	3308      	adds	r3, #8
 8009f28:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f2a:	6a3b      	ldr	r3, [r7, #32]
 8009f2c:	e853 3f00 	ldrex	r3, [r3]
 8009f30:	61fb      	str	r3, [r7, #28]
   return(result);
 8009f32:	69fa      	ldr	r2, [r7, #28]
 8009f34:	4b1e      	ldr	r3, [pc, #120]	@ (8009fb0 <UART_EndRxTransfer+0xc8>)
 8009f36:	4013      	ands	r3, r2
 8009f38:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	3308      	adds	r3, #8
 8009f40:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009f42:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009f44:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f46:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009f48:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009f4a:	e841 2300 	strex	r3, r2, [r1]
 8009f4e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d1e5      	bne.n	8009f22 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009f5a:	2b01      	cmp	r3, #1
 8009f5c:	d118      	bne.n	8009f90 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	e853 3f00 	ldrex	r3, [r3]
 8009f6a:	60bb      	str	r3, [r7, #8]
   return(result);
 8009f6c:	68bb      	ldr	r3, [r7, #8]
 8009f6e:	f023 0310 	bic.w	r3, r3, #16
 8009f72:	647b      	str	r3, [r7, #68]	@ 0x44
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	461a      	mov	r2, r3
 8009f7a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009f7c:	61bb      	str	r3, [r7, #24]
 8009f7e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f80:	6979      	ldr	r1, [r7, #20]
 8009f82:	69ba      	ldr	r2, [r7, #24]
 8009f84:	e841 2300 	strex	r3, r2, [r1]
 8009f88:	613b      	str	r3, [r7, #16]
   return(result);
 8009f8a:	693b      	ldr	r3, [r7, #16]
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d1e6      	bne.n	8009f5e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	2220      	movs	r2, #32
 8009f94:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009fa4:	bf00      	nop
 8009fa6:	3754      	adds	r7, #84	@ 0x54
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fae:	4770      	bx	lr
 8009fb0:	effffffe 	.word	0xeffffffe

08009fb4 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009fb4:	b580      	push	{r7, lr}
 8009fb6:	b09c      	sub	sp, #112	@ 0x70
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fc0:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	69db      	ldr	r3, [r3, #28]
 8009fc6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009fca:	d071      	beq.n	800a0b0 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 8009fcc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009fce:	2200      	movs	r2, #0
 8009fd0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009fd4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009fdc:	e853 3f00 	ldrex	r3, [r3]
 8009fe0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009fe2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009fe4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009fe8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009fea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	461a      	mov	r2, r3
 8009ff0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009ff2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009ff4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ff6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009ff8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009ffa:	e841 2300 	strex	r3, r2, [r1]
 8009ffe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a000:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a002:	2b00      	cmp	r3, #0
 800a004:	d1e6      	bne.n	8009fd4 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a006:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	3308      	adds	r3, #8
 800a00c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a00e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a010:	e853 3f00 	ldrex	r3, [r3]
 800a014:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a016:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a018:	f023 0301 	bic.w	r3, r3, #1
 800a01c:	667b      	str	r3, [r7, #100]	@ 0x64
 800a01e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	3308      	adds	r3, #8
 800a024:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a026:	647a      	str	r2, [r7, #68]	@ 0x44
 800a028:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a02a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a02c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a02e:	e841 2300 	strex	r3, r2, [r1]
 800a032:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a034:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a036:	2b00      	cmp	r3, #0
 800a038:	d1e5      	bne.n	800a006 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a03a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	3308      	adds	r3, #8
 800a040:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a044:	e853 3f00 	ldrex	r3, [r3]
 800a048:	623b      	str	r3, [r7, #32]
   return(result);
 800a04a:	6a3b      	ldr	r3, [r7, #32]
 800a04c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a050:	663b      	str	r3, [r7, #96]	@ 0x60
 800a052:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	3308      	adds	r3, #8
 800a058:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a05a:	633a      	str	r2, [r7, #48]	@ 0x30
 800a05c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a05e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a060:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a062:	e841 2300 	strex	r3, r2, [r1]
 800a066:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d1e5      	bne.n	800a03a <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a06e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a070:	2220      	movs	r2, #32
 800a072:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a076:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a078:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a07a:	2b01      	cmp	r3, #1
 800a07c:	d118      	bne.n	800a0b0 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a07e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a084:	693b      	ldr	r3, [r7, #16]
 800a086:	e853 3f00 	ldrex	r3, [r3]
 800a08a:	60fb      	str	r3, [r7, #12]
   return(result);
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	f023 0310 	bic.w	r3, r3, #16
 800a092:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a094:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	461a      	mov	r2, r3
 800a09a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a09c:	61fb      	str	r3, [r7, #28]
 800a09e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0a0:	69b9      	ldr	r1, [r7, #24]
 800a0a2:	69fa      	ldr	r2, [r7, #28]
 800a0a4:	e841 2300 	strex	r3, r2, [r1]
 800a0a8:	617b      	str	r3, [r7, #20]
   return(result);
 800a0aa:	697b      	ldr	r3, [r7, #20]
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d1e6      	bne.n	800a07e <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a0b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a0b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a0b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a0ba:	2b01      	cmp	r3, #1
 800a0bc:	d107      	bne.n	800a0ce <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a0be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a0c0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a0c4:	4619      	mov	r1, r3
 800a0c6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a0c8:	f7fe fef8 	bl	8008ebc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a0cc:	e002      	b.n	800a0d4 <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 800a0ce:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a0d0:	f7fe fed6 	bl	8008e80 <HAL_UART_RxCpltCallback>
}
 800a0d4:	bf00      	nop
 800a0d6:	3770      	adds	r7, #112	@ 0x70
 800a0d8:	46bd      	mov	sp, r7
 800a0da:	bd80      	pop	{r7, pc}

0800a0dc <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a0dc:	b580      	push	{r7, lr}
 800a0de:	b084      	sub	sp, #16
 800a0e0:	af00      	add	r7, sp, #0
 800a0e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0e8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	2201      	movs	r2, #1
 800a0ee:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a0f4:	2b01      	cmp	r3, #1
 800a0f6:	d109      	bne.n	800a10c <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a0fe:	085b      	lsrs	r3, r3, #1
 800a100:	b29b      	uxth	r3, r3
 800a102:	4619      	mov	r1, r3
 800a104:	68f8      	ldr	r0, [r7, #12]
 800a106:	f7fe fed9 	bl	8008ebc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a10a:	e002      	b.n	800a112 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800a10c:	68f8      	ldr	r0, [r7, #12]
 800a10e:	f7fe fec1 	bl	8008e94 <HAL_UART_RxHalfCpltCallback>
}
 800a112:	bf00      	nop
 800a114:	3710      	adds	r7, #16
 800a116:	46bd      	mov	sp, r7
 800a118:	bd80      	pop	{r7, pc}

0800a11a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a11a:	b580      	push	{r7, lr}
 800a11c:	b086      	sub	sp, #24
 800a11e:	af00      	add	r7, sp, #0
 800a120:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a126:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800a128:	697b      	ldr	r3, [r7, #20]
 800a12a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a12e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800a130:	697b      	ldr	r3, [r7, #20]
 800a132:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a136:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800a138:	697b      	ldr	r3, [r7, #20]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	689b      	ldr	r3, [r3, #8]
 800a13e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a142:	2b80      	cmp	r3, #128	@ 0x80
 800a144:	d109      	bne.n	800a15a <UART_DMAError+0x40>
 800a146:	693b      	ldr	r3, [r7, #16]
 800a148:	2b21      	cmp	r3, #33	@ 0x21
 800a14a:	d106      	bne.n	800a15a <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800a14c:	697b      	ldr	r3, [r7, #20]
 800a14e:	2200      	movs	r2, #0
 800a150:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800a154:	6978      	ldr	r0, [r7, #20]
 800a156:	f7ff fe85 	bl	8009e64 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800a15a:	697b      	ldr	r3, [r7, #20]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	689b      	ldr	r3, [r3, #8]
 800a160:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a164:	2b40      	cmp	r3, #64	@ 0x40
 800a166:	d109      	bne.n	800a17c <UART_DMAError+0x62>
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	2b22      	cmp	r3, #34	@ 0x22
 800a16c:	d106      	bne.n	800a17c <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800a16e:	697b      	ldr	r3, [r7, #20]
 800a170:	2200      	movs	r2, #0
 800a172:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800a176:	6978      	ldr	r0, [r7, #20]
 800a178:	f7ff feb6 	bl	8009ee8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a17c:	697b      	ldr	r3, [r7, #20]
 800a17e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a182:	f043 0210 	orr.w	r2, r3, #16
 800a186:	697b      	ldr	r3, [r7, #20]
 800a188:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a18c:	6978      	ldr	r0, [r7, #20]
 800a18e:	f7fe fe8b 	bl	8008ea8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a192:	bf00      	nop
 800a194:	3718      	adds	r7, #24
 800a196:	46bd      	mov	sp, r7
 800a198:	bd80      	pop	{r7, pc}

0800a19a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a19a:	b580      	push	{r7, lr}
 800a19c:	b084      	sub	sp, #16
 800a19e:	af00      	add	r7, sp, #0
 800a1a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1a6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a1b0:	68f8      	ldr	r0, [r7, #12]
 800a1b2:	f7fe fe79 	bl	8008ea8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a1b6:	bf00      	nop
 800a1b8:	3710      	adds	r7, #16
 800a1ba:	46bd      	mov	sp, r7
 800a1bc:	bd80      	pop	{r7, pc}

0800a1be <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a1be:	b580      	push	{r7, lr}
 800a1c0:	b088      	sub	sp, #32
 800a1c2:	af00      	add	r7, sp, #0
 800a1c4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	e853 3f00 	ldrex	r3, [r3]
 800a1d2:	60bb      	str	r3, [r7, #8]
   return(result);
 800a1d4:	68bb      	ldr	r3, [r7, #8]
 800a1d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a1da:	61fb      	str	r3, [r7, #28]
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	461a      	mov	r2, r3
 800a1e2:	69fb      	ldr	r3, [r7, #28]
 800a1e4:	61bb      	str	r3, [r7, #24]
 800a1e6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1e8:	6979      	ldr	r1, [r7, #20]
 800a1ea:	69ba      	ldr	r2, [r7, #24]
 800a1ec:	e841 2300 	strex	r3, r2, [r1]
 800a1f0:	613b      	str	r3, [r7, #16]
   return(result);
 800a1f2:	693b      	ldr	r3, [r7, #16]
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d1e6      	bne.n	800a1c6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	2220      	movs	r2, #32
 800a1fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	2200      	movs	r2, #0
 800a204:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a206:	6878      	ldr	r0, [r7, #4]
 800a208:	f7fe fe30 	bl	8008e6c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a20c:	bf00      	nop
 800a20e:	3720      	adds	r7, #32
 800a210:	46bd      	mov	sp, r7
 800a212:	bd80      	pop	{r7, pc}

0800a214 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a214:	b480      	push	{r7}
 800a216:	b083      	sub	sp, #12
 800a218:	af00      	add	r7, sp, #0
 800a21a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a21c:	bf00      	nop
 800a21e:	370c      	adds	r7, #12
 800a220:	46bd      	mov	sp, r7
 800a222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a226:	4770      	bx	lr

0800a228 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a228:	b480      	push	{r7}
 800a22a:	b083      	sub	sp, #12
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a230:	bf00      	nop
 800a232:	370c      	adds	r7, #12
 800a234:	46bd      	mov	sp, r7
 800a236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23a:	4770      	bx	lr

0800a23c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a23c:	b480      	push	{r7}
 800a23e:	b083      	sub	sp, #12
 800a240:	af00      	add	r7, sp, #0
 800a242:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a244:	bf00      	nop
 800a246:	370c      	adds	r7, #12
 800a248:	46bd      	mov	sp, r7
 800a24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a24e:	4770      	bx	lr

0800a250 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a250:	b480      	push	{r7}
 800a252:	b085      	sub	sp, #20
 800a254:	af00      	add	r7, sp, #0
 800a256:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a25e:	2b01      	cmp	r3, #1
 800a260:	d101      	bne.n	800a266 <HAL_UARTEx_DisableFifoMode+0x16>
 800a262:	2302      	movs	r3, #2
 800a264:	e027      	b.n	800a2b6 <HAL_UARTEx_DisableFifoMode+0x66>
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	2201      	movs	r2, #1
 800a26a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	2224      	movs	r2, #36	@ 0x24
 800a272:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	681a      	ldr	r2, [r3, #0]
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	f022 0201 	bic.w	r2, r2, #1
 800a28c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a294:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	2200      	movs	r2, #0
 800a29a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	68fa      	ldr	r2, [r7, #12]
 800a2a2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	2220      	movs	r2, #32
 800a2a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	2200      	movs	r2, #0
 800a2b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a2b4:	2300      	movs	r3, #0
}
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	3714      	adds	r7, #20
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c0:	4770      	bx	lr

0800a2c2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a2c2:	b580      	push	{r7, lr}
 800a2c4:	b084      	sub	sp, #16
 800a2c6:	af00      	add	r7, sp, #0
 800a2c8:	6078      	str	r0, [r7, #4]
 800a2ca:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a2d2:	2b01      	cmp	r3, #1
 800a2d4:	d101      	bne.n	800a2da <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a2d6:	2302      	movs	r3, #2
 800a2d8:	e02d      	b.n	800a336 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	2201      	movs	r2, #1
 800a2de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	2224      	movs	r2, #36	@ 0x24
 800a2e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	681a      	ldr	r2, [r3, #0]
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	f022 0201 	bic.w	r2, r2, #1
 800a300:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	689b      	ldr	r3, [r3, #8]
 800a308:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	683a      	ldr	r2, [r7, #0]
 800a312:	430a      	orrs	r2, r1
 800a314:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a316:	6878      	ldr	r0, [r7, #4]
 800a318:	f000 f850 	bl	800a3bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	68fa      	ldr	r2, [r7, #12]
 800a322:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2220      	movs	r2, #32
 800a328:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	2200      	movs	r2, #0
 800a330:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a334:	2300      	movs	r3, #0
}
 800a336:	4618      	mov	r0, r3
 800a338:	3710      	adds	r7, #16
 800a33a:	46bd      	mov	sp, r7
 800a33c:	bd80      	pop	{r7, pc}

0800a33e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a33e:	b580      	push	{r7, lr}
 800a340:	b084      	sub	sp, #16
 800a342:	af00      	add	r7, sp, #0
 800a344:	6078      	str	r0, [r7, #4]
 800a346:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a34e:	2b01      	cmp	r3, #1
 800a350:	d101      	bne.n	800a356 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a352:	2302      	movs	r3, #2
 800a354:	e02d      	b.n	800a3b2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	2201      	movs	r2, #1
 800a35a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	2224      	movs	r2, #36	@ 0x24
 800a362:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	681a      	ldr	r2, [r3, #0]
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	f022 0201 	bic.w	r2, r2, #1
 800a37c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	689b      	ldr	r3, [r3, #8]
 800a384:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	683a      	ldr	r2, [r7, #0]
 800a38e:	430a      	orrs	r2, r1
 800a390:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a392:	6878      	ldr	r0, [r7, #4]
 800a394:	f000 f812 	bl	800a3bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	68fa      	ldr	r2, [r7, #12]
 800a39e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	2220      	movs	r2, #32
 800a3a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	2200      	movs	r2, #0
 800a3ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a3b0:	2300      	movs	r3, #0
}
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	3710      	adds	r7, #16
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	bd80      	pop	{r7, pc}
	...

0800a3bc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a3bc:	b480      	push	{r7}
 800a3be:	b085      	sub	sp, #20
 800a3c0:	af00      	add	r7, sp, #0
 800a3c2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d108      	bne.n	800a3de <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	2201      	movs	r2, #1
 800a3d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	2201      	movs	r2, #1
 800a3d8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a3dc:	e031      	b.n	800a442 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a3de:	2310      	movs	r3, #16
 800a3e0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a3e2:	2310      	movs	r3, #16
 800a3e4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	689b      	ldr	r3, [r3, #8]
 800a3ec:	0e5b      	lsrs	r3, r3, #25
 800a3ee:	b2db      	uxtb	r3, r3
 800a3f0:	f003 0307 	and.w	r3, r3, #7
 800a3f4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	689b      	ldr	r3, [r3, #8]
 800a3fc:	0f5b      	lsrs	r3, r3, #29
 800a3fe:	b2db      	uxtb	r3, r3
 800a400:	f003 0307 	and.w	r3, r3, #7
 800a404:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a406:	7bbb      	ldrb	r3, [r7, #14]
 800a408:	7b3a      	ldrb	r2, [r7, #12]
 800a40a:	4911      	ldr	r1, [pc, #68]	@ (800a450 <UARTEx_SetNbDataToProcess+0x94>)
 800a40c:	5c8a      	ldrb	r2, [r1, r2]
 800a40e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a412:	7b3a      	ldrb	r2, [r7, #12]
 800a414:	490f      	ldr	r1, [pc, #60]	@ (800a454 <UARTEx_SetNbDataToProcess+0x98>)
 800a416:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a418:	fb93 f3f2 	sdiv	r3, r3, r2
 800a41c:	b29a      	uxth	r2, r3
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a424:	7bfb      	ldrb	r3, [r7, #15]
 800a426:	7b7a      	ldrb	r2, [r7, #13]
 800a428:	4909      	ldr	r1, [pc, #36]	@ (800a450 <UARTEx_SetNbDataToProcess+0x94>)
 800a42a:	5c8a      	ldrb	r2, [r1, r2]
 800a42c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a430:	7b7a      	ldrb	r2, [r7, #13]
 800a432:	4908      	ldr	r1, [pc, #32]	@ (800a454 <UARTEx_SetNbDataToProcess+0x98>)
 800a434:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a436:	fb93 f3f2 	sdiv	r3, r3, r2
 800a43a:	b29a      	uxth	r2, r3
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a442:	bf00      	nop
 800a444:	3714      	adds	r7, #20
 800a446:	46bd      	mov	sp, r7
 800a448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44c:	4770      	bx	lr
 800a44e:	bf00      	nop
 800a450:	0800f314 	.word	0x0800f314
 800a454:	0800f31c 	.word	0x0800f31c

0800a458 <sulp>:
 800a458:	b570      	push	{r4, r5, r6, lr}
 800a45a:	4604      	mov	r4, r0
 800a45c:	460d      	mov	r5, r1
 800a45e:	4616      	mov	r6, r2
 800a460:	ec45 4b10 	vmov	d0, r4, r5
 800a464:	f003 fbf2 	bl	800dc4c <__ulp>
 800a468:	b17e      	cbz	r6, 800a48a <sulp+0x32>
 800a46a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a46e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a472:	2b00      	cmp	r3, #0
 800a474:	dd09      	ble.n	800a48a <sulp+0x32>
 800a476:	051b      	lsls	r3, r3, #20
 800a478:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800a47c:	2000      	movs	r0, #0
 800a47e:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800a482:	ec41 0b17 	vmov	d7, r0, r1
 800a486:	ee20 0b07 	vmul.f64	d0, d0, d7
 800a48a:	bd70      	pop	{r4, r5, r6, pc}
 800a48c:	0000      	movs	r0, r0
	...

0800a490 <_strtod_l>:
 800a490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a494:	ed2d 8b0a 	vpush	{d8-d12}
 800a498:	b097      	sub	sp, #92	@ 0x5c
 800a49a:	4688      	mov	r8, r1
 800a49c:	920e      	str	r2, [sp, #56]	@ 0x38
 800a49e:	2200      	movs	r2, #0
 800a4a0:	9212      	str	r2, [sp, #72]	@ 0x48
 800a4a2:	9005      	str	r0, [sp, #20]
 800a4a4:	f04f 0a00 	mov.w	sl, #0
 800a4a8:	f04f 0b00 	mov.w	fp, #0
 800a4ac:	460a      	mov	r2, r1
 800a4ae:	9211      	str	r2, [sp, #68]	@ 0x44
 800a4b0:	7811      	ldrb	r1, [r2, #0]
 800a4b2:	292b      	cmp	r1, #43	@ 0x2b
 800a4b4:	d04c      	beq.n	800a550 <_strtod_l+0xc0>
 800a4b6:	d839      	bhi.n	800a52c <_strtod_l+0x9c>
 800a4b8:	290d      	cmp	r1, #13
 800a4ba:	d833      	bhi.n	800a524 <_strtod_l+0x94>
 800a4bc:	2908      	cmp	r1, #8
 800a4be:	d833      	bhi.n	800a528 <_strtod_l+0x98>
 800a4c0:	2900      	cmp	r1, #0
 800a4c2:	d03c      	beq.n	800a53e <_strtod_l+0xae>
 800a4c4:	2200      	movs	r2, #0
 800a4c6:	9208      	str	r2, [sp, #32]
 800a4c8:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800a4ca:	782a      	ldrb	r2, [r5, #0]
 800a4cc:	2a30      	cmp	r2, #48	@ 0x30
 800a4ce:	f040 80b7 	bne.w	800a640 <_strtod_l+0x1b0>
 800a4d2:	786a      	ldrb	r2, [r5, #1]
 800a4d4:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a4d8:	2a58      	cmp	r2, #88	@ 0x58
 800a4da:	d170      	bne.n	800a5be <_strtod_l+0x12e>
 800a4dc:	9302      	str	r3, [sp, #8]
 800a4de:	9b08      	ldr	r3, [sp, #32]
 800a4e0:	9301      	str	r3, [sp, #4]
 800a4e2:	ab12      	add	r3, sp, #72	@ 0x48
 800a4e4:	9300      	str	r3, [sp, #0]
 800a4e6:	4a90      	ldr	r2, [pc, #576]	@ (800a728 <_strtod_l+0x298>)
 800a4e8:	9805      	ldr	r0, [sp, #20]
 800a4ea:	ab13      	add	r3, sp, #76	@ 0x4c
 800a4ec:	a911      	add	r1, sp, #68	@ 0x44
 800a4ee:	f002 fca7 	bl	800ce40 <__gethex>
 800a4f2:	f010 060f 	ands.w	r6, r0, #15
 800a4f6:	4604      	mov	r4, r0
 800a4f8:	d005      	beq.n	800a506 <_strtod_l+0x76>
 800a4fa:	2e06      	cmp	r6, #6
 800a4fc:	d12a      	bne.n	800a554 <_strtod_l+0xc4>
 800a4fe:	3501      	adds	r5, #1
 800a500:	2300      	movs	r3, #0
 800a502:	9511      	str	r5, [sp, #68]	@ 0x44
 800a504:	9308      	str	r3, [sp, #32]
 800a506:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a508:	2b00      	cmp	r3, #0
 800a50a:	f040 8537 	bne.w	800af7c <_strtod_l+0xaec>
 800a50e:	9b08      	ldr	r3, [sp, #32]
 800a510:	ec4b ab10 	vmov	d0, sl, fp
 800a514:	b1cb      	cbz	r3, 800a54a <_strtod_l+0xba>
 800a516:	eeb1 0b40 	vneg.f64	d0, d0
 800a51a:	b017      	add	sp, #92	@ 0x5c
 800a51c:	ecbd 8b0a 	vpop	{d8-d12}
 800a520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a524:	2920      	cmp	r1, #32
 800a526:	d1cd      	bne.n	800a4c4 <_strtod_l+0x34>
 800a528:	3201      	adds	r2, #1
 800a52a:	e7c0      	b.n	800a4ae <_strtod_l+0x1e>
 800a52c:	292d      	cmp	r1, #45	@ 0x2d
 800a52e:	d1c9      	bne.n	800a4c4 <_strtod_l+0x34>
 800a530:	2101      	movs	r1, #1
 800a532:	9108      	str	r1, [sp, #32]
 800a534:	1c51      	adds	r1, r2, #1
 800a536:	9111      	str	r1, [sp, #68]	@ 0x44
 800a538:	7852      	ldrb	r2, [r2, #1]
 800a53a:	2a00      	cmp	r2, #0
 800a53c:	d1c4      	bne.n	800a4c8 <_strtod_l+0x38>
 800a53e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a540:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800a544:	2b00      	cmp	r3, #0
 800a546:	f040 8517 	bne.w	800af78 <_strtod_l+0xae8>
 800a54a:	ec4b ab10 	vmov	d0, sl, fp
 800a54e:	e7e4      	b.n	800a51a <_strtod_l+0x8a>
 800a550:	2100      	movs	r1, #0
 800a552:	e7ee      	b.n	800a532 <_strtod_l+0xa2>
 800a554:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a556:	b13a      	cbz	r2, 800a568 <_strtod_l+0xd8>
 800a558:	2135      	movs	r1, #53	@ 0x35
 800a55a:	a814      	add	r0, sp, #80	@ 0x50
 800a55c:	f003 fc6d 	bl	800de3a <__copybits>
 800a560:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a562:	9805      	ldr	r0, [sp, #20]
 800a564:	f003 f846 	bl	800d5f4 <_Bfree>
 800a568:	1e73      	subs	r3, r6, #1
 800a56a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a56c:	2b04      	cmp	r3, #4
 800a56e:	d806      	bhi.n	800a57e <_strtod_l+0xee>
 800a570:	e8df f003 	tbb	[pc, r3]
 800a574:	201d0314 	.word	0x201d0314
 800a578:	14          	.byte	0x14
 800a579:	00          	.byte	0x00
 800a57a:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800a57e:	05e3      	lsls	r3, r4, #23
 800a580:	bf48      	it	mi
 800a582:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a586:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a58a:	0d1b      	lsrs	r3, r3, #20
 800a58c:	051b      	lsls	r3, r3, #20
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d1b9      	bne.n	800a506 <_strtod_l+0x76>
 800a592:	f001 fd71 	bl	800c078 <__errno>
 800a596:	2322      	movs	r3, #34	@ 0x22
 800a598:	6003      	str	r3, [r0, #0]
 800a59a:	e7b4      	b.n	800a506 <_strtod_l+0x76>
 800a59c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800a5a0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a5a4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a5a8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a5ac:	e7e7      	b.n	800a57e <_strtod_l+0xee>
 800a5ae:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800a730 <_strtod_l+0x2a0>
 800a5b2:	e7e4      	b.n	800a57e <_strtod_l+0xee>
 800a5b4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a5b8:	f04f 3aff 	mov.w	sl, #4294967295
 800a5bc:	e7df      	b.n	800a57e <_strtod_l+0xee>
 800a5be:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a5c0:	1c5a      	adds	r2, r3, #1
 800a5c2:	9211      	str	r2, [sp, #68]	@ 0x44
 800a5c4:	785b      	ldrb	r3, [r3, #1]
 800a5c6:	2b30      	cmp	r3, #48	@ 0x30
 800a5c8:	d0f9      	beq.n	800a5be <_strtod_l+0x12e>
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d09b      	beq.n	800a506 <_strtod_l+0x76>
 800a5ce:	2301      	movs	r3, #1
 800a5d0:	9307      	str	r3, [sp, #28]
 800a5d2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a5d4:	930a      	str	r3, [sp, #40]	@ 0x28
 800a5d6:	2300      	movs	r3, #0
 800a5d8:	9306      	str	r3, [sp, #24]
 800a5da:	4699      	mov	r9, r3
 800a5dc:	461d      	mov	r5, r3
 800a5de:	220a      	movs	r2, #10
 800a5e0:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800a5e2:	7804      	ldrb	r4, [r0, #0]
 800a5e4:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800a5e8:	b2d9      	uxtb	r1, r3
 800a5ea:	2909      	cmp	r1, #9
 800a5ec:	d92a      	bls.n	800a644 <_strtod_l+0x1b4>
 800a5ee:	494f      	ldr	r1, [pc, #316]	@ (800a72c <_strtod_l+0x29c>)
 800a5f0:	2201      	movs	r2, #1
 800a5f2:	f001 fca4 	bl	800bf3e <strncmp>
 800a5f6:	b398      	cbz	r0, 800a660 <_strtod_l+0x1d0>
 800a5f8:	2000      	movs	r0, #0
 800a5fa:	4622      	mov	r2, r4
 800a5fc:	462b      	mov	r3, r5
 800a5fe:	4607      	mov	r7, r0
 800a600:	4601      	mov	r1, r0
 800a602:	2a65      	cmp	r2, #101	@ 0x65
 800a604:	d001      	beq.n	800a60a <_strtod_l+0x17a>
 800a606:	2a45      	cmp	r2, #69	@ 0x45
 800a608:	d118      	bne.n	800a63c <_strtod_l+0x1ac>
 800a60a:	b91b      	cbnz	r3, 800a614 <_strtod_l+0x184>
 800a60c:	9b07      	ldr	r3, [sp, #28]
 800a60e:	4303      	orrs	r3, r0
 800a610:	d095      	beq.n	800a53e <_strtod_l+0xae>
 800a612:	2300      	movs	r3, #0
 800a614:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800a618:	f108 0201 	add.w	r2, r8, #1
 800a61c:	9211      	str	r2, [sp, #68]	@ 0x44
 800a61e:	f898 2001 	ldrb.w	r2, [r8, #1]
 800a622:	2a2b      	cmp	r2, #43	@ 0x2b
 800a624:	d074      	beq.n	800a710 <_strtod_l+0x280>
 800a626:	2a2d      	cmp	r2, #45	@ 0x2d
 800a628:	d07a      	beq.n	800a720 <_strtod_l+0x290>
 800a62a:	f04f 0e00 	mov.w	lr, #0
 800a62e:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800a632:	2c09      	cmp	r4, #9
 800a634:	f240 8082 	bls.w	800a73c <_strtod_l+0x2ac>
 800a638:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800a63c:	2400      	movs	r4, #0
 800a63e:	e09d      	b.n	800a77c <_strtod_l+0x2ec>
 800a640:	2300      	movs	r3, #0
 800a642:	e7c5      	b.n	800a5d0 <_strtod_l+0x140>
 800a644:	2d08      	cmp	r5, #8
 800a646:	bfc8      	it	gt
 800a648:	9906      	ldrgt	r1, [sp, #24]
 800a64a:	f100 0001 	add.w	r0, r0, #1
 800a64e:	bfca      	itet	gt
 800a650:	fb02 3301 	mlagt	r3, r2, r1, r3
 800a654:	fb02 3909 	mlale	r9, r2, r9, r3
 800a658:	9306      	strgt	r3, [sp, #24]
 800a65a:	3501      	adds	r5, #1
 800a65c:	9011      	str	r0, [sp, #68]	@ 0x44
 800a65e:	e7bf      	b.n	800a5e0 <_strtod_l+0x150>
 800a660:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a662:	1c5a      	adds	r2, r3, #1
 800a664:	9211      	str	r2, [sp, #68]	@ 0x44
 800a666:	785a      	ldrb	r2, [r3, #1]
 800a668:	b3bd      	cbz	r5, 800a6da <_strtod_l+0x24a>
 800a66a:	4607      	mov	r7, r0
 800a66c:	462b      	mov	r3, r5
 800a66e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a672:	2909      	cmp	r1, #9
 800a674:	d912      	bls.n	800a69c <_strtod_l+0x20c>
 800a676:	2101      	movs	r1, #1
 800a678:	e7c3      	b.n	800a602 <_strtod_l+0x172>
 800a67a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a67c:	1c5a      	adds	r2, r3, #1
 800a67e:	9211      	str	r2, [sp, #68]	@ 0x44
 800a680:	785a      	ldrb	r2, [r3, #1]
 800a682:	3001      	adds	r0, #1
 800a684:	2a30      	cmp	r2, #48	@ 0x30
 800a686:	d0f8      	beq.n	800a67a <_strtod_l+0x1ea>
 800a688:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a68c:	2b08      	cmp	r3, #8
 800a68e:	f200 847a 	bhi.w	800af86 <_strtod_l+0xaf6>
 800a692:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a694:	930a      	str	r3, [sp, #40]	@ 0x28
 800a696:	4607      	mov	r7, r0
 800a698:	2000      	movs	r0, #0
 800a69a:	4603      	mov	r3, r0
 800a69c:	3a30      	subs	r2, #48	@ 0x30
 800a69e:	f100 0101 	add.w	r1, r0, #1
 800a6a2:	d014      	beq.n	800a6ce <_strtod_l+0x23e>
 800a6a4:	440f      	add	r7, r1
 800a6a6:	469c      	mov	ip, r3
 800a6a8:	f04f 0e0a 	mov.w	lr, #10
 800a6ac:	f10c 0401 	add.w	r4, ip, #1
 800a6b0:	1ae6      	subs	r6, r4, r3
 800a6b2:	42b1      	cmp	r1, r6
 800a6b4:	dc13      	bgt.n	800a6de <_strtod_l+0x24e>
 800a6b6:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800a6ba:	1819      	adds	r1, r3, r0
 800a6bc:	2908      	cmp	r1, #8
 800a6be:	f103 0301 	add.w	r3, r3, #1
 800a6c2:	4403      	add	r3, r0
 800a6c4:	dc19      	bgt.n	800a6fa <_strtod_l+0x26a>
 800a6c6:	210a      	movs	r1, #10
 800a6c8:	fb01 2909 	mla	r9, r1, r9, r2
 800a6cc:	2100      	movs	r1, #0
 800a6ce:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a6d0:	1c50      	adds	r0, r2, #1
 800a6d2:	9011      	str	r0, [sp, #68]	@ 0x44
 800a6d4:	7852      	ldrb	r2, [r2, #1]
 800a6d6:	4608      	mov	r0, r1
 800a6d8:	e7c9      	b.n	800a66e <_strtod_l+0x1de>
 800a6da:	4628      	mov	r0, r5
 800a6dc:	e7d2      	b.n	800a684 <_strtod_l+0x1f4>
 800a6de:	f1bc 0f08 	cmp.w	ip, #8
 800a6e2:	dc03      	bgt.n	800a6ec <_strtod_l+0x25c>
 800a6e4:	fb0e f909 	mul.w	r9, lr, r9
 800a6e8:	46a4      	mov	ip, r4
 800a6ea:	e7df      	b.n	800a6ac <_strtod_l+0x21c>
 800a6ec:	2c10      	cmp	r4, #16
 800a6ee:	bfde      	ittt	le
 800a6f0:	9e06      	ldrle	r6, [sp, #24]
 800a6f2:	fb0e f606 	mulle.w	r6, lr, r6
 800a6f6:	9606      	strle	r6, [sp, #24]
 800a6f8:	e7f6      	b.n	800a6e8 <_strtod_l+0x258>
 800a6fa:	290f      	cmp	r1, #15
 800a6fc:	bfdf      	itttt	le
 800a6fe:	9806      	ldrle	r0, [sp, #24]
 800a700:	210a      	movle	r1, #10
 800a702:	fb01 2200 	mlale	r2, r1, r0, r2
 800a706:	9206      	strle	r2, [sp, #24]
 800a708:	e7e0      	b.n	800a6cc <_strtod_l+0x23c>
 800a70a:	2700      	movs	r7, #0
 800a70c:	2101      	movs	r1, #1
 800a70e:	e77d      	b.n	800a60c <_strtod_l+0x17c>
 800a710:	f04f 0e00 	mov.w	lr, #0
 800a714:	f108 0202 	add.w	r2, r8, #2
 800a718:	9211      	str	r2, [sp, #68]	@ 0x44
 800a71a:	f898 2002 	ldrb.w	r2, [r8, #2]
 800a71e:	e786      	b.n	800a62e <_strtod_l+0x19e>
 800a720:	f04f 0e01 	mov.w	lr, #1
 800a724:	e7f6      	b.n	800a714 <_strtod_l+0x284>
 800a726:	bf00      	nop
 800a728:	0800f510 	.word	0x0800f510
 800a72c:	0800f324 	.word	0x0800f324
 800a730:	7ff00000 	.word	0x7ff00000
 800a734:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a736:	1c54      	adds	r4, r2, #1
 800a738:	9411      	str	r4, [sp, #68]	@ 0x44
 800a73a:	7852      	ldrb	r2, [r2, #1]
 800a73c:	2a30      	cmp	r2, #48	@ 0x30
 800a73e:	d0f9      	beq.n	800a734 <_strtod_l+0x2a4>
 800a740:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800a744:	2c08      	cmp	r4, #8
 800a746:	f63f af79 	bhi.w	800a63c <_strtod_l+0x1ac>
 800a74a:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800a74e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a750:	9209      	str	r2, [sp, #36]	@ 0x24
 800a752:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a754:	1c54      	adds	r4, r2, #1
 800a756:	9411      	str	r4, [sp, #68]	@ 0x44
 800a758:	7852      	ldrb	r2, [r2, #1]
 800a75a:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 800a75e:	2e09      	cmp	r6, #9
 800a760:	d937      	bls.n	800a7d2 <_strtod_l+0x342>
 800a762:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800a764:	1ba4      	subs	r4, r4, r6
 800a766:	2c08      	cmp	r4, #8
 800a768:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800a76c:	dc02      	bgt.n	800a774 <_strtod_l+0x2e4>
 800a76e:	4564      	cmp	r4, ip
 800a770:	bfa8      	it	ge
 800a772:	4664      	movge	r4, ip
 800a774:	f1be 0f00 	cmp.w	lr, #0
 800a778:	d000      	beq.n	800a77c <_strtod_l+0x2ec>
 800a77a:	4264      	negs	r4, r4
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d14d      	bne.n	800a81c <_strtod_l+0x38c>
 800a780:	9b07      	ldr	r3, [sp, #28]
 800a782:	4318      	orrs	r0, r3
 800a784:	f47f aebf 	bne.w	800a506 <_strtod_l+0x76>
 800a788:	2900      	cmp	r1, #0
 800a78a:	f47f aed8 	bne.w	800a53e <_strtod_l+0xae>
 800a78e:	2a69      	cmp	r2, #105	@ 0x69
 800a790:	d027      	beq.n	800a7e2 <_strtod_l+0x352>
 800a792:	dc24      	bgt.n	800a7de <_strtod_l+0x34e>
 800a794:	2a49      	cmp	r2, #73	@ 0x49
 800a796:	d024      	beq.n	800a7e2 <_strtod_l+0x352>
 800a798:	2a4e      	cmp	r2, #78	@ 0x4e
 800a79a:	f47f aed0 	bne.w	800a53e <_strtod_l+0xae>
 800a79e:	4997      	ldr	r1, [pc, #604]	@ (800a9fc <_strtod_l+0x56c>)
 800a7a0:	a811      	add	r0, sp, #68	@ 0x44
 800a7a2:	f002 fd6f 	bl	800d284 <__match>
 800a7a6:	2800      	cmp	r0, #0
 800a7a8:	f43f aec9 	beq.w	800a53e <_strtod_l+0xae>
 800a7ac:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a7ae:	781b      	ldrb	r3, [r3, #0]
 800a7b0:	2b28      	cmp	r3, #40	@ 0x28
 800a7b2:	d12d      	bne.n	800a810 <_strtod_l+0x380>
 800a7b4:	4992      	ldr	r1, [pc, #584]	@ (800aa00 <_strtod_l+0x570>)
 800a7b6:	aa14      	add	r2, sp, #80	@ 0x50
 800a7b8:	a811      	add	r0, sp, #68	@ 0x44
 800a7ba:	f002 fd77 	bl	800d2ac <__hexnan>
 800a7be:	2805      	cmp	r0, #5
 800a7c0:	d126      	bne.n	800a810 <_strtod_l+0x380>
 800a7c2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a7c4:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800a7c8:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a7cc:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a7d0:	e699      	b.n	800a506 <_strtod_l+0x76>
 800a7d2:	240a      	movs	r4, #10
 800a7d4:	fb04 2c0c 	mla	ip, r4, ip, r2
 800a7d8:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800a7dc:	e7b9      	b.n	800a752 <_strtod_l+0x2c2>
 800a7de:	2a6e      	cmp	r2, #110	@ 0x6e
 800a7e0:	e7db      	b.n	800a79a <_strtod_l+0x30a>
 800a7e2:	4988      	ldr	r1, [pc, #544]	@ (800aa04 <_strtod_l+0x574>)
 800a7e4:	a811      	add	r0, sp, #68	@ 0x44
 800a7e6:	f002 fd4d 	bl	800d284 <__match>
 800a7ea:	2800      	cmp	r0, #0
 800a7ec:	f43f aea7 	beq.w	800a53e <_strtod_l+0xae>
 800a7f0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a7f2:	4985      	ldr	r1, [pc, #532]	@ (800aa08 <_strtod_l+0x578>)
 800a7f4:	3b01      	subs	r3, #1
 800a7f6:	a811      	add	r0, sp, #68	@ 0x44
 800a7f8:	9311      	str	r3, [sp, #68]	@ 0x44
 800a7fa:	f002 fd43 	bl	800d284 <__match>
 800a7fe:	b910      	cbnz	r0, 800a806 <_strtod_l+0x376>
 800a800:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a802:	3301      	adds	r3, #1
 800a804:	9311      	str	r3, [sp, #68]	@ 0x44
 800a806:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800aa1c <_strtod_l+0x58c>
 800a80a:	f04f 0a00 	mov.w	sl, #0
 800a80e:	e67a      	b.n	800a506 <_strtod_l+0x76>
 800a810:	487e      	ldr	r0, [pc, #504]	@ (800aa0c <_strtod_l+0x57c>)
 800a812:	f001 fc6d 	bl	800c0f0 <nan>
 800a816:	ec5b ab10 	vmov	sl, fp, d0
 800a81a:	e674      	b.n	800a506 <_strtod_l+0x76>
 800a81c:	ee07 9a90 	vmov	s15, r9
 800a820:	1be2      	subs	r2, r4, r7
 800a822:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800a826:	2d00      	cmp	r5, #0
 800a828:	bf08      	it	eq
 800a82a:	461d      	moveq	r5, r3
 800a82c:	2b10      	cmp	r3, #16
 800a82e:	9209      	str	r2, [sp, #36]	@ 0x24
 800a830:	461a      	mov	r2, r3
 800a832:	bfa8      	it	ge
 800a834:	2210      	movge	r2, #16
 800a836:	2b09      	cmp	r3, #9
 800a838:	ec5b ab17 	vmov	sl, fp, d7
 800a83c:	dc15      	bgt.n	800a86a <_strtod_l+0x3da>
 800a83e:	1be1      	subs	r1, r4, r7
 800a840:	2900      	cmp	r1, #0
 800a842:	f43f ae60 	beq.w	800a506 <_strtod_l+0x76>
 800a846:	eba4 0107 	sub.w	r1, r4, r7
 800a84a:	dd72      	ble.n	800a932 <_strtod_l+0x4a2>
 800a84c:	2916      	cmp	r1, #22
 800a84e:	dc59      	bgt.n	800a904 <_strtod_l+0x474>
 800a850:	4b6f      	ldr	r3, [pc, #444]	@ (800aa10 <_strtod_l+0x580>)
 800a852:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a854:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a858:	ed93 7b00 	vldr	d7, [r3]
 800a85c:	ec4b ab16 	vmov	d6, sl, fp
 800a860:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a864:	ec5b ab17 	vmov	sl, fp, d7
 800a868:	e64d      	b.n	800a506 <_strtod_l+0x76>
 800a86a:	4969      	ldr	r1, [pc, #420]	@ (800aa10 <_strtod_l+0x580>)
 800a86c:	eddd 6a06 	vldr	s13, [sp, #24]
 800a870:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800a874:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800a878:	2b0f      	cmp	r3, #15
 800a87a:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800a87e:	eea7 6b05 	vfma.f64	d6, d7, d5
 800a882:	ec5b ab16 	vmov	sl, fp, d6
 800a886:	ddda      	ble.n	800a83e <_strtod_l+0x3ae>
 800a888:	1a9a      	subs	r2, r3, r2
 800a88a:	1be1      	subs	r1, r4, r7
 800a88c:	440a      	add	r2, r1
 800a88e:	2a00      	cmp	r2, #0
 800a890:	f340 8094 	ble.w	800a9bc <_strtod_l+0x52c>
 800a894:	f012 000f 	ands.w	r0, r2, #15
 800a898:	d00a      	beq.n	800a8b0 <_strtod_l+0x420>
 800a89a:	495d      	ldr	r1, [pc, #372]	@ (800aa10 <_strtod_l+0x580>)
 800a89c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800a8a0:	ed91 7b00 	vldr	d7, [r1]
 800a8a4:	ec4b ab16 	vmov	d6, sl, fp
 800a8a8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a8ac:	ec5b ab17 	vmov	sl, fp, d7
 800a8b0:	f032 020f 	bics.w	r2, r2, #15
 800a8b4:	d073      	beq.n	800a99e <_strtod_l+0x50e>
 800a8b6:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800a8ba:	dd47      	ble.n	800a94c <_strtod_l+0x4bc>
 800a8bc:	2400      	movs	r4, #0
 800a8be:	4625      	mov	r5, r4
 800a8c0:	9407      	str	r4, [sp, #28]
 800a8c2:	4626      	mov	r6, r4
 800a8c4:	9a05      	ldr	r2, [sp, #20]
 800a8c6:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800aa1c <_strtod_l+0x58c>
 800a8ca:	2322      	movs	r3, #34	@ 0x22
 800a8cc:	6013      	str	r3, [r2, #0]
 800a8ce:	f04f 0a00 	mov.w	sl, #0
 800a8d2:	9b07      	ldr	r3, [sp, #28]
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	f43f ae16 	beq.w	800a506 <_strtod_l+0x76>
 800a8da:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a8dc:	9805      	ldr	r0, [sp, #20]
 800a8de:	f002 fe89 	bl	800d5f4 <_Bfree>
 800a8e2:	9805      	ldr	r0, [sp, #20]
 800a8e4:	4631      	mov	r1, r6
 800a8e6:	f002 fe85 	bl	800d5f4 <_Bfree>
 800a8ea:	9805      	ldr	r0, [sp, #20]
 800a8ec:	4629      	mov	r1, r5
 800a8ee:	f002 fe81 	bl	800d5f4 <_Bfree>
 800a8f2:	9907      	ldr	r1, [sp, #28]
 800a8f4:	9805      	ldr	r0, [sp, #20]
 800a8f6:	f002 fe7d 	bl	800d5f4 <_Bfree>
 800a8fa:	9805      	ldr	r0, [sp, #20]
 800a8fc:	4621      	mov	r1, r4
 800a8fe:	f002 fe79 	bl	800d5f4 <_Bfree>
 800a902:	e600      	b.n	800a506 <_strtod_l+0x76>
 800a904:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800a908:	1be0      	subs	r0, r4, r7
 800a90a:	4281      	cmp	r1, r0
 800a90c:	dbbc      	blt.n	800a888 <_strtod_l+0x3f8>
 800a90e:	4a40      	ldr	r2, [pc, #256]	@ (800aa10 <_strtod_l+0x580>)
 800a910:	f1c3 030f 	rsb	r3, r3, #15
 800a914:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800a918:	ed91 7b00 	vldr	d7, [r1]
 800a91c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a91e:	ec4b ab16 	vmov	d6, sl, fp
 800a922:	1acb      	subs	r3, r1, r3
 800a924:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800a928:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a92c:	ed92 6b00 	vldr	d6, [r2]
 800a930:	e796      	b.n	800a860 <_strtod_l+0x3d0>
 800a932:	3116      	adds	r1, #22
 800a934:	dba8      	blt.n	800a888 <_strtod_l+0x3f8>
 800a936:	4b36      	ldr	r3, [pc, #216]	@ (800aa10 <_strtod_l+0x580>)
 800a938:	1b3c      	subs	r4, r7, r4
 800a93a:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800a93e:	ed94 7b00 	vldr	d7, [r4]
 800a942:	ec4b ab16 	vmov	d6, sl, fp
 800a946:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a94a:	e78b      	b.n	800a864 <_strtod_l+0x3d4>
 800a94c:	2000      	movs	r0, #0
 800a94e:	ec4b ab17 	vmov	d7, sl, fp
 800a952:	4e30      	ldr	r6, [pc, #192]	@ (800aa14 <_strtod_l+0x584>)
 800a954:	1112      	asrs	r2, r2, #4
 800a956:	4601      	mov	r1, r0
 800a958:	2a01      	cmp	r2, #1
 800a95a:	dc23      	bgt.n	800a9a4 <_strtod_l+0x514>
 800a95c:	b108      	cbz	r0, 800a962 <_strtod_l+0x4d2>
 800a95e:	ec5b ab17 	vmov	sl, fp, d7
 800a962:	4a2c      	ldr	r2, [pc, #176]	@ (800aa14 <_strtod_l+0x584>)
 800a964:	482c      	ldr	r0, [pc, #176]	@ (800aa18 <_strtod_l+0x588>)
 800a966:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800a96a:	ed92 7b00 	vldr	d7, [r2]
 800a96e:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800a972:	ec4b ab16 	vmov	d6, sl, fp
 800a976:	4a29      	ldr	r2, [pc, #164]	@ (800aa1c <_strtod_l+0x58c>)
 800a978:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a97c:	ee17 1a90 	vmov	r1, s15
 800a980:	400a      	ands	r2, r1
 800a982:	4282      	cmp	r2, r0
 800a984:	ec5b ab17 	vmov	sl, fp, d7
 800a988:	d898      	bhi.n	800a8bc <_strtod_l+0x42c>
 800a98a:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800a98e:	4282      	cmp	r2, r0
 800a990:	bf86      	itte	hi
 800a992:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800aa20 <_strtod_l+0x590>
 800a996:	f04f 3aff 	movhi.w	sl, #4294967295
 800a99a:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800a99e:	2200      	movs	r2, #0
 800a9a0:	9206      	str	r2, [sp, #24]
 800a9a2:	e076      	b.n	800aa92 <_strtod_l+0x602>
 800a9a4:	f012 0f01 	tst.w	r2, #1
 800a9a8:	d004      	beq.n	800a9b4 <_strtod_l+0x524>
 800a9aa:	ed96 6b00 	vldr	d6, [r6]
 800a9ae:	2001      	movs	r0, #1
 800a9b0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a9b4:	3101      	adds	r1, #1
 800a9b6:	1052      	asrs	r2, r2, #1
 800a9b8:	3608      	adds	r6, #8
 800a9ba:	e7cd      	b.n	800a958 <_strtod_l+0x4c8>
 800a9bc:	d0ef      	beq.n	800a99e <_strtod_l+0x50e>
 800a9be:	4252      	negs	r2, r2
 800a9c0:	f012 000f 	ands.w	r0, r2, #15
 800a9c4:	d00a      	beq.n	800a9dc <_strtod_l+0x54c>
 800a9c6:	4912      	ldr	r1, [pc, #72]	@ (800aa10 <_strtod_l+0x580>)
 800a9c8:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800a9cc:	ed91 7b00 	vldr	d7, [r1]
 800a9d0:	ec4b ab16 	vmov	d6, sl, fp
 800a9d4:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a9d8:	ec5b ab17 	vmov	sl, fp, d7
 800a9dc:	1112      	asrs	r2, r2, #4
 800a9de:	d0de      	beq.n	800a99e <_strtod_l+0x50e>
 800a9e0:	2a1f      	cmp	r2, #31
 800a9e2:	dd1f      	ble.n	800aa24 <_strtod_l+0x594>
 800a9e4:	2400      	movs	r4, #0
 800a9e6:	4625      	mov	r5, r4
 800a9e8:	9407      	str	r4, [sp, #28]
 800a9ea:	4626      	mov	r6, r4
 800a9ec:	9a05      	ldr	r2, [sp, #20]
 800a9ee:	2322      	movs	r3, #34	@ 0x22
 800a9f0:	f04f 0a00 	mov.w	sl, #0
 800a9f4:	f04f 0b00 	mov.w	fp, #0
 800a9f8:	6013      	str	r3, [r2, #0]
 800a9fa:	e76a      	b.n	800a8d2 <_strtod_l+0x442>
 800a9fc:	0800f333 	.word	0x0800f333
 800aa00:	0800f4fc 	.word	0x0800f4fc
 800aa04:	0800f32b 	.word	0x0800f32b
 800aa08:	0800f36a 	.word	0x0800f36a
 800aa0c:	0800f4f9 	.word	0x0800f4f9
 800aa10:	0800f588 	.word	0x0800f588
 800aa14:	0800f560 	.word	0x0800f560
 800aa18:	7ca00000 	.word	0x7ca00000
 800aa1c:	7ff00000 	.word	0x7ff00000
 800aa20:	7fefffff 	.word	0x7fefffff
 800aa24:	f012 0110 	ands.w	r1, r2, #16
 800aa28:	bf18      	it	ne
 800aa2a:	216a      	movne	r1, #106	@ 0x6a
 800aa2c:	9106      	str	r1, [sp, #24]
 800aa2e:	ec4b ab17 	vmov	d7, sl, fp
 800aa32:	49af      	ldr	r1, [pc, #700]	@ (800acf0 <_strtod_l+0x860>)
 800aa34:	2000      	movs	r0, #0
 800aa36:	07d6      	lsls	r6, r2, #31
 800aa38:	d504      	bpl.n	800aa44 <_strtod_l+0x5b4>
 800aa3a:	ed91 6b00 	vldr	d6, [r1]
 800aa3e:	2001      	movs	r0, #1
 800aa40:	ee27 7b06 	vmul.f64	d7, d7, d6
 800aa44:	1052      	asrs	r2, r2, #1
 800aa46:	f101 0108 	add.w	r1, r1, #8
 800aa4a:	d1f4      	bne.n	800aa36 <_strtod_l+0x5a6>
 800aa4c:	b108      	cbz	r0, 800aa52 <_strtod_l+0x5c2>
 800aa4e:	ec5b ab17 	vmov	sl, fp, d7
 800aa52:	9a06      	ldr	r2, [sp, #24]
 800aa54:	b1b2      	cbz	r2, 800aa84 <_strtod_l+0x5f4>
 800aa56:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800aa5a:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800aa5e:	2a00      	cmp	r2, #0
 800aa60:	4658      	mov	r0, fp
 800aa62:	dd0f      	ble.n	800aa84 <_strtod_l+0x5f4>
 800aa64:	2a1f      	cmp	r2, #31
 800aa66:	dd55      	ble.n	800ab14 <_strtod_l+0x684>
 800aa68:	2a34      	cmp	r2, #52	@ 0x34
 800aa6a:	bfde      	ittt	le
 800aa6c:	f04f 32ff 	movle.w	r2, #4294967295
 800aa70:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800aa74:	408a      	lslle	r2, r1
 800aa76:	f04f 0a00 	mov.w	sl, #0
 800aa7a:	bfcc      	ite	gt
 800aa7c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800aa80:	ea02 0b00 	andle.w	fp, r2, r0
 800aa84:	ec4b ab17 	vmov	d7, sl, fp
 800aa88:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800aa8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa90:	d0a8      	beq.n	800a9e4 <_strtod_l+0x554>
 800aa92:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800aa94:	9805      	ldr	r0, [sp, #20]
 800aa96:	f8cd 9000 	str.w	r9, [sp]
 800aa9a:	462a      	mov	r2, r5
 800aa9c:	f002 fe12 	bl	800d6c4 <__s2b>
 800aaa0:	9007      	str	r0, [sp, #28]
 800aaa2:	2800      	cmp	r0, #0
 800aaa4:	f43f af0a 	beq.w	800a8bc <_strtod_l+0x42c>
 800aaa8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aaaa:	1b3f      	subs	r7, r7, r4
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	bfb4      	ite	lt
 800aab0:	463b      	movlt	r3, r7
 800aab2:	2300      	movge	r3, #0
 800aab4:	930a      	str	r3, [sp, #40]	@ 0x28
 800aab6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aab8:	ed9f bb89 	vldr	d11, [pc, #548]	@ 800ace0 <_strtod_l+0x850>
 800aabc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800aac0:	2400      	movs	r4, #0
 800aac2:	930d      	str	r3, [sp, #52]	@ 0x34
 800aac4:	4625      	mov	r5, r4
 800aac6:	9b07      	ldr	r3, [sp, #28]
 800aac8:	9805      	ldr	r0, [sp, #20]
 800aaca:	6859      	ldr	r1, [r3, #4]
 800aacc:	f002 fd52 	bl	800d574 <_Balloc>
 800aad0:	4606      	mov	r6, r0
 800aad2:	2800      	cmp	r0, #0
 800aad4:	f43f aef6 	beq.w	800a8c4 <_strtod_l+0x434>
 800aad8:	9b07      	ldr	r3, [sp, #28]
 800aada:	691a      	ldr	r2, [r3, #16]
 800aadc:	ec4b ab19 	vmov	d9, sl, fp
 800aae0:	3202      	adds	r2, #2
 800aae2:	f103 010c 	add.w	r1, r3, #12
 800aae6:	0092      	lsls	r2, r2, #2
 800aae8:	300c      	adds	r0, #12
 800aaea:	f001 faf2 	bl	800c0d2 <memcpy>
 800aaee:	eeb0 0b49 	vmov.f64	d0, d9
 800aaf2:	9805      	ldr	r0, [sp, #20]
 800aaf4:	aa14      	add	r2, sp, #80	@ 0x50
 800aaf6:	a913      	add	r1, sp, #76	@ 0x4c
 800aaf8:	f003 f918 	bl	800dd2c <__d2b>
 800aafc:	9012      	str	r0, [sp, #72]	@ 0x48
 800aafe:	2800      	cmp	r0, #0
 800ab00:	f43f aee0 	beq.w	800a8c4 <_strtod_l+0x434>
 800ab04:	9805      	ldr	r0, [sp, #20]
 800ab06:	2101      	movs	r1, #1
 800ab08:	f002 fe72 	bl	800d7f0 <__i2b>
 800ab0c:	4605      	mov	r5, r0
 800ab0e:	b940      	cbnz	r0, 800ab22 <_strtod_l+0x692>
 800ab10:	2500      	movs	r5, #0
 800ab12:	e6d7      	b.n	800a8c4 <_strtod_l+0x434>
 800ab14:	f04f 31ff 	mov.w	r1, #4294967295
 800ab18:	fa01 f202 	lsl.w	r2, r1, r2
 800ab1c:	ea02 0a0a 	and.w	sl, r2, sl
 800ab20:	e7b0      	b.n	800aa84 <_strtod_l+0x5f4>
 800ab22:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800ab24:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800ab26:	2f00      	cmp	r7, #0
 800ab28:	bfab      	itete	ge
 800ab2a:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800ab2c:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800ab2e:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800ab32:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800ab36:	bfac      	ite	ge
 800ab38:	eb07 0903 	addge.w	r9, r7, r3
 800ab3c:	eba3 0807 	sublt.w	r8, r3, r7
 800ab40:	9b06      	ldr	r3, [sp, #24]
 800ab42:	1aff      	subs	r7, r7, r3
 800ab44:	4417      	add	r7, r2
 800ab46:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800ab4a:	4a6a      	ldr	r2, [pc, #424]	@ (800acf4 <_strtod_l+0x864>)
 800ab4c:	3f01      	subs	r7, #1
 800ab4e:	4297      	cmp	r7, r2
 800ab50:	da51      	bge.n	800abf6 <_strtod_l+0x766>
 800ab52:	1bd1      	subs	r1, r2, r7
 800ab54:	291f      	cmp	r1, #31
 800ab56:	eba3 0301 	sub.w	r3, r3, r1
 800ab5a:	f04f 0201 	mov.w	r2, #1
 800ab5e:	dc3e      	bgt.n	800abde <_strtod_l+0x74e>
 800ab60:	408a      	lsls	r2, r1
 800ab62:	920c      	str	r2, [sp, #48]	@ 0x30
 800ab64:	2200      	movs	r2, #0
 800ab66:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ab68:	eb09 0703 	add.w	r7, r9, r3
 800ab6c:	4498      	add	r8, r3
 800ab6e:	9b06      	ldr	r3, [sp, #24]
 800ab70:	45b9      	cmp	r9, r7
 800ab72:	4498      	add	r8, r3
 800ab74:	464b      	mov	r3, r9
 800ab76:	bfa8      	it	ge
 800ab78:	463b      	movge	r3, r7
 800ab7a:	4543      	cmp	r3, r8
 800ab7c:	bfa8      	it	ge
 800ab7e:	4643      	movge	r3, r8
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	bfc2      	ittt	gt
 800ab84:	1aff      	subgt	r7, r7, r3
 800ab86:	eba8 0803 	subgt.w	r8, r8, r3
 800ab8a:	eba9 0903 	subgt.w	r9, r9, r3
 800ab8e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	dd16      	ble.n	800abc2 <_strtod_l+0x732>
 800ab94:	4629      	mov	r1, r5
 800ab96:	9805      	ldr	r0, [sp, #20]
 800ab98:	461a      	mov	r2, r3
 800ab9a:	f002 fee1 	bl	800d960 <__pow5mult>
 800ab9e:	4605      	mov	r5, r0
 800aba0:	2800      	cmp	r0, #0
 800aba2:	d0b5      	beq.n	800ab10 <_strtod_l+0x680>
 800aba4:	4601      	mov	r1, r0
 800aba6:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800aba8:	9805      	ldr	r0, [sp, #20]
 800abaa:	f002 fe37 	bl	800d81c <__multiply>
 800abae:	900f      	str	r0, [sp, #60]	@ 0x3c
 800abb0:	2800      	cmp	r0, #0
 800abb2:	f43f ae87 	beq.w	800a8c4 <_strtod_l+0x434>
 800abb6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800abb8:	9805      	ldr	r0, [sp, #20]
 800abba:	f002 fd1b 	bl	800d5f4 <_Bfree>
 800abbe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800abc0:	9312      	str	r3, [sp, #72]	@ 0x48
 800abc2:	2f00      	cmp	r7, #0
 800abc4:	dc1b      	bgt.n	800abfe <_strtod_l+0x76e>
 800abc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abc8:	2b00      	cmp	r3, #0
 800abca:	dd21      	ble.n	800ac10 <_strtod_l+0x780>
 800abcc:	4631      	mov	r1, r6
 800abce:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800abd0:	9805      	ldr	r0, [sp, #20]
 800abd2:	f002 fec5 	bl	800d960 <__pow5mult>
 800abd6:	4606      	mov	r6, r0
 800abd8:	b9d0      	cbnz	r0, 800ac10 <_strtod_l+0x780>
 800abda:	2600      	movs	r6, #0
 800abdc:	e672      	b.n	800a8c4 <_strtod_l+0x434>
 800abde:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800abe2:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800abe6:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800abea:	37e2      	adds	r7, #226	@ 0xe2
 800abec:	fa02 f107 	lsl.w	r1, r2, r7
 800abf0:	910b      	str	r1, [sp, #44]	@ 0x2c
 800abf2:	920c      	str	r2, [sp, #48]	@ 0x30
 800abf4:	e7b8      	b.n	800ab68 <_strtod_l+0x6d8>
 800abf6:	2200      	movs	r2, #0
 800abf8:	920b      	str	r2, [sp, #44]	@ 0x2c
 800abfa:	2201      	movs	r2, #1
 800abfc:	e7f9      	b.n	800abf2 <_strtod_l+0x762>
 800abfe:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ac00:	9805      	ldr	r0, [sp, #20]
 800ac02:	463a      	mov	r2, r7
 800ac04:	f002 ff06 	bl	800da14 <__lshift>
 800ac08:	9012      	str	r0, [sp, #72]	@ 0x48
 800ac0a:	2800      	cmp	r0, #0
 800ac0c:	d1db      	bne.n	800abc6 <_strtod_l+0x736>
 800ac0e:	e659      	b.n	800a8c4 <_strtod_l+0x434>
 800ac10:	f1b8 0f00 	cmp.w	r8, #0
 800ac14:	dd07      	ble.n	800ac26 <_strtod_l+0x796>
 800ac16:	4631      	mov	r1, r6
 800ac18:	9805      	ldr	r0, [sp, #20]
 800ac1a:	4642      	mov	r2, r8
 800ac1c:	f002 fefa 	bl	800da14 <__lshift>
 800ac20:	4606      	mov	r6, r0
 800ac22:	2800      	cmp	r0, #0
 800ac24:	d0d9      	beq.n	800abda <_strtod_l+0x74a>
 800ac26:	f1b9 0f00 	cmp.w	r9, #0
 800ac2a:	dd08      	ble.n	800ac3e <_strtod_l+0x7ae>
 800ac2c:	4629      	mov	r1, r5
 800ac2e:	9805      	ldr	r0, [sp, #20]
 800ac30:	464a      	mov	r2, r9
 800ac32:	f002 feef 	bl	800da14 <__lshift>
 800ac36:	4605      	mov	r5, r0
 800ac38:	2800      	cmp	r0, #0
 800ac3a:	f43f ae43 	beq.w	800a8c4 <_strtod_l+0x434>
 800ac3e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ac40:	9805      	ldr	r0, [sp, #20]
 800ac42:	4632      	mov	r2, r6
 800ac44:	f002 ff6e 	bl	800db24 <__mdiff>
 800ac48:	4604      	mov	r4, r0
 800ac4a:	2800      	cmp	r0, #0
 800ac4c:	f43f ae3a 	beq.w	800a8c4 <_strtod_l+0x434>
 800ac50:	2300      	movs	r3, #0
 800ac52:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800ac56:	60c3      	str	r3, [r0, #12]
 800ac58:	4629      	mov	r1, r5
 800ac5a:	f002 ff47 	bl	800daec <__mcmp>
 800ac5e:	2800      	cmp	r0, #0
 800ac60:	da4c      	bge.n	800acfc <_strtod_l+0x86c>
 800ac62:	ea58 080a 	orrs.w	r8, r8, sl
 800ac66:	d172      	bne.n	800ad4e <_strtod_l+0x8be>
 800ac68:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d16e      	bne.n	800ad4e <_strtod_l+0x8be>
 800ac70:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ac74:	0d1b      	lsrs	r3, r3, #20
 800ac76:	051b      	lsls	r3, r3, #20
 800ac78:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ac7c:	d967      	bls.n	800ad4e <_strtod_l+0x8be>
 800ac7e:	6963      	ldr	r3, [r4, #20]
 800ac80:	b913      	cbnz	r3, 800ac88 <_strtod_l+0x7f8>
 800ac82:	6923      	ldr	r3, [r4, #16]
 800ac84:	2b01      	cmp	r3, #1
 800ac86:	dd62      	ble.n	800ad4e <_strtod_l+0x8be>
 800ac88:	4621      	mov	r1, r4
 800ac8a:	2201      	movs	r2, #1
 800ac8c:	9805      	ldr	r0, [sp, #20]
 800ac8e:	f002 fec1 	bl	800da14 <__lshift>
 800ac92:	4629      	mov	r1, r5
 800ac94:	4604      	mov	r4, r0
 800ac96:	f002 ff29 	bl	800daec <__mcmp>
 800ac9a:	2800      	cmp	r0, #0
 800ac9c:	dd57      	ble.n	800ad4e <_strtod_l+0x8be>
 800ac9e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800aca2:	9a06      	ldr	r2, [sp, #24]
 800aca4:	0d1b      	lsrs	r3, r3, #20
 800aca6:	051b      	lsls	r3, r3, #20
 800aca8:	2a00      	cmp	r2, #0
 800acaa:	d06e      	beq.n	800ad8a <_strtod_l+0x8fa>
 800acac:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800acb0:	d86b      	bhi.n	800ad8a <_strtod_l+0x8fa>
 800acb2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800acb6:	f67f ae99 	bls.w	800a9ec <_strtod_l+0x55c>
 800acba:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 800ace8 <_strtod_l+0x858>
 800acbe:	ec4b ab16 	vmov	d6, sl, fp
 800acc2:	4b0d      	ldr	r3, [pc, #52]	@ (800acf8 <_strtod_l+0x868>)
 800acc4:	ee26 7b07 	vmul.f64	d7, d6, d7
 800acc8:	ee17 2a90 	vmov	r2, s15
 800accc:	4013      	ands	r3, r2
 800acce:	ec5b ab17 	vmov	sl, fp, d7
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	f47f ae01 	bne.w	800a8da <_strtod_l+0x44a>
 800acd8:	9a05      	ldr	r2, [sp, #20]
 800acda:	2322      	movs	r3, #34	@ 0x22
 800acdc:	6013      	str	r3, [r2, #0]
 800acde:	e5fc      	b.n	800a8da <_strtod_l+0x44a>
 800ace0:	ffc00000 	.word	0xffc00000
 800ace4:	41dfffff 	.word	0x41dfffff
 800ace8:	00000000 	.word	0x00000000
 800acec:	39500000 	.word	0x39500000
 800acf0:	0800f528 	.word	0x0800f528
 800acf4:	fffffc02 	.word	0xfffffc02
 800acf8:	7ff00000 	.word	0x7ff00000
 800acfc:	46d9      	mov	r9, fp
 800acfe:	d15d      	bne.n	800adbc <_strtod_l+0x92c>
 800ad00:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ad04:	f1b8 0f00 	cmp.w	r8, #0
 800ad08:	d02a      	beq.n	800ad60 <_strtod_l+0x8d0>
 800ad0a:	4aa9      	ldr	r2, [pc, #676]	@ (800afb0 <_strtod_l+0xb20>)
 800ad0c:	4293      	cmp	r3, r2
 800ad0e:	d12a      	bne.n	800ad66 <_strtod_l+0x8d6>
 800ad10:	9b06      	ldr	r3, [sp, #24]
 800ad12:	4652      	mov	r2, sl
 800ad14:	b1fb      	cbz	r3, 800ad56 <_strtod_l+0x8c6>
 800ad16:	4ba7      	ldr	r3, [pc, #668]	@ (800afb4 <_strtod_l+0xb24>)
 800ad18:	ea0b 0303 	and.w	r3, fp, r3
 800ad1c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800ad20:	f04f 31ff 	mov.w	r1, #4294967295
 800ad24:	d81a      	bhi.n	800ad5c <_strtod_l+0x8cc>
 800ad26:	0d1b      	lsrs	r3, r3, #20
 800ad28:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ad2c:	fa01 f303 	lsl.w	r3, r1, r3
 800ad30:	429a      	cmp	r2, r3
 800ad32:	d118      	bne.n	800ad66 <_strtod_l+0x8d6>
 800ad34:	4ba0      	ldr	r3, [pc, #640]	@ (800afb8 <_strtod_l+0xb28>)
 800ad36:	4599      	cmp	r9, r3
 800ad38:	d102      	bne.n	800ad40 <_strtod_l+0x8b0>
 800ad3a:	3201      	adds	r2, #1
 800ad3c:	f43f adc2 	beq.w	800a8c4 <_strtod_l+0x434>
 800ad40:	4b9c      	ldr	r3, [pc, #624]	@ (800afb4 <_strtod_l+0xb24>)
 800ad42:	ea09 0303 	and.w	r3, r9, r3
 800ad46:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800ad4a:	f04f 0a00 	mov.w	sl, #0
 800ad4e:	9b06      	ldr	r3, [sp, #24]
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d1b2      	bne.n	800acba <_strtod_l+0x82a>
 800ad54:	e5c1      	b.n	800a8da <_strtod_l+0x44a>
 800ad56:	f04f 33ff 	mov.w	r3, #4294967295
 800ad5a:	e7e9      	b.n	800ad30 <_strtod_l+0x8a0>
 800ad5c:	460b      	mov	r3, r1
 800ad5e:	e7e7      	b.n	800ad30 <_strtod_l+0x8a0>
 800ad60:	ea53 030a 	orrs.w	r3, r3, sl
 800ad64:	d09b      	beq.n	800ac9e <_strtod_l+0x80e>
 800ad66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ad68:	b1c3      	cbz	r3, 800ad9c <_strtod_l+0x90c>
 800ad6a:	ea13 0f09 	tst.w	r3, r9
 800ad6e:	d0ee      	beq.n	800ad4e <_strtod_l+0x8be>
 800ad70:	9a06      	ldr	r2, [sp, #24]
 800ad72:	4650      	mov	r0, sl
 800ad74:	4659      	mov	r1, fp
 800ad76:	f1b8 0f00 	cmp.w	r8, #0
 800ad7a:	d013      	beq.n	800ada4 <_strtod_l+0x914>
 800ad7c:	f7ff fb6c 	bl	800a458 <sulp>
 800ad80:	ee39 7b00 	vadd.f64	d7, d9, d0
 800ad84:	ec5b ab17 	vmov	sl, fp, d7
 800ad88:	e7e1      	b.n	800ad4e <_strtod_l+0x8be>
 800ad8a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ad8e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ad92:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ad96:	f04f 3aff 	mov.w	sl, #4294967295
 800ad9a:	e7d8      	b.n	800ad4e <_strtod_l+0x8be>
 800ad9c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ad9e:	ea13 0f0a 	tst.w	r3, sl
 800ada2:	e7e4      	b.n	800ad6e <_strtod_l+0x8de>
 800ada4:	f7ff fb58 	bl	800a458 <sulp>
 800ada8:	ee39 0b40 	vsub.f64	d0, d9, d0
 800adac:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800adb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800adb4:	ec5b ab10 	vmov	sl, fp, d0
 800adb8:	d1c9      	bne.n	800ad4e <_strtod_l+0x8be>
 800adba:	e617      	b.n	800a9ec <_strtod_l+0x55c>
 800adbc:	4629      	mov	r1, r5
 800adbe:	4620      	mov	r0, r4
 800adc0:	f003 f80c 	bl	800dddc <__ratio>
 800adc4:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800adc8:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800adcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800add0:	d85d      	bhi.n	800ae8e <_strtod_l+0x9fe>
 800add2:	f1b8 0f00 	cmp.w	r8, #0
 800add6:	d164      	bne.n	800aea2 <_strtod_l+0xa12>
 800add8:	f1ba 0f00 	cmp.w	sl, #0
 800addc:	d14b      	bne.n	800ae76 <_strtod_l+0x9e6>
 800adde:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ade2:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d160      	bne.n	800aeac <_strtod_l+0xa1c>
 800adea:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800adee:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800adf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800adf6:	d401      	bmi.n	800adfc <_strtod_l+0x96c>
 800adf8:	ee20 8b08 	vmul.f64	d8, d0, d8
 800adfc:	eeb1 ab48 	vneg.f64	d10, d8
 800ae00:	486c      	ldr	r0, [pc, #432]	@ (800afb4 <_strtod_l+0xb24>)
 800ae02:	496e      	ldr	r1, [pc, #440]	@ (800afbc <_strtod_l+0xb2c>)
 800ae04:	ea09 0700 	and.w	r7, r9, r0
 800ae08:	428f      	cmp	r7, r1
 800ae0a:	ec53 2b1a 	vmov	r2, r3, d10
 800ae0e:	d17d      	bne.n	800af0c <_strtod_l+0xa7c>
 800ae10:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800ae14:	ec4b ab1c 	vmov	d12, sl, fp
 800ae18:	eeb0 0b4c 	vmov.f64	d0, d12
 800ae1c:	f002 ff16 	bl	800dc4c <__ulp>
 800ae20:	4864      	ldr	r0, [pc, #400]	@ (800afb4 <_strtod_l+0xb24>)
 800ae22:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800ae26:	ee1c 3a90 	vmov	r3, s25
 800ae2a:	4a65      	ldr	r2, [pc, #404]	@ (800afc0 <_strtod_l+0xb30>)
 800ae2c:	ea03 0100 	and.w	r1, r3, r0
 800ae30:	4291      	cmp	r1, r2
 800ae32:	ec5b ab1c 	vmov	sl, fp, d12
 800ae36:	d93c      	bls.n	800aeb2 <_strtod_l+0xa22>
 800ae38:	ee19 2a90 	vmov	r2, s19
 800ae3c:	4b5e      	ldr	r3, [pc, #376]	@ (800afb8 <_strtod_l+0xb28>)
 800ae3e:	429a      	cmp	r2, r3
 800ae40:	d104      	bne.n	800ae4c <_strtod_l+0x9bc>
 800ae42:	ee19 3a10 	vmov	r3, s18
 800ae46:	3301      	adds	r3, #1
 800ae48:	f43f ad3c 	beq.w	800a8c4 <_strtod_l+0x434>
 800ae4c:	f8df b168 	ldr.w	fp, [pc, #360]	@ 800afb8 <_strtod_l+0xb28>
 800ae50:	f04f 3aff 	mov.w	sl, #4294967295
 800ae54:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ae56:	9805      	ldr	r0, [sp, #20]
 800ae58:	f002 fbcc 	bl	800d5f4 <_Bfree>
 800ae5c:	9805      	ldr	r0, [sp, #20]
 800ae5e:	4631      	mov	r1, r6
 800ae60:	f002 fbc8 	bl	800d5f4 <_Bfree>
 800ae64:	9805      	ldr	r0, [sp, #20]
 800ae66:	4629      	mov	r1, r5
 800ae68:	f002 fbc4 	bl	800d5f4 <_Bfree>
 800ae6c:	9805      	ldr	r0, [sp, #20]
 800ae6e:	4621      	mov	r1, r4
 800ae70:	f002 fbc0 	bl	800d5f4 <_Bfree>
 800ae74:	e627      	b.n	800aac6 <_strtod_l+0x636>
 800ae76:	f1ba 0f01 	cmp.w	sl, #1
 800ae7a:	d103      	bne.n	800ae84 <_strtod_l+0x9f4>
 800ae7c:	f1bb 0f00 	cmp.w	fp, #0
 800ae80:	f43f adb4 	beq.w	800a9ec <_strtod_l+0x55c>
 800ae84:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800ae88:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800ae8c:	e7b8      	b.n	800ae00 <_strtod_l+0x970>
 800ae8e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800ae92:	ee20 8b08 	vmul.f64	d8, d0, d8
 800ae96:	f1b8 0f00 	cmp.w	r8, #0
 800ae9a:	d0af      	beq.n	800adfc <_strtod_l+0x96c>
 800ae9c:	eeb0 ab48 	vmov.f64	d10, d8
 800aea0:	e7ae      	b.n	800ae00 <_strtod_l+0x970>
 800aea2:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800aea6:	eeb0 8b4a 	vmov.f64	d8, d10
 800aeaa:	e7a9      	b.n	800ae00 <_strtod_l+0x970>
 800aeac:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800aeb0:	e7a6      	b.n	800ae00 <_strtod_l+0x970>
 800aeb2:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800aeb6:	9b06      	ldr	r3, [sp, #24]
 800aeb8:	46d9      	mov	r9, fp
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d1ca      	bne.n	800ae54 <_strtod_l+0x9c4>
 800aebe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800aec2:	0d1b      	lsrs	r3, r3, #20
 800aec4:	051b      	lsls	r3, r3, #20
 800aec6:	429f      	cmp	r7, r3
 800aec8:	d1c4      	bne.n	800ae54 <_strtod_l+0x9c4>
 800aeca:	ec51 0b18 	vmov	r0, r1, d8
 800aece:	f7f5 fc33 	bl	8000738 <__aeabi_d2lz>
 800aed2:	f7f5 fbeb 	bl	80006ac <__aeabi_l2d>
 800aed6:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800aeda:	ec41 0b17 	vmov	d7, r0, r1
 800aede:	ea49 090a 	orr.w	r9, r9, sl
 800aee2:	ea59 0908 	orrs.w	r9, r9, r8
 800aee6:	ee38 8b47 	vsub.f64	d8, d8, d7
 800aeea:	d03c      	beq.n	800af66 <_strtod_l+0xad6>
 800aeec:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800af98 <_strtod_l+0xb08>
 800aef0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800aef4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aef8:	f53f acef 	bmi.w	800a8da <_strtod_l+0x44a>
 800aefc:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 800afa0 <_strtod_l+0xb10>
 800af00:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800af04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af08:	dda4      	ble.n	800ae54 <_strtod_l+0x9c4>
 800af0a:	e4e6      	b.n	800a8da <_strtod_l+0x44a>
 800af0c:	9906      	ldr	r1, [sp, #24]
 800af0e:	b1e1      	cbz	r1, 800af4a <_strtod_l+0xaba>
 800af10:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800af14:	d819      	bhi.n	800af4a <_strtod_l+0xaba>
 800af16:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800af1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af1e:	d811      	bhi.n	800af44 <_strtod_l+0xab4>
 800af20:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800af24:	ee18 3a10 	vmov	r3, s16
 800af28:	2b01      	cmp	r3, #1
 800af2a:	bf38      	it	cc
 800af2c:	2301      	movcc	r3, #1
 800af2e:	ee08 3a10 	vmov	s16, r3
 800af32:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800af36:	f1b8 0f00 	cmp.w	r8, #0
 800af3a:	d111      	bne.n	800af60 <_strtod_l+0xad0>
 800af3c:	eeb1 7b48 	vneg.f64	d7, d8
 800af40:	ec53 2b17 	vmov	r2, r3, d7
 800af44:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800af48:	1bcb      	subs	r3, r1, r7
 800af4a:	eeb0 0b49 	vmov.f64	d0, d9
 800af4e:	ec43 2b1a 	vmov	d10, r2, r3
 800af52:	f002 fe7b 	bl	800dc4c <__ulp>
 800af56:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800af5a:	ec5b ab19 	vmov	sl, fp, d9
 800af5e:	e7aa      	b.n	800aeb6 <_strtod_l+0xa26>
 800af60:	eeb0 7b48 	vmov.f64	d7, d8
 800af64:	e7ec      	b.n	800af40 <_strtod_l+0xab0>
 800af66:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800afa8 <_strtod_l+0xb18>
 800af6a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800af6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af72:	f57f af6f 	bpl.w	800ae54 <_strtod_l+0x9c4>
 800af76:	e4b0      	b.n	800a8da <_strtod_l+0x44a>
 800af78:	2300      	movs	r3, #0
 800af7a:	9308      	str	r3, [sp, #32]
 800af7c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800af7e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800af80:	6013      	str	r3, [r2, #0]
 800af82:	f7ff bac4 	b.w	800a50e <_strtod_l+0x7e>
 800af86:	2a65      	cmp	r2, #101	@ 0x65
 800af88:	f43f abbf 	beq.w	800a70a <_strtod_l+0x27a>
 800af8c:	2a45      	cmp	r2, #69	@ 0x45
 800af8e:	f43f abbc 	beq.w	800a70a <_strtod_l+0x27a>
 800af92:	2101      	movs	r1, #1
 800af94:	f7ff bbf4 	b.w	800a780 <_strtod_l+0x2f0>
 800af98:	94a03595 	.word	0x94a03595
 800af9c:	3fdfffff 	.word	0x3fdfffff
 800afa0:	35afe535 	.word	0x35afe535
 800afa4:	3fe00000 	.word	0x3fe00000
 800afa8:	94a03595 	.word	0x94a03595
 800afac:	3fcfffff 	.word	0x3fcfffff
 800afb0:	000fffff 	.word	0x000fffff
 800afb4:	7ff00000 	.word	0x7ff00000
 800afb8:	7fefffff 	.word	0x7fefffff
 800afbc:	7fe00000 	.word	0x7fe00000
 800afc0:	7c9fffff 	.word	0x7c9fffff

0800afc4 <_strtod_r>:
 800afc4:	4b01      	ldr	r3, [pc, #4]	@ (800afcc <_strtod_r+0x8>)
 800afc6:	f7ff ba63 	b.w	800a490 <_strtod_l>
 800afca:	bf00      	nop
 800afcc:	24000054 	.word	0x24000054

0800afd0 <strtof>:
 800afd0:	b510      	push	{r4, lr}
 800afd2:	4c21      	ldr	r4, [pc, #132]	@ (800b058 <strtof+0x88>)
 800afd4:	4b21      	ldr	r3, [pc, #132]	@ (800b05c <strtof+0x8c>)
 800afd6:	460a      	mov	r2, r1
 800afd8:	4601      	mov	r1, r0
 800afda:	6820      	ldr	r0, [r4, #0]
 800afdc:	f7ff fa58 	bl	800a490 <_strtod_l>
 800afe0:	eeb4 0b40 	vcmp.f64	d0, d0
 800afe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afe8:	eeb0 7b40 	vmov.f64	d7, d0
 800afec:	d70d      	bvc.n	800b00a <strtof+0x3a>
 800afee:	ee17 3a90 	vmov	r3, s15
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	481a      	ldr	r0, [pc, #104]	@ (800b060 <strtof+0x90>)
 800aff6:	da04      	bge.n	800b002 <strtof+0x32>
 800aff8:	f001 f882 	bl	800c100 <nanf>
 800affc:	eeb1 0a40 	vneg.f32	s0, s0
 800b000:	bd10      	pop	{r4, pc}
 800b002:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b006:	f001 b87b 	b.w	800c100 <nanf>
 800b00a:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800b00e:	eddf 6a15 	vldr	s13, [pc, #84]	@ 800b064 <strtof+0x94>
 800b012:	eeb0 6ac0 	vabs.f32	s12, s0
 800b016:	eeb4 6a66 	vcmp.f32	s12, s13
 800b01a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b01e:	dd08      	ble.n	800b032 <strtof+0x62>
 800b020:	eeb0 6bc7 	vabs.f64	d6, d7
 800b024:	ed9f 5b0a 	vldr	d5, [pc, #40]	@ 800b050 <strtof+0x80>
 800b028:	eeb4 6b45 	vcmp.f64	d6, d5
 800b02c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b030:	dd0a      	ble.n	800b048 <strtof+0x78>
 800b032:	ee10 3a10 	vmov	r3, s0
 800b036:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800b03a:	d1e1      	bne.n	800b000 <strtof+0x30>
 800b03c:	ee17 2a90 	vmov	r2, s15
 800b040:	4b09      	ldr	r3, [pc, #36]	@ (800b068 <strtof+0x98>)
 800b042:	4013      	ands	r3, r2
 800b044:	2b00      	cmp	r3, #0
 800b046:	d0db      	beq.n	800b000 <strtof+0x30>
 800b048:	6823      	ldr	r3, [r4, #0]
 800b04a:	2222      	movs	r2, #34	@ 0x22
 800b04c:	601a      	str	r2, [r3, #0]
 800b04e:	e7d7      	b.n	800b000 <strtof+0x30>
 800b050:	ffffffff 	.word	0xffffffff
 800b054:	7fefffff 	.word	0x7fefffff
 800b058:	240001c0 	.word	0x240001c0
 800b05c:	24000054 	.word	0x24000054
 800b060:	0800f4f9 	.word	0x0800f4f9
 800b064:	7f7fffff 	.word	0x7f7fffff
 800b068:	7ff00000 	.word	0x7ff00000

0800b06c <__cvt>:
 800b06c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b06e:	ed2d 8b02 	vpush	{d8}
 800b072:	eeb0 8b40 	vmov.f64	d8, d0
 800b076:	b085      	sub	sp, #20
 800b078:	4617      	mov	r7, r2
 800b07a:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800b07c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b07e:	ee18 2a90 	vmov	r2, s17
 800b082:	f025 0520 	bic.w	r5, r5, #32
 800b086:	2a00      	cmp	r2, #0
 800b088:	bfb6      	itet	lt
 800b08a:	222d      	movlt	r2, #45	@ 0x2d
 800b08c:	2200      	movge	r2, #0
 800b08e:	eeb1 8b40 	vneglt.f64	d8, d0
 800b092:	2d46      	cmp	r5, #70	@ 0x46
 800b094:	460c      	mov	r4, r1
 800b096:	701a      	strb	r2, [r3, #0]
 800b098:	d004      	beq.n	800b0a4 <__cvt+0x38>
 800b09a:	2d45      	cmp	r5, #69	@ 0x45
 800b09c:	d100      	bne.n	800b0a0 <__cvt+0x34>
 800b09e:	3401      	adds	r4, #1
 800b0a0:	2102      	movs	r1, #2
 800b0a2:	e000      	b.n	800b0a6 <__cvt+0x3a>
 800b0a4:	2103      	movs	r1, #3
 800b0a6:	ab03      	add	r3, sp, #12
 800b0a8:	9301      	str	r3, [sp, #4]
 800b0aa:	ab02      	add	r3, sp, #8
 800b0ac:	9300      	str	r3, [sp, #0]
 800b0ae:	4622      	mov	r2, r4
 800b0b0:	4633      	mov	r3, r6
 800b0b2:	eeb0 0b48 	vmov.f64	d0, d8
 800b0b6:	f001 f8b3 	bl	800c220 <_dtoa_r>
 800b0ba:	2d47      	cmp	r5, #71	@ 0x47
 800b0bc:	d114      	bne.n	800b0e8 <__cvt+0x7c>
 800b0be:	07fb      	lsls	r3, r7, #31
 800b0c0:	d50a      	bpl.n	800b0d8 <__cvt+0x6c>
 800b0c2:	1902      	adds	r2, r0, r4
 800b0c4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800b0c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b0cc:	bf08      	it	eq
 800b0ce:	9203      	streq	r2, [sp, #12]
 800b0d0:	2130      	movs	r1, #48	@ 0x30
 800b0d2:	9b03      	ldr	r3, [sp, #12]
 800b0d4:	4293      	cmp	r3, r2
 800b0d6:	d319      	bcc.n	800b10c <__cvt+0xa0>
 800b0d8:	9b03      	ldr	r3, [sp, #12]
 800b0da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b0dc:	1a1b      	subs	r3, r3, r0
 800b0de:	6013      	str	r3, [r2, #0]
 800b0e0:	b005      	add	sp, #20
 800b0e2:	ecbd 8b02 	vpop	{d8}
 800b0e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b0e8:	2d46      	cmp	r5, #70	@ 0x46
 800b0ea:	eb00 0204 	add.w	r2, r0, r4
 800b0ee:	d1e9      	bne.n	800b0c4 <__cvt+0x58>
 800b0f0:	7803      	ldrb	r3, [r0, #0]
 800b0f2:	2b30      	cmp	r3, #48	@ 0x30
 800b0f4:	d107      	bne.n	800b106 <__cvt+0x9a>
 800b0f6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800b0fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b0fe:	bf1c      	itt	ne
 800b100:	f1c4 0401 	rsbne	r4, r4, #1
 800b104:	6034      	strne	r4, [r6, #0]
 800b106:	6833      	ldr	r3, [r6, #0]
 800b108:	441a      	add	r2, r3
 800b10a:	e7db      	b.n	800b0c4 <__cvt+0x58>
 800b10c:	1c5c      	adds	r4, r3, #1
 800b10e:	9403      	str	r4, [sp, #12]
 800b110:	7019      	strb	r1, [r3, #0]
 800b112:	e7de      	b.n	800b0d2 <__cvt+0x66>

0800b114 <__exponent>:
 800b114:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b116:	2900      	cmp	r1, #0
 800b118:	bfba      	itte	lt
 800b11a:	4249      	neglt	r1, r1
 800b11c:	232d      	movlt	r3, #45	@ 0x2d
 800b11e:	232b      	movge	r3, #43	@ 0x2b
 800b120:	2909      	cmp	r1, #9
 800b122:	7002      	strb	r2, [r0, #0]
 800b124:	7043      	strb	r3, [r0, #1]
 800b126:	dd29      	ble.n	800b17c <__exponent+0x68>
 800b128:	f10d 0307 	add.w	r3, sp, #7
 800b12c:	461d      	mov	r5, r3
 800b12e:	270a      	movs	r7, #10
 800b130:	461a      	mov	r2, r3
 800b132:	fbb1 f6f7 	udiv	r6, r1, r7
 800b136:	fb07 1416 	mls	r4, r7, r6, r1
 800b13a:	3430      	adds	r4, #48	@ 0x30
 800b13c:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b140:	460c      	mov	r4, r1
 800b142:	2c63      	cmp	r4, #99	@ 0x63
 800b144:	f103 33ff 	add.w	r3, r3, #4294967295
 800b148:	4631      	mov	r1, r6
 800b14a:	dcf1      	bgt.n	800b130 <__exponent+0x1c>
 800b14c:	3130      	adds	r1, #48	@ 0x30
 800b14e:	1e94      	subs	r4, r2, #2
 800b150:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b154:	1c41      	adds	r1, r0, #1
 800b156:	4623      	mov	r3, r4
 800b158:	42ab      	cmp	r3, r5
 800b15a:	d30a      	bcc.n	800b172 <__exponent+0x5e>
 800b15c:	f10d 0309 	add.w	r3, sp, #9
 800b160:	1a9b      	subs	r3, r3, r2
 800b162:	42ac      	cmp	r4, r5
 800b164:	bf88      	it	hi
 800b166:	2300      	movhi	r3, #0
 800b168:	3302      	adds	r3, #2
 800b16a:	4403      	add	r3, r0
 800b16c:	1a18      	subs	r0, r3, r0
 800b16e:	b003      	add	sp, #12
 800b170:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b172:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b176:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b17a:	e7ed      	b.n	800b158 <__exponent+0x44>
 800b17c:	2330      	movs	r3, #48	@ 0x30
 800b17e:	3130      	adds	r1, #48	@ 0x30
 800b180:	7083      	strb	r3, [r0, #2]
 800b182:	70c1      	strb	r1, [r0, #3]
 800b184:	1d03      	adds	r3, r0, #4
 800b186:	e7f1      	b.n	800b16c <__exponent+0x58>

0800b188 <_printf_float>:
 800b188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b18c:	b08d      	sub	sp, #52	@ 0x34
 800b18e:	460c      	mov	r4, r1
 800b190:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b194:	4616      	mov	r6, r2
 800b196:	461f      	mov	r7, r3
 800b198:	4605      	mov	r5, r0
 800b19a:	f000 ff23 	bl	800bfe4 <_localeconv_r>
 800b19e:	f8d0 b000 	ldr.w	fp, [r0]
 800b1a2:	4658      	mov	r0, fp
 800b1a4:	f7f5 f8ec 	bl	8000380 <strlen>
 800b1a8:	2300      	movs	r3, #0
 800b1aa:	930a      	str	r3, [sp, #40]	@ 0x28
 800b1ac:	f8d8 3000 	ldr.w	r3, [r8]
 800b1b0:	f894 9018 	ldrb.w	r9, [r4, #24]
 800b1b4:	6822      	ldr	r2, [r4, #0]
 800b1b6:	9005      	str	r0, [sp, #20]
 800b1b8:	3307      	adds	r3, #7
 800b1ba:	f023 0307 	bic.w	r3, r3, #7
 800b1be:	f103 0108 	add.w	r1, r3, #8
 800b1c2:	f8c8 1000 	str.w	r1, [r8]
 800b1c6:	ed93 0b00 	vldr	d0, [r3]
 800b1ca:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800b428 <_printf_float+0x2a0>
 800b1ce:	eeb0 7bc0 	vabs.f64	d7, d0
 800b1d2:	eeb4 7b46 	vcmp.f64	d7, d6
 800b1d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1da:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800b1de:	dd24      	ble.n	800b22a <_printf_float+0xa2>
 800b1e0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800b1e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1e8:	d502      	bpl.n	800b1f0 <_printf_float+0x68>
 800b1ea:	232d      	movs	r3, #45	@ 0x2d
 800b1ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b1f0:	498f      	ldr	r1, [pc, #572]	@ (800b430 <_printf_float+0x2a8>)
 800b1f2:	4b90      	ldr	r3, [pc, #576]	@ (800b434 <_printf_float+0x2ac>)
 800b1f4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800b1f8:	bf8c      	ite	hi
 800b1fa:	4688      	movhi	r8, r1
 800b1fc:	4698      	movls	r8, r3
 800b1fe:	f022 0204 	bic.w	r2, r2, #4
 800b202:	2303      	movs	r3, #3
 800b204:	6123      	str	r3, [r4, #16]
 800b206:	6022      	str	r2, [r4, #0]
 800b208:	f04f 0a00 	mov.w	sl, #0
 800b20c:	9700      	str	r7, [sp, #0]
 800b20e:	4633      	mov	r3, r6
 800b210:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b212:	4621      	mov	r1, r4
 800b214:	4628      	mov	r0, r5
 800b216:	f000 f9d1 	bl	800b5bc <_printf_common>
 800b21a:	3001      	adds	r0, #1
 800b21c:	f040 8089 	bne.w	800b332 <_printf_float+0x1aa>
 800b220:	f04f 30ff 	mov.w	r0, #4294967295
 800b224:	b00d      	add	sp, #52	@ 0x34
 800b226:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b22a:	eeb4 0b40 	vcmp.f64	d0, d0
 800b22e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b232:	d709      	bvc.n	800b248 <_printf_float+0xc0>
 800b234:	ee10 3a90 	vmov	r3, s1
 800b238:	2b00      	cmp	r3, #0
 800b23a:	bfbc      	itt	lt
 800b23c:	232d      	movlt	r3, #45	@ 0x2d
 800b23e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b242:	497d      	ldr	r1, [pc, #500]	@ (800b438 <_printf_float+0x2b0>)
 800b244:	4b7d      	ldr	r3, [pc, #500]	@ (800b43c <_printf_float+0x2b4>)
 800b246:	e7d5      	b.n	800b1f4 <_printf_float+0x6c>
 800b248:	6863      	ldr	r3, [r4, #4]
 800b24a:	1c59      	adds	r1, r3, #1
 800b24c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800b250:	d139      	bne.n	800b2c6 <_printf_float+0x13e>
 800b252:	2306      	movs	r3, #6
 800b254:	6063      	str	r3, [r4, #4]
 800b256:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b25a:	2300      	movs	r3, #0
 800b25c:	6022      	str	r2, [r4, #0]
 800b25e:	9303      	str	r3, [sp, #12]
 800b260:	ab0a      	add	r3, sp, #40	@ 0x28
 800b262:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800b266:	ab09      	add	r3, sp, #36	@ 0x24
 800b268:	9300      	str	r3, [sp, #0]
 800b26a:	6861      	ldr	r1, [r4, #4]
 800b26c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b270:	4628      	mov	r0, r5
 800b272:	f7ff fefb 	bl	800b06c <__cvt>
 800b276:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b27a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b27c:	4680      	mov	r8, r0
 800b27e:	d129      	bne.n	800b2d4 <_printf_float+0x14c>
 800b280:	1cc8      	adds	r0, r1, #3
 800b282:	db02      	blt.n	800b28a <_printf_float+0x102>
 800b284:	6863      	ldr	r3, [r4, #4]
 800b286:	4299      	cmp	r1, r3
 800b288:	dd41      	ble.n	800b30e <_printf_float+0x186>
 800b28a:	f1a9 0902 	sub.w	r9, r9, #2
 800b28e:	fa5f f989 	uxtb.w	r9, r9
 800b292:	3901      	subs	r1, #1
 800b294:	464a      	mov	r2, r9
 800b296:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b29a:	9109      	str	r1, [sp, #36]	@ 0x24
 800b29c:	f7ff ff3a 	bl	800b114 <__exponent>
 800b2a0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b2a2:	1813      	adds	r3, r2, r0
 800b2a4:	2a01      	cmp	r2, #1
 800b2a6:	4682      	mov	sl, r0
 800b2a8:	6123      	str	r3, [r4, #16]
 800b2aa:	dc02      	bgt.n	800b2b2 <_printf_float+0x12a>
 800b2ac:	6822      	ldr	r2, [r4, #0]
 800b2ae:	07d2      	lsls	r2, r2, #31
 800b2b0:	d501      	bpl.n	800b2b6 <_printf_float+0x12e>
 800b2b2:	3301      	adds	r3, #1
 800b2b4:	6123      	str	r3, [r4, #16]
 800b2b6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d0a6      	beq.n	800b20c <_printf_float+0x84>
 800b2be:	232d      	movs	r3, #45	@ 0x2d
 800b2c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b2c4:	e7a2      	b.n	800b20c <_printf_float+0x84>
 800b2c6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b2ca:	d1c4      	bne.n	800b256 <_printf_float+0xce>
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d1c2      	bne.n	800b256 <_printf_float+0xce>
 800b2d0:	2301      	movs	r3, #1
 800b2d2:	e7bf      	b.n	800b254 <_printf_float+0xcc>
 800b2d4:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800b2d8:	d9db      	bls.n	800b292 <_printf_float+0x10a>
 800b2da:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800b2de:	d118      	bne.n	800b312 <_printf_float+0x18a>
 800b2e0:	2900      	cmp	r1, #0
 800b2e2:	6863      	ldr	r3, [r4, #4]
 800b2e4:	dd0b      	ble.n	800b2fe <_printf_float+0x176>
 800b2e6:	6121      	str	r1, [r4, #16]
 800b2e8:	b913      	cbnz	r3, 800b2f0 <_printf_float+0x168>
 800b2ea:	6822      	ldr	r2, [r4, #0]
 800b2ec:	07d0      	lsls	r0, r2, #31
 800b2ee:	d502      	bpl.n	800b2f6 <_printf_float+0x16e>
 800b2f0:	3301      	adds	r3, #1
 800b2f2:	440b      	add	r3, r1
 800b2f4:	6123      	str	r3, [r4, #16]
 800b2f6:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b2f8:	f04f 0a00 	mov.w	sl, #0
 800b2fc:	e7db      	b.n	800b2b6 <_printf_float+0x12e>
 800b2fe:	b913      	cbnz	r3, 800b306 <_printf_float+0x17e>
 800b300:	6822      	ldr	r2, [r4, #0]
 800b302:	07d2      	lsls	r2, r2, #31
 800b304:	d501      	bpl.n	800b30a <_printf_float+0x182>
 800b306:	3302      	adds	r3, #2
 800b308:	e7f4      	b.n	800b2f4 <_printf_float+0x16c>
 800b30a:	2301      	movs	r3, #1
 800b30c:	e7f2      	b.n	800b2f4 <_printf_float+0x16c>
 800b30e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800b312:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b314:	4299      	cmp	r1, r3
 800b316:	db05      	blt.n	800b324 <_printf_float+0x19c>
 800b318:	6823      	ldr	r3, [r4, #0]
 800b31a:	6121      	str	r1, [r4, #16]
 800b31c:	07d8      	lsls	r0, r3, #31
 800b31e:	d5ea      	bpl.n	800b2f6 <_printf_float+0x16e>
 800b320:	1c4b      	adds	r3, r1, #1
 800b322:	e7e7      	b.n	800b2f4 <_printf_float+0x16c>
 800b324:	2900      	cmp	r1, #0
 800b326:	bfd4      	ite	le
 800b328:	f1c1 0202 	rsble	r2, r1, #2
 800b32c:	2201      	movgt	r2, #1
 800b32e:	4413      	add	r3, r2
 800b330:	e7e0      	b.n	800b2f4 <_printf_float+0x16c>
 800b332:	6823      	ldr	r3, [r4, #0]
 800b334:	055a      	lsls	r2, r3, #21
 800b336:	d407      	bmi.n	800b348 <_printf_float+0x1c0>
 800b338:	6923      	ldr	r3, [r4, #16]
 800b33a:	4642      	mov	r2, r8
 800b33c:	4631      	mov	r1, r6
 800b33e:	4628      	mov	r0, r5
 800b340:	47b8      	blx	r7
 800b342:	3001      	adds	r0, #1
 800b344:	d12a      	bne.n	800b39c <_printf_float+0x214>
 800b346:	e76b      	b.n	800b220 <_printf_float+0x98>
 800b348:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800b34c:	f240 80e0 	bls.w	800b510 <_printf_float+0x388>
 800b350:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800b354:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b358:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b35c:	d133      	bne.n	800b3c6 <_printf_float+0x23e>
 800b35e:	4a38      	ldr	r2, [pc, #224]	@ (800b440 <_printf_float+0x2b8>)
 800b360:	2301      	movs	r3, #1
 800b362:	4631      	mov	r1, r6
 800b364:	4628      	mov	r0, r5
 800b366:	47b8      	blx	r7
 800b368:	3001      	adds	r0, #1
 800b36a:	f43f af59 	beq.w	800b220 <_printf_float+0x98>
 800b36e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b372:	4543      	cmp	r3, r8
 800b374:	db02      	blt.n	800b37c <_printf_float+0x1f4>
 800b376:	6823      	ldr	r3, [r4, #0]
 800b378:	07d8      	lsls	r0, r3, #31
 800b37a:	d50f      	bpl.n	800b39c <_printf_float+0x214>
 800b37c:	9b05      	ldr	r3, [sp, #20]
 800b37e:	465a      	mov	r2, fp
 800b380:	4631      	mov	r1, r6
 800b382:	4628      	mov	r0, r5
 800b384:	47b8      	blx	r7
 800b386:	3001      	adds	r0, #1
 800b388:	f43f af4a 	beq.w	800b220 <_printf_float+0x98>
 800b38c:	f04f 0900 	mov.w	r9, #0
 800b390:	f108 38ff 	add.w	r8, r8, #4294967295
 800b394:	f104 0a1a 	add.w	sl, r4, #26
 800b398:	45c8      	cmp	r8, r9
 800b39a:	dc09      	bgt.n	800b3b0 <_printf_float+0x228>
 800b39c:	6823      	ldr	r3, [r4, #0]
 800b39e:	079b      	lsls	r3, r3, #30
 800b3a0:	f100 8107 	bmi.w	800b5b2 <_printf_float+0x42a>
 800b3a4:	68e0      	ldr	r0, [r4, #12]
 800b3a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b3a8:	4298      	cmp	r0, r3
 800b3aa:	bfb8      	it	lt
 800b3ac:	4618      	movlt	r0, r3
 800b3ae:	e739      	b.n	800b224 <_printf_float+0x9c>
 800b3b0:	2301      	movs	r3, #1
 800b3b2:	4652      	mov	r2, sl
 800b3b4:	4631      	mov	r1, r6
 800b3b6:	4628      	mov	r0, r5
 800b3b8:	47b8      	blx	r7
 800b3ba:	3001      	adds	r0, #1
 800b3bc:	f43f af30 	beq.w	800b220 <_printf_float+0x98>
 800b3c0:	f109 0901 	add.w	r9, r9, #1
 800b3c4:	e7e8      	b.n	800b398 <_printf_float+0x210>
 800b3c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	dc3b      	bgt.n	800b444 <_printf_float+0x2bc>
 800b3cc:	4a1c      	ldr	r2, [pc, #112]	@ (800b440 <_printf_float+0x2b8>)
 800b3ce:	2301      	movs	r3, #1
 800b3d0:	4631      	mov	r1, r6
 800b3d2:	4628      	mov	r0, r5
 800b3d4:	47b8      	blx	r7
 800b3d6:	3001      	adds	r0, #1
 800b3d8:	f43f af22 	beq.w	800b220 <_printf_float+0x98>
 800b3dc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b3e0:	ea59 0303 	orrs.w	r3, r9, r3
 800b3e4:	d102      	bne.n	800b3ec <_printf_float+0x264>
 800b3e6:	6823      	ldr	r3, [r4, #0]
 800b3e8:	07d9      	lsls	r1, r3, #31
 800b3ea:	d5d7      	bpl.n	800b39c <_printf_float+0x214>
 800b3ec:	9b05      	ldr	r3, [sp, #20]
 800b3ee:	465a      	mov	r2, fp
 800b3f0:	4631      	mov	r1, r6
 800b3f2:	4628      	mov	r0, r5
 800b3f4:	47b8      	blx	r7
 800b3f6:	3001      	adds	r0, #1
 800b3f8:	f43f af12 	beq.w	800b220 <_printf_float+0x98>
 800b3fc:	f04f 0a00 	mov.w	sl, #0
 800b400:	f104 0b1a 	add.w	fp, r4, #26
 800b404:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b406:	425b      	negs	r3, r3
 800b408:	4553      	cmp	r3, sl
 800b40a:	dc01      	bgt.n	800b410 <_printf_float+0x288>
 800b40c:	464b      	mov	r3, r9
 800b40e:	e794      	b.n	800b33a <_printf_float+0x1b2>
 800b410:	2301      	movs	r3, #1
 800b412:	465a      	mov	r2, fp
 800b414:	4631      	mov	r1, r6
 800b416:	4628      	mov	r0, r5
 800b418:	47b8      	blx	r7
 800b41a:	3001      	adds	r0, #1
 800b41c:	f43f af00 	beq.w	800b220 <_printf_float+0x98>
 800b420:	f10a 0a01 	add.w	sl, sl, #1
 800b424:	e7ee      	b.n	800b404 <_printf_float+0x27c>
 800b426:	bf00      	nop
 800b428:	ffffffff 	.word	0xffffffff
 800b42c:	7fefffff 	.word	0x7fefffff
 800b430:	0800f32a 	.word	0x0800f32a
 800b434:	0800f326 	.word	0x0800f326
 800b438:	0800f332 	.word	0x0800f332
 800b43c:	0800f32e 	.word	0x0800f32e
 800b440:	0800f336 	.word	0x0800f336
 800b444:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b446:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b44a:	4553      	cmp	r3, sl
 800b44c:	bfa8      	it	ge
 800b44e:	4653      	movge	r3, sl
 800b450:	2b00      	cmp	r3, #0
 800b452:	4699      	mov	r9, r3
 800b454:	dc37      	bgt.n	800b4c6 <_printf_float+0x33e>
 800b456:	2300      	movs	r3, #0
 800b458:	9307      	str	r3, [sp, #28]
 800b45a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b45e:	f104 021a 	add.w	r2, r4, #26
 800b462:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b464:	9907      	ldr	r1, [sp, #28]
 800b466:	9306      	str	r3, [sp, #24]
 800b468:	eba3 0309 	sub.w	r3, r3, r9
 800b46c:	428b      	cmp	r3, r1
 800b46e:	dc31      	bgt.n	800b4d4 <_printf_float+0x34c>
 800b470:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b472:	459a      	cmp	sl, r3
 800b474:	dc3b      	bgt.n	800b4ee <_printf_float+0x366>
 800b476:	6823      	ldr	r3, [r4, #0]
 800b478:	07da      	lsls	r2, r3, #31
 800b47a:	d438      	bmi.n	800b4ee <_printf_float+0x366>
 800b47c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b47e:	ebaa 0903 	sub.w	r9, sl, r3
 800b482:	9b06      	ldr	r3, [sp, #24]
 800b484:	ebaa 0303 	sub.w	r3, sl, r3
 800b488:	4599      	cmp	r9, r3
 800b48a:	bfa8      	it	ge
 800b48c:	4699      	movge	r9, r3
 800b48e:	f1b9 0f00 	cmp.w	r9, #0
 800b492:	dc34      	bgt.n	800b4fe <_printf_float+0x376>
 800b494:	f04f 0800 	mov.w	r8, #0
 800b498:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b49c:	f104 0b1a 	add.w	fp, r4, #26
 800b4a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4a2:	ebaa 0303 	sub.w	r3, sl, r3
 800b4a6:	eba3 0309 	sub.w	r3, r3, r9
 800b4aa:	4543      	cmp	r3, r8
 800b4ac:	f77f af76 	ble.w	800b39c <_printf_float+0x214>
 800b4b0:	2301      	movs	r3, #1
 800b4b2:	465a      	mov	r2, fp
 800b4b4:	4631      	mov	r1, r6
 800b4b6:	4628      	mov	r0, r5
 800b4b8:	47b8      	blx	r7
 800b4ba:	3001      	adds	r0, #1
 800b4bc:	f43f aeb0 	beq.w	800b220 <_printf_float+0x98>
 800b4c0:	f108 0801 	add.w	r8, r8, #1
 800b4c4:	e7ec      	b.n	800b4a0 <_printf_float+0x318>
 800b4c6:	4642      	mov	r2, r8
 800b4c8:	4631      	mov	r1, r6
 800b4ca:	4628      	mov	r0, r5
 800b4cc:	47b8      	blx	r7
 800b4ce:	3001      	adds	r0, #1
 800b4d0:	d1c1      	bne.n	800b456 <_printf_float+0x2ce>
 800b4d2:	e6a5      	b.n	800b220 <_printf_float+0x98>
 800b4d4:	2301      	movs	r3, #1
 800b4d6:	4631      	mov	r1, r6
 800b4d8:	4628      	mov	r0, r5
 800b4da:	9206      	str	r2, [sp, #24]
 800b4dc:	47b8      	blx	r7
 800b4de:	3001      	adds	r0, #1
 800b4e0:	f43f ae9e 	beq.w	800b220 <_printf_float+0x98>
 800b4e4:	9b07      	ldr	r3, [sp, #28]
 800b4e6:	9a06      	ldr	r2, [sp, #24]
 800b4e8:	3301      	adds	r3, #1
 800b4ea:	9307      	str	r3, [sp, #28]
 800b4ec:	e7b9      	b.n	800b462 <_printf_float+0x2da>
 800b4ee:	9b05      	ldr	r3, [sp, #20]
 800b4f0:	465a      	mov	r2, fp
 800b4f2:	4631      	mov	r1, r6
 800b4f4:	4628      	mov	r0, r5
 800b4f6:	47b8      	blx	r7
 800b4f8:	3001      	adds	r0, #1
 800b4fa:	d1bf      	bne.n	800b47c <_printf_float+0x2f4>
 800b4fc:	e690      	b.n	800b220 <_printf_float+0x98>
 800b4fe:	9a06      	ldr	r2, [sp, #24]
 800b500:	464b      	mov	r3, r9
 800b502:	4442      	add	r2, r8
 800b504:	4631      	mov	r1, r6
 800b506:	4628      	mov	r0, r5
 800b508:	47b8      	blx	r7
 800b50a:	3001      	adds	r0, #1
 800b50c:	d1c2      	bne.n	800b494 <_printf_float+0x30c>
 800b50e:	e687      	b.n	800b220 <_printf_float+0x98>
 800b510:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800b514:	f1b9 0f01 	cmp.w	r9, #1
 800b518:	dc01      	bgt.n	800b51e <_printf_float+0x396>
 800b51a:	07db      	lsls	r3, r3, #31
 800b51c:	d536      	bpl.n	800b58c <_printf_float+0x404>
 800b51e:	2301      	movs	r3, #1
 800b520:	4642      	mov	r2, r8
 800b522:	4631      	mov	r1, r6
 800b524:	4628      	mov	r0, r5
 800b526:	47b8      	blx	r7
 800b528:	3001      	adds	r0, #1
 800b52a:	f43f ae79 	beq.w	800b220 <_printf_float+0x98>
 800b52e:	9b05      	ldr	r3, [sp, #20]
 800b530:	465a      	mov	r2, fp
 800b532:	4631      	mov	r1, r6
 800b534:	4628      	mov	r0, r5
 800b536:	47b8      	blx	r7
 800b538:	3001      	adds	r0, #1
 800b53a:	f43f ae71 	beq.w	800b220 <_printf_float+0x98>
 800b53e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800b542:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b546:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b54a:	f109 39ff 	add.w	r9, r9, #4294967295
 800b54e:	d018      	beq.n	800b582 <_printf_float+0x3fa>
 800b550:	464b      	mov	r3, r9
 800b552:	f108 0201 	add.w	r2, r8, #1
 800b556:	4631      	mov	r1, r6
 800b558:	4628      	mov	r0, r5
 800b55a:	47b8      	blx	r7
 800b55c:	3001      	adds	r0, #1
 800b55e:	d10c      	bne.n	800b57a <_printf_float+0x3f2>
 800b560:	e65e      	b.n	800b220 <_printf_float+0x98>
 800b562:	2301      	movs	r3, #1
 800b564:	465a      	mov	r2, fp
 800b566:	4631      	mov	r1, r6
 800b568:	4628      	mov	r0, r5
 800b56a:	47b8      	blx	r7
 800b56c:	3001      	adds	r0, #1
 800b56e:	f43f ae57 	beq.w	800b220 <_printf_float+0x98>
 800b572:	f108 0801 	add.w	r8, r8, #1
 800b576:	45c8      	cmp	r8, r9
 800b578:	dbf3      	blt.n	800b562 <_printf_float+0x3da>
 800b57a:	4653      	mov	r3, sl
 800b57c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b580:	e6dc      	b.n	800b33c <_printf_float+0x1b4>
 800b582:	f04f 0800 	mov.w	r8, #0
 800b586:	f104 0b1a 	add.w	fp, r4, #26
 800b58a:	e7f4      	b.n	800b576 <_printf_float+0x3ee>
 800b58c:	2301      	movs	r3, #1
 800b58e:	4642      	mov	r2, r8
 800b590:	e7e1      	b.n	800b556 <_printf_float+0x3ce>
 800b592:	2301      	movs	r3, #1
 800b594:	464a      	mov	r2, r9
 800b596:	4631      	mov	r1, r6
 800b598:	4628      	mov	r0, r5
 800b59a:	47b8      	blx	r7
 800b59c:	3001      	adds	r0, #1
 800b59e:	f43f ae3f 	beq.w	800b220 <_printf_float+0x98>
 800b5a2:	f108 0801 	add.w	r8, r8, #1
 800b5a6:	68e3      	ldr	r3, [r4, #12]
 800b5a8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b5aa:	1a5b      	subs	r3, r3, r1
 800b5ac:	4543      	cmp	r3, r8
 800b5ae:	dcf0      	bgt.n	800b592 <_printf_float+0x40a>
 800b5b0:	e6f8      	b.n	800b3a4 <_printf_float+0x21c>
 800b5b2:	f04f 0800 	mov.w	r8, #0
 800b5b6:	f104 0919 	add.w	r9, r4, #25
 800b5ba:	e7f4      	b.n	800b5a6 <_printf_float+0x41e>

0800b5bc <_printf_common>:
 800b5bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b5c0:	4616      	mov	r6, r2
 800b5c2:	4698      	mov	r8, r3
 800b5c4:	688a      	ldr	r2, [r1, #8]
 800b5c6:	690b      	ldr	r3, [r1, #16]
 800b5c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b5cc:	4293      	cmp	r3, r2
 800b5ce:	bfb8      	it	lt
 800b5d0:	4613      	movlt	r3, r2
 800b5d2:	6033      	str	r3, [r6, #0]
 800b5d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b5d8:	4607      	mov	r7, r0
 800b5da:	460c      	mov	r4, r1
 800b5dc:	b10a      	cbz	r2, 800b5e2 <_printf_common+0x26>
 800b5de:	3301      	adds	r3, #1
 800b5e0:	6033      	str	r3, [r6, #0]
 800b5e2:	6823      	ldr	r3, [r4, #0]
 800b5e4:	0699      	lsls	r1, r3, #26
 800b5e6:	bf42      	ittt	mi
 800b5e8:	6833      	ldrmi	r3, [r6, #0]
 800b5ea:	3302      	addmi	r3, #2
 800b5ec:	6033      	strmi	r3, [r6, #0]
 800b5ee:	6825      	ldr	r5, [r4, #0]
 800b5f0:	f015 0506 	ands.w	r5, r5, #6
 800b5f4:	d106      	bne.n	800b604 <_printf_common+0x48>
 800b5f6:	f104 0a19 	add.w	sl, r4, #25
 800b5fa:	68e3      	ldr	r3, [r4, #12]
 800b5fc:	6832      	ldr	r2, [r6, #0]
 800b5fe:	1a9b      	subs	r3, r3, r2
 800b600:	42ab      	cmp	r3, r5
 800b602:	dc26      	bgt.n	800b652 <_printf_common+0x96>
 800b604:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b608:	6822      	ldr	r2, [r4, #0]
 800b60a:	3b00      	subs	r3, #0
 800b60c:	bf18      	it	ne
 800b60e:	2301      	movne	r3, #1
 800b610:	0692      	lsls	r2, r2, #26
 800b612:	d42b      	bmi.n	800b66c <_printf_common+0xb0>
 800b614:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b618:	4641      	mov	r1, r8
 800b61a:	4638      	mov	r0, r7
 800b61c:	47c8      	blx	r9
 800b61e:	3001      	adds	r0, #1
 800b620:	d01e      	beq.n	800b660 <_printf_common+0xa4>
 800b622:	6823      	ldr	r3, [r4, #0]
 800b624:	6922      	ldr	r2, [r4, #16]
 800b626:	f003 0306 	and.w	r3, r3, #6
 800b62a:	2b04      	cmp	r3, #4
 800b62c:	bf02      	ittt	eq
 800b62e:	68e5      	ldreq	r5, [r4, #12]
 800b630:	6833      	ldreq	r3, [r6, #0]
 800b632:	1aed      	subeq	r5, r5, r3
 800b634:	68a3      	ldr	r3, [r4, #8]
 800b636:	bf0c      	ite	eq
 800b638:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b63c:	2500      	movne	r5, #0
 800b63e:	4293      	cmp	r3, r2
 800b640:	bfc4      	itt	gt
 800b642:	1a9b      	subgt	r3, r3, r2
 800b644:	18ed      	addgt	r5, r5, r3
 800b646:	2600      	movs	r6, #0
 800b648:	341a      	adds	r4, #26
 800b64a:	42b5      	cmp	r5, r6
 800b64c:	d11a      	bne.n	800b684 <_printf_common+0xc8>
 800b64e:	2000      	movs	r0, #0
 800b650:	e008      	b.n	800b664 <_printf_common+0xa8>
 800b652:	2301      	movs	r3, #1
 800b654:	4652      	mov	r2, sl
 800b656:	4641      	mov	r1, r8
 800b658:	4638      	mov	r0, r7
 800b65a:	47c8      	blx	r9
 800b65c:	3001      	adds	r0, #1
 800b65e:	d103      	bne.n	800b668 <_printf_common+0xac>
 800b660:	f04f 30ff 	mov.w	r0, #4294967295
 800b664:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b668:	3501      	adds	r5, #1
 800b66a:	e7c6      	b.n	800b5fa <_printf_common+0x3e>
 800b66c:	18e1      	adds	r1, r4, r3
 800b66e:	1c5a      	adds	r2, r3, #1
 800b670:	2030      	movs	r0, #48	@ 0x30
 800b672:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b676:	4422      	add	r2, r4
 800b678:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b67c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b680:	3302      	adds	r3, #2
 800b682:	e7c7      	b.n	800b614 <_printf_common+0x58>
 800b684:	2301      	movs	r3, #1
 800b686:	4622      	mov	r2, r4
 800b688:	4641      	mov	r1, r8
 800b68a:	4638      	mov	r0, r7
 800b68c:	47c8      	blx	r9
 800b68e:	3001      	adds	r0, #1
 800b690:	d0e6      	beq.n	800b660 <_printf_common+0xa4>
 800b692:	3601      	adds	r6, #1
 800b694:	e7d9      	b.n	800b64a <_printf_common+0x8e>
	...

0800b698 <_printf_i>:
 800b698:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b69c:	7e0f      	ldrb	r7, [r1, #24]
 800b69e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b6a0:	2f78      	cmp	r7, #120	@ 0x78
 800b6a2:	4691      	mov	r9, r2
 800b6a4:	4680      	mov	r8, r0
 800b6a6:	460c      	mov	r4, r1
 800b6a8:	469a      	mov	sl, r3
 800b6aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b6ae:	d807      	bhi.n	800b6c0 <_printf_i+0x28>
 800b6b0:	2f62      	cmp	r7, #98	@ 0x62
 800b6b2:	d80a      	bhi.n	800b6ca <_printf_i+0x32>
 800b6b4:	2f00      	cmp	r7, #0
 800b6b6:	f000 80d1 	beq.w	800b85c <_printf_i+0x1c4>
 800b6ba:	2f58      	cmp	r7, #88	@ 0x58
 800b6bc:	f000 80b8 	beq.w	800b830 <_printf_i+0x198>
 800b6c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b6c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b6c8:	e03a      	b.n	800b740 <_printf_i+0xa8>
 800b6ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b6ce:	2b15      	cmp	r3, #21
 800b6d0:	d8f6      	bhi.n	800b6c0 <_printf_i+0x28>
 800b6d2:	a101      	add	r1, pc, #4	@ (adr r1, 800b6d8 <_printf_i+0x40>)
 800b6d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b6d8:	0800b731 	.word	0x0800b731
 800b6dc:	0800b745 	.word	0x0800b745
 800b6e0:	0800b6c1 	.word	0x0800b6c1
 800b6e4:	0800b6c1 	.word	0x0800b6c1
 800b6e8:	0800b6c1 	.word	0x0800b6c1
 800b6ec:	0800b6c1 	.word	0x0800b6c1
 800b6f0:	0800b745 	.word	0x0800b745
 800b6f4:	0800b6c1 	.word	0x0800b6c1
 800b6f8:	0800b6c1 	.word	0x0800b6c1
 800b6fc:	0800b6c1 	.word	0x0800b6c1
 800b700:	0800b6c1 	.word	0x0800b6c1
 800b704:	0800b843 	.word	0x0800b843
 800b708:	0800b76f 	.word	0x0800b76f
 800b70c:	0800b7fd 	.word	0x0800b7fd
 800b710:	0800b6c1 	.word	0x0800b6c1
 800b714:	0800b6c1 	.word	0x0800b6c1
 800b718:	0800b865 	.word	0x0800b865
 800b71c:	0800b6c1 	.word	0x0800b6c1
 800b720:	0800b76f 	.word	0x0800b76f
 800b724:	0800b6c1 	.word	0x0800b6c1
 800b728:	0800b6c1 	.word	0x0800b6c1
 800b72c:	0800b805 	.word	0x0800b805
 800b730:	6833      	ldr	r3, [r6, #0]
 800b732:	1d1a      	adds	r2, r3, #4
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	6032      	str	r2, [r6, #0]
 800b738:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b73c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b740:	2301      	movs	r3, #1
 800b742:	e09c      	b.n	800b87e <_printf_i+0x1e6>
 800b744:	6833      	ldr	r3, [r6, #0]
 800b746:	6820      	ldr	r0, [r4, #0]
 800b748:	1d19      	adds	r1, r3, #4
 800b74a:	6031      	str	r1, [r6, #0]
 800b74c:	0606      	lsls	r6, r0, #24
 800b74e:	d501      	bpl.n	800b754 <_printf_i+0xbc>
 800b750:	681d      	ldr	r5, [r3, #0]
 800b752:	e003      	b.n	800b75c <_printf_i+0xc4>
 800b754:	0645      	lsls	r5, r0, #25
 800b756:	d5fb      	bpl.n	800b750 <_printf_i+0xb8>
 800b758:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b75c:	2d00      	cmp	r5, #0
 800b75e:	da03      	bge.n	800b768 <_printf_i+0xd0>
 800b760:	232d      	movs	r3, #45	@ 0x2d
 800b762:	426d      	negs	r5, r5
 800b764:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b768:	4858      	ldr	r0, [pc, #352]	@ (800b8cc <_printf_i+0x234>)
 800b76a:	230a      	movs	r3, #10
 800b76c:	e011      	b.n	800b792 <_printf_i+0xfa>
 800b76e:	6821      	ldr	r1, [r4, #0]
 800b770:	6833      	ldr	r3, [r6, #0]
 800b772:	0608      	lsls	r0, r1, #24
 800b774:	f853 5b04 	ldr.w	r5, [r3], #4
 800b778:	d402      	bmi.n	800b780 <_printf_i+0xe8>
 800b77a:	0649      	lsls	r1, r1, #25
 800b77c:	bf48      	it	mi
 800b77e:	b2ad      	uxthmi	r5, r5
 800b780:	2f6f      	cmp	r7, #111	@ 0x6f
 800b782:	4852      	ldr	r0, [pc, #328]	@ (800b8cc <_printf_i+0x234>)
 800b784:	6033      	str	r3, [r6, #0]
 800b786:	bf14      	ite	ne
 800b788:	230a      	movne	r3, #10
 800b78a:	2308      	moveq	r3, #8
 800b78c:	2100      	movs	r1, #0
 800b78e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b792:	6866      	ldr	r6, [r4, #4]
 800b794:	60a6      	str	r6, [r4, #8]
 800b796:	2e00      	cmp	r6, #0
 800b798:	db05      	blt.n	800b7a6 <_printf_i+0x10e>
 800b79a:	6821      	ldr	r1, [r4, #0]
 800b79c:	432e      	orrs	r6, r5
 800b79e:	f021 0104 	bic.w	r1, r1, #4
 800b7a2:	6021      	str	r1, [r4, #0]
 800b7a4:	d04b      	beq.n	800b83e <_printf_i+0x1a6>
 800b7a6:	4616      	mov	r6, r2
 800b7a8:	fbb5 f1f3 	udiv	r1, r5, r3
 800b7ac:	fb03 5711 	mls	r7, r3, r1, r5
 800b7b0:	5dc7      	ldrb	r7, [r0, r7]
 800b7b2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b7b6:	462f      	mov	r7, r5
 800b7b8:	42bb      	cmp	r3, r7
 800b7ba:	460d      	mov	r5, r1
 800b7bc:	d9f4      	bls.n	800b7a8 <_printf_i+0x110>
 800b7be:	2b08      	cmp	r3, #8
 800b7c0:	d10b      	bne.n	800b7da <_printf_i+0x142>
 800b7c2:	6823      	ldr	r3, [r4, #0]
 800b7c4:	07df      	lsls	r7, r3, #31
 800b7c6:	d508      	bpl.n	800b7da <_printf_i+0x142>
 800b7c8:	6923      	ldr	r3, [r4, #16]
 800b7ca:	6861      	ldr	r1, [r4, #4]
 800b7cc:	4299      	cmp	r1, r3
 800b7ce:	bfde      	ittt	le
 800b7d0:	2330      	movle	r3, #48	@ 0x30
 800b7d2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b7d6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b7da:	1b92      	subs	r2, r2, r6
 800b7dc:	6122      	str	r2, [r4, #16]
 800b7de:	f8cd a000 	str.w	sl, [sp]
 800b7e2:	464b      	mov	r3, r9
 800b7e4:	aa03      	add	r2, sp, #12
 800b7e6:	4621      	mov	r1, r4
 800b7e8:	4640      	mov	r0, r8
 800b7ea:	f7ff fee7 	bl	800b5bc <_printf_common>
 800b7ee:	3001      	adds	r0, #1
 800b7f0:	d14a      	bne.n	800b888 <_printf_i+0x1f0>
 800b7f2:	f04f 30ff 	mov.w	r0, #4294967295
 800b7f6:	b004      	add	sp, #16
 800b7f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7fc:	6823      	ldr	r3, [r4, #0]
 800b7fe:	f043 0320 	orr.w	r3, r3, #32
 800b802:	6023      	str	r3, [r4, #0]
 800b804:	4832      	ldr	r0, [pc, #200]	@ (800b8d0 <_printf_i+0x238>)
 800b806:	2778      	movs	r7, #120	@ 0x78
 800b808:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b80c:	6823      	ldr	r3, [r4, #0]
 800b80e:	6831      	ldr	r1, [r6, #0]
 800b810:	061f      	lsls	r7, r3, #24
 800b812:	f851 5b04 	ldr.w	r5, [r1], #4
 800b816:	d402      	bmi.n	800b81e <_printf_i+0x186>
 800b818:	065f      	lsls	r7, r3, #25
 800b81a:	bf48      	it	mi
 800b81c:	b2ad      	uxthmi	r5, r5
 800b81e:	6031      	str	r1, [r6, #0]
 800b820:	07d9      	lsls	r1, r3, #31
 800b822:	bf44      	itt	mi
 800b824:	f043 0320 	orrmi.w	r3, r3, #32
 800b828:	6023      	strmi	r3, [r4, #0]
 800b82a:	b11d      	cbz	r5, 800b834 <_printf_i+0x19c>
 800b82c:	2310      	movs	r3, #16
 800b82e:	e7ad      	b.n	800b78c <_printf_i+0xf4>
 800b830:	4826      	ldr	r0, [pc, #152]	@ (800b8cc <_printf_i+0x234>)
 800b832:	e7e9      	b.n	800b808 <_printf_i+0x170>
 800b834:	6823      	ldr	r3, [r4, #0]
 800b836:	f023 0320 	bic.w	r3, r3, #32
 800b83a:	6023      	str	r3, [r4, #0]
 800b83c:	e7f6      	b.n	800b82c <_printf_i+0x194>
 800b83e:	4616      	mov	r6, r2
 800b840:	e7bd      	b.n	800b7be <_printf_i+0x126>
 800b842:	6833      	ldr	r3, [r6, #0]
 800b844:	6825      	ldr	r5, [r4, #0]
 800b846:	6961      	ldr	r1, [r4, #20]
 800b848:	1d18      	adds	r0, r3, #4
 800b84a:	6030      	str	r0, [r6, #0]
 800b84c:	062e      	lsls	r6, r5, #24
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	d501      	bpl.n	800b856 <_printf_i+0x1be>
 800b852:	6019      	str	r1, [r3, #0]
 800b854:	e002      	b.n	800b85c <_printf_i+0x1c4>
 800b856:	0668      	lsls	r0, r5, #25
 800b858:	d5fb      	bpl.n	800b852 <_printf_i+0x1ba>
 800b85a:	8019      	strh	r1, [r3, #0]
 800b85c:	2300      	movs	r3, #0
 800b85e:	6123      	str	r3, [r4, #16]
 800b860:	4616      	mov	r6, r2
 800b862:	e7bc      	b.n	800b7de <_printf_i+0x146>
 800b864:	6833      	ldr	r3, [r6, #0]
 800b866:	1d1a      	adds	r2, r3, #4
 800b868:	6032      	str	r2, [r6, #0]
 800b86a:	681e      	ldr	r6, [r3, #0]
 800b86c:	6862      	ldr	r2, [r4, #4]
 800b86e:	2100      	movs	r1, #0
 800b870:	4630      	mov	r0, r6
 800b872:	f7f4 fd35 	bl	80002e0 <memchr>
 800b876:	b108      	cbz	r0, 800b87c <_printf_i+0x1e4>
 800b878:	1b80      	subs	r0, r0, r6
 800b87a:	6060      	str	r0, [r4, #4]
 800b87c:	6863      	ldr	r3, [r4, #4]
 800b87e:	6123      	str	r3, [r4, #16]
 800b880:	2300      	movs	r3, #0
 800b882:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b886:	e7aa      	b.n	800b7de <_printf_i+0x146>
 800b888:	6923      	ldr	r3, [r4, #16]
 800b88a:	4632      	mov	r2, r6
 800b88c:	4649      	mov	r1, r9
 800b88e:	4640      	mov	r0, r8
 800b890:	47d0      	blx	sl
 800b892:	3001      	adds	r0, #1
 800b894:	d0ad      	beq.n	800b7f2 <_printf_i+0x15a>
 800b896:	6823      	ldr	r3, [r4, #0]
 800b898:	079b      	lsls	r3, r3, #30
 800b89a:	d413      	bmi.n	800b8c4 <_printf_i+0x22c>
 800b89c:	68e0      	ldr	r0, [r4, #12]
 800b89e:	9b03      	ldr	r3, [sp, #12]
 800b8a0:	4298      	cmp	r0, r3
 800b8a2:	bfb8      	it	lt
 800b8a4:	4618      	movlt	r0, r3
 800b8a6:	e7a6      	b.n	800b7f6 <_printf_i+0x15e>
 800b8a8:	2301      	movs	r3, #1
 800b8aa:	4632      	mov	r2, r6
 800b8ac:	4649      	mov	r1, r9
 800b8ae:	4640      	mov	r0, r8
 800b8b0:	47d0      	blx	sl
 800b8b2:	3001      	adds	r0, #1
 800b8b4:	d09d      	beq.n	800b7f2 <_printf_i+0x15a>
 800b8b6:	3501      	adds	r5, #1
 800b8b8:	68e3      	ldr	r3, [r4, #12]
 800b8ba:	9903      	ldr	r1, [sp, #12]
 800b8bc:	1a5b      	subs	r3, r3, r1
 800b8be:	42ab      	cmp	r3, r5
 800b8c0:	dcf2      	bgt.n	800b8a8 <_printf_i+0x210>
 800b8c2:	e7eb      	b.n	800b89c <_printf_i+0x204>
 800b8c4:	2500      	movs	r5, #0
 800b8c6:	f104 0619 	add.w	r6, r4, #25
 800b8ca:	e7f5      	b.n	800b8b8 <_printf_i+0x220>
 800b8cc:	0800f338 	.word	0x0800f338
 800b8d0:	0800f349 	.word	0x0800f349

0800b8d4 <_scanf_float>:
 800b8d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8d8:	b087      	sub	sp, #28
 800b8da:	4691      	mov	r9, r2
 800b8dc:	9303      	str	r3, [sp, #12]
 800b8de:	688b      	ldr	r3, [r1, #8]
 800b8e0:	1e5a      	subs	r2, r3, #1
 800b8e2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800b8e6:	bf81      	itttt	hi
 800b8e8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800b8ec:	eb03 0b05 	addhi.w	fp, r3, r5
 800b8f0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800b8f4:	608b      	strhi	r3, [r1, #8]
 800b8f6:	680b      	ldr	r3, [r1, #0]
 800b8f8:	460a      	mov	r2, r1
 800b8fa:	f04f 0500 	mov.w	r5, #0
 800b8fe:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800b902:	f842 3b1c 	str.w	r3, [r2], #28
 800b906:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800b90a:	4680      	mov	r8, r0
 800b90c:	460c      	mov	r4, r1
 800b90e:	bf98      	it	ls
 800b910:	f04f 0b00 	movls.w	fp, #0
 800b914:	9201      	str	r2, [sp, #4]
 800b916:	4616      	mov	r6, r2
 800b918:	46aa      	mov	sl, r5
 800b91a:	462f      	mov	r7, r5
 800b91c:	9502      	str	r5, [sp, #8]
 800b91e:	68a2      	ldr	r2, [r4, #8]
 800b920:	b15a      	cbz	r2, 800b93a <_scanf_float+0x66>
 800b922:	f8d9 3000 	ldr.w	r3, [r9]
 800b926:	781b      	ldrb	r3, [r3, #0]
 800b928:	2b4e      	cmp	r3, #78	@ 0x4e
 800b92a:	d863      	bhi.n	800b9f4 <_scanf_float+0x120>
 800b92c:	2b40      	cmp	r3, #64	@ 0x40
 800b92e:	d83b      	bhi.n	800b9a8 <_scanf_float+0xd4>
 800b930:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800b934:	b2c8      	uxtb	r0, r1
 800b936:	280e      	cmp	r0, #14
 800b938:	d939      	bls.n	800b9ae <_scanf_float+0xda>
 800b93a:	b11f      	cbz	r7, 800b944 <_scanf_float+0x70>
 800b93c:	6823      	ldr	r3, [r4, #0]
 800b93e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b942:	6023      	str	r3, [r4, #0]
 800b944:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b948:	f1ba 0f01 	cmp.w	sl, #1
 800b94c:	f200 8114 	bhi.w	800bb78 <_scanf_float+0x2a4>
 800b950:	9b01      	ldr	r3, [sp, #4]
 800b952:	429e      	cmp	r6, r3
 800b954:	f200 8105 	bhi.w	800bb62 <_scanf_float+0x28e>
 800b958:	2001      	movs	r0, #1
 800b95a:	b007      	add	sp, #28
 800b95c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b960:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800b964:	2a0d      	cmp	r2, #13
 800b966:	d8e8      	bhi.n	800b93a <_scanf_float+0x66>
 800b968:	a101      	add	r1, pc, #4	@ (adr r1, 800b970 <_scanf_float+0x9c>)
 800b96a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b96e:	bf00      	nop
 800b970:	0800bab9 	.word	0x0800bab9
 800b974:	0800b93b 	.word	0x0800b93b
 800b978:	0800b93b 	.word	0x0800b93b
 800b97c:	0800b93b 	.word	0x0800b93b
 800b980:	0800bb15 	.word	0x0800bb15
 800b984:	0800baef 	.word	0x0800baef
 800b988:	0800b93b 	.word	0x0800b93b
 800b98c:	0800b93b 	.word	0x0800b93b
 800b990:	0800bac7 	.word	0x0800bac7
 800b994:	0800b93b 	.word	0x0800b93b
 800b998:	0800b93b 	.word	0x0800b93b
 800b99c:	0800b93b 	.word	0x0800b93b
 800b9a0:	0800b93b 	.word	0x0800b93b
 800b9a4:	0800ba83 	.word	0x0800ba83
 800b9a8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800b9ac:	e7da      	b.n	800b964 <_scanf_float+0x90>
 800b9ae:	290e      	cmp	r1, #14
 800b9b0:	d8c3      	bhi.n	800b93a <_scanf_float+0x66>
 800b9b2:	a001      	add	r0, pc, #4	@ (adr r0, 800b9b8 <_scanf_float+0xe4>)
 800b9b4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800b9b8:	0800ba73 	.word	0x0800ba73
 800b9bc:	0800b93b 	.word	0x0800b93b
 800b9c0:	0800ba73 	.word	0x0800ba73
 800b9c4:	0800bb03 	.word	0x0800bb03
 800b9c8:	0800b93b 	.word	0x0800b93b
 800b9cc:	0800ba15 	.word	0x0800ba15
 800b9d0:	0800ba59 	.word	0x0800ba59
 800b9d4:	0800ba59 	.word	0x0800ba59
 800b9d8:	0800ba59 	.word	0x0800ba59
 800b9dc:	0800ba59 	.word	0x0800ba59
 800b9e0:	0800ba59 	.word	0x0800ba59
 800b9e4:	0800ba59 	.word	0x0800ba59
 800b9e8:	0800ba59 	.word	0x0800ba59
 800b9ec:	0800ba59 	.word	0x0800ba59
 800b9f0:	0800ba59 	.word	0x0800ba59
 800b9f4:	2b6e      	cmp	r3, #110	@ 0x6e
 800b9f6:	d809      	bhi.n	800ba0c <_scanf_float+0x138>
 800b9f8:	2b60      	cmp	r3, #96	@ 0x60
 800b9fa:	d8b1      	bhi.n	800b960 <_scanf_float+0x8c>
 800b9fc:	2b54      	cmp	r3, #84	@ 0x54
 800b9fe:	d07b      	beq.n	800baf8 <_scanf_float+0x224>
 800ba00:	2b59      	cmp	r3, #89	@ 0x59
 800ba02:	d19a      	bne.n	800b93a <_scanf_float+0x66>
 800ba04:	2d07      	cmp	r5, #7
 800ba06:	d198      	bne.n	800b93a <_scanf_float+0x66>
 800ba08:	2508      	movs	r5, #8
 800ba0a:	e02f      	b.n	800ba6c <_scanf_float+0x198>
 800ba0c:	2b74      	cmp	r3, #116	@ 0x74
 800ba0e:	d073      	beq.n	800baf8 <_scanf_float+0x224>
 800ba10:	2b79      	cmp	r3, #121	@ 0x79
 800ba12:	e7f6      	b.n	800ba02 <_scanf_float+0x12e>
 800ba14:	6821      	ldr	r1, [r4, #0]
 800ba16:	05c8      	lsls	r0, r1, #23
 800ba18:	d51e      	bpl.n	800ba58 <_scanf_float+0x184>
 800ba1a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800ba1e:	6021      	str	r1, [r4, #0]
 800ba20:	3701      	adds	r7, #1
 800ba22:	f1bb 0f00 	cmp.w	fp, #0
 800ba26:	d003      	beq.n	800ba30 <_scanf_float+0x15c>
 800ba28:	3201      	adds	r2, #1
 800ba2a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ba2e:	60a2      	str	r2, [r4, #8]
 800ba30:	68a3      	ldr	r3, [r4, #8]
 800ba32:	3b01      	subs	r3, #1
 800ba34:	60a3      	str	r3, [r4, #8]
 800ba36:	6923      	ldr	r3, [r4, #16]
 800ba38:	3301      	adds	r3, #1
 800ba3a:	6123      	str	r3, [r4, #16]
 800ba3c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800ba40:	3b01      	subs	r3, #1
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	f8c9 3004 	str.w	r3, [r9, #4]
 800ba48:	f340 8082 	ble.w	800bb50 <_scanf_float+0x27c>
 800ba4c:	f8d9 3000 	ldr.w	r3, [r9]
 800ba50:	3301      	adds	r3, #1
 800ba52:	f8c9 3000 	str.w	r3, [r9]
 800ba56:	e762      	b.n	800b91e <_scanf_float+0x4a>
 800ba58:	eb1a 0105 	adds.w	r1, sl, r5
 800ba5c:	f47f af6d 	bne.w	800b93a <_scanf_float+0x66>
 800ba60:	6822      	ldr	r2, [r4, #0]
 800ba62:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800ba66:	6022      	str	r2, [r4, #0]
 800ba68:	460d      	mov	r5, r1
 800ba6a:	468a      	mov	sl, r1
 800ba6c:	f806 3b01 	strb.w	r3, [r6], #1
 800ba70:	e7de      	b.n	800ba30 <_scanf_float+0x15c>
 800ba72:	6822      	ldr	r2, [r4, #0]
 800ba74:	0610      	lsls	r0, r2, #24
 800ba76:	f57f af60 	bpl.w	800b93a <_scanf_float+0x66>
 800ba7a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800ba7e:	6022      	str	r2, [r4, #0]
 800ba80:	e7f4      	b.n	800ba6c <_scanf_float+0x198>
 800ba82:	f1ba 0f00 	cmp.w	sl, #0
 800ba86:	d10c      	bne.n	800baa2 <_scanf_float+0x1ce>
 800ba88:	b977      	cbnz	r7, 800baa8 <_scanf_float+0x1d4>
 800ba8a:	6822      	ldr	r2, [r4, #0]
 800ba8c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800ba90:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800ba94:	d108      	bne.n	800baa8 <_scanf_float+0x1d4>
 800ba96:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ba9a:	6022      	str	r2, [r4, #0]
 800ba9c:	f04f 0a01 	mov.w	sl, #1
 800baa0:	e7e4      	b.n	800ba6c <_scanf_float+0x198>
 800baa2:	f1ba 0f02 	cmp.w	sl, #2
 800baa6:	d050      	beq.n	800bb4a <_scanf_float+0x276>
 800baa8:	2d01      	cmp	r5, #1
 800baaa:	d002      	beq.n	800bab2 <_scanf_float+0x1de>
 800baac:	2d04      	cmp	r5, #4
 800baae:	f47f af44 	bne.w	800b93a <_scanf_float+0x66>
 800bab2:	3501      	adds	r5, #1
 800bab4:	b2ed      	uxtb	r5, r5
 800bab6:	e7d9      	b.n	800ba6c <_scanf_float+0x198>
 800bab8:	f1ba 0f01 	cmp.w	sl, #1
 800babc:	f47f af3d 	bne.w	800b93a <_scanf_float+0x66>
 800bac0:	f04f 0a02 	mov.w	sl, #2
 800bac4:	e7d2      	b.n	800ba6c <_scanf_float+0x198>
 800bac6:	b975      	cbnz	r5, 800bae6 <_scanf_float+0x212>
 800bac8:	2f00      	cmp	r7, #0
 800baca:	f47f af37 	bne.w	800b93c <_scanf_float+0x68>
 800bace:	6822      	ldr	r2, [r4, #0]
 800bad0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800bad4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800bad8:	f040 80fc 	bne.w	800bcd4 <_scanf_float+0x400>
 800badc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800bae0:	6022      	str	r2, [r4, #0]
 800bae2:	2501      	movs	r5, #1
 800bae4:	e7c2      	b.n	800ba6c <_scanf_float+0x198>
 800bae6:	2d03      	cmp	r5, #3
 800bae8:	d0e3      	beq.n	800bab2 <_scanf_float+0x1de>
 800baea:	2d05      	cmp	r5, #5
 800baec:	e7df      	b.n	800baae <_scanf_float+0x1da>
 800baee:	2d02      	cmp	r5, #2
 800baf0:	f47f af23 	bne.w	800b93a <_scanf_float+0x66>
 800baf4:	2503      	movs	r5, #3
 800baf6:	e7b9      	b.n	800ba6c <_scanf_float+0x198>
 800baf8:	2d06      	cmp	r5, #6
 800bafa:	f47f af1e 	bne.w	800b93a <_scanf_float+0x66>
 800bafe:	2507      	movs	r5, #7
 800bb00:	e7b4      	b.n	800ba6c <_scanf_float+0x198>
 800bb02:	6822      	ldr	r2, [r4, #0]
 800bb04:	0591      	lsls	r1, r2, #22
 800bb06:	f57f af18 	bpl.w	800b93a <_scanf_float+0x66>
 800bb0a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800bb0e:	6022      	str	r2, [r4, #0]
 800bb10:	9702      	str	r7, [sp, #8]
 800bb12:	e7ab      	b.n	800ba6c <_scanf_float+0x198>
 800bb14:	6822      	ldr	r2, [r4, #0]
 800bb16:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800bb1a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800bb1e:	d005      	beq.n	800bb2c <_scanf_float+0x258>
 800bb20:	0550      	lsls	r0, r2, #21
 800bb22:	f57f af0a 	bpl.w	800b93a <_scanf_float+0x66>
 800bb26:	2f00      	cmp	r7, #0
 800bb28:	f000 80d4 	beq.w	800bcd4 <_scanf_float+0x400>
 800bb2c:	0591      	lsls	r1, r2, #22
 800bb2e:	bf58      	it	pl
 800bb30:	9902      	ldrpl	r1, [sp, #8]
 800bb32:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800bb36:	bf58      	it	pl
 800bb38:	1a79      	subpl	r1, r7, r1
 800bb3a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800bb3e:	bf58      	it	pl
 800bb40:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800bb44:	6022      	str	r2, [r4, #0]
 800bb46:	2700      	movs	r7, #0
 800bb48:	e790      	b.n	800ba6c <_scanf_float+0x198>
 800bb4a:	f04f 0a03 	mov.w	sl, #3
 800bb4e:	e78d      	b.n	800ba6c <_scanf_float+0x198>
 800bb50:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800bb54:	4649      	mov	r1, r9
 800bb56:	4640      	mov	r0, r8
 800bb58:	4798      	blx	r3
 800bb5a:	2800      	cmp	r0, #0
 800bb5c:	f43f aedf 	beq.w	800b91e <_scanf_float+0x4a>
 800bb60:	e6eb      	b.n	800b93a <_scanf_float+0x66>
 800bb62:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bb66:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bb6a:	464a      	mov	r2, r9
 800bb6c:	4640      	mov	r0, r8
 800bb6e:	4798      	blx	r3
 800bb70:	6923      	ldr	r3, [r4, #16]
 800bb72:	3b01      	subs	r3, #1
 800bb74:	6123      	str	r3, [r4, #16]
 800bb76:	e6eb      	b.n	800b950 <_scanf_float+0x7c>
 800bb78:	1e6b      	subs	r3, r5, #1
 800bb7a:	2b06      	cmp	r3, #6
 800bb7c:	d824      	bhi.n	800bbc8 <_scanf_float+0x2f4>
 800bb7e:	2d02      	cmp	r5, #2
 800bb80:	d836      	bhi.n	800bbf0 <_scanf_float+0x31c>
 800bb82:	9b01      	ldr	r3, [sp, #4]
 800bb84:	429e      	cmp	r6, r3
 800bb86:	f67f aee7 	bls.w	800b958 <_scanf_float+0x84>
 800bb8a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bb8e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bb92:	464a      	mov	r2, r9
 800bb94:	4640      	mov	r0, r8
 800bb96:	4798      	blx	r3
 800bb98:	6923      	ldr	r3, [r4, #16]
 800bb9a:	3b01      	subs	r3, #1
 800bb9c:	6123      	str	r3, [r4, #16]
 800bb9e:	e7f0      	b.n	800bb82 <_scanf_float+0x2ae>
 800bba0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bba4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800bba8:	464a      	mov	r2, r9
 800bbaa:	4640      	mov	r0, r8
 800bbac:	4798      	blx	r3
 800bbae:	6923      	ldr	r3, [r4, #16]
 800bbb0:	3b01      	subs	r3, #1
 800bbb2:	6123      	str	r3, [r4, #16]
 800bbb4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bbb8:	fa5f fa8a 	uxtb.w	sl, sl
 800bbbc:	f1ba 0f02 	cmp.w	sl, #2
 800bbc0:	d1ee      	bne.n	800bba0 <_scanf_float+0x2cc>
 800bbc2:	3d03      	subs	r5, #3
 800bbc4:	b2ed      	uxtb	r5, r5
 800bbc6:	1b76      	subs	r6, r6, r5
 800bbc8:	6823      	ldr	r3, [r4, #0]
 800bbca:	05da      	lsls	r2, r3, #23
 800bbcc:	d530      	bpl.n	800bc30 <_scanf_float+0x35c>
 800bbce:	055b      	lsls	r3, r3, #21
 800bbd0:	d511      	bpl.n	800bbf6 <_scanf_float+0x322>
 800bbd2:	9b01      	ldr	r3, [sp, #4]
 800bbd4:	429e      	cmp	r6, r3
 800bbd6:	f67f aebf 	bls.w	800b958 <_scanf_float+0x84>
 800bbda:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bbde:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bbe2:	464a      	mov	r2, r9
 800bbe4:	4640      	mov	r0, r8
 800bbe6:	4798      	blx	r3
 800bbe8:	6923      	ldr	r3, [r4, #16]
 800bbea:	3b01      	subs	r3, #1
 800bbec:	6123      	str	r3, [r4, #16]
 800bbee:	e7f0      	b.n	800bbd2 <_scanf_float+0x2fe>
 800bbf0:	46aa      	mov	sl, r5
 800bbf2:	46b3      	mov	fp, r6
 800bbf4:	e7de      	b.n	800bbb4 <_scanf_float+0x2e0>
 800bbf6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800bbfa:	6923      	ldr	r3, [r4, #16]
 800bbfc:	2965      	cmp	r1, #101	@ 0x65
 800bbfe:	f103 33ff 	add.w	r3, r3, #4294967295
 800bc02:	f106 35ff 	add.w	r5, r6, #4294967295
 800bc06:	6123      	str	r3, [r4, #16]
 800bc08:	d00c      	beq.n	800bc24 <_scanf_float+0x350>
 800bc0a:	2945      	cmp	r1, #69	@ 0x45
 800bc0c:	d00a      	beq.n	800bc24 <_scanf_float+0x350>
 800bc0e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bc12:	464a      	mov	r2, r9
 800bc14:	4640      	mov	r0, r8
 800bc16:	4798      	blx	r3
 800bc18:	6923      	ldr	r3, [r4, #16]
 800bc1a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800bc1e:	3b01      	subs	r3, #1
 800bc20:	1eb5      	subs	r5, r6, #2
 800bc22:	6123      	str	r3, [r4, #16]
 800bc24:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bc28:	464a      	mov	r2, r9
 800bc2a:	4640      	mov	r0, r8
 800bc2c:	4798      	blx	r3
 800bc2e:	462e      	mov	r6, r5
 800bc30:	6822      	ldr	r2, [r4, #0]
 800bc32:	f012 0210 	ands.w	r2, r2, #16
 800bc36:	d001      	beq.n	800bc3c <_scanf_float+0x368>
 800bc38:	2000      	movs	r0, #0
 800bc3a:	e68e      	b.n	800b95a <_scanf_float+0x86>
 800bc3c:	7032      	strb	r2, [r6, #0]
 800bc3e:	6823      	ldr	r3, [r4, #0]
 800bc40:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800bc44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bc48:	d123      	bne.n	800bc92 <_scanf_float+0x3be>
 800bc4a:	9b02      	ldr	r3, [sp, #8]
 800bc4c:	429f      	cmp	r7, r3
 800bc4e:	d00a      	beq.n	800bc66 <_scanf_float+0x392>
 800bc50:	1bda      	subs	r2, r3, r7
 800bc52:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800bc56:	429e      	cmp	r6, r3
 800bc58:	bf28      	it	cs
 800bc5a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800bc5e:	491e      	ldr	r1, [pc, #120]	@ (800bcd8 <_scanf_float+0x404>)
 800bc60:	4630      	mov	r0, r6
 800bc62:	f000 f8ff 	bl	800be64 <siprintf>
 800bc66:	9901      	ldr	r1, [sp, #4]
 800bc68:	2200      	movs	r2, #0
 800bc6a:	4640      	mov	r0, r8
 800bc6c:	f7ff f9aa 	bl	800afc4 <_strtod_r>
 800bc70:	9b03      	ldr	r3, [sp, #12]
 800bc72:	6821      	ldr	r1, [r4, #0]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	f011 0f02 	tst.w	r1, #2
 800bc7a:	f103 0204 	add.w	r2, r3, #4
 800bc7e:	d015      	beq.n	800bcac <_scanf_float+0x3d8>
 800bc80:	9903      	ldr	r1, [sp, #12]
 800bc82:	600a      	str	r2, [r1, #0]
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	ed83 0b00 	vstr	d0, [r3]
 800bc8a:	68e3      	ldr	r3, [r4, #12]
 800bc8c:	3301      	adds	r3, #1
 800bc8e:	60e3      	str	r3, [r4, #12]
 800bc90:	e7d2      	b.n	800bc38 <_scanf_float+0x364>
 800bc92:	9b04      	ldr	r3, [sp, #16]
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d0e6      	beq.n	800bc66 <_scanf_float+0x392>
 800bc98:	9905      	ldr	r1, [sp, #20]
 800bc9a:	230a      	movs	r3, #10
 800bc9c:	3101      	adds	r1, #1
 800bc9e:	4640      	mov	r0, r8
 800bca0:	f002 f98a 	bl	800dfb8 <_strtol_r>
 800bca4:	9b04      	ldr	r3, [sp, #16]
 800bca6:	9e05      	ldr	r6, [sp, #20]
 800bca8:	1ac2      	subs	r2, r0, r3
 800bcaa:	e7d2      	b.n	800bc52 <_scanf_float+0x37e>
 800bcac:	f011 0f04 	tst.w	r1, #4
 800bcb0:	9903      	ldr	r1, [sp, #12]
 800bcb2:	600a      	str	r2, [r1, #0]
 800bcb4:	d1e6      	bne.n	800bc84 <_scanf_float+0x3b0>
 800bcb6:	eeb4 0b40 	vcmp.f64	d0, d0
 800bcba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bcbe:	681d      	ldr	r5, [r3, #0]
 800bcc0:	d705      	bvc.n	800bcce <_scanf_float+0x3fa>
 800bcc2:	4806      	ldr	r0, [pc, #24]	@ (800bcdc <_scanf_float+0x408>)
 800bcc4:	f000 fa1c 	bl	800c100 <nanf>
 800bcc8:	ed85 0a00 	vstr	s0, [r5]
 800bccc:	e7dd      	b.n	800bc8a <_scanf_float+0x3b6>
 800bcce:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800bcd2:	e7f9      	b.n	800bcc8 <_scanf_float+0x3f4>
 800bcd4:	2700      	movs	r7, #0
 800bcd6:	e635      	b.n	800b944 <_scanf_float+0x70>
 800bcd8:	0800f35a 	.word	0x0800f35a
 800bcdc:	0800f4f9 	.word	0x0800f4f9

0800bce0 <std>:
 800bce0:	2300      	movs	r3, #0
 800bce2:	b510      	push	{r4, lr}
 800bce4:	4604      	mov	r4, r0
 800bce6:	e9c0 3300 	strd	r3, r3, [r0]
 800bcea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bcee:	6083      	str	r3, [r0, #8]
 800bcf0:	8181      	strh	r1, [r0, #12]
 800bcf2:	6643      	str	r3, [r0, #100]	@ 0x64
 800bcf4:	81c2      	strh	r2, [r0, #14]
 800bcf6:	6183      	str	r3, [r0, #24]
 800bcf8:	4619      	mov	r1, r3
 800bcfa:	2208      	movs	r2, #8
 800bcfc:	305c      	adds	r0, #92	@ 0x5c
 800bcfe:	f000 f916 	bl	800bf2e <memset>
 800bd02:	4b0d      	ldr	r3, [pc, #52]	@ (800bd38 <std+0x58>)
 800bd04:	6263      	str	r3, [r4, #36]	@ 0x24
 800bd06:	4b0d      	ldr	r3, [pc, #52]	@ (800bd3c <std+0x5c>)
 800bd08:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bd0a:	4b0d      	ldr	r3, [pc, #52]	@ (800bd40 <std+0x60>)
 800bd0c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bd0e:	4b0d      	ldr	r3, [pc, #52]	@ (800bd44 <std+0x64>)
 800bd10:	6323      	str	r3, [r4, #48]	@ 0x30
 800bd12:	4b0d      	ldr	r3, [pc, #52]	@ (800bd48 <std+0x68>)
 800bd14:	6224      	str	r4, [r4, #32]
 800bd16:	429c      	cmp	r4, r3
 800bd18:	d006      	beq.n	800bd28 <std+0x48>
 800bd1a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bd1e:	4294      	cmp	r4, r2
 800bd20:	d002      	beq.n	800bd28 <std+0x48>
 800bd22:	33d0      	adds	r3, #208	@ 0xd0
 800bd24:	429c      	cmp	r4, r3
 800bd26:	d105      	bne.n	800bd34 <std+0x54>
 800bd28:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bd2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd30:	f000 b9cc 	b.w	800c0cc <__retarget_lock_init_recursive>
 800bd34:	bd10      	pop	{r4, pc}
 800bd36:	bf00      	nop
 800bd38:	0800bea9 	.word	0x0800bea9
 800bd3c:	0800becb 	.word	0x0800becb
 800bd40:	0800bf03 	.word	0x0800bf03
 800bd44:	0800bf27 	.word	0x0800bf27
 800bd48:	240005ec 	.word	0x240005ec

0800bd4c <stdio_exit_handler>:
 800bd4c:	4a02      	ldr	r2, [pc, #8]	@ (800bd58 <stdio_exit_handler+0xc>)
 800bd4e:	4903      	ldr	r1, [pc, #12]	@ (800bd5c <stdio_exit_handler+0x10>)
 800bd50:	4803      	ldr	r0, [pc, #12]	@ (800bd60 <stdio_exit_handler+0x14>)
 800bd52:	f000 b869 	b.w	800be28 <_fwalk_sglue>
 800bd56:	bf00      	nop
 800bd58:	24000048 	.word	0x24000048
 800bd5c:	0800e38d 	.word	0x0800e38d
 800bd60:	240001c4 	.word	0x240001c4

0800bd64 <cleanup_stdio>:
 800bd64:	6841      	ldr	r1, [r0, #4]
 800bd66:	4b0c      	ldr	r3, [pc, #48]	@ (800bd98 <cleanup_stdio+0x34>)
 800bd68:	4299      	cmp	r1, r3
 800bd6a:	b510      	push	{r4, lr}
 800bd6c:	4604      	mov	r4, r0
 800bd6e:	d001      	beq.n	800bd74 <cleanup_stdio+0x10>
 800bd70:	f002 fb0c 	bl	800e38c <_fflush_r>
 800bd74:	68a1      	ldr	r1, [r4, #8]
 800bd76:	4b09      	ldr	r3, [pc, #36]	@ (800bd9c <cleanup_stdio+0x38>)
 800bd78:	4299      	cmp	r1, r3
 800bd7a:	d002      	beq.n	800bd82 <cleanup_stdio+0x1e>
 800bd7c:	4620      	mov	r0, r4
 800bd7e:	f002 fb05 	bl	800e38c <_fflush_r>
 800bd82:	68e1      	ldr	r1, [r4, #12]
 800bd84:	4b06      	ldr	r3, [pc, #24]	@ (800bda0 <cleanup_stdio+0x3c>)
 800bd86:	4299      	cmp	r1, r3
 800bd88:	d004      	beq.n	800bd94 <cleanup_stdio+0x30>
 800bd8a:	4620      	mov	r0, r4
 800bd8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd90:	f002 bafc 	b.w	800e38c <_fflush_r>
 800bd94:	bd10      	pop	{r4, pc}
 800bd96:	bf00      	nop
 800bd98:	240005ec 	.word	0x240005ec
 800bd9c:	24000654 	.word	0x24000654
 800bda0:	240006bc 	.word	0x240006bc

0800bda4 <global_stdio_init.part.0>:
 800bda4:	b510      	push	{r4, lr}
 800bda6:	4b0b      	ldr	r3, [pc, #44]	@ (800bdd4 <global_stdio_init.part.0+0x30>)
 800bda8:	4c0b      	ldr	r4, [pc, #44]	@ (800bdd8 <global_stdio_init.part.0+0x34>)
 800bdaa:	4a0c      	ldr	r2, [pc, #48]	@ (800bddc <global_stdio_init.part.0+0x38>)
 800bdac:	601a      	str	r2, [r3, #0]
 800bdae:	4620      	mov	r0, r4
 800bdb0:	2200      	movs	r2, #0
 800bdb2:	2104      	movs	r1, #4
 800bdb4:	f7ff ff94 	bl	800bce0 <std>
 800bdb8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bdbc:	2201      	movs	r2, #1
 800bdbe:	2109      	movs	r1, #9
 800bdc0:	f7ff ff8e 	bl	800bce0 <std>
 800bdc4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bdc8:	2202      	movs	r2, #2
 800bdca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bdce:	2112      	movs	r1, #18
 800bdd0:	f7ff bf86 	b.w	800bce0 <std>
 800bdd4:	24000724 	.word	0x24000724
 800bdd8:	240005ec 	.word	0x240005ec
 800bddc:	0800bd4d 	.word	0x0800bd4d

0800bde0 <__sfp_lock_acquire>:
 800bde0:	4801      	ldr	r0, [pc, #4]	@ (800bde8 <__sfp_lock_acquire+0x8>)
 800bde2:	f000 b974 	b.w	800c0ce <__retarget_lock_acquire_recursive>
 800bde6:	bf00      	nop
 800bde8:	2400072d 	.word	0x2400072d

0800bdec <__sfp_lock_release>:
 800bdec:	4801      	ldr	r0, [pc, #4]	@ (800bdf4 <__sfp_lock_release+0x8>)
 800bdee:	f000 b96f 	b.w	800c0d0 <__retarget_lock_release_recursive>
 800bdf2:	bf00      	nop
 800bdf4:	2400072d 	.word	0x2400072d

0800bdf8 <__sinit>:
 800bdf8:	b510      	push	{r4, lr}
 800bdfa:	4604      	mov	r4, r0
 800bdfc:	f7ff fff0 	bl	800bde0 <__sfp_lock_acquire>
 800be00:	6a23      	ldr	r3, [r4, #32]
 800be02:	b11b      	cbz	r3, 800be0c <__sinit+0x14>
 800be04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800be08:	f7ff bff0 	b.w	800bdec <__sfp_lock_release>
 800be0c:	4b04      	ldr	r3, [pc, #16]	@ (800be20 <__sinit+0x28>)
 800be0e:	6223      	str	r3, [r4, #32]
 800be10:	4b04      	ldr	r3, [pc, #16]	@ (800be24 <__sinit+0x2c>)
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	2b00      	cmp	r3, #0
 800be16:	d1f5      	bne.n	800be04 <__sinit+0xc>
 800be18:	f7ff ffc4 	bl	800bda4 <global_stdio_init.part.0>
 800be1c:	e7f2      	b.n	800be04 <__sinit+0xc>
 800be1e:	bf00      	nop
 800be20:	0800bd65 	.word	0x0800bd65
 800be24:	24000724 	.word	0x24000724

0800be28 <_fwalk_sglue>:
 800be28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be2c:	4607      	mov	r7, r0
 800be2e:	4688      	mov	r8, r1
 800be30:	4614      	mov	r4, r2
 800be32:	2600      	movs	r6, #0
 800be34:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800be38:	f1b9 0901 	subs.w	r9, r9, #1
 800be3c:	d505      	bpl.n	800be4a <_fwalk_sglue+0x22>
 800be3e:	6824      	ldr	r4, [r4, #0]
 800be40:	2c00      	cmp	r4, #0
 800be42:	d1f7      	bne.n	800be34 <_fwalk_sglue+0xc>
 800be44:	4630      	mov	r0, r6
 800be46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be4a:	89ab      	ldrh	r3, [r5, #12]
 800be4c:	2b01      	cmp	r3, #1
 800be4e:	d907      	bls.n	800be60 <_fwalk_sglue+0x38>
 800be50:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800be54:	3301      	adds	r3, #1
 800be56:	d003      	beq.n	800be60 <_fwalk_sglue+0x38>
 800be58:	4629      	mov	r1, r5
 800be5a:	4638      	mov	r0, r7
 800be5c:	47c0      	blx	r8
 800be5e:	4306      	orrs	r6, r0
 800be60:	3568      	adds	r5, #104	@ 0x68
 800be62:	e7e9      	b.n	800be38 <_fwalk_sglue+0x10>

0800be64 <siprintf>:
 800be64:	b40e      	push	{r1, r2, r3}
 800be66:	b510      	push	{r4, lr}
 800be68:	b09d      	sub	sp, #116	@ 0x74
 800be6a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800be6c:	9002      	str	r0, [sp, #8]
 800be6e:	9006      	str	r0, [sp, #24]
 800be70:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800be74:	480a      	ldr	r0, [pc, #40]	@ (800bea0 <siprintf+0x3c>)
 800be76:	9107      	str	r1, [sp, #28]
 800be78:	9104      	str	r1, [sp, #16]
 800be7a:	490a      	ldr	r1, [pc, #40]	@ (800bea4 <siprintf+0x40>)
 800be7c:	f853 2b04 	ldr.w	r2, [r3], #4
 800be80:	9105      	str	r1, [sp, #20]
 800be82:	2400      	movs	r4, #0
 800be84:	a902      	add	r1, sp, #8
 800be86:	6800      	ldr	r0, [r0, #0]
 800be88:	9301      	str	r3, [sp, #4]
 800be8a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800be8c:	f002 f8fe 	bl	800e08c <_svfiprintf_r>
 800be90:	9b02      	ldr	r3, [sp, #8]
 800be92:	701c      	strb	r4, [r3, #0]
 800be94:	b01d      	add	sp, #116	@ 0x74
 800be96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800be9a:	b003      	add	sp, #12
 800be9c:	4770      	bx	lr
 800be9e:	bf00      	nop
 800bea0:	240001c0 	.word	0x240001c0
 800bea4:	ffff0208 	.word	0xffff0208

0800bea8 <__sread>:
 800bea8:	b510      	push	{r4, lr}
 800beaa:	460c      	mov	r4, r1
 800beac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800beb0:	f000 f8be 	bl	800c030 <_read_r>
 800beb4:	2800      	cmp	r0, #0
 800beb6:	bfab      	itete	ge
 800beb8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800beba:	89a3      	ldrhlt	r3, [r4, #12]
 800bebc:	181b      	addge	r3, r3, r0
 800bebe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bec2:	bfac      	ite	ge
 800bec4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bec6:	81a3      	strhlt	r3, [r4, #12]
 800bec8:	bd10      	pop	{r4, pc}

0800beca <__swrite>:
 800beca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bece:	461f      	mov	r7, r3
 800bed0:	898b      	ldrh	r3, [r1, #12]
 800bed2:	05db      	lsls	r3, r3, #23
 800bed4:	4605      	mov	r5, r0
 800bed6:	460c      	mov	r4, r1
 800bed8:	4616      	mov	r6, r2
 800beda:	d505      	bpl.n	800bee8 <__swrite+0x1e>
 800bedc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bee0:	2302      	movs	r3, #2
 800bee2:	2200      	movs	r2, #0
 800bee4:	f000 f892 	bl	800c00c <_lseek_r>
 800bee8:	89a3      	ldrh	r3, [r4, #12]
 800beea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800beee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bef2:	81a3      	strh	r3, [r4, #12]
 800bef4:	4632      	mov	r2, r6
 800bef6:	463b      	mov	r3, r7
 800bef8:	4628      	mov	r0, r5
 800befa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800befe:	f000 b8a9 	b.w	800c054 <_write_r>

0800bf02 <__sseek>:
 800bf02:	b510      	push	{r4, lr}
 800bf04:	460c      	mov	r4, r1
 800bf06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf0a:	f000 f87f 	bl	800c00c <_lseek_r>
 800bf0e:	1c43      	adds	r3, r0, #1
 800bf10:	89a3      	ldrh	r3, [r4, #12]
 800bf12:	bf15      	itete	ne
 800bf14:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bf16:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bf1a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bf1e:	81a3      	strheq	r3, [r4, #12]
 800bf20:	bf18      	it	ne
 800bf22:	81a3      	strhne	r3, [r4, #12]
 800bf24:	bd10      	pop	{r4, pc}

0800bf26 <__sclose>:
 800bf26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf2a:	f000 b85f 	b.w	800bfec <_close_r>

0800bf2e <memset>:
 800bf2e:	4402      	add	r2, r0
 800bf30:	4603      	mov	r3, r0
 800bf32:	4293      	cmp	r3, r2
 800bf34:	d100      	bne.n	800bf38 <memset+0xa>
 800bf36:	4770      	bx	lr
 800bf38:	f803 1b01 	strb.w	r1, [r3], #1
 800bf3c:	e7f9      	b.n	800bf32 <memset+0x4>

0800bf3e <strncmp>:
 800bf3e:	b510      	push	{r4, lr}
 800bf40:	b16a      	cbz	r2, 800bf5e <strncmp+0x20>
 800bf42:	3901      	subs	r1, #1
 800bf44:	1884      	adds	r4, r0, r2
 800bf46:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf4a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800bf4e:	429a      	cmp	r2, r3
 800bf50:	d103      	bne.n	800bf5a <strncmp+0x1c>
 800bf52:	42a0      	cmp	r0, r4
 800bf54:	d001      	beq.n	800bf5a <strncmp+0x1c>
 800bf56:	2a00      	cmp	r2, #0
 800bf58:	d1f5      	bne.n	800bf46 <strncmp+0x8>
 800bf5a:	1ad0      	subs	r0, r2, r3
 800bf5c:	bd10      	pop	{r4, pc}
 800bf5e:	4610      	mov	r0, r2
 800bf60:	e7fc      	b.n	800bf5c <strncmp+0x1e>

0800bf62 <strrchr>:
 800bf62:	b538      	push	{r3, r4, r5, lr}
 800bf64:	f011 04ff 	ands.w	r4, r1, #255	@ 0xff
 800bf68:	4603      	mov	r3, r0
 800bf6a:	d10e      	bne.n	800bf8a <strrchr+0x28>
 800bf6c:	4621      	mov	r1, r4
 800bf6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bf72:	f002 ba4d 	b.w	800e410 <strchr>
 800bf76:	1c43      	adds	r3, r0, #1
 800bf78:	4605      	mov	r5, r0
 800bf7a:	4621      	mov	r1, r4
 800bf7c:	4618      	mov	r0, r3
 800bf7e:	f002 fa47 	bl	800e410 <strchr>
 800bf82:	2800      	cmp	r0, #0
 800bf84:	d1f7      	bne.n	800bf76 <strrchr+0x14>
 800bf86:	4628      	mov	r0, r5
 800bf88:	bd38      	pop	{r3, r4, r5, pc}
 800bf8a:	2500      	movs	r5, #0
 800bf8c:	e7f5      	b.n	800bf7a <strrchr+0x18>

0800bf8e <__strtok_r>:
 800bf8e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bf90:	4604      	mov	r4, r0
 800bf92:	b908      	cbnz	r0, 800bf98 <__strtok_r+0xa>
 800bf94:	6814      	ldr	r4, [r2, #0]
 800bf96:	b144      	cbz	r4, 800bfaa <__strtok_r+0x1c>
 800bf98:	4620      	mov	r0, r4
 800bf9a:	f814 5b01 	ldrb.w	r5, [r4], #1
 800bf9e:	460f      	mov	r7, r1
 800bfa0:	f817 6b01 	ldrb.w	r6, [r7], #1
 800bfa4:	b91e      	cbnz	r6, 800bfae <__strtok_r+0x20>
 800bfa6:	b965      	cbnz	r5, 800bfc2 <__strtok_r+0x34>
 800bfa8:	6015      	str	r5, [r2, #0]
 800bfaa:	2000      	movs	r0, #0
 800bfac:	e005      	b.n	800bfba <__strtok_r+0x2c>
 800bfae:	42b5      	cmp	r5, r6
 800bfb0:	d1f6      	bne.n	800bfa0 <__strtok_r+0x12>
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d1f0      	bne.n	800bf98 <__strtok_r+0xa>
 800bfb6:	6014      	str	r4, [r2, #0]
 800bfb8:	7003      	strb	r3, [r0, #0]
 800bfba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bfbc:	461c      	mov	r4, r3
 800bfbe:	e00c      	b.n	800bfda <__strtok_r+0x4c>
 800bfc0:	b91d      	cbnz	r5, 800bfca <__strtok_r+0x3c>
 800bfc2:	4627      	mov	r7, r4
 800bfc4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bfc8:	460e      	mov	r6, r1
 800bfca:	f816 5b01 	ldrb.w	r5, [r6], #1
 800bfce:	42ab      	cmp	r3, r5
 800bfd0:	d1f6      	bne.n	800bfc0 <__strtok_r+0x32>
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d0f2      	beq.n	800bfbc <__strtok_r+0x2e>
 800bfd6:	2300      	movs	r3, #0
 800bfd8:	703b      	strb	r3, [r7, #0]
 800bfda:	6014      	str	r4, [r2, #0]
 800bfdc:	e7ed      	b.n	800bfba <__strtok_r+0x2c>

0800bfde <strtok_r>:
 800bfde:	2301      	movs	r3, #1
 800bfe0:	f7ff bfd5 	b.w	800bf8e <__strtok_r>

0800bfe4 <_localeconv_r>:
 800bfe4:	4800      	ldr	r0, [pc, #0]	@ (800bfe8 <_localeconv_r+0x4>)
 800bfe6:	4770      	bx	lr
 800bfe8:	24000144 	.word	0x24000144

0800bfec <_close_r>:
 800bfec:	b538      	push	{r3, r4, r5, lr}
 800bfee:	4d06      	ldr	r5, [pc, #24]	@ (800c008 <_close_r+0x1c>)
 800bff0:	2300      	movs	r3, #0
 800bff2:	4604      	mov	r4, r0
 800bff4:	4608      	mov	r0, r1
 800bff6:	602b      	str	r3, [r5, #0]
 800bff8:	f7f5 fe39 	bl	8001c6e <_close>
 800bffc:	1c43      	adds	r3, r0, #1
 800bffe:	d102      	bne.n	800c006 <_close_r+0x1a>
 800c000:	682b      	ldr	r3, [r5, #0]
 800c002:	b103      	cbz	r3, 800c006 <_close_r+0x1a>
 800c004:	6023      	str	r3, [r4, #0]
 800c006:	bd38      	pop	{r3, r4, r5, pc}
 800c008:	24000728 	.word	0x24000728

0800c00c <_lseek_r>:
 800c00c:	b538      	push	{r3, r4, r5, lr}
 800c00e:	4d07      	ldr	r5, [pc, #28]	@ (800c02c <_lseek_r+0x20>)
 800c010:	4604      	mov	r4, r0
 800c012:	4608      	mov	r0, r1
 800c014:	4611      	mov	r1, r2
 800c016:	2200      	movs	r2, #0
 800c018:	602a      	str	r2, [r5, #0]
 800c01a:	461a      	mov	r2, r3
 800c01c:	f7f5 fe4e 	bl	8001cbc <_lseek>
 800c020:	1c43      	adds	r3, r0, #1
 800c022:	d102      	bne.n	800c02a <_lseek_r+0x1e>
 800c024:	682b      	ldr	r3, [r5, #0]
 800c026:	b103      	cbz	r3, 800c02a <_lseek_r+0x1e>
 800c028:	6023      	str	r3, [r4, #0]
 800c02a:	bd38      	pop	{r3, r4, r5, pc}
 800c02c:	24000728 	.word	0x24000728

0800c030 <_read_r>:
 800c030:	b538      	push	{r3, r4, r5, lr}
 800c032:	4d07      	ldr	r5, [pc, #28]	@ (800c050 <_read_r+0x20>)
 800c034:	4604      	mov	r4, r0
 800c036:	4608      	mov	r0, r1
 800c038:	4611      	mov	r1, r2
 800c03a:	2200      	movs	r2, #0
 800c03c:	602a      	str	r2, [r5, #0]
 800c03e:	461a      	mov	r2, r3
 800c040:	f7f5 fddc 	bl	8001bfc <_read>
 800c044:	1c43      	adds	r3, r0, #1
 800c046:	d102      	bne.n	800c04e <_read_r+0x1e>
 800c048:	682b      	ldr	r3, [r5, #0]
 800c04a:	b103      	cbz	r3, 800c04e <_read_r+0x1e>
 800c04c:	6023      	str	r3, [r4, #0]
 800c04e:	bd38      	pop	{r3, r4, r5, pc}
 800c050:	24000728 	.word	0x24000728

0800c054 <_write_r>:
 800c054:	b538      	push	{r3, r4, r5, lr}
 800c056:	4d07      	ldr	r5, [pc, #28]	@ (800c074 <_write_r+0x20>)
 800c058:	4604      	mov	r4, r0
 800c05a:	4608      	mov	r0, r1
 800c05c:	4611      	mov	r1, r2
 800c05e:	2200      	movs	r2, #0
 800c060:	602a      	str	r2, [r5, #0]
 800c062:	461a      	mov	r2, r3
 800c064:	f7f5 fde7 	bl	8001c36 <_write>
 800c068:	1c43      	adds	r3, r0, #1
 800c06a:	d102      	bne.n	800c072 <_write_r+0x1e>
 800c06c:	682b      	ldr	r3, [r5, #0]
 800c06e:	b103      	cbz	r3, 800c072 <_write_r+0x1e>
 800c070:	6023      	str	r3, [r4, #0]
 800c072:	bd38      	pop	{r3, r4, r5, pc}
 800c074:	24000728 	.word	0x24000728

0800c078 <__errno>:
 800c078:	4b01      	ldr	r3, [pc, #4]	@ (800c080 <__errno+0x8>)
 800c07a:	6818      	ldr	r0, [r3, #0]
 800c07c:	4770      	bx	lr
 800c07e:	bf00      	nop
 800c080:	240001c0 	.word	0x240001c0

0800c084 <__libc_init_array>:
 800c084:	b570      	push	{r4, r5, r6, lr}
 800c086:	4d0d      	ldr	r5, [pc, #52]	@ (800c0bc <__libc_init_array+0x38>)
 800c088:	4c0d      	ldr	r4, [pc, #52]	@ (800c0c0 <__libc_init_array+0x3c>)
 800c08a:	1b64      	subs	r4, r4, r5
 800c08c:	10a4      	asrs	r4, r4, #2
 800c08e:	2600      	movs	r6, #0
 800c090:	42a6      	cmp	r6, r4
 800c092:	d109      	bne.n	800c0a8 <__libc_init_array+0x24>
 800c094:	4d0b      	ldr	r5, [pc, #44]	@ (800c0c4 <__libc_init_array+0x40>)
 800c096:	4c0c      	ldr	r4, [pc, #48]	@ (800c0c8 <__libc_init_array+0x44>)
 800c098:	f003 f816 	bl	800f0c8 <_init>
 800c09c:	1b64      	subs	r4, r4, r5
 800c09e:	10a4      	asrs	r4, r4, #2
 800c0a0:	2600      	movs	r6, #0
 800c0a2:	42a6      	cmp	r6, r4
 800c0a4:	d105      	bne.n	800c0b2 <__libc_init_array+0x2e>
 800c0a6:	bd70      	pop	{r4, r5, r6, pc}
 800c0a8:	f855 3b04 	ldr.w	r3, [r5], #4
 800c0ac:	4798      	blx	r3
 800c0ae:	3601      	adds	r6, #1
 800c0b0:	e7ee      	b.n	800c090 <__libc_init_array+0xc>
 800c0b2:	f855 3b04 	ldr.w	r3, [r5], #4
 800c0b6:	4798      	blx	r3
 800c0b8:	3601      	adds	r6, #1
 800c0ba:	e7f2      	b.n	800c0a2 <__libc_init_array+0x1e>
 800c0bc:	0800f8a0 	.word	0x0800f8a0
 800c0c0:	0800f8a0 	.word	0x0800f8a0
 800c0c4:	0800f8a0 	.word	0x0800f8a0
 800c0c8:	0800f8a4 	.word	0x0800f8a4

0800c0cc <__retarget_lock_init_recursive>:
 800c0cc:	4770      	bx	lr

0800c0ce <__retarget_lock_acquire_recursive>:
 800c0ce:	4770      	bx	lr

0800c0d0 <__retarget_lock_release_recursive>:
 800c0d0:	4770      	bx	lr

0800c0d2 <memcpy>:
 800c0d2:	440a      	add	r2, r1
 800c0d4:	4291      	cmp	r1, r2
 800c0d6:	f100 33ff 	add.w	r3, r0, #4294967295
 800c0da:	d100      	bne.n	800c0de <memcpy+0xc>
 800c0dc:	4770      	bx	lr
 800c0de:	b510      	push	{r4, lr}
 800c0e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c0e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c0e8:	4291      	cmp	r1, r2
 800c0ea:	d1f9      	bne.n	800c0e0 <memcpy+0xe>
 800c0ec:	bd10      	pop	{r4, pc}
	...

0800c0f0 <nan>:
 800c0f0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c0f8 <nan+0x8>
 800c0f4:	4770      	bx	lr
 800c0f6:	bf00      	nop
 800c0f8:	00000000 	.word	0x00000000
 800c0fc:	7ff80000 	.word	0x7ff80000

0800c100 <nanf>:
 800c100:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c108 <nanf+0x8>
 800c104:	4770      	bx	lr
 800c106:	bf00      	nop
 800c108:	7fc00000 	.word	0x7fc00000

0800c10c <quorem>:
 800c10c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c110:	6903      	ldr	r3, [r0, #16]
 800c112:	690c      	ldr	r4, [r1, #16]
 800c114:	42a3      	cmp	r3, r4
 800c116:	4607      	mov	r7, r0
 800c118:	db7e      	blt.n	800c218 <quorem+0x10c>
 800c11a:	3c01      	subs	r4, #1
 800c11c:	f101 0814 	add.w	r8, r1, #20
 800c120:	00a3      	lsls	r3, r4, #2
 800c122:	f100 0514 	add.w	r5, r0, #20
 800c126:	9300      	str	r3, [sp, #0]
 800c128:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c12c:	9301      	str	r3, [sp, #4]
 800c12e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c132:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c136:	3301      	adds	r3, #1
 800c138:	429a      	cmp	r2, r3
 800c13a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c13e:	fbb2 f6f3 	udiv	r6, r2, r3
 800c142:	d32e      	bcc.n	800c1a2 <quorem+0x96>
 800c144:	f04f 0a00 	mov.w	sl, #0
 800c148:	46c4      	mov	ip, r8
 800c14a:	46ae      	mov	lr, r5
 800c14c:	46d3      	mov	fp, sl
 800c14e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c152:	b298      	uxth	r0, r3
 800c154:	fb06 a000 	mla	r0, r6, r0, sl
 800c158:	0c02      	lsrs	r2, r0, #16
 800c15a:	0c1b      	lsrs	r3, r3, #16
 800c15c:	fb06 2303 	mla	r3, r6, r3, r2
 800c160:	f8de 2000 	ldr.w	r2, [lr]
 800c164:	b280      	uxth	r0, r0
 800c166:	b292      	uxth	r2, r2
 800c168:	1a12      	subs	r2, r2, r0
 800c16a:	445a      	add	r2, fp
 800c16c:	f8de 0000 	ldr.w	r0, [lr]
 800c170:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c174:	b29b      	uxth	r3, r3
 800c176:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c17a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c17e:	b292      	uxth	r2, r2
 800c180:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c184:	45e1      	cmp	r9, ip
 800c186:	f84e 2b04 	str.w	r2, [lr], #4
 800c18a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c18e:	d2de      	bcs.n	800c14e <quorem+0x42>
 800c190:	9b00      	ldr	r3, [sp, #0]
 800c192:	58eb      	ldr	r3, [r5, r3]
 800c194:	b92b      	cbnz	r3, 800c1a2 <quorem+0x96>
 800c196:	9b01      	ldr	r3, [sp, #4]
 800c198:	3b04      	subs	r3, #4
 800c19a:	429d      	cmp	r5, r3
 800c19c:	461a      	mov	r2, r3
 800c19e:	d32f      	bcc.n	800c200 <quorem+0xf4>
 800c1a0:	613c      	str	r4, [r7, #16]
 800c1a2:	4638      	mov	r0, r7
 800c1a4:	f001 fca2 	bl	800daec <__mcmp>
 800c1a8:	2800      	cmp	r0, #0
 800c1aa:	db25      	blt.n	800c1f8 <quorem+0xec>
 800c1ac:	4629      	mov	r1, r5
 800c1ae:	2000      	movs	r0, #0
 800c1b0:	f858 2b04 	ldr.w	r2, [r8], #4
 800c1b4:	f8d1 c000 	ldr.w	ip, [r1]
 800c1b8:	fa1f fe82 	uxth.w	lr, r2
 800c1bc:	fa1f f38c 	uxth.w	r3, ip
 800c1c0:	eba3 030e 	sub.w	r3, r3, lr
 800c1c4:	4403      	add	r3, r0
 800c1c6:	0c12      	lsrs	r2, r2, #16
 800c1c8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c1cc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c1d0:	b29b      	uxth	r3, r3
 800c1d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c1d6:	45c1      	cmp	r9, r8
 800c1d8:	f841 3b04 	str.w	r3, [r1], #4
 800c1dc:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c1e0:	d2e6      	bcs.n	800c1b0 <quorem+0xa4>
 800c1e2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c1e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c1ea:	b922      	cbnz	r2, 800c1f6 <quorem+0xea>
 800c1ec:	3b04      	subs	r3, #4
 800c1ee:	429d      	cmp	r5, r3
 800c1f0:	461a      	mov	r2, r3
 800c1f2:	d30b      	bcc.n	800c20c <quorem+0x100>
 800c1f4:	613c      	str	r4, [r7, #16]
 800c1f6:	3601      	adds	r6, #1
 800c1f8:	4630      	mov	r0, r6
 800c1fa:	b003      	add	sp, #12
 800c1fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c200:	6812      	ldr	r2, [r2, #0]
 800c202:	3b04      	subs	r3, #4
 800c204:	2a00      	cmp	r2, #0
 800c206:	d1cb      	bne.n	800c1a0 <quorem+0x94>
 800c208:	3c01      	subs	r4, #1
 800c20a:	e7c6      	b.n	800c19a <quorem+0x8e>
 800c20c:	6812      	ldr	r2, [r2, #0]
 800c20e:	3b04      	subs	r3, #4
 800c210:	2a00      	cmp	r2, #0
 800c212:	d1ef      	bne.n	800c1f4 <quorem+0xe8>
 800c214:	3c01      	subs	r4, #1
 800c216:	e7ea      	b.n	800c1ee <quorem+0xe2>
 800c218:	2000      	movs	r0, #0
 800c21a:	e7ee      	b.n	800c1fa <quorem+0xee>
 800c21c:	0000      	movs	r0, r0
	...

0800c220 <_dtoa_r>:
 800c220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c224:	ed2d 8b02 	vpush	{d8}
 800c228:	69c7      	ldr	r7, [r0, #28]
 800c22a:	b091      	sub	sp, #68	@ 0x44
 800c22c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c230:	ec55 4b10 	vmov	r4, r5, d0
 800c234:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800c236:	9107      	str	r1, [sp, #28]
 800c238:	4681      	mov	r9, r0
 800c23a:	9209      	str	r2, [sp, #36]	@ 0x24
 800c23c:	930d      	str	r3, [sp, #52]	@ 0x34
 800c23e:	b97f      	cbnz	r7, 800c260 <_dtoa_r+0x40>
 800c240:	2010      	movs	r0, #16
 800c242:	f001 f8cf 	bl	800d3e4 <malloc>
 800c246:	4602      	mov	r2, r0
 800c248:	f8c9 001c 	str.w	r0, [r9, #28]
 800c24c:	b920      	cbnz	r0, 800c258 <_dtoa_r+0x38>
 800c24e:	4ba0      	ldr	r3, [pc, #640]	@ (800c4d0 <_dtoa_r+0x2b0>)
 800c250:	21ef      	movs	r1, #239	@ 0xef
 800c252:	48a0      	ldr	r0, [pc, #640]	@ (800c4d4 <_dtoa_r+0x2b4>)
 800c254:	f002 f8fa 	bl	800e44c <__assert_func>
 800c258:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c25c:	6007      	str	r7, [r0, #0]
 800c25e:	60c7      	str	r7, [r0, #12]
 800c260:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c264:	6819      	ldr	r1, [r3, #0]
 800c266:	b159      	cbz	r1, 800c280 <_dtoa_r+0x60>
 800c268:	685a      	ldr	r2, [r3, #4]
 800c26a:	604a      	str	r2, [r1, #4]
 800c26c:	2301      	movs	r3, #1
 800c26e:	4093      	lsls	r3, r2
 800c270:	608b      	str	r3, [r1, #8]
 800c272:	4648      	mov	r0, r9
 800c274:	f001 f9be 	bl	800d5f4 <_Bfree>
 800c278:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c27c:	2200      	movs	r2, #0
 800c27e:	601a      	str	r2, [r3, #0]
 800c280:	1e2b      	subs	r3, r5, #0
 800c282:	bfbb      	ittet	lt
 800c284:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c288:	9303      	strlt	r3, [sp, #12]
 800c28a:	2300      	movge	r3, #0
 800c28c:	2201      	movlt	r2, #1
 800c28e:	bfac      	ite	ge
 800c290:	6033      	strge	r3, [r6, #0]
 800c292:	6032      	strlt	r2, [r6, #0]
 800c294:	4b90      	ldr	r3, [pc, #576]	@ (800c4d8 <_dtoa_r+0x2b8>)
 800c296:	9e03      	ldr	r6, [sp, #12]
 800c298:	43b3      	bics	r3, r6
 800c29a:	d110      	bne.n	800c2be <_dtoa_r+0x9e>
 800c29c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c29e:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c2a2:	6013      	str	r3, [r2, #0]
 800c2a4:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800c2a8:	4323      	orrs	r3, r4
 800c2aa:	f000 84e6 	beq.w	800cc7a <_dtoa_r+0xa5a>
 800c2ae:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c2b0:	4f8a      	ldr	r7, [pc, #552]	@ (800c4dc <_dtoa_r+0x2bc>)
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	f000 84e8 	beq.w	800cc88 <_dtoa_r+0xa68>
 800c2b8:	1cfb      	adds	r3, r7, #3
 800c2ba:	f000 bce3 	b.w	800cc84 <_dtoa_r+0xa64>
 800c2be:	ed9d 8b02 	vldr	d8, [sp, #8]
 800c2c2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c2c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2ca:	d10a      	bne.n	800c2e2 <_dtoa_r+0xc2>
 800c2cc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c2ce:	2301      	movs	r3, #1
 800c2d0:	6013      	str	r3, [r2, #0]
 800c2d2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c2d4:	b113      	cbz	r3, 800c2dc <_dtoa_r+0xbc>
 800c2d6:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800c2d8:	4b81      	ldr	r3, [pc, #516]	@ (800c4e0 <_dtoa_r+0x2c0>)
 800c2da:	6013      	str	r3, [r2, #0]
 800c2dc:	4f81      	ldr	r7, [pc, #516]	@ (800c4e4 <_dtoa_r+0x2c4>)
 800c2de:	f000 bcd3 	b.w	800cc88 <_dtoa_r+0xa68>
 800c2e2:	aa0e      	add	r2, sp, #56	@ 0x38
 800c2e4:	a90f      	add	r1, sp, #60	@ 0x3c
 800c2e6:	4648      	mov	r0, r9
 800c2e8:	eeb0 0b48 	vmov.f64	d0, d8
 800c2ec:	f001 fd1e 	bl	800dd2c <__d2b>
 800c2f0:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800c2f4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c2f6:	9001      	str	r0, [sp, #4]
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d045      	beq.n	800c388 <_dtoa_r+0x168>
 800c2fc:	eeb0 7b48 	vmov.f64	d7, d8
 800c300:	ee18 1a90 	vmov	r1, s17
 800c304:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800c308:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800c30c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800c310:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800c314:	2500      	movs	r5, #0
 800c316:	ee07 1a90 	vmov	s15, r1
 800c31a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800c31e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800c4b8 <_dtoa_r+0x298>
 800c322:	ee37 7b46 	vsub.f64	d7, d7, d6
 800c326:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800c4c0 <_dtoa_r+0x2a0>
 800c32a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800c32e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800c4c8 <_dtoa_r+0x2a8>
 800c332:	ee07 3a90 	vmov	s15, r3
 800c336:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800c33a:	eeb0 7b46 	vmov.f64	d7, d6
 800c33e:	eea4 7b05 	vfma.f64	d7, d4, d5
 800c342:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800c346:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800c34a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c34e:	ee16 8a90 	vmov	r8, s13
 800c352:	d508      	bpl.n	800c366 <_dtoa_r+0x146>
 800c354:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800c358:	eeb4 6b47 	vcmp.f64	d6, d7
 800c35c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c360:	bf18      	it	ne
 800c362:	f108 38ff 	addne.w	r8, r8, #4294967295
 800c366:	f1b8 0f16 	cmp.w	r8, #22
 800c36a:	d82b      	bhi.n	800c3c4 <_dtoa_r+0x1a4>
 800c36c:	495e      	ldr	r1, [pc, #376]	@ (800c4e8 <_dtoa_r+0x2c8>)
 800c36e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800c372:	ed91 7b00 	vldr	d7, [r1]
 800c376:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800c37a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c37e:	d501      	bpl.n	800c384 <_dtoa_r+0x164>
 800c380:	f108 38ff 	add.w	r8, r8, #4294967295
 800c384:	2100      	movs	r1, #0
 800c386:	e01e      	b.n	800c3c6 <_dtoa_r+0x1a6>
 800c388:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c38a:	4413      	add	r3, r2
 800c38c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800c390:	2920      	cmp	r1, #32
 800c392:	bfc1      	itttt	gt
 800c394:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800c398:	408e      	lslgt	r6, r1
 800c39a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800c39e:	fa24 f101 	lsrgt.w	r1, r4, r1
 800c3a2:	bfd6      	itet	le
 800c3a4:	f1c1 0120 	rsble	r1, r1, #32
 800c3a8:	4331      	orrgt	r1, r6
 800c3aa:	fa04 f101 	lslle.w	r1, r4, r1
 800c3ae:	ee07 1a90 	vmov	s15, r1
 800c3b2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800c3b6:	3b01      	subs	r3, #1
 800c3b8:	ee17 1a90 	vmov	r1, s15
 800c3bc:	2501      	movs	r5, #1
 800c3be:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800c3c2:	e7a8      	b.n	800c316 <_dtoa_r+0xf6>
 800c3c4:	2101      	movs	r1, #1
 800c3c6:	1ad2      	subs	r2, r2, r3
 800c3c8:	1e53      	subs	r3, r2, #1
 800c3ca:	9306      	str	r3, [sp, #24]
 800c3cc:	bf45      	ittet	mi
 800c3ce:	f1c2 0301 	rsbmi	r3, r2, #1
 800c3d2:	9304      	strmi	r3, [sp, #16]
 800c3d4:	2300      	movpl	r3, #0
 800c3d6:	2300      	movmi	r3, #0
 800c3d8:	bf4c      	ite	mi
 800c3da:	9306      	strmi	r3, [sp, #24]
 800c3dc:	9304      	strpl	r3, [sp, #16]
 800c3de:	f1b8 0f00 	cmp.w	r8, #0
 800c3e2:	910c      	str	r1, [sp, #48]	@ 0x30
 800c3e4:	db18      	blt.n	800c418 <_dtoa_r+0x1f8>
 800c3e6:	9b06      	ldr	r3, [sp, #24]
 800c3e8:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800c3ec:	4443      	add	r3, r8
 800c3ee:	9306      	str	r3, [sp, #24]
 800c3f0:	2300      	movs	r3, #0
 800c3f2:	9a07      	ldr	r2, [sp, #28]
 800c3f4:	2a09      	cmp	r2, #9
 800c3f6:	d845      	bhi.n	800c484 <_dtoa_r+0x264>
 800c3f8:	2a05      	cmp	r2, #5
 800c3fa:	bfc4      	itt	gt
 800c3fc:	3a04      	subgt	r2, #4
 800c3fe:	9207      	strgt	r2, [sp, #28]
 800c400:	9a07      	ldr	r2, [sp, #28]
 800c402:	f1a2 0202 	sub.w	r2, r2, #2
 800c406:	bfcc      	ite	gt
 800c408:	2400      	movgt	r4, #0
 800c40a:	2401      	movle	r4, #1
 800c40c:	2a03      	cmp	r2, #3
 800c40e:	d844      	bhi.n	800c49a <_dtoa_r+0x27a>
 800c410:	e8df f002 	tbb	[pc, r2]
 800c414:	0b173634 	.word	0x0b173634
 800c418:	9b04      	ldr	r3, [sp, #16]
 800c41a:	2200      	movs	r2, #0
 800c41c:	eba3 0308 	sub.w	r3, r3, r8
 800c420:	9304      	str	r3, [sp, #16]
 800c422:	920a      	str	r2, [sp, #40]	@ 0x28
 800c424:	f1c8 0300 	rsb	r3, r8, #0
 800c428:	e7e3      	b.n	800c3f2 <_dtoa_r+0x1d2>
 800c42a:	2201      	movs	r2, #1
 800c42c:	9208      	str	r2, [sp, #32]
 800c42e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c430:	eb08 0b02 	add.w	fp, r8, r2
 800c434:	f10b 0a01 	add.w	sl, fp, #1
 800c438:	4652      	mov	r2, sl
 800c43a:	2a01      	cmp	r2, #1
 800c43c:	bfb8      	it	lt
 800c43e:	2201      	movlt	r2, #1
 800c440:	e006      	b.n	800c450 <_dtoa_r+0x230>
 800c442:	2201      	movs	r2, #1
 800c444:	9208      	str	r2, [sp, #32]
 800c446:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c448:	2a00      	cmp	r2, #0
 800c44a:	dd29      	ble.n	800c4a0 <_dtoa_r+0x280>
 800c44c:	4693      	mov	fp, r2
 800c44e:	4692      	mov	sl, r2
 800c450:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800c454:	2100      	movs	r1, #0
 800c456:	2004      	movs	r0, #4
 800c458:	f100 0614 	add.w	r6, r0, #20
 800c45c:	4296      	cmp	r6, r2
 800c45e:	d926      	bls.n	800c4ae <_dtoa_r+0x28e>
 800c460:	6079      	str	r1, [r7, #4]
 800c462:	4648      	mov	r0, r9
 800c464:	9305      	str	r3, [sp, #20]
 800c466:	f001 f885 	bl	800d574 <_Balloc>
 800c46a:	9b05      	ldr	r3, [sp, #20]
 800c46c:	4607      	mov	r7, r0
 800c46e:	2800      	cmp	r0, #0
 800c470:	d13e      	bne.n	800c4f0 <_dtoa_r+0x2d0>
 800c472:	4b1e      	ldr	r3, [pc, #120]	@ (800c4ec <_dtoa_r+0x2cc>)
 800c474:	4602      	mov	r2, r0
 800c476:	f240 11af 	movw	r1, #431	@ 0x1af
 800c47a:	e6ea      	b.n	800c252 <_dtoa_r+0x32>
 800c47c:	2200      	movs	r2, #0
 800c47e:	e7e1      	b.n	800c444 <_dtoa_r+0x224>
 800c480:	2200      	movs	r2, #0
 800c482:	e7d3      	b.n	800c42c <_dtoa_r+0x20c>
 800c484:	2401      	movs	r4, #1
 800c486:	2200      	movs	r2, #0
 800c488:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800c48c:	f04f 3bff 	mov.w	fp, #4294967295
 800c490:	2100      	movs	r1, #0
 800c492:	46da      	mov	sl, fp
 800c494:	2212      	movs	r2, #18
 800c496:	9109      	str	r1, [sp, #36]	@ 0x24
 800c498:	e7da      	b.n	800c450 <_dtoa_r+0x230>
 800c49a:	2201      	movs	r2, #1
 800c49c:	9208      	str	r2, [sp, #32]
 800c49e:	e7f5      	b.n	800c48c <_dtoa_r+0x26c>
 800c4a0:	f04f 0b01 	mov.w	fp, #1
 800c4a4:	46da      	mov	sl, fp
 800c4a6:	465a      	mov	r2, fp
 800c4a8:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800c4ac:	e7d0      	b.n	800c450 <_dtoa_r+0x230>
 800c4ae:	3101      	adds	r1, #1
 800c4b0:	0040      	lsls	r0, r0, #1
 800c4b2:	e7d1      	b.n	800c458 <_dtoa_r+0x238>
 800c4b4:	f3af 8000 	nop.w
 800c4b8:	636f4361 	.word	0x636f4361
 800c4bc:	3fd287a7 	.word	0x3fd287a7
 800c4c0:	8b60c8b3 	.word	0x8b60c8b3
 800c4c4:	3fc68a28 	.word	0x3fc68a28
 800c4c8:	509f79fb 	.word	0x509f79fb
 800c4cc:	3fd34413 	.word	0x3fd34413
 800c4d0:	0800f374 	.word	0x0800f374
 800c4d4:	0800f38b 	.word	0x0800f38b
 800c4d8:	7ff00000 	.word	0x7ff00000
 800c4dc:	0800f370 	.word	0x0800f370
 800c4e0:	0800f337 	.word	0x0800f337
 800c4e4:	0800f336 	.word	0x0800f336
 800c4e8:	0800f588 	.word	0x0800f588
 800c4ec:	0800f3e3 	.word	0x0800f3e3
 800c4f0:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800c4f4:	f1ba 0f0e 	cmp.w	sl, #14
 800c4f8:	6010      	str	r0, [r2, #0]
 800c4fa:	d86e      	bhi.n	800c5da <_dtoa_r+0x3ba>
 800c4fc:	2c00      	cmp	r4, #0
 800c4fe:	d06c      	beq.n	800c5da <_dtoa_r+0x3ba>
 800c500:	f1b8 0f00 	cmp.w	r8, #0
 800c504:	f340 80b4 	ble.w	800c670 <_dtoa_r+0x450>
 800c508:	4ac8      	ldr	r2, [pc, #800]	@ (800c82c <_dtoa_r+0x60c>)
 800c50a:	f008 010f 	and.w	r1, r8, #15
 800c50e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800c512:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800c516:	ed92 7b00 	vldr	d7, [r2]
 800c51a:	ea4f 1128 	mov.w	r1, r8, asr #4
 800c51e:	f000 809b 	beq.w	800c658 <_dtoa_r+0x438>
 800c522:	4ac3      	ldr	r2, [pc, #780]	@ (800c830 <_dtoa_r+0x610>)
 800c524:	ed92 6b08 	vldr	d6, [r2, #32]
 800c528:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800c52c:	ed8d 6b02 	vstr	d6, [sp, #8]
 800c530:	f001 010f 	and.w	r1, r1, #15
 800c534:	2203      	movs	r2, #3
 800c536:	48be      	ldr	r0, [pc, #760]	@ (800c830 <_dtoa_r+0x610>)
 800c538:	2900      	cmp	r1, #0
 800c53a:	f040 808f 	bne.w	800c65c <_dtoa_r+0x43c>
 800c53e:	ed9d 6b02 	vldr	d6, [sp, #8]
 800c542:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800c546:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c54a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c54c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c550:	2900      	cmp	r1, #0
 800c552:	f000 80b3 	beq.w	800c6bc <_dtoa_r+0x49c>
 800c556:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800c55a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800c55e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c562:	f140 80ab 	bpl.w	800c6bc <_dtoa_r+0x49c>
 800c566:	f1ba 0f00 	cmp.w	sl, #0
 800c56a:	f000 80a7 	beq.w	800c6bc <_dtoa_r+0x49c>
 800c56e:	f1bb 0f00 	cmp.w	fp, #0
 800c572:	dd30      	ble.n	800c5d6 <_dtoa_r+0x3b6>
 800c574:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800c578:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c57c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c580:	f108 31ff 	add.w	r1, r8, #4294967295
 800c584:	9105      	str	r1, [sp, #20]
 800c586:	3201      	adds	r2, #1
 800c588:	465c      	mov	r4, fp
 800c58a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800c58e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800c592:	ee07 2a90 	vmov	s15, r2
 800c596:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800c59a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800c59e:	ee15 2a90 	vmov	r2, s11
 800c5a2:	ec51 0b15 	vmov	r0, r1, d5
 800c5a6:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800c5aa:	2c00      	cmp	r4, #0
 800c5ac:	f040 808a 	bne.w	800c6c4 <_dtoa_r+0x4a4>
 800c5b0:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800c5b4:	ee36 6b47 	vsub.f64	d6, d6, d7
 800c5b8:	ec41 0b17 	vmov	d7, r0, r1
 800c5bc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c5c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c5c4:	f300 826a 	bgt.w	800ca9c <_dtoa_r+0x87c>
 800c5c8:	eeb1 7b47 	vneg.f64	d7, d7
 800c5cc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c5d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c5d4:	d423      	bmi.n	800c61e <_dtoa_r+0x3fe>
 800c5d6:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c5da:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c5dc:	2a00      	cmp	r2, #0
 800c5de:	f2c0 8129 	blt.w	800c834 <_dtoa_r+0x614>
 800c5e2:	f1b8 0f0e 	cmp.w	r8, #14
 800c5e6:	f300 8125 	bgt.w	800c834 <_dtoa_r+0x614>
 800c5ea:	4b90      	ldr	r3, [pc, #576]	@ (800c82c <_dtoa_r+0x60c>)
 800c5ec:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c5f0:	ed93 6b00 	vldr	d6, [r3]
 800c5f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	f280 80c8 	bge.w	800c78c <_dtoa_r+0x56c>
 800c5fc:	f1ba 0f00 	cmp.w	sl, #0
 800c600:	f300 80c4 	bgt.w	800c78c <_dtoa_r+0x56c>
 800c604:	d10b      	bne.n	800c61e <_dtoa_r+0x3fe>
 800c606:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800c60a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800c60e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c612:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c616:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c61a:	f2c0 823c 	blt.w	800ca96 <_dtoa_r+0x876>
 800c61e:	2400      	movs	r4, #0
 800c620:	4625      	mov	r5, r4
 800c622:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c624:	43db      	mvns	r3, r3
 800c626:	9305      	str	r3, [sp, #20]
 800c628:	463e      	mov	r6, r7
 800c62a:	f04f 0800 	mov.w	r8, #0
 800c62e:	4621      	mov	r1, r4
 800c630:	4648      	mov	r0, r9
 800c632:	f000 ffdf 	bl	800d5f4 <_Bfree>
 800c636:	2d00      	cmp	r5, #0
 800c638:	f000 80a2 	beq.w	800c780 <_dtoa_r+0x560>
 800c63c:	f1b8 0f00 	cmp.w	r8, #0
 800c640:	d005      	beq.n	800c64e <_dtoa_r+0x42e>
 800c642:	45a8      	cmp	r8, r5
 800c644:	d003      	beq.n	800c64e <_dtoa_r+0x42e>
 800c646:	4641      	mov	r1, r8
 800c648:	4648      	mov	r0, r9
 800c64a:	f000 ffd3 	bl	800d5f4 <_Bfree>
 800c64e:	4629      	mov	r1, r5
 800c650:	4648      	mov	r0, r9
 800c652:	f000 ffcf 	bl	800d5f4 <_Bfree>
 800c656:	e093      	b.n	800c780 <_dtoa_r+0x560>
 800c658:	2202      	movs	r2, #2
 800c65a:	e76c      	b.n	800c536 <_dtoa_r+0x316>
 800c65c:	07cc      	lsls	r4, r1, #31
 800c65e:	d504      	bpl.n	800c66a <_dtoa_r+0x44a>
 800c660:	ed90 6b00 	vldr	d6, [r0]
 800c664:	3201      	adds	r2, #1
 800c666:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c66a:	1049      	asrs	r1, r1, #1
 800c66c:	3008      	adds	r0, #8
 800c66e:	e763      	b.n	800c538 <_dtoa_r+0x318>
 800c670:	d022      	beq.n	800c6b8 <_dtoa_r+0x498>
 800c672:	f1c8 0100 	rsb	r1, r8, #0
 800c676:	4a6d      	ldr	r2, [pc, #436]	@ (800c82c <_dtoa_r+0x60c>)
 800c678:	f001 000f 	and.w	r0, r1, #15
 800c67c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800c680:	ed92 7b00 	vldr	d7, [r2]
 800c684:	ee28 7b07 	vmul.f64	d7, d8, d7
 800c688:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c68c:	4868      	ldr	r0, [pc, #416]	@ (800c830 <_dtoa_r+0x610>)
 800c68e:	1109      	asrs	r1, r1, #4
 800c690:	2400      	movs	r4, #0
 800c692:	2202      	movs	r2, #2
 800c694:	b929      	cbnz	r1, 800c6a2 <_dtoa_r+0x482>
 800c696:	2c00      	cmp	r4, #0
 800c698:	f43f af57 	beq.w	800c54a <_dtoa_r+0x32a>
 800c69c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c6a0:	e753      	b.n	800c54a <_dtoa_r+0x32a>
 800c6a2:	07ce      	lsls	r6, r1, #31
 800c6a4:	d505      	bpl.n	800c6b2 <_dtoa_r+0x492>
 800c6a6:	ed90 6b00 	vldr	d6, [r0]
 800c6aa:	3201      	adds	r2, #1
 800c6ac:	2401      	movs	r4, #1
 800c6ae:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c6b2:	1049      	asrs	r1, r1, #1
 800c6b4:	3008      	adds	r0, #8
 800c6b6:	e7ed      	b.n	800c694 <_dtoa_r+0x474>
 800c6b8:	2202      	movs	r2, #2
 800c6ba:	e746      	b.n	800c54a <_dtoa_r+0x32a>
 800c6bc:	f8cd 8014 	str.w	r8, [sp, #20]
 800c6c0:	4654      	mov	r4, sl
 800c6c2:	e762      	b.n	800c58a <_dtoa_r+0x36a>
 800c6c4:	4a59      	ldr	r2, [pc, #356]	@ (800c82c <_dtoa_r+0x60c>)
 800c6c6:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800c6ca:	ed12 4b02 	vldr	d4, [r2, #-8]
 800c6ce:	9a08      	ldr	r2, [sp, #32]
 800c6d0:	ec41 0b17 	vmov	d7, r0, r1
 800c6d4:	443c      	add	r4, r7
 800c6d6:	b34a      	cbz	r2, 800c72c <_dtoa_r+0x50c>
 800c6d8:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800c6dc:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800c6e0:	463e      	mov	r6, r7
 800c6e2:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800c6e6:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800c6ea:	ee35 7b47 	vsub.f64	d7, d5, d7
 800c6ee:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800c6f2:	ee14 2a90 	vmov	r2, s9
 800c6f6:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800c6fa:	3230      	adds	r2, #48	@ 0x30
 800c6fc:	ee36 6b45 	vsub.f64	d6, d6, d5
 800c700:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c704:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c708:	f806 2b01 	strb.w	r2, [r6], #1
 800c70c:	d438      	bmi.n	800c780 <_dtoa_r+0x560>
 800c70e:	ee32 5b46 	vsub.f64	d5, d2, d6
 800c712:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800c716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c71a:	d46e      	bmi.n	800c7fa <_dtoa_r+0x5da>
 800c71c:	42a6      	cmp	r6, r4
 800c71e:	f43f af5a 	beq.w	800c5d6 <_dtoa_r+0x3b6>
 800c722:	ee27 7b03 	vmul.f64	d7, d7, d3
 800c726:	ee26 6b03 	vmul.f64	d6, d6, d3
 800c72a:	e7e0      	b.n	800c6ee <_dtoa_r+0x4ce>
 800c72c:	4621      	mov	r1, r4
 800c72e:	463e      	mov	r6, r7
 800c730:	ee27 7b04 	vmul.f64	d7, d7, d4
 800c734:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800c738:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800c73c:	ee14 2a90 	vmov	r2, s9
 800c740:	3230      	adds	r2, #48	@ 0x30
 800c742:	f806 2b01 	strb.w	r2, [r6], #1
 800c746:	42a6      	cmp	r6, r4
 800c748:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800c74c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800c750:	d119      	bne.n	800c786 <_dtoa_r+0x566>
 800c752:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800c756:	ee37 4b05 	vadd.f64	d4, d7, d5
 800c75a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800c75e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c762:	dc4a      	bgt.n	800c7fa <_dtoa_r+0x5da>
 800c764:	ee35 5b47 	vsub.f64	d5, d5, d7
 800c768:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800c76c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c770:	f57f af31 	bpl.w	800c5d6 <_dtoa_r+0x3b6>
 800c774:	460e      	mov	r6, r1
 800c776:	3901      	subs	r1, #1
 800c778:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c77c:	2b30      	cmp	r3, #48	@ 0x30
 800c77e:	d0f9      	beq.n	800c774 <_dtoa_r+0x554>
 800c780:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800c784:	e027      	b.n	800c7d6 <_dtoa_r+0x5b6>
 800c786:	ee26 6b03 	vmul.f64	d6, d6, d3
 800c78a:	e7d5      	b.n	800c738 <_dtoa_r+0x518>
 800c78c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c790:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800c794:	463e      	mov	r6, r7
 800c796:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800c79a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800c79e:	ee15 3a10 	vmov	r3, s10
 800c7a2:	3330      	adds	r3, #48	@ 0x30
 800c7a4:	f806 3b01 	strb.w	r3, [r6], #1
 800c7a8:	1bf3      	subs	r3, r6, r7
 800c7aa:	459a      	cmp	sl, r3
 800c7ac:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800c7b0:	eea3 7b46 	vfms.f64	d7, d3, d6
 800c7b4:	d132      	bne.n	800c81c <_dtoa_r+0x5fc>
 800c7b6:	ee37 7b07 	vadd.f64	d7, d7, d7
 800c7ba:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800c7be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7c2:	dc18      	bgt.n	800c7f6 <_dtoa_r+0x5d6>
 800c7c4:	eeb4 7b46 	vcmp.f64	d7, d6
 800c7c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7cc:	d103      	bne.n	800c7d6 <_dtoa_r+0x5b6>
 800c7ce:	ee15 3a10 	vmov	r3, s10
 800c7d2:	07db      	lsls	r3, r3, #31
 800c7d4:	d40f      	bmi.n	800c7f6 <_dtoa_r+0x5d6>
 800c7d6:	9901      	ldr	r1, [sp, #4]
 800c7d8:	4648      	mov	r0, r9
 800c7da:	f000 ff0b 	bl	800d5f4 <_Bfree>
 800c7de:	2300      	movs	r3, #0
 800c7e0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c7e2:	7033      	strb	r3, [r6, #0]
 800c7e4:	f108 0301 	add.w	r3, r8, #1
 800c7e8:	6013      	str	r3, [r2, #0]
 800c7ea:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	f000 824b 	beq.w	800cc88 <_dtoa_r+0xa68>
 800c7f2:	601e      	str	r6, [r3, #0]
 800c7f4:	e248      	b.n	800cc88 <_dtoa_r+0xa68>
 800c7f6:	f8cd 8014 	str.w	r8, [sp, #20]
 800c7fa:	4633      	mov	r3, r6
 800c7fc:	461e      	mov	r6, r3
 800c7fe:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c802:	2a39      	cmp	r2, #57	@ 0x39
 800c804:	d106      	bne.n	800c814 <_dtoa_r+0x5f4>
 800c806:	429f      	cmp	r7, r3
 800c808:	d1f8      	bne.n	800c7fc <_dtoa_r+0x5dc>
 800c80a:	9a05      	ldr	r2, [sp, #20]
 800c80c:	3201      	adds	r2, #1
 800c80e:	9205      	str	r2, [sp, #20]
 800c810:	2230      	movs	r2, #48	@ 0x30
 800c812:	703a      	strb	r2, [r7, #0]
 800c814:	781a      	ldrb	r2, [r3, #0]
 800c816:	3201      	adds	r2, #1
 800c818:	701a      	strb	r2, [r3, #0]
 800c81a:	e7b1      	b.n	800c780 <_dtoa_r+0x560>
 800c81c:	ee27 7b04 	vmul.f64	d7, d7, d4
 800c820:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c824:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c828:	d1b5      	bne.n	800c796 <_dtoa_r+0x576>
 800c82a:	e7d4      	b.n	800c7d6 <_dtoa_r+0x5b6>
 800c82c:	0800f588 	.word	0x0800f588
 800c830:	0800f560 	.word	0x0800f560
 800c834:	9908      	ldr	r1, [sp, #32]
 800c836:	2900      	cmp	r1, #0
 800c838:	f000 80e9 	beq.w	800ca0e <_dtoa_r+0x7ee>
 800c83c:	9907      	ldr	r1, [sp, #28]
 800c83e:	2901      	cmp	r1, #1
 800c840:	f300 80cb 	bgt.w	800c9da <_dtoa_r+0x7ba>
 800c844:	2d00      	cmp	r5, #0
 800c846:	f000 80c4 	beq.w	800c9d2 <_dtoa_r+0x7b2>
 800c84a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c84e:	9e04      	ldr	r6, [sp, #16]
 800c850:	461c      	mov	r4, r3
 800c852:	9305      	str	r3, [sp, #20]
 800c854:	9b04      	ldr	r3, [sp, #16]
 800c856:	4413      	add	r3, r2
 800c858:	9304      	str	r3, [sp, #16]
 800c85a:	9b06      	ldr	r3, [sp, #24]
 800c85c:	2101      	movs	r1, #1
 800c85e:	4413      	add	r3, r2
 800c860:	4648      	mov	r0, r9
 800c862:	9306      	str	r3, [sp, #24]
 800c864:	f000 ffc4 	bl	800d7f0 <__i2b>
 800c868:	9b05      	ldr	r3, [sp, #20]
 800c86a:	4605      	mov	r5, r0
 800c86c:	b166      	cbz	r6, 800c888 <_dtoa_r+0x668>
 800c86e:	9a06      	ldr	r2, [sp, #24]
 800c870:	2a00      	cmp	r2, #0
 800c872:	dd09      	ble.n	800c888 <_dtoa_r+0x668>
 800c874:	42b2      	cmp	r2, r6
 800c876:	9904      	ldr	r1, [sp, #16]
 800c878:	bfa8      	it	ge
 800c87a:	4632      	movge	r2, r6
 800c87c:	1a89      	subs	r1, r1, r2
 800c87e:	9104      	str	r1, [sp, #16]
 800c880:	9906      	ldr	r1, [sp, #24]
 800c882:	1ab6      	subs	r6, r6, r2
 800c884:	1a8a      	subs	r2, r1, r2
 800c886:	9206      	str	r2, [sp, #24]
 800c888:	b30b      	cbz	r3, 800c8ce <_dtoa_r+0x6ae>
 800c88a:	9a08      	ldr	r2, [sp, #32]
 800c88c:	2a00      	cmp	r2, #0
 800c88e:	f000 80c5 	beq.w	800ca1c <_dtoa_r+0x7fc>
 800c892:	2c00      	cmp	r4, #0
 800c894:	f000 80bf 	beq.w	800ca16 <_dtoa_r+0x7f6>
 800c898:	4629      	mov	r1, r5
 800c89a:	4622      	mov	r2, r4
 800c89c:	4648      	mov	r0, r9
 800c89e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c8a0:	f001 f85e 	bl	800d960 <__pow5mult>
 800c8a4:	9a01      	ldr	r2, [sp, #4]
 800c8a6:	4601      	mov	r1, r0
 800c8a8:	4605      	mov	r5, r0
 800c8aa:	4648      	mov	r0, r9
 800c8ac:	f000 ffb6 	bl	800d81c <__multiply>
 800c8b0:	9901      	ldr	r1, [sp, #4]
 800c8b2:	9005      	str	r0, [sp, #20]
 800c8b4:	4648      	mov	r0, r9
 800c8b6:	f000 fe9d 	bl	800d5f4 <_Bfree>
 800c8ba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c8bc:	1b1b      	subs	r3, r3, r4
 800c8be:	f000 80b0 	beq.w	800ca22 <_dtoa_r+0x802>
 800c8c2:	9905      	ldr	r1, [sp, #20]
 800c8c4:	461a      	mov	r2, r3
 800c8c6:	4648      	mov	r0, r9
 800c8c8:	f001 f84a 	bl	800d960 <__pow5mult>
 800c8cc:	9001      	str	r0, [sp, #4]
 800c8ce:	2101      	movs	r1, #1
 800c8d0:	4648      	mov	r0, r9
 800c8d2:	f000 ff8d 	bl	800d7f0 <__i2b>
 800c8d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c8d8:	4604      	mov	r4, r0
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	f000 81da 	beq.w	800cc94 <_dtoa_r+0xa74>
 800c8e0:	461a      	mov	r2, r3
 800c8e2:	4601      	mov	r1, r0
 800c8e4:	4648      	mov	r0, r9
 800c8e6:	f001 f83b 	bl	800d960 <__pow5mult>
 800c8ea:	9b07      	ldr	r3, [sp, #28]
 800c8ec:	2b01      	cmp	r3, #1
 800c8ee:	4604      	mov	r4, r0
 800c8f0:	f300 80a0 	bgt.w	800ca34 <_dtoa_r+0x814>
 800c8f4:	9b02      	ldr	r3, [sp, #8]
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	f040 8096 	bne.w	800ca28 <_dtoa_r+0x808>
 800c8fc:	9b03      	ldr	r3, [sp, #12]
 800c8fe:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800c902:	2a00      	cmp	r2, #0
 800c904:	f040 8092 	bne.w	800ca2c <_dtoa_r+0x80c>
 800c908:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800c90c:	0d12      	lsrs	r2, r2, #20
 800c90e:	0512      	lsls	r2, r2, #20
 800c910:	2a00      	cmp	r2, #0
 800c912:	f000 808d 	beq.w	800ca30 <_dtoa_r+0x810>
 800c916:	9b04      	ldr	r3, [sp, #16]
 800c918:	3301      	adds	r3, #1
 800c91a:	9304      	str	r3, [sp, #16]
 800c91c:	9b06      	ldr	r3, [sp, #24]
 800c91e:	3301      	adds	r3, #1
 800c920:	9306      	str	r3, [sp, #24]
 800c922:	2301      	movs	r3, #1
 800c924:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c926:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c928:	2b00      	cmp	r3, #0
 800c92a:	f000 81b9 	beq.w	800cca0 <_dtoa_r+0xa80>
 800c92e:	6922      	ldr	r2, [r4, #16]
 800c930:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800c934:	6910      	ldr	r0, [r2, #16]
 800c936:	f000 ff0f 	bl	800d758 <__hi0bits>
 800c93a:	f1c0 0020 	rsb	r0, r0, #32
 800c93e:	9b06      	ldr	r3, [sp, #24]
 800c940:	4418      	add	r0, r3
 800c942:	f010 001f 	ands.w	r0, r0, #31
 800c946:	f000 8081 	beq.w	800ca4c <_dtoa_r+0x82c>
 800c94a:	f1c0 0220 	rsb	r2, r0, #32
 800c94e:	2a04      	cmp	r2, #4
 800c950:	dd73      	ble.n	800ca3a <_dtoa_r+0x81a>
 800c952:	9b04      	ldr	r3, [sp, #16]
 800c954:	f1c0 001c 	rsb	r0, r0, #28
 800c958:	4403      	add	r3, r0
 800c95a:	9304      	str	r3, [sp, #16]
 800c95c:	9b06      	ldr	r3, [sp, #24]
 800c95e:	4406      	add	r6, r0
 800c960:	4403      	add	r3, r0
 800c962:	9306      	str	r3, [sp, #24]
 800c964:	9b04      	ldr	r3, [sp, #16]
 800c966:	2b00      	cmp	r3, #0
 800c968:	dd05      	ble.n	800c976 <_dtoa_r+0x756>
 800c96a:	9901      	ldr	r1, [sp, #4]
 800c96c:	461a      	mov	r2, r3
 800c96e:	4648      	mov	r0, r9
 800c970:	f001 f850 	bl	800da14 <__lshift>
 800c974:	9001      	str	r0, [sp, #4]
 800c976:	9b06      	ldr	r3, [sp, #24]
 800c978:	2b00      	cmp	r3, #0
 800c97a:	dd05      	ble.n	800c988 <_dtoa_r+0x768>
 800c97c:	4621      	mov	r1, r4
 800c97e:	461a      	mov	r2, r3
 800c980:	4648      	mov	r0, r9
 800c982:	f001 f847 	bl	800da14 <__lshift>
 800c986:	4604      	mov	r4, r0
 800c988:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d060      	beq.n	800ca50 <_dtoa_r+0x830>
 800c98e:	9801      	ldr	r0, [sp, #4]
 800c990:	4621      	mov	r1, r4
 800c992:	f001 f8ab 	bl	800daec <__mcmp>
 800c996:	2800      	cmp	r0, #0
 800c998:	da5a      	bge.n	800ca50 <_dtoa_r+0x830>
 800c99a:	f108 33ff 	add.w	r3, r8, #4294967295
 800c99e:	9305      	str	r3, [sp, #20]
 800c9a0:	9901      	ldr	r1, [sp, #4]
 800c9a2:	2300      	movs	r3, #0
 800c9a4:	220a      	movs	r2, #10
 800c9a6:	4648      	mov	r0, r9
 800c9a8:	f000 fe46 	bl	800d638 <__multadd>
 800c9ac:	9b08      	ldr	r3, [sp, #32]
 800c9ae:	9001      	str	r0, [sp, #4]
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	f000 8177 	beq.w	800cca4 <_dtoa_r+0xa84>
 800c9b6:	4629      	mov	r1, r5
 800c9b8:	2300      	movs	r3, #0
 800c9ba:	220a      	movs	r2, #10
 800c9bc:	4648      	mov	r0, r9
 800c9be:	f000 fe3b 	bl	800d638 <__multadd>
 800c9c2:	f1bb 0f00 	cmp.w	fp, #0
 800c9c6:	4605      	mov	r5, r0
 800c9c8:	dc6e      	bgt.n	800caa8 <_dtoa_r+0x888>
 800c9ca:	9b07      	ldr	r3, [sp, #28]
 800c9cc:	2b02      	cmp	r3, #2
 800c9ce:	dc48      	bgt.n	800ca62 <_dtoa_r+0x842>
 800c9d0:	e06a      	b.n	800caa8 <_dtoa_r+0x888>
 800c9d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c9d4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800c9d8:	e739      	b.n	800c84e <_dtoa_r+0x62e>
 800c9da:	f10a 34ff 	add.w	r4, sl, #4294967295
 800c9de:	42a3      	cmp	r3, r4
 800c9e0:	db07      	blt.n	800c9f2 <_dtoa_r+0x7d2>
 800c9e2:	f1ba 0f00 	cmp.w	sl, #0
 800c9e6:	eba3 0404 	sub.w	r4, r3, r4
 800c9ea:	db0b      	blt.n	800ca04 <_dtoa_r+0x7e4>
 800c9ec:	9e04      	ldr	r6, [sp, #16]
 800c9ee:	4652      	mov	r2, sl
 800c9f0:	e72f      	b.n	800c852 <_dtoa_r+0x632>
 800c9f2:	1ae2      	subs	r2, r4, r3
 800c9f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c9f6:	9e04      	ldr	r6, [sp, #16]
 800c9f8:	4413      	add	r3, r2
 800c9fa:	930a      	str	r3, [sp, #40]	@ 0x28
 800c9fc:	4652      	mov	r2, sl
 800c9fe:	4623      	mov	r3, r4
 800ca00:	2400      	movs	r4, #0
 800ca02:	e726      	b.n	800c852 <_dtoa_r+0x632>
 800ca04:	9a04      	ldr	r2, [sp, #16]
 800ca06:	eba2 060a 	sub.w	r6, r2, sl
 800ca0a:	2200      	movs	r2, #0
 800ca0c:	e721      	b.n	800c852 <_dtoa_r+0x632>
 800ca0e:	9e04      	ldr	r6, [sp, #16]
 800ca10:	9d08      	ldr	r5, [sp, #32]
 800ca12:	461c      	mov	r4, r3
 800ca14:	e72a      	b.n	800c86c <_dtoa_r+0x64c>
 800ca16:	9a01      	ldr	r2, [sp, #4]
 800ca18:	9205      	str	r2, [sp, #20]
 800ca1a:	e752      	b.n	800c8c2 <_dtoa_r+0x6a2>
 800ca1c:	9901      	ldr	r1, [sp, #4]
 800ca1e:	461a      	mov	r2, r3
 800ca20:	e751      	b.n	800c8c6 <_dtoa_r+0x6a6>
 800ca22:	9b05      	ldr	r3, [sp, #20]
 800ca24:	9301      	str	r3, [sp, #4]
 800ca26:	e752      	b.n	800c8ce <_dtoa_r+0x6ae>
 800ca28:	2300      	movs	r3, #0
 800ca2a:	e77b      	b.n	800c924 <_dtoa_r+0x704>
 800ca2c:	9b02      	ldr	r3, [sp, #8]
 800ca2e:	e779      	b.n	800c924 <_dtoa_r+0x704>
 800ca30:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ca32:	e778      	b.n	800c926 <_dtoa_r+0x706>
 800ca34:	2300      	movs	r3, #0
 800ca36:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ca38:	e779      	b.n	800c92e <_dtoa_r+0x70e>
 800ca3a:	d093      	beq.n	800c964 <_dtoa_r+0x744>
 800ca3c:	9b04      	ldr	r3, [sp, #16]
 800ca3e:	321c      	adds	r2, #28
 800ca40:	4413      	add	r3, r2
 800ca42:	9304      	str	r3, [sp, #16]
 800ca44:	9b06      	ldr	r3, [sp, #24]
 800ca46:	4416      	add	r6, r2
 800ca48:	4413      	add	r3, r2
 800ca4a:	e78a      	b.n	800c962 <_dtoa_r+0x742>
 800ca4c:	4602      	mov	r2, r0
 800ca4e:	e7f5      	b.n	800ca3c <_dtoa_r+0x81c>
 800ca50:	f1ba 0f00 	cmp.w	sl, #0
 800ca54:	f8cd 8014 	str.w	r8, [sp, #20]
 800ca58:	46d3      	mov	fp, sl
 800ca5a:	dc21      	bgt.n	800caa0 <_dtoa_r+0x880>
 800ca5c:	9b07      	ldr	r3, [sp, #28]
 800ca5e:	2b02      	cmp	r3, #2
 800ca60:	dd1e      	ble.n	800caa0 <_dtoa_r+0x880>
 800ca62:	f1bb 0f00 	cmp.w	fp, #0
 800ca66:	f47f addc 	bne.w	800c622 <_dtoa_r+0x402>
 800ca6a:	4621      	mov	r1, r4
 800ca6c:	465b      	mov	r3, fp
 800ca6e:	2205      	movs	r2, #5
 800ca70:	4648      	mov	r0, r9
 800ca72:	f000 fde1 	bl	800d638 <__multadd>
 800ca76:	4601      	mov	r1, r0
 800ca78:	4604      	mov	r4, r0
 800ca7a:	9801      	ldr	r0, [sp, #4]
 800ca7c:	f001 f836 	bl	800daec <__mcmp>
 800ca80:	2800      	cmp	r0, #0
 800ca82:	f77f adce 	ble.w	800c622 <_dtoa_r+0x402>
 800ca86:	463e      	mov	r6, r7
 800ca88:	2331      	movs	r3, #49	@ 0x31
 800ca8a:	f806 3b01 	strb.w	r3, [r6], #1
 800ca8e:	9b05      	ldr	r3, [sp, #20]
 800ca90:	3301      	adds	r3, #1
 800ca92:	9305      	str	r3, [sp, #20]
 800ca94:	e5c9      	b.n	800c62a <_dtoa_r+0x40a>
 800ca96:	f8cd 8014 	str.w	r8, [sp, #20]
 800ca9a:	4654      	mov	r4, sl
 800ca9c:	4625      	mov	r5, r4
 800ca9e:	e7f2      	b.n	800ca86 <_dtoa_r+0x866>
 800caa0:	9b08      	ldr	r3, [sp, #32]
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	f000 8102 	beq.w	800ccac <_dtoa_r+0xa8c>
 800caa8:	2e00      	cmp	r6, #0
 800caaa:	dd05      	ble.n	800cab8 <_dtoa_r+0x898>
 800caac:	4629      	mov	r1, r5
 800caae:	4632      	mov	r2, r6
 800cab0:	4648      	mov	r0, r9
 800cab2:	f000 ffaf 	bl	800da14 <__lshift>
 800cab6:	4605      	mov	r5, r0
 800cab8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d058      	beq.n	800cb70 <_dtoa_r+0x950>
 800cabe:	6869      	ldr	r1, [r5, #4]
 800cac0:	4648      	mov	r0, r9
 800cac2:	f000 fd57 	bl	800d574 <_Balloc>
 800cac6:	4606      	mov	r6, r0
 800cac8:	b928      	cbnz	r0, 800cad6 <_dtoa_r+0x8b6>
 800caca:	4b82      	ldr	r3, [pc, #520]	@ (800ccd4 <_dtoa_r+0xab4>)
 800cacc:	4602      	mov	r2, r0
 800cace:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800cad2:	f7ff bbbe 	b.w	800c252 <_dtoa_r+0x32>
 800cad6:	692a      	ldr	r2, [r5, #16]
 800cad8:	3202      	adds	r2, #2
 800cada:	0092      	lsls	r2, r2, #2
 800cadc:	f105 010c 	add.w	r1, r5, #12
 800cae0:	300c      	adds	r0, #12
 800cae2:	f7ff faf6 	bl	800c0d2 <memcpy>
 800cae6:	2201      	movs	r2, #1
 800cae8:	4631      	mov	r1, r6
 800caea:	4648      	mov	r0, r9
 800caec:	f000 ff92 	bl	800da14 <__lshift>
 800caf0:	1c7b      	adds	r3, r7, #1
 800caf2:	9304      	str	r3, [sp, #16]
 800caf4:	eb07 030b 	add.w	r3, r7, fp
 800caf8:	9309      	str	r3, [sp, #36]	@ 0x24
 800cafa:	9b02      	ldr	r3, [sp, #8]
 800cafc:	f003 0301 	and.w	r3, r3, #1
 800cb00:	46a8      	mov	r8, r5
 800cb02:	9308      	str	r3, [sp, #32]
 800cb04:	4605      	mov	r5, r0
 800cb06:	9b04      	ldr	r3, [sp, #16]
 800cb08:	9801      	ldr	r0, [sp, #4]
 800cb0a:	4621      	mov	r1, r4
 800cb0c:	f103 3bff 	add.w	fp, r3, #4294967295
 800cb10:	f7ff fafc 	bl	800c10c <quorem>
 800cb14:	4641      	mov	r1, r8
 800cb16:	9002      	str	r0, [sp, #8]
 800cb18:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800cb1c:	9801      	ldr	r0, [sp, #4]
 800cb1e:	f000 ffe5 	bl	800daec <__mcmp>
 800cb22:	462a      	mov	r2, r5
 800cb24:	9006      	str	r0, [sp, #24]
 800cb26:	4621      	mov	r1, r4
 800cb28:	4648      	mov	r0, r9
 800cb2a:	f000 fffb 	bl	800db24 <__mdiff>
 800cb2e:	68c2      	ldr	r2, [r0, #12]
 800cb30:	4606      	mov	r6, r0
 800cb32:	b9fa      	cbnz	r2, 800cb74 <_dtoa_r+0x954>
 800cb34:	4601      	mov	r1, r0
 800cb36:	9801      	ldr	r0, [sp, #4]
 800cb38:	f000 ffd8 	bl	800daec <__mcmp>
 800cb3c:	4602      	mov	r2, r0
 800cb3e:	4631      	mov	r1, r6
 800cb40:	4648      	mov	r0, r9
 800cb42:	920a      	str	r2, [sp, #40]	@ 0x28
 800cb44:	f000 fd56 	bl	800d5f4 <_Bfree>
 800cb48:	9b07      	ldr	r3, [sp, #28]
 800cb4a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cb4c:	9e04      	ldr	r6, [sp, #16]
 800cb4e:	ea42 0103 	orr.w	r1, r2, r3
 800cb52:	9b08      	ldr	r3, [sp, #32]
 800cb54:	4319      	orrs	r1, r3
 800cb56:	d10f      	bne.n	800cb78 <_dtoa_r+0x958>
 800cb58:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800cb5c:	d028      	beq.n	800cbb0 <_dtoa_r+0x990>
 800cb5e:	9b06      	ldr	r3, [sp, #24]
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	dd02      	ble.n	800cb6a <_dtoa_r+0x94a>
 800cb64:	9b02      	ldr	r3, [sp, #8]
 800cb66:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800cb6a:	f88b a000 	strb.w	sl, [fp]
 800cb6e:	e55e      	b.n	800c62e <_dtoa_r+0x40e>
 800cb70:	4628      	mov	r0, r5
 800cb72:	e7bd      	b.n	800caf0 <_dtoa_r+0x8d0>
 800cb74:	2201      	movs	r2, #1
 800cb76:	e7e2      	b.n	800cb3e <_dtoa_r+0x91e>
 800cb78:	9b06      	ldr	r3, [sp, #24]
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	db04      	blt.n	800cb88 <_dtoa_r+0x968>
 800cb7e:	9907      	ldr	r1, [sp, #28]
 800cb80:	430b      	orrs	r3, r1
 800cb82:	9908      	ldr	r1, [sp, #32]
 800cb84:	430b      	orrs	r3, r1
 800cb86:	d120      	bne.n	800cbca <_dtoa_r+0x9aa>
 800cb88:	2a00      	cmp	r2, #0
 800cb8a:	ddee      	ble.n	800cb6a <_dtoa_r+0x94a>
 800cb8c:	9901      	ldr	r1, [sp, #4]
 800cb8e:	2201      	movs	r2, #1
 800cb90:	4648      	mov	r0, r9
 800cb92:	f000 ff3f 	bl	800da14 <__lshift>
 800cb96:	4621      	mov	r1, r4
 800cb98:	9001      	str	r0, [sp, #4]
 800cb9a:	f000 ffa7 	bl	800daec <__mcmp>
 800cb9e:	2800      	cmp	r0, #0
 800cba0:	dc03      	bgt.n	800cbaa <_dtoa_r+0x98a>
 800cba2:	d1e2      	bne.n	800cb6a <_dtoa_r+0x94a>
 800cba4:	f01a 0f01 	tst.w	sl, #1
 800cba8:	d0df      	beq.n	800cb6a <_dtoa_r+0x94a>
 800cbaa:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800cbae:	d1d9      	bne.n	800cb64 <_dtoa_r+0x944>
 800cbb0:	2339      	movs	r3, #57	@ 0x39
 800cbb2:	f88b 3000 	strb.w	r3, [fp]
 800cbb6:	4633      	mov	r3, r6
 800cbb8:	461e      	mov	r6, r3
 800cbba:	3b01      	subs	r3, #1
 800cbbc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800cbc0:	2a39      	cmp	r2, #57	@ 0x39
 800cbc2:	d052      	beq.n	800cc6a <_dtoa_r+0xa4a>
 800cbc4:	3201      	adds	r2, #1
 800cbc6:	701a      	strb	r2, [r3, #0]
 800cbc8:	e531      	b.n	800c62e <_dtoa_r+0x40e>
 800cbca:	2a00      	cmp	r2, #0
 800cbcc:	dd07      	ble.n	800cbde <_dtoa_r+0x9be>
 800cbce:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800cbd2:	d0ed      	beq.n	800cbb0 <_dtoa_r+0x990>
 800cbd4:	f10a 0301 	add.w	r3, sl, #1
 800cbd8:	f88b 3000 	strb.w	r3, [fp]
 800cbdc:	e527      	b.n	800c62e <_dtoa_r+0x40e>
 800cbde:	9b04      	ldr	r3, [sp, #16]
 800cbe0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cbe2:	f803 ac01 	strb.w	sl, [r3, #-1]
 800cbe6:	4293      	cmp	r3, r2
 800cbe8:	d029      	beq.n	800cc3e <_dtoa_r+0xa1e>
 800cbea:	9901      	ldr	r1, [sp, #4]
 800cbec:	2300      	movs	r3, #0
 800cbee:	220a      	movs	r2, #10
 800cbf0:	4648      	mov	r0, r9
 800cbf2:	f000 fd21 	bl	800d638 <__multadd>
 800cbf6:	45a8      	cmp	r8, r5
 800cbf8:	9001      	str	r0, [sp, #4]
 800cbfa:	f04f 0300 	mov.w	r3, #0
 800cbfe:	f04f 020a 	mov.w	r2, #10
 800cc02:	4641      	mov	r1, r8
 800cc04:	4648      	mov	r0, r9
 800cc06:	d107      	bne.n	800cc18 <_dtoa_r+0x9f8>
 800cc08:	f000 fd16 	bl	800d638 <__multadd>
 800cc0c:	4680      	mov	r8, r0
 800cc0e:	4605      	mov	r5, r0
 800cc10:	9b04      	ldr	r3, [sp, #16]
 800cc12:	3301      	adds	r3, #1
 800cc14:	9304      	str	r3, [sp, #16]
 800cc16:	e776      	b.n	800cb06 <_dtoa_r+0x8e6>
 800cc18:	f000 fd0e 	bl	800d638 <__multadd>
 800cc1c:	4629      	mov	r1, r5
 800cc1e:	4680      	mov	r8, r0
 800cc20:	2300      	movs	r3, #0
 800cc22:	220a      	movs	r2, #10
 800cc24:	4648      	mov	r0, r9
 800cc26:	f000 fd07 	bl	800d638 <__multadd>
 800cc2a:	4605      	mov	r5, r0
 800cc2c:	e7f0      	b.n	800cc10 <_dtoa_r+0x9f0>
 800cc2e:	f1bb 0f00 	cmp.w	fp, #0
 800cc32:	bfcc      	ite	gt
 800cc34:	465e      	movgt	r6, fp
 800cc36:	2601      	movle	r6, #1
 800cc38:	443e      	add	r6, r7
 800cc3a:	f04f 0800 	mov.w	r8, #0
 800cc3e:	9901      	ldr	r1, [sp, #4]
 800cc40:	2201      	movs	r2, #1
 800cc42:	4648      	mov	r0, r9
 800cc44:	f000 fee6 	bl	800da14 <__lshift>
 800cc48:	4621      	mov	r1, r4
 800cc4a:	9001      	str	r0, [sp, #4]
 800cc4c:	f000 ff4e 	bl	800daec <__mcmp>
 800cc50:	2800      	cmp	r0, #0
 800cc52:	dcb0      	bgt.n	800cbb6 <_dtoa_r+0x996>
 800cc54:	d102      	bne.n	800cc5c <_dtoa_r+0xa3c>
 800cc56:	f01a 0f01 	tst.w	sl, #1
 800cc5a:	d1ac      	bne.n	800cbb6 <_dtoa_r+0x996>
 800cc5c:	4633      	mov	r3, r6
 800cc5e:	461e      	mov	r6, r3
 800cc60:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cc64:	2a30      	cmp	r2, #48	@ 0x30
 800cc66:	d0fa      	beq.n	800cc5e <_dtoa_r+0xa3e>
 800cc68:	e4e1      	b.n	800c62e <_dtoa_r+0x40e>
 800cc6a:	429f      	cmp	r7, r3
 800cc6c:	d1a4      	bne.n	800cbb8 <_dtoa_r+0x998>
 800cc6e:	9b05      	ldr	r3, [sp, #20]
 800cc70:	3301      	adds	r3, #1
 800cc72:	9305      	str	r3, [sp, #20]
 800cc74:	2331      	movs	r3, #49	@ 0x31
 800cc76:	703b      	strb	r3, [r7, #0]
 800cc78:	e4d9      	b.n	800c62e <_dtoa_r+0x40e>
 800cc7a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800cc7c:	4f16      	ldr	r7, [pc, #88]	@ (800ccd8 <_dtoa_r+0xab8>)
 800cc7e:	b11b      	cbz	r3, 800cc88 <_dtoa_r+0xa68>
 800cc80:	f107 0308 	add.w	r3, r7, #8
 800cc84:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800cc86:	6013      	str	r3, [r2, #0]
 800cc88:	4638      	mov	r0, r7
 800cc8a:	b011      	add	sp, #68	@ 0x44
 800cc8c:	ecbd 8b02 	vpop	{d8}
 800cc90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc94:	9b07      	ldr	r3, [sp, #28]
 800cc96:	2b01      	cmp	r3, #1
 800cc98:	f77f ae2c 	ble.w	800c8f4 <_dtoa_r+0x6d4>
 800cc9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc9e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cca0:	2001      	movs	r0, #1
 800cca2:	e64c      	b.n	800c93e <_dtoa_r+0x71e>
 800cca4:	f1bb 0f00 	cmp.w	fp, #0
 800cca8:	f77f aed8 	ble.w	800ca5c <_dtoa_r+0x83c>
 800ccac:	463e      	mov	r6, r7
 800ccae:	9801      	ldr	r0, [sp, #4]
 800ccb0:	4621      	mov	r1, r4
 800ccb2:	f7ff fa2b 	bl	800c10c <quorem>
 800ccb6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800ccba:	f806 ab01 	strb.w	sl, [r6], #1
 800ccbe:	1bf2      	subs	r2, r6, r7
 800ccc0:	4593      	cmp	fp, r2
 800ccc2:	ddb4      	ble.n	800cc2e <_dtoa_r+0xa0e>
 800ccc4:	9901      	ldr	r1, [sp, #4]
 800ccc6:	2300      	movs	r3, #0
 800ccc8:	220a      	movs	r2, #10
 800ccca:	4648      	mov	r0, r9
 800cccc:	f000 fcb4 	bl	800d638 <__multadd>
 800ccd0:	9001      	str	r0, [sp, #4]
 800ccd2:	e7ec      	b.n	800ccae <_dtoa_r+0xa8e>
 800ccd4:	0800f3e3 	.word	0x0800f3e3
 800ccd8:	0800f367 	.word	0x0800f367

0800ccdc <_free_r>:
 800ccdc:	b538      	push	{r3, r4, r5, lr}
 800ccde:	4605      	mov	r5, r0
 800cce0:	2900      	cmp	r1, #0
 800cce2:	d041      	beq.n	800cd68 <_free_r+0x8c>
 800cce4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cce8:	1f0c      	subs	r4, r1, #4
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	bfb8      	it	lt
 800ccee:	18e4      	addlt	r4, r4, r3
 800ccf0:	f000 fc34 	bl	800d55c <__malloc_lock>
 800ccf4:	4a1d      	ldr	r2, [pc, #116]	@ (800cd6c <_free_r+0x90>)
 800ccf6:	6813      	ldr	r3, [r2, #0]
 800ccf8:	b933      	cbnz	r3, 800cd08 <_free_r+0x2c>
 800ccfa:	6063      	str	r3, [r4, #4]
 800ccfc:	6014      	str	r4, [r2, #0]
 800ccfe:	4628      	mov	r0, r5
 800cd00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cd04:	f000 bc30 	b.w	800d568 <__malloc_unlock>
 800cd08:	42a3      	cmp	r3, r4
 800cd0a:	d908      	bls.n	800cd1e <_free_r+0x42>
 800cd0c:	6820      	ldr	r0, [r4, #0]
 800cd0e:	1821      	adds	r1, r4, r0
 800cd10:	428b      	cmp	r3, r1
 800cd12:	bf01      	itttt	eq
 800cd14:	6819      	ldreq	r1, [r3, #0]
 800cd16:	685b      	ldreq	r3, [r3, #4]
 800cd18:	1809      	addeq	r1, r1, r0
 800cd1a:	6021      	streq	r1, [r4, #0]
 800cd1c:	e7ed      	b.n	800ccfa <_free_r+0x1e>
 800cd1e:	461a      	mov	r2, r3
 800cd20:	685b      	ldr	r3, [r3, #4]
 800cd22:	b10b      	cbz	r3, 800cd28 <_free_r+0x4c>
 800cd24:	42a3      	cmp	r3, r4
 800cd26:	d9fa      	bls.n	800cd1e <_free_r+0x42>
 800cd28:	6811      	ldr	r1, [r2, #0]
 800cd2a:	1850      	adds	r0, r2, r1
 800cd2c:	42a0      	cmp	r0, r4
 800cd2e:	d10b      	bne.n	800cd48 <_free_r+0x6c>
 800cd30:	6820      	ldr	r0, [r4, #0]
 800cd32:	4401      	add	r1, r0
 800cd34:	1850      	adds	r0, r2, r1
 800cd36:	4283      	cmp	r3, r0
 800cd38:	6011      	str	r1, [r2, #0]
 800cd3a:	d1e0      	bne.n	800ccfe <_free_r+0x22>
 800cd3c:	6818      	ldr	r0, [r3, #0]
 800cd3e:	685b      	ldr	r3, [r3, #4]
 800cd40:	6053      	str	r3, [r2, #4]
 800cd42:	4408      	add	r0, r1
 800cd44:	6010      	str	r0, [r2, #0]
 800cd46:	e7da      	b.n	800ccfe <_free_r+0x22>
 800cd48:	d902      	bls.n	800cd50 <_free_r+0x74>
 800cd4a:	230c      	movs	r3, #12
 800cd4c:	602b      	str	r3, [r5, #0]
 800cd4e:	e7d6      	b.n	800ccfe <_free_r+0x22>
 800cd50:	6820      	ldr	r0, [r4, #0]
 800cd52:	1821      	adds	r1, r4, r0
 800cd54:	428b      	cmp	r3, r1
 800cd56:	bf04      	itt	eq
 800cd58:	6819      	ldreq	r1, [r3, #0]
 800cd5a:	685b      	ldreq	r3, [r3, #4]
 800cd5c:	6063      	str	r3, [r4, #4]
 800cd5e:	bf04      	itt	eq
 800cd60:	1809      	addeq	r1, r1, r0
 800cd62:	6021      	streq	r1, [r4, #0]
 800cd64:	6054      	str	r4, [r2, #4]
 800cd66:	e7ca      	b.n	800ccfe <_free_r+0x22>
 800cd68:	bd38      	pop	{r3, r4, r5, pc}
 800cd6a:	bf00      	nop
 800cd6c:	24000734 	.word	0x24000734

0800cd70 <rshift>:
 800cd70:	6903      	ldr	r3, [r0, #16]
 800cd72:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800cd76:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cd7a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800cd7e:	f100 0414 	add.w	r4, r0, #20
 800cd82:	dd45      	ble.n	800ce10 <rshift+0xa0>
 800cd84:	f011 011f 	ands.w	r1, r1, #31
 800cd88:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800cd8c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800cd90:	d10c      	bne.n	800cdac <rshift+0x3c>
 800cd92:	f100 0710 	add.w	r7, r0, #16
 800cd96:	4629      	mov	r1, r5
 800cd98:	42b1      	cmp	r1, r6
 800cd9a:	d334      	bcc.n	800ce06 <rshift+0x96>
 800cd9c:	1a9b      	subs	r3, r3, r2
 800cd9e:	009b      	lsls	r3, r3, #2
 800cda0:	1eea      	subs	r2, r5, #3
 800cda2:	4296      	cmp	r6, r2
 800cda4:	bf38      	it	cc
 800cda6:	2300      	movcc	r3, #0
 800cda8:	4423      	add	r3, r4
 800cdaa:	e015      	b.n	800cdd8 <rshift+0x68>
 800cdac:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800cdb0:	f1c1 0820 	rsb	r8, r1, #32
 800cdb4:	40cf      	lsrs	r7, r1
 800cdb6:	f105 0e04 	add.w	lr, r5, #4
 800cdba:	46a1      	mov	r9, r4
 800cdbc:	4576      	cmp	r6, lr
 800cdbe:	46f4      	mov	ip, lr
 800cdc0:	d815      	bhi.n	800cdee <rshift+0x7e>
 800cdc2:	1a9a      	subs	r2, r3, r2
 800cdc4:	0092      	lsls	r2, r2, #2
 800cdc6:	3a04      	subs	r2, #4
 800cdc8:	3501      	adds	r5, #1
 800cdca:	42ae      	cmp	r6, r5
 800cdcc:	bf38      	it	cc
 800cdce:	2200      	movcc	r2, #0
 800cdd0:	18a3      	adds	r3, r4, r2
 800cdd2:	50a7      	str	r7, [r4, r2]
 800cdd4:	b107      	cbz	r7, 800cdd8 <rshift+0x68>
 800cdd6:	3304      	adds	r3, #4
 800cdd8:	1b1a      	subs	r2, r3, r4
 800cdda:	42a3      	cmp	r3, r4
 800cddc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800cde0:	bf08      	it	eq
 800cde2:	2300      	moveq	r3, #0
 800cde4:	6102      	str	r2, [r0, #16]
 800cde6:	bf08      	it	eq
 800cde8:	6143      	streq	r3, [r0, #20]
 800cdea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cdee:	f8dc c000 	ldr.w	ip, [ip]
 800cdf2:	fa0c fc08 	lsl.w	ip, ip, r8
 800cdf6:	ea4c 0707 	orr.w	r7, ip, r7
 800cdfa:	f849 7b04 	str.w	r7, [r9], #4
 800cdfe:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ce02:	40cf      	lsrs	r7, r1
 800ce04:	e7da      	b.n	800cdbc <rshift+0x4c>
 800ce06:	f851 cb04 	ldr.w	ip, [r1], #4
 800ce0a:	f847 cf04 	str.w	ip, [r7, #4]!
 800ce0e:	e7c3      	b.n	800cd98 <rshift+0x28>
 800ce10:	4623      	mov	r3, r4
 800ce12:	e7e1      	b.n	800cdd8 <rshift+0x68>

0800ce14 <__hexdig_fun>:
 800ce14:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ce18:	2b09      	cmp	r3, #9
 800ce1a:	d802      	bhi.n	800ce22 <__hexdig_fun+0xe>
 800ce1c:	3820      	subs	r0, #32
 800ce1e:	b2c0      	uxtb	r0, r0
 800ce20:	4770      	bx	lr
 800ce22:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ce26:	2b05      	cmp	r3, #5
 800ce28:	d801      	bhi.n	800ce2e <__hexdig_fun+0x1a>
 800ce2a:	3847      	subs	r0, #71	@ 0x47
 800ce2c:	e7f7      	b.n	800ce1e <__hexdig_fun+0xa>
 800ce2e:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ce32:	2b05      	cmp	r3, #5
 800ce34:	d801      	bhi.n	800ce3a <__hexdig_fun+0x26>
 800ce36:	3827      	subs	r0, #39	@ 0x27
 800ce38:	e7f1      	b.n	800ce1e <__hexdig_fun+0xa>
 800ce3a:	2000      	movs	r0, #0
 800ce3c:	4770      	bx	lr
	...

0800ce40 <__gethex>:
 800ce40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce44:	b085      	sub	sp, #20
 800ce46:	468a      	mov	sl, r1
 800ce48:	9302      	str	r3, [sp, #8]
 800ce4a:	680b      	ldr	r3, [r1, #0]
 800ce4c:	9001      	str	r0, [sp, #4]
 800ce4e:	4690      	mov	r8, r2
 800ce50:	1c9c      	adds	r4, r3, #2
 800ce52:	46a1      	mov	r9, r4
 800ce54:	f814 0b01 	ldrb.w	r0, [r4], #1
 800ce58:	2830      	cmp	r0, #48	@ 0x30
 800ce5a:	d0fa      	beq.n	800ce52 <__gethex+0x12>
 800ce5c:	eba9 0303 	sub.w	r3, r9, r3
 800ce60:	f1a3 0b02 	sub.w	fp, r3, #2
 800ce64:	f7ff ffd6 	bl	800ce14 <__hexdig_fun>
 800ce68:	4605      	mov	r5, r0
 800ce6a:	2800      	cmp	r0, #0
 800ce6c:	d168      	bne.n	800cf40 <__gethex+0x100>
 800ce6e:	49a0      	ldr	r1, [pc, #640]	@ (800d0f0 <__gethex+0x2b0>)
 800ce70:	2201      	movs	r2, #1
 800ce72:	4648      	mov	r0, r9
 800ce74:	f7ff f863 	bl	800bf3e <strncmp>
 800ce78:	4607      	mov	r7, r0
 800ce7a:	2800      	cmp	r0, #0
 800ce7c:	d167      	bne.n	800cf4e <__gethex+0x10e>
 800ce7e:	f899 0001 	ldrb.w	r0, [r9, #1]
 800ce82:	4626      	mov	r6, r4
 800ce84:	f7ff ffc6 	bl	800ce14 <__hexdig_fun>
 800ce88:	2800      	cmp	r0, #0
 800ce8a:	d062      	beq.n	800cf52 <__gethex+0x112>
 800ce8c:	4623      	mov	r3, r4
 800ce8e:	7818      	ldrb	r0, [r3, #0]
 800ce90:	2830      	cmp	r0, #48	@ 0x30
 800ce92:	4699      	mov	r9, r3
 800ce94:	f103 0301 	add.w	r3, r3, #1
 800ce98:	d0f9      	beq.n	800ce8e <__gethex+0x4e>
 800ce9a:	f7ff ffbb 	bl	800ce14 <__hexdig_fun>
 800ce9e:	fab0 f580 	clz	r5, r0
 800cea2:	096d      	lsrs	r5, r5, #5
 800cea4:	f04f 0b01 	mov.w	fp, #1
 800cea8:	464a      	mov	r2, r9
 800ceaa:	4616      	mov	r6, r2
 800ceac:	3201      	adds	r2, #1
 800ceae:	7830      	ldrb	r0, [r6, #0]
 800ceb0:	f7ff ffb0 	bl	800ce14 <__hexdig_fun>
 800ceb4:	2800      	cmp	r0, #0
 800ceb6:	d1f8      	bne.n	800ceaa <__gethex+0x6a>
 800ceb8:	498d      	ldr	r1, [pc, #564]	@ (800d0f0 <__gethex+0x2b0>)
 800ceba:	2201      	movs	r2, #1
 800cebc:	4630      	mov	r0, r6
 800cebe:	f7ff f83e 	bl	800bf3e <strncmp>
 800cec2:	2800      	cmp	r0, #0
 800cec4:	d13f      	bne.n	800cf46 <__gethex+0x106>
 800cec6:	b944      	cbnz	r4, 800ceda <__gethex+0x9a>
 800cec8:	1c74      	adds	r4, r6, #1
 800ceca:	4622      	mov	r2, r4
 800cecc:	4616      	mov	r6, r2
 800cece:	3201      	adds	r2, #1
 800ced0:	7830      	ldrb	r0, [r6, #0]
 800ced2:	f7ff ff9f 	bl	800ce14 <__hexdig_fun>
 800ced6:	2800      	cmp	r0, #0
 800ced8:	d1f8      	bne.n	800cecc <__gethex+0x8c>
 800ceda:	1ba4      	subs	r4, r4, r6
 800cedc:	00a7      	lsls	r7, r4, #2
 800cede:	7833      	ldrb	r3, [r6, #0]
 800cee0:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800cee4:	2b50      	cmp	r3, #80	@ 0x50
 800cee6:	d13e      	bne.n	800cf66 <__gethex+0x126>
 800cee8:	7873      	ldrb	r3, [r6, #1]
 800ceea:	2b2b      	cmp	r3, #43	@ 0x2b
 800ceec:	d033      	beq.n	800cf56 <__gethex+0x116>
 800ceee:	2b2d      	cmp	r3, #45	@ 0x2d
 800cef0:	d034      	beq.n	800cf5c <__gethex+0x11c>
 800cef2:	1c71      	adds	r1, r6, #1
 800cef4:	2400      	movs	r4, #0
 800cef6:	7808      	ldrb	r0, [r1, #0]
 800cef8:	f7ff ff8c 	bl	800ce14 <__hexdig_fun>
 800cefc:	1e43      	subs	r3, r0, #1
 800cefe:	b2db      	uxtb	r3, r3
 800cf00:	2b18      	cmp	r3, #24
 800cf02:	d830      	bhi.n	800cf66 <__gethex+0x126>
 800cf04:	f1a0 0210 	sub.w	r2, r0, #16
 800cf08:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800cf0c:	f7ff ff82 	bl	800ce14 <__hexdig_fun>
 800cf10:	f100 3cff 	add.w	ip, r0, #4294967295
 800cf14:	fa5f fc8c 	uxtb.w	ip, ip
 800cf18:	f1bc 0f18 	cmp.w	ip, #24
 800cf1c:	f04f 030a 	mov.w	r3, #10
 800cf20:	d91e      	bls.n	800cf60 <__gethex+0x120>
 800cf22:	b104      	cbz	r4, 800cf26 <__gethex+0xe6>
 800cf24:	4252      	negs	r2, r2
 800cf26:	4417      	add	r7, r2
 800cf28:	f8ca 1000 	str.w	r1, [sl]
 800cf2c:	b1ed      	cbz	r5, 800cf6a <__gethex+0x12a>
 800cf2e:	f1bb 0f00 	cmp.w	fp, #0
 800cf32:	bf0c      	ite	eq
 800cf34:	2506      	moveq	r5, #6
 800cf36:	2500      	movne	r5, #0
 800cf38:	4628      	mov	r0, r5
 800cf3a:	b005      	add	sp, #20
 800cf3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf40:	2500      	movs	r5, #0
 800cf42:	462c      	mov	r4, r5
 800cf44:	e7b0      	b.n	800cea8 <__gethex+0x68>
 800cf46:	2c00      	cmp	r4, #0
 800cf48:	d1c7      	bne.n	800ceda <__gethex+0x9a>
 800cf4a:	4627      	mov	r7, r4
 800cf4c:	e7c7      	b.n	800cede <__gethex+0x9e>
 800cf4e:	464e      	mov	r6, r9
 800cf50:	462f      	mov	r7, r5
 800cf52:	2501      	movs	r5, #1
 800cf54:	e7c3      	b.n	800cede <__gethex+0x9e>
 800cf56:	2400      	movs	r4, #0
 800cf58:	1cb1      	adds	r1, r6, #2
 800cf5a:	e7cc      	b.n	800cef6 <__gethex+0xb6>
 800cf5c:	2401      	movs	r4, #1
 800cf5e:	e7fb      	b.n	800cf58 <__gethex+0x118>
 800cf60:	fb03 0002 	mla	r0, r3, r2, r0
 800cf64:	e7ce      	b.n	800cf04 <__gethex+0xc4>
 800cf66:	4631      	mov	r1, r6
 800cf68:	e7de      	b.n	800cf28 <__gethex+0xe8>
 800cf6a:	eba6 0309 	sub.w	r3, r6, r9
 800cf6e:	3b01      	subs	r3, #1
 800cf70:	4629      	mov	r1, r5
 800cf72:	2b07      	cmp	r3, #7
 800cf74:	dc0a      	bgt.n	800cf8c <__gethex+0x14c>
 800cf76:	9801      	ldr	r0, [sp, #4]
 800cf78:	f000 fafc 	bl	800d574 <_Balloc>
 800cf7c:	4604      	mov	r4, r0
 800cf7e:	b940      	cbnz	r0, 800cf92 <__gethex+0x152>
 800cf80:	4b5c      	ldr	r3, [pc, #368]	@ (800d0f4 <__gethex+0x2b4>)
 800cf82:	4602      	mov	r2, r0
 800cf84:	21e4      	movs	r1, #228	@ 0xe4
 800cf86:	485c      	ldr	r0, [pc, #368]	@ (800d0f8 <__gethex+0x2b8>)
 800cf88:	f001 fa60 	bl	800e44c <__assert_func>
 800cf8c:	3101      	adds	r1, #1
 800cf8e:	105b      	asrs	r3, r3, #1
 800cf90:	e7ef      	b.n	800cf72 <__gethex+0x132>
 800cf92:	f100 0a14 	add.w	sl, r0, #20
 800cf96:	2300      	movs	r3, #0
 800cf98:	4655      	mov	r5, sl
 800cf9a:	469b      	mov	fp, r3
 800cf9c:	45b1      	cmp	r9, r6
 800cf9e:	d337      	bcc.n	800d010 <__gethex+0x1d0>
 800cfa0:	f845 bb04 	str.w	fp, [r5], #4
 800cfa4:	eba5 050a 	sub.w	r5, r5, sl
 800cfa8:	10ad      	asrs	r5, r5, #2
 800cfaa:	6125      	str	r5, [r4, #16]
 800cfac:	4658      	mov	r0, fp
 800cfae:	f000 fbd3 	bl	800d758 <__hi0bits>
 800cfb2:	016d      	lsls	r5, r5, #5
 800cfb4:	f8d8 6000 	ldr.w	r6, [r8]
 800cfb8:	1a2d      	subs	r5, r5, r0
 800cfba:	42b5      	cmp	r5, r6
 800cfbc:	dd54      	ble.n	800d068 <__gethex+0x228>
 800cfbe:	1bad      	subs	r5, r5, r6
 800cfc0:	4629      	mov	r1, r5
 800cfc2:	4620      	mov	r0, r4
 800cfc4:	f000 ff5c 	bl	800de80 <__any_on>
 800cfc8:	4681      	mov	r9, r0
 800cfca:	b178      	cbz	r0, 800cfec <__gethex+0x1ac>
 800cfcc:	1e6b      	subs	r3, r5, #1
 800cfce:	1159      	asrs	r1, r3, #5
 800cfd0:	f003 021f 	and.w	r2, r3, #31
 800cfd4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800cfd8:	f04f 0901 	mov.w	r9, #1
 800cfdc:	fa09 f202 	lsl.w	r2, r9, r2
 800cfe0:	420a      	tst	r2, r1
 800cfe2:	d003      	beq.n	800cfec <__gethex+0x1ac>
 800cfe4:	454b      	cmp	r3, r9
 800cfe6:	dc36      	bgt.n	800d056 <__gethex+0x216>
 800cfe8:	f04f 0902 	mov.w	r9, #2
 800cfec:	4629      	mov	r1, r5
 800cfee:	4620      	mov	r0, r4
 800cff0:	f7ff febe 	bl	800cd70 <rshift>
 800cff4:	442f      	add	r7, r5
 800cff6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cffa:	42bb      	cmp	r3, r7
 800cffc:	da42      	bge.n	800d084 <__gethex+0x244>
 800cffe:	9801      	ldr	r0, [sp, #4]
 800d000:	4621      	mov	r1, r4
 800d002:	f000 faf7 	bl	800d5f4 <_Bfree>
 800d006:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d008:	2300      	movs	r3, #0
 800d00a:	6013      	str	r3, [r2, #0]
 800d00c:	25a3      	movs	r5, #163	@ 0xa3
 800d00e:	e793      	b.n	800cf38 <__gethex+0xf8>
 800d010:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800d014:	2a2e      	cmp	r2, #46	@ 0x2e
 800d016:	d012      	beq.n	800d03e <__gethex+0x1fe>
 800d018:	2b20      	cmp	r3, #32
 800d01a:	d104      	bne.n	800d026 <__gethex+0x1e6>
 800d01c:	f845 bb04 	str.w	fp, [r5], #4
 800d020:	f04f 0b00 	mov.w	fp, #0
 800d024:	465b      	mov	r3, fp
 800d026:	7830      	ldrb	r0, [r6, #0]
 800d028:	9303      	str	r3, [sp, #12]
 800d02a:	f7ff fef3 	bl	800ce14 <__hexdig_fun>
 800d02e:	9b03      	ldr	r3, [sp, #12]
 800d030:	f000 000f 	and.w	r0, r0, #15
 800d034:	4098      	lsls	r0, r3
 800d036:	ea4b 0b00 	orr.w	fp, fp, r0
 800d03a:	3304      	adds	r3, #4
 800d03c:	e7ae      	b.n	800cf9c <__gethex+0x15c>
 800d03e:	45b1      	cmp	r9, r6
 800d040:	d8ea      	bhi.n	800d018 <__gethex+0x1d8>
 800d042:	492b      	ldr	r1, [pc, #172]	@ (800d0f0 <__gethex+0x2b0>)
 800d044:	9303      	str	r3, [sp, #12]
 800d046:	2201      	movs	r2, #1
 800d048:	4630      	mov	r0, r6
 800d04a:	f7fe ff78 	bl	800bf3e <strncmp>
 800d04e:	9b03      	ldr	r3, [sp, #12]
 800d050:	2800      	cmp	r0, #0
 800d052:	d1e1      	bne.n	800d018 <__gethex+0x1d8>
 800d054:	e7a2      	b.n	800cf9c <__gethex+0x15c>
 800d056:	1ea9      	subs	r1, r5, #2
 800d058:	4620      	mov	r0, r4
 800d05a:	f000 ff11 	bl	800de80 <__any_on>
 800d05e:	2800      	cmp	r0, #0
 800d060:	d0c2      	beq.n	800cfe8 <__gethex+0x1a8>
 800d062:	f04f 0903 	mov.w	r9, #3
 800d066:	e7c1      	b.n	800cfec <__gethex+0x1ac>
 800d068:	da09      	bge.n	800d07e <__gethex+0x23e>
 800d06a:	1b75      	subs	r5, r6, r5
 800d06c:	4621      	mov	r1, r4
 800d06e:	9801      	ldr	r0, [sp, #4]
 800d070:	462a      	mov	r2, r5
 800d072:	f000 fccf 	bl	800da14 <__lshift>
 800d076:	1b7f      	subs	r7, r7, r5
 800d078:	4604      	mov	r4, r0
 800d07a:	f100 0a14 	add.w	sl, r0, #20
 800d07e:	f04f 0900 	mov.w	r9, #0
 800d082:	e7b8      	b.n	800cff6 <__gethex+0x1b6>
 800d084:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800d088:	42bd      	cmp	r5, r7
 800d08a:	dd6f      	ble.n	800d16c <__gethex+0x32c>
 800d08c:	1bed      	subs	r5, r5, r7
 800d08e:	42ae      	cmp	r6, r5
 800d090:	dc34      	bgt.n	800d0fc <__gethex+0x2bc>
 800d092:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d096:	2b02      	cmp	r3, #2
 800d098:	d022      	beq.n	800d0e0 <__gethex+0x2a0>
 800d09a:	2b03      	cmp	r3, #3
 800d09c:	d024      	beq.n	800d0e8 <__gethex+0x2a8>
 800d09e:	2b01      	cmp	r3, #1
 800d0a0:	d115      	bne.n	800d0ce <__gethex+0x28e>
 800d0a2:	42ae      	cmp	r6, r5
 800d0a4:	d113      	bne.n	800d0ce <__gethex+0x28e>
 800d0a6:	2e01      	cmp	r6, #1
 800d0a8:	d10b      	bne.n	800d0c2 <__gethex+0x282>
 800d0aa:	9a02      	ldr	r2, [sp, #8]
 800d0ac:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d0b0:	6013      	str	r3, [r2, #0]
 800d0b2:	2301      	movs	r3, #1
 800d0b4:	6123      	str	r3, [r4, #16]
 800d0b6:	f8ca 3000 	str.w	r3, [sl]
 800d0ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d0bc:	2562      	movs	r5, #98	@ 0x62
 800d0be:	601c      	str	r4, [r3, #0]
 800d0c0:	e73a      	b.n	800cf38 <__gethex+0xf8>
 800d0c2:	1e71      	subs	r1, r6, #1
 800d0c4:	4620      	mov	r0, r4
 800d0c6:	f000 fedb 	bl	800de80 <__any_on>
 800d0ca:	2800      	cmp	r0, #0
 800d0cc:	d1ed      	bne.n	800d0aa <__gethex+0x26a>
 800d0ce:	9801      	ldr	r0, [sp, #4]
 800d0d0:	4621      	mov	r1, r4
 800d0d2:	f000 fa8f 	bl	800d5f4 <_Bfree>
 800d0d6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d0d8:	2300      	movs	r3, #0
 800d0da:	6013      	str	r3, [r2, #0]
 800d0dc:	2550      	movs	r5, #80	@ 0x50
 800d0de:	e72b      	b.n	800cf38 <__gethex+0xf8>
 800d0e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d1f3      	bne.n	800d0ce <__gethex+0x28e>
 800d0e6:	e7e0      	b.n	800d0aa <__gethex+0x26a>
 800d0e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d1dd      	bne.n	800d0aa <__gethex+0x26a>
 800d0ee:	e7ee      	b.n	800d0ce <__gethex+0x28e>
 800d0f0:	0800f324 	.word	0x0800f324
 800d0f4:	0800f3e3 	.word	0x0800f3e3
 800d0f8:	0800f3f4 	.word	0x0800f3f4
 800d0fc:	1e6f      	subs	r7, r5, #1
 800d0fe:	f1b9 0f00 	cmp.w	r9, #0
 800d102:	d130      	bne.n	800d166 <__gethex+0x326>
 800d104:	b127      	cbz	r7, 800d110 <__gethex+0x2d0>
 800d106:	4639      	mov	r1, r7
 800d108:	4620      	mov	r0, r4
 800d10a:	f000 feb9 	bl	800de80 <__any_on>
 800d10e:	4681      	mov	r9, r0
 800d110:	117a      	asrs	r2, r7, #5
 800d112:	2301      	movs	r3, #1
 800d114:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800d118:	f007 071f 	and.w	r7, r7, #31
 800d11c:	40bb      	lsls	r3, r7
 800d11e:	4213      	tst	r3, r2
 800d120:	4629      	mov	r1, r5
 800d122:	4620      	mov	r0, r4
 800d124:	bf18      	it	ne
 800d126:	f049 0902 	orrne.w	r9, r9, #2
 800d12a:	f7ff fe21 	bl	800cd70 <rshift>
 800d12e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800d132:	1b76      	subs	r6, r6, r5
 800d134:	2502      	movs	r5, #2
 800d136:	f1b9 0f00 	cmp.w	r9, #0
 800d13a:	d047      	beq.n	800d1cc <__gethex+0x38c>
 800d13c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d140:	2b02      	cmp	r3, #2
 800d142:	d015      	beq.n	800d170 <__gethex+0x330>
 800d144:	2b03      	cmp	r3, #3
 800d146:	d017      	beq.n	800d178 <__gethex+0x338>
 800d148:	2b01      	cmp	r3, #1
 800d14a:	d109      	bne.n	800d160 <__gethex+0x320>
 800d14c:	f019 0f02 	tst.w	r9, #2
 800d150:	d006      	beq.n	800d160 <__gethex+0x320>
 800d152:	f8da 3000 	ldr.w	r3, [sl]
 800d156:	ea49 0903 	orr.w	r9, r9, r3
 800d15a:	f019 0f01 	tst.w	r9, #1
 800d15e:	d10e      	bne.n	800d17e <__gethex+0x33e>
 800d160:	f045 0510 	orr.w	r5, r5, #16
 800d164:	e032      	b.n	800d1cc <__gethex+0x38c>
 800d166:	f04f 0901 	mov.w	r9, #1
 800d16a:	e7d1      	b.n	800d110 <__gethex+0x2d0>
 800d16c:	2501      	movs	r5, #1
 800d16e:	e7e2      	b.n	800d136 <__gethex+0x2f6>
 800d170:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d172:	f1c3 0301 	rsb	r3, r3, #1
 800d176:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d178:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	d0f0      	beq.n	800d160 <__gethex+0x320>
 800d17e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d182:	f104 0314 	add.w	r3, r4, #20
 800d186:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d18a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d18e:	f04f 0c00 	mov.w	ip, #0
 800d192:	4618      	mov	r0, r3
 800d194:	f853 2b04 	ldr.w	r2, [r3], #4
 800d198:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d19c:	d01b      	beq.n	800d1d6 <__gethex+0x396>
 800d19e:	3201      	adds	r2, #1
 800d1a0:	6002      	str	r2, [r0, #0]
 800d1a2:	2d02      	cmp	r5, #2
 800d1a4:	f104 0314 	add.w	r3, r4, #20
 800d1a8:	d13c      	bne.n	800d224 <__gethex+0x3e4>
 800d1aa:	f8d8 2000 	ldr.w	r2, [r8]
 800d1ae:	3a01      	subs	r2, #1
 800d1b0:	42b2      	cmp	r2, r6
 800d1b2:	d109      	bne.n	800d1c8 <__gethex+0x388>
 800d1b4:	1171      	asrs	r1, r6, #5
 800d1b6:	2201      	movs	r2, #1
 800d1b8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d1bc:	f006 061f 	and.w	r6, r6, #31
 800d1c0:	fa02 f606 	lsl.w	r6, r2, r6
 800d1c4:	421e      	tst	r6, r3
 800d1c6:	d13a      	bne.n	800d23e <__gethex+0x3fe>
 800d1c8:	f045 0520 	orr.w	r5, r5, #32
 800d1cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d1ce:	601c      	str	r4, [r3, #0]
 800d1d0:	9b02      	ldr	r3, [sp, #8]
 800d1d2:	601f      	str	r7, [r3, #0]
 800d1d4:	e6b0      	b.n	800cf38 <__gethex+0xf8>
 800d1d6:	4299      	cmp	r1, r3
 800d1d8:	f843 cc04 	str.w	ip, [r3, #-4]
 800d1dc:	d8d9      	bhi.n	800d192 <__gethex+0x352>
 800d1de:	68a3      	ldr	r3, [r4, #8]
 800d1e0:	459b      	cmp	fp, r3
 800d1e2:	db17      	blt.n	800d214 <__gethex+0x3d4>
 800d1e4:	6861      	ldr	r1, [r4, #4]
 800d1e6:	9801      	ldr	r0, [sp, #4]
 800d1e8:	3101      	adds	r1, #1
 800d1ea:	f000 f9c3 	bl	800d574 <_Balloc>
 800d1ee:	4681      	mov	r9, r0
 800d1f0:	b918      	cbnz	r0, 800d1fa <__gethex+0x3ba>
 800d1f2:	4b1a      	ldr	r3, [pc, #104]	@ (800d25c <__gethex+0x41c>)
 800d1f4:	4602      	mov	r2, r0
 800d1f6:	2184      	movs	r1, #132	@ 0x84
 800d1f8:	e6c5      	b.n	800cf86 <__gethex+0x146>
 800d1fa:	6922      	ldr	r2, [r4, #16]
 800d1fc:	3202      	adds	r2, #2
 800d1fe:	f104 010c 	add.w	r1, r4, #12
 800d202:	0092      	lsls	r2, r2, #2
 800d204:	300c      	adds	r0, #12
 800d206:	f7fe ff64 	bl	800c0d2 <memcpy>
 800d20a:	4621      	mov	r1, r4
 800d20c:	9801      	ldr	r0, [sp, #4]
 800d20e:	f000 f9f1 	bl	800d5f4 <_Bfree>
 800d212:	464c      	mov	r4, r9
 800d214:	6923      	ldr	r3, [r4, #16]
 800d216:	1c5a      	adds	r2, r3, #1
 800d218:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d21c:	6122      	str	r2, [r4, #16]
 800d21e:	2201      	movs	r2, #1
 800d220:	615a      	str	r2, [r3, #20]
 800d222:	e7be      	b.n	800d1a2 <__gethex+0x362>
 800d224:	6922      	ldr	r2, [r4, #16]
 800d226:	455a      	cmp	r2, fp
 800d228:	dd0b      	ble.n	800d242 <__gethex+0x402>
 800d22a:	2101      	movs	r1, #1
 800d22c:	4620      	mov	r0, r4
 800d22e:	f7ff fd9f 	bl	800cd70 <rshift>
 800d232:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d236:	3701      	adds	r7, #1
 800d238:	42bb      	cmp	r3, r7
 800d23a:	f6ff aee0 	blt.w	800cffe <__gethex+0x1be>
 800d23e:	2501      	movs	r5, #1
 800d240:	e7c2      	b.n	800d1c8 <__gethex+0x388>
 800d242:	f016 061f 	ands.w	r6, r6, #31
 800d246:	d0fa      	beq.n	800d23e <__gethex+0x3fe>
 800d248:	4453      	add	r3, sl
 800d24a:	f1c6 0620 	rsb	r6, r6, #32
 800d24e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d252:	f000 fa81 	bl	800d758 <__hi0bits>
 800d256:	42b0      	cmp	r0, r6
 800d258:	dbe7      	blt.n	800d22a <__gethex+0x3ea>
 800d25a:	e7f0      	b.n	800d23e <__gethex+0x3fe>
 800d25c:	0800f3e3 	.word	0x0800f3e3

0800d260 <L_shift>:
 800d260:	f1c2 0208 	rsb	r2, r2, #8
 800d264:	0092      	lsls	r2, r2, #2
 800d266:	b570      	push	{r4, r5, r6, lr}
 800d268:	f1c2 0620 	rsb	r6, r2, #32
 800d26c:	6843      	ldr	r3, [r0, #4]
 800d26e:	6804      	ldr	r4, [r0, #0]
 800d270:	fa03 f506 	lsl.w	r5, r3, r6
 800d274:	432c      	orrs	r4, r5
 800d276:	40d3      	lsrs	r3, r2
 800d278:	6004      	str	r4, [r0, #0]
 800d27a:	f840 3f04 	str.w	r3, [r0, #4]!
 800d27e:	4288      	cmp	r0, r1
 800d280:	d3f4      	bcc.n	800d26c <L_shift+0xc>
 800d282:	bd70      	pop	{r4, r5, r6, pc}

0800d284 <__match>:
 800d284:	b530      	push	{r4, r5, lr}
 800d286:	6803      	ldr	r3, [r0, #0]
 800d288:	3301      	adds	r3, #1
 800d28a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d28e:	b914      	cbnz	r4, 800d296 <__match+0x12>
 800d290:	6003      	str	r3, [r0, #0]
 800d292:	2001      	movs	r0, #1
 800d294:	bd30      	pop	{r4, r5, pc}
 800d296:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d29a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800d29e:	2d19      	cmp	r5, #25
 800d2a0:	bf98      	it	ls
 800d2a2:	3220      	addls	r2, #32
 800d2a4:	42a2      	cmp	r2, r4
 800d2a6:	d0f0      	beq.n	800d28a <__match+0x6>
 800d2a8:	2000      	movs	r0, #0
 800d2aa:	e7f3      	b.n	800d294 <__match+0x10>

0800d2ac <__hexnan>:
 800d2ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2b0:	680b      	ldr	r3, [r1, #0]
 800d2b2:	6801      	ldr	r1, [r0, #0]
 800d2b4:	115e      	asrs	r6, r3, #5
 800d2b6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d2ba:	f013 031f 	ands.w	r3, r3, #31
 800d2be:	b087      	sub	sp, #28
 800d2c0:	bf18      	it	ne
 800d2c2:	3604      	addne	r6, #4
 800d2c4:	2500      	movs	r5, #0
 800d2c6:	1f37      	subs	r7, r6, #4
 800d2c8:	4682      	mov	sl, r0
 800d2ca:	4690      	mov	r8, r2
 800d2cc:	9301      	str	r3, [sp, #4]
 800d2ce:	f846 5c04 	str.w	r5, [r6, #-4]
 800d2d2:	46b9      	mov	r9, r7
 800d2d4:	463c      	mov	r4, r7
 800d2d6:	9502      	str	r5, [sp, #8]
 800d2d8:	46ab      	mov	fp, r5
 800d2da:	784a      	ldrb	r2, [r1, #1]
 800d2dc:	1c4b      	adds	r3, r1, #1
 800d2de:	9303      	str	r3, [sp, #12]
 800d2e0:	b342      	cbz	r2, 800d334 <__hexnan+0x88>
 800d2e2:	4610      	mov	r0, r2
 800d2e4:	9105      	str	r1, [sp, #20]
 800d2e6:	9204      	str	r2, [sp, #16]
 800d2e8:	f7ff fd94 	bl	800ce14 <__hexdig_fun>
 800d2ec:	2800      	cmp	r0, #0
 800d2ee:	d151      	bne.n	800d394 <__hexnan+0xe8>
 800d2f0:	9a04      	ldr	r2, [sp, #16]
 800d2f2:	9905      	ldr	r1, [sp, #20]
 800d2f4:	2a20      	cmp	r2, #32
 800d2f6:	d818      	bhi.n	800d32a <__hexnan+0x7e>
 800d2f8:	9b02      	ldr	r3, [sp, #8]
 800d2fa:	459b      	cmp	fp, r3
 800d2fc:	dd13      	ble.n	800d326 <__hexnan+0x7a>
 800d2fe:	454c      	cmp	r4, r9
 800d300:	d206      	bcs.n	800d310 <__hexnan+0x64>
 800d302:	2d07      	cmp	r5, #7
 800d304:	dc04      	bgt.n	800d310 <__hexnan+0x64>
 800d306:	462a      	mov	r2, r5
 800d308:	4649      	mov	r1, r9
 800d30a:	4620      	mov	r0, r4
 800d30c:	f7ff ffa8 	bl	800d260 <L_shift>
 800d310:	4544      	cmp	r4, r8
 800d312:	d952      	bls.n	800d3ba <__hexnan+0x10e>
 800d314:	2300      	movs	r3, #0
 800d316:	f1a4 0904 	sub.w	r9, r4, #4
 800d31a:	f844 3c04 	str.w	r3, [r4, #-4]
 800d31e:	f8cd b008 	str.w	fp, [sp, #8]
 800d322:	464c      	mov	r4, r9
 800d324:	461d      	mov	r5, r3
 800d326:	9903      	ldr	r1, [sp, #12]
 800d328:	e7d7      	b.n	800d2da <__hexnan+0x2e>
 800d32a:	2a29      	cmp	r2, #41	@ 0x29
 800d32c:	d157      	bne.n	800d3de <__hexnan+0x132>
 800d32e:	3102      	adds	r1, #2
 800d330:	f8ca 1000 	str.w	r1, [sl]
 800d334:	f1bb 0f00 	cmp.w	fp, #0
 800d338:	d051      	beq.n	800d3de <__hexnan+0x132>
 800d33a:	454c      	cmp	r4, r9
 800d33c:	d206      	bcs.n	800d34c <__hexnan+0xa0>
 800d33e:	2d07      	cmp	r5, #7
 800d340:	dc04      	bgt.n	800d34c <__hexnan+0xa0>
 800d342:	462a      	mov	r2, r5
 800d344:	4649      	mov	r1, r9
 800d346:	4620      	mov	r0, r4
 800d348:	f7ff ff8a 	bl	800d260 <L_shift>
 800d34c:	4544      	cmp	r4, r8
 800d34e:	d936      	bls.n	800d3be <__hexnan+0x112>
 800d350:	f1a8 0204 	sub.w	r2, r8, #4
 800d354:	4623      	mov	r3, r4
 800d356:	f853 1b04 	ldr.w	r1, [r3], #4
 800d35a:	f842 1f04 	str.w	r1, [r2, #4]!
 800d35e:	429f      	cmp	r7, r3
 800d360:	d2f9      	bcs.n	800d356 <__hexnan+0xaa>
 800d362:	1b3b      	subs	r3, r7, r4
 800d364:	f023 0303 	bic.w	r3, r3, #3
 800d368:	3304      	adds	r3, #4
 800d36a:	3401      	adds	r4, #1
 800d36c:	3e03      	subs	r6, #3
 800d36e:	42b4      	cmp	r4, r6
 800d370:	bf88      	it	hi
 800d372:	2304      	movhi	r3, #4
 800d374:	4443      	add	r3, r8
 800d376:	2200      	movs	r2, #0
 800d378:	f843 2b04 	str.w	r2, [r3], #4
 800d37c:	429f      	cmp	r7, r3
 800d37e:	d2fb      	bcs.n	800d378 <__hexnan+0xcc>
 800d380:	683b      	ldr	r3, [r7, #0]
 800d382:	b91b      	cbnz	r3, 800d38c <__hexnan+0xe0>
 800d384:	4547      	cmp	r7, r8
 800d386:	d128      	bne.n	800d3da <__hexnan+0x12e>
 800d388:	2301      	movs	r3, #1
 800d38a:	603b      	str	r3, [r7, #0]
 800d38c:	2005      	movs	r0, #5
 800d38e:	b007      	add	sp, #28
 800d390:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d394:	3501      	adds	r5, #1
 800d396:	2d08      	cmp	r5, #8
 800d398:	f10b 0b01 	add.w	fp, fp, #1
 800d39c:	dd06      	ble.n	800d3ac <__hexnan+0x100>
 800d39e:	4544      	cmp	r4, r8
 800d3a0:	d9c1      	bls.n	800d326 <__hexnan+0x7a>
 800d3a2:	2300      	movs	r3, #0
 800d3a4:	f844 3c04 	str.w	r3, [r4, #-4]
 800d3a8:	2501      	movs	r5, #1
 800d3aa:	3c04      	subs	r4, #4
 800d3ac:	6822      	ldr	r2, [r4, #0]
 800d3ae:	f000 000f 	and.w	r0, r0, #15
 800d3b2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d3b6:	6020      	str	r0, [r4, #0]
 800d3b8:	e7b5      	b.n	800d326 <__hexnan+0x7a>
 800d3ba:	2508      	movs	r5, #8
 800d3bc:	e7b3      	b.n	800d326 <__hexnan+0x7a>
 800d3be:	9b01      	ldr	r3, [sp, #4]
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	d0dd      	beq.n	800d380 <__hexnan+0xd4>
 800d3c4:	f1c3 0320 	rsb	r3, r3, #32
 800d3c8:	f04f 32ff 	mov.w	r2, #4294967295
 800d3cc:	40da      	lsrs	r2, r3
 800d3ce:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d3d2:	4013      	ands	r3, r2
 800d3d4:	f846 3c04 	str.w	r3, [r6, #-4]
 800d3d8:	e7d2      	b.n	800d380 <__hexnan+0xd4>
 800d3da:	3f04      	subs	r7, #4
 800d3dc:	e7d0      	b.n	800d380 <__hexnan+0xd4>
 800d3de:	2004      	movs	r0, #4
 800d3e0:	e7d5      	b.n	800d38e <__hexnan+0xe2>
	...

0800d3e4 <malloc>:
 800d3e4:	4b02      	ldr	r3, [pc, #8]	@ (800d3f0 <malloc+0xc>)
 800d3e6:	4601      	mov	r1, r0
 800d3e8:	6818      	ldr	r0, [r3, #0]
 800d3ea:	f000 b825 	b.w	800d438 <_malloc_r>
 800d3ee:	bf00      	nop
 800d3f0:	240001c0 	.word	0x240001c0

0800d3f4 <sbrk_aligned>:
 800d3f4:	b570      	push	{r4, r5, r6, lr}
 800d3f6:	4e0f      	ldr	r6, [pc, #60]	@ (800d434 <sbrk_aligned+0x40>)
 800d3f8:	460c      	mov	r4, r1
 800d3fa:	6831      	ldr	r1, [r6, #0]
 800d3fc:	4605      	mov	r5, r0
 800d3fe:	b911      	cbnz	r1, 800d406 <sbrk_aligned+0x12>
 800d400:	f001 f814 	bl	800e42c <_sbrk_r>
 800d404:	6030      	str	r0, [r6, #0]
 800d406:	4621      	mov	r1, r4
 800d408:	4628      	mov	r0, r5
 800d40a:	f001 f80f 	bl	800e42c <_sbrk_r>
 800d40e:	1c43      	adds	r3, r0, #1
 800d410:	d103      	bne.n	800d41a <sbrk_aligned+0x26>
 800d412:	f04f 34ff 	mov.w	r4, #4294967295
 800d416:	4620      	mov	r0, r4
 800d418:	bd70      	pop	{r4, r5, r6, pc}
 800d41a:	1cc4      	adds	r4, r0, #3
 800d41c:	f024 0403 	bic.w	r4, r4, #3
 800d420:	42a0      	cmp	r0, r4
 800d422:	d0f8      	beq.n	800d416 <sbrk_aligned+0x22>
 800d424:	1a21      	subs	r1, r4, r0
 800d426:	4628      	mov	r0, r5
 800d428:	f001 f800 	bl	800e42c <_sbrk_r>
 800d42c:	3001      	adds	r0, #1
 800d42e:	d1f2      	bne.n	800d416 <sbrk_aligned+0x22>
 800d430:	e7ef      	b.n	800d412 <sbrk_aligned+0x1e>
 800d432:	bf00      	nop
 800d434:	24000730 	.word	0x24000730

0800d438 <_malloc_r>:
 800d438:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d43c:	1ccd      	adds	r5, r1, #3
 800d43e:	f025 0503 	bic.w	r5, r5, #3
 800d442:	3508      	adds	r5, #8
 800d444:	2d0c      	cmp	r5, #12
 800d446:	bf38      	it	cc
 800d448:	250c      	movcc	r5, #12
 800d44a:	2d00      	cmp	r5, #0
 800d44c:	4606      	mov	r6, r0
 800d44e:	db01      	blt.n	800d454 <_malloc_r+0x1c>
 800d450:	42a9      	cmp	r1, r5
 800d452:	d904      	bls.n	800d45e <_malloc_r+0x26>
 800d454:	230c      	movs	r3, #12
 800d456:	6033      	str	r3, [r6, #0]
 800d458:	2000      	movs	r0, #0
 800d45a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d45e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d534 <_malloc_r+0xfc>
 800d462:	f000 f87b 	bl	800d55c <__malloc_lock>
 800d466:	f8d8 3000 	ldr.w	r3, [r8]
 800d46a:	461c      	mov	r4, r3
 800d46c:	bb44      	cbnz	r4, 800d4c0 <_malloc_r+0x88>
 800d46e:	4629      	mov	r1, r5
 800d470:	4630      	mov	r0, r6
 800d472:	f7ff ffbf 	bl	800d3f4 <sbrk_aligned>
 800d476:	1c43      	adds	r3, r0, #1
 800d478:	4604      	mov	r4, r0
 800d47a:	d158      	bne.n	800d52e <_malloc_r+0xf6>
 800d47c:	f8d8 4000 	ldr.w	r4, [r8]
 800d480:	4627      	mov	r7, r4
 800d482:	2f00      	cmp	r7, #0
 800d484:	d143      	bne.n	800d50e <_malloc_r+0xd6>
 800d486:	2c00      	cmp	r4, #0
 800d488:	d04b      	beq.n	800d522 <_malloc_r+0xea>
 800d48a:	6823      	ldr	r3, [r4, #0]
 800d48c:	4639      	mov	r1, r7
 800d48e:	4630      	mov	r0, r6
 800d490:	eb04 0903 	add.w	r9, r4, r3
 800d494:	f000 ffca 	bl	800e42c <_sbrk_r>
 800d498:	4581      	cmp	r9, r0
 800d49a:	d142      	bne.n	800d522 <_malloc_r+0xea>
 800d49c:	6821      	ldr	r1, [r4, #0]
 800d49e:	1a6d      	subs	r5, r5, r1
 800d4a0:	4629      	mov	r1, r5
 800d4a2:	4630      	mov	r0, r6
 800d4a4:	f7ff ffa6 	bl	800d3f4 <sbrk_aligned>
 800d4a8:	3001      	adds	r0, #1
 800d4aa:	d03a      	beq.n	800d522 <_malloc_r+0xea>
 800d4ac:	6823      	ldr	r3, [r4, #0]
 800d4ae:	442b      	add	r3, r5
 800d4b0:	6023      	str	r3, [r4, #0]
 800d4b2:	f8d8 3000 	ldr.w	r3, [r8]
 800d4b6:	685a      	ldr	r2, [r3, #4]
 800d4b8:	bb62      	cbnz	r2, 800d514 <_malloc_r+0xdc>
 800d4ba:	f8c8 7000 	str.w	r7, [r8]
 800d4be:	e00f      	b.n	800d4e0 <_malloc_r+0xa8>
 800d4c0:	6822      	ldr	r2, [r4, #0]
 800d4c2:	1b52      	subs	r2, r2, r5
 800d4c4:	d420      	bmi.n	800d508 <_malloc_r+0xd0>
 800d4c6:	2a0b      	cmp	r2, #11
 800d4c8:	d917      	bls.n	800d4fa <_malloc_r+0xc2>
 800d4ca:	1961      	adds	r1, r4, r5
 800d4cc:	42a3      	cmp	r3, r4
 800d4ce:	6025      	str	r5, [r4, #0]
 800d4d0:	bf18      	it	ne
 800d4d2:	6059      	strne	r1, [r3, #4]
 800d4d4:	6863      	ldr	r3, [r4, #4]
 800d4d6:	bf08      	it	eq
 800d4d8:	f8c8 1000 	streq.w	r1, [r8]
 800d4dc:	5162      	str	r2, [r4, r5]
 800d4de:	604b      	str	r3, [r1, #4]
 800d4e0:	4630      	mov	r0, r6
 800d4e2:	f000 f841 	bl	800d568 <__malloc_unlock>
 800d4e6:	f104 000b 	add.w	r0, r4, #11
 800d4ea:	1d23      	adds	r3, r4, #4
 800d4ec:	f020 0007 	bic.w	r0, r0, #7
 800d4f0:	1ac2      	subs	r2, r0, r3
 800d4f2:	bf1c      	itt	ne
 800d4f4:	1a1b      	subne	r3, r3, r0
 800d4f6:	50a3      	strne	r3, [r4, r2]
 800d4f8:	e7af      	b.n	800d45a <_malloc_r+0x22>
 800d4fa:	6862      	ldr	r2, [r4, #4]
 800d4fc:	42a3      	cmp	r3, r4
 800d4fe:	bf0c      	ite	eq
 800d500:	f8c8 2000 	streq.w	r2, [r8]
 800d504:	605a      	strne	r2, [r3, #4]
 800d506:	e7eb      	b.n	800d4e0 <_malloc_r+0xa8>
 800d508:	4623      	mov	r3, r4
 800d50a:	6864      	ldr	r4, [r4, #4]
 800d50c:	e7ae      	b.n	800d46c <_malloc_r+0x34>
 800d50e:	463c      	mov	r4, r7
 800d510:	687f      	ldr	r7, [r7, #4]
 800d512:	e7b6      	b.n	800d482 <_malloc_r+0x4a>
 800d514:	461a      	mov	r2, r3
 800d516:	685b      	ldr	r3, [r3, #4]
 800d518:	42a3      	cmp	r3, r4
 800d51a:	d1fb      	bne.n	800d514 <_malloc_r+0xdc>
 800d51c:	2300      	movs	r3, #0
 800d51e:	6053      	str	r3, [r2, #4]
 800d520:	e7de      	b.n	800d4e0 <_malloc_r+0xa8>
 800d522:	230c      	movs	r3, #12
 800d524:	6033      	str	r3, [r6, #0]
 800d526:	4630      	mov	r0, r6
 800d528:	f000 f81e 	bl	800d568 <__malloc_unlock>
 800d52c:	e794      	b.n	800d458 <_malloc_r+0x20>
 800d52e:	6005      	str	r5, [r0, #0]
 800d530:	e7d6      	b.n	800d4e0 <_malloc_r+0xa8>
 800d532:	bf00      	nop
 800d534:	24000734 	.word	0x24000734

0800d538 <__ascii_mbtowc>:
 800d538:	b082      	sub	sp, #8
 800d53a:	b901      	cbnz	r1, 800d53e <__ascii_mbtowc+0x6>
 800d53c:	a901      	add	r1, sp, #4
 800d53e:	b142      	cbz	r2, 800d552 <__ascii_mbtowc+0x1a>
 800d540:	b14b      	cbz	r3, 800d556 <__ascii_mbtowc+0x1e>
 800d542:	7813      	ldrb	r3, [r2, #0]
 800d544:	600b      	str	r3, [r1, #0]
 800d546:	7812      	ldrb	r2, [r2, #0]
 800d548:	1e10      	subs	r0, r2, #0
 800d54a:	bf18      	it	ne
 800d54c:	2001      	movne	r0, #1
 800d54e:	b002      	add	sp, #8
 800d550:	4770      	bx	lr
 800d552:	4610      	mov	r0, r2
 800d554:	e7fb      	b.n	800d54e <__ascii_mbtowc+0x16>
 800d556:	f06f 0001 	mvn.w	r0, #1
 800d55a:	e7f8      	b.n	800d54e <__ascii_mbtowc+0x16>

0800d55c <__malloc_lock>:
 800d55c:	4801      	ldr	r0, [pc, #4]	@ (800d564 <__malloc_lock+0x8>)
 800d55e:	f7fe bdb6 	b.w	800c0ce <__retarget_lock_acquire_recursive>
 800d562:	bf00      	nop
 800d564:	2400072c 	.word	0x2400072c

0800d568 <__malloc_unlock>:
 800d568:	4801      	ldr	r0, [pc, #4]	@ (800d570 <__malloc_unlock+0x8>)
 800d56a:	f7fe bdb1 	b.w	800c0d0 <__retarget_lock_release_recursive>
 800d56e:	bf00      	nop
 800d570:	2400072c 	.word	0x2400072c

0800d574 <_Balloc>:
 800d574:	b570      	push	{r4, r5, r6, lr}
 800d576:	69c6      	ldr	r6, [r0, #28]
 800d578:	4604      	mov	r4, r0
 800d57a:	460d      	mov	r5, r1
 800d57c:	b976      	cbnz	r6, 800d59c <_Balloc+0x28>
 800d57e:	2010      	movs	r0, #16
 800d580:	f7ff ff30 	bl	800d3e4 <malloc>
 800d584:	4602      	mov	r2, r0
 800d586:	61e0      	str	r0, [r4, #28]
 800d588:	b920      	cbnz	r0, 800d594 <_Balloc+0x20>
 800d58a:	4b18      	ldr	r3, [pc, #96]	@ (800d5ec <_Balloc+0x78>)
 800d58c:	4818      	ldr	r0, [pc, #96]	@ (800d5f0 <_Balloc+0x7c>)
 800d58e:	216b      	movs	r1, #107	@ 0x6b
 800d590:	f000 ff5c 	bl	800e44c <__assert_func>
 800d594:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d598:	6006      	str	r6, [r0, #0]
 800d59a:	60c6      	str	r6, [r0, #12]
 800d59c:	69e6      	ldr	r6, [r4, #28]
 800d59e:	68f3      	ldr	r3, [r6, #12]
 800d5a0:	b183      	cbz	r3, 800d5c4 <_Balloc+0x50>
 800d5a2:	69e3      	ldr	r3, [r4, #28]
 800d5a4:	68db      	ldr	r3, [r3, #12]
 800d5a6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d5aa:	b9b8      	cbnz	r0, 800d5dc <_Balloc+0x68>
 800d5ac:	2101      	movs	r1, #1
 800d5ae:	fa01 f605 	lsl.w	r6, r1, r5
 800d5b2:	1d72      	adds	r2, r6, #5
 800d5b4:	0092      	lsls	r2, r2, #2
 800d5b6:	4620      	mov	r0, r4
 800d5b8:	f000 ff66 	bl	800e488 <_calloc_r>
 800d5bc:	b160      	cbz	r0, 800d5d8 <_Balloc+0x64>
 800d5be:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d5c2:	e00e      	b.n	800d5e2 <_Balloc+0x6e>
 800d5c4:	2221      	movs	r2, #33	@ 0x21
 800d5c6:	2104      	movs	r1, #4
 800d5c8:	4620      	mov	r0, r4
 800d5ca:	f000 ff5d 	bl	800e488 <_calloc_r>
 800d5ce:	69e3      	ldr	r3, [r4, #28]
 800d5d0:	60f0      	str	r0, [r6, #12]
 800d5d2:	68db      	ldr	r3, [r3, #12]
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d1e4      	bne.n	800d5a2 <_Balloc+0x2e>
 800d5d8:	2000      	movs	r0, #0
 800d5da:	bd70      	pop	{r4, r5, r6, pc}
 800d5dc:	6802      	ldr	r2, [r0, #0]
 800d5de:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d5e2:	2300      	movs	r3, #0
 800d5e4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d5e8:	e7f7      	b.n	800d5da <_Balloc+0x66>
 800d5ea:	bf00      	nop
 800d5ec:	0800f374 	.word	0x0800f374
 800d5f0:	0800f454 	.word	0x0800f454

0800d5f4 <_Bfree>:
 800d5f4:	b570      	push	{r4, r5, r6, lr}
 800d5f6:	69c6      	ldr	r6, [r0, #28]
 800d5f8:	4605      	mov	r5, r0
 800d5fa:	460c      	mov	r4, r1
 800d5fc:	b976      	cbnz	r6, 800d61c <_Bfree+0x28>
 800d5fe:	2010      	movs	r0, #16
 800d600:	f7ff fef0 	bl	800d3e4 <malloc>
 800d604:	4602      	mov	r2, r0
 800d606:	61e8      	str	r0, [r5, #28]
 800d608:	b920      	cbnz	r0, 800d614 <_Bfree+0x20>
 800d60a:	4b09      	ldr	r3, [pc, #36]	@ (800d630 <_Bfree+0x3c>)
 800d60c:	4809      	ldr	r0, [pc, #36]	@ (800d634 <_Bfree+0x40>)
 800d60e:	218f      	movs	r1, #143	@ 0x8f
 800d610:	f000 ff1c 	bl	800e44c <__assert_func>
 800d614:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d618:	6006      	str	r6, [r0, #0]
 800d61a:	60c6      	str	r6, [r0, #12]
 800d61c:	b13c      	cbz	r4, 800d62e <_Bfree+0x3a>
 800d61e:	69eb      	ldr	r3, [r5, #28]
 800d620:	6862      	ldr	r2, [r4, #4]
 800d622:	68db      	ldr	r3, [r3, #12]
 800d624:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d628:	6021      	str	r1, [r4, #0]
 800d62a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d62e:	bd70      	pop	{r4, r5, r6, pc}
 800d630:	0800f374 	.word	0x0800f374
 800d634:	0800f454 	.word	0x0800f454

0800d638 <__multadd>:
 800d638:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d63c:	690d      	ldr	r5, [r1, #16]
 800d63e:	4607      	mov	r7, r0
 800d640:	460c      	mov	r4, r1
 800d642:	461e      	mov	r6, r3
 800d644:	f101 0c14 	add.w	ip, r1, #20
 800d648:	2000      	movs	r0, #0
 800d64a:	f8dc 3000 	ldr.w	r3, [ip]
 800d64e:	b299      	uxth	r1, r3
 800d650:	fb02 6101 	mla	r1, r2, r1, r6
 800d654:	0c1e      	lsrs	r6, r3, #16
 800d656:	0c0b      	lsrs	r3, r1, #16
 800d658:	fb02 3306 	mla	r3, r2, r6, r3
 800d65c:	b289      	uxth	r1, r1
 800d65e:	3001      	adds	r0, #1
 800d660:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d664:	4285      	cmp	r5, r0
 800d666:	f84c 1b04 	str.w	r1, [ip], #4
 800d66a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d66e:	dcec      	bgt.n	800d64a <__multadd+0x12>
 800d670:	b30e      	cbz	r6, 800d6b6 <__multadd+0x7e>
 800d672:	68a3      	ldr	r3, [r4, #8]
 800d674:	42ab      	cmp	r3, r5
 800d676:	dc19      	bgt.n	800d6ac <__multadd+0x74>
 800d678:	6861      	ldr	r1, [r4, #4]
 800d67a:	4638      	mov	r0, r7
 800d67c:	3101      	adds	r1, #1
 800d67e:	f7ff ff79 	bl	800d574 <_Balloc>
 800d682:	4680      	mov	r8, r0
 800d684:	b928      	cbnz	r0, 800d692 <__multadd+0x5a>
 800d686:	4602      	mov	r2, r0
 800d688:	4b0c      	ldr	r3, [pc, #48]	@ (800d6bc <__multadd+0x84>)
 800d68a:	480d      	ldr	r0, [pc, #52]	@ (800d6c0 <__multadd+0x88>)
 800d68c:	21ba      	movs	r1, #186	@ 0xba
 800d68e:	f000 fedd 	bl	800e44c <__assert_func>
 800d692:	6922      	ldr	r2, [r4, #16]
 800d694:	3202      	adds	r2, #2
 800d696:	f104 010c 	add.w	r1, r4, #12
 800d69a:	0092      	lsls	r2, r2, #2
 800d69c:	300c      	adds	r0, #12
 800d69e:	f7fe fd18 	bl	800c0d2 <memcpy>
 800d6a2:	4621      	mov	r1, r4
 800d6a4:	4638      	mov	r0, r7
 800d6a6:	f7ff ffa5 	bl	800d5f4 <_Bfree>
 800d6aa:	4644      	mov	r4, r8
 800d6ac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d6b0:	3501      	adds	r5, #1
 800d6b2:	615e      	str	r6, [r3, #20]
 800d6b4:	6125      	str	r5, [r4, #16]
 800d6b6:	4620      	mov	r0, r4
 800d6b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d6bc:	0800f3e3 	.word	0x0800f3e3
 800d6c0:	0800f454 	.word	0x0800f454

0800d6c4 <__s2b>:
 800d6c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d6c8:	460c      	mov	r4, r1
 800d6ca:	4615      	mov	r5, r2
 800d6cc:	461f      	mov	r7, r3
 800d6ce:	2209      	movs	r2, #9
 800d6d0:	3308      	adds	r3, #8
 800d6d2:	4606      	mov	r6, r0
 800d6d4:	fb93 f3f2 	sdiv	r3, r3, r2
 800d6d8:	2100      	movs	r1, #0
 800d6da:	2201      	movs	r2, #1
 800d6dc:	429a      	cmp	r2, r3
 800d6de:	db09      	blt.n	800d6f4 <__s2b+0x30>
 800d6e0:	4630      	mov	r0, r6
 800d6e2:	f7ff ff47 	bl	800d574 <_Balloc>
 800d6e6:	b940      	cbnz	r0, 800d6fa <__s2b+0x36>
 800d6e8:	4602      	mov	r2, r0
 800d6ea:	4b19      	ldr	r3, [pc, #100]	@ (800d750 <__s2b+0x8c>)
 800d6ec:	4819      	ldr	r0, [pc, #100]	@ (800d754 <__s2b+0x90>)
 800d6ee:	21d3      	movs	r1, #211	@ 0xd3
 800d6f0:	f000 feac 	bl	800e44c <__assert_func>
 800d6f4:	0052      	lsls	r2, r2, #1
 800d6f6:	3101      	adds	r1, #1
 800d6f8:	e7f0      	b.n	800d6dc <__s2b+0x18>
 800d6fa:	9b08      	ldr	r3, [sp, #32]
 800d6fc:	6143      	str	r3, [r0, #20]
 800d6fe:	2d09      	cmp	r5, #9
 800d700:	f04f 0301 	mov.w	r3, #1
 800d704:	6103      	str	r3, [r0, #16]
 800d706:	dd16      	ble.n	800d736 <__s2b+0x72>
 800d708:	f104 0909 	add.w	r9, r4, #9
 800d70c:	46c8      	mov	r8, r9
 800d70e:	442c      	add	r4, r5
 800d710:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d714:	4601      	mov	r1, r0
 800d716:	3b30      	subs	r3, #48	@ 0x30
 800d718:	220a      	movs	r2, #10
 800d71a:	4630      	mov	r0, r6
 800d71c:	f7ff ff8c 	bl	800d638 <__multadd>
 800d720:	45a0      	cmp	r8, r4
 800d722:	d1f5      	bne.n	800d710 <__s2b+0x4c>
 800d724:	f1a5 0408 	sub.w	r4, r5, #8
 800d728:	444c      	add	r4, r9
 800d72a:	1b2d      	subs	r5, r5, r4
 800d72c:	1963      	adds	r3, r4, r5
 800d72e:	42bb      	cmp	r3, r7
 800d730:	db04      	blt.n	800d73c <__s2b+0x78>
 800d732:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d736:	340a      	adds	r4, #10
 800d738:	2509      	movs	r5, #9
 800d73a:	e7f6      	b.n	800d72a <__s2b+0x66>
 800d73c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d740:	4601      	mov	r1, r0
 800d742:	3b30      	subs	r3, #48	@ 0x30
 800d744:	220a      	movs	r2, #10
 800d746:	4630      	mov	r0, r6
 800d748:	f7ff ff76 	bl	800d638 <__multadd>
 800d74c:	e7ee      	b.n	800d72c <__s2b+0x68>
 800d74e:	bf00      	nop
 800d750:	0800f3e3 	.word	0x0800f3e3
 800d754:	0800f454 	.word	0x0800f454

0800d758 <__hi0bits>:
 800d758:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d75c:	4603      	mov	r3, r0
 800d75e:	bf36      	itet	cc
 800d760:	0403      	lslcc	r3, r0, #16
 800d762:	2000      	movcs	r0, #0
 800d764:	2010      	movcc	r0, #16
 800d766:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d76a:	bf3c      	itt	cc
 800d76c:	021b      	lslcc	r3, r3, #8
 800d76e:	3008      	addcc	r0, #8
 800d770:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d774:	bf3c      	itt	cc
 800d776:	011b      	lslcc	r3, r3, #4
 800d778:	3004      	addcc	r0, #4
 800d77a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d77e:	bf3c      	itt	cc
 800d780:	009b      	lslcc	r3, r3, #2
 800d782:	3002      	addcc	r0, #2
 800d784:	2b00      	cmp	r3, #0
 800d786:	db05      	blt.n	800d794 <__hi0bits+0x3c>
 800d788:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d78c:	f100 0001 	add.w	r0, r0, #1
 800d790:	bf08      	it	eq
 800d792:	2020      	moveq	r0, #32
 800d794:	4770      	bx	lr

0800d796 <__lo0bits>:
 800d796:	6803      	ldr	r3, [r0, #0]
 800d798:	4602      	mov	r2, r0
 800d79a:	f013 0007 	ands.w	r0, r3, #7
 800d79e:	d00b      	beq.n	800d7b8 <__lo0bits+0x22>
 800d7a0:	07d9      	lsls	r1, r3, #31
 800d7a2:	d421      	bmi.n	800d7e8 <__lo0bits+0x52>
 800d7a4:	0798      	lsls	r0, r3, #30
 800d7a6:	bf49      	itett	mi
 800d7a8:	085b      	lsrmi	r3, r3, #1
 800d7aa:	089b      	lsrpl	r3, r3, #2
 800d7ac:	2001      	movmi	r0, #1
 800d7ae:	6013      	strmi	r3, [r2, #0]
 800d7b0:	bf5c      	itt	pl
 800d7b2:	6013      	strpl	r3, [r2, #0]
 800d7b4:	2002      	movpl	r0, #2
 800d7b6:	4770      	bx	lr
 800d7b8:	b299      	uxth	r1, r3
 800d7ba:	b909      	cbnz	r1, 800d7c0 <__lo0bits+0x2a>
 800d7bc:	0c1b      	lsrs	r3, r3, #16
 800d7be:	2010      	movs	r0, #16
 800d7c0:	b2d9      	uxtb	r1, r3
 800d7c2:	b909      	cbnz	r1, 800d7c8 <__lo0bits+0x32>
 800d7c4:	3008      	adds	r0, #8
 800d7c6:	0a1b      	lsrs	r3, r3, #8
 800d7c8:	0719      	lsls	r1, r3, #28
 800d7ca:	bf04      	itt	eq
 800d7cc:	091b      	lsreq	r3, r3, #4
 800d7ce:	3004      	addeq	r0, #4
 800d7d0:	0799      	lsls	r1, r3, #30
 800d7d2:	bf04      	itt	eq
 800d7d4:	089b      	lsreq	r3, r3, #2
 800d7d6:	3002      	addeq	r0, #2
 800d7d8:	07d9      	lsls	r1, r3, #31
 800d7da:	d403      	bmi.n	800d7e4 <__lo0bits+0x4e>
 800d7dc:	085b      	lsrs	r3, r3, #1
 800d7de:	f100 0001 	add.w	r0, r0, #1
 800d7e2:	d003      	beq.n	800d7ec <__lo0bits+0x56>
 800d7e4:	6013      	str	r3, [r2, #0]
 800d7e6:	4770      	bx	lr
 800d7e8:	2000      	movs	r0, #0
 800d7ea:	4770      	bx	lr
 800d7ec:	2020      	movs	r0, #32
 800d7ee:	4770      	bx	lr

0800d7f0 <__i2b>:
 800d7f0:	b510      	push	{r4, lr}
 800d7f2:	460c      	mov	r4, r1
 800d7f4:	2101      	movs	r1, #1
 800d7f6:	f7ff febd 	bl	800d574 <_Balloc>
 800d7fa:	4602      	mov	r2, r0
 800d7fc:	b928      	cbnz	r0, 800d80a <__i2b+0x1a>
 800d7fe:	4b05      	ldr	r3, [pc, #20]	@ (800d814 <__i2b+0x24>)
 800d800:	4805      	ldr	r0, [pc, #20]	@ (800d818 <__i2b+0x28>)
 800d802:	f240 1145 	movw	r1, #325	@ 0x145
 800d806:	f000 fe21 	bl	800e44c <__assert_func>
 800d80a:	2301      	movs	r3, #1
 800d80c:	6144      	str	r4, [r0, #20]
 800d80e:	6103      	str	r3, [r0, #16]
 800d810:	bd10      	pop	{r4, pc}
 800d812:	bf00      	nop
 800d814:	0800f3e3 	.word	0x0800f3e3
 800d818:	0800f454 	.word	0x0800f454

0800d81c <__multiply>:
 800d81c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d820:	4617      	mov	r7, r2
 800d822:	690a      	ldr	r2, [r1, #16]
 800d824:	693b      	ldr	r3, [r7, #16]
 800d826:	429a      	cmp	r2, r3
 800d828:	bfa8      	it	ge
 800d82a:	463b      	movge	r3, r7
 800d82c:	4689      	mov	r9, r1
 800d82e:	bfa4      	itt	ge
 800d830:	460f      	movge	r7, r1
 800d832:	4699      	movge	r9, r3
 800d834:	693d      	ldr	r5, [r7, #16]
 800d836:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d83a:	68bb      	ldr	r3, [r7, #8]
 800d83c:	6879      	ldr	r1, [r7, #4]
 800d83e:	eb05 060a 	add.w	r6, r5, sl
 800d842:	42b3      	cmp	r3, r6
 800d844:	b085      	sub	sp, #20
 800d846:	bfb8      	it	lt
 800d848:	3101      	addlt	r1, #1
 800d84a:	f7ff fe93 	bl	800d574 <_Balloc>
 800d84e:	b930      	cbnz	r0, 800d85e <__multiply+0x42>
 800d850:	4602      	mov	r2, r0
 800d852:	4b41      	ldr	r3, [pc, #260]	@ (800d958 <__multiply+0x13c>)
 800d854:	4841      	ldr	r0, [pc, #260]	@ (800d95c <__multiply+0x140>)
 800d856:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d85a:	f000 fdf7 	bl	800e44c <__assert_func>
 800d85e:	f100 0414 	add.w	r4, r0, #20
 800d862:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d866:	4623      	mov	r3, r4
 800d868:	2200      	movs	r2, #0
 800d86a:	4573      	cmp	r3, lr
 800d86c:	d320      	bcc.n	800d8b0 <__multiply+0x94>
 800d86e:	f107 0814 	add.w	r8, r7, #20
 800d872:	f109 0114 	add.w	r1, r9, #20
 800d876:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d87a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d87e:	9302      	str	r3, [sp, #8]
 800d880:	1beb      	subs	r3, r5, r7
 800d882:	3b15      	subs	r3, #21
 800d884:	f023 0303 	bic.w	r3, r3, #3
 800d888:	3304      	adds	r3, #4
 800d88a:	3715      	adds	r7, #21
 800d88c:	42bd      	cmp	r5, r7
 800d88e:	bf38      	it	cc
 800d890:	2304      	movcc	r3, #4
 800d892:	9301      	str	r3, [sp, #4]
 800d894:	9b02      	ldr	r3, [sp, #8]
 800d896:	9103      	str	r1, [sp, #12]
 800d898:	428b      	cmp	r3, r1
 800d89a:	d80c      	bhi.n	800d8b6 <__multiply+0x9a>
 800d89c:	2e00      	cmp	r6, #0
 800d89e:	dd03      	ble.n	800d8a8 <__multiply+0x8c>
 800d8a0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d055      	beq.n	800d954 <__multiply+0x138>
 800d8a8:	6106      	str	r6, [r0, #16]
 800d8aa:	b005      	add	sp, #20
 800d8ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8b0:	f843 2b04 	str.w	r2, [r3], #4
 800d8b4:	e7d9      	b.n	800d86a <__multiply+0x4e>
 800d8b6:	f8b1 a000 	ldrh.w	sl, [r1]
 800d8ba:	f1ba 0f00 	cmp.w	sl, #0
 800d8be:	d01f      	beq.n	800d900 <__multiply+0xe4>
 800d8c0:	46c4      	mov	ip, r8
 800d8c2:	46a1      	mov	r9, r4
 800d8c4:	2700      	movs	r7, #0
 800d8c6:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d8ca:	f8d9 3000 	ldr.w	r3, [r9]
 800d8ce:	fa1f fb82 	uxth.w	fp, r2
 800d8d2:	b29b      	uxth	r3, r3
 800d8d4:	fb0a 330b 	mla	r3, sl, fp, r3
 800d8d8:	443b      	add	r3, r7
 800d8da:	f8d9 7000 	ldr.w	r7, [r9]
 800d8de:	0c12      	lsrs	r2, r2, #16
 800d8e0:	0c3f      	lsrs	r7, r7, #16
 800d8e2:	fb0a 7202 	mla	r2, sl, r2, r7
 800d8e6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d8ea:	b29b      	uxth	r3, r3
 800d8ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d8f0:	4565      	cmp	r5, ip
 800d8f2:	f849 3b04 	str.w	r3, [r9], #4
 800d8f6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d8fa:	d8e4      	bhi.n	800d8c6 <__multiply+0xaa>
 800d8fc:	9b01      	ldr	r3, [sp, #4]
 800d8fe:	50e7      	str	r7, [r4, r3]
 800d900:	9b03      	ldr	r3, [sp, #12]
 800d902:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d906:	3104      	adds	r1, #4
 800d908:	f1b9 0f00 	cmp.w	r9, #0
 800d90c:	d020      	beq.n	800d950 <__multiply+0x134>
 800d90e:	6823      	ldr	r3, [r4, #0]
 800d910:	4647      	mov	r7, r8
 800d912:	46a4      	mov	ip, r4
 800d914:	f04f 0a00 	mov.w	sl, #0
 800d918:	f8b7 b000 	ldrh.w	fp, [r7]
 800d91c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d920:	fb09 220b 	mla	r2, r9, fp, r2
 800d924:	4452      	add	r2, sl
 800d926:	b29b      	uxth	r3, r3
 800d928:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d92c:	f84c 3b04 	str.w	r3, [ip], #4
 800d930:	f857 3b04 	ldr.w	r3, [r7], #4
 800d934:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d938:	f8bc 3000 	ldrh.w	r3, [ip]
 800d93c:	fb09 330a 	mla	r3, r9, sl, r3
 800d940:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d944:	42bd      	cmp	r5, r7
 800d946:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d94a:	d8e5      	bhi.n	800d918 <__multiply+0xfc>
 800d94c:	9a01      	ldr	r2, [sp, #4]
 800d94e:	50a3      	str	r3, [r4, r2]
 800d950:	3404      	adds	r4, #4
 800d952:	e79f      	b.n	800d894 <__multiply+0x78>
 800d954:	3e01      	subs	r6, #1
 800d956:	e7a1      	b.n	800d89c <__multiply+0x80>
 800d958:	0800f3e3 	.word	0x0800f3e3
 800d95c:	0800f454 	.word	0x0800f454

0800d960 <__pow5mult>:
 800d960:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d964:	4615      	mov	r5, r2
 800d966:	f012 0203 	ands.w	r2, r2, #3
 800d96a:	4607      	mov	r7, r0
 800d96c:	460e      	mov	r6, r1
 800d96e:	d007      	beq.n	800d980 <__pow5mult+0x20>
 800d970:	4c25      	ldr	r4, [pc, #148]	@ (800da08 <__pow5mult+0xa8>)
 800d972:	3a01      	subs	r2, #1
 800d974:	2300      	movs	r3, #0
 800d976:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d97a:	f7ff fe5d 	bl	800d638 <__multadd>
 800d97e:	4606      	mov	r6, r0
 800d980:	10ad      	asrs	r5, r5, #2
 800d982:	d03d      	beq.n	800da00 <__pow5mult+0xa0>
 800d984:	69fc      	ldr	r4, [r7, #28]
 800d986:	b97c      	cbnz	r4, 800d9a8 <__pow5mult+0x48>
 800d988:	2010      	movs	r0, #16
 800d98a:	f7ff fd2b 	bl	800d3e4 <malloc>
 800d98e:	4602      	mov	r2, r0
 800d990:	61f8      	str	r0, [r7, #28]
 800d992:	b928      	cbnz	r0, 800d9a0 <__pow5mult+0x40>
 800d994:	4b1d      	ldr	r3, [pc, #116]	@ (800da0c <__pow5mult+0xac>)
 800d996:	481e      	ldr	r0, [pc, #120]	@ (800da10 <__pow5mult+0xb0>)
 800d998:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d99c:	f000 fd56 	bl	800e44c <__assert_func>
 800d9a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d9a4:	6004      	str	r4, [r0, #0]
 800d9a6:	60c4      	str	r4, [r0, #12]
 800d9a8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d9ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d9b0:	b94c      	cbnz	r4, 800d9c6 <__pow5mult+0x66>
 800d9b2:	f240 2171 	movw	r1, #625	@ 0x271
 800d9b6:	4638      	mov	r0, r7
 800d9b8:	f7ff ff1a 	bl	800d7f0 <__i2b>
 800d9bc:	2300      	movs	r3, #0
 800d9be:	f8c8 0008 	str.w	r0, [r8, #8]
 800d9c2:	4604      	mov	r4, r0
 800d9c4:	6003      	str	r3, [r0, #0]
 800d9c6:	f04f 0900 	mov.w	r9, #0
 800d9ca:	07eb      	lsls	r3, r5, #31
 800d9cc:	d50a      	bpl.n	800d9e4 <__pow5mult+0x84>
 800d9ce:	4631      	mov	r1, r6
 800d9d0:	4622      	mov	r2, r4
 800d9d2:	4638      	mov	r0, r7
 800d9d4:	f7ff ff22 	bl	800d81c <__multiply>
 800d9d8:	4631      	mov	r1, r6
 800d9da:	4680      	mov	r8, r0
 800d9dc:	4638      	mov	r0, r7
 800d9de:	f7ff fe09 	bl	800d5f4 <_Bfree>
 800d9e2:	4646      	mov	r6, r8
 800d9e4:	106d      	asrs	r5, r5, #1
 800d9e6:	d00b      	beq.n	800da00 <__pow5mult+0xa0>
 800d9e8:	6820      	ldr	r0, [r4, #0]
 800d9ea:	b938      	cbnz	r0, 800d9fc <__pow5mult+0x9c>
 800d9ec:	4622      	mov	r2, r4
 800d9ee:	4621      	mov	r1, r4
 800d9f0:	4638      	mov	r0, r7
 800d9f2:	f7ff ff13 	bl	800d81c <__multiply>
 800d9f6:	6020      	str	r0, [r4, #0]
 800d9f8:	f8c0 9000 	str.w	r9, [r0]
 800d9fc:	4604      	mov	r4, r0
 800d9fe:	e7e4      	b.n	800d9ca <__pow5mult+0x6a>
 800da00:	4630      	mov	r0, r6
 800da02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800da06:	bf00      	nop
 800da08:	0800f550 	.word	0x0800f550
 800da0c:	0800f374 	.word	0x0800f374
 800da10:	0800f454 	.word	0x0800f454

0800da14 <__lshift>:
 800da14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800da18:	460c      	mov	r4, r1
 800da1a:	6849      	ldr	r1, [r1, #4]
 800da1c:	6923      	ldr	r3, [r4, #16]
 800da1e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800da22:	68a3      	ldr	r3, [r4, #8]
 800da24:	4607      	mov	r7, r0
 800da26:	4691      	mov	r9, r2
 800da28:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800da2c:	f108 0601 	add.w	r6, r8, #1
 800da30:	42b3      	cmp	r3, r6
 800da32:	db0b      	blt.n	800da4c <__lshift+0x38>
 800da34:	4638      	mov	r0, r7
 800da36:	f7ff fd9d 	bl	800d574 <_Balloc>
 800da3a:	4605      	mov	r5, r0
 800da3c:	b948      	cbnz	r0, 800da52 <__lshift+0x3e>
 800da3e:	4602      	mov	r2, r0
 800da40:	4b28      	ldr	r3, [pc, #160]	@ (800dae4 <__lshift+0xd0>)
 800da42:	4829      	ldr	r0, [pc, #164]	@ (800dae8 <__lshift+0xd4>)
 800da44:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800da48:	f000 fd00 	bl	800e44c <__assert_func>
 800da4c:	3101      	adds	r1, #1
 800da4e:	005b      	lsls	r3, r3, #1
 800da50:	e7ee      	b.n	800da30 <__lshift+0x1c>
 800da52:	2300      	movs	r3, #0
 800da54:	f100 0114 	add.w	r1, r0, #20
 800da58:	f100 0210 	add.w	r2, r0, #16
 800da5c:	4618      	mov	r0, r3
 800da5e:	4553      	cmp	r3, sl
 800da60:	db33      	blt.n	800daca <__lshift+0xb6>
 800da62:	6920      	ldr	r0, [r4, #16]
 800da64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800da68:	f104 0314 	add.w	r3, r4, #20
 800da6c:	f019 091f 	ands.w	r9, r9, #31
 800da70:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800da74:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800da78:	d02b      	beq.n	800dad2 <__lshift+0xbe>
 800da7a:	f1c9 0e20 	rsb	lr, r9, #32
 800da7e:	468a      	mov	sl, r1
 800da80:	2200      	movs	r2, #0
 800da82:	6818      	ldr	r0, [r3, #0]
 800da84:	fa00 f009 	lsl.w	r0, r0, r9
 800da88:	4310      	orrs	r0, r2
 800da8a:	f84a 0b04 	str.w	r0, [sl], #4
 800da8e:	f853 2b04 	ldr.w	r2, [r3], #4
 800da92:	459c      	cmp	ip, r3
 800da94:	fa22 f20e 	lsr.w	r2, r2, lr
 800da98:	d8f3      	bhi.n	800da82 <__lshift+0x6e>
 800da9a:	ebac 0304 	sub.w	r3, ip, r4
 800da9e:	3b15      	subs	r3, #21
 800daa0:	f023 0303 	bic.w	r3, r3, #3
 800daa4:	3304      	adds	r3, #4
 800daa6:	f104 0015 	add.w	r0, r4, #21
 800daaa:	4560      	cmp	r0, ip
 800daac:	bf88      	it	hi
 800daae:	2304      	movhi	r3, #4
 800dab0:	50ca      	str	r2, [r1, r3]
 800dab2:	b10a      	cbz	r2, 800dab8 <__lshift+0xa4>
 800dab4:	f108 0602 	add.w	r6, r8, #2
 800dab8:	3e01      	subs	r6, #1
 800daba:	4638      	mov	r0, r7
 800dabc:	612e      	str	r6, [r5, #16]
 800dabe:	4621      	mov	r1, r4
 800dac0:	f7ff fd98 	bl	800d5f4 <_Bfree>
 800dac4:	4628      	mov	r0, r5
 800dac6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800daca:	f842 0f04 	str.w	r0, [r2, #4]!
 800dace:	3301      	adds	r3, #1
 800dad0:	e7c5      	b.n	800da5e <__lshift+0x4a>
 800dad2:	3904      	subs	r1, #4
 800dad4:	f853 2b04 	ldr.w	r2, [r3], #4
 800dad8:	f841 2f04 	str.w	r2, [r1, #4]!
 800dadc:	459c      	cmp	ip, r3
 800dade:	d8f9      	bhi.n	800dad4 <__lshift+0xc0>
 800dae0:	e7ea      	b.n	800dab8 <__lshift+0xa4>
 800dae2:	bf00      	nop
 800dae4:	0800f3e3 	.word	0x0800f3e3
 800dae8:	0800f454 	.word	0x0800f454

0800daec <__mcmp>:
 800daec:	690a      	ldr	r2, [r1, #16]
 800daee:	4603      	mov	r3, r0
 800daf0:	6900      	ldr	r0, [r0, #16]
 800daf2:	1a80      	subs	r0, r0, r2
 800daf4:	b530      	push	{r4, r5, lr}
 800daf6:	d10e      	bne.n	800db16 <__mcmp+0x2a>
 800daf8:	3314      	adds	r3, #20
 800dafa:	3114      	adds	r1, #20
 800dafc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800db00:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800db04:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800db08:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800db0c:	4295      	cmp	r5, r2
 800db0e:	d003      	beq.n	800db18 <__mcmp+0x2c>
 800db10:	d205      	bcs.n	800db1e <__mcmp+0x32>
 800db12:	f04f 30ff 	mov.w	r0, #4294967295
 800db16:	bd30      	pop	{r4, r5, pc}
 800db18:	42a3      	cmp	r3, r4
 800db1a:	d3f3      	bcc.n	800db04 <__mcmp+0x18>
 800db1c:	e7fb      	b.n	800db16 <__mcmp+0x2a>
 800db1e:	2001      	movs	r0, #1
 800db20:	e7f9      	b.n	800db16 <__mcmp+0x2a>
	...

0800db24 <__mdiff>:
 800db24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db28:	4689      	mov	r9, r1
 800db2a:	4606      	mov	r6, r0
 800db2c:	4611      	mov	r1, r2
 800db2e:	4648      	mov	r0, r9
 800db30:	4614      	mov	r4, r2
 800db32:	f7ff ffdb 	bl	800daec <__mcmp>
 800db36:	1e05      	subs	r5, r0, #0
 800db38:	d112      	bne.n	800db60 <__mdiff+0x3c>
 800db3a:	4629      	mov	r1, r5
 800db3c:	4630      	mov	r0, r6
 800db3e:	f7ff fd19 	bl	800d574 <_Balloc>
 800db42:	4602      	mov	r2, r0
 800db44:	b928      	cbnz	r0, 800db52 <__mdiff+0x2e>
 800db46:	4b3f      	ldr	r3, [pc, #252]	@ (800dc44 <__mdiff+0x120>)
 800db48:	f240 2137 	movw	r1, #567	@ 0x237
 800db4c:	483e      	ldr	r0, [pc, #248]	@ (800dc48 <__mdiff+0x124>)
 800db4e:	f000 fc7d 	bl	800e44c <__assert_func>
 800db52:	2301      	movs	r3, #1
 800db54:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800db58:	4610      	mov	r0, r2
 800db5a:	b003      	add	sp, #12
 800db5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db60:	bfbc      	itt	lt
 800db62:	464b      	movlt	r3, r9
 800db64:	46a1      	movlt	r9, r4
 800db66:	4630      	mov	r0, r6
 800db68:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800db6c:	bfba      	itte	lt
 800db6e:	461c      	movlt	r4, r3
 800db70:	2501      	movlt	r5, #1
 800db72:	2500      	movge	r5, #0
 800db74:	f7ff fcfe 	bl	800d574 <_Balloc>
 800db78:	4602      	mov	r2, r0
 800db7a:	b918      	cbnz	r0, 800db84 <__mdiff+0x60>
 800db7c:	4b31      	ldr	r3, [pc, #196]	@ (800dc44 <__mdiff+0x120>)
 800db7e:	f240 2145 	movw	r1, #581	@ 0x245
 800db82:	e7e3      	b.n	800db4c <__mdiff+0x28>
 800db84:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800db88:	6926      	ldr	r6, [r4, #16]
 800db8a:	60c5      	str	r5, [r0, #12]
 800db8c:	f109 0310 	add.w	r3, r9, #16
 800db90:	f109 0514 	add.w	r5, r9, #20
 800db94:	f104 0e14 	add.w	lr, r4, #20
 800db98:	f100 0b14 	add.w	fp, r0, #20
 800db9c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800dba0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800dba4:	9301      	str	r3, [sp, #4]
 800dba6:	46d9      	mov	r9, fp
 800dba8:	f04f 0c00 	mov.w	ip, #0
 800dbac:	9b01      	ldr	r3, [sp, #4]
 800dbae:	f85e 0b04 	ldr.w	r0, [lr], #4
 800dbb2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800dbb6:	9301      	str	r3, [sp, #4]
 800dbb8:	fa1f f38a 	uxth.w	r3, sl
 800dbbc:	4619      	mov	r1, r3
 800dbbe:	b283      	uxth	r3, r0
 800dbc0:	1acb      	subs	r3, r1, r3
 800dbc2:	0c00      	lsrs	r0, r0, #16
 800dbc4:	4463      	add	r3, ip
 800dbc6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800dbca:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800dbce:	b29b      	uxth	r3, r3
 800dbd0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800dbd4:	4576      	cmp	r6, lr
 800dbd6:	f849 3b04 	str.w	r3, [r9], #4
 800dbda:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dbde:	d8e5      	bhi.n	800dbac <__mdiff+0x88>
 800dbe0:	1b33      	subs	r3, r6, r4
 800dbe2:	3b15      	subs	r3, #21
 800dbe4:	f023 0303 	bic.w	r3, r3, #3
 800dbe8:	3415      	adds	r4, #21
 800dbea:	3304      	adds	r3, #4
 800dbec:	42a6      	cmp	r6, r4
 800dbee:	bf38      	it	cc
 800dbf0:	2304      	movcc	r3, #4
 800dbf2:	441d      	add	r5, r3
 800dbf4:	445b      	add	r3, fp
 800dbf6:	461e      	mov	r6, r3
 800dbf8:	462c      	mov	r4, r5
 800dbfa:	4544      	cmp	r4, r8
 800dbfc:	d30e      	bcc.n	800dc1c <__mdiff+0xf8>
 800dbfe:	f108 0103 	add.w	r1, r8, #3
 800dc02:	1b49      	subs	r1, r1, r5
 800dc04:	f021 0103 	bic.w	r1, r1, #3
 800dc08:	3d03      	subs	r5, #3
 800dc0a:	45a8      	cmp	r8, r5
 800dc0c:	bf38      	it	cc
 800dc0e:	2100      	movcc	r1, #0
 800dc10:	440b      	add	r3, r1
 800dc12:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dc16:	b191      	cbz	r1, 800dc3e <__mdiff+0x11a>
 800dc18:	6117      	str	r7, [r2, #16]
 800dc1a:	e79d      	b.n	800db58 <__mdiff+0x34>
 800dc1c:	f854 1b04 	ldr.w	r1, [r4], #4
 800dc20:	46e6      	mov	lr, ip
 800dc22:	0c08      	lsrs	r0, r1, #16
 800dc24:	fa1c fc81 	uxtah	ip, ip, r1
 800dc28:	4471      	add	r1, lr
 800dc2a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800dc2e:	b289      	uxth	r1, r1
 800dc30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800dc34:	f846 1b04 	str.w	r1, [r6], #4
 800dc38:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dc3c:	e7dd      	b.n	800dbfa <__mdiff+0xd6>
 800dc3e:	3f01      	subs	r7, #1
 800dc40:	e7e7      	b.n	800dc12 <__mdiff+0xee>
 800dc42:	bf00      	nop
 800dc44:	0800f3e3 	.word	0x0800f3e3
 800dc48:	0800f454 	.word	0x0800f454

0800dc4c <__ulp>:
 800dc4c:	b082      	sub	sp, #8
 800dc4e:	ed8d 0b00 	vstr	d0, [sp]
 800dc52:	9a01      	ldr	r2, [sp, #4]
 800dc54:	4b0f      	ldr	r3, [pc, #60]	@ (800dc94 <__ulp+0x48>)
 800dc56:	4013      	ands	r3, r2
 800dc58:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	dc08      	bgt.n	800dc72 <__ulp+0x26>
 800dc60:	425b      	negs	r3, r3
 800dc62:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800dc66:	ea4f 5223 	mov.w	r2, r3, asr #20
 800dc6a:	da04      	bge.n	800dc76 <__ulp+0x2a>
 800dc6c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800dc70:	4113      	asrs	r3, r2
 800dc72:	2200      	movs	r2, #0
 800dc74:	e008      	b.n	800dc88 <__ulp+0x3c>
 800dc76:	f1a2 0314 	sub.w	r3, r2, #20
 800dc7a:	2b1e      	cmp	r3, #30
 800dc7c:	bfda      	itte	le
 800dc7e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800dc82:	40da      	lsrle	r2, r3
 800dc84:	2201      	movgt	r2, #1
 800dc86:	2300      	movs	r3, #0
 800dc88:	4619      	mov	r1, r3
 800dc8a:	4610      	mov	r0, r2
 800dc8c:	ec41 0b10 	vmov	d0, r0, r1
 800dc90:	b002      	add	sp, #8
 800dc92:	4770      	bx	lr
 800dc94:	7ff00000 	.word	0x7ff00000

0800dc98 <__b2d>:
 800dc98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc9c:	6906      	ldr	r6, [r0, #16]
 800dc9e:	f100 0814 	add.w	r8, r0, #20
 800dca2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800dca6:	1f37      	subs	r7, r6, #4
 800dca8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800dcac:	4610      	mov	r0, r2
 800dcae:	f7ff fd53 	bl	800d758 <__hi0bits>
 800dcb2:	f1c0 0320 	rsb	r3, r0, #32
 800dcb6:	280a      	cmp	r0, #10
 800dcb8:	600b      	str	r3, [r1, #0]
 800dcba:	491b      	ldr	r1, [pc, #108]	@ (800dd28 <__b2d+0x90>)
 800dcbc:	dc15      	bgt.n	800dcea <__b2d+0x52>
 800dcbe:	f1c0 0c0b 	rsb	ip, r0, #11
 800dcc2:	fa22 f30c 	lsr.w	r3, r2, ip
 800dcc6:	45b8      	cmp	r8, r7
 800dcc8:	ea43 0501 	orr.w	r5, r3, r1
 800dccc:	bf34      	ite	cc
 800dcce:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800dcd2:	2300      	movcs	r3, #0
 800dcd4:	3015      	adds	r0, #21
 800dcd6:	fa02 f000 	lsl.w	r0, r2, r0
 800dcda:	fa23 f30c 	lsr.w	r3, r3, ip
 800dcde:	4303      	orrs	r3, r0
 800dce0:	461c      	mov	r4, r3
 800dce2:	ec45 4b10 	vmov	d0, r4, r5
 800dce6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dcea:	45b8      	cmp	r8, r7
 800dcec:	bf3a      	itte	cc
 800dcee:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800dcf2:	f1a6 0708 	subcc.w	r7, r6, #8
 800dcf6:	2300      	movcs	r3, #0
 800dcf8:	380b      	subs	r0, #11
 800dcfa:	d012      	beq.n	800dd22 <__b2d+0x8a>
 800dcfc:	f1c0 0120 	rsb	r1, r0, #32
 800dd00:	fa23 f401 	lsr.w	r4, r3, r1
 800dd04:	4082      	lsls	r2, r0
 800dd06:	4322      	orrs	r2, r4
 800dd08:	4547      	cmp	r7, r8
 800dd0a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800dd0e:	bf8c      	ite	hi
 800dd10:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800dd14:	2200      	movls	r2, #0
 800dd16:	4083      	lsls	r3, r0
 800dd18:	40ca      	lsrs	r2, r1
 800dd1a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800dd1e:	4313      	orrs	r3, r2
 800dd20:	e7de      	b.n	800dce0 <__b2d+0x48>
 800dd22:	ea42 0501 	orr.w	r5, r2, r1
 800dd26:	e7db      	b.n	800dce0 <__b2d+0x48>
 800dd28:	3ff00000 	.word	0x3ff00000

0800dd2c <__d2b>:
 800dd2c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dd30:	460f      	mov	r7, r1
 800dd32:	2101      	movs	r1, #1
 800dd34:	ec59 8b10 	vmov	r8, r9, d0
 800dd38:	4616      	mov	r6, r2
 800dd3a:	f7ff fc1b 	bl	800d574 <_Balloc>
 800dd3e:	4604      	mov	r4, r0
 800dd40:	b930      	cbnz	r0, 800dd50 <__d2b+0x24>
 800dd42:	4602      	mov	r2, r0
 800dd44:	4b23      	ldr	r3, [pc, #140]	@ (800ddd4 <__d2b+0xa8>)
 800dd46:	4824      	ldr	r0, [pc, #144]	@ (800ddd8 <__d2b+0xac>)
 800dd48:	f240 310f 	movw	r1, #783	@ 0x30f
 800dd4c:	f000 fb7e 	bl	800e44c <__assert_func>
 800dd50:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800dd54:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800dd58:	b10d      	cbz	r5, 800dd5e <__d2b+0x32>
 800dd5a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dd5e:	9301      	str	r3, [sp, #4]
 800dd60:	f1b8 0300 	subs.w	r3, r8, #0
 800dd64:	d023      	beq.n	800ddae <__d2b+0x82>
 800dd66:	4668      	mov	r0, sp
 800dd68:	9300      	str	r3, [sp, #0]
 800dd6a:	f7ff fd14 	bl	800d796 <__lo0bits>
 800dd6e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dd72:	b1d0      	cbz	r0, 800ddaa <__d2b+0x7e>
 800dd74:	f1c0 0320 	rsb	r3, r0, #32
 800dd78:	fa02 f303 	lsl.w	r3, r2, r3
 800dd7c:	430b      	orrs	r3, r1
 800dd7e:	40c2      	lsrs	r2, r0
 800dd80:	6163      	str	r3, [r4, #20]
 800dd82:	9201      	str	r2, [sp, #4]
 800dd84:	9b01      	ldr	r3, [sp, #4]
 800dd86:	61a3      	str	r3, [r4, #24]
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	bf0c      	ite	eq
 800dd8c:	2201      	moveq	r2, #1
 800dd8e:	2202      	movne	r2, #2
 800dd90:	6122      	str	r2, [r4, #16]
 800dd92:	b1a5      	cbz	r5, 800ddbe <__d2b+0x92>
 800dd94:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800dd98:	4405      	add	r5, r0
 800dd9a:	603d      	str	r5, [r7, #0]
 800dd9c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800dda0:	6030      	str	r0, [r6, #0]
 800dda2:	4620      	mov	r0, r4
 800dda4:	b003      	add	sp, #12
 800dda6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ddaa:	6161      	str	r1, [r4, #20]
 800ddac:	e7ea      	b.n	800dd84 <__d2b+0x58>
 800ddae:	a801      	add	r0, sp, #4
 800ddb0:	f7ff fcf1 	bl	800d796 <__lo0bits>
 800ddb4:	9b01      	ldr	r3, [sp, #4]
 800ddb6:	6163      	str	r3, [r4, #20]
 800ddb8:	3020      	adds	r0, #32
 800ddba:	2201      	movs	r2, #1
 800ddbc:	e7e8      	b.n	800dd90 <__d2b+0x64>
 800ddbe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ddc2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ddc6:	6038      	str	r0, [r7, #0]
 800ddc8:	6918      	ldr	r0, [r3, #16]
 800ddca:	f7ff fcc5 	bl	800d758 <__hi0bits>
 800ddce:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ddd2:	e7e5      	b.n	800dda0 <__d2b+0x74>
 800ddd4:	0800f3e3 	.word	0x0800f3e3
 800ddd8:	0800f454 	.word	0x0800f454

0800dddc <__ratio>:
 800dddc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dde0:	4688      	mov	r8, r1
 800dde2:	4669      	mov	r1, sp
 800dde4:	4681      	mov	r9, r0
 800dde6:	f7ff ff57 	bl	800dc98 <__b2d>
 800ddea:	a901      	add	r1, sp, #4
 800ddec:	4640      	mov	r0, r8
 800ddee:	ec55 4b10 	vmov	r4, r5, d0
 800ddf2:	f7ff ff51 	bl	800dc98 <__b2d>
 800ddf6:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800ddfa:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800ddfe:	1ad2      	subs	r2, r2, r3
 800de00:	e9dd 3100 	ldrd	r3, r1, [sp]
 800de04:	1a5b      	subs	r3, r3, r1
 800de06:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800de0a:	ec57 6b10 	vmov	r6, r7, d0
 800de0e:	2b00      	cmp	r3, #0
 800de10:	bfd6      	itet	le
 800de12:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800de16:	462a      	movgt	r2, r5
 800de18:	463a      	movle	r2, r7
 800de1a:	46ab      	mov	fp, r5
 800de1c:	46a2      	mov	sl, r4
 800de1e:	bfce      	itee	gt
 800de20:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800de24:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800de28:	ee00 3a90 	vmovle	s1, r3
 800de2c:	ec4b ab17 	vmov	d7, sl, fp
 800de30:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800de34:	b003      	add	sp, #12
 800de36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800de3a <__copybits>:
 800de3a:	3901      	subs	r1, #1
 800de3c:	b570      	push	{r4, r5, r6, lr}
 800de3e:	1149      	asrs	r1, r1, #5
 800de40:	6914      	ldr	r4, [r2, #16]
 800de42:	3101      	adds	r1, #1
 800de44:	f102 0314 	add.w	r3, r2, #20
 800de48:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800de4c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800de50:	1f05      	subs	r5, r0, #4
 800de52:	42a3      	cmp	r3, r4
 800de54:	d30c      	bcc.n	800de70 <__copybits+0x36>
 800de56:	1aa3      	subs	r3, r4, r2
 800de58:	3b11      	subs	r3, #17
 800de5a:	f023 0303 	bic.w	r3, r3, #3
 800de5e:	3211      	adds	r2, #17
 800de60:	42a2      	cmp	r2, r4
 800de62:	bf88      	it	hi
 800de64:	2300      	movhi	r3, #0
 800de66:	4418      	add	r0, r3
 800de68:	2300      	movs	r3, #0
 800de6a:	4288      	cmp	r0, r1
 800de6c:	d305      	bcc.n	800de7a <__copybits+0x40>
 800de6e:	bd70      	pop	{r4, r5, r6, pc}
 800de70:	f853 6b04 	ldr.w	r6, [r3], #4
 800de74:	f845 6f04 	str.w	r6, [r5, #4]!
 800de78:	e7eb      	b.n	800de52 <__copybits+0x18>
 800de7a:	f840 3b04 	str.w	r3, [r0], #4
 800de7e:	e7f4      	b.n	800de6a <__copybits+0x30>

0800de80 <__any_on>:
 800de80:	f100 0214 	add.w	r2, r0, #20
 800de84:	6900      	ldr	r0, [r0, #16]
 800de86:	114b      	asrs	r3, r1, #5
 800de88:	4298      	cmp	r0, r3
 800de8a:	b510      	push	{r4, lr}
 800de8c:	db11      	blt.n	800deb2 <__any_on+0x32>
 800de8e:	dd0a      	ble.n	800dea6 <__any_on+0x26>
 800de90:	f011 011f 	ands.w	r1, r1, #31
 800de94:	d007      	beq.n	800dea6 <__any_on+0x26>
 800de96:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800de9a:	fa24 f001 	lsr.w	r0, r4, r1
 800de9e:	fa00 f101 	lsl.w	r1, r0, r1
 800dea2:	428c      	cmp	r4, r1
 800dea4:	d10b      	bne.n	800debe <__any_on+0x3e>
 800dea6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800deaa:	4293      	cmp	r3, r2
 800deac:	d803      	bhi.n	800deb6 <__any_on+0x36>
 800deae:	2000      	movs	r0, #0
 800deb0:	bd10      	pop	{r4, pc}
 800deb2:	4603      	mov	r3, r0
 800deb4:	e7f7      	b.n	800dea6 <__any_on+0x26>
 800deb6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800deba:	2900      	cmp	r1, #0
 800debc:	d0f5      	beq.n	800deaa <__any_on+0x2a>
 800debe:	2001      	movs	r0, #1
 800dec0:	e7f6      	b.n	800deb0 <__any_on+0x30>
	...

0800dec4 <_strtol_l.isra.0>:
 800dec4:	2b24      	cmp	r3, #36	@ 0x24
 800dec6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800deca:	4686      	mov	lr, r0
 800decc:	4690      	mov	r8, r2
 800dece:	d801      	bhi.n	800ded4 <_strtol_l.isra.0+0x10>
 800ded0:	2b01      	cmp	r3, #1
 800ded2:	d106      	bne.n	800dee2 <_strtol_l.isra.0+0x1e>
 800ded4:	f7fe f8d0 	bl	800c078 <__errno>
 800ded8:	2316      	movs	r3, #22
 800deda:	6003      	str	r3, [r0, #0]
 800dedc:	2000      	movs	r0, #0
 800dede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dee2:	4834      	ldr	r0, [pc, #208]	@ (800dfb4 <_strtol_l.isra.0+0xf0>)
 800dee4:	460d      	mov	r5, r1
 800dee6:	462a      	mov	r2, r5
 800dee8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800deec:	5d06      	ldrb	r6, [r0, r4]
 800deee:	f016 0608 	ands.w	r6, r6, #8
 800def2:	d1f8      	bne.n	800dee6 <_strtol_l.isra.0+0x22>
 800def4:	2c2d      	cmp	r4, #45	@ 0x2d
 800def6:	d110      	bne.n	800df1a <_strtol_l.isra.0+0x56>
 800def8:	782c      	ldrb	r4, [r5, #0]
 800defa:	2601      	movs	r6, #1
 800defc:	1c95      	adds	r5, r2, #2
 800defe:	f033 0210 	bics.w	r2, r3, #16
 800df02:	d115      	bne.n	800df30 <_strtol_l.isra.0+0x6c>
 800df04:	2c30      	cmp	r4, #48	@ 0x30
 800df06:	d10d      	bne.n	800df24 <_strtol_l.isra.0+0x60>
 800df08:	782a      	ldrb	r2, [r5, #0]
 800df0a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800df0e:	2a58      	cmp	r2, #88	@ 0x58
 800df10:	d108      	bne.n	800df24 <_strtol_l.isra.0+0x60>
 800df12:	786c      	ldrb	r4, [r5, #1]
 800df14:	3502      	adds	r5, #2
 800df16:	2310      	movs	r3, #16
 800df18:	e00a      	b.n	800df30 <_strtol_l.isra.0+0x6c>
 800df1a:	2c2b      	cmp	r4, #43	@ 0x2b
 800df1c:	bf04      	itt	eq
 800df1e:	782c      	ldrbeq	r4, [r5, #0]
 800df20:	1c95      	addeq	r5, r2, #2
 800df22:	e7ec      	b.n	800defe <_strtol_l.isra.0+0x3a>
 800df24:	2b00      	cmp	r3, #0
 800df26:	d1f6      	bne.n	800df16 <_strtol_l.isra.0+0x52>
 800df28:	2c30      	cmp	r4, #48	@ 0x30
 800df2a:	bf14      	ite	ne
 800df2c:	230a      	movne	r3, #10
 800df2e:	2308      	moveq	r3, #8
 800df30:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800df34:	f10c 3cff 	add.w	ip, ip, #4294967295
 800df38:	2200      	movs	r2, #0
 800df3a:	fbbc f9f3 	udiv	r9, ip, r3
 800df3e:	4610      	mov	r0, r2
 800df40:	fb03 ca19 	mls	sl, r3, r9, ip
 800df44:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800df48:	2f09      	cmp	r7, #9
 800df4a:	d80f      	bhi.n	800df6c <_strtol_l.isra.0+0xa8>
 800df4c:	463c      	mov	r4, r7
 800df4e:	42a3      	cmp	r3, r4
 800df50:	dd1b      	ble.n	800df8a <_strtol_l.isra.0+0xc6>
 800df52:	1c57      	adds	r7, r2, #1
 800df54:	d007      	beq.n	800df66 <_strtol_l.isra.0+0xa2>
 800df56:	4581      	cmp	r9, r0
 800df58:	d314      	bcc.n	800df84 <_strtol_l.isra.0+0xc0>
 800df5a:	d101      	bne.n	800df60 <_strtol_l.isra.0+0x9c>
 800df5c:	45a2      	cmp	sl, r4
 800df5e:	db11      	blt.n	800df84 <_strtol_l.isra.0+0xc0>
 800df60:	fb00 4003 	mla	r0, r0, r3, r4
 800df64:	2201      	movs	r2, #1
 800df66:	f815 4b01 	ldrb.w	r4, [r5], #1
 800df6a:	e7eb      	b.n	800df44 <_strtol_l.isra.0+0x80>
 800df6c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800df70:	2f19      	cmp	r7, #25
 800df72:	d801      	bhi.n	800df78 <_strtol_l.isra.0+0xb4>
 800df74:	3c37      	subs	r4, #55	@ 0x37
 800df76:	e7ea      	b.n	800df4e <_strtol_l.isra.0+0x8a>
 800df78:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800df7c:	2f19      	cmp	r7, #25
 800df7e:	d804      	bhi.n	800df8a <_strtol_l.isra.0+0xc6>
 800df80:	3c57      	subs	r4, #87	@ 0x57
 800df82:	e7e4      	b.n	800df4e <_strtol_l.isra.0+0x8a>
 800df84:	f04f 32ff 	mov.w	r2, #4294967295
 800df88:	e7ed      	b.n	800df66 <_strtol_l.isra.0+0xa2>
 800df8a:	1c53      	adds	r3, r2, #1
 800df8c:	d108      	bne.n	800dfa0 <_strtol_l.isra.0+0xdc>
 800df8e:	2322      	movs	r3, #34	@ 0x22
 800df90:	f8ce 3000 	str.w	r3, [lr]
 800df94:	4660      	mov	r0, ip
 800df96:	f1b8 0f00 	cmp.w	r8, #0
 800df9a:	d0a0      	beq.n	800dede <_strtol_l.isra.0+0x1a>
 800df9c:	1e69      	subs	r1, r5, #1
 800df9e:	e006      	b.n	800dfae <_strtol_l.isra.0+0xea>
 800dfa0:	b106      	cbz	r6, 800dfa4 <_strtol_l.isra.0+0xe0>
 800dfa2:	4240      	negs	r0, r0
 800dfa4:	f1b8 0f00 	cmp.w	r8, #0
 800dfa8:	d099      	beq.n	800dede <_strtol_l.isra.0+0x1a>
 800dfaa:	2a00      	cmp	r2, #0
 800dfac:	d1f6      	bne.n	800df9c <_strtol_l.isra.0+0xd8>
 800dfae:	f8c8 1000 	str.w	r1, [r8]
 800dfb2:	e794      	b.n	800dede <_strtol_l.isra.0+0x1a>
 800dfb4:	0800f651 	.word	0x0800f651

0800dfb8 <_strtol_r>:
 800dfb8:	f7ff bf84 	b.w	800dec4 <_strtol_l.isra.0>

0800dfbc <__ascii_wctomb>:
 800dfbc:	4603      	mov	r3, r0
 800dfbe:	4608      	mov	r0, r1
 800dfc0:	b141      	cbz	r1, 800dfd4 <__ascii_wctomb+0x18>
 800dfc2:	2aff      	cmp	r2, #255	@ 0xff
 800dfc4:	d904      	bls.n	800dfd0 <__ascii_wctomb+0x14>
 800dfc6:	228a      	movs	r2, #138	@ 0x8a
 800dfc8:	601a      	str	r2, [r3, #0]
 800dfca:	f04f 30ff 	mov.w	r0, #4294967295
 800dfce:	4770      	bx	lr
 800dfd0:	700a      	strb	r2, [r1, #0]
 800dfd2:	2001      	movs	r0, #1
 800dfd4:	4770      	bx	lr

0800dfd6 <__ssputs_r>:
 800dfd6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dfda:	688e      	ldr	r6, [r1, #8]
 800dfdc:	461f      	mov	r7, r3
 800dfde:	42be      	cmp	r6, r7
 800dfe0:	680b      	ldr	r3, [r1, #0]
 800dfe2:	4682      	mov	sl, r0
 800dfe4:	460c      	mov	r4, r1
 800dfe6:	4690      	mov	r8, r2
 800dfe8:	d82d      	bhi.n	800e046 <__ssputs_r+0x70>
 800dfea:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dfee:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800dff2:	d026      	beq.n	800e042 <__ssputs_r+0x6c>
 800dff4:	6965      	ldr	r5, [r4, #20]
 800dff6:	6909      	ldr	r1, [r1, #16]
 800dff8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dffc:	eba3 0901 	sub.w	r9, r3, r1
 800e000:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e004:	1c7b      	adds	r3, r7, #1
 800e006:	444b      	add	r3, r9
 800e008:	106d      	asrs	r5, r5, #1
 800e00a:	429d      	cmp	r5, r3
 800e00c:	bf38      	it	cc
 800e00e:	461d      	movcc	r5, r3
 800e010:	0553      	lsls	r3, r2, #21
 800e012:	d527      	bpl.n	800e064 <__ssputs_r+0x8e>
 800e014:	4629      	mov	r1, r5
 800e016:	f7ff fa0f 	bl	800d438 <_malloc_r>
 800e01a:	4606      	mov	r6, r0
 800e01c:	b360      	cbz	r0, 800e078 <__ssputs_r+0xa2>
 800e01e:	6921      	ldr	r1, [r4, #16]
 800e020:	464a      	mov	r2, r9
 800e022:	f7fe f856 	bl	800c0d2 <memcpy>
 800e026:	89a3      	ldrh	r3, [r4, #12]
 800e028:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e02c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e030:	81a3      	strh	r3, [r4, #12]
 800e032:	6126      	str	r6, [r4, #16]
 800e034:	6165      	str	r5, [r4, #20]
 800e036:	444e      	add	r6, r9
 800e038:	eba5 0509 	sub.w	r5, r5, r9
 800e03c:	6026      	str	r6, [r4, #0]
 800e03e:	60a5      	str	r5, [r4, #8]
 800e040:	463e      	mov	r6, r7
 800e042:	42be      	cmp	r6, r7
 800e044:	d900      	bls.n	800e048 <__ssputs_r+0x72>
 800e046:	463e      	mov	r6, r7
 800e048:	6820      	ldr	r0, [r4, #0]
 800e04a:	4632      	mov	r2, r6
 800e04c:	4641      	mov	r1, r8
 800e04e:	f000 f9c5 	bl	800e3dc <memmove>
 800e052:	68a3      	ldr	r3, [r4, #8]
 800e054:	1b9b      	subs	r3, r3, r6
 800e056:	60a3      	str	r3, [r4, #8]
 800e058:	6823      	ldr	r3, [r4, #0]
 800e05a:	4433      	add	r3, r6
 800e05c:	6023      	str	r3, [r4, #0]
 800e05e:	2000      	movs	r0, #0
 800e060:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e064:	462a      	mov	r2, r5
 800e066:	f000 fa23 	bl	800e4b0 <_realloc_r>
 800e06a:	4606      	mov	r6, r0
 800e06c:	2800      	cmp	r0, #0
 800e06e:	d1e0      	bne.n	800e032 <__ssputs_r+0x5c>
 800e070:	6921      	ldr	r1, [r4, #16]
 800e072:	4650      	mov	r0, sl
 800e074:	f7fe fe32 	bl	800ccdc <_free_r>
 800e078:	230c      	movs	r3, #12
 800e07a:	f8ca 3000 	str.w	r3, [sl]
 800e07e:	89a3      	ldrh	r3, [r4, #12]
 800e080:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e084:	81a3      	strh	r3, [r4, #12]
 800e086:	f04f 30ff 	mov.w	r0, #4294967295
 800e08a:	e7e9      	b.n	800e060 <__ssputs_r+0x8a>

0800e08c <_svfiprintf_r>:
 800e08c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e090:	4698      	mov	r8, r3
 800e092:	898b      	ldrh	r3, [r1, #12]
 800e094:	061b      	lsls	r3, r3, #24
 800e096:	b09d      	sub	sp, #116	@ 0x74
 800e098:	4607      	mov	r7, r0
 800e09a:	460d      	mov	r5, r1
 800e09c:	4614      	mov	r4, r2
 800e09e:	d510      	bpl.n	800e0c2 <_svfiprintf_r+0x36>
 800e0a0:	690b      	ldr	r3, [r1, #16]
 800e0a2:	b973      	cbnz	r3, 800e0c2 <_svfiprintf_r+0x36>
 800e0a4:	2140      	movs	r1, #64	@ 0x40
 800e0a6:	f7ff f9c7 	bl	800d438 <_malloc_r>
 800e0aa:	6028      	str	r0, [r5, #0]
 800e0ac:	6128      	str	r0, [r5, #16]
 800e0ae:	b930      	cbnz	r0, 800e0be <_svfiprintf_r+0x32>
 800e0b0:	230c      	movs	r3, #12
 800e0b2:	603b      	str	r3, [r7, #0]
 800e0b4:	f04f 30ff 	mov.w	r0, #4294967295
 800e0b8:	b01d      	add	sp, #116	@ 0x74
 800e0ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0be:	2340      	movs	r3, #64	@ 0x40
 800e0c0:	616b      	str	r3, [r5, #20]
 800e0c2:	2300      	movs	r3, #0
 800e0c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800e0c6:	2320      	movs	r3, #32
 800e0c8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e0cc:	f8cd 800c 	str.w	r8, [sp, #12]
 800e0d0:	2330      	movs	r3, #48	@ 0x30
 800e0d2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e270 <_svfiprintf_r+0x1e4>
 800e0d6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e0da:	f04f 0901 	mov.w	r9, #1
 800e0de:	4623      	mov	r3, r4
 800e0e0:	469a      	mov	sl, r3
 800e0e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e0e6:	b10a      	cbz	r2, 800e0ec <_svfiprintf_r+0x60>
 800e0e8:	2a25      	cmp	r2, #37	@ 0x25
 800e0ea:	d1f9      	bne.n	800e0e0 <_svfiprintf_r+0x54>
 800e0ec:	ebba 0b04 	subs.w	fp, sl, r4
 800e0f0:	d00b      	beq.n	800e10a <_svfiprintf_r+0x7e>
 800e0f2:	465b      	mov	r3, fp
 800e0f4:	4622      	mov	r2, r4
 800e0f6:	4629      	mov	r1, r5
 800e0f8:	4638      	mov	r0, r7
 800e0fa:	f7ff ff6c 	bl	800dfd6 <__ssputs_r>
 800e0fe:	3001      	adds	r0, #1
 800e100:	f000 80a7 	beq.w	800e252 <_svfiprintf_r+0x1c6>
 800e104:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e106:	445a      	add	r2, fp
 800e108:	9209      	str	r2, [sp, #36]	@ 0x24
 800e10a:	f89a 3000 	ldrb.w	r3, [sl]
 800e10e:	2b00      	cmp	r3, #0
 800e110:	f000 809f 	beq.w	800e252 <_svfiprintf_r+0x1c6>
 800e114:	2300      	movs	r3, #0
 800e116:	f04f 32ff 	mov.w	r2, #4294967295
 800e11a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e11e:	f10a 0a01 	add.w	sl, sl, #1
 800e122:	9304      	str	r3, [sp, #16]
 800e124:	9307      	str	r3, [sp, #28]
 800e126:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e12a:	931a      	str	r3, [sp, #104]	@ 0x68
 800e12c:	4654      	mov	r4, sl
 800e12e:	2205      	movs	r2, #5
 800e130:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e134:	484e      	ldr	r0, [pc, #312]	@ (800e270 <_svfiprintf_r+0x1e4>)
 800e136:	f7f2 f8d3 	bl	80002e0 <memchr>
 800e13a:	9a04      	ldr	r2, [sp, #16]
 800e13c:	b9d8      	cbnz	r0, 800e176 <_svfiprintf_r+0xea>
 800e13e:	06d0      	lsls	r0, r2, #27
 800e140:	bf44      	itt	mi
 800e142:	2320      	movmi	r3, #32
 800e144:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e148:	0711      	lsls	r1, r2, #28
 800e14a:	bf44      	itt	mi
 800e14c:	232b      	movmi	r3, #43	@ 0x2b
 800e14e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e152:	f89a 3000 	ldrb.w	r3, [sl]
 800e156:	2b2a      	cmp	r3, #42	@ 0x2a
 800e158:	d015      	beq.n	800e186 <_svfiprintf_r+0xfa>
 800e15a:	9a07      	ldr	r2, [sp, #28]
 800e15c:	4654      	mov	r4, sl
 800e15e:	2000      	movs	r0, #0
 800e160:	f04f 0c0a 	mov.w	ip, #10
 800e164:	4621      	mov	r1, r4
 800e166:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e16a:	3b30      	subs	r3, #48	@ 0x30
 800e16c:	2b09      	cmp	r3, #9
 800e16e:	d94b      	bls.n	800e208 <_svfiprintf_r+0x17c>
 800e170:	b1b0      	cbz	r0, 800e1a0 <_svfiprintf_r+0x114>
 800e172:	9207      	str	r2, [sp, #28]
 800e174:	e014      	b.n	800e1a0 <_svfiprintf_r+0x114>
 800e176:	eba0 0308 	sub.w	r3, r0, r8
 800e17a:	fa09 f303 	lsl.w	r3, r9, r3
 800e17e:	4313      	orrs	r3, r2
 800e180:	9304      	str	r3, [sp, #16]
 800e182:	46a2      	mov	sl, r4
 800e184:	e7d2      	b.n	800e12c <_svfiprintf_r+0xa0>
 800e186:	9b03      	ldr	r3, [sp, #12]
 800e188:	1d19      	adds	r1, r3, #4
 800e18a:	681b      	ldr	r3, [r3, #0]
 800e18c:	9103      	str	r1, [sp, #12]
 800e18e:	2b00      	cmp	r3, #0
 800e190:	bfbb      	ittet	lt
 800e192:	425b      	neglt	r3, r3
 800e194:	f042 0202 	orrlt.w	r2, r2, #2
 800e198:	9307      	strge	r3, [sp, #28]
 800e19a:	9307      	strlt	r3, [sp, #28]
 800e19c:	bfb8      	it	lt
 800e19e:	9204      	strlt	r2, [sp, #16]
 800e1a0:	7823      	ldrb	r3, [r4, #0]
 800e1a2:	2b2e      	cmp	r3, #46	@ 0x2e
 800e1a4:	d10a      	bne.n	800e1bc <_svfiprintf_r+0x130>
 800e1a6:	7863      	ldrb	r3, [r4, #1]
 800e1a8:	2b2a      	cmp	r3, #42	@ 0x2a
 800e1aa:	d132      	bne.n	800e212 <_svfiprintf_r+0x186>
 800e1ac:	9b03      	ldr	r3, [sp, #12]
 800e1ae:	1d1a      	adds	r2, r3, #4
 800e1b0:	681b      	ldr	r3, [r3, #0]
 800e1b2:	9203      	str	r2, [sp, #12]
 800e1b4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e1b8:	3402      	adds	r4, #2
 800e1ba:	9305      	str	r3, [sp, #20]
 800e1bc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e280 <_svfiprintf_r+0x1f4>
 800e1c0:	7821      	ldrb	r1, [r4, #0]
 800e1c2:	2203      	movs	r2, #3
 800e1c4:	4650      	mov	r0, sl
 800e1c6:	f7f2 f88b 	bl	80002e0 <memchr>
 800e1ca:	b138      	cbz	r0, 800e1dc <_svfiprintf_r+0x150>
 800e1cc:	9b04      	ldr	r3, [sp, #16]
 800e1ce:	eba0 000a 	sub.w	r0, r0, sl
 800e1d2:	2240      	movs	r2, #64	@ 0x40
 800e1d4:	4082      	lsls	r2, r0
 800e1d6:	4313      	orrs	r3, r2
 800e1d8:	3401      	adds	r4, #1
 800e1da:	9304      	str	r3, [sp, #16]
 800e1dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e1e0:	4824      	ldr	r0, [pc, #144]	@ (800e274 <_svfiprintf_r+0x1e8>)
 800e1e2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e1e6:	2206      	movs	r2, #6
 800e1e8:	f7f2 f87a 	bl	80002e0 <memchr>
 800e1ec:	2800      	cmp	r0, #0
 800e1ee:	d036      	beq.n	800e25e <_svfiprintf_r+0x1d2>
 800e1f0:	4b21      	ldr	r3, [pc, #132]	@ (800e278 <_svfiprintf_r+0x1ec>)
 800e1f2:	bb1b      	cbnz	r3, 800e23c <_svfiprintf_r+0x1b0>
 800e1f4:	9b03      	ldr	r3, [sp, #12]
 800e1f6:	3307      	adds	r3, #7
 800e1f8:	f023 0307 	bic.w	r3, r3, #7
 800e1fc:	3308      	adds	r3, #8
 800e1fe:	9303      	str	r3, [sp, #12]
 800e200:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e202:	4433      	add	r3, r6
 800e204:	9309      	str	r3, [sp, #36]	@ 0x24
 800e206:	e76a      	b.n	800e0de <_svfiprintf_r+0x52>
 800e208:	fb0c 3202 	mla	r2, ip, r2, r3
 800e20c:	460c      	mov	r4, r1
 800e20e:	2001      	movs	r0, #1
 800e210:	e7a8      	b.n	800e164 <_svfiprintf_r+0xd8>
 800e212:	2300      	movs	r3, #0
 800e214:	3401      	adds	r4, #1
 800e216:	9305      	str	r3, [sp, #20]
 800e218:	4619      	mov	r1, r3
 800e21a:	f04f 0c0a 	mov.w	ip, #10
 800e21e:	4620      	mov	r0, r4
 800e220:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e224:	3a30      	subs	r2, #48	@ 0x30
 800e226:	2a09      	cmp	r2, #9
 800e228:	d903      	bls.n	800e232 <_svfiprintf_r+0x1a6>
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	d0c6      	beq.n	800e1bc <_svfiprintf_r+0x130>
 800e22e:	9105      	str	r1, [sp, #20]
 800e230:	e7c4      	b.n	800e1bc <_svfiprintf_r+0x130>
 800e232:	fb0c 2101 	mla	r1, ip, r1, r2
 800e236:	4604      	mov	r4, r0
 800e238:	2301      	movs	r3, #1
 800e23a:	e7f0      	b.n	800e21e <_svfiprintf_r+0x192>
 800e23c:	ab03      	add	r3, sp, #12
 800e23e:	9300      	str	r3, [sp, #0]
 800e240:	462a      	mov	r2, r5
 800e242:	4b0e      	ldr	r3, [pc, #56]	@ (800e27c <_svfiprintf_r+0x1f0>)
 800e244:	a904      	add	r1, sp, #16
 800e246:	4638      	mov	r0, r7
 800e248:	f7fc ff9e 	bl	800b188 <_printf_float>
 800e24c:	1c42      	adds	r2, r0, #1
 800e24e:	4606      	mov	r6, r0
 800e250:	d1d6      	bne.n	800e200 <_svfiprintf_r+0x174>
 800e252:	89ab      	ldrh	r3, [r5, #12]
 800e254:	065b      	lsls	r3, r3, #25
 800e256:	f53f af2d 	bmi.w	800e0b4 <_svfiprintf_r+0x28>
 800e25a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e25c:	e72c      	b.n	800e0b8 <_svfiprintf_r+0x2c>
 800e25e:	ab03      	add	r3, sp, #12
 800e260:	9300      	str	r3, [sp, #0]
 800e262:	462a      	mov	r2, r5
 800e264:	4b05      	ldr	r3, [pc, #20]	@ (800e27c <_svfiprintf_r+0x1f0>)
 800e266:	a904      	add	r1, sp, #16
 800e268:	4638      	mov	r0, r7
 800e26a:	f7fd fa15 	bl	800b698 <_printf_i>
 800e26e:	e7ed      	b.n	800e24c <_svfiprintf_r+0x1c0>
 800e270:	0800f4ad 	.word	0x0800f4ad
 800e274:	0800f4b7 	.word	0x0800f4b7
 800e278:	0800b189 	.word	0x0800b189
 800e27c:	0800dfd7 	.word	0x0800dfd7
 800e280:	0800f4b3 	.word	0x0800f4b3

0800e284 <__sflush_r>:
 800e284:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e28c:	0716      	lsls	r6, r2, #28
 800e28e:	4605      	mov	r5, r0
 800e290:	460c      	mov	r4, r1
 800e292:	d454      	bmi.n	800e33e <__sflush_r+0xba>
 800e294:	684b      	ldr	r3, [r1, #4]
 800e296:	2b00      	cmp	r3, #0
 800e298:	dc02      	bgt.n	800e2a0 <__sflush_r+0x1c>
 800e29a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	dd48      	ble.n	800e332 <__sflush_r+0xae>
 800e2a0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e2a2:	2e00      	cmp	r6, #0
 800e2a4:	d045      	beq.n	800e332 <__sflush_r+0xae>
 800e2a6:	2300      	movs	r3, #0
 800e2a8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e2ac:	682f      	ldr	r7, [r5, #0]
 800e2ae:	6a21      	ldr	r1, [r4, #32]
 800e2b0:	602b      	str	r3, [r5, #0]
 800e2b2:	d030      	beq.n	800e316 <__sflush_r+0x92>
 800e2b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e2b6:	89a3      	ldrh	r3, [r4, #12]
 800e2b8:	0759      	lsls	r1, r3, #29
 800e2ba:	d505      	bpl.n	800e2c8 <__sflush_r+0x44>
 800e2bc:	6863      	ldr	r3, [r4, #4]
 800e2be:	1ad2      	subs	r2, r2, r3
 800e2c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e2c2:	b10b      	cbz	r3, 800e2c8 <__sflush_r+0x44>
 800e2c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e2c6:	1ad2      	subs	r2, r2, r3
 800e2c8:	2300      	movs	r3, #0
 800e2ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e2cc:	6a21      	ldr	r1, [r4, #32]
 800e2ce:	4628      	mov	r0, r5
 800e2d0:	47b0      	blx	r6
 800e2d2:	1c43      	adds	r3, r0, #1
 800e2d4:	89a3      	ldrh	r3, [r4, #12]
 800e2d6:	d106      	bne.n	800e2e6 <__sflush_r+0x62>
 800e2d8:	6829      	ldr	r1, [r5, #0]
 800e2da:	291d      	cmp	r1, #29
 800e2dc:	d82b      	bhi.n	800e336 <__sflush_r+0xb2>
 800e2de:	4a2a      	ldr	r2, [pc, #168]	@ (800e388 <__sflush_r+0x104>)
 800e2e0:	40ca      	lsrs	r2, r1
 800e2e2:	07d6      	lsls	r6, r2, #31
 800e2e4:	d527      	bpl.n	800e336 <__sflush_r+0xb2>
 800e2e6:	2200      	movs	r2, #0
 800e2e8:	6062      	str	r2, [r4, #4]
 800e2ea:	04d9      	lsls	r1, r3, #19
 800e2ec:	6922      	ldr	r2, [r4, #16]
 800e2ee:	6022      	str	r2, [r4, #0]
 800e2f0:	d504      	bpl.n	800e2fc <__sflush_r+0x78>
 800e2f2:	1c42      	adds	r2, r0, #1
 800e2f4:	d101      	bne.n	800e2fa <__sflush_r+0x76>
 800e2f6:	682b      	ldr	r3, [r5, #0]
 800e2f8:	b903      	cbnz	r3, 800e2fc <__sflush_r+0x78>
 800e2fa:	6560      	str	r0, [r4, #84]	@ 0x54
 800e2fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e2fe:	602f      	str	r7, [r5, #0]
 800e300:	b1b9      	cbz	r1, 800e332 <__sflush_r+0xae>
 800e302:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e306:	4299      	cmp	r1, r3
 800e308:	d002      	beq.n	800e310 <__sflush_r+0x8c>
 800e30a:	4628      	mov	r0, r5
 800e30c:	f7fe fce6 	bl	800ccdc <_free_r>
 800e310:	2300      	movs	r3, #0
 800e312:	6363      	str	r3, [r4, #52]	@ 0x34
 800e314:	e00d      	b.n	800e332 <__sflush_r+0xae>
 800e316:	2301      	movs	r3, #1
 800e318:	4628      	mov	r0, r5
 800e31a:	47b0      	blx	r6
 800e31c:	4602      	mov	r2, r0
 800e31e:	1c50      	adds	r0, r2, #1
 800e320:	d1c9      	bne.n	800e2b6 <__sflush_r+0x32>
 800e322:	682b      	ldr	r3, [r5, #0]
 800e324:	2b00      	cmp	r3, #0
 800e326:	d0c6      	beq.n	800e2b6 <__sflush_r+0x32>
 800e328:	2b1d      	cmp	r3, #29
 800e32a:	d001      	beq.n	800e330 <__sflush_r+0xac>
 800e32c:	2b16      	cmp	r3, #22
 800e32e:	d11e      	bne.n	800e36e <__sflush_r+0xea>
 800e330:	602f      	str	r7, [r5, #0]
 800e332:	2000      	movs	r0, #0
 800e334:	e022      	b.n	800e37c <__sflush_r+0xf8>
 800e336:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e33a:	b21b      	sxth	r3, r3
 800e33c:	e01b      	b.n	800e376 <__sflush_r+0xf2>
 800e33e:	690f      	ldr	r7, [r1, #16]
 800e340:	2f00      	cmp	r7, #0
 800e342:	d0f6      	beq.n	800e332 <__sflush_r+0xae>
 800e344:	0793      	lsls	r3, r2, #30
 800e346:	680e      	ldr	r6, [r1, #0]
 800e348:	bf08      	it	eq
 800e34a:	694b      	ldreq	r3, [r1, #20]
 800e34c:	600f      	str	r7, [r1, #0]
 800e34e:	bf18      	it	ne
 800e350:	2300      	movne	r3, #0
 800e352:	eba6 0807 	sub.w	r8, r6, r7
 800e356:	608b      	str	r3, [r1, #8]
 800e358:	f1b8 0f00 	cmp.w	r8, #0
 800e35c:	dde9      	ble.n	800e332 <__sflush_r+0xae>
 800e35e:	6a21      	ldr	r1, [r4, #32]
 800e360:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e362:	4643      	mov	r3, r8
 800e364:	463a      	mov	r2, r7
 800e366:	4628      	mov	r0, r5
 800e368:	47b0      	blx	r6
 800e36a:	2800      	cmp	r0, #0
 800e36c:	dc08      	bgt.n	800e380 <__sflush_r+0xfc>
 800e36e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e372:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e376:	81a3      	strh	r3, [r4, #12]
 800e378:	f04f 30ff 	mov.w	r0, #4294967295
 800e37c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e380:	4407      	add	r7, r0
 800e382:	eba8 0800 	sub.w	r8, r8, r0
 800e386:	e7e7      	b.n	800e358 <__sflush_r+0xd4>
 800e388:	20400001 	.word	0x20400001

0800e38c <_fflush_r>:
 800e38c:	b538      	push	{r3, r4, r5, lr}
 800e38e:	690b      	ldr	r3, [r1, #16]
 800e390:	4605      	mov	r5, r0
 800e392:	460c      	mov	r4, r1
 800e394:	b913      	cbnz	r3, 800e39c <_fflush_r+0x10>
 800e396:	2500      	movs	r5, #0
 800e398:	4628      	mov	r0, r5
 800e39a:	bd38      	pop	{r3, r4, r5, pc}
 800e39c:	b118      	cbz	r0, 800e3a6 <_fflush_r+0x1a>
 800e39e:	6a03      	ldr	r3, [r0, #32]
 800e3a0:	b90b      	cbnz	r3, 800e3a6 <_fflush_r+0x1a>
 800e3a2:	f7fd fd29 	bl	800bdf8 <__sinit>
 800e3a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e3aa:	2b00      	cmp	r3, #0
 800e3ac:	d0f3      	beq.n	800e396 <_fflush_r+0xa>
 800e3ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e3b0:	07d0      	lsls	r0, r2, #31
 800e3b2:	d404      	bmi.n	800e3be <_fflush_r+0x32>
 800e3b4:	0599      	lsls	r1, r3, #22
 800e3b6:	d402      	bmi.n	800e3be <_fflush_r+0x32>
 800e3b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e3ba:	f7fd fe88 	bl	800c0ce <__retarget_lock_acquire_recursive>
 800e3be:	4628      	mov	r0, r5
 800e3c0:	4621      	mov	r1, r4
 800e3c2:	f7ff ff5f 	bl	800e284 <__sflush_r>
 800e3c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e3c8:	07da      	lsls	r2, r3, #31
 800e3ca:	4605      	mov	r5, r0
 800e3cc:	d4e4      	bmi.n	800e398 <_fflush_r+0xc>
 800e3ce:	89a3      	ldrh	r3, [r4, #12]
 800e3d0:	059b      	lsls	r3, r3, #22
 800e3d2:	d4e1      	bmi.n	800e398 <_fflush_r+0xc>
 800e3d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e3d6:	f7fd fe7b 	bl	800c0d0 <__retarget_lock_release_recursive>
 800e3da:	e7dd      	b.n	800e398 <_fflush_r+0xc>

0800e3dc <memmove>:
 800e3dc:	4288      	cmp	r0, r1
 800e3de:	b510      	push	{r4, lr}
 800e3e0:	eb01 0402 	add.w	r4, r1, r2
 800e3e4:	d902      	bls.n	800e3ec <memmove+0x10>
 800e3e6:	4284      	cmp	r4, r0
 800e3e8:	4623      	mov	r3, r4
 800e3ea:	d807      	bhi.n	800e3fc <memmove+0x20>
 800e3ec:	1e43      	subs	r3, r0, #1
 800e3ee:	42a1      	cmp	r1, r4
 800e3f0:	d008      	beq.n	800e404 <memmove+0x28>
 800e3f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e3f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e3fa:	e7f8      	b.n	800e3ee <memmove+0x12>
 800e3fc:	4402      	add	r2, r0
 800e3fe:	4601      	mov	r1, r0
 800e400:	428a      	cmp	r2, r1
 800e402:	d100      	bne.n	800e406 <memmove+0x2a>
 800e404:	bd10      	pop	{r4, pc}
 800e406:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e40a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e40e:	e7f7      	b.n	800e400 <memmove+0x24>

0800e410 <strchr>:
 800e410:	b2c9      	uxtb	r1, r1
 800e412:	4603      	mov	r3, r0
 800e414:	4618      	mov	r0, r3
 800e416:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e41a:	b112      	cbz	r2, 800e422 <strchr+0x12>
 800e41c:	428a      	cmp	r2, r1
 800e41e:	d1f9      	bne.n	800e414 <strchr+0x4>
 800e420:	4770      	bx	lr
 800e422:	2900      	cmp	r1, #0
 800e424:	bf18      	it	ne
 800e426:	2000      	movne	r0, #0
 800e428:	4770      	bx	lr
	...

0800e42c <_sbrk_r>:
 800e42c:	b538      	push	{r3, r4, r5, lr}
 800e42e:	4d06      	ldr	r5, [pc, #24]	@ (800e448 <_sbrk_r+0x1c>)
 800e430:	2300      	movs	r3, #0
 800e432:	4604      	mov	r4, r0
 800e434:	4608      	mov	r0, r1
 800e436:	602b      	str	r3, [r5, #0]
 800e438:	f7f3 fc4e 	bl	8001cd8 <_sbrk>
 800e43c:	1c43      	adds	r3, r0, #1
 800e43e:	d102      	bne.n	800e446 <_sbrk_r+0x1a>
 800e440:	682b      	ldr	r3, [r5, #0]
 800e442:	b103      	cbz	r3, 800e446 <_sbrk_r+0x1a>
 800e444:	6023      	str	r3, [r4, #0]
 800e446:	bd38      	pop	{r3, r4, r5, pc}
 800e448:	24000728 	.word	0x24000728

0800e44c <__assert_func>:
 800e44c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e44e:	4614      	mov	r4, r2
 800e450:	461a      	mov	r2, r3
 800e452:	4b09      	ldr	r3, [pc, #36]	@ (800e478 <__assert_func+0x2c>)
 800e454:	681b      	ldr	r3, [r3, #0]
 800e456:	4605      	mov	r5, r0
 800e458:	68d8      	ldr	r0, [r3, #12]
 800e45a:	b14c      	cbz	r4, 800e470 <__assert_func+0x24>
 800e45c:	4b07      	ldr	r3, [pc, #28]	@ (800e47c <__assert_func+0x30>)
 800e45e:	9100      	str	r1, [sp, #0]
 800e460:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e464:	4906      	ldr	r1, [pc, #24]	@ (800e480 <__assert_func+0x34>)
 800e466:	462b      	mov	r3, r5
 800e468:	f000 f850 	bl	800e50c <fiprintf>
 800e46c:	f000 f860 	bl	800e530 <abort>
 800e470:	4b04      	ldr	r3, [pc, #16]	@ (800e484 <__assert_func+0x38>)
 800e472:	461c      	mov	r4, r3
 800e474:	e7f3      	b.n	800e45e <__assert_func+0x12>
 800e476:	bf00      	nop
 800e478:	240001c0 	.word	0x240001c0
 800e47c:	0800f4be 	.word	0x0800f4be
 800e480:	0800f4cb 	.word	0x0800f4cb
 800e484:	0800f4f9 	.word	0x0800f4f9

0800e488 <_calloc_r>:
 800e488:	b570      	push	{r4, r5, r6, lr}
 800e48a:	fba1 5402 	umull	r5, r4, r1, r2
 800e48e:	b934      	cbnz	r4, 800e49e <_calloc_r+0x16>
 800e490:	4629      	mov	r1, r5
 800e492:	f7fe ffd1 	bl	800d438 <_malloc_r>
 800e496:	4606      	mov	r6, r0
 800e498:	b928      	cbnz	r0, 800e4a6 <_calloc_r+0x1e>
 800e49a:	4630      	mov	r0, r6
 800e49c:	bd70      	pop	{r4, r5, r6, pc}
 800e49e:	220c      	movs	r2, #12
 800e4a0:	6002      	str	r2, [r0, #0]
 800e4a2:	2600      	movs	r6, #0
 800e4a4:	e7f9      	b.n	800e49a <_calloc_r+0x12>
 800e4a6:	462a      	mov	r2, r5
 800e4a8:	4621      	mov	r1, r4
 800e4aa:	f7fd fd40 	bl	800bf2e <memset>
 800e4ae:	e7f4      	b.n	800e49a <_calloc_r+0x12>

0800e4b0 <_realloc_r>:
 800e4b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e4b4:	4607      	mov	r7, r0
 800e4b6:	4614      	mov	r4, r2
 800e4b8:	460d      	mov	r5, r1
 800e4ba:	b921      	cbnz	r1, 800e4c6 <_realloc_r+0x16>
 800e4bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e4c0:	4611      	mov	r1, r2
 800e4c2:	f7fe bfb9 	b.w	800d438 <_malloc_r>
 800e4c6:	b92a      	cbnz	r2, 800e4d4 <_realloc_r+0x24>
 800e4c8:	f7fe fc08 	bl	800ccdc <_free_r>
 800e4cc:	4625      	mov	r5, r4
 800e4ce:	4628      	mov	r0, r5
 800e4d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e4d4:	f000 f833 	bl	800e53e <_malloc_usable_size_r>
 800e4d8:	4284      	cmp	r4, r0
 800e4da:	4606      	mov	r6, r0
 800e4dc:	d802      	bhi.n	800e4e4 <_realloc_r+0x34>
 800e4de:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e4e2:	d8f4      	bhi.n	800e4ce <_realloc_r+0x1e>
 800e4e4:	4621      	mov	r1, r4
 800e4e6:	4638      	mov	r0, r7
 800e4e8:	f7fe ffa6 	bl	800d438 <_malloc_r>
 800e4ec:	4680      	mov	r8, r0
 800e4ee:	b908      	cbnz	r0, 800e4f4 <_realloc_r+0x44>
 800e4f0:	4645      	mov	r5, r8
 800e4f2:	e7ec      	b.n	800e4ce <_realloc_r+0x1e>
 800e4f4:	42b4      	cmp	r4, r6
 800e4f6:	4622      	mov	r2, r4
 800e4f8:	4629      	mov	r1, r5
 800e4fa:	bf28      	it	cs
 800e4fc:	4632      	movcs	r2, r6
 800e4fe:	f7fd fde8 	bl	800c0d2 <memcpy>
 800e502:	4629      	mov	r1, r5
 800e504:	4638      	mov	r0, r7
 800e506:	f7fe fbe9 	bl	800ccdc <_free_r>
 800e50a:	e7f1      	b.n	800e4f0 <_realloc_r+0x40>

0800e50c <fiprintf>:
 800e50c:	b40e      	push	{r1, r2, r3}
 800e50e:	b503      	push	{r0, r1, lr}
 800e510:	4601      	mov	r1, r0
 800e512:	ab03      	add	r3, sp, #12
 800e514:	4805      	ldr	r0, [pc, #20]	@ (800e52c <fiprintf+0x20>)
 800e516:	f853 2b04 	ldr.w	r2, [r3], #4
 800e51a:	6800      	ldr	r0, [r0, #0]
 800e51c:	9301      	str	r3, [sp, #4]
 800e51e:	f000 f83f 	bl	800e5a0 <_vfiprintf_r>
 800e522:	b002      	add	sp, #8
 800e524:	f85d eb04 	ldr.w	lr, [sp], #4
 800e528:	b003      	add	sp, #12
 800e52a:	4770      	bx	lr
 800e52c:	240001c0 	.word	0x240001c0

0800e530 <abort>:
 800e530:	b508      	push	{r3, lr}
 800e532:	2006      	movs	r0, #6
 800e534:	f000 fa08 	bl	800e948 <raise>
 800e538:	2001      	movs	r0, #1
 800e53a:	f7f3 fb54 	bl	8001be6 <_exit>

0800e53e <_malloc_usable_size_r>:
 800e53e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e542:	1f18      	subs	r0, r3, #4
 800e544:	2b00      	cmp	r3, #0
 800e546:	bfbc      	itt	lt
 800e548:	580b      	ldrlt	r3, [r1, r0]
 800e54a:	18c0      	addlt	r0, r0, r3
 800e54c:	4770      	bx	lr

0800e54e <__sfputc_r>:
 800e54e:	6893      	ldr	r3, [r2, #8]
 800e550:	3b01      	subs	r3, #1
 800e552:	2b00      	cmp	r3, #0
 800e554:	b410      	push	{r4}
 800e556:	6093      	str	r3, [r2, #8]
 800e558:	da08      	bge.n	800e56c <__sfputc_r+0x1e>
 800e55a:	6994      	ldr	r4, [r2, #24]
 800e55c:	42a3      	cmp	r3, r4
 800e55e:	db01      	blt.n	800e564 <__sfputc_r+0x16>
 800e560:	290a      	cmp	r1, #10
 800e562:	d103      	bne.n	800e56c <__sfputc_r+0x1e>
 800e564:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e568:	f000 b932 	b.w	800e7d0 <__swbuf_r>
 800e56c:	6813      	ldr	r3, [r2, #0]
 800e56e:	1c58      	adds	r0, r3, #1
 800e570:	6010      	str	r0, [r2, #0]
 800e572:	7019      	strb	r1, [r3, #0]
 800e574:	4608      	mov	r0, r1
 800e576:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e57a:	4770      	bx	lr

0800e57c <__sfputs_r>:
 800e57c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e57e:	4606      	mov	r6, r0
 800e580:	460f      	mov	r7, r1
 800e582:	4614      	mov	r4, r2
 800e584:	18d5      	adds	r5, r2, r3
 800e586:	42ac      	cmp	r4, r5
 800e588:	d101      	bne.n	800e58e <__sfputs_r+0x12>
 800e58a:	2000      	movs	r0, #0
 800e58c:	e007      	b.n	800e59e <__sfputs_r+0x22>
 800e58e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e592:	463a      	mov	r2, r7
 800e594:	4630      	mov	r0, r6
 800e596:	f7ff ffda 	bl	800e54e <__sfputc_r>
 800e59a:	1c43      	adds	r3, r0, #1
 800e59c:	d1f3      	bne.n	800e586 <__sfputs_r+0xa>
 800e59e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e5a0 <_vfiprintf_r>:
 800e5a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5a4:	460d      	mov	r5, r1
 800e5a6:	b09d      	sub	sp, #116	@ 0x74
 800e5a8:	4614      	mov	r4, r2
 800e5aa:	4698      	mov	r8, r3
 800e5ac:	4606      	mov	r6, r0
 800e5ae:	b118      	cbz	r0, 800e5b8 <_vfiprintf_r+0x18>
 800e5b0:	6a03      	ldr	r3, [r0, #32]
 800e5b2:	b90b      	cbnz	r3, 800e5b8 <_vfiprintf_r+0x18>
 800e5b4:	f7fd fc20 	bl	800bdf8 <__sinit>
 800e5b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e5ba:	07d9      	lsls	r1, r3, #31
 800e5bc:	d405      	bmi.n	800e5ca <_vfiprintf_r+0x2a>
 800e5be:	89ab      	ldrh	r3, [r5, #12]
 800e5c0:	059a      	lsls	r2, r3, #22
 800e5c2:	d402      	bmi.n	800e5ca <_vfiprintf_r+0x2a>
 800e5c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e5c6:	f7fd fd82 	bl	800c0ce <__retarget_lock_acquire_recursive>
 800e5ca:	89ab      	ldrh	r3, [r5, #12]
 800e5cc:	071b      	lsls	r3, r3, #28
 800e5ce:	d501      	bpl.n	800e5d4 <_vfiprintf_r+0x34>
 800e5d0:	692b      	ldr	r3, [r5, #16]
 800e5d2:	b99b      	cbnz	r3, 800e5fc <_vfiprintf_r+0x5c>
 800e5d4:	4629      	mov	r1, r5
 800e5d6:	4630      	mov	r0, r6
 800e5d8:	f000 f938 	bl	800e84c <__swsetup_r>
 800e5dc:	b170      	cbz	r0, 800e5fc <_vfiprintf_r+0x5c>
 800e5de:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e5e0:	07dc      	lsls	r4, r3, #31
 800e5e2:	d504      	bpl.n	800e5ee <_vfiprintf_r+0x4e>
 800e5e4:	f04f 30ff 	mov.w	r0, #4294967295
 800e5e8:	b01d      	add	sp, #116	@ 0x74
 800e5ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5ee:	89ab      	ldrh	r3, [r5, #12]
 800e5f0:	0598      	lsls	r0, r3, #22
 800e5f2:	d4f7      	bmi.n	800e5e4 <_vfiprintf_r+0x44>
 800e5f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e5f6:	f7fd fd6b 	bl	800c0d0 <__retarget_lock_release_recursive>
 800e5fa:	e7f3      	b.n	800e5e4 <_vfiprintf_r+0x44>
 800e5fc:	2300      	movs	r3, #0
 800e5fe:	9309      	str	r3, [sp, #36]	@ 0x24
 800e600:	2320      	movs	r3, #32
 800e602:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e606:	f8cd 800c 	str.w	r8, [sp, #12]
 800e60a:	2330      	movs	r3, #48	@ 0x30
 800e60c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e7bc <_vfiprintf_r+0x21c>
 800e610:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e614:	f04f 0901 	mov.w	r9, #1
 800e618:	4623      	mov	r3, r4
 800e61a:	469a      	mov	sl, r3
 800e61c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e620:	b10a      	cbz	r2, 800e626 <_vfiprintf_r+0x86>
 800e622:	2a25      	cmp	r2, #37	@ 0x25
 800e624:	d1f9      	bne.n	800e61a <_vfiprintf_r+0x7a>
 800e626:	ebba 0b04 	subs.w	fp, sl, r4
 800e62a:	d00b      	beq.n	800e644 <_vfiprintf_r+0xa4>
 800e62c:	465b      	mov	r3, fp
 800e62e:	4622      	mov	r2, r4
 800e630:	4629      	mov	r1, r5
 800e632:	4630      	mov	r0, r6
 800e634:	f7ff ffa2 	bl	800e57c <__sfputs_r>
 800e638:	3001      	adds	r0, #1
 800e63a:	f000 80a7 	beq.w	800e78c <_vfiprintf_r+0x1ec>
 800e63e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e640:	445a      	add	r2, fp
 800e642:	9209      	str	r2, [sp, #36]	@ 0x24
 800e644:	f89a 3000 	ldrb.w	r3, [sl]
 800e648:	2b00      	cmp	r3, #0
 800e64a:	f000 809f 	beq.w	800e78c <_vfiprintf_r+0x1ec>
 800e64e:	2300      	movs	r3, #0
 800e650:	f04f 32ff 	mov.w	r2, #4294967295
 800e654:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e658:	f10a 0a01 	add.w	sl, sl, #1
 800e65c:	9304      	str	r3, [sp, #16]
 800e65e:	9307      	str	r3, [sp, #28]
 800e660:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e664:	931a      	str	r3, [sp, #104]	@ 0x68
 800e666:	4654      	mov	r4, sl
 800e668:	2205      	movs	r2, #5
 800e66a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e66e:	4853      	ldr	r0, [pc, #332]	@ (800e7bc <_vfiprintf_r+0x21c>)
 800e670:	f7f1 fe36 	bl	80002e0 <memchr>
 800e674:	9a04      	ldr	r2, [sp, #16]
 800e676:	b9d8      	cbnz	r0, 800e6b0 <_vfiprintf_r+0x110>
 800e678:	06d1      	lsls	r1, r2, #27
 800e67a:	bf44      	itt	mi
 800e67c:	2320      	movmi	r3, #32
 800e67e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e682:	0713      	lsls	r3, r2, #28
 800e684:	bf44      	itt	mi
 800e686:	232b      	movmi	r3, #43	@ 0x2b
 800e688:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e68c:	f89a 3000 	ldrb.w	r3, [sl]
 800e690:	2b2a      	cmp	r3, #42	@ 0x2a
 800e692:	d015      	beq.n	800e6c0 <_vfiprintf_r+0x120>
 800e694:	9a07      	ldr	r2, [sp, #28]
 800e696:	4654      	mov	r4, sl
 800e698:	2000      	movs	r0, #0
 800e69a:	f04f 0c0a 	mov.w	ip, #10
 800e69e:	4621      	mov	r1, r4
 800e6a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e6a4:	3b30      	subs	r3, #48	@ 0x30
 800e6a6:	2b09      	cmp	r3, #9
 800e6a8:	d94b      	bls.n	800e742 <_vfiprintf_r+0x1a2>
 800e6aa:	b1b0      	cbz	r0, 800e6da <_vfiprintf_r+0x13a>
 800e6ac:	9207      	str	r2, [sp, #28]
 800e6ae:	e014      	b.n	800e6da <_vfiprintf_r+0x13a>
 800e6b0:	eba0 0308 	sub.w	r3, r0, r8
 800e6b4:	fa09 f303 	lsl.w	r3, r9, r3
 800e6b8:	4313      	orrs	r3, r2
 800e6ba:	9304      	str	r3, [sp, #16]
 800e6bc:	46a2      	mov	sl, r4
 800e6be:	e7d2      	b.n	800e666 <_vfiprintf_r+0xc6>
 800e6c0:	9b03      	ldr	r3, [sp, #12]
 800e6c2:	1d19      	adds	r1, r3, #4
 800e6c4:	681b      	ldr	r3, [r3, #0]
 800e6c6:	9103      	str	r1, [sp, #12]
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	bfbb      	ittet	lt
 800e6cc:	425b      	neglt	r3, r3
 800e6ce:	f042 0202 	orrlt.w	r2, r2, #2
 800e6d2:	9307      	strge	r3, [sp, #28]
 800e6d4:	9307      	strlt	r3, [sp, #28]
 800e6d6:	bfb8      	it	lt
 800e6d8:	9204      	strlt	r2, [sp, #16]
 800e6da:	7823      	ldrb	r3, [r4, #0]
 800e6dc:	2b2e      	cmp	r3, #46	@ 0x2e
 800e6de:	d10a      	bne.n	800e6f6 <_vfiprintf_r+0x156>
 800e6e0:	7863      	ldrb	r3, [r4, #1]
 800e6e2:	2b2a      	cmp	r3, #42	@ 0x2a
 800e6e4:	d132      	bne.n	800e74c <_vfiprintf_r+0x1ac>
 800e6e6:	9b03      	ldr	r3, [sp, #12]
 800e6e8:	1d1a      	adds	r2, r3, #4
 800e6ea:	681b      	ldr	r3, [r3, #0]
 800e6ec:	9203      	str	r2, [sp, #12]
 800e6ee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e6f2:	3402      	adds	r4, #2
 800e6f4:	9305      	str	r3, [sp, #20]
 800e6f6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e7cc <_vfiprintf_r+0x22c>
 800e6fa:	7821      	ldrb	r1, [r4, #0]
 800e6fc:	2203      	movs	r2, #3
 800e6fe:	4650      	mov	r0, sl
 800e700:	f7f1 fdee 	bl	80002e0 <memchr>
 800e704:	b138      	cbz	r0, 800e716 <_vfiprintf_r+0x176>
 800e706:	9b04      	ldr	r3, [sp, #16]
 800e708:	eba0 000a 	sub.w	r0, r0, sl
 800e70c:	2240      	movs	r2, #64	@ 0x40
 800e70e:	4082      	lsls	r2, r0
 800e710:	4313      	orrs	r3, r2
 800e712:	3401      	adds	r4, #1
 800e714:	9304      	str	r3, [sp, #16]
 800e716:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e71a:	4829      	ldr	r0, [pc, #164]	@ (800e7c0 <_vfiprintf_r+0x220>)
 800e71c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e720:	2206      	movs	r2, #6
 800e722:	f7f1 fddd 	bl	80002e0 <memchr>
 800e726:	2800      	cmp	r0, #0
 800e728:	d03f      	beq.n	800e7aa <_vfiprintf_r+0x20a>
 800e72a:	4b26      	ldr	r3, [pc, #152]	@ (800e7c4 <_vfiprintf_r+0x224>)
 800e72c:	bb1b      	cbnz	r3, 800e776 <_vfiprintf_r+0x1d6>
 800e72e:	9b03      	ldr	r3, [sp, #12]
 800e730:	3307      	adds	r3, #7
 800e732:	f023 0307 	bic.w	r3, r3, #7
 800e736:	3308      	adds	r3, #8
 800e738:	9303      	str	r3, [sp, #12]
 800e73a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e73c:	443b      	add	r3, r7
 800e73e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e740:	e76a      	b.n	800e618 <_vfiprintf_r+0x78>
 800e742:	fb0c 3202 	mla	r2, ip, r2, r3
 800e746:	460c      	mov	r4, r1
 800e748:	2001      	movs	r0, #1
 800e74a:	e7a8      	b.n	800e69e <_vfiprintf_r+0xfe>
 800e74c:	2300      	movs	r3, #0
 800e74e:	3401      	adds	r4, #1
 800e750:	9305      	str	r3, [sp, #20]
 800e752:	4619      	mov	r1, r3
 800e754:	f04f 0c0a 	mov.w	ip, #10
 800e758:	4620      	mov	r0, r4
 800e75a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e75e:	3a30      	subs	r2, #48	@ 0x30
 800e760:	2a09      	cmp	r2, #9
 800e762:	d903      	bls.n	800e76c <_vfiprintf_r+0x1cc>
 800e764:	2b00      	cmp	r3, #0
 800e766:	d0c6      	beq.n	800e6f6 <_vfiprintf_r+0x156>
 800e768:	9105      	str	r1, [sp, #20]
 800e76a:	e7c4      	b.n	800e6f6 <_vfiprintf_r+0x156>
 800e76c:	fb0c 2101 	mla	r1, ip, r1, r2
 800e770:	4604      	mov	r4, r0
 800e772:	2301      	movs	r3, #1
 800e774:	e7f0      	b.n	800e758 <_vfiprintf_r+0x1b8>
 800e776:	ab03      	add	r3, sp, #12
 800e778:	9300      	str	r3, [sp, #0]
 800e77a:	462a      	mov	r2, r5
 800e77c:	4b12      	ldr	r3, [pc, #72]	@ (800e7c8 <_vfiprintf_r+0x228>)
 800e77e:	a904      	add	r1, sp, #16
 800e780:	4630      	mov	r0, r6
 800e782:	f7fc fd01 	bl	800b188 <_printf_float>
 800e786:	4607      	mov	r7, r0
 800e788:	1c78      	adds	r0, r7, #1
 800e78a:	d1d6      	bne.n	800e73a <_vfiprintf_r+0x19a>
 800e78c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e78e:	07d9      	lsls	r1, r3, #31
 800e790:	d405      	bmi.n	800e79e <_vfiprintf_r+0x1fe>
 800e792:	89ab      	ldrh	r3, [r5, #12]
 800e794:	059a      	lsls	r2, r3, #22
 800e796:	d402      	bmi.n	800e79e <_vfiprintf_r+0x1fe>
 800e798:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e79a:	f7fd fc99 	bl	800c0d0 <__retarget_lock_release_recursive>
 800e79e:	89ab      	ldrh	r3, [r5, #12]
 800e7a0:	065b      	lsls	r3, r3, #25
 800e7a2:	f53f af1f 	bmi.w	800e5e4 <_vfiprintf_r+0x44>
 800e7a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e7a8:	e71e      	b.n	800e5e8 <_vfiprintf_r+0x48>
 800e7aa:	ab03      	add	r3, sp, #12
 800e7ac:	9300      	str	r3, [sp, #0]
 800e7ae:	462a      	mov	r2, r5
 800e7b0:	4b05      	ldr	r3, [pc, #20]	@ (800e7c8 <_vfiprintf_r+0x228>)
 800e7b2:	a904      	add	r1, sp, #16
 800e7b4:	4630      	mov	r0, r6
 800e7b6:	f7fc ff6f 	bl	800b698 <_printf_i>
 800e7ba:	e7e4      	b.n	800e786 <_vfiprintf_r+0x1e6>
 800e7bc:	0800f4ad 	.word	0x0800f4ad
 800e7c0:	0800f4b7 	.word	0x0800f4b7
 800e7c4:	0800b189 	.word	0x0800b189
 800e7c8:	0800e57d 	.word	0x0800e57d
 800e7cc:	0800f4b3 	.word	0x0800f4b3

0800e7d0 <__swbuf_r>:
 800e7d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e7d2:	460e      	mov	r6, r1
 800e7d4:	4614      	mov	r4, r2
 800e7d6:	4605      	mov	r5, r0
 800e7d8:	b118      	cbz	r0, 800e7e2 <__swbuf_r+0x12>
 800e7da:	6a03      	ldr	r3, [r0, #32]
 800e7dc:	b90b      	cbnz	r3, 800e7e2 <__swbuf_r+0x12>
 800e7de:	f7fd fb0b 	bl	800bdf8 <__sinit>
 800e7e2:	69a3      	ldr	r3, [r4, #24]
 800e7e4:	60a3      	str	r3, [r4, #8]
 800e7e6:	89a3      	ldrh	r3, [r4, #12]
 800e7e8:	071a      	lsls	r2, r3, #28
 800e7ea:	d501      	bpl.n	800e7f0 <__swbuf_r+0x20>
 800e7ec:	6923      	ldr	r3, [r4, #16]
 800e7ee:	b943      	cbnz	r3, 800e802 <__swbuf_r+0x32>
 800e7f0:	4621      	mov	r1, r4
 800e7f2:	4628      	mov	r0, r5
 800e7f4:	f000 f82a 	bl	800e84c <__swsetup_r>
 800e7f8:	b118      	cbz	r0, 800e802 <__swbuf_r+0x32>
 800e7fa:	f04f 37ff 	mov.w	r7, #4294967295
 800e7fe:	4638      	mov	r0, r7
 800e800:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e802:	6823      	ldr	r3, [r4, #0]
 800e804:	6922      	ldr	r2, [r4, #16]
 800e806:	1a98      	subs	r0, r3, r2
 800e808:	6963      	ldr	r3, [r4, #20]
 800e80a:	b2f6      	uxtb	r6, r6
 800e80c:	4283      	cmp	r3, r0
 800e80e:	4637      	mov	r7, r6
 800e810:	dc05      	bgt.n	800e81e <__swbuf_r+0x4e>
 800e812:	4621      	mov	r1, r4
 800e814:	4628      	mov	r0, r5
 800e816:	f7ff fdb9 	bl	800e38c <_fflush_r>
 800e81a:	2800      	cmp	r0, #0
 800e81c:	d1ed      	bne.n	800e7fa <__swbuf_r+0x2a>
 800e81e:	68a3      	ldr	r3, [r4, #8]
 800e820:	3b01      	subs	r3, #1
 800e822:	60a3      	str	r3, [r4, #8]
 800e824:	6823      	ldr	r3, [r4, #0]
 800e826:	1c5a      	adds	r2, r3, #1
 800e828:	6022      	str	r2, [r4, #0]
 800e82a:	701e      	strb	r6, [r3, #0]
 800e82c:	6962      	ldr	r2, [r4, #20]
 800e82e:	1c43      	adds	r3, r0, #1
 800e830:	429a      	cmp	r2, r3
 800e832:	d004      	beq.n	800e83e <__swbuf_r+0x6e>
 800e834:	89a3      	ldrh	r3, [r4, #12]
 800e836:	07db      	lsls	r3, r3, #31
 800e838:	d5e1      	bpl.n	800e7fe <__swbuf_r+0x2e>
 800e83a:	2e0a      	cmp	r6, #10
 800e83c:	d1df      	bne.n	800e7fe <__swbuf_r+0x2e>
 800e83e:	4621      	mov	r1, r4
 800e840:	4628      	mov	r0, r5
 800e842:	f7ff fda3 	bl	800e38c <_fflush_r>
 800e846:	2800      	cmp	r0, #0
 800e848:	d0d9      	beq.n	800e7fe <__swbuf_r+0x2e>
 800e84a:	e7d6      	b.n	800e7fa <__swbuf_r+0x2a>

0800e84c <__swsetup_r>:
 800e84c:	b538      	push	{r3, r4, r5, lr}
 800e84e:	4b29      	ldr	r3, [pc, #164]	@ (800e8f4 <__swsetup_r+0xa8>)
 800e850:	4605      	mov	r5, r0
 800e852:	6818      	ldr	r0, [r3, #0]
 800e854:	460c      	mov	r4, r1
 800e856:	b118      	cbz	r0, 800e860 <__swsetup_r+0x14>
 800e858:	6a03      	ldr	r3, [r0, #32]
 800e85a:	b90b      	cbnz	r3, 800e860 <__swsetup_r+0x14>
 800e85c:	f7fd facc 	bl	800bdf8 <__sinit>
 800e860:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e864:	0719      	lsls	r1, r3, #28
 800e866:	d422      	bmi.n	800e8ae <__swsetup_r+0x62>
 800e868:	06da      	lsls	r2, r3, #27
 800e86a:	d407      	bmi.n	800e87c <__swsetup_r+0x30>
 800e86c:	2209      	movs	r2, #9
 800e86e:	602a      	str	r2, [r5, #0]
 800e870:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e874:	81a3      	strh	r3, [r4, #12]
 800e876:	f04f 30ff 	mov.w	r0, #4294967295
 800e87a:	e033      	b.n	800e8e4 <__swsetup_r+0x98>
 800e87c:	0758      	lsls	r0, r3, #29
 800e87e:	d512      	bpl.n	800e8a6 <__swsetup_r+0x5a>
 800e880:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e882:	b141      	cbz	r1, 800e896 <__swsetup_r+0x4a>
 800e884:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e888:	4299      	cmp	r1, r3
 800e88a:	d002      	beq.n	800e892 <__swsetup_r+0x46>
 800e88c:	4628      	mov	r0, r5
 800e88e:	f7fe fa25 	bl	800ccdc <_free_r>
 800e892:	2300      	movs	r3, #0
 800e894:	6363      	str	r3, [r4, #52]	@ 0x34
 800e896:	89a3      	ldrh	r3, [r4, #12]
 800e898:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e89c:	81a3      	strh	r3, [r4, #12]
 800e89e:	2300      	movs	r3, #0
 800e8a0:	6063      	str	r3, [r4, #4]
 800e8a2:	6923      	ldr	r3, [r4, #16]
 800e8a4:	6023      	str	r3, [r4, #0]
 800e8a6:	89a3      	ldrh	r3, [r4, #12]
 800e8a8:	f043 0308 	orr.w	r3, r3, #8
 800e8ac:	81a3      	strh	r3, [r4, #12]
 800e8ae:	6923      	ldr	r3, [r4, #16]
 800e8b0:	b94b      	cbnz	r3, 800e8c6 <__swsetup_r+0x7a>
 800e8b2:	89a3      	ldrh	r3, [r4, #12]
 800e8b4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e8b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e8bc:	d003      	beq.n	800e8c6 <__swsetup_r+0x7a>
 800e8be:	4621      	mov	r1, r4
 800e8c0:	4628      	mov	r0, r5
 800e8c2:	f000 f883 	bl	800e9cc <__smakebuf_r>
 800e8c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e8ca:	f013 0201 	ands.w	r2, r3, #1
 800e8ce:	d00a      	beq.n	800e8e6 <__swsetup_r+0x9a>
 800e8d0:	2200      	movs	r2, #0
 800e8d2:	60a2      	str	r2, [r4, #8]
 800e8d4:	6962      	ldr	r2, [r4, #20]
 800e8d6:	4252      	negs	r2, r2
 800e8d8:	61a2      	str	r2, [r4, #24]
 800e8da:	6922      	ldr	r2, [r4, #16]
 800e8dc:	b942      	cbnz	r2, 800e8f0 <__swsetup_r+0xa4>
 800e8de:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e8e2:	d1c5      	bne.n	800e870 <__swsetup_r+0x24>
 800e8e4:	bd38      	pop	{r3, r4, r5, pc}
 800e8e6:	0799      	lsls	r1, r3, #30
 800e8e8:	bf58      	it	pl
 800e8ea:	6962      	ldrpl	r2, [r4, #20]
 800e8ec:	60a2      	str	r2, [r4, #8]
 800e8ee:	e7f4      	b.n	800e8da <__swsetup_r+0x8e>
 800e8f0:	2000      	movs	r0, #0
 800e8f2:	e7f7      	b.n	800e8e4 <__swsetup_r+0x98>
 800e8f4:	240001c0 	.word	0x240001c0

0800e8f8 <_raise_r>:
 800e8f8:	291f      	cmp	r1, #31
 800e8fa:	b538      	push	{r3, r4, r5, lr}
 800e8fc:	4605      	mov	r5, r0
 800e8fe:	460c      	mov	r4, r1
 800e900:	d904      	bls.n	800e90c <_raise_r+0x14>
 800e902:	2316      	movs	r3, #22
 800e904:	6003      	str	r3, [r0, #0]
 800e906:	f04f 30ff 	mov.w	r0, #4294967295
 800e90a:	bd38      	pop	{r3, r4, r5, pc}
 800e90c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e90e:	b112      	cbz	r2, 800e916 <_raise_r+0x1e>
 800e910:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e914:	b94b      	cbnz	r3, 800e92a <_raise_r+0x32>
 800e916:	4628      	mov	r0, r5
 800e918:	f000 f830 	bl	800e97c <_getpid_r>
 800e91c:	4622      	mov	r2, r4
 800e91e:	4601      	mov	r1, r0
 800e920:	4628      	mov	r0, r5
 800e922:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e926:	f000 b817 	b.w	800e958 <_kill_r>
 800e92a:	2b01      	cmp	r3, #1
 800e92c:	d00a      	beq.n	800e944 <_raise_r+0x4c>
 800e92e:	1c59      	adds	r1, r3, #1
 800e930:	d103      	bne.n	800e93a <_raise_r+0x42>
 800e932:	2316      	movs	r3, #22
 800e934:	6003      	str	r3, [r0, #0]
 800e936:	2001      	movs	r0, #1
 800e938:	e7e7      	b.n	800e90a <_raise_r+0x12>
 800e93a:	2100      	movs	r1, #0
 800e93c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e940:	4620      	mov	r0, r4
 800e942:	4798      	blx	r3
 800e944:	2000      	movs	r0, #0
 800e946:	e7e0      	b.n	800e90a <_raise_r+0x12>

0800e948 <raise>:
 800e948:	4b02      	ldr	r3, [pc, #8]	@ (800e954 <raise+0xc>)
 800e94a:	4601      	mov	r1, r0
 800e94c:	6818      	ldr	r0, [r3, #0]
 800e94e:	f7ff bfd3 	b.w	800e8f8 <_raise_r>
 800e952:	bf00      	nop
 800e954:	240001c0 	.word	0x240001c0

0800e958 <_kill_r>:
 800e958:	b538      	push	{r3, r4, r5, lr}
 800e95a:	4d07      	ldr	r5, [pc, #28]	@ (800e978 <_kill_r+0x20>)
 800e95c:	2300      	movs	r3, #0
 800e95e:	4604      	mov	r4, r0
 800e960:	4608      	mov	r0, r1
 800e962:	4611      	mov	r1, r2
 800e964:	602b      	str	r3, [r5, #0]
 800e966:	f7f3 f92e 	bl	8001bc6 <_kill>
 800e96a:	1c43      	adds	r3, r0, #1
 800e96c:	d102      	bne.n	800e974 <_kill_r+0x1c>
 800e96e:	682b      	ldr	r3, [r5, #0]
 800e970:	b103      	cbz	r3, 800e974 <_kill_r+0x1c>
 800e972:	6023      	str	r3, [r4, #0]
 800e974:	bd38      	pop	{r3, r4, r5, pc}
 800e976:	bf00      	nop
 800e978:	24000728 	.word	0x24000728

0800e97c <_getpid_r>:
 800e97c:	f7f3 b91b 	b.w	8001bb6 <_getpid>

0800e980 <__swhatbuf_r>:
 800e980:	b570      	push	{r4, r5, r6, lr}
 800e982:	460c      	mov	r4, r1
 800e984:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e988:	2900      	cmp	r1, #0
 800e98a:	b096      	sub	sp, #88	@ 0x58
 800e98c:	4615      	mov	r5, r2
 800e98e:	461e      	mov	r6, r3
 800e990:	da0d      	bge.n	800e9ae <__swhatbuf_r+0x2e>
 800e992:	89a3      	ldrh	r3, [r4, #12]
 800e994:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e998:	f04f 0100 	mov.w	r1, #0
 800e99c:	bf14      	ite	ne
 800e99e:	2340      	movne	r3, #64	@ 0x40
 800e9a0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e9a4:	2000      	movs	r0, #0
 800e9a6:	6031      	str	r1, [r6, #0]
 800e9a8:	602b      	str	r3, [r5, #0]
 800e9aa:	b016      	add	sp, #88	@ 0x58
 800e9ac:	bd70      	pop	{r4, r5, r6, pc}
 800e9ae:	466a      	mov	r2, sp
 800e9b0:	f000 f848 	bl	800ea44 <_fstat_r>
 800e9b4:	2800      	cmp	r0, #0
 800e9b6:	dbec      	blt.n	800e992 <__swhatbuf_r+0x12>
 800e9b8:	9901      	ldr	r1, [sp, #4]
 800e9ba:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e9be:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e9c2:	4259      	negs	r1, r3
 800e9c4:	4159      	adcs	r1, r3
 800e9c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e9ca:	e7eb      	b.n	800e9a4 <__swhatbuf_r+0x24>

0800e9cc <__smakebuf_r>:
 800e9cc:	898b      	ldrh	r3, [r1, #12]
 800e9ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e9d0:	079d      	lsls	r5, r3, #30
 800e9d2:	4606      	mov	r6, r0
 800e9d4:	460c      	mov	r4, r1
 800e9d6:	d507      	bpl.n	800e9e8 <__smakebuf_r+0x1c>
 800e9d8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e9dc:	6023      	str	r3, [r4, #0]
 800e9de:	6123      	str	r3, [r4, #16]
 800e9e0:	2301      	movs	r3, #1
 800e9e2:	6163      	str	r3, [r4, #20]
 800e9e4:	b003      	add	sp, #12
 800e9e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e9e8:	ab01      	add	r3, sp, #4
 800e9ea:	466a      	mov	r2, sp
 800e9ec:	f7ff ffc8 	bl	800e980 <__swhatbuf_r>
 800e9f0:	9f00      	ldr	r7, [sp, #0]
 800e9f2:	4605      	mov	r5, r0
 800e9f4:	4639      	mov	r1, r7
 800e9f6:	4630      	mov	r0, r6
 800e9f8:	f7fe fd1e 	bl	800d438 <_malloc_r>
 800e9fc:	b948      	cbnz	r0, 800ea12 <__smakebuf_r+0x46>
 800e9fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea02:	059a      	lsls	r2, r3, #22
 800ea04:	d4ee      	bmi.n	800e9e4 <__smakebuf_r+0x18>
 800ea06:	f023 0303 	bic.w	r3, r3, #3
 800ea0a:	f043 0302 	orr.w	r3, r3, #2
 800ea0e:	81a3      	strh	r3, [r4, #12]
 800ea10:	e7e2      	b.n	800e9d8 <__smakebuf_r+0xc>
 800ea12:	89a3      	ldrh	r3, [r4, #12]
 800ea14:	6020      	str	r0, [r4, #0]
 800ea16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ea1a:	81a3      	strh	r3, [r4, #12]
 800ea1c:	9b01      	ldr	r3, [sp, #4]
 800ea1e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ea22:	b15b      	cbz	r3, 800ea3c <__smakebuf_r+0x70>
 800ea24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ea28:	4630      	mov	r0, r6
 800ea2a:	f000 f81d 	bl	800ea68 <_isatty_r>
 800ea2e:	b128      	cbz	r0, 800ea3c <__smakebuf_r+0x70>
 800ea30:	89a3      	ldrh	r3, [r4, #12]
 800ea32:	f023 0303 	bic.w	r3, r3, #3
 800ea36:	f043 0301 	orr.w	r3, r3, #1
 800ea3a:	81a3      	strh	r3, [r4, #12]
 800ea3c:	89a3      	ldrh	r3, [r4, #12]
 800ea3e:	431d      	orrs	r5, r3
 800ea40:	81a5      	strh	r5, [r4, #12]
 800ea42:	e7cf      	b.n	800e9e4 <__smakebuf_r+0x18>

0800ea44 <_fstat_r>:
 800ea44:	b538      	push	{r3, r4, r5, lr}
 800ea46:	4d07      	ldr	r5, [pc, #28]	@ (800ea64 <_fstat_r+0x20>)
 800ea48:	2300      	movs	r3, #0
 800ea4a:	4604      	mov	r4, r0
 800ea4c:	4608      	mov	r0, r1
 800ea4e:	4611      	mov	r1, r2
 800ea50:	602b      	str	r3, [r5, #0]
 800ea52:	f7f3 f918 	bl	8001c86 <_fstat>
 800ea56:	1c43      	adds	r3, r0, #1
 800ea58:	d102      	bne.n	800ea60 <_fstat_r+0x1c>
 800ea5a:	682b      	ldr	r3, [r5, #0]
 800ea5c:	b103      	cbz	r3, 800ea60 <_fstat_r+0x1c>
 800ea5e:	6023      	str	r3, [r4, #0]
 800ea60:	bd38      	pop	{r3, r4, r5, pc}
 800ea62:	bf00      	nop
 800ea64:	24000728 	.word	0x24000728

0800ea68 <_isatty_r>:
 800ea68:	b538      	push	{r3, r4, r5, lr}
 800ea6a:	4d06      	ldr	r5, [pc, #24]	@ (800ea84 <_isatty_r+0x1c>)
 800ea6c:	2300      	movs	r3, #0
 800ea6e:	4604      	mov	r4, r0
 800ea70:	4608      	mov	r0, r1
 800ea72:	602b      	str	r3, [r5, #0]
 800ea74:	f7f3 f917 	bl	8001ca6 <_isatty>
 800ea78:	1c43      	adds	r3, r0, #1
 800ea7a:	d102      	bne.n	800ea82 <_isatty_r+0x1a>
 800ea7c:	682b      	ldr	r3, [r5, #0]
 800ea7e:	b103      	cbz	r3, 800ea82 <_isatty_r+0x1a>
 800ea80:	6023      	str	r3, [r4, #0]
 800ea82:	bd38      	pop	{r3, r4, r5, pc}
 800ea84:	24000728 	.word	0x24000728

0800ea88 <acosf>:
 800ea88:	b508      	push	{r3, lr}
 800ea8a:	ed2d 8b02 	vpush	{d8}
 800ea8e:	eeb0 8a40 	vmov.f32	s16, s0
 800ea92:	f000 f93b 	bl	800ed0c <__ieee754_acosf>
 800ea96:	eeb4 8a48 	vcmp.f32	s16, s16
 800ea9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea9e:	eef0 8a40 	vmov.f32	s17, s0
 800eaa2:	d615      	bvs.n	800ead0 <acosf+0x48>
 800eaa4:	eeb0 0a48 	vmov.f32	s0, s16
 800eaa8:	f000 f846 	bl	800eb38 <fabsf>
 800eaac:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800eab0:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800eab4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eab8:	dd0a      	ble.n	800ead0 <acosf+0x48>
 800eaba:	f7fd fadd 	bl	800c078 <__errno>
 800eabe:	ecbd 8b02 	vpop	{d8}
 800eac2:	2321      	movs	r3, #33	@ 0x21
 800eac4:	6003      	str	r3, [r0, #0]
 800eac6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800eaca:	4804      	ldr	r0, [pc, #16]	@ (800eadc <acosf+0x54>)
 800eacc:	f7fd bb18 	b.w	800c100 <nanf>
 800ead0:	eeb0 0a68 	vmov.f32	s0, s17
 800ead4:	ecbd 8b02 	vpop	{d8}
 800ead8:	bd08      	pop	{r3, pc}
 800eada:	bf00      	nop
 800eadc:	0800f4f9 	.word	0x0800f4f9

0800eae0 <asinf>:
 800eae0:	b508      	push	{r3, lr}
 800eae2:	ed2d 8b02 	vpush	{d8}
 800eae6:	eeb0 8a40 	vmov.f32	s16, s0
 800eaea:	f000 fa05 	bl	800eef8 <__ieee754_asinf>
 800eaee:	eeb4 8a48 	vcmp.f32	s16, s16
 800eaf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eaf6:	eef0 8a40 	vmov.f32	s17, s0
 800eafa:	d615      	bvs.n	800eb28 <asinf+0x48>
 800eafc:	eeb0 0a48 	vmov.f32	s0, s16
 800eb00:	f000 f81a 	bl	800eb38 <fabsf>
 800eb04:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800eb08:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800eb0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb10:	dd0a      	ble.n	800eb28 <asinf+0x48>
 800eb12:	f7fd fab1 	bl	800c078 <__errno>
 800eb16:	ecbd 8b02 	vpop	{d8}
 800eb1a:	2321      	movs	r3, #33	@ 0x21
 800eb1c:	6003      	str	r3, [r0, #0]
 800eb1e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800eb22:	4804      	ldr	r0, [pc, #16]	@ (800eb34 <asinf+0x54>)
 800eb24:	f7fd baec 	b.w	800c100 <nanf>
 800eb28:	eeb0 0a68 	vmov.f32	s0, s17
 800eb2c:	ecbd 8b02 	vpop	{d8}
 800eb30:	bd08      	pop	{r3, pc}
 800eb32:	bf00      	nop
 800eb34:	0800f4f9 	.word	0x0800f4f9

0800eb38 <fabsf>:
 800eb38:	ee10 3a10 	vmov	r3, s0
 800eb3c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800eb40:	ee00 3a10 	vmov	s0, r3
 800eb44:	4770      	bx	lr

0800eb46 <sinf_poly>:
 800eb46:	07cb      	lsls	r3, r1, #31
 800eb48:	d412      	bmi.n	800eb70 <sinf_poly+0x2a>
 800eb4a:	ee21 5b00 	vmul.f64	d5, d1, d0
 800eb4e:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
 800eb52:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
 800eb56:	eea6 7b01 	vfma.f64	d7, d6, d1
 800eb5a:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
 800eb5e:	ee21 1b05 	vmul.f64	d1, d1, d5
 800eb62:	eea6 0b05 	vfma.f64	d0, d6, d5
 800eb66:	eea7 0b01 	vfma.f64	d0, d7, d1
 800eb6a:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800eb6e:	4770      	bx	lr
 800eb70:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
 800eb74:	ee21 5b01 	vmul.f64	d5, d1, d1
 800eb78:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
 800eb7c:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
 800eb80:	eea1 7b06 	vfma.f64	d7, d1, d6
 800eb84:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
 800eb88:	eea1 0b06 	vfma.f64	d0, d1, d6
 800eb8c:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
 800eb90:	ee21 1b05 	vmul.f64	d1, d1, d5
 800eb94:	eea5 0b06 	vfma.f64	d0, d5, d6
 800eb98:	e7e5      	b.n	800eb66 <sinf_poly+0x20>
 800eb9a:	0000      	movs	r0, r0
 800eb9c:	0000      	movs	r0, r0
	...

0800eba0 <sinf>:
 800eba0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800eba2:	ee10 4a10 	vmov	r4, s0
 800eba6:	f3c4 530a 	ubfx	r3, r4, #20, #11
 800ebaa:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
 800ebae:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 800ebb2:	eef0 7a40 	vmov.f32	s15, s0
 800ebb6:	d218      	bcs.n	800ebea <sinf+0x4a>
 800ebb8:	ee26 1b06 	vmul.f64	d1, d6, d6
 800ebbc:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 800ebc0:	d20a      	bcs.n	800ebd8 <sinf+0x38>
 800ebc2:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 800ebc6:	d103      	bne.n	800ebd0 <sinf+0x30>
 800ebc8:	eeb7 1bc1 	vcvt.f32.f64	s2, d1
 800ebcc:	ed8d 1a01 	vstr	s2, [sp, #4]
 800ebd0:	eeb0 0a67 	vmov.f32	s0, s15
 800ebd4:	b003      	add	sp, #12
 800ebd6:	bd30      	pop	{r4, r5, pc}
 800ebd8:	483b      	ldr	r0, [pc, #236]	@ (800ecc8 <sinf+0x128>)
 800ebda:	eeb0 0b46 	vmov.f64	d0, d6
 800ebde:	2100      	movs	r1, #0
 800ebe0:	b003      	add	sp, #12
 800ebe2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ebe6:	f7ff bfae 	b.w	800eb46 <sinf_poly>
 800ebea:	f240 422e 	movw	r2, #1070	@ 0x42e
 800ebee:	4293      	cmp	r3, r2
 800ebf0:	d824      	bhi.n	800ec3c <sinf+0x9c>
 800ebf2:	4b35      	ldr	r3, [pc, #212]	@ (800ecc8 <sinf+0x128>)
 800ebf4:	ed93 7b08 	vldr	d7, [r3, #32]
 800ebf8:	ee26 7b07 	vmul.f64	d7, d6, d7
 800ebfc:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800ec00:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 800ec04:	ee17 1a90 	vmov	r1, s15
 800ec08:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
 800ec0c:	1609      	asrs	r1, r1, #24
 800ec0e:	ee07 1a90 	vmov	s15, r1
 800ec12:	f001 0203 	and.w	r2, r1, #3
 800ec16:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 800ec1a:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 800ec1e:	ed92 0b00 	vldr	d0, [r2]
 800ec22:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 800ec26:	f011 0f02 	tst.w	r1, #2
 800ec2a:	eea5 6b47 	vfms.f64	d6, d5, d7
 800ec2e:	bf08      	it	eq
 800ec30:	4618      	moveq	r0, r3
 800ec32:	ee26 1b06 	vmul.f64	d1, d6, d6
 800ec36:	ee20 0b06 	vmul.f64	d0, d0, d6
 800ec3a:	e7d1      	b.n	800ebe0 <sinf+0x40>
 800ec3c:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 800ec40:	d237      	bcs.n	800ecb2 <sinf+0x112>
 800ec42:	4922      	ldr	r1, [pc, #136]	@ (800eccc <sinf+0x12c>)
 800ec44:	f3c4 6083 	ubfx	r0, r4, #26, #4
 800ec48:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 800ec4c:	f3c4 0316 	ubfx	r3, r4, #0, #23
 800ec50:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 800ec54:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800ec58:	6a10      	ldr	r0, [r2, #32]
 800ec5a:	6912      	ldr	r2, [r2, #16]
 800ec5c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800ec60:	40ab      	lsls	r3, r5
 800ec62:	fba0 5003 	umull	r5, r0, r0, r3
 800ec66:	4359      	muls	r1, r3
 800ec68:	fbe3 0102 	umlal	r0, r1, r3, r2
 800ec6c:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
 800ec70:	0f9d      	lsrs	r5, r3, #30
 800ec72:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800ec76:	1ac9      	subs	r1, r1, r3
 800ec78:	f7f1 fd18 	bl	80006ac <__aeabi_l2d>
 800ec7c:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 800ec80:	4b11      	ldr	r3, [pc, #68]	@ (800ecc8 <sinf+0x128>)
 800ec82:	f004 0203 	and.w	r2, r4, #3
 800ec86:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 800ec8a:	ed9f 6b0d 	vldr	d6, [pc, #52]	@ 800ecc0 <sinf+0x120>
 800ec8e:	ed92 0b00 	vldr	d0, [r2]
 800ec92:	ec41 0b17 	vmov	d7, r0, r1
 800ec96:	f014 0f02 	tst.w	r4, #2
 800ec9a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ec9e:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 800eca2:	4629      	mov	r1, r5
 800eca4:	bf08      	it	eq
 800eca6:	4618      	moveq	r0, r3
 800eca8:	ee27 1b07 	vmul.f64	d1, d7, d7
 800ecac:	ee20 0b07 	vmul.f64	d0, d0, d7
 800ecb0:	e796      	b.n	800ebe0 <sinf+0x40>
 800ecb2:	b003      	add	sp, #12
 800ecb4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ecb8:	f000 b818 	b.w	800ecec <__math_invalidf>
 800ecbc:	f3af 8000 	nop.w
 800ecc0:	54442d18 	.word	0x54442d18
 800ecc4:	3c1921fb 	.word	0x3c1921fb
 800ecc8:	0800f7b8 	.word	0x0800f7b8
 800eccc:	0800f754 	.word	0x0800f754

0800ecd0 <with_errnof>:
 800ecd0:	b510      	push	{r4, lr}
 800ecd2:	ed2d 8b02 	vpush	{d8}
 800ecd6:	eeb0 8a40 	vmov.f32	s16, s0
 800ecda:	4604      	mov	r4, r0
 800ecdc:	f7fd f9cc 	bl	800c078 <__errno>
 800ece0:	eeb0 0a48 	vmov.f32	s0, s16
 800ece4:	ecbd 8b02 	vpop	{d8}
 800ece8:	6004      	str	r4, [r0, #0]
 800ecea:	bd10      	pop	{r4, pc}

0800ecec <__math_invalidf>:
 800ecec:	eef0 7a40 	vmov.f32	s15, s0
 800ecf0:	ee30 7a40 	vsub.f32	s14, s0, s0
 800ecf4:	eef4 7a67 	vcmp.f32	s15, s15
 800ecf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ecfc:	ee87 0a07 	vdiv.f32	s0, s14, s14
 800ed00:	d602      	bvs.n	800ed08 <__math_invalidf+0x1c>
 800ed02:	2021      	movs	r0, #33	@ 0x21
 800ed04:	f7ff bfe4 	b.w	800ecd0 <with_errnof>
 800ed08:	4770      	bx	lr
	...

0800ed0c <__ieee754_acosf>:
 800ed0c:	b508      	push	{r3, lr}
 800ed0e:	ee10 3a10 	vmov	r3, s0
 800ed12:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800ed16:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800ed1a:	ed2d 8b0c 	vpush	{d8-d13}
 800ed1e:	d109      	bne.n	800ed34 <__ieee754_acosf+0x28>
 800ed20:	ed9f 0a64 	vldr	s0, [pc, #400]	@ 800eeb4 <__ieee754_acosf+0x1a8>
 800ed24:	eddf 7a64 	vldr	s15, [pc, #400]	@ 800eeb8 <__ieee754_acosf+0x1ac>
 800ed28:	2b00      	cmp	r3, #0
 800ed2a:	fe37 0a80 	vselgt.f32	s0, s15, s0
 800ed2e:	ecbd 8b0c 	vpop	{d8-d13}
 800ed32:	bd08      	pop	{r3, pc}
 800ed34:	d904      	bls.n	800ed40 <__ieee754_acosf+0x34>
 800ed36:	ee30 8a40 	vsub.f32	s16, s0, s0
 800ed3a:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800ed3e:	e7f6      	b.n	800ed2e <__ieee754_acosf+0x22>
 800ed40:	f1b2 5f7c 	cmp.w	r2, #1056964608	@ 0x3f000000
 800ed44:	d23c      	bcs.n	800edc0 <__ieee754_acosf+0xb4>
 800ed46:	f1b2 5f0c 	cmp.w	r2, #587202560	@ 0x23000000
 800ed4a:	f240 80af 	bls.w	800eeac <__ieee754_acosf+0x1a0>
 800ed4e:	ee60 7a00 	vmul.f32	s15, s0, s0
 800ed52:	eddf 6a5a 	vldr	s13, [pc, #360]	@ 800eebc <__ieee754_acosf+0x1b0>
 800ed56:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 800eec0 <__ieee754_acosf+0x1b4>
 800ed5a:	ed9f 6a5a 	vldr	s12, [pc, #360]	@ 800eec4 <__ieee754_acosf+0x1b8>
 800ed5e:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800ed62:	eddf 6a59 	vldr	s13, [pc, #356]	@ 800eec8 <__ieee754_acosf+0x1bc>
 800ed66:	eee7 6a27 	vfma.f32	s13, s14, s15
 800ed6a:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800eecc <__ieee754_acosf+0x1c0>
 800ed6e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800ed72:	eddf 6a57 	vldr	s13, [pc, #348]	@ 800eed0 <__ieee754_acosf+0x1c4>
 800ed76:	eee7 6a27 	vfma.f32	s13, s14, s15
 800ed7a:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 800eed4 <__ieee754_acosf+0x1c8>
 800ed7e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800ed82:	eddf 6a55 	vldr	s13, [pc, #340]	@ 800eed8 <__ieee754_acosf+0x1cc>
 800ed86:	eea7 6aa6 	vfma.f32	s12, s15, s13
 800ed8a:	eddf 6a54 	vldr	s13, [pc, #336]	@ 800eedc <__ieee754_acosf+0x1d0>
 800ed8e:	eee6 6a27 	vfma.f32	s13, s12, s15
 800ed92:	ed9f 6a53 	vldr	s12, [pc, #332]	@ 800eee0 <__ieee754_acosf+0x1d4>
 800ed96:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800ed9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ed9e:	eee6 6a27 	vfma.f32	s13, s12, s15
 800eda2:	ee27 7a27 	vmul.f32	s14, s14, s15
 800eda6:	eddf 7a4f 	vldr	s15, [pc, #316]	@ 800eee4 <__ieee754_acosf+0x1d8>
 800edaa:	ee87 6a26 	vdiv.f32	s12, s14, s13
 800edae:	eee0 7a46 	vfms.f32	s15, s0, s12
 800edb2:	ee70 7a67 	vsub.f32	s15, s0, s15
 800edb6:	ed9f 0a4c 	vldr	s0, [pc, #304]	@ 800eee8 <__ieee754_acosf+0x1dc>
 800edba:	ee30 0a67 	vsub.f32	s0, s0, s15
 800edbe:	e7b6      	b.n	800ed2e <__ieee754_acosf+0x22>
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	eddf da3e 	vldr	s27, [pc, #248]	@ 800eebc <__ieee754_acosf+0x1b0>
 800edc6:	eddf ca3e 	vldr	s25, [pc, #248]	@ 800eec0 <__ieee754_acosf+0x1b4>
 800edca:	ed9f ca3f 	vldr	s24, [pc, #252]	@ 800eec8 <__ieee754_acosf+0x1bc>
 800edce:	eddf ba3f 	vldr	s23, [pc, #252]	@ 800eecc <__ieee754_acosf+0x1c0>
 800edd2:	ed9f ba3f 	vldr	s22, [pc, #252]	@ 800eed0 <__ieee754_acosf+0x1c4>
 800edd6:	eddf 8a3f 	vldr	s17, [pc, #252]	@ 800eed4 <__ieee754_acosf+0x1c8>
 800edda:	ed9f da3f 	vldr	s26, [pc, #252]	@ 800eed8 <__ieee754_acosf+0x1cc>
 800edde:	eddf aa39 	vldr	s21, [pc, #228]	@ 800eec4 <__ieee754_acosf+0x1b8>
 800ede2:	ed9f aa3e 	vldr	s20, [pc, #248]	@ 800eedc <__ieee754_acosf+0x1d0>
 800ede6:	eddf 9a3e 	vldr	s19, [pc, #248]	@ 800eee0 <__ieee754_acosf+0x1d4>
 800edea:	eeb7 9a00 	vmov.f32	s18, #112	@ 0x3f800000  1.0
 800edee:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800edf2:	da28      	bge.n	800ee46 <__ieee754_acosf+0x13a>
 800edf4:	ee30 8a09 	vadd.f32	s16, s0, s18
 800edf8:	ee28 0a27 	vmul.f32	s0, s16, s15
 800edfc:	eee0 ca2d 	vfma.f32	s25, s0, s27
 800ee00:	eee0 aa0d 	vfma.f32	s21, s0, s26
 800ee04:	eeac ca80 	vfma.f32	s24, s25, s0
 800ee08:	eeaa aa80 	vfma.f32	s20, s21, s0
 800ee0c:	eeec ba00 	vfma.f32	s23, s24, s0
 800ee10:	eeea 9a00 	vfma.f32	s19, s20, s0
 800ee14:	eeab ba80 	vfma.f32	s22, s23, s0
 800ee18:	eea9 9a80 	vfma.f32	s18, s19, s0
 800ee1c:	eeeb 8a00 	vfma.f32	s17, s22, s0
 800ee20:	ee68 8a80 	vmul.f32	s17, s17, s0
 800ee24:	f000 f94c 	bl	800f0c0 <__ieee754_sqrtf>
 800ee28:	ee88 7a89 	vdiv.f32	s14, s17, s18
 800ee2c:	eddf 7a2f 	vldr	s15, [pc, #188]	@ 800eeec <__ieee754_acosf+0x1e0>
 800ee30:	eee0 7a07 	vfma.f32	s15, s0, s14
 800ee34:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800ee38:	ee77 7a80 	vadd.f32	s15, s15, s0
 800ee3c:	ed9f 0a2c 	vldr	s0, [pc, #176]	@ 800eef0 <__ieee754_acosf+0x1e4>
 800ee40:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800ee44:	e773      	b.n	800ed2e <__ieee754_acosf+0x22>
 800ee46:	ee39 8a40 	vsub.f32	s16, s18, s0
 800ee4a:	ee28 8a27 	vmul.f32	s16, s16, s15
 800ee4e:	eeb0 0a48 	vmov.f32	s0, s16
 800ee52:	f000 f935 	bl	800f0c0 <__ieee754_sqrtf>
 800ee56:	eee8 ca2d 	vfma.f32	s25, s16, s27
 800ee5a:	eee8 aa0d 	vfma.f32	s21, s16, s26
 800ee5e:	eeac ca88 	vfma.f32	s24, s25, s16
 800ee62:	eeaa aa88 	vfma.f32	s20, s21, s16
 800ee66:	eeec ba08 	vfma.f32	s23, s24, s16
 800ee6a:	ee10 3a10 	vmov	r3, s0
 800ee6e:	eeab ba88 	vfma.f32	s22, s23, s16
 800ee72:	f36f 030b 	bfc	r3, #0, #12
 800ee76:	eeea 9a08 	vfma.f32	s19, s20, s16
 800ee7a:	ee07 3a90 	vmov	s15, r3
 800ee7e:	eeeb 8a08 	vfma.f32	s17, s22, s16
 800ee82:	eeb0 6a48 	vmov.f32	s12, s16
 800ee86:	eea7 6ae7 	vfms.f32	s12, s15, s15
 800ee8a:	eea9 9a88 	vfma.f32	s18, s19, s16
 800ee8e:	ee70 6a27 	vadd.f32	s13, s0, s15
 800ee92:	ee68 8a88 	vmul.f32	s17, s17, s16
 800ee96:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800ee9a:	eec8 6a89 	vdiv.f32	s13, s17, s18
 800ee9e:	eea0 7a26 	vfma.f32	s14, s0, s13
 800eea2:	ee37 0a87 	vadd.f32	s0, s15, s14
 800eea6:	ee30 0a00 	vadd.f32	s0, s0, s0
 800eeaa:	e740      	b.n	800ed2e <__ieee754_acosf+0x22>
 800eeac:	ed9f 0a11 	vldr	s0, [pc, #68]	@ 800eef4 <__ieee754_acosf+0x1e8>
 800eeb0:	e73d      	b.n	800ed2e <__ieee754_acosf+0x22>
 800eeb2:	bf00      	nop
 800eeb4:	40490fdb 	.word	0x40490fdb
 800eeb8:	00000000 	.word	0x00000000
 800eebc:	3811ef08 	.word	0x3811ef08
 800eec0:	3a4f7f04 	.word	0x3a4f7f04
 800eec4:	bf303361 	.word	0xbf303361
 800eec8:	bd241146 	.word	0xbd241146
 800eecc:	3e4e0aa8 	.word	0x3e4e0aa8
 800eed0:	bea6b090 	.word	0xbea6b090
 800eed4:	3e2aaaab 	.word	0x3e2aaaab
 800eed8:	3d9dc62e 	.word	0x3d9dc62e
 800eedc:	4001572d 	.word	0x4001572d
 800eee0:	c019d139 	.word	0xc019d139
 800eee4:	33a22168 	.word	0x33a22168
 800eee8:	3fc90fda 	.word	0x3fc90fda
 800eeec:	b3a22168 	.word	0xb3a22168
 800eef0:	40490fda 	.word	0x40490fda
 800eef4:	3fc90fdb 	.word	0x3fc90fdb

0800eef8 <__ieee754_asinf>:
 800eef8:	b538      	push	{r3, r4, r5, lr}
 800eefa:	ee10 5a10 	vmov	r5, s0
 800eefe:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800ef02:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 800ef06:	ed2d 8b04 	vpush	{d8-d9}
 800ef0a:	d10c      	bne.n	800ef26 <__ieee754_asinf+0x2e>
 800ef0c:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800f080 <__ieee754_asinf+0x188>
 800ef10:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 800f084 <__ieee754_asinf+0x18c>
 800ef14:	ee60 7a27 	vmul.f32	s15, s0, s15
 800ef18:	eee0 7a07 	vfma.f32	s15, s0, s14
 800ef1c:	eeb0 0a67 	vmov.f32	s0, s15
 800ef20:	ecbd 8b04 	vpop	{d8-d9}
 800ef24:	bd38      	pop	{r3, r4, r5, pc}
 800ef26:	d904      	bls.n	800ef32 <__ieee754_asinf+0x3a>
 800ef28:	ee70 7a40 	vsub.f32	s15, s0, s0
 800ef2c:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800ef30:	e7f6      	b.n	800ef20 <__ieee754_asinf+0x28>
 800ef32:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800ef36:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800ef3a:	d20b      	bcs.n	800ef54 <__ieee754_asinf+0x5c>
 800ef3c:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 800ef40:	d252      	bcs.n	800efe8 <__ieee754_asinf+0xf0>
 800ef42:	eddf 7a51 	vldr	s15, [pc, #324]	@ 800f088 <__ieee754_asinf+0x190>
 800ef46:	ee70 7a27 	vadd.f32	s15, s0, s15
 800ef4a:	eef4 7ae8 	vcmpe.f32	s15, s17
 800ef4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef52:	dce5      	bgt.n	800ef20 <__ieee754_asinf+0x28>
 800ef54:	f7ff fdf0 	bl	800eb38 <fabsf>
 800ef58:	ee38 8ac0 	vsub.f32	s16, s17, s0
 800ef5c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800ef60:	ee28 8a27 	vmul.f32	s16, s16, s15
 800ef64:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800f08c <__ieee754_asinf+0x194>
 800ef68:	eddf 7a49 	vldr	s15, [pc, #292]	@ 800f090 <__ieee754_asinf+0x198>
 800ef6c:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 800f094 <__ieee754_asinf+0x19c>
 800ef70:	eea8 7a27 	vfma.f32	s14, s16, s15
 800ef74:	eddf 7a48 	vldr	s15, [pc, #288]	@ 800f098 <__ieee754_asinf+0x1a0>
 800ef78:	eee7 7a08 	vfma.f32	s15, s14, s16
 800ef7c:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 800f09c <__ieee754_asinf+0x1a4>
 800ef80:	eea7 7a88 	vfma.f32	s14, s15, s16
 800ef84:	eddf 7a46 	vldr	s15, [pc, #280]	@ 800f0a0 <__ieee754_asinf+0x1a8>
 800ef88:	eee7 7a08 	vfma.f32	s15, s14, s16
 800ef8c:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800f0a4 <__ieee754_asinf+0x1ac>
 800ef90:	eea7 9a88 	vfma.f32	s18, s15, s16
 800ef94:	eddf 7a44 	vldr	s15, [pc, #272]	@ 800f0a8 <__ieee754_asinf+0x1b0>
 800ef98:	eee8 7a07 	vfma.f32	s15, s16, s14
 800ef9c:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 800f0ac <__ieee754_asinf+0x1b4>
 800efa0:	eea7 7a88 	vfma.f32	s14, s15, s16
 800efa4:	eddf 7a42 	vldr	s15, [pc, #264]	@ 800f0b0 <__ieee754_asinf+0x1b8>
 800efa8:	eee7 7a08 	vfma.f32	s15, s14, s16
 800efac:	eeb0 0a48 	vmov.f32	s0, s16
 800efb0:	eee7 8a88 	vfma.f32	s17, s15, s16
 800efb4:	f000 f884 	bl	800f0c0 <__ieee754_sqrtf>
 800efb8:	4b3e      	ldr	r3, [pc, #248]	@ (800f0b4 <__ieee754_asinf+0x1bc>)
 800efba:	ee29 9a08 	vmul.f32	s18, s18, s16
 800efbe:	429c      	cmp	r4, r3
 800efc0:	ee89 6a28 	vdiv.f32	s12, s18, s17
 800efc4:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800efc8:	d93d      	bls.n	800f046 <__ieee754_asinf+0x14e>
 800efca:	eea0 0a06 	vfma.f32	s0, s0, s12
 800efce:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 800f0b8 <__ieee754_asinf+0x1c0>
 800efd2:	eee0 7a26 	vfma.f32	s15, s0, s13
 800efd6:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 800f084 <__ieee754_asinf+0x18c>
 800efda:	ee30 0a67 	vsub.f32	s0, s0, s15
 800efde:	2d00      	cmp	r5, #0
 800efe0:	bfd8      	it	le
 800efe2:	eeb1 0a40 	vnegle.f32	s0, s0
 800efe6:	e79b      	b.n	800ef20 <__ieee754_asinf+0x28>
 800efe8:	ee60 7a00 	vmul.f32	s15, s0, s0
 800efec:	eddf 6a28 	vldr	s13, [pc, #160]	@ 800f090 <__ieee754_asinf+0x198>
 800eff0:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 800f08c <__ieee754_asinf+0x194>
 800eff4:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 800f0a4 <__ieee754_asinf+0x1ac>
 800eff8:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800effc:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800f098 <__ieee754_asinf+0x1a0>
 800f000:	eee7 6a27 	vfma.f32	s13, s14, s15
 800f004:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 800f09c <__ieee754_asinf+0x1a4>
 800f008:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800f00c:	eddf 6a24 	vldr	s13, [pc, #144]	@ 800f0a0 <__ieee754_asinf+0x1a8>
 800f010:	eee7 6a27 	vfma.f32	s13, s14, s15
 800f014:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 800f094 <__ieee754_asinf+0x19c>
 800f018:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800f01c:	eddf 6a22 	vldr	s13, [pc, #136]	@ 800f0a8 <__ieee754_asinf+0x1b0>
 800f020:	eee7 6a86 	vfma.f32	s13, s15, s12
 800f024:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 800f0ac <__ieee754_asinf+0x1b4>
 800f028:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800f02c:	eddf 6a20 	vldr	s13, [pc, #128]	@ 800f0b0 <__ieee754_asinf+0x1b8>
 800f030:	eee6 6a27 	vfma.f32	s13, s12, s15
 800f034:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f038:	eee6 8aa7 	vfma.f32	s17, s13, s15
 800f03c:	eec7 7a28 	vdiv.f32	s15, s14, s17
 800f040:	eea0 0a27 	vfma.f32	s0, s0, s15
 800f044:	e76c      	b.n	800ef20 <__ieee754_asinf+0x28>
 800f046:	ee10 3a10 	vmov	r3, s0
 800f04a:	f36f 030b 	bfc	r3, #0, #12
 800f04e:	ee07 3a10 	vmov	s14, r3
 800f052:	eea7 8a47 	vfms.f32	s16, s14, s14
 800f056:	ee70 5a00 	vadd.f32	s11, s0, s0
 800f05a:	ee30 0a07 	vadd.f32	s0, s0, s14
 800f05e:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800f080 <__ieee754_asinf+0x188>
 800f062:	ee88 5a00 	vdiv.f32	s10, s16, s0
 800f066:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 800f0bc <__ieee754_asinf+0x1c4>
 800f06a:	eee5 7a66 	vfms.f32	s15, s10, s13
 800f06e:	eed5 7a86 	vfnms.f32	s15, s11, s12
 800f072:	eeb0 6a40 	vmov.f32	s12, s0
 800f076:	eea7 6a66 	vfms.f32	s12, s14, s13
 800f07a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800f07e:	e7ac      	b.n	800efda <__ieee754_asinf+0xe2>
 800f080:	b33bbd2e 	.word	0xb33bbd2e
 800f084:	3fc90fdb 	.word	0x3fc90fdb
 800f088:	7149f2ca 	.word	0x7149f2ca
 800f08c:	3a4f7f04 	.word	0x3a4f7f04
 800f090:	3811ef08 	.word	0x3811ef08
 800f094:	3e2aaaab 	.word	0x3e2aaaab
 800f098:	bd241146 	.word	0xbd241146
 800f09c:	3e4e0aa8 	.word	0x3e4e0aa8
 800f0a0:	bea6b090 	.word	0xbea6b090
 800f0a4:	3d9dc62e 	.word	0x3d9dc62e
 800f0a8:	bf303361 	.word	0xbf303361
 800f0ac:	4001572d 	.word	0x4001572d
 800f0b0:	c019d139 	.word	0xc019d139
 800f0b4:	3f799999 	.word	0x3f799999
 800f0b8:	333bbd2e 	.word	0x333bbd2e
 800f0bc:	3f490fdb 	.word	0x3f490fdb

0800f0c0 <__ieee754_sqrtf>:
 800f0c0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800f0c4:	4770      	bx	lr
	...

0800f0c8 <_init>:
 800f0c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0ca:	bf00      	nop
 800f0cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f0ce:	bc08      	pop	{r3}
 800f0d0:	469e      	mov	lr, r3
 800f0d2:	4770      	bx	lr

0800f0d4 <_fini>:
 800f0d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0d6:	bf00      	nop
 800f0d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f0da:	bc08      	pop	{r3}
 800f0dc:	469e      	mov	lr, r3
 800f0de:	4770      	bx	lr
