//
// ***********************************************************************
// Unpublished work. Copyright 2021 Siemens
// For use only with Tessent tools
// ***********************************************************************
// File Type:       Tessent Cell Library 
// Generated by:    Tessent Libcomp 
// Tool Version:    2022.4 
// Tool Build Date:   Tue Nov 29 21:19:37 GMT 2022 
// ***********************************************************************
// Library Created : Local Time = Fri Apr 25 09:41:25 2025
//                          GMT = Fri Apr 25 04:11:25 2025

//


library_format_version = 9;

array_delimiter = "[]";

model udp_mux2
  (out, in0, in1, sel)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (in0) ( mux_in0; )
  input (in1) ( mux_in1; )
  input (sel) ( mux_select; )
  output (out) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (in0, in1, sel, out);
  )
) // end model udp_mux2



model udp_dff
  (out, in, clk, clr,
   set, NOTIFIER)
(
  model_source = verilog_udp;
  simulation_function = dff;

  input (in) ( data_in; )
  input (clk) ( posedge_clock; )  // Posedge Triggered Clock.
  input (clr) ( active_high_reset; )  // ActiveHI Asynch. Reset.
  input (set) ( active_high_set; )  // ActiveHI Asynch. Set.
  input (NOTIFIER) ( unused; no_fault = sa0 sa1; )  // Notifier.
  output (out) ( data_out; )
  (
    primitive = _inv mlc_set_not_gate (set, mlc_set_not_net);
    primitive = _and mlc_reset_and_gate (mlc_set_not_net, clr, mlc_reset_and_net);
    primitive = _dff mlc_dff (set, mlc_reset_and_net, clk, in, out,  );
  )
) // end model udp_dff



model udp_tlat
  (out, in, enable, clr,
   set, NOTIFIER)
(
  model_source = verilog_udp;
  simulation_function = latch;

  input (in) ( data_in; )
  input (enable) ( active_high_clock; )  // ActiveHI Level Sensitive Clock.
  input (clr) ( active_high_reset; )  // ActiveHI Asynch. Reset.
  input (set) ( active_high_set; )  // ActiveHI Asynch. Set.
  input (NOTIFIER) ( unused; no_fault = sa0 sa1; )  // Notifier.
  output (out) ( data_out; )
  (
    primitive = _inv mlc_set_not_gate (set, mlc_set_not_net);
    primitive = _and mlc_reset_and_gate (mlc_set_not_net, clr, mlc_reset_and_net);
    primitive = _dlat mlc_latch (set, mlc_reset_and_net, enable, in, out,  );
  )
) // end model udp_tlat




model ACHCONX2
  (A, B, CI, CON)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (CI) ( )
  output (CON) ()
  (
    primitive = _and  mlc_and_1 ( A, B, I0_out );
    primitive = _and  mlc_and_2 ( B, CI, I1_out );
    primitive = _and  mlc_and_3 ( CI, A, I3_out );
    primitive = _or  mlc_or_1 ( I0_out, I1_out, I3_out, I4_out );
    primitive = _inv  mlc_inv_1 ( I4_out, CON );
  )
)

model ADDFHX1
  (A, B, CI, CO, S)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (CI) ( )
  output (CO) ()
  output (S) ()
  (
    primitive = _and  mlc_and_1 ( A, B, I0_out );
    primitive = _and  mlc_and_2 ( B, CI, I1_out );
    primitive = _and  mlc_and_3 ( CI, A, I3_out );
    primitive = _or  mlc_or_1 ( I0_out, I1_out, I3_out, CO );
    primitive = _xor  mlc_xor_1 ( A, B, I5_out );
    primitive = _xor  mlc_xor_2 ( I5_out, CI, S );
  )
)

model ADDFHX2
  (A, B, CI, CO, S)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (CI) ( )
  output (CO) ()
  output (S) ()
  (
    primitive = _and  mlc_and_1 ( A, B, I0_out );
    primitive = _and  mlc_and_2 ( B, CI, I1_out );
    primitive = _and  mlc_and_3 ( CI, A, I3_out );
    primitive = _or  mlc_or_1 ( I0_out, I1_out, I3_out, CO );
    primitive = _xor  mlc_xor_1 ( A, B, I5_out );
    primitive = _xor  mlc_xor_2 ( I5_out, CI, S );
  )
)

model ADDFHX4
  (A, B, CI, CO, S)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (CI) ( )
  output (CO) ()
  output (S) ()
  (
    primitive = _and  mlc_and_1 ( A, B, I0_out );
    primitive = _and  mlc_and_2 ( B, CI, I1_out );
    primitive = _and  mlc_and_3 ( CI, A, I3_out );
    primitive = _or  mlc_or_1 ( I0_out, I1_out, I3_out, CO );
    primitive = _xor  mlc_xor_1 ( A, B, I5_out );
    primitive = _xor  mlc_xor_2 ( I5_out, CI, S );
  )
)

model ADDFHXL
  (A, B, CI, CO, S)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (CI) ( )
  output (CO) ()
  output (S) ()
  (
    primitive = _and  mlc_and_1 ( A, B, I0_out );
    primitive = _and  mlc_and_2 ( B, CI, I1_out );
    primitive = _and  mlc_and_3 ( CI, A, I3_out );
    primitive = _or  mlc_or_1 ( I0_out, I1_out, I3_out, CO );
    primitive = _xor  mlc_xor_1 ( A, B, I5_out );
    primitive = _xor  mlc_xor_2 ( I5_out, CI, S );
  )
)

model ADDFX1
  (A, B, CI, CO, S)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (CI) ( )
  output (CO) ()
  output (S) ()
  (
    primitive = _and  mlc_and_1 ( A, B, I0_out );
    primitive = _and  mlc_and_2 ( B, CI, I1_out );
    primitive = _and  mlc_and_3 ( CI, A, I3_out );
    primitive = _or  mlc_or_1 ( I0_out, I1_out, I3_out, CO );
    primitive = _xor  mlc_xor_1 ( A, B, I5_out );
    primitive = _xor  mlc_xor_2 ( I5_out, CI, S );
  )
)

model ADDFX2
  (A, B, CI, CO, S)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (CI) ( )
  output (CO) ()
  output (S) ()
  (
    primitive = _and  mlc_and_1 ( A, B, I0_out );
    primitive = _and  mlc_and_2 ( B, CI, I1_out );
    primitive = _and  mlc_and_3 ( CI, A, I3_out );
    primitive = _or  mlc_or_1 ( I0_out, I1_out, I3_out, CO );
    primitive = _xor  mlc_xor_1 ( A, B, I5_out );
    primitive = _xor  mlc_xor_2 ( I5_out, CI, S );
  )
)

model ADDFX4
  (A, B, CI, CO, S)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (CI) ( )
  output (CO) ()
  output (S) ()
  (
    primitive = _and  mlc_and_1 ( A, B, I0_out );
    primitive = _and  mlc_and_2 ( B, CI, I1_out );
    primitive = _and  mlc_and_3 ( CI, A, I3_out );
    primitive = _or  mlc_or_1 ( I0_out, I1_out, I3_out, CO );
    primitive = _xor  mlc_xor_1 ( A, B, I5_out );
    primitive = _xor  mlc_xor_2 ( I5_out, CI, S );
  )
)

model ADDFXL
  (A, B, CI, CO, S)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (CI) ( )
  output (CO) ()
  output (S) ()
  (
    primitive = _and  mlc_and_1 ( A, B, I0_out );
    primitive = _and  mlc_and_2 ( B, CI, I1_out );
    primitive = _and  mlc_and_3 ( CI, A, I3_out );
    primitive = _or  mlc_or_1 ( I0_out, I1_out, I3_out, CO );
    primitive = _xor  mlc_xor_1 ( A, B, I5_out );
    primitive = _xor  mlc_xor_2 ( I5_out, CI, S );
  )
)

model ADDHX1
  (A, B, CO, S)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (CO) ()
  output (S) ()
  (
    primitive = _and  mlc_and_1 ( A, B, CO );
    primitive = _xor  mlc_xor_1 ( A, B, S );
  )
)

model ADDHX2
  (A, B, CO, S)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (CO) ()
  output (S) ()
  (
    primitive = _and  mlc_and_1 ( A, B, CO );
    primitive = _xor  mlc_xor_1 ( A, B, S );
  )
)

model ADDHX4
  (A, B, CO, S)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (CO) ()
  output (S) ()
  (
    primitive = _and  mlc_and_1 ( A, B, CO );
    primitive = _xor  mlc_xor_1 ( A, B, S );
  )
)

model ADDHXL
  (A, B, CO, S)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (CO) ()
  output (S) ()
  (
    primitive = _and  mlc_and_1 ( A, B, CO );
    primitive = _xor  mlc_xor_1 ( A, B, S );
  )
)

model AND2X1
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, Y );
  )
)

model AND2X2
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, Y );
  )
)

model AND2X4
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, Y );
  )
)

model AND2X6
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, Y );
  )
)

model AND2X8
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, Y );
  )
)

model AND2XL
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, Y );
  )
)

model AND3X1
  (A, B, C, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, C, Y );
  )
)

model AND3X2
  (A, B, C, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, C, Y );
  )
)

model AND3X4
  (A, B, C, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, C, Y );
  )
)

model AND3X6
  (A, B, C, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, C, Y );
  )
)

model AND3X8
  (A, B, C, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, C, Y );
  )
)

model AND3XL
  (A, B, C, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, C, Y );
  )
)

model AND4X1
  (A, B, C, D, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, C, D, Y );
  )
)

model AND4X2
  (A, B, C, D, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, C, D, Y );
  )
)

model AND4X4
  (A, B, C, D, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, C, D, Y );
  )
)

model AND4X6
  (A, B, C, D, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, C, D, Y );
  )
)

model AND4X8
  (A, B, C, D, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, C, D, Y );
  )
)

model AND4XL
  (A, B, C, D, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, C, D, Y );
  )
)

model ANTENNA
  (A)
(
  model_source = verilog_module;
  input (A) (unused; no_fault = sa0 sa1;)
)  // Empty Verilog Module.

model AO21X1
  (A0, A1, B0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, I0_out );
    primitive = _or  mlc_or_1 ( I0_out, B0, Y );
  )
)

model AO21X2
  (A0, A1, B0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, I0_out );
    primitive = _or  mlc_or_1 ( I0_out, B0, Y );
  )
)

model AO21X4
  (A0, A1, B0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, I0_out );
    primitive = _or  mlc_or_1 ( I0_out, B0, Y );
  )
)

model AO21XL
  (A0, A1, B0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, I0_out );
    primitive = _or  mlc_or_1 ( I0_out, B0, Y );
  )
)

model AO22X1
  (A0, A1, B0, B1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, I0_out );
    primitive = _and  mlc_and_2 ( B0, B1, I1_out );
    primitive = _or  mlc_or_1 ( I0_out, I1_out, Y );
  )
)

model AO22X2
  (A0, A1, B0, B1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, I0_out );
    primitive = _and  mlc_and_2 ( B0, B1, I1_out );
    primitive = _or  mlc_or_1 ( I0_out, I1_out, Y );
  )
)

model AO22X4
  (A0, A1, B0, B1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, I0_out );
    primitive = _and  mlc_and_2 ( B0, B1, I1_out );
    primitive = _or  mlc_or_1 ( I0_out, I1_out, Y );
  )
)

model AO22XL
  (A0, A1, B0, B1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, I0_out );
    primitive = _and  mlc_and_2 ( B0, B1, I1_out );
    primitive = _or  mlc_or_1 ( I0_out, I1_out, Y );
  )
)

model AOI211X1
  (A0, A1, B0, C0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (C0) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, I0_out );
    primitive = _or  mlc_or_1 ( I0_out, B0, C0, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model AOI211X2
  (A0, A1, B0, C0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (C0) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, I0_out );
    primitive = _or  mlc_or_1 ( I0_out, B0, C0, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model AOI211X4
  (A0, A1, B0, C0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (C0) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, I0_out );
    primitive = _or  mlc_or_1 ( I0_out, B0, C0, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model AOI211XL
  (A0, A1, B0, C0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (C0) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, I0_out );
    primitive = _or  mlc_or_1 ( I0_out, B0, C0, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model AOI21X1
  (A0, A1, B0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, I0_out );
    primitive = _or  mlc_or_1 ( I0_out, B0, I1_out );
    primitive = _inv  mlc_inv_1 ( I1_out, Y );
  )
)

model AOI21X2
  (A0, A1, B0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, I0_out );
    primitive = _or  mlc_or_1 ( I0_out, B0, I1_out );
    primitive = _inv  mlc_inv_1 ( I1_out, Y );
  )
)

model AOI21X4
  (A0, A1, B0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, I0_out );
    primitive = _or  mlc_or_1 ( I0_out, B0, I1_out );
    primitive = _inv  mlc_inv_1 ( I1_out, Y );
  )
)

model AOI21XL
  (A0, A1, B0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, I0_out );
    primitive = _or  mlc_or_1 ( I0_out, B0, I1_out );
    primitive = _inv  mlc_inv_1 ( I1_out, Y );
  )
)

model AOI221X1
  (A0, A1, B0, B1,
  C0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  input (C0) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, I0_out );
    primitive = _and  mlc_and_2 ( B0, B1, I1_out );
    primitive = _or  mlc_or_1 ( I0_out, I1_out, C0, I3_out );
    primitive = _inv  mlc_inv_1 ( I3_out, Y );
  )
)

model AOI221X2
  (A0, A1, B0, B1,
  C0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  input (C0) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, I0_out );
    primitive = _and  mlc_and_2 ( B0, B1, I1_out );
    primitive = _or  mlc_or_1 ( I0_out, I1_out, C0, I3_out );
    primitive = _inv  mlc_inv_1 ( I3_out, Y );
  )
)

model AOI221X4
  (A0, A1, B0, B1,
  C0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  input (C0) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, I0_out );
    primitive = _and  mlc_and_2 ( B0, B1, I1_out );
    primitive = _or  mlc_or_1 ( I0_out, I1_out, C0, I3_out );
    primitive = _inv  mlc_inv_1 ( I3_out, Y );
  )
)

model AOI221XL
  (A0, A1, B0, B1,
  C0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  input (C0) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, I0_out );
    primitive = _and  mlc_and_2 ( B0, B1, I1_out );
    primitive = _or  mlc_or_1 ( I0_out, I1_out, C0, I3_out );
    primitive = _inv  mlc_inv_1 ( I3_out, Y );
  )
)

model AOI222X1
  (A0, A1, B0, B1,
  C0, C1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  input (C0) ( )
  input (C1) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, I0_out );
    primitive = _and  mlc_and_2 ( C0, C1, I1_out );
    primitive = _and  mlc_and_3 ( B0, B1, I3_out );
    primitive = _or  mlc_or_1 ( I0_out, I1_out, I3_out, I4_out );
    primitive = _inv  mlc_inv_1 ( I4_out, Y );
  )
)

model AOI222X2
  (A0, A1, B0, B1,
  C0, C1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  input (C0) ( )
  input (C1) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, I0_out );
    primitive = _and  mlc_and_2 ( C0, C1, I1_out );
    primitive = _and  mlc_and_3 ( B0, B1, I3_out );
    primitive = _or  mlc_or_1 ( I0_out, I1_out, I3_out, I4_out );
    primitive = _inv  mlc_inv_1 ( I4_out, Y );
  )
)

model AOI222X4
  (A0, A1, B0, B1,
  C0, C1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  input (C0) ( )
  input (C1) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( C0, C1, I0_out );
    primitive = _and  mlc_and_2 ( A0, A1, I1_out );
    primitive = _and  mlc_and_3 ( B0, B1, I3_out );
    primitive = _or  mlc_or_1 ( I0_out, I1_out, I3_out, I4_out );
    primitive = _inv  mlc_inv_1 ( I4_out, Y );
  )
)

model AOI222XL
  (A0, A1, B0, B1,
  C0, C1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  input (C0) ( )
  input (C1) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, I0_out );
    primitive = _and  mlc_and_2 ( C0, C1, I1_out );
    primitive = _and  mlc_and_3 ( B0, B1, I3_out );
    primitive = _or  mlc_or_1 ( I0_out, I1_out, I3_out, I4_out );
    primitive = _inv  mlc_inv_1 ( I4_out, Y );
  )
)

model AOI22X1
  (A0, A1, B0, B1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, I0_out );
    primitive = _and  mlc_and_2 ( B0, B1, I1_out );
    primitive = _or  mlc_or_1 ( I0_out, I1_out, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model AOI22X2
  (A0, A1, B0, B1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, I0_out );
    primitive = _and  mlc_and_2 ( B0, B1, I1_out );
    primitive = _or  mlc_or_1 ( I0_out, I1_out, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model AOI22X4
  (A0, A1, B0, B1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, I0_out );
    primitive = _and  mlc_and_2 ( B0, B1, I1_out );
    primitive = _or  mlc_or_1 ( I0_out, I1_out, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model AOI22XL
  (A0, A1, B0, B1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, I0_out );
    primitive = _and  mlc_and_2 ( B0, B1, I1_out );
    primitive = _or  mlc_or_1 ( I0_out, I1_out, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model AOI2BB1X1
  (A0N, A1N, B0, Y)
(
  model_source = verilog_module;
  input (A0N) ( )
  input (A1N) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0N, A1N, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, I1_out );
    primitive = _or  mlc_or_2 ( I1_out, B0, I2_out );
    primitive = _inv  mlc_inv_2 ( I2_out, Y );
  )
)

model AOI2BB1X2
  (A0N, A1N, B0, Y)
(
  model_source = verilog_module;
  input (A0N) ( )
  input (A1N) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0N, A1N, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, I1_out );
    primitive = _or  mlc_or_2 ( I1_out, B0, I2_out );
    primitive = _inv  mlc_inv_2 ( I2_out, Y );
  )
)

model AOI2BB1X4
  (A0N, A1N, B0, Y)
(
  model_source = verilog_module;
  input (A0N) ( )
  input (A1N) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0N, A1N, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, I1_out );
    primitive = _or  mlc_or_2 ( I1_out, B0, I2_out );
    primitive = _inv  mlc_inv_2 ( I2_out, Y );
  )
)

model AOI2BB1XL
  (A0N, A1N, B0, Y)
(
  model_source = verilog_module;
  input (A0N) ( )
  input (A1N) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0N, A1N, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, I1_out );
    primitive = _or  mlc_or_2 ( I1_out, B0, I2_out );
    primitive = _inv  mlc_inv_2 ( I2_out, Y );
  )
)

model AOI2BB2X1
  (A0N, A1N, B0, B1, Y)
(
  model_source = verilog_module;
  input (A0N) ( )
  input (A1N) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0N, A1N, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, I1_out );
    primitive = _and  mlc_and_1 ( B0, B1, I2_out );
    primitive = _or  mlc_or_2 ( I1_out, I2_out, I3_out );
    primitive = _inv  mlc_inv_2 ( I3_out, Y );
  )
)

model AOI2BB2X2
  (A0N, A1N, B0, B1, Y)
(
  model_source = verilog_module;
  input (A0N) ( )
  input (A1N) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0N, A1N, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, I1_out );
    primitive = _and  mlc_and_1 ( B0, B1, I2_out );
    primitive = _or  mlc_or_2 ( I1_out, I2_out, I3_out );
    primitive = _inv  mlc_inv_2 ( I3_out, Y );
  )
)

model AOI2BB2X4
  (A0N, A1N, B0, B1, Y)
(
  model_source = verilog_module;
  input (A0N) ( )
  input (A1N) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0N, A1N, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, I1_out );
    primitive = _and  mlc_and_1 ( B0, B1, I2_out );
    primitive = _or  mlc_or_2 ( I1_out, I2_out, I3_out );
    primitive = _inv  mlc_inv_2 ( I3_out, Y );
  )
)

model AOI2BB2XL
  (A0N, A1N, B0, B1, Y)
(
  model_source = verilog_module;
  input (A0N) ( )
  input (A1N) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0N, A1N, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, I1_out );
    primitive = _and  mlc_and_1 ( B0, B1, I2_out );
    primitive = _or  mlc_or_2 ( I1_out, I2_out, I3_out );
    primitive = _inv  mlc_inv_2 ( I3_out, Y );
  )
)

model AOI31X1
  (A0, A1, A2, B0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (A2) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, A2, I1_out );
    primitive = _or  mlc_or_1 ( I1_out, B0, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model AOI31X2
  (A0, A1, A2, B0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (A2) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, A2, I1_out );
    primitive = _or  mlc_or_1 ( I1_out, B0, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model AOI31X4
  (A0, A1, A2, B0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (A2) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, A2, I1_out );
    primitive = _or  mlc_or_1 ( I1_out, B0, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model AOI31XL
  (A0, A1, A2, B0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (A2) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, A2, I1_out );
    primitive = _or  mlc_or_1 ( I1_out, B0, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model AOI32X1
  (A0, A1, A2, B0,
  B1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (A2) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, A2, I1_out );
    primitive = _and  mlc_and_2 ( B0, B1, I2_out );
    primitive = _or  mlc_or_1 ( I1_out, I2_out, I3_out );
    primitive = _inv  mlc_inv_1 ( I3_out, Y );
  )
)

model AOI32X2
  (A0, A1, A2, B0,
  B1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (A2) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, A2, I1_out );
    primitive = _and  mlc_and_2 ( B0, B1, I2_out );
    primitive = _or  mlc_or_1 ( I1_out, I2_out, I3_out );
    primitive = _inv  mlc_inv_1 ( I3_out, Y );
  )
)

model AOI32X4
  (A0, A1, A2, B0,
  B1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (A2) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, A2, I1_out );
    primitive = _and  mlc_and_2 ( B0, B1, I2_out );
    primitive = _or  mlc_or_1 ( I1_out, I2_out, I3_out );
    primitive = _inv  mlc_inv_1 ( I3_out, Y );
  )
)

model AOI32XL
  (A0, A1, A2, B0,
  B1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (A2) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, A2, I1_out );
    primitive = _and  mlc_and_2 ( B0, B1, I2_out );
    primitive = _or  mlc_or_1 ( I1_out, I2_out, I3_out );
    primitive = _inv  mlc_inv_1 ( I3_out, Y );
  )
)

model AOI33X1
  (A0, A1, A2, B0,
  B1, B2, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (A2) ( )
  input (B0) ( )
  input (B1) ( )
  input (B2) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, A2, I1_out );
    primitive = _and  mlc_and_2 ( B0, B1, B2, I3_out );
    primitive = _or  mlc_or_1 ( I1_out, I3_out, I4_out );
    primitive = _inv  mlc_inv_1 ( I4_out, Y );
  )
)

model AOI33X2
  (A0, A1, A2, B0,
  B1, B2, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (A2) ( )
  input (B0) ( )
  input (B1) ( )
  input (B2) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, A2, I1_out );
    primitive = _and  mlc_and_2 ( B0, B1, B2, I3_out );
    primitive = _or  mlc_or_1 ( I1_out, I3_out, I4_out );
    primitive = _inv  mlc_inv_1 ( I4_out, Y );
  )
)

model AOI33X4
  (A0, A1, A2, B0,
  B1, B2, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (A2) ( )
  input (B0) ( )
  input (B1) ( )
  input (B2) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, A2, I1_out );
    primitive = _and  mlc_and_2 ( B0, B1, B2, I3_out );
    primitive = _or  mlc_or_1 ( I1_out, I3_out, I4_out );
    primitive = _inv  mlc_inv_1 ( I4_out, Y );
  )
)

model AOI33XL
  (A0, A1, A2, B0,
  B1, B2, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (A2) ( )
  input (B0) ( )
  input (B1) ( )
  input (B2) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0, A1, A2, I1_out );
    primitive = _and  mlc_and_2 ( B0, B1, B2, I3_out );
    primitive = _or  mlc_or_1 ( I1_out, I3_out, I4_out );
    primitive = _inv  mlc_inv_1 ( I4_out, Y );
  )
)

model BMXIX2
  (A, M0, M1, PPN,
  S, X2)
(
  model_source = verilog_module;
  input (A) ( )
  input (M0) ( )
  input (M1) ( )
  input (S) ( )
  input (X2) ( )
  output (PPN) ()
  (
    instance = udp_mux2 ( I0_out, S, A, M0 );
    instance = udp_mux2 ( I1_out, S, A, M1 );
    instance = udp_mux2 ( PPN, I1_out, I0_out, X2 );
  )
)

model BMXIX4
  (A, M0, M1, PPN,
  S, X2)
(
  model_source = verilog_module;
  input (A) ( )
  input (M0) ( )
  input (M1) ( )
  input (S) ( )
  input (X2) ( )
  output (PPN) ()
  (
    instance = udp_mux2 ( I0_out, S, A, M0 );
    instance = udp_mux2 ( I1_out, S, A, M1 );
    instance = udp_mux2 ( PPN, I1_out, I0_out, X2 );
  )
)

model BUFX12
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _buf  mlc_buf_1 ( A, Y );
  )
)

model BUFX16
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _buf  mlc_buf_1 ( A, Y );
  )
)

model BUFX2
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _buf  mlc_buf_1 ( A, Y );
  )
)

model BUFX20
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _buf  mlc_buf_1 ( A, Y );
  )
)

model BUFX3
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _buf  mlc_buf_1 ( A, Y );
  )
)

model BUFX4
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _buf  mlc_buf_1 ( A, Y );
  )
)

model BUFX6
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _buf  mlc_buf_1 ( A, Y );
  )
)

model BUFX8
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _buf  mlc_buf_1 ( A, Y );
  )
)

model CLKAND2X12
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, Y );
  )
)

model CLKAND2X2
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, Y );
  )
)

model CLKAND2X3
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, Y );
  )
)

model CLKAND2X4
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, Y );
  )
)

model CLKAND2X6
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, Y );
  )
)

model CLKAND2X8
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, Y );
  )
)

model CLKBUFX12
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _buf  mlc_buf_1 ( A, Y );
  )
)

model CLKBUFX16
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _buf  mlc_buf_1 ( A, Y );
  )
)

model CLKBUFX2
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _buf  mlc_buf_1 ( A, Y );
  )
)

model CLKBUFX20
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _buf  mlc_buf_1 ( A, Y );
  )
)

model CLKBUFX3
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _buf  mlc_buf_1 ( A, Y );
  )
)

model CLKBUFX4
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _buf  mlc_buf_1 ( A, Y );
  )
)

model CLKBUFX6
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _buf  mlc_buf_1 ( A, Y );
  )
)

model CLKBUFX8
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _buf  mlc_buf_1 ( A, Y );
  )
)

model CLKINVX1
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( A, Y );
  )
)

model CLKINVX12
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( A, Y );
  )
)

model CLKINVX16
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( A, Y );
  )
)

model CLKINVX2
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( A, Y );
  )
)

model CLKINVX20
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( A, Y );
  )
)

model CLKINVX3
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( A, Y );
  )
)

model CLKINVX4
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( A, Y );
  )
)

model CLKINVX6
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( A, Y );
  )
)

model CLKINVX8
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( A, Y );
  )
)

model CLKMX2X12
  (A, B, S0, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (S0) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( Y, A, B, S0 );
  )
)

model CLKMX2X2
  (A, B, S0, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (S0) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( Y, A, B, S0 );
  )
)

model CLKMX2X3
  (A, B, S0, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (S0) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( Y, A, B, S0 );
  )
)

model CLKMX2X4
  (A, B, S0, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (S0) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( Y, A, B, S0 );
  )
)

model CLKMX2X6
  (A, B, S0, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (S0) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( Y, A, B, S0 );
  )
)

model CLKMX2X8
  (A, B, S0, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (S0) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( Y, A, B, S0 );
  )
)

model CLKXOR2X1
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _xor  mlc_xor_1 ( A, B, Y );
  )
)

model CLKXOR2X2
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _xor  mlc_xor_1 ( A, B, Y );
  )
)

model CLKXOR2X4
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _xor  mlc_xor_1 ( A, B, Y );
  )
)

model CLKXOR2X8
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _xor  mlc_xor_1 ( A, B, Y );
  )
)

model DFFHQX1
  (CK, D, Q)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  output (Q) ()
  (
    instance = udp_dff ( N30, D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30, QBINT_2 );
    primitive = _inv  mlc_inv_2 ( QBINT_2, Q );
  )
)

model DFFHQX2
  (CK, D, Q)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  output (Q) ()
  (
    instance = udp_dff ( N30_3, D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_3, QBINT_5 );
    primitive = _inv  mlc_inv_2 ( QBINT_5, Q );
  )
)

model DFFHQX4
  (CK, D, Q)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  output (Q) ()
  (
    instance = udp_dff ( N30_7, D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_7, QBINT_8 );
    primitive = _inv  mlc_inv_2 ( QBINT_8, Q );
  )
)

model DFFHQX8
  (CK, D, Q)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  output (Q) ()
  (
    instance = udp_dff ( N30_12, D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_12, QBINT_30 );
    primitive = _inv  mlc_inv_2 ( QBINT_30, Q );
  )
)

model DFFNSRX1
  (CKN, D, Q, QN,
  RN, SN)
(
  model_source = verilog_module;
  input (CKN) ( )
  input (D) ( )
  input (RN) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( CKN, I0_CLOCK );
    primitive = _inv  mlc_inv_2 ( RN, I0_CLEAR );
    primitive = _inv  mlc_inv_3 ( SN, I0_SET );
    instance = udp_dff ( N35_5, D, I0_CLOCK, I0_CLEAR, 
      I0_SET, NOTIFIER );
    primitive = _inv  mlc_inv_4 ( N35_5, QBINT_3 );
    primitive = _inv  mlc_inv_5 ( QBINT_3, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_3, QN );
  )
)

model DFFNSRX2
  (CKN, D, Q, QN,
  RN, SN)
(
  model_source = verilog_module;
  input (CKN) ( )
  input (D) ( )
  input (RN) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( CKN, I0_CLOCK );
    primitive = _inv  mlc_inv_2 ( RN, I0_CLEAR );
    primitive = _inv  mlc_inv_3 ( SN, I0_SET );
    instance = udp_dff ( N35_3, D, I0_CLOCK, I0_CLEAR, 
      I0_SET, NOTIFIER );
    primitive = _inv  mlc_inv_4 ( N35_3, QBINT_2 );
    primitive = _inv  mlc_inv_5 ( QBINT_2, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_2, QN );
  )
)

model DFFNSRX4
  (CKN, D, Q, QN,
  RN, SN)
(
  model_source = verilog_module;
  input (CKN) ( )
  input (D) ( )
  input (RN) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( CKN, I0_CLOCK );
    primitive = _inv  mlc_inv_2 ( RN, I0_CLEAR );
    primitive = _inv  mlc_inv_3 ( SN, I0_SET );
    instance = udp_dff ( N35_8, D, I0_CLOCK, I0_CLEAR, 
      I0_SET, NOTIFIER );
    primitive = _inv  mlc_inv_4 ( N35_8, QBINT_11 );
    primitive = _inv  mlc_inv_5 ( QBINT_11, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_11, QN );
  )
)

model DFFNSRXL
  (CKN, D, Q, QN,
  RN, SN)
(
  model_source = verilog_module;
  input (CKN) ( )
  input (D) ( )
  input (RN) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( CKN, I0_CLOCK );
    primitive = _inv  mlc_inv_2 ( RN, I0_CLEAR );
    primitive = _inv  mlc_inv_3 ( SN, I0_SET );
    instance = udp_dff ( N35_7, D, I0_CLOCK, I0_CLEAR, 
      I0_SET, NOTIFIER );
    primitive = _inv  mlc_inv_4 ( N35_7, QBINT_4 );
    primitive = _inv  mlc_inv_5 ( QBINT_4, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_4, QN );
  )
)

model DFFQX1
  (CK, D, Q)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  output (Q) ()
  (
    instance = udp_dff ( N30_2, D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_2, QBINT_3 );
    primitive = _inv  mlc_inv_2 ( QBINT_3, Q );
  )
)

model DFFQX2
  (CK, D, Q)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  output (Q) ()
  (
    instance = udp_dff ( N30_4, D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_4, QBINT_6 );
    primitive = _inv  mlc_inv_2 ( QBINT_6, Q );
  )
)

model DFFQX4
  (CK, D, Q)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  output (Q) ()
  (
    instance = udp_dff ( N30_7, D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_7, QBINT_19 );
    primitive = _inv  mlc_inv_2 ( QBINT_19, Q );
  )
)

model DFFQXL
  (CK, D, Q)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  output (Q) ()
  (
    instance = udp_dff ( N30_4, D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_4, QBINT_3 );
    primitive = _inv  mlc_inv_2 ( QBINT_3, Q );
  )
)

model DFFRHQX1
  (CK, D, Q, RN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  output (Q) ()
  (
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    instance = udp_dff ( N30_3, D, CK, I0_CLEAR, 
      mlc_n0, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N30_3, QBINT_3 );
    primitive = _inv  mlc_inv_3 ( QBINT_3, Q );
  )
)

model DFFRHQX2
  (CK, D, Q, RN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  output (Q) ()
  (
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    instance = udp_dff ( N30_5, D, CK, I0_CLEAR, 
      mlc_n0, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N30_5, QBINT_4 );
    primitive = _inv  mlc_inv_3 ( QBINT_4, Q );
  )
)

model DFFRHQX4
  (CK, D, Q, RN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  output (Q) ()
  (
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    instance = udp_dff ( N30_7, D, CK, I0_CLEAR, 
      mlc_n0, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N30_7, QBINT_9 );
    primitive = _inv  mlc_inv_3 ( QBINT_9, Q );
  )
)

model DFFRHQX8
  (CK, D, Q, RN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  output (Q) ()
  (
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    instance = udp_dff ( N30_13, D, CK, I0_CLEAR, 
      mlc_n0, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N30_13, QBINT_40 );
    primitive = _inv  mlc_inv_3 ( QBINT_40, Q );
  )
)

model DFFRX1
  (CK, D, Q, QN, RN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    instance = udp_dff ( N30_4, D, CK, I0_CLEAR, 
      mlc_n0, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N30_4, QBINT_6 );
    primitive = _inv  mlc_inv_3 ( QBINT_6, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_6, QN );
  )
)

model DFFRX2
  (CK, D, Q, QN, RN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    instance = udp_dff ( N30_8, D, CK, I0_CLEAR, 
      mlc_n0, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N30_8, QBINT_16 );
    primitive = _inv  mlc_inv_3 ( QBINT_16, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_16, QN );
  )
)

model DFFRX4
  (CK, D, Q, QN, RN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    instance = udp_dff ( N30_6, D, CK, I0_CLEAR, 
      mlc_n0, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N30_6, QBINT_25 );
    primitive = _inv  mlc_inv_3 ( QBINT_25, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_25, QN );
  )
)

model DFFRXL
  (CK, D, Q, QN, RN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    instance = udp_dff ( N30_4, D, CK, I0_CLEAR, 
      mlc_n0, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N30_4, QBINT_4 );
    primitive = _inv  mlc_inv_3 ( QBINT_4, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_4, QN );
  )
)

model DFFSHQX1
  (CK, D, Q, SN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (SN) ( )
  output (Q) ()
  (
    primitive = _inv  mlc_inv_1 ( SN, I0_SET );
    instance = udp_dff ( N35_3, D, CK, mlc_n0, 
      I0_SET, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N35_3, QBINT_3 );
    primitive = _inv  mlc_inv_3 ( QBINT_3, Q );
  )
)

model DFFSHQX2
  (CK, D, Q, SN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (SN) ( )
  output (Q) ()
  (
    primitive = _inv  mlc_inv_1 ( SN, I0_SET );
    instance = udp_dff ( N35_3, D, CK, mlc_n0, 
      I0_SET, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N35_3, QBINT_4 );
    primitive = _inv  mlc_inv_3 ( QBINT_4, Q );
  )
)

model DFFSHQX4
  (CK, D, Q, SN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (SN) ( )
  output (Q) ()
  (
    primitive = _inv  mlc_inv_1 ( SN, I0_SET );
    instance = udp_dff ( N35_4, D, CK, mlc_n0, 
      I0_SET, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N35_4, QBINT_6 );
    primitive = _inv  mlc_inv_3 ( QBINT_6, Q );
  )
)

model DFFSHQX8
  (CK, D, Q, SN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (SN) ( )
  output (Q) ()
  (
    primitive = _inv  mlc_inv_1 ( SN, I0_SET );
    instance = udp_dff ( N35_12, D, CK, mlc_n0, 
      I0_SET, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N35_12, QBINT_9 );
    primitive = _inv  mlc_inv_3 ( QBINT_9, Q );
  )
)

model DFFSRHQX1
  (CK, D, Q, RN, SN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  input (SN) ( )
  output (Q) ()
  (
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    primitive = _inv  mlc_inv_2 ( SN, I0_SET );
    instance = udp_dff ( N35, D, CK, I0_CLEAR, 
      I0_SET, NOTIFIER );
    primitive = _inv  mlc_inv_3 ( N35, QBINT_3 );
    primitive = _inv  mlc_inv_4 ( QBINT_3, Q );
  )
)

model DFFSRHQX2
  (CK, D, Q, RN, SN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  input (SN) ( )
  output (Q) ()
  (
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    primitive = _inv  mlc_inv_2 ( SN, I0_SET );
    instance = udp_dff ( N35_3, D, CK, I0_CLEAR, 
      I0_SET, NOTIFIER );
    primitive = _inv  mlc_inv_3 ( N35_3, QBINT_4 );
    primitive = _inv  mlc_inv_4 ( QBINT_4, Q );
  )
)

model DFFSRHQX4
  (CK, D, Q, RN, SN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  input (SN) ( )
  output (Q) ()
  (
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    primitive = _inv  mlc_inv_2 ( SN, I0_SET );
    instance = udp_dff ( N35_9, D, CK, I0_CLEAR, 
      I0_SET, NOTIFIER );
    primitive = _inv  mlc_inv_3 ( N35_9, QBINT_6 );
    primitive = _inv  mlc_inv_4 ( QBINT_6, Q );
  )
)

model DFFSRHQX8
  (CK, D, Q, RN, SN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  input (SN) ( )
  output (Q) ()
  (
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    primitive = _inv  mlc_inv_2 ( SN, I0_SET );
    instance = udp_dff ( N35_10, D, CK, I0_CLEAR, 
      I0_SET, NOTIFIER );
    primitive = _inv  mlc_inv_3 ( N35_10, QBINT_30 );
    primitive = _inv  mlc_inv_4 ( QBINT_30, Q );
  )
)

model DFFSRX1
  (CK, D, Q, QN,
  RN, SN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    primitive = _inv  mlc_inv_2 ( SN, I0_SET );
    instance = udp_dff ( N35_4, D, CK, I0_CLEAR, 
      I0_SET, NOTIFIER );
    primitive = _inv  mlc_inv_3 ( N35_4, QBINT_3 );
    primitive = _inv  mlc_inv_4 ( QBINT_3, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_3, QN );
  )
)

model DFFSRX2
  (CK, D, Q, QN,
  RN, SN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    primitive = _inv  mlc_inv_2 ( SN, I0_SET );
    instance = udp_dff ( N35_6, D, CK, I0_CLEAR, 
      I0_SET, NOTIFIER );
    primitive = _inv  mlc_inv_3 ( N35_6, QBINT );
    primitive = _inv  mlc_inv_4 ( QBINT, Q );
    primitive = _buf  mlc_buf_1 ( QBINT, QN );
  )
)

model DFFSRX4
  (CK, D, Q, QN,
  RN, SN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    primitive = _inv  mlc_inv_2 ( SN, I0_SET );
    instance = udp_dff ( N35_8, D, CK, I0_CLEAR, 
      I0_SET, NOTIFIER );
    primitive = _inv  mlc_inv_3 ( N35_8, QBINT_11 );
    primitive = _inv  mlc_inv_4 ( QBINT_11, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_11, QN );
  )
)

model DFFSRXL
  (CK, D, Q, QN,
  RN, SN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    primitive = _inv  mlc_inv_2 ( SN, I0_SET );
    instance = udp_dff ( N35_6, D, CK, I0_CLEAR, 
      I0_SET, NOTIFIER );
    primitive = _inv  mlc_inv_3 ( N35_6, QBINT_4 );
    primitive = _inv  mlc_inv_4 ( QBINT_4, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_4, QN );
  )
)

model DFFSX1
  (CK, D, Q, QN, SN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( SN, I0_SET );
    instance = udp_dff ( N35_5, D, CK, mlc_n0, 
      I0_SET, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N35_5, QBINT_4 );
    primitive = _inv  mlc_inv_3 ( QBINT_4, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_4, QN );
  )
)

model DFFSX2
  (CK, D, Q, QN, SN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( SN, I0_SET );
    instance = udp_dff ( N35_8, D, CK, mlc_n0, 
      I0_SET, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N35_8, QBINT_3 );
    primitive = _inv  mlc_inv_3 ( QBINT_3, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_3, QN );
  )
)

model DFFSX4
  (CK, D, Q, QN, SN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( SN, I0_SET );
    instance = udp_dff ( N35_9, D, CK, mlc_n0, 
      I0_SET, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N35_9, QBINT_22 );
    primitive = _inv  mlc_inv_3 ( QBINT_22, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_22, QN );
  )
)

model DFFSXL
  (CK, D, Q, QN, SN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( SN, I0_SET );
    instance = udp_dff ( N35_4, D, CK, mlc_n0, 
      I0_SET, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N35_4, QBINT_4 );
    primitive = _inv  mlc_inv_3 ( QBINT_4, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_4, QN );
  )
)

model DFFTRX1
  (CK, D, Q, QN, RN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _and  mlc_and_1 ( D, RN, I0_D );
    instance = udp_dff ( N30_4, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_4, QBINT_6 );
    primitive = _inv  mlc_inv_2 ( QBINT_6, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_6, QN );
  )
)

model DFFTRX2
  (CK, D, Q, QN, RN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _and  mlc_and_1 ( D, RN, I0_D );
    instance = udp_dff ( N30_6, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_6, QBINT_3 );
    primitive = _inv  mlc_inv_2 ( QBINT_3, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_3, QN );
  )
)

model DFFTRX4
  (CK, D, Q, QN, RN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _and  mlc_and_1 ( D, RN, I0_D );
    instance = udp_dff ( N30_8, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_8, QBINT_19 );
    primitive = _inv  mlc_inv_2 ( QBINT_19, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_19, QN );
  )
)

model DFFTRXL
  (CK, D, Q, QN, RN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _and  mlc_and_1 ( D, RN, I0_D );
    instance = udp_dff ( N30_4, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_4, QBINT_4 );
    primitive = _inv  mlc_inv_2 ( QBINT_4, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_4, QN );
  )
)

model DFFX1
  (CK, D, Q, QN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  output (Q) ()
  output (QN) ()
  (
    instance = udp_dff ( N30_4, D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_4, QBINT_4 );
    primitive = _inv  mlc_inv_2 ( QBINT_4, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_4, QN );
  )
)

model DFFX2
  (CK, D, Q, QN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  output (Q) ()
  output (QN) ()
  (
    instance = udp_dff ( N30_8, D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_8, QBINT_13 );
    primitive = _inv  mlc_inv_2 ( QBINT_13, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_13, QN );
  )
)

model DFFX4
  (CK, D, Q, QN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  output (Q) ()
  output (QN) ()
  (
    instance = udp_dff ( N30_9, D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_9, QBINT_21 );
    primitive = _inv  mlc_inv_2 ( QBINT_21, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_21, QN );
  )
)

model DFFXL
  (CK, D, Q, QN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  output (Q) ()
  output (QN) ()
  (
    instance = udp_dff ( N30_4, D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_4, QBINT_3 );
    primitive = _inv  mlc_inv_2 ( QBINT_3, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_3, QN );
  )
)

model DLY1X1
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _buf  mlc_buf_1 ( A, Y );
  )
)

model DLY1X4
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _buf  mlc_buf_1 ( A, Y );
  )
)

model DLY2X1
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _buf  mlc_buf_1 ( A, Y );
  )
)

model DLY2X4
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _buf  mlc_buf_1 ( A, Y );
  )
)

model DLY3X1
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _buf  mlc_buf_1 ( A, Y );
  )
)

model DLY3X4
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _buf  mlc_buf_1 ( A, Y );
  )
)

model DLY4X1
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _buf  mlc_buf_1 ( A, Y );
  )
)

model DLY4X4
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _buf  mlc_buf_1 ( A, Y );
  )
)

model EDFFHQX1
  (CK, D, E, Q)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (E) ( )
  output (Q) ()
  (
    primitive = _inv  mlc_inv_1 ( QBINT_5, I0_out );
    instance = udp_mux2 ( I0_D, I0_out, D, E );
    instance = udp_dff ( N30_3, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_2 ( N30_3, QBINT_5 );
    primitive = _inv  mlc_inv_3 ( QBINT_5, Q );
  )
)

model EDFFHQX2
  (CK, D, E, Q)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (E) ( )
  output (Q) ()
  (
    primitive = _inv  mlc_inv_1 ( QBINT_5, I0_out );
    instance = udp_mux2 ( I0_D, I0_out, D, E );
    instance = udp_dff ( N30_3, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_2 ( N30_3, QBINT_5 );
    primitive = _inv  mlc_inv_3 ( QBINT_5, Q );
  )
)

model EDFFHQX4
  (CK, D, E, Q)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (E) ( )
  output (Q) ()
  (
    primitive = _inv  mlc_inv_1 ( QBINT_14, I0_out );
    instance = udp_mux2 ( I0_D, I0_out, D, E );
    instance = udp_dff ( N30, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_2 ( N30, QBINT_14 );
    primitive = _inv  mlc_inv_3 ( QBINT_14, Q );
  )
)

model EDFFHQX8
  (CK, D, E, Q)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (E) ( )
  output (Q) ()
  (
    primitive = _inv  mlc_inv_1 ( QBINT_17, I0_out );
    instance = udp_mux2 ( I0_D, I0_out, D, E );
    instance = udp_dff ( N30_11, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_2 ( N30_11, QBINT_17 );
    primitive = _inv  mlc_inv_3 ( QBINT_17, Q );
  )
)

model EDFFTRX1
  (CK, D, E, Q,
  QN, RN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (E) ( )
  input (RN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( D, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, E, I1_out );
    primitive = _inv  mlc_inv_2 ( I1_out, I2_out );
    primitive = _inv  mlc_inv_3 ( E, I3_out );
    primitive = _and  mlc_and_2 ( I3_out, QBINT_18, I4_out );
    primitive = _inv  mlc_inv_4 ( I4_out, I5_out );
    primitive = _and  mlc_and_3 ( I2_out, I5_out, RN, I0_D );
    instance = udp_dff ( N30_7, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_5 ( N30_7, QBINT_18 );
    primitive = _inv  mlc_inv_6 ( QBINT_18, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_18, QN );
  )
)

model EDFFTRX2
  (CK, D, E, Q,
  QN, RN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (E) ( )
  input (RN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( D, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, E, I1_out );
    primitive = _inv  mlc_inv_2 ( I1_out, I2_out );
    primitive = _inv  mlc_inv_3 ( E, I3_out );
    primitive = _and  mlc_and_2 ( I3_out, QBINT_11, I4_out );
    primitive = _inv  mlc_inv_4 ( I4_out, I5_out );
    primitive = _and  mlc_and_3 ( I2_out, I5_out, RN, I0_D );
    instance = udp_dff ( N30_5, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_5 ( N30_5, QBINT_11 );
    primitive = _inv  mlc_inv_6 ( QBINT_11, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_11, QN );
  )
)

model EDFFTRX4
  (CK, D, E, Q,
  QN, RN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (E) ( )
  input (RN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( D, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, E, I1_out );
    primitive = _inv  mlc_inv_2 ( I1_out, I2_out );
    primitive = _inv  mlc_inv_3 ( E, I3_out );
    primitive = _and  mlc_and_2 ( I3_out, QBINT_7, I4_out );
    primitive = _inv  mlc_inv_4 ( I4_out, I5_out );
    primitive = _and  mlc_and_3 ( I2_out, I5_out, RN, I0_D );
    instance = udp_dff ( N30_4, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_5 ( N30_4, QBINT_7 );
    primitive = _inv  mlc_inv_6 ( QBINT_7, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_7, QN );
  )
)

model EDFFTRXL
  (CK, D, E, Q,
  QN, RN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (E) ( )
  input (RN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( D, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, E, I1_out );
    primitive = _inv  mlc_inv_2 ( I1_out, I2_out );
    primitive = _inv  mlc_inv_3 ( E, I3_out );
    primitive = _and  mlc_and_2 ( I3_out, QBINT_17, I4_out );
    primitive = _inv  mlc_inv_4 ( I4_out, I5_out );
    primitive = _and  mlc_and_3 ( I2_out, I5_out, RN, I0_D );
    instance = udp_dff ( N30_6, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_5 ( N30_6, QBINT_17 );
    primitive = _inv  mlc_inv_6 ( QBINT_17, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_17, QN );
  )
)

model EDFFX1
  (CK, D, E, Q, QN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (E) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( QBINT_6, I0_out );
    instance = udp_mux2 ( I0_D, I0_out, D, E );
    instance = udp_dff ( N30_7, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_2 ( N30_7, QBINT_6 );
    primitive = _inv  mlc_inv_3 ( QBINT_6, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_6, QN );
  )
)

model EDFFX2
  (CK, D, E, Q, QN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (E) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( QBINT_16, I0_out );
    instance = udp_mux2 ( I0_D, I0_out, D, E );
    instance = udp_dff ( N30, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_2 ( N30, QBINT_16 );
    primitive = _inv  mlc_inv_3 ( QBINT_16, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_16, QN );
  )
)

model EDFFX4
  (CK, D, E, Q, QN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (E) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( QBINT_25, I0_out );
    instance = udp_mux2 ( I0_D, I0_out, D, E );
    instance = udp_dff ( N30, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_2 ( N30, QBINT_25 );
    primitive = _inv  mlc_inv_3 ( QBINT_25, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_25, QN );
  )
)

model EDFFXL
  (CK, D, E, Q, QN)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (E) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( QBINT_6, I0_out );
    instance = udp_mux2 ( I0_D, I0_out, D, E );
    instance = udp_dff ( N30_6, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_2 ( N30_6, QBINT_6 );
    primitive = _inv  mlc_inv_3 ( QBINT_6, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_6, QN );
  )
)

model HOLDX1
  (Y)
(
  model_source = verilog_module;
  inout (Y) ()
  (
    primitive = _buf  mlc_buf_1 ( Y, mlc_buf_1_strength_net );
    primitive = _pull  mlc_buf_1_strength (
      mlc_buf_1_strength_net, Y );
  )
)

model INVX1
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( A, Y );
  )
)

model INVX12
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( A, Y );
  )
)

model INVX16
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( A, Y );
  )
)

model INVX2
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( A, Y );
  )
)

model INVX20
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( A, Y );
  )
)

model INVX3
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( A, Y );
  )
)

model INVX4
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( A, Y );
  )
)

model INVX6
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( A, Y );
  )
)

model INVX8
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( A, Y );
  )
)

model INVXL
  (A, Y)
(
  model_source = verilog_module;
  input (A) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( A, Y );
  )
)

model MDFFHQX1
  (CK, D0, D1, Q, S0)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D0) ( )
  input (D1) ( )
  input (S0) ( )
  output (Q) ()
  (
    instance = udp_mux2 ( I0_D, D0, D1, S0 );
    instance = udp_dff ( N30, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30, QBINT_2 );
    primitive = _inv  mlc_inv_2 ( QBINT_2, Q );
  )
)

model MDFFHQX2
  (CK, D0, D1, Q, S0)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D0) ( )
  input (D1) ( )
  input (S0) ( )
  output (Q) ()
  (
    instance = udp_mux2 ( I0_D, D0, D1, S0 );
    instance = udp_dff ( N30, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30, QBINT_4 );
    primitive = _inv  mlc_inv_2 ( QBINT_4, Q );
  )
)

model MDFFHQX4
  (CK, D0, D1, Q, S0)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D0) ( )
  input (D1) ( )
  input (S0) ( )
  output (Q) ()
  (
    instance = udp_mux2 ( I0_D, D0, D1, S0 );
    instance = udp_dff ( N30_6, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_6, QBINT_15 );
    primitive = _inv  mlc_inv_2 ( QBINT_15, Q );
  )
)

model MDFFHQX8
  (CK, D0, D1, Q, S0)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D0) ( )
  input (D1) ( )
  input (S0) ( )
  output (Q) ()
  (
    instance = udp_mux2 ( I0_D, D0, D1, S0 );
    instance = udp_dff ( N30_11, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_11, QBINT_30 );
    primitive = _inv  mlc_inv_2 ( QBINT_30, Q );
  )
)

model MX2X1
  (A, B, S0, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (S0) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( Y, A, B, S0 );
  )
)

model MX2X2
  (A, B, S0, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (S0) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( Y, A, B, S0 );
  )
)

model MX2X4
  (A, B, S0, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (S0) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( Y, A, B, S0 );
  )
)

model MX2X6
  (A, B, S0, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (S0) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( Y, A, B, S0 );
  )
)

model MX2X8
  (A, B, S0, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (S0) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( Y, A, B, S0 );
  )
)

model MX2XL
  (A, B, S0, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (S0) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( Y, A, B, S0 );
  )
)

model MX3X1
  (A, B, C, S0,
  S1, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (S0) ( )
  input (S1) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( I0_out, A, B, S0 );
    instance = udp_mux2 ( Y, I0_out, C, S1 );
  )
)

model MX3X2
  (A, B, C, S0,
  S1, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (S0) ( )
  input (S1) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( I0_out, A, B, S0 );
    instance = udp_mux2 ( Y, I0_out, C, S1 );
  )
)

model MX3X4
  (A, B, C, S0,
  S1, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (S0) ( )
  input (S1) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( I0_out, A, B, S0 );
    instance = udp_mux2 ( Y, I0_out, C, S1 );
  )
)

model MX3XL
  (A, B, C, S0,
  S1, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (S0) ( )
  input (S1) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( I0_out, A, B, S0 );
    instance = udp_mux2 ( Y, I0_out, C, S1 );
  )
)

model MX4X1
  (A, B, C, D,
  S0, S1, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  input (S0) ( )
  input (S1) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( I0_out, C, D, S0 );
    instance = udp_mux2 ( I1_out, A, B, S0 );
    instance = udp_mux2 ( Y, I1_out, I0_out, S1 );
  )
)

model MX4X2
  (A, B, C, D,
  S0, S1, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  input (S0) ( )
  input (S1) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( I0_out, C, D, S0 );
    instance = udp_mux2 ( I1_out, A, B, S0 );
    instance = udp_mux2 ( Y, I1_out, I0_out, S1 );
  )
)

model MX4X4
  (A, B, C, D,
  S0, S1, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  input (S0) ( )
  input (S1) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( I0_out, C, D, S0 );
    instance = udp_mux2 ( I1_out, A, B, S0 );
    instance = udp_mux2 ( Y, I1_out, I0_out, S1 );
  )
)

model MX4XL
  (A, B, C, D,
  S0, S1, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  input (S0) ( )
  input (S1) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( I0_out, C, D, S0 );
    instance = udp_mux2 ( I1_out, A, B, S0 );
    instance = udp_mux2 ( Y, I1_out, I0_out, S1 );
  )
)

model MXI2X1
  (A, B, S0, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (S0) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( I0_out, A, B, S0 );
    primitive = _inv  mlc_inv_1 ( I0_out, Y );
  )
)

model MXI2X2
  (A, B, S0, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (S0) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( I0_out, A, B, S0 );
    primitive = _inv  mlc_inv_1 ( I0_out, Y );
  )
)

model MXI2X4
  (A, B, S0, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (S0) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( I0_out, A, B, S0 );
    primitive = _inv  mlc_inv_1 ( I0_out, Y );
  )
)

model MXI2X6
  (A, B, S0, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (S0) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( I0_out, A, B, S0 );
    primitive = _inv  mlc_inv_1 ( I0_out, Y );
  )
)

model MXI2X8
  (A, B, S0, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (S0) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( I0_out, A, B, S0 );
    primitive = _inv  mlc_inv_1 ( I0_out, Y );
  )
)

model MXI2XL
  (A, B, S0, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (S0) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( I0_out, A, B, S0 );
    primitive = _inv  mlc_inv_1 ( I0_out, Y );
  )
)

model MXI3X1
  (A, B, C, S0,
  S1, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (S0) ( )
  input (S1) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( I0_out, A, B, S0 );
    instance = udp_mux2 ( I1_out, I0_out, C, S1 );
    primitive = _inv  mlc_inv_1 ( I1_out, Y );
  )
)

model MXI3X2
  (A, B, C, S0,
  S1, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (S0) ( )
  input (S1) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( I0_out, A, B, S0 );
    instance = udp_mux2 ( I1_out, I0_out, C, S1 );
    primitive = _inv  mlc_inv_1 ( I1_out, Y );
  )
)

model MXI3X4
  (A, B, C, S0,
  S1, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (S0) ( )
  input (S1) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( I0_out, A, B, S0 );
    instance = udp_mux2 ( I1_out, I0_out, C, S1 );
    primitive = _inv  mlc_inv_1 ( I1_out, Y );
  )
)

model MXI3XL
  (A, B, C, S0,
  S1, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (S0) ( )
  input (S1) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( I0_out, A, B, S0 );
    instance = udp_mux2 ( I1_out, I0_out, C, S1 );
    primitive = _inv  mlc_inv_1 ( I1_out, Y );
  )
)

model MXI4X1
  (A, B, C, D,
  S0, S1, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  input (S0) ( )
  input (S1) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( I0_out, C, D, S0 );
    instance = udp_mux2 ( I1_out, A, B, S0 );
    instance = udp_mux2 ( I2_out, I1_out, I0_out, S1 );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model MXI4X2
  (A, B, C, D,
  S0, S1, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  input (S0) ( )
  input (S1) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( I0_out, C, D, S0 );
    instance = udp_mux2 ( I1_out, A, B, S0 );
    instance = udp_mux2 ( I2_out, I1_out, I0_out, S1 );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model MXI4X4
  (A, B, C, D,
  S0, S1, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  input (S0) ( )
  input (S1) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( I0_out, C, D, S0 );
    instance = udp_mux2 ( I1_out, A, B, S0 );
    instance = udp_mux2 ( I2_out, I1_out, I0_out, S1 );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model MXI4XL
  (A, B, C, D,
  S0, S1, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  input (S0) ( )
  input (S1) ( )
  output (Y) ()
  (
    instance = udp_mux2 ( I0_out, C, D, S0 );
    instance = udp_mux2 ( I1_out, A, B, S0 );
    instance = udp_mux2 ( I2_out, I1_out, I0_out, S1 );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model NAND2BX1
  (AN, B, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( AN, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, B, I1_out );
    primitive = _inv  mlc_inv_2 ( I1_out, Y );
  )
)

model NAND2BX2
  (AN, B, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( AN, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, B, I1_out );
    primitive = _inv  mlc_inv_2 ( I1_out, Y );
  )
)

model NAND2BX4
  (AN, B, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( AN, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, B, I1_out );
    primitive = _inv  mlc_inv_2 ( I1_out, Y );
  )
)

model NAND2BXL
  (AN, B, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( AN, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, B, I1_out );
    primitive = _inv  mlc_inv_2 ( I1_out, Y );
  )
)

model NAND2X1
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, Y );
  )
)

model NAND2X2
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, Y );
  )
)

model NAND2X4
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, Y );
  )
)

model NAND2X6
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, Y );
  )
)

model NAND2X8
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, Y );
  )
)

model NAND2XL
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, Y );
  )
)

model NAND3BX1
  (AN, B, C, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( AN, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, B, C, I2_out );
    primitive = _inv  mlc_inv_2 ( I2_out, Y );
  )
)

model NAND3BX2
  (AN, B, C, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( AN, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, B, C, I2_out );
    primitive = _inv  mlc_inv_2 ( I2_out, Y );
  )
)

model NAND3BX4
  (AN, B, C, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( AN, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, B, C, I2_out );
    primitive = _inv  mlc_inv_2 ( I2_out, Y );
  )
)

model NAND3BXL
  (AN, B, C, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( AN, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, B, C, I2_out );
    primitive = _inv  mlc_inv_2 ( I2_out, Y );
  )
)

model NAND3X1
  (A, B, C, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, C, I1_out );
    primitive = _inv  mlc_inv_1 ( I1_out, Y );
  )
)

model NAND3X2
  (A, B, C, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, C, I1_out );
    primitive = _inv  mlc_inv_1 ( I1_out, Y );
  )
)

model NAND3X4
  (A, B, C, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, C, I1_out );
    primitive = _inv  mlc_inv_1 ( I1_out, Y );
  )
)

model NAND3X6
  (A, B, C, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, C, I1_out );
    primitive = _inv  mlc_inv_1 ( I1_out, Y );
  )
)

model NAND3X8
  (A, B, C, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, C, I1_out );
    primitive = _inv  mlc_inv_1 ( I1_out, Y );
  )
)

model NAND3XL
  (A, B, C, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, C, I1_out );
    primitive = _inv  mlc_inv_1 ( I1_out, Y );
  )
)

model NAND4BBX1
  (AN, BN, C, D, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (BN) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( BN, I0_out );
    primitive = _inv  mlc_inv_2 ( AN, I1_out );
    primitive = _and  mlc_and_1 ( I0_out, I1_out, C, D, I4_out );
    primitive = _inv  mlc_inv_3 ( I4_out, Y );
  )
)

model NAND4BBX2
  (AN, BN, C, D, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (BN) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( BN, I0_out );
    primitive = _inv  mlc_inv_2 ( AN, I1_out );
    primitive = _and  mlc_and_1 ( I0_out, I1_out, C, D, I4_out );
    primitive = _inv  mlc_inv_3 ( I4_out, Y );
  )
)

model NAND4BBX4
  (AN, BN, C, D, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (BN) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( BN, I0_out );
    primitive = _inv  mlc_inv_2 ( AN, I1_out );
    primitive = _and  mlc_and_1 ( I0_out, I1_out, C, D, I4_out );
    primitive = _inv  mlc_inv_3 ( I4_out, Y );
  )
)

model NAND4BBXL
  (AN, BN, C, D, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (BN) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( BN, I0_out );
    primitive = _inv  mlc_inv_2 ( AN, I1_out );
    primitive = _and  mlc_and_1 ( I0_out, I1_out, C, D, I4_out );
    primitive = _inv  mlc_inv_3 ( I4_out, Y );
  )
)

model NAND4BX1
  (AN, B, C, D, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( AN, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, B, C, D, I3_out );
    primitive = _inv  mlc_inv_2 ( I3_out, Y );
  )
)

model NAND4BX2
  (AN, B, C, D, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( AN, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, B, C, D, I3_out );
    primitive = _inv  mlc_inv_2 ( I3_out, Y );
  )
)

model NAND4BX4
  (AN, B, C, D, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( AN, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, B, C, D, I3_out );
    primitive = _inv  mlc_inv_2 ( I3_out, Y );
  )
)

model NAND4BXL
  (AN, B, C, D, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( AN, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, B, C, D, I3_out );
    primitive = _inv  mlc_inv_2 ( I3_out, Y );
  )
)

model NAND4X1
  (A, B, C, D, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, C, D, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model NAND4X2
  (A, B, C, D, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, C, D, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model NAND4X4
  (A, B, C, D, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, C, D, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model NAND4X6
  (A, B, C, D, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, C, D, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model NAND4X8
  (A, B, C, D, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, C, D, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model NAND4XL
  (A, B, C, D, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A, B, C, D, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model NOR2BX1
  (AN, B, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( AN, I0_out );
    primitive = _or  mlc_or_1 ( I0_out, B, I1_out );
    primitive = _inv  mlc_inv_2 ( I1_out, Y );
  )
)

model NOR2BX2
  (AN, B, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( AN, I0_out );
    primitive = _or  mlc_or_1 ( I0_out, B, I1_out );
    primitive = _inv  mlc_inv_2 ( I1_out, Y );
  )
)

model NOR2BX4
  (AN, B, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( AN, I0_out );
    primitive = _or  mlc_or_1 ( I0_out, B, I1_out );
    primitive = _inv  mlc_inv_2 ( I1_out, Y );
  )
)

model NOR2BXL
  (AN, B, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( AN, I0_out );
    primitive = _or  mlc_or_1 ( I0_out, B, I1_out );
    primitive = _inv  mlc_inv_2 ( I1_out, Y );
  )
)

model NOR2X1
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, Y );
  )
)

model NOR2X2
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, Y );
  )
)

model NOR2X4
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, Y );
  )
)

model NOR2X6
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, Y );
  )
)

model NOR2X8
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, Y );
  )
)

model NOR2XL
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, Y );
  )
)

model NOR3BX1
  (AN, B, C, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( AN, I0_out );
    primitive = _or  mlc_or_1 ( I0_out, B, C, I2_out );
    primitive = _inv  mlc_inv_2 ( I2_out, Y );
  )
)

model NOR3BX2
  (AN, B, C, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( AN, I0_out );
    primitive = _or  mlc_or_1 ( I0_out, B, C, I2_out );
    primitive = _inv  mlc_inv_2 ( I2_out, Y );
  )
)

model NOR3BX4
  (AN, B, C, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( AN, I0_out );
    primitive = _or  mlc_or_1 ( I0_out, B, C, I2_out );
    primitive = _inv  mlc_inv_2 ( I2_out, Y );
  )
)

model NOR3BXL
  (AN, B, C, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( AN, I0_out );
    primitive = _or  mlc_or_1 ( I0_out, B, C, I2_out );
    primitive = _inv  mlc_inv_2 ( I2_out, Y );
  )
)

model NOR3X1
  (A, B, C, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, C, I1_out );
    primitive = _inv  mlc_inv_1 ( I1_out, Y );
  )
)

model NOR3X2
  (A, B, C, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, C, I1_out );
    primitive = _inv  mlc_inv_1 ( I1_out, Y );
  )
)

model NOR3X4
  (A, B, C, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, C, I1_out );
    primitive = _inv  mlc_inv_1 ( I1_out, Y );
  )
)

model NOR3X6
  (A, B, C, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, C, I1_out );
    primitive = _inv  mlc_inv_1 ( I1_out, Y );
  )
)

model NOR3X8
  (A, B, C, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, C, I1_out );
    primitive = _inv  mlc_inv_1 ( I1_out, Y );
  )
)

model NOR3XL
  (A, B, C, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, C, I1_out );
    primitive = _inv  mlc_inv_1 ( I1_out, Y );
  )
)

model NOR4BBX1
  (AN, BN, C, D, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (BN) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( BN, I0_out );
    primitive = _inv  mlc_inv_2 ( AN, I1_out );
    primitive = _or  mlc_or_1 ( I0_out, I1_out, C, D, I4_out );
    primitive = _inv  mlc_inv_3 ( I4_out, Y );
  )
)

model NOR4BBX2
  (AN, BN, C, D, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (BN) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( BN, I0_out );
    primitive = _inv  mlc_inv_2 ( AN, I1_out );
    primitive = _or  mlc_or_1 ( I0_out, I1_out, C, D, I4_out );
    primitive = _inv  mlc_inv_3 ( I4_out, Y );
  )
)

model NOR4BBX4
  (AN, BN, C, D, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (BN) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( BN, I0_out );
    primitive = _inv  mlc_inv_2 ( AN, I1_out );
    primitive = _or  mlc_or_1 ( I0_out, I1_out, C, D, I4_out );
    primitive = _inv  mlc_inv_3 ( I4_out, Y );
  )
)

model NOR4BBXL
  (AN, BN, C, D, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (BN) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( BN, I0_out );
    primitive = _inv  mlc_inv_2 ( AN, I1_out );
    primitive = _or  mlc_or_1 ( I0_out, I1_out, C, D, I4_out );
    primitive = _inv  mlc_inv_3 ( I4_out, Y );
  )
)

model NOR4BX1
  (AN, B, C, D, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( AN, I0_out );
    primitive = _or  mlc_or_1 ( I0_out, B, C, D, I3_out );
    primitive = _inv  mlc_inv_2 ( I3_out, Y );
  )
)

model NOR4BX2
  (AN, B, C, D, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( AN, I0_out );
    primitive = _or  mlc_or_1 ( I0_out, B, C, D, I3_out );
    primitive = _inv  mlc_inv_2 ( I3_out, Y );
  )
)

model NOR4BX4
  (AN, B, C, D, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( AN, I0_out );
    primitive = _or  mlc_or_1 ( I0_out, B, C, D, I3_out );
    primitive = _inv  mlc_inv_2 ( I3_out, Y );
  )
)

model NOR4BXL
  (AN, B, C, D, Y)
(
  model_source = verilog_module;
  input (AN) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _inv  mlc_inv_1 ( AN, I0_out );
    primitive = _or  mlc_or_1 ( I0_out, B, C, D, I3_out );
    primitive = _inv  mlc_inv_2 ( I3_out, Y );
  )
)

model NOR4X1
  (A, B, C, D, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, C, D, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model NOR4X2
  (A, B, C, D, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, C, D, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model NOR4X4
  (A, B, C, D, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, C, D, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model NOR4X6
  (A, B, C, D, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, C, D, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model NOR4X8
  (A, B, C, D, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, C, D, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model NOR4XL
  (A, B, C, D, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, C, D, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model OA21X1
  (A0, A1, B0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, B0, Y );
  )
)

model OA21X2
  (A0, A1, B0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, B0, Y );
  )
)

model OA21X4
  (A0, A1, B0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, B0, Y );
  )
)

model OA21XL
  (A0, A1, B0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, B0, Y );
  )
)

model OA22X1
  (A0, A1, B0, B1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, I0_out );
    primitive = _or  mlc_or_2 ( B0, B1, I1_out );
    primitive = _and  mlc_and_1 ( I0_out, I1_out, Y );
  )
)

model OA22X2
  (A0, A1, B0, B1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, I0_out );
    primitive = _or  mlc_or_2 ( B0, B1, I1_out );
    primitive = _and  mlc_and_1 ( I0_out, I1_out, Y );
  )
)

model OA22X4
  (A0, A1, B0, B1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, I0_out );
    primitive = _or  mlc_or_2 ( B0, B1, I1_out );
    primitive = _and  mlc_and_1 ( I0_out, I1_out, Y );
  )
)

model OA22XL
  (A0, A1, B0, B1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, I0_out );
    primitive = _or  mlc_or_2 ( B0, B1, I1_out );
    primitive = _and  mlc_and_1 ( I0_out, I1_out, Y );
  )
)

model OAI211X1
  (A0, A1, B0, C0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (C0) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, B0, C0, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model OAI211X2
  (A0, A1, B0, C0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (C0) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, B0, C0, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model OAI211X4
  (A0, A1, B0, C0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (C0) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, B0, C0, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model OAI211XL
  (A0, A1, B0, C0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (C0) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, B0, C0, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model OAI21X1
  (A0, A1, B0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, B0, I1_out );
    primitive = _inv  mlc_inv_1 ( I1_out, Y );
  )
)

model OAI21X2
  (A0, A1, B0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, B0, I1_out );
    primitive = _inv  mlc_inv_1 ( I1_out, Y );
  )
)

model OAI21X4
  (A0, A1, B0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, B0, I1_out );
    primitive = _inv  mlc_inv_1 ( I1_out, Y );
  )
)

model OAI21XL
  (A0, A1, B0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, B0, I1_out );
    primitive = _inv  mlc_inv_1 ( I1_out, Y );
  )
)

model OAI221X1
  (A0, A1, B0, B1,
  C0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  input (C0) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, I0_out );
    primitive = _or  mlc_or_2 ( B0, B1, I1_out );
    primitive = _and  mlc_and_1 ( I0_out, I1_out, C0, I3_out );
    primitive = _inv  mlc_inv_1 ( I3_out, Y );
  )
)

model OAI221X2
  (A0, A1, B0, B1,
  C0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  input (C0) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, I0_out );
    primitive = _or  mlc_or_2 ( B0, B1, I1_out );
    primitive = _and  mlc_and_1 ( I0_out, I1_out, C0, I3_out );
    primitive = _inv  mlc_inv_1 ( I3_out, Y );
  )
)

model OAI221X4
  (A0, A1, B0, B1,
  C0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  input (C0) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, I0_out );
    primitive = _or  mlc_or_2 ( B0, B1, I1_out );
    primitive = _and  mlc_and_1 ( I0_out, I1_out, C0, I3_out );
    primitive = _inv  mlc_inv_1 ( I3_out, Y );
  )
)

model OAI221XL
  (A0, A1, B0, B1,
  C0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  input (C0) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, I0_out );
    primitive = _or  mlc_or_2 ( B0, B1, I1_out );
    primitive = _and  mlc_and_1 ( I0_out, I1_out, C0, I3_out );
    primitive = _inv  mlc_inv_1 ( I3_out, Y );
  )
)

model OAI222X1
  (A0, A1, B0, B1,
  C0, C1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  input (C0) ( )
  input (C1) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, I0_out );
    primitive = _or  mlc_or_2 ( C0, C1, I1_out );
    primitive = _or  mlc_or_3 ( B0, B1, I3_out );
    primitive = _and  mlc_and_1 ( I0_out, I1_out, I3_out, I4_out );
    primitive = _inv  mlc_inv_1 ( I4_out, Y );
  )
)

model OAI222X2
  (A0, A1, B0, B1,
  C0, C1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  input (C0) ( )
  input (C1) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, I0_out );
    primitive = _or  mlc_or_2 ( C0, C1, I1_out );
    primitive = _or  mlc_or_3 ( B0, B1, I3_out );
    primitive = _and  mlc_and_1 ( I0_out, I1_out, I3_out, I4_out );
    primitive = _inv  mlc_inv_1 ( I4_out, Y );
  )
)

model OAI222X4
  (A0, A1, B0, B1,
  C0, C1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  input (C0) ( )
  input (C1) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( C0, C1, I0_out );
    primitive = _or  mlc_or_2 ( A0, A1, I1_out );
    primitive = _or  mlc_or_3 ( B0, B1, I3_out );
    primitive = _and  mlc_and_1 ( I0_out, I1_out, I3_out, I4_out );
    primitive = _inv  mlc_inv_1 ( I4_out, Y );
  )
)

model OAI222XL
  (A0, A1, B0, B1,
  C0, C1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  input (C0) ( )
  input (C1) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, I0_out );
    primitive = _or  mlc_or_2 ( C0, C1, I1_out );
    primitive = _or  mlc_or_3 ( B0, B1, I3_out );
    primitive = _and  mlc_and_1 ( I0_out, I1_out, I3_out, I4_out );
    primitive = _inv  mlc_inv_1 ( I4_out, Y );
  )
)

model OAI22X1
  (A0, A1, B0, B1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, I0_out );
    primitive = _or  mlc_or_2 ( B0, B1, I1_out );
    primitive = _and  mlc_and_1 ( I0_out, I1_out, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model OAI22X2
  (A0, A1, B0, B1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, I0_out );
    primitive = _or  mlc_or_2 ( B0, B1, I1_out );
    primitive = _and  mlc_and_1 ( I0_out, I1_out, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model OAI22X4
  (A0, A1, B0, B1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, I0_out );
    primitive = _or  mlc_or_2 ( B0, B1, I1_out );
    primitive = _and  mlc_and_1 ( I0_out, I1_out, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model OAI22XL
  (A0, A1, B0, B1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, I0_out );
    primitive = _or  mlc_or_2 ( B0, B1, I1_out );
    primitive = _and  mlc_and_1 ( I0_out, I1_out, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model OAI2BB1X1
  (A0N, A1N, B0, Y)
(
  model_source = verilog_module;
  input (A0N) ( )
  input (A1N) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0N, A1N, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, I1_out );
    primitive = _and  mlc_and_2 ( I1_out, B0, I2_out );
    primitive = _inv  mlc_inv_2 ( I2_out, Y );
  )
)

model OAI2BB1X2
  (A0N, A1N, B0, Y)
(
  model_source = verilog_module;
  input (A0N) ( )
  input (A1N) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0N, A1N, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, I1_out );
    primitive = _and  mlc_and_2 ( I1_out, B0, I2_out );
    primitive = _inv  mlc_inv_2 ( I2_out, Y );
  )
)

model OAI2BB1X4
  (A0N, A1N, B0, Y)
(
  model_source = verilog_module;
  input (A0N) ( )
  input (A1N) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0N, A1N, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, I1_out );
    primitive = _and  mlc_and_2 ( I1_out, B0, I2_out );
    primitive = _inv  mlc_inv_2 ( I2_out, Y );
  )
)

model OAI2BB1XL
  (A0N, A1N, B0, Y)
(
  model_source = verilog_module;
  input (A0N) ( )
  input (A1N) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0N, A1N, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, I1_out );
    primitive = _and  mlc_and_2 ( I1_out, B0, I2_out );
    primitive = _inv  mlc_inv_2 ( I2_out, Y );
  )
)

model OAI2BB2X1
  (A0N, A1N, B0, B1, Y)
(
  model_source = verilog_module;
  input (A0N) ( )
  input (A1N) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0N, A1N, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, I1_out );
    primitive = _or  mlc_or_1 ( B0, B1, I2_out );
    primitive = _and  mlc_and_2 ( I1_out, I2_out, I3_out );
    primitive = _inv  mlc_inv_2 ( I3_out, Y );
  )
)

model OAI2BB2X2
  (A0N, A1N, B0, B1, Y)
(
  model_source = verilog_module;
  input (A0N) ( )
  input (A1N) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0N, A1N, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, I1_out );
    primitive = _or  mlc_or_1 ( B0, B1, I2_out );
    primitive = _and  mlc_and_2 ( I1_out, I2_out, I3_out );
    primitive = _inv  mlc_inv_2 ( I3_out, Y );
  )
)

model OAI2BB2X4
  (A0N, A1N, B0, B1, Y)
(
  model_source = verilog_module;
  input (A0N) ( )
  input (A1N) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0N, A1N, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, I1_out );
    primitive = _or  mlc_or_1 ( B0, B1, I2_out );
    primitive = _and  mlc_and_2 ( I1_out, I2_out, I3_out );
    primitive = _inv  mlc_inv_2 ( I3_out, Y );
  )
)

model OAI2BB2XL
  (A0N, A1N, B0, B1, Y)
(
  model_source = verilog_module;
  input (A0N) ( )
  input (A1N) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _and  mlc_and_1 ( A0N, A1N, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, I1_out );
    primitive = _or  mlc_or_1 ( B0, B1, I2_out );
    primitive = _and  mlc_and_2 ( I1_out, I2_out, I3_out );
    primitive = _inv  mlc_inv_2 ( I3_out, Y );
  )
)

model OAI31X1
  (A0, A1, A2, B0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (A2) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, A2, I1_out );
    primitive = _and  mlc_and_1 ( I1_out, B0, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model OAI31X2
  (A0, A1, A2, B0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (A2) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, A2, I1_out );
    primitive = _and  mlc_and_1 ( I1_out, B0, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model OAI31X4
  (A0, A1, A2, B0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (A2) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, A2, I1_out );
    primitive = _and  mlc_and_1 ( I1_out, B0, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model OAI31XL
  (A0, A1, A2, B0, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (A2) ( )
  input (B0) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, A2, I1_out );
    primitive = _and  mlc_and_1 ( I1_out, B0, I2_out );
    primitive = _inv  mlc_inv_1 ( I2_out, Y );
  )
)

model OAI32X1
  (A0, A1, A2, B0,
  B1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (A2) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, A2, I1_out );
    primitive = _or  mlc_or_2 ( B0, B1, I2_out );
    primitive = _and  mlc_and_1 ( I1_out, I2_out, I3_out );
    primitive = _inv  mlc_inv_1 ( I3_out, Y );
  )
)

model OAI32X2
  (A0, A1, A2, B0,
  B1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (A2) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, A2, I1_out );
    primitive = _or  mlc_or_2 ( B0, B1, I2_out );
    primitive = _and  mlc_and_1 ( I1_out, I2_out, I3_out );
    primitive = _inv  mlc_inv_1 ( I3_out, Y );
  )
)

model OAI32X4
  (A0, A1, A2, B0,
  B1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (A2) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, A2, I1_out );
    primitive = _or  mlc_or_2 ( B0, B1, I2_out );
    primitive = _and  mlc_and_1 ( I1_out, I2_out, I3_out );
    primitive = _inv  mlc_inv_1 ( I3_out, Y );
  )
)

model OAI32XL
  (A0, A1, A2, B0,
  B1, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (A2) ( )
  input (B0) ( )
  input (B1) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, A2, I1_out );
    primitive = _or  mlc_or_2 ( B0, B1, I2_out );
    primitive = _and  mlc_and_1 ( I1_out, I2_out, I3_out );
    primitive = _inv  mlc_inv_1 ( I3_out, Y );
  )
)

model OAI33X1
  (A0, A1, A2, B0,
  B1, B2, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (A2) ( )
  input (B0) ( )
  input (B1) ( )
  input (B2) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, A2, I1_out );
    primitive = _or  mlc_or_2 ( B0, B1, B2, I3_out );
    primitive = _and  mlc_and_1 ( I1_out, I3_out, I4_out );
    primitive = _inv  mlc_inv_1 ( I4_out, Y );
  )
)

model OAI33X2
  (A0, A1, A2, B0,
  B1, B2, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (A2) ( )
  input (B0) ( )
  input (B1) ( )
  input (B2) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, A2, I1_out );
    primitive = _or  mlc_or_2 ( B0, B1, B2, I3_out );
    primitive = _and  mlc_and_1 ( I1_out, I3_out, I4_out );
    primitive = _inv  mlc_inv_1 ( I4_out, Y );
  )
)

model OAI33X4
  (A0, A1, A2, B0,
  B1, B2, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (A2) ( )
  input (B0) ( )
  input (B1) ( )
  input (B2) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, A2, I1_out );
    primitive = _or  mlc_or_2 ( B0, B1, B2, I3_out );
    primitive = _and  mlc_and_1 ( I1_out, I3_out, I4_out );
    primitive = _inv  mlc_inv_1 ( I4_out, Y );
  )
)

model OAI33XL
  (A0, A1, A2, B0,
  B1, B2, Y)
(
  model_source = verilog_module;
  input (A0) ( )
  input (A1) ( )
  input (A2) ( )
  input (B0) ( )
  input (B1) ( )
  input (B2) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A0, A1, A2, I1_out );
    primitive = _or  mlc_or_2 ( B0, B1, B2, I3_out );
    primitive = _and  mlc_and_1 ( I1_out, I3_out, I4_out );
    primitive = _inv  mlc_inv_1 ( I4_out, Y );
  )
)

model OR2X1
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, Y );
  )
)

model OR2X2
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, Y );
  )
)

model OR2X4
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, Y );
  )
)

model OR2X6
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, Y );
  )
)

model OR2X8
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, Y );
  )
)

model OR2XL
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, Y );
  )
)

model OR3X1
  (A, B, C, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, C, Y );
  )
)

model OR3X2
  (A, B, C, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, C, Y );
  )
)

model OR3X4
  (A, B, C, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, C, Y );
  )
)

model OR3X6
  (A, B, C, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, C, Y );
  )
)

model OR3X8
  (A, B, C, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, C, Y );
  )
)

model OR3XL
  (A, B, C, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, C, Y );
  )
)

model OR4X1
  (A, B, C, D, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, C, D, Y );
  )
)

model OR4X2
  (A, B, C, D, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, C, D, Y );
  )
)

model OR4X4
  (A, B, C, D, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, C, D, Y );
  )
)

model OR4X6
  (A, B, C, D, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, C, D, Y );
  )
)

model OR4X8
  (A, B, C, D, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, C, D, Y );
  )
)

model OR4XL
  (A, B, C, D, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  input (D) ( )
  output (Y) ()
  (
    primitive = _or  mlc_or_1 ( A, B, C, D, Y );
  )
)

model SDFFHQX1
  (CK, D, Q, SE, SI)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q;
    non_scan_model = DFFHQX1(CK, D, Q) ;
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    instance = udp_dff ( N30, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30, QBINT_2 );
    primitive = _inv  mlc_inv_2 ( QBINT_2, Q );
  )
)

model SDFFHQX2
  (CK, D, Q, SE, SI)
(

  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q ;
    non_scan_model = DFFHQX2(CK, D, Q) ;
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    instance = udp_dff ( N30, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30, QBINT_4 );
    primitive = _inv  mlc_inv_2 ( QBINT_4, Q );
  )
)

model SDFFHQX4
  (CK, D, Q, SE, SI)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q;
    non_scan_model = DFFHQX4(CK, D, Q) ;
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    instance = udp_dff ( N30_6, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_6, QBINT_15 );
    primitive = _inv  mlc_inv_2 ( QBINT_15, Q );
  )
)

model SDFFHQX8
  (CK, D, Q, SE, SI)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q;
    non_scan_model = DFFHQX8(CK, D, Q) ;
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    instance = udp_dff ( N30_11, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_11, QBINT_30 );
    primitive = _inv  mlc_inv_2 ( QBINT_30, Q );
  )
)

model SDFFNSRX1
  (CKN, D, Q, QN,
  RN, SE, SI, SN)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q, QN ;
    non_scan_model = DFFNSRX1(CKN, D, Q, QN,RN, SN) ;
  )

  model_source = verilog_module;
  input (CKN) ( )
  input (D) ( )
  input (RN) ( )
  input (SE) ( )
  input (SI) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    primitive = _inv  mlc_inv_1 ( CKN, I0_CLOCK );
    primitive = _inv  mlc_inv_2 ( RN, I0_CLEAR );
    primitive = _inv  mlc_inv_3 ( SN, I0_SET );
    instance = udp_dff ( N35_2, I0_D, I0_CLOCK, I0_CLEAR, 
      I0_SET, NOTIFIER );
    primitive = _inv  mlc_inv_4 ( N35_2, QBINT_4 );
    primitive = _inv  mlc_inv_5 ( QBINT_4, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_4, QN );
  )
)

model SDFFNSRX2
  (CKN, D, Q, QN,
  RN, SE, SI, SN)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q, QN ;
    non_scan_model = DFFNSRX2(CKN, D, Q, QN,RN, SN) ;
  )

  model_source = verilog_module;
  input (CKN) ( )
  input (D) ( )
  input (RN) ( )
  input (SE) ( )
  input (SI) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    primitive = _inv  mlc_inv_1 ( CKN, I0_CLOCK );
    primitive = _inv  mlc_inv_2 ( RN, I0_CLEAR );
    primitive = _inv  mlc_inv_3 ( SN, I0_SET );
    instance = udp_dff ( N35_4, I0_D, I0_CLOCK, I0_CLEAR, 
      I0_SET, NOTIFIER );
    primitive = _inv  mlc_inv_4 ( N35_4, QBINT_6 );
    primitive = _inv  mlc_inv_5 ( QBINT_6, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_6, QN );
  )
)

model SDFFNSRX4
  (CKN, D, Q, QN,
  RN, SE, SI, SN)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q, QN ;
    non_scan_model = DFFNSRX4(CKN, D, Q, QN,RN, SN) ;
  )

  model_source = verilog_module;
  input (CKN) ( )
  input (D) ( )
  input (RN) ( )
  input (SE) ( )
  input (SI) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    primitive = _inv  mlc_inv_1 ( CKN, I0_CLOCK );
    primitive = _inv  mlc_inv_2 ( RN, I0_CLEAR );
    primitive = _inv  mlc_inv_3 ( SN, I0_SET );
    instance = udp_dff ( N35_3, I0_D, I0_CLOCK, I0_CLEAR, 
      I0_SET, NOTIFIER );
    primitive = _inv  mlc_inv_4 ( N35_3, QBINT_12 );
    primitive = _inv  mlc_inv_5 ( QBINT_12, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_12, QN );
  )
)

model SDFFNSRXL
  (CKN, D, Q, QN,
  RN, SE, SI, SN)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q, QN ;
    non_scan_model = DFFNSRXL(CKN, D, Q, QN,RN, SN) ;
  )

  model_source = verilog_module;
  input (CKN) ( )
  input (D) ( )
  input (RN) ( )
  input (SE) ( )
  input (SI) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    primitive = _inv  mlc_inv_1 ( CKN, I0_CLOCK );
    primitive = _inv  mlc_inv_2 ( RN, I0_CLEAR );
    primitive = _inv  mlc_inv_3 ( SN, I0_SET );
    instance = udp_dff ( N35_3, I0_D, I0_CLOCK, I0_CLEAR, 
      I0_SET, NOTIFIER );
    primitive = _inv  mlc_inv_4 ( N35_3, QBINT_3 );
    primitive = _inv  mlc_inv_5 ( QBINT_3, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_3, QN );
  )
)

model SDFFQX1
  (CK, D, Q, SE, SI)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q;
    non_scan_model = DFFQX1(CK, D, Q) ;
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    instance = udp_dff ( N30_2, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_2, QBINT_3 );
    primitive = _inv  mlc_inv_2 ( QBINT_3, Q );
  )
)

model SDFFQX2
  (CK, D, Q, SE, SI)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q;
    non_scan_model = DFFQX2(CK, D, Q) ;
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    instance = udp_dff ( N30_2, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_2, QBINT_4 );
    primitive = _inv  mlc_inv_2 ( QBINT_4, Q );
  )
)

model SDFFQX4
  (CK, D, Q, SE, SI)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q;
    non_scan_model = DFFQX4(CK, D, Q) ;
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    instance = udp_dff ( N30_6, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_6, QBINT_5 );
    primitive = _inv  mlc_inv_2 ( QBINT_5, Q );
  )
)

model SDFFQXL
  (CK, D, Q, SE, SI)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q;
    non_scan_model = DFFQXL(CK, D, Q) ;
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    instance = udp_dff ( N30_2, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_2, QBINT_2 );
    primitive = _inv  mlc_inv_2 ( QBINT_2, Q );
  )
)

model SDFFRHQX1
  (CK, D, Q, RN,
  SE, SI)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q;
    non_scan_model = DFFRHQX1(CK, D, Q, RN) ;
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    instance = udp_dff ( N30_3, I0_D, CK, I0_CLEAR, 
      mlc_n0, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N30_3, QBINT_3 );
    primitive = _inv  mlc_inv_3 ( QBINT_3, Q );
  )
)

model SDFFRHQX2
  (CK, D, Q, RN,
  SE, SI)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q;
    non_scan_model = DFFRHQX2(CK, D, Q, RN) ;
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    instance = udp_dff ( N30_3, I0_D, CK, I0_CLEAR, 
      mlc_n0, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N30_3, QBINT_3 );
    primitive = _inv  mlc_inv_3 ( QBINT_3, Q );
  )
)

model SDFFRHQX4
  (CK, D, Q, RN,
  SE, SI)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q;
    non_scan_model = DFFRHQX4(CK, D, Q, RN) ;
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    instance = udp_dff ( N30_4, I0_D, CK, I0_CLEAR, 
      mlc_n0, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N30_4, QBINT_24 );
    primitive = _inv  mlc_inv_3 ( QBINT_24, Q );
  )
)

model SDFFRHQX8
  (CK, D, Q, RN,
  SE, SI)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q;
    non_scan_model = DFFRHQX8(CK, D, Q, RN) ;
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    instance = udp_dff ( N30_11, I0_D, CK, I0_CLEAR, 
      mlc_n0, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N30_11, QBINT_38 );
    primitive = _inv  mlc_inv_3 ( QBINT_38, Q );
  )
)

model SDFFRX1
  (CK, D, Q, QN,
  RN, SE, SI)
(
  

  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q, QN ;
    non_scan_model = DFFRX1(CK, D, Q, QN, RN) ;
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  output (QN) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    instance = udp_dff ( N30_2, I0_D, CK, I0_CLEAR, 
      mlc_n0, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N30_2, QBINT_4 );
    primitive = _inv  mlc_inv_3 ( QBINT_4, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_4, QN );
  )
)

model SDFFRX2
  (CK, D, Q, QN,
  RN, SE, SI)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q, QN;
    non_scan_model = DFFRX2(CK, D, Q, QN, RN) ;
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  output (QN) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    instance = udp_dff ( N30, I0_D, CK, I0_CLEAR, 
      mlc_n0, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N30, QBINT );
    primitive = _inv  mlc_inv_3 ( QBINT, Q );
    primitive = _buf  mlc_buf_1 ( QBINT, QN );
  )
)

model SDFFRX4
  (CK, D, Q, QN,
  RN, SE, SI)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q, QN;
    non_scan_model = DFFRX4(CK, D, Q, QN, RN) ;
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  output (QN) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    instance = udp_dff ( N30_2, I0_D, CK, I0_CLEAR, 
      mlc_n0, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N30_2, QBINT_19 );
    primitive = _inv  mlc_inv_3 ( QBINT_19, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_19, QN );
  )
)

model SDFFRXL
  (CK, D, Q, QN,
  RN, SE, SI)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q, QN;
    non_scan_model = DFFRXL(CK, D, Q, QN, RN) ;
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  output (QN) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    instance = udp_dff ( N30_2, I0_D, CK, I0_CLEAR, 
      mlc_n0, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N30_2, QBINT_3 );
    primitive = _inv  mlc_inv_3 ( QBINT_3, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_3, QN );
  )
)

model SDFFSHQX1
  (CK, D, Q, SE,
  SI, SN)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q;
    non_scan_model = DFFSHQX1(CK, D, Q, SN) ;
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (SE) ( )
  input (SI) ( )
  input (SN) ( )
  output (Q) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    primitive = _inv  mlc_inv_1 ( SN, I0_SET );
    instance = udp_dff ( N35, I0_D, CK, mlc_n0, 
      I0_SET, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N35, QBINT_3 );
    primitive = _inv  mlc_inv_3 ( QBINT_3, Q );
  )
)

model SDFFSHQX2
  (CK, D, Q, SE,
  SI, SN)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q;
    non_scan_model = DFFSHQX2(CK, D, Q, SN) ;
  )
  
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (SE) ( )
  input (SI) ( )
  input (SN) ( )
  output (Q) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    primitive = _inv  mlc_inv_1 ( SN, I0_SET );
    instance = udp_dff ( N35_3, I0_D, CK, mlc_n0, 
      I0_SET, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N35_3, QBINT_4 );
    primitive = _inv  mlc_inv_3 ( QBINT_4, Q );
  )
)

model SDFFSHQX4
  (CK, D, Q, SE,
  SI, SN)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q;
    non_scan_model = DFFSHQX4(CK, D, Q, SN) ;
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (SE) ( )
  input (SI) ( )
  input (SN) ( )
  output (Q) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    primitive = _inv  mlc_inv_1 ( SN, I0_SET );
    instance = udp_dff ( N35_4, I0_D, CK, mlc_n0, 
      I0_SET, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N35_4, QBINT_6 );
    primitive = _inv  mlc_inv_3 ( QBINT_6, Q );
  )
)

model SDFFSHQX8
  (CK, D, Q, SE,
  SI, SN)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q;
    non_scan_model = DFFSHQX8(CK, D, Q, SN) ;
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (SE) ( )
  input (SI) ( )
  input (SN) ( )
  output (Q) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    primitive = _inv  mlc_inv_1 ( SN, I0_SET );
    instance = udp_dff ( N35_6, I0_D, CK, mlc_n0, 
      I0_SET, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N35_6, QBINT_26 );
    primitive = _inv  mlc_inv_3 ( QBINT_26, Q );
  )
)

model SDFFSRHQX1
  (CK, D, Q, RN,
  SE, SI, SN)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q;
    non_scan_model = DFFSRHQX1(CK, D, Q, RN, SN) ;
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  input (SE) ( )
  input (SI) ( )
  input (SN) ( )
  output (Q) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    primitive = _inv  mlc_inv_2 ( SN, I0_SET );
    instance = udp_dff ( N35_3, I0_D, CK, I0_CLEAR, 
      I0_SET, NOTIFIER );
    primitive = _inv  mlc_inv_3 ( N35_3, QBINT );
    primitive = _inv  mlc_inv_4 ( QBINT, Q );
  )
)

model SDFFSRHQX2
  (CK, D, Q, RN,
  SE, SI, SN)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q;
    non_scan_model = DFFSRHQX2(CK, D, Q, RN, SN) ;
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  input (SE) ( )
  input (SI) ( )
  input (SN) ( )
  output (Q) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    primitive = _inv  mlc_inv_2 ( SN, I0_SET );
    instance = udp_dff ( N35_3, I0_D, CK, I0_CLEAR, 
      I0_SET, NOTIFIER );
    primitive = _inv  mlc_inv_3 ( N35_3, QBINT_4 );
    primitive = _inv  mlc_inv_4 ( QBINT_4, Q );
  )
)

model SDFFSRHQX4
  (CK, D, Q, RN,
  SE, SI, SN)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q;
    non_scan_model = DFFSRHQX4(CK, D, Q, RN, SN) ;
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  input (SE) ( )
  input (SI) ( )
  input (SN) ( )
  output (Q) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    primitive = _inv  mlc_inv_2 ( SN, I0_SET );
    instance = udp_dff ( N35_10, I0_D, CK, I0_CLEAR, 
      I0_SET, NOTIFIER );
    primitive = _inv  mlc_inv_3 ( N35_10, QBINT_18 );
    primitive = _inv  mlc_inv_4 ( QBINT_18, Q );
  )
)

model SDFFSRHQX8
  (CK, D, Q, RN,
  SE, SI, SN)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q;
    non_scan_model = DFFSRHQX8(CK, D, Q, RN, SN) ;
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  input (SE) ( )
  input (SI) ( )
  input (SN) ( )
  output (Q) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    primitive = _inv  mlc_inv_2 ( SN, I0_SET );
    instance = udp_dff ( N35_12, I0_D, CK, I0_CLEAR, 
      I0_SET, NOTIFIER );
    primitive = _inv  mlc_inv_3 ( N35_12, QBINT_28 );
    primitive = _inv  mlc_inv_4 ( QBINT_28, Q );
  )
)

model SDFFSRX1
  (CK, D, Q, QN,
  RN, SE, SI, SN)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q, QN;
    non_scan_model = DFFSRX1(CK, D, Q, QN,RN, SN) ;
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  input (SE) ( )
  input (SI) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    primitive = _inv  mlc_inv_2 ( SN, I0_SET );
    instance = udp_dff ( N35_3, I0_D, CK, I0_CLEAR, 
      I0_SET, NOTIFIER );
    primitive = _inv  mlc_inv_3 ( N35_3, QBINT_3 );
    primitive = _inv  mlc_inv_4 ( QBINT_3, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_3, QN );
  )
)

model SDFFSRX2
  (CK, D, Q, QN,
  RN, SE, SI, SN)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q, QN;
    non_scan_model = DFFSRX2(CK, D, Q, QN,RN, SN) ;
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  input (SE) ( )
  input (SI) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    primitive = _inv  mlc_inv_2 ( SN, I0_SET );
    instance = udp_dff ( N35_5, I0_D, CK, I0_CLEAR, 
      I0_SET, NOTIFIER );
    primitive = _inv  mlc_inv_3 ( N35_5, QBINT );
    primitive = _inv  mlc_inv_4 ( QBINT, Q );
    primitive = _buf  mlc_buf_1 ( QBINT, QN );
  )
)

model SDFFSRX4
  (CK, D, Q, QN,
  RN, SE, SI, SN)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q, QN;
    non_scan_model = DFFSRX4(CK, D, Q, QN,RN, SN) ;
  )
  
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  input (SE) ( )
  input (SI) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    primitive = _inv  mlc_inv_2 ( SN, I0_SET );
    instance = udp_dff ( N35_3, I0_D, CK, I0_CLEAR, 
      I0_SET, NOTIFIER );
    primitive = _inv  mlc_inv_3 ( N35_3, QBINT_12 );
    primitive = _inv  mlc_inv_4 ( QBINT_12, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_12, QN );
  )
)

model SDFFSRXL
  (CK, D, Q, QN,
  RN, SE, SI, SN)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q, QN;
    non_scan_model = DFFSRXL(CK, D, Q, QN,RN, SN) ;
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  input (SE) ( )
  input (SI) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    primitive = _inv  mlc_inv_1 ( RN, I0_CLEAR );
    primitive = _inv  mlc_inv_2 ( SN, I0_SET );
    instance = udp_dff ( N35_3, I0_D, CK, I0_CLEAR, 
      I0_SET, NOTIFIER );
    primitive = _inv  mlc_inv_3 ( N35_3, QBINT_6 );
    primitive = _inv  mlc_inv_4 ( QBINT_6, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_6, QN );
  )
)

model SDFFSX1
  (CK, D, Q, QN,
  SE, SI, SN)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q, QN;
    non_scan_model = DFFSX1(CK, D, Q, QN, SN) ;
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (SE) ( )
  input (SI) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    primitive = _inv  mlc_inv_1 ( SN, I0_SET );
    instance = udp_dff ( N35, I0_D, CK, mlc_n0, 
      I0_SET, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N35, QBINT_4 );
    primitive = _inv  mlc_inv_3 ( QBINT_4, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_4, QN );
  )
)

model SDFFSX2
  (CK, D, Q, QN,
  SE, SI, SN)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q, QN;
    non_scan_model = DFFSX2(CK, D, Q, QN, SN) ;
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (SE) ( )
  input (SI) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    primitive = _inv  mlc_inv_1 ( SN, I0_SET );
    instance = udp_dff ( N35_3, I0_D, CK, mlc_n0, 
      I0_SET, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N35_3, QBINT_9 );
    primitive = _inv  mlc_inv_3 ( QBINT_9, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_9, QN );
  )
)

model SDFFSX4
  (CK, D, Q, QN,
  SE, SI, SN)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q, QN;
    non_scan_model = DFFSX4(CK, D, Q, QN, SN) ;
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (SE) ( )
  input (SI) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    primitive = _inv  mlc_inv_1 ( SN, I0_SET );
    instance = udp_dff ( N35_4, I0_D, CK, mlc_n0, 
      I0_SET, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N35_4, QBINT_9 );
    primitive = _inv  mlc_inv_3 ( QBINT_9, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_9, QN );
  )
)

model SDFFSXL
  (CK, D, Q, QN,
  SE, SI, SN)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q, QN;
    non_scan_model = DFFSXL(CK, D, Q, QN, SN) ;
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (SE) ( )
  input (SI) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    primitive = _inv  mlc_inv_1 ( SN, I0_SET );
    instance = udp_dff ( N35, I0_D, CK, mlc_n0, 
      I0_SET, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _inv  mlc_inv_2 ( N35, QBINT_6 );
    primitive = _inv  mlc_inv_3 ( QBINT_6, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_6, QN );
  )
)

model SDFFTRX1
  (CK, D, Q, QN,
  RN, SE, SI)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q, QN;
    non_scan_model = DFFTRX1(CK, D, Q, QN, RN);
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _and  mlc_and_1 ( D, RN, I0_out );
    instance = udp_mux2 ( I0_D, I0_out, SI, SE );
    instance = udp_dff ( N30_2, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_2, QBINT_4 );
    primitive = _inv  mlc_inv_2 ( QBINT_4, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_4, QN );
  )
)

model SDFFTRX2
  (CK, D, Q, QN,
  RN, SE, SI)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q, QN;
    non_scan_model = DFFTRX2(CK, D, Q, QN, RN);
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _and  mlc_and_1 ( D, RN, I0_out );
    instance = udp_mux2 ( I0_D, I0_out, SI, SE );
    instance = udp_dff ( N30_2, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_2, QBINT_2 );
    primitive = _inv  mlc_inv_2 ( QBINT_2, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_2, QN );
  )
)

model SDFFTRX4
  (CK, D, Q, QN,
  RN, SE, SI)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q, QN;
    non_scan_model = DFFTRX4(CK, D, Q, QN, RN);
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _and  mlc_and_1 ( D, RN, I0_out );
    instance = udp_mux2 ( I0_D, I0_out, SI, SE );
    instance = udp_dff ( N30, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30, QBINT_17 );
    primitive = _inv  mlc_inv_2 ( QBINT_17, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_17, QN );
  )
)

model SDFFTRXL
  (CK, D, Q, QN,
  RN, SE, SI)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q, QN;
    non_scan_model = DFFTRXL(CK, D, Q, QN, RN);
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (RN) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _and  mlc_and_1 ( D, RN, I0_out );
    instance = udp_mux2 ( I0_D, I0_out, SI, SE );
    instance = udp_dff ( N30_2, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_2, QBINT_3 );
    primitive = _inv  mlc_inv_2 ( QBINT_3, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_3, QN );
  )
)

model SDFFX1
  (CK, D, Q, QN,
  SE, SI)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q;
    non_scan_model = DFFX1(CK, D, Q, QN);
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  output (QN) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    instance = udp_dff ( N30_2, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_2, QBINT_4 );
    primitive = _inv  mlc_inv_2 ( QBINT_4, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_4, QN );
  )
)

model SDFFX2
  (CK, D, Q, QN,
  SE, SI)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q;
    non_scan_model = DFFX2(CK, D, Q, QN);
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  output (QN) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    instance = udp_dff ( N30_5, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_5, QBINT_4 );
    primitive = _inv  mlc_inv_2 ( QBINT_4, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_4, QN );
  )
)

model SDFFX4
  (CK, D, Q, QN,
  SE, SI)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q;
    non_scan_model = DFFX4(CK, D, Q, QN);
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  output (QN) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    instance = udp_dff ( N30, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30, QBINT_16 );
    primitive = _inv  mlc_inv_2 ( QBINT_16, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_16, QN );
  )
)

model SDFFXL
  (CK, D, Q, QN,
  SE, SI)
(
  scan_definition (
    type = mux_scan;
    data_in = D ;
    scan_in = SI ;
    scan_enable = SE ;
    scan_out = Q;
    non_scan_model = DFFXL(CK, D, Q, QN);
  )

  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  output (QN) ()
  (
    instance = udp_mux2 ( I0_D, D, SI, SE );
    instance = udp_dff ( N30_2, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_2, QBINT_6 );
    primitive = _inv  mlc_inv_2 ( QBINT_6, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_6, QN );
  )
)

model SEDFFHQX1
  (CK, D, E, Q,
  SE, SI)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (E) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  (
    primitive = _inv  mlc_inv_1 ( QBINT_10, I0_out );
    instance = udp_mux2 ( I1_out, I0_out, D, E );
    instance = udp_mux2 ( I0_D, I1_out, SI, SE );
    instance = udp_dff ( N30_3, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_2 ( N30_3, QBINT_10 );
    primitive = _inv  mlc_inv_3 ( QBINT_10, Q );
  )
)

model SEDFFHQX2
  (CK, D, E, Q,
  SE, SI)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (E) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  (
    primitive = _inv  mlc_inv_1 ( QBINT_17, I0_out );
    instance = udp_mux2 ( I1_out, I0_out, D, E );
    instance = udp_mux2 ( I0_D, I1_out, SI, SE );
    instance = udp_dff ( N30_3, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_2 ( N30_3, QBINT_17 );
    primitive = _inv  mlc_inv_3 ( QBINT_17, Q );
  )
)

model SEDFFHQX4
  (CK, D, E, Q,
  SE, SI)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (E) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  (
    primitive = _inv  mlc_inv_1 ( QBINT_23, I0_out );
    instance = udp_mux2 ( I1_out, I0_out, D, E );
    instance = udp_mux2 ( I0_D, I1_out, SI, SE );
    instance = udp_dff ( N30_9, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_2 ( N30_9, QBINT_23 );
    primitive = _inv  mlc_inv_3 ( QBINT_23, Q );
  )
)

model SEDFFHQX8
  (CK, D, E, Q,
  SE, SI)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (E) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  (
    primitive = _inv  mlc_inv_1 ( QBINT_38, I0_out );
    instance = udp_mux2 ( I1_out, I0_out, D, E );
    instance = udp_mux2 ( I0_D, I1_out, SI, SE );
    instance = udp_dff ( N30_7, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_2 ( N30_7, QBINT_38 );
    primitive = _inv  mlc_inv_3 ( QBINT_38, Q );
  )
)

model SEDFFTRX1
  (CK, D, E, Q,
  QN, RN, SE, SI)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (E) ( )
  input (RN) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( D, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, E, I1_out );
    primitive = _inv  mlc_inv_2 ( I1_out, I2_out );
    primitive = _inv  mlc_inv_3 ( E, I3_out );
    primitive = _and  mlc_and_2 ( I3_out, QBINT_19, I4_out );
    primitive = _inv  mlc_inv_4 ( I4_out, I5_out );
    primitive = _and  mlc_and_3 ( I2_out, I5_out, RN, I7_out );
    instance = udp_mux2 ( I0_D, I7_out, SI, SE );
    instance = udp_dff ( N30, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_5 ( N30, QBINT_19 );
    primitive = _inv  mlc_inv_6 ( QBINT_19, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_19, QN );
  )
)

model SEDFFTRX2
  (CK, D, E, Q,
  QN, RN, SE, SI)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (E) ( )
  input (RN) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( D, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, E, I1_out );
    primitive = _inv  mlc_inv_2 ( I1_out, I2_out );
    primitive = _inv  mlc_inv_3 ( E, I3_out );
    primitive = _and  mlc_and_2 ( I3_out, QBINT_14, I4_out );
    primitive = _inv  mlc_inv_4 ( I4_out, I5_out );
    primitive = _and  mlc_and_3 ( I2_out, I5_out, RN, I7_out );
    instance = udp_mux2 ( I0_D, I7_out, SI, SE );
    instance = udp_dff ( N30_2, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_5 ( N30_2, QBINT_14 );
    primitive = _inv  mlc_inv_6 ( QBINT_14, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_14, QN );
  )
)

model SEDFFTRX4
  (CK, D, E, Q,
  QN, RN, SE, SI)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (E) ( )
  input (RN) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( D, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, E, I1_out );
    primitive = _inv  mlc_inv_2 ( I1_out, I2_out );
    primitive = _inv  mlc_inv_3 ( E, I3_out );
    primitive = _and  mlc_and_2 ( I3_out, QBINT_22, I4_out );
    primitive = _inv  mlc_inv_4 ( I4_out, I5_out );
    primitive = _and  mlc_and_3 ( I2_out, I5_out, RN, I7_out );
    instance = udp_mux2 ( I0_D, I7_out, SI, SE );
    instance = udp_dff ( N30_3, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_5 ( N30_3, QBINT_22 );
    primitive = _inv  mlc_inv_6 ( QBINT_22, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_22, QN );
  )
)

model SEDFFTRXL
  (CK, D, E, Q,
  QN, RN, SE, SI)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (E) ( )
  input (RN) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( D, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, E, I1_out );
    primitive = _inv  mlc_inv_2 ( I1_out, I2_out );
    primitive = _inv  mlc_inv_3 ( E, I3_out );
    primitive = _and  mlc_and_2 ( I3_out, QBINT_15, I4_out );
    primitive = _inv  mlc_inv_4 ( I4_out, I5_out );
    primitive = _and  mlc_and_3 ( I2_out, I5_out, RN, I7_out );
    instance = udp_mux2 ( I0_D, I7_out, SI, SE );
    instance = udp_dff ( N30, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_5 ( N30, QBINT_15 );
    primitive = _inv  mlc_inv_6 ( QBINT_15, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_15, QN );
  )
)

model SEDFFX1
  (CK, D, E, Q,
  QN, SE, SI)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (E) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( QBINT_14, I0_out );
    instance = udp_mux2 ( I1_out, I0_out, D, E );
    instance = udp_mux2 ( I0_D, I1_out, SI, SE );
    instance = udp_dff ( N30_2, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_2 ( N30_2, QBINT_14 );
    primitive = _inv  mlc_inv_3 ( QBINT_14, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_14, QN );
  )
)

model SEDFFX2
  (CK, D, E, Q,
  QN, SE, SI)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (E) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( QBINT_17, I0_out );
    instance = udp_mux2 ( I1_out, I0_out, D, E );
    instance = udp_mux2 ( I0_D, I1_out, SI, SE );
    instance = udp_dff ( N30_4, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_2 ( N30_4, QBINT_17 );
    primitive = _inv  mlc_inv_3 ( QBINT_17, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_17, QN );
  )
)

model SEDFFX4
  (CK, D, E, Q,
  QN, SE, SI)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (E) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( QBINT_23, I0_out );
    instance = udp_mux2 ( I1_out, I0_out, D, E );
    instance = udp_mux2 ( I0_D, I1_out, SI, SE );
    instance = udp_dff ( N30_8, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_2 ( N30_8, QBINT_23 );
    primitive = _inv  mlc_inv_3 ( QBINT_23, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_23, QN );
  )
)

model SEDFFXL
  (CK, D, E, Q,
  QN, SE, SI)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D) ( )
  input (E) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( QBINT_4, I0_out );
    instance = udp_mux2 ( I1_out, I0_out, D, E );
    instance = udp_mux2 ( I0_D, I1_out, SI, SE );
    instance = udp_dff ( N30_3, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_2 ( N30_3, QBINT_4 );
    primitive = _inv  mlc_inv_3 ( QBINT_4, Q );
    primitive = _buf  mlc_buf_1 ( QBINT_4, QN );
  )
)

model SMDFFHQX1
  (CK, D0, D1, Q,
  S0, SE, SI)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D0) ( )
  input (D1) ( )
  input (S0) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  (
    instance = udp_mux2 ( I0_out, D0, D1, S0 );
    instance = udp_mux2 ( I0_D, I0_out, SI, SE );
    instance = udp_dff ( N30_3, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_3, QBINT_3 );
    primitive = _inv  mlc_inv_2 ( QBINT_3, Q );
  )
)

model SMDFFHQX2
  (CK, D0, D1, Q,
  S0, SE, SI)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D0) ( )
  input (D1) ( )
  input (S0) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  (
    instance = udp_mux2 ( I0_out, D0, D1, S0 );
    instance = udp_mux2 ( I0_D, I0_out, SI, SE );
    instance = udp_dff ( N30, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30, QBINT_3 );
    primitive = _inv  mlc_inv_2 ( QBINT_3, Q );
  )
)

model SMDFFHQX4
  (CK, D0, D1, Q,
  S0, SE, SI)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D0) ( )
  input (D1) ( )
  input (S0) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  (
    instance = udp_mux2 ( I0_out, D0, D1, S0 );
    instance = udp_mux2 ( I0_D, I0_out, SI, SE );
    instance = udp_dff ( N30_8, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_8, QBINT_21 );
    primitive = _inv  mlc_inv_2 ( QBINT_21, Q );
  )
)

model SMDFFHQX8
  (CK, D0, D1, Q,
  S0, SE, SI)
(
  model_source = verilog_module;
  input (CK) ( )
  input (D0) ( )
  input (D1) ( )
  input (S0) ( )
  input (SE) ( )
  input (SI) ( )
  output (Q) ()
  (
    instance = udp_mux2 ( I0_out, D0, D1, S0 );
    instance = udp_mux2 ( I0_D, I0_out, SI, SE );
    instance = udp_dff ( N30_7, I0_D, CK, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _inv  mlc_inv_1 ( N30_7, QBINT_30 );
    primitive = _inv  mlc_inv_2 ( QBINT_30, Q );
  )
)

model TBUFX1
  (A, OE, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (OE) ( )
  output (Y) ()
  (
    primitive = _tsh  mlc_tsh_1 ( A, OE, Y );
  )
)

model TBUFX12
  (A, OE, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (OE) ( )
  output (Y) ()
  (
    primitive = _tsh  mlc_tsh_1 ( A, OE, Y );
  )
)

model TBUFX16
  (A, OE, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (OE) ( )
  output (Y) ()
  (
    primitive = _tsh  mlc_tsh_1 ( A, OE, Y );
  )
)

model TBUFX2
  (A, OE, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (OE) ( )
  output (Y) ()
  (
    primitive = _tsh  mlc_tsh_1 ( A, OE, Y );
  )
)

model TBUFX20
  (A, OE, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (OE) ( )
  output (Y) ()
  (
    primitive = _tsh  mlc_tsh_1 ( A, OE, Y );
  )
)

model TBUFX3
  (A, OE, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (OE) ( )
  output (Y) ()
  (
    primitive = _tsh  mlc_tsh_1 ( A, OE, Y );
  )
)

model TBUFX4
  (A, OE, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (OE) ( )
  output (Y) ()
  (
    primitive = _tsh  mlc_tsh_1 ( A, OE, Y );
  )
)

model TBUFX6
  (A, OE, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (OE) ( )
  output (Y) ()
  (
    primitive = _tsh  mlc_tsh_1 ( A, OE, Y );
  )
)

model TBUFX8
  (A, OE, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (OE) ( )
  output (Y) ()
  (
    primitive = _tsh  mlc_tsh_1 ( A, OE, Y );
  )
)

model TBUFXL
  (A, OE, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (OE) ( )
  output (Y) ()
  (
    primitive = _tsh  mlc_tsh_1 ( A, OE, Y );
  )
)

model TIEHI
  (Y)
(
  model_source = verilog_module;
  output (Y) ()
  (
    primitive = _buf  mlc_buf_1 ( mlc_n0, Y );
    primitive = _tie1  mlc_tie1_1 ( mlc_n0 );
  )
)

model TIELO
  (Y)
(
  model_source = verilog_module;
  output (Y) ()
  (
    primitive = _buf  mlc_buf_1 ( mlc_n0, Y );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
  )
)

model TLATNCAX12
  (CK, E, ECK)
(
  model_source = verilog_module;
  input (CK) ( )
  input (E) ( )
  output (ECK) ()
  (
    primitive = _inv  mlc_inv_1 ( CK, I0_ENABLE );
    instance = udp_tlat ( EINT_4, E, I0_ENABLE, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _and  mlc_and_1 ( CK, EINT_4, ECK );
  )
)

model TLATNCAX16
  (CK, E, ECK)
(
  model_source = verilog_module;
  input (CK) ( )
  input (E) ( )
  output (ECK) ()
  (
    primitive = _inv  mlc_inv_1 ( CK, I0_ENABLE );
    instance = udp_tlat ( EINT_21, E, I0_ENABLE, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _and  mlc_and_1 ( CK, EINT_21, ECK );
  )
)

model TLATNCAX2
  (CK, E, ECK)
(
  model_source = verilog_module;
  input (CK) ( )
  input (E) ( )
  output (ECK) ()
  (
    primitive = _inv  mlc_inv_1 ( CK, I0_ENABLE );
    instance = udp_tlat ( EINT_4, E, I0_ENABLE, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _and  mlc_and_1 ( CK, EINT_4, ECK );
  )
)

model TLATNCAX20
  (CK, E, ECK)
(
  model_source = verilog_module;
  input (CK) ( )
  input (E) ( )
  output (ECK) ()
  (
    primitive = _inv  mlc_inv_1 ( CK, I0_ENABLE );
    instance = udp_tlat ( EINT_27, E, I0_ENABLE, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _and  mlc_and_1 ( CK, EINT_27, ECK );
  )
)

model TLATNCAX3
  (CK, E, ECK)
(
  model_source = verilog_module;
  input (CK) ( )
  input (E) ( )
  output (ECK) ()
  (
    primitive = _inv  mlc_inv_1 ( CK, I0_ENABLE );
    instance = udp_tlat ( EINT_7, E, I0_ENABLE, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _and  mlc_and_1 ( CK, EINT_7, ECK );
  )
)

model TLATNCAX4
  (CK, E, ECK)
(
  model_source = verilog_module;
  input (CK) ( )
  input (E) ( )
  output (ECK) ()
  (
    primitive = _inv  mlc_inv_1 ( CK, I0_ENABLE );
    instance = udp_tlat ( EINT_4, E, I0_ENABLE, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _and  mlc_and_1 ( CK, EINT_4, ECK );
  )
)

model TLATNCAX6
  (CK, E, ECK)
(
  model_source = verilog_module;
  input (CK) ( )
  input (E) ( )
  output (ECK) ()
  (
    primitive = _inv  mlc_inv_1 ( CK, I0_ENABLE );
    instance = udp_tlat ( EINT_4, E, I0_ENABLE, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _and  mlc_and_1 ( CK, EINT_4, ECK );
  )
)

model TLATNCAX8
  (CK, E, ECK)
(
  model_source = verilog_module;
  input (CK) ( )
  input (E) ( )
  output (ECK) ()
  (
    primitive = _inv  mlc_inv_1 ( CK, I0_ENABLE );
    instance = udp_tlat ( EINT_14, E, I0_ENABLE, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _and  mlc_and_1 ( CK, EINT_14, ECK );
  )
)

model TLATNSRX1
  (D, GN, Q, QN,
  RN, SN)
(
  model_source = verilog_module;
  input (D) ( )
  input (GN) ( )
  input (RN) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( GN, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, RN, I0_ENABLE );
    primitive = _inv  mlc_inv_2 ( SN, I0_SET );
    instance = udp_tlat ( QINT_4, D, I0_ENABLE, mlc_n0, 
      I0_SET, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _buf  mlc_buf_1 ( QINT_4, Q );
    primitive = _inv  mlc_inv_4 ( QINT_4, QN );
  )
)

model TLATNSRX2
  (D, GN, Q, QN,
  RN, SN)
(
  model_source = verilog_module;
  input (D) ( )
  input (GN) ( )
  input (RN) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( GN, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, RN, I0_ENABLE );
    primitive = _inv  mlc_inv_2 ( SN, I0_SET );
    instance = udp_tlat ( QINT_6, D, I0_ENABLE, mlc_n0, 
      I0_SET, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _buf  mlc_buf_1 ( QINT_6, Q );
    primitive = _inv  mlc_inv_4 ( QINT_6, QN );
  )
)

model TLATNSRX4
  (D, GN, Q, QN,
  RN, SN)
(
  model_source = verilog_module;
  input (D) ( )
  input (GN) ( )
  input (RN) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( GN, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, RN, I0_ENABLE );
    primitive = _inv  mlc_inv_2 ( SN, I0_SET );
    instance = udp_tlat ( QINT_31, D, I0_ENABLE, mlc_n0, 
      I0_SET, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _buf  mlc_buf_1 ( QINT_31, Q );
    primitive = _inv  mlc_inv_4 ( QINT_31, QN );
  )
)

model TLATNSRXL
  (D, GN, Q, QN,
  RN, SN)
(
  model_source = verilog_module;
  input (D) ( )
  input (GN) ( )
  input (RN) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( GN, I0_out );
    primitive = _and  mlc_and_1 ( I0_out, RN, I0_ENABLE );
    primitive = _inv  mlc_inv_2 ( SN, I0_SET );
    instance = udp_tlat ( QINT_4, D, I0_ENABLE, mlc_n0, 
      I0_SET, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _buf  mlc_buf_1 ( QINT_4, Q );
    primitive = _inv  mlc_inv_4 ( QINT_4, QN );
  )
)

model TLATNTSCAX12
  (CK, E, ECK, SE)
(
  model_source = verilog_module;
  input (CK) ( )
  input (E) ( )
  input (SE) ( )
  output (ECK) ()
  (
    primitive = _or  mlc_or_1 ( E, SE, I0_D );
    primitive = _inv  mlc_inv_1 ( CK, I0_ENABLE );
    instance = udp_tlat ( EINT_18, I0_D, I0_ENABLE, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _and  mlc_and_1 ( CK, EINT_18, ECK );
  )
)

model TLATNTSCAX16
  (CK, E, ECK, SE)
(
  model_source = verilog_module;
  input (CK) ( )
  input (E) ( )
  input (SE) ( )
  output (ECK) ()
  (
    primitive = _or  mlc_or_1 ( E, SE, I0_D );
    primitive = _inv  mlc_inv_1 ( CK, I0_ENABLE );
    instance = udp_tlat ( EINT_21, I0_D, I0_ENABLE, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _and  mlc_and_1 ( CK, EINT_21, ECK );
  )
)

model TLATNTSCAX2
  (CK, E, ECK, SE)
(
  model_source = verilog_module;
  input (CK) ( )
  input (E) ( )
  input (SE) ( )
  output (ECK) ()
  (
    primitive = _or  mlc_or_1 ( E, SE, I0_D );
    primitive = _inv  mlc_inv_1 ( CK, I0_ENABLE );
    instance = udp_tlat ( EINT_8, I0_D, I0_ENABLE, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _and  mlc_and_1 ( CK, EINT_8, ECK );
  )
)

model TLATNTSCAX20
  (CK, E, ECK, SE)
(
  model_source = verilog_module;
  input (CK) ( )
  input (E) ( )
  input (SE) ( )
  output (ECK) ()
  (
    primitive = _or  mlc_or_1 ( E, SE, I0_D );
    primitive = _inv  mlc_inv_1 ( CK, I0_ENABLE );
    instance = udp_tlat ( EINT_17, I0_D, I0_ENABLE, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _and  mlc_and_1 ( CK, EINT_17, ECK );
  )
)

model TLATNTSCAX3
  (CK, E, ECK, SE)
(
  model_source = verilog_module;
  input (CK) ( )
  input (E) ( )
  input (SE) ( )
  output (ECK) ()
  (
    primitive = _or  mlc_or_1 ( E, SE, I0_D );
    primitive = _inv  mlc_inv_1 ( CK, I0_ENABLE );
    instance = udp_tlat ( EINT_7, I0_D, I0_ENABLE, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _and  mlc_and_1 ( CK, EINT_7, ECK );
  )
)

model TLATNTSCAX4
  (CK, E, ECK, SE)
(
  model_source = verilog_module;
  input (CK) ( )
  input (E) ( )
  input (SE) ( )
  output (ECK) ()
  (
    primitive = _or  mlc_or_1 ( E, SE, I0_D );
    primitive = _inv  mlc_inv_1 ( CK, I0_ENABLE );
    instance = udp_tlat ( EINT_4, I0_D, I0_ENABLE, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _and  mlc_and_1 ( CK, EINT_4, ECK );
  )
)

model TLATNTSCAX6
  (CK, E, ECK, SE)
(
  model_source = verilog_module;
  input (CK) ( )
  input (E) ( )
  input (SE) ( )
  output (ECK) ()
  (
    primitive = _or  mlc_or_1 ( E, SE, I0_D );
    primitive = _inv  mlc_inv_1 ( CK, I0_ENABLE );
    instance = udp_tlat ( EINT_12, I0_D, I0_ENABLE, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _and  mlc_and_1 ( CK, EINT_12, ECK );
  )
)

model TLATNTSCAX8
  (CK, E, ECK, SE)
(
  model_source = verilog_module;
  input (CK) ( )
  input (E) ( )
  input (SE) ( )
  output (ECK) ()
  (
    primitive = _or  mlc_or_1 ( E, SE, I0_D );
    primitive = _inv  mlc_inv_1 ( CK, I0_ENABLE );
    instance = udp_tlat ( EINT_4, I0_D, I0_ENABLE, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _and  mlc_and_1 ( CK, EINT_4, ECK );
  )
)

model TLATNX1
  (D, GN, Q, QN)
(
  model_source = verilog_module;
  input (D) ( )
  input (GN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( GN, I0_ENABLE );
    instance = udp_tlat ( QINT_3, D, I0_ENABLE, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _buf  mlc_buf_1 ( QINT_3, Q );
    primitive = _inv  mlc_inv_3 ( QINT_3, QN );
  )
)

model TLATNX2
  (D, GN, Q, QN)
(
  model_source = verilog_module;
  input (D) ( )
  input (GN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( GN, I0_ENABLE );
    instance = udp_tlat ( QINT_19, D, I0_ENABLE, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _buf  mlc_buf_1 ( QINT_19, Q );
    primitive = _inv  mlc_inv_3 ( QINT_19, QN );
  )
)

model TLATNX4
  (D, GN, Q, QN)
(
  model_source = verilog_module;
  input (D) ( )
  input (GN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( GN, I0_ENABLE );
    instance = udp_tlat ( QINT_18, D, I0_ENABLE, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _buf  mlc_buf_1 ( QINT_18, Q );
    primitive = _inv  mlc_inv_3 ( QINT_18, QN );
  )
)

model TLATNXL
  (D, GN, Q, QN)
(
  model_source = verilog_module;
  input (D) ( )
  input (GN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _inv  mlc_inv_1 ( GN, I0_ENABLE );
    instance = udp_tlat ( QINT_3, D, I0_ENABLE, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _buf  mlc_buf_1 ( QINT_3, Q );
    primitive = _inv  mlc_inv_3 ( QINT_3, QN );
  )
)

model TLATSRX1
  (D, G, Q, QN,
  RN, SN)
(
  model_source = verilog_module;
  input (D) ( )
  input (G) ( )
  input (RN) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _and  mlc_and_1 ( G, RN, I0_ENABLE );
    primitive = _inv  mlc_inv_1 ( SN, I0_SET );
    instance = udp_tlat ( QINT_12, D, I0_ENABLE, mlc_n0, 
      I0_SET, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _buf  mlc_buf_1 ( QINT_12, Q );
    primitive = _inv  mlc_inv_3 ( QINT_12, QN );
  )
)

model TLATSRX2
  (D, G, Q, QN,
  RN, SN)
(
  model_source = verilog_module;
  input (D) ( )
  input (G) ( )
  input (RN) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _and  mlc_and_1 ( G, RN, I0_ENABLE );
    primitive = _inv  mlc_inv_1 ( SN, I0_SET );
    instance = udp_tlat ( QINT_6, D, I0_ENABLE, mlc_n0, 
      I0_SET, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _buf  mlc_buf_1 ( QINT_6, Q );
    primitive = _inv  mlc_inv_3 ( QINT_6, QN );
  )
)

model TLATSRX4
  (D, G, Q, QN,
  RN, SN)
(
  model_source = verilog_module;
  input (D) ( )
  input (G) ( )
  input (RN) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _and  mlc_and_1 ( G, RN, I0_ENABLE );
    primitive = _inv  mlc_inv_1 ( SN, I0_SET );
    instance = udp_tlat ( QINT_32, D, I0_ENABLE, mlc_n0, 
      I0_SET, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _buf  mlc_buf_1 ( QINT_32, Q );
    primitive = _inv  mlc_inv_3 ( QINT_32, QN );
  )
)

model TLATSRXL
  (D, G, Q, QN,
  RN, SN)
(
  model_source = verilog_module;
  input (D) ( )
  input (G) ( )
  input (RN) ( )
  input (SN) ( )
  output (Q) ()
  output (QN) ()
  (
    primitive = _and  mlc_and_1 ( G, RN, I0_ENABLE );
    primitive = _inv  mlc_inv_1 ( SN, I0_SET );
    instance = udp_tlat ( QINT_12, D, I0_ENABLE, mlc_n0, 
      I0_SET, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _buf  mlc_buf_1 ( QINT_12, Q );
    primitive = _inv  mlc_inv_3 ( QINT_12, QN );
  )
)

model TLATX1
  (D, G, Q, QN)
(
  model_source = verilog_module;
  input (D) ( )
  input (G) ( )
  output (Q) ()
  output (QN) ()
  (
    instance = udp_tlat ( QINT, D, G, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _buf  mlc_buf_1 ( QINT, Q );
    primitive = _inv  mlc_inv_2 ( QINT, QN );
  )
)

model TLATX2
  (D, G, Q, QN)
(
  model_source = verilog_module;
  input (D) ( )
  input (G) ( )
  output (Q) ()
  output (QN) ()
  (
    instance = udp_tlat ( QINT_18, D, G, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _buf  mlc_buf_1 ( QINT_18, Q );
    primitive = _inv  mlc_inv_2 ( QINT_18, QN );
  )
)

model TLATX4
  (D, G, Q, QN)
(
  model_source = verilog_module;
  input (D) ( )
  input (G) ( )
  output (Q) ()
  output (QN) ()
  (
    instance = udp_tlat ( QINT_20, D, G, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _buf  mlc_buf_1 ( QINT_20, Q );
    primitive = _inv  mlc_inv_2 ( QINT_20, QN );
  )
)

model TLATXL
  (D, G, Q, QN)
(
  model_source = verilog_module;
  input (D) ( )
  input (G) ( )
  output (Q) ()
  output (QN) ()
  (
    instance = udp_tlat ( QINT, D, G, mlc_n0, 
      mlc_n1, NOTIFIER );
    primitive = _tie0  mlc_tie0_1 ( mlc_n0 );
    primitive = _tie0  mlc_tie0_2 ( mlc_n1 );
    primitive = _buf  mlc_buf_1 ( QINT, Q );
    primitive = _inv  mlc_inv_2 ( QINT, QN );
  )
)

model XNOR2X1
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _xor  mlc_xor_1 ( A, B, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, Y );
  )
)

model XNOR2X2
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _xor  mlc_xor_1 ( A, B, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, Y );
  )
)

model XNOR2X4
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _xor  mlc_xor_1 ( A, B, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, Y );
  )
)

model XNOR2XL
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _xor  mlc_xor_1 ( A, B, I0_out );
    primitive = _inv  mlc_inv_1 ( I0_out, Y );
  )
)

model XNOR3X1
  (A, B, C, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _xor  mlc_xor_1 ( A, B, I0_out );
    primitive = _xor  mlc_xor_2 ( I0_out, C, I1_out );
    primitive = _inv  mlc_inv_1 ( I1_out, Y );
  )
)

model XNOR3XL
  (A, B, C, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _xor  mlc_xor_1 ( A, B, I0_out );
    primitive = _xor  mlc_xor_2 ( I0_out, C, I1_out );
    primitive = _inv  mlc_inv_1 ( I1_out, Y );
  )
)

model XOR2X1
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _xor  mlc_xor_1 ( A, B, Y );
  )
)

model XOR2X2
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _xor  mlc_xor_1 ( A, B, Y );
  )
)

model XOR2X4
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _xor  mlc_xor_1 ( A, B, Y );
  )
)

model XOR2XL
  (A, B, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  output (Y) ()
  (
    primitive = _xor  mlc_xor_1 ( A, B, Y );
  )
)

model XOR3X1
  (A, B, C, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _xor  mlc_xor_1 ( A, B, I0_out );
    primitive = _xor  mlc_xor_2 ( I0_out, C, Y );
  )
)

model XOR3XL
  (A, B, C, Y)
(
  model_source = verilog_module;
  input (A) ( )
  input (B) ( )
  input (C) ( )
  output (Y) ()
  (
    primitive = _xor  mlc_xor_1 ( A, B, I0_out );
    primitive = _xor  mlc_xor_2 ( I0_out, C, Y );
  )
)
