module counter_test(input logic clk, reset, en,
						  output logic q);
			
				Counter count(.clk(clk), .reset(reset), .en(en), .q(q));
						  
endmodule