module top_mmodule(input[2:0]a,input[2:0]b,output [2:0]out_or_bitwise,output out_or_logical,output[5:0]out_not);
assign out[5:3]=~b;
assign out[2:0]=~a;
assign out_or_logical=a||b;
assign out_or_bitwise={a[2]&b[2],a[1]&b[1],a[0]&b[0]};
endmodule
