/*
pub const TPL_: u32 = 0x00000001;
pub const TPL_: u32 = 0x00000002;
pub const TPL_: u32 = 0x00000004;
pub const TPL_: u32 = 0x00000008;
pub const TPL_: u32 = 0x00000010;
pub const TPL_: u32 = 0x00000020;
pub const TPL_: u32 = 0x00000040;
pub const TPL_: u32 = 0x00000080;
pub const TPL_: u32 = 0x00000100;
pub const TPL_: u32 = 0x00000200;
pub const TPL_: u32 = 0x00000400;
pub const TPL_: u32 = 0x00000800;
pub const TPL_: u32 = 0x00001000;
pub const TPL_: u32 = 0x00002000;
pub const TPL_: u32 = 0x00004000;
pub const TPL_: u32 = 0x00008000;
pub const TPL_: u32 = 0x00010000;
pub const TPL_: u32 = 0x00020000;
pub const TPL_: u32 = 0x00040000;
pub const TPL_: u32 = 0x00080000;
pub const TPL_: u32 = 0x00100000;
pub const TPL_: u32 = 0x00200000;
pub const TPL_: u32 = 0x00400000;
pub const TPL_: u32 = 0x00800000;
pub const TPL_: u32 = 0x01000000;
pub const TPL_: u32 = 0x02000000;
pub const TPL_: u32 = 0x04000000;
pub const TPL_: u32 = 0x08000000;
pub const TPL_: u32 = 0x10000000;
pub const TPL_: u32 = 0x20000000;
pub const TPL_: u32 = 0x40000000;
pub const TPL_: u32 = 0x80000000;*/

pub const CR_HSION: u32 = 0x00000001;
pub const CR_HSIRDY: u32 = 0x00000002;
pub const CR_HSITRIM: u32 = 0x000000F8;
pub const CR_HSICAL: u32 = 0x0000FF00;
pub const CR_HSEON: u32 = 0x00010000;
pub const CR_HSERDY: u32 = 0x00020000;
pub const CR_HSEBYP: u32 = 0x00040000;
pub const CR_CSSON: u32 = 0x00080000;
pub const CR_PLLON: u32 = 0x01000000;
pub const CR_PLLRDY: u32 = 0x02000000;
pub const CR_PLL2SON: u32 = 0x04000000;
pub const CR_PLL2SRDY: u32 = 0x08000000;

pub const PLLCFGR_M: u32 = 0x0000003F;
pub const PLLCFGR_N: u32 = 0x00007FC0;
pub const PLLCFGR_N_SHIFT: u32 = 6;
pub const PLLCFGR_P: u32 = 0x00030000;
pub const PLLCFGR_P_SHIFT: u32 = 16;
pub const PLLCFGR_SRC_HSI: u32 = 0x00000000;
pub const PLLCFGR_SRC_HSE: u32 = 0x00400000;
pub const PLLCFGR_SRC_MASK: u32 = 0x00400000;
pub const PLLCFGR_Q: u32 = 0x0F000000;
pub const PLLCFGR_Q_SHIFT: u32 = 24;

pub const CFGR_SW_HSI: u32 = 0x00000000;
pub const CFGR_SW_HSE: u32 = 0x00000001;
pub const CFGR_SW_PLL: u32 = 0x00000002;
pub const CFGR_SW_MASK: u32 = 0x00000003;
pub const CFGR_SWS_HSI: u32 = 0x00000000;
pub const CFGR_SWS_HSE: u32 = 0x00000004;
pub const CFGR_SWS_PLL: u32 = 0x00000008;
pub const CFGR_SWS_MASK: u32 = 0x0000000C;
pub const CFGR_HPRE_MASK: u32 = 0x000000F0;

#[allow(non_camel_case_types)]
pub enum CFGR_HPrescaler {
    Div1 = 0x00000000,
    Div2 = 0x00000080,
    Div4 = 0x00000090,
    Div8 = 0x000000A0,
    Div16 = 0x000000B0,
    Div64 = 0x000000C0,
    Div128 = 0x000000D0,
    Div256 = 0x000000E0,
    Div512 = 0x000000F0
}
pub const CFGR_PPRE1_MASK: u32 = 0x00001C00;
#[allow(non_camel_case_types)]
pub enum CFGR_PPrescaler1 {
    Div1 = 0x00000000,
    Div2 = 0x00001000,
    Div4 = 0x00001400,
    Div8 = 0x00001800,
    Div16 = 0x00001C00
}
pub const CFGR_PPRE1_SHIFT: u32 = 10;
pub const CFGR_PPRE2_MASK: u32 = 0x0000E000;
#[allow(non_camel_case_types)]
pub enum CFGR_PPrescaler2 {
    Div1 = 0x00000000,
    Div2 = 0x00008000,
    Div4 = 0x0000A000,
    Div8 = 0x0000C000,
    Div16 = 0x0000E000
}
pub const CFGR_PPRE2_SHIFT: u32 = 13;
pub const CFGR_RTCPRE_MASK: u32 = 0x001F0000;
pub const CFGR_RTCPRE_SHIFT: u32 = 16;
pub const CFGR_MCO1_MASK: u32 = 0x00600000;
pub const CFGR_MCO1_SHIFT: u32 = 21;
pub const CFGR_I2SSCR: u32 = 0x00800000;
pub const CFGR_MCO1PRE_MASK: u32 = 0x07000000;
pub const CFGR_MCO1PRE_SHIFT: u32 = 24;
pub const CFGR_MCO2PRE_MASK: u32 = 0x38000000;
pub const CFGR_MCO2PRE_SHIFT: u32 = 27;
pub const CFGR_MCO2_MASK: u32 = 0xC0000000;
pub const CFGR_MCO2_SHIFT: u32 = 30;

pub const CIR_LSIRDYF: u32 = 0x00000001;
pub const CIR_LSERDYF: u32 = 0x00000002;
pub const CIR_HSIRDYF: u32 = 0x00000004;
pub const CIR_HSERDYF: u32 = 0x00000008;
pub const CIR_PLLRDYF: u32 = 0x00000010;
pub const CIR_PLLI2SRDYF: u32 = 0x00000020;
pub const CIR_CSSF: u32 = 0x00000080;
pub const CIR_LSIRDYIE: u32 = 0x00000100;
pub const CIR_LSERDYIE: u32 = 0x00000200;
pub const CIR_HSIRDYIE: u32 = 0x00000400;
pub const CIR_HSERDYIE: u32 = 0x00000800;
pub const CIR_PLLRDYIE: u32 = 0x00001000;
pub const CIR_PLLI2SRDYIE: u32 = 0x00002000;
pub const CIR_LSIRDYC: u32 = 0x00010000;
pub const CIR_LSERDYC: u32 = 0x00020000;
pub const CIR_HSIRDYC: u32 = 0x00040000;
pub const CIR_HSERDYC: u32 = 0x00080000;
pub const CIR_PLLRDYC: u32 = 0x00100000;
pub const CIR_PLLI2SRDYC: u32 = 0x00200000;
pub const CIR_CSSC: u32 = 0x00800000;

pub const AHB1RSTR_GPIOARST: u32 = 0x00000001;
pub const AHB1RSTR_GPIOBRST: u32 = 0x00000002;
pub const AHB1RSTR_GPIOCRST: u32 = 0x00000004;
pub const AHB1RSTR_GPIODRST: u32 = 0x00000008;
pub const AHB1RSTR_GPIOERST: u32 = 0x00000010;
pub const AHB1RSTR_GPIOFRST: u32 = 0x00000020;
pub const AHB1RSTR_GPIOGRST: u32 = 0x00000040;
pub const AHB1RSTR_GPIOHRST: u32 = 0x00000080;
pub const AHB1RSTR_GPIOIRST: u32 = 0x00000100;
pub const AHB1RSTR_CRCRST: u32 = 0x00001000;
pub const AHB1RSTR_DMA1RST: u32 = 0x00200000;
pub const AHB1RSTR_DMA2RST: u32 = 0x00400000;
pub const AHB1RSTR_ETHMACRST: u32 = 0x02000000;
pub const AHB1RSTR_OTGHSRST: u32 = 0x20000000;

pub const AHB2RSTR_DCMIRST: u32 = 0x00000001;
pub const AHB2RSTR_CRYPRST: u32 = 0x00000010;
pub const AHB2RSTR_HASHRST: u32 = 0x00000020;
pub const AHB2RSTR_RNGRST: u32 = 0x00000040;
pub const AHB2RSTR_OTGFSRST: u32 = 0x00000080;

pub const AHB3RSTR_FSMCRST: u32 = 0x00000001;

pub const APB1RSTR_TIM2RST: u32 = 0x00000001;
pub const APB1RSTR_TIM3RST: u32 = 0x00000002;
pub const APB1RSTR_TIM4RST: u32 = 0x00000004;
pub const APB1RSTR_TIM5RST: u32 = 0x00000008;
pub const APB1RSTR_TIM6RST: u32 = 0x00000010;
pub const APB1RSTR_TIM7RST: u32 = 0x00000020;
pub const APB1RSTR_TIM12RST: u32 = 0x00000040;
pub const APB1RSTR_TIM13RST: u32 = 0x00000080;
pub const APB1RSTR_TIM14RST: u32 = 0x00000100;
pub const APB1RSTR_WWDGRST: u32 = 0x00000800;
pub const APB1RSTR_SPI2RST: u32 = 0x00004000;
pub const APB1RSTR_SPI3RST: u32 = 0x00008000;
pub const APB1RSTR_UART2RST: u32 = 0x00020000;
pub const APB1RSTR_UART3RST: u32 = 0x00040000;
pub const APB1RSTR_UART4RST: u32 = 0x00080000;
pub const APB1RSTR_UART5RST: u32 = 0x00100000;
pub const APB1RSTR_I2C1RST: u32 = 0x00200000;
pub const APB1RSTR_I2C2RST: u32 = 0x00400000;
pub const APB1RSTR_I2C3RST: u32 = 0x00800000;
pub const APB1RSTR_CAN1RST: u32 = 0x02000000;
pub const APB1RSTR_CAN2RST: u32 = 0x04000000;
pub const APB1RSTR_PWRRST: u32 = 0x10000000;
pub const APB1RSTR_DACRST: u32 = 0x20000000;

pub const APB2RSTR_TIM1RST: u32 = 0x00000001;
pub const APB2RSTR_TIM8RST: u32 = 0x00000002;
pub const APB2RSTR_USART1RST: u32 = 0x00000010;
pub const APB2RSTR_USART6RST: u32 = 0x00000020;
pub const APB2RSTR_ADCRST: u32 = 0x00000100;
pub const APB2RSTR_SDIORST: u32 = 0x00000800;
pub const APB2RSTR_SPI1RST: u32 = 0x00001000;
pub const APB2RSTR_SYSCFGRST: u32 = 0x00004000;
pub const APB2RSTR_TIM9RST: u32 = 0x00010000;
pub const APB2RSTR_TIM10RST: u32 = 0x00020000;
pub const APB2RSTR_TIM11RST: u32 = 0x00040000;

pub const AHB1ENR_GPIOAEN: u32 = 0x00000001;
pub const AHB1ENR_GPIOBEN: u32 = 0x00000002;
pub const AHB1ENR_GPIOCEN: u32 = 0x00000004;
pub const AHB1ENR_GPIODEN: u32 = 0x00000008;
pub const AHB1ENR_GPIOEEN: u32 = 0x00000010;
pub const AHB1ENR_GPIOFEN: u32 = 0x00000020;
pub const AHB1ENR_GPIOGEN: u32 = 0x00000040;
pub const AHB1ENR_GPIOHEN: u32 = 0x00000080;
pub const AHB1ENR_GPIOIEN: u32 = 0x00000100;
pub const AHB1ENR_CRCEN: u32 = 0x00001000;
pub const AHB1ENR_BKPSRAMEN: u32 = 0x00040000;
pub const AHB1ENR_DMA1EN: u32 = 0x00200000;
pub const AHB1ENR_DMA2EN: u32 = 0x00400000;
pub const AHB1ENR_ETHMACEN: u32 = 0x02000000;
pub const AHB1ENR_ETHMACTXEN: u32 = 0x04000000;
pub const AHB1ENR_ETHMACRXEN: u32 = 0x08000000;
pub const AHB1ENR_ETHMACPTPEN: u32 = 0x10000000;
pub const AHB1ENR_OTGHSEN: u32 = 0x20000000;
pub const AHB1ENR_OTGHSULPIEN: u32 = 0x40000000;

pub const AHB2ENR_DCMIEN: u32 = 0x00000001;
pub const AHB2ENR_CRYPEN: u32 = 0x00000010;
pub const AHB2ENR_HASHEN: u32 = 0x00000020;
pub const AHB2ENR_RNGEN: u32 = 0x00000040;
pub const AHB2ENR_OTGFSEN: u32 = 0x00000080;

pub const AHB3ENR_FSMCEN: u32 = 0x00000001;

pub const APB1ENR_TIM2EN: u32 = 0x00000001;
pub const APB1ENR_TMI3EN: u32 = 0x00000002;
pub const APB1ENR_TIM4EN: u32 = 0x00000004;
pub const APB1ENR_TIM5EN: u32 = 0x00000008;
pub const APB1ENR_TIM6EN: u32 = 0x00000010;
pub const APB1ENR_TIM7EN: u32 = 0x00000020;
pub const APB1ENR_TIM12EN: u32 = 0x00000040;
pub const APB1ENR_TIM13EN: u32 = 0x00000080;
pub const APB1ENR_TIM14EN: u32 = 0x00000100;
pub const APB1ENR_WWDGEN: u32 = 0x00000800;
pub const APB1ENR_SPI2EN: u32 = 0x00004000;
pub const APB1ENR_SPI3EN: u32 = 0x00008000;
pub const APB1ENR_USART2EN: u32 = 0x00020000;
pub const APB1ENR_USART3EN: u32 = 0x00040000;
pub const APB1ENR_UART4EN: u32 = 0x00080000;
pub const APB1ENR_UART5EN: u32 = 0x00100000;
pub const APB1ENR_I2C1EN: u32 = 0x00200000;
pub const APB1ENR_I2C2EN: u32 = 0x00400000;
pub const APB1ENR_I2C3EN: u32 = 0x00800000;
pub const APB1ENR_CAN1EN: u32 = 0x02000000;
pub const APB1ENR_CAN2EN: u32 = 0x04000000;
pub const APB1ENR_PWREN: u32 = 0x10000000;
pub const APB1ENR_DACEN: u32 = 0x20000000;

pub const APB2ENR_TIM1EN: u32 = 0x00000001;
pub const APB2ENR_TIM8EN: u32 = 0x00000002;
pub const APB2ENR_USART1EN: u32 = 0x00000010;
pub const APB2ENR_USART6EN: u32 = 0x00000020;
pub const APB2ENR_ADC1EN: u32 = 0x00000100;
pub const APB2ENR_ADC2EN: u32 = 0x00000200;
pub const APB2ENR_ADC3EN: u32 = 0x00000400;
pub const APB2ENR_SDIOEN: u32 = 0x00000800;
pub const APB2ENR_SPI1EN: u32 = 0x00001000;
pub const APB2ENR_SYSCFGEN: u32 = 0x00004000;
pub const APB2ENR_TIM9EN: u32 = 0x00010000;
pub const APB2ENR_TIM10EN: u32 = 0x00020000;
pub const APB2ENR_TIM11EN: u32 = 0x00040000;

pub const AHB1LPENR_GPIOALPEN: u32 = 0x00000001;
pub const AHB1LPENR_GPIOBLPEN: u32 = 0x00000002;
pub const AHB1LPENR_GPIOCLPEN: u32 = 0x00000004;
pub const AHB1LPENR_GPIODLPEN: u32 = 0x00000008;
pub const AHB1LPENR_GPIOELPEN: u32 = 0x00000010;
pub const AHB1LPENR_GPIOFLPEN: u32 = 0x00000020;
pub const AHB1LPENR_GPIOGLPEN: u32 = 0x00000040;
pub const AHB1LPENR_GPIOHLPEN: u32 = 0x00000080;
pub const AHB1LPENR_GPIOILPEN: u32 = 0x00000100;
pub const AHB1LPENR_CRCLPEN: u32 = 0x00001000;
pub const AHB1LPENR_FLITFLPEN: u32 = 0x00008000;
pub const AHB1LPENR_SRAM1LPEN: u32 = 0x00010000;
pub const AHB1LPENR_SRAM2LPEN: u32 = 0x00020000;
pub const AHB1LPENR_BKPSRAMLPEN: u32 = 0x00040000;
pub const AHB1LPENR_DMA1LPEN: u32 = 0x00200000;
pub const AHB1LPENR_DMA2LPEN: u32 = 0x00400000;
pub const AHB1LPENR_ETHMACLPEN: u32 = 0x02000000;
pub const AHB1LPENR_ETHMACTXLPEN: u32 = 0x04000000;
pub const AHB1LPENR_ETHMACRXLPEN: u32 = 0x08000000;
pub const AHB1LPENR_ETHMACPTPLPEN: u32 = 0x10000000;
pub const AHB1LPENR_OTGHSLPEN: u32 = 0x20000000;
pub const AHB1LPENR_OTGHSULPILPEN: u32 = 0x40000000;

pub const AHB2LPENR_DCMILPEN: u32 = 0x00000001;
pub const AHB2LPENR_CRYPLPEN: u32 = 0x00000010;
pub const AHB2LPENR_HASHLPEN: u32 = 0x00000020;
pub const AHB2LPENR_RNGLPEN: u32 = 0x00000040;
pub const AHB2LPENR_OTGFSLPEN: u32 = 0x00000080;

pub const AHB3LPENR_FSMCLPEN: u32 = 0x00000001;

pub const APB1LPENR_TIM2LPEN: u32 = 0x00000001;
pub const APB1LPENR_TMI3LPEN: u32 = 0x00000002;
pub const APB1LPENR_TIM4LPEN: u32 = 0x00000004;
pub const APB1LPENR_TIM5LPEN: u32 = 0x00000008;
pub const APB1LPENR_TIM6LPEN: u32 = 0x00000010;
pub const APB1LPENR_TIM7LPEN: u32 = 0x00000020;
pub const APB1LPENR_TIM12LPEN: u32 = 0x00000040;
pub const APB1LPENR_TIM13LPEN: u32 = 0x00000080;
pub const APB1LPENR_TIM14LPEN: u32 = 0x00000100;
pub const APB1LPENR_WWDGLPEN: u32 = 0x00000800;
pub const APB1LPENR_SPI2LPEN: u32 = 0x00004000;
pub const APB1LPENR_SPI3LPEN: u32 = 0x00008000;
pub const APB1LPENR_USART2LPEN: u32 = 0x00020000;
pub const APB1LPENR_USART3LPEN: u32 = 0x00040000;
pub const APB1LPENR_UART4LPEN: u32 = 0x00080000;
pub const APB1LPENR_UART5LPEN: u32 = 0x00100000;
pub const APB1LPENR_I2C1LPEN: u32 = 0x00200000;
pub const APB1LPENR_I2C2LPEN: u32 = 0x00400000;
pub const APB1LPENR_I2C3LPEN: u32 = 0x00800000;
pub const APB1LPENR_CAN1LPEN: u32 = 0x02000000;
pub const APB1LPENR_CAN2LPEN: u32 = 0x04000000;
pub const APB1LPENR_PWRLPEN: u32 = 0x10000000;
pub const APB1LPENR_DACLPEN: u32 = 0x20000000;

pub const APB2LPENR_TIM1LPEN: u32 = 0x00000001;
pub const APB2LPENR_TIM8LPEN: u32 = 0x00000002;
pub const APB2LPENR_USART1LPEN: u32 = 0x00000010;
pub const APB2LPENR_USART6LPEN: u32 = 0x00000020;
pub const APB2LPENR_ADC1LPEN: u32 = 0x00000100;
pub const APB2LPENR_ADC2LPEN: u32 = 0x00000200;
pub const APB2LPENR_ADC3LPEN: u32 = 0x00000400;
pub const APB2LPENR_SDIOLPEN: u32 = 0x00000800;
pub const APB2LPENR_SPI1LPEN: u32 = 0x00001000;
pub const APB2LPENR_SYSCFGLPEN: u32 = 0x00004000;
pub const APB2LPENR_TIM9LPEN: u32 = 0x00010000;
pub const APB2LPENR_TIM10LPEN: u32 = 0x00020000;
pub const APB2LPENR_TIM11LPEN: u32 = 0x00040000;

pub const DBCR_LSEON: u32 = 0x00000001;
pub const DBCR_LSERDY: u32 = 0x00000002;
pub const DBCR_LSEBYP: u32 = 0x00000004;
pub const DBCR_RTCSEL: u32 = 0x00000300;
pub const DBCR_RTCEN: u32 = 0x00008000;
pub const DBCR_DBRST: u32 = 0x00010000;

pub const CSR_LSION: u32 = 0x00000001;
pub const CSR_LSIRDY: u32 = 0x00000002;
pub const CSR_RMVF: u32 = 0x01000000;
pub const CSR_BORRSTF: u32 = 0x02000000;
pub const CSR_PINRSTF: u32 = 0x04000000;
pub const CSR_PORRSTF: u32 = 0x08000000;
pub const CSR_SFTRSTF: u32 = 0x10000000;
pub const CSR_IWDGRSTF: u32 = 0x20000000;
pub const CSR_WWDGRSTF: u32 = 0x40000000;
pub const CSR_LPWRRSTF: u32 = 0x80000000;

pub const SSCSR_MODPER: u32 = 0x00001FFF;
pub const SSCSR_INCSTEP: u32 = 0x0FFFE000;
pub const SSCSR_SPREADSEL: u32 = 0x40000000;
pub const SSCSR_SSCGEN: u32 = 0x80000000;

pub const PLLI2SCFGR_PLLI2SN0: u32 = 0x00000040;
pub const PLLI2SCFGR_PLLI2SN1: u32 = 0x00000080;
pub const PLLI2SCFGR_PLLI2SN2: u32 = 0x00000100;
pub const PLLI2SCFGR_PLLI2SN3: u32 = 0x00000200;
pub const PLLI2SCFGR_PLLI2SN4: u32 = 0x00000400;
pub const PLLI2SCFGR_PLLI2SN5: u32 = 0x00000800;
pub const PLLI2SCFGR_PLLI2SN6: u32 = 0x00001000;
pub const PLLI2SCFGR_PLLI2SN7: u32 = 0x00002000;
pub const PLLI2SCFGR_PLLI2SN8: u32 = 0x00004000;
pub const PLLI2SCFGR_PLLI2SR0: u32 = 0x10000000;
pub const PLLI2SCFGR_PLLI2SR1: u32 = 0x20000000;
pub const PLLI2SCFGR_PLLI2SR2: u32 = 0x40000000;
