
Graphic_equalizer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000047d4  08000000  0c000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  080047d4  0c0047d4  0000c7d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00000eec  080047e4  0c0047e4  0000c7e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  20000000  20000000  00018000  2**0
                  ALLOC
  4 .bss          000006f0  20000800  20000800  00018000  2**3
                  ALLOC
  5 .data         00000e4c  20000ef0  0c0056d0  00010ef0  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .debug_aranges 000002d0  00000000  00000000  00011d40  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002df4  00000000  00000000  00012010  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000c3e  00000000  00000000  00014e04  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000036d6  00000000  00000000  00015a42  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000810  00000000  00000000  00019118  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000930f4  00000000  00000000  00019928  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000026c3  00000000  00000000  000aca1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 00005ad0  00000000  00000000  000af0df  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000007b0  00000000  00000000  000b4bb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .build_attributes 00000634  00000000  00000000  000b5360  2**0
                  CONTENTS, READONLY
 16 .debug_macro  00018898  00000000  00000000  000b5994  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 20 01 02 00 08 c7 05 00 08 d7 05 00 08     ... ............
 8000010:	e7 05 00 08 f7 05 00 08 07 06 00 08 00 00 00 00     ................
	...
 800002c:	17 06 00 08 27 06 00 08 00 00 00 00 37 06 00 08     ....'.......7...
 800003c:	47 06 00 08 57 06 00 08 67 06 00 08 77 06 00 08     G...W...g...w...
 800004c:	87 06 00 08 97 06 00 08 a7 06 00 08 b7 06 00 08     ................
 800005c:	c7 06 00 08 d7 06 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 e7 06 00 08 00 00 00 00 f7 06 00 08     ................
 800007c:	07 07 00 08 17 07 00 08 27 07 00 08 37 07 00 08     ........'...7...
 800008c:	47 07 00 08 57 07 00 08 67 07 00 08 77 07 00 08     G...W...g...w...
 800009c:	87 07 00 08 97 07 00 08 a7 07 00 08 b7 07 00 08     ................
 80000ac:	c7 07 00 08 d7 07 00 08 e7 07 00 08 f7 07 00 08     ................
 80000bc:	07 08 00 08 17 08 00 08 27 08 00 08 37 08 00 08     ........'...7...
 80000cc:	47 08 00 08 57 08 00 08 67 08 00 08 77 08 00 08     G...W...g...w...
 80000dc:	87 08 00 08 97 08 00 08 a7 08 00 08 b7 08 00 08     ................
 80000ec:	c7 08 00 08 d7 08 00 08 e7 08 00 08 f7 08 00 08     ................
 80000fc:	07 09 00 08 17 09 00 08 25 09 00 08 33 09 00 08     ........%...3...
 800010c:	41 09 00 08 4f 09 00 08 5d 09 00 08 6b 09 00 08     A...O...]...k...
 800011c:	79 09 00 08 87 09 00 08 95 09 00 08 a3 09 00 08     y...............
 800012c:	b1 09 00 08 bf 09 00 08 cd 09 00 08 db 09 00 08     ................
 800013c:	e9 09 00 08 f7 09 00 08 05 0a 00 08 13 0a 00 08     ................
 800014c:	21 0a 00 08 2f 0a 00 08 3d 0a 00 08 4b 0a 00 08     !.../...=...K...
 800015c:	59 0a 00 08 00 00 00 00 00 00 00 00 00 00 00 00     Y...............
 800016c:	00 00 00 00 67 0a 00 08 75 0a 00 08 83 0a 00 08     ....g...u.......
 800017c:	91 0a 00 08 9f 0a 00 08 ad 0a 00 08 bb 0a 00 08     ................
 800018c:	c9 0a 00 08 d7 0a 00 08 e5 0a 00 08 f3 0a 00 08     ................
 800019c:	01 0b 00 08 0f 0b 00 08 1d 0b 00 08 2b 0b 00 08     ............+...
 80001ac:	39 0b 00 08 47 0b 00 08 55 0b 00 08 63 0b 00 08     9...G...U...c...
 80001bc:	71 0b 00 08 7f 0b 00 08 8d 0b 00 08 9b 0b 00 08     q...............
 80001cc:	a9 0b 00 08 b7 0b 00 08 c5 0b 00 08 d3 0b 00 08     ................
 80001dc:	00 00 00 00 e1 0b 00 08 ef 0b 00 08 fd 0b 00 08     ................
 80001ec:	0b 0c 00 08 19 0c 00 08 00 00 00 00 27 0c 00 08     ............'...
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b806 	b.w	800021c <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	20000800 	.word	0x20000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	08000df1 	.word	0x08000df1

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	080002c5 	.word	0x080002c5

0800021c <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800021c:	481e      	ldr	r0, [pc, #120]	; (8000298 <SKIPCLEAR+0x20>)
   LDR R1, =__Xmc4500_sData
 800021e:	491f      	ldr	r1, [pc, #124]	; (800029c <SKIPCLEAR+0x24>)
   LDR R2, =__Xmc4500_Data_Size
 8000220:	4a1f      	ldr	r2, [pc, #124]	; (80002a0 <SKIPCLEAR+0x28>)

   /* Is there anything to be copied? */
   CMP R2,#0
 8000222:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 8000224:	f000 8012 	beq.w	800024c <SKIPCOPY>
   
   /* For bytecount less than 4, at least 1 word must be copied */
   CMP R2,#4
 8000228:	2a04      	cmp	r2, #4
   BCS STARTCOPY
 800022a:	f080 8002 	bcs.w	8000232 <STARTCOPY>
   
   /* Byte count < 4 ; so bump it up */
   MOV R2,#4
 800022e:	f04f 0204 	mov.w	r2, #4

08000232 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000232:	ea4f 0292 	mov.w	r2, r2, lsr #2

08000236 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 8000236:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 8000238:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 800023a:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 800023c:	f000 8006 	beq.w	800024c <SKIPCOPY>
   ADD R0,#4
 8000240:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 8000244:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 8000248:	f7ff bff5 	b.w	8000236 <COPYLOOP>

0800024c <SKIPCOPY>:
    
SKIPCOPY:
   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 800024c:	4815      	ldr	r0, [pc, #84]	; (80002a4 <SKIPCLEAR+0x2c>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 800024e:	4916      	ldr	r1, [pc, #88]	; (80002a8 <SKIPCLEAR+0x30>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000250:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000252:	f000 8011 	beq.w	8000278 <SKIPCLEAR>

   /* At least 1 word must be copied */
   CMP R1,#4
 8000256:	2904      	cmp	r1, #4
   BCS STARTCLEAR
 8000258:	f080 8002 	bcs.w	8000260 <STARTCLEAR>
   
   /* Byte count < 4 ; so bump it up to a word*/
   MOV R1,#4
 800025c:	f04f 0104 	mov.w	r1, #4

08000260 <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 8000260:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000264:	f04f 0200 	mov.w	r2, #0

08000268 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000268:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 800026a:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 800026c:	f000 8004 	beq.w	8000278 <SKIPCLEAR>
   ADD R0,#4
 8000270:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000274:	f7ff bff8 	b.w	8000268 <CLEARLOOP>

08000278 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000278:	480c      	ldr	r0, [pc, #48]	; (80002ac <SKIPCLEAR+0x34>)
   LDR R1, =SCB_VTOR
 800027a:	490d      	ldr	r1, [pc, #52]	; (80002b0 <SKIPCLEAR+0x38>)
   STR R0,[R1]
 800027c:	6008      	str	r0, [r1, #0]
   
   /* Update System Clock */
   LDR R0,=SystemCoreClockUpdate
 800027e:	480d      	ldr	r0, [pc, #52]	; (80002b4 <SKIPCLEAR+0x3c>)
   BLX R0
 8000280:	4780      	blx	r0
 
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 8000282:	480d      	ldr	r0, [pc, #52]	; (80002b8 <SKIPCLEAR+0x40>)
   BLX R0
 8000284:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 8000286:	f8df d034 	ldr.w	sp, [pc, #52]	; 80002bc <SKIPCLEAR+0x44>
   MOV R0,#0
 800028a:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 800028e:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 8000292:	f8df f02c 	ldr.w	pc, [pc, #44]	; 80002c0 <SKIPCLEAR+0x48>
 8000296:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000298:	0c0056d0 	.word	0x0c0056d0
   LDR R1, =__Xmc4500_sData
 800029c:	20000ef0 	.word	0x20000ef0
   LDR R2, =__Xmc4500_Data_Size
 80002a0:	00000e4c 	.word	0x00000e4c
   ADD R1,#4
   B COPYLOOP
    
SKIPCOPY:
   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 80002a4:	20000800 	.word	0x20000800
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 80002a8:	000006f0 	.word	0x000006f0
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 80002ac:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 80002b0:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* Update System Clock */
   LDR R0,=SystemCoreClockUpdate
 80002b4:	08000e8d 	.word	0x08000e8d
   BLX R0
 
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002b8:	080043f1 	.word	0x080043f1
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002bc:	20000800 	.word	0x20000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002c0:	080002c9 	.word	0x080002c9

080002c4 <SystemInit_DAVE3>:
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002c4:	bf00      	nop
     BX LR
 80002c6:	4770      	bx	lr

080002c8 <main>:
/* ----------------------------------------------------------------------
 * Graphic equalizer Example
 * ------------------------------------------------------------------- */

int32_t main(void)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b09a      	sub	sp, #104	; 0x68
 80002cc:	af02      	add	r7, sp, #8
  arm_biquad_casd_df1_inst_q31 S4;
  arm_biquad_casd_df1_inst_q31 S5;
  int i;
  int32_t status;

  inputF32 = &testInput_f32[0];
 80002ce:	f241 33f0 	movw	r3, #5104	; 0x13f0
 80002d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80002d6:	657b      	str	r3, [r7, #84]	; 0x54
  outputF32 = &testOutput[0];
 80002d8:	f640 0300 	movw	r3, #2048	; 0x800
 80002dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80002e0:	653b      	str	r3, [r7, #80]	; 0x50

  /* Initialize the state and coefficient buffers for all Biquad sections */

  arm_biquad_cas_df1_32x64_init_q31(&S1, NUMSTAGES,
            (q31_t *) &coeffTable[190*0 + 10*(gainDB[0] + 9)],
 80002e2:	f641 03f0 	movw	r3, #6384	; 0x18f0
 80002e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80002ea:	681a      	ldr	r2, [r3, #0]
 80002ec:	4613      	mov	r3, r2
 80002ee:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80002f2:	189b      	adds	r3, r3, r2
 80002f4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80002f8:	f103 035a 	add.w	r3, r3, #90	; 0x5a
 80002fc:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8000300:	f244 73e4 	movw	r3, #18404	; 0x47e4
 8000304:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000308:	18d3      	adds	r3, r2, r3
  inputF32 = &testInput_f32[0];
  outputF32 = &testOutput[0];

  /* Initialize the state and coefficient buffers for all Biquad sections */

  arm_biquad_cas_df1_32x64_init_q31(&S1, NUMSTAGES,
 800030a:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800030e:	f04f 0102 	mov.w	r1, #2
 8000312:	9100      	str	r1, [sp, #0]
 8000314:	4610      	mov	r0, r2
 8000316:	f04f 0102 	mov.w	r1, #2
 800031a:	461a      	mov	r2, r3
 800031c:	f640 5300 	movw	r3, #3328	; 0xd00
 8000320:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000324:	f001 ff9e 	bl	8002264 <arm_biquad_cas_df1_32x64_init_q31>
            (q31_t *) &coeffTable[190*0 + 10*(gainDB[0] + 9)],
            &biquadStateBand1Q31[0], 2);

  arm_biquad_cas_df1_32x64_init_q31(&S2, NUMSTAGES,
            (q31_t *) &coeffTable[190*1 + 10*(gainDB[1] + 9)],
 8000328:	f641 03f0 	movw	r3, #6384	; 0x18f0
 800032c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000330:	685a      	ldr	r2, [r3, #4]
 8000332:	4613      	mov	r3, r2
 8000334:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000338:	189b      	adds	r3, r3, r2
 800033a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800033e:	f503 738c 	add.w	r3, r3, #280	; 0x118
 8000342:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8000346:	f244 73e4 	movw	r3, #18404	; 0x47e4
 800034a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800034e:	18d3      	adds	r3, r2, r3

  arm_biquad_cas_df1_32x64_init_q31(&S1, NUMSTAGES,
            (q31_t *) &coeffTable[190*0 + 10*(gainDB[0] + 9)],
            &biquadStateBand1Q31[0], 2);

  arm_biquad_cas_df1_32x64_init_q31(&S2, NUMSTAGES,
 8000350:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8000354:	f04f 0102 	mov.w	r1, #2
 8000358:	9100      	str	r1, [sp, #0]
 800035a:	4610      	mov	r0, r2
 800035c:	f04f 0102 	mov.w	r1, #2
 8000360:	461a      	mov	r2, r3
 8000362:	f640 5340 	movw	r3, #3392	; 0xd40
 8000366:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800036a:	f001 ff7b 	bl	8002264 <arm_biquad_cas_df1_32x64_init_q31>
            (q31_t *) &coeffTable[190*1 + 10*(gainDB[1] + 9)],
            &biquadStateBand2Q31[0], 2);

  arm_biquad_cascade_df1_init_q31(&S3, NUMSTAGES,
          (q31_t *) &coeffTable[190*2 + 10*(gainDB[2] + 9)],
 800036e:	f641 03f0 	movw	r3, #6384	; 0x18f0
 8000372:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000376:	689a      	ldr	r2, [r3, #8]
 8000378:	4613      	mov	r3, r2
 800037a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800037e:	189b      	adds	r3, r3, r2
 8000380:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000384:	f503 73eb 	add.w	r3, r3, #470	; 0x1d6
 8000388:	ea4f 0283 	mov.w	r2, r3, lsl #2
 800038c:	f244 73e4 	movw	r3, #18404	; 0x47e4
 8000390:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000394:	18d3      	adds	r3, r2, r3

  arm_biquad_cas_df1_32x64_init_q31(&S2, NUMSTAGES,
            (q31_t *) &coeffTable[190*1 + 10*(gainDB[1] + 9)],
            &biquadStateBand2Q31[0], 2);

  arm_biquad_cascade_df1_init_q31(&S3, NUMSTAGES,
 8000396:	f107 0220 	add.w	r2, r7, #32
 800039a:	f04f 0102 	mov.w	r1, #2
 800039e:	9100      	str	r1, [sp, #0]
 80003a0:	4610      	mov	r0, r2
 80003a2:	f04f 0102 	mov.w	r1, #2
 80003a6:	461a      	mov	r2, r3
 80003a8:	f640 5380 	movw	r3, #3456	; 0xd80
 80003ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003b0:	f002 fb0e 	bl	80029d0 <arm_biquad_cascade_df1_init_q31>
          (q31_t *) &coeffTable[190*2 + 10*(gainDB[2] + 9)],
          &biquadStateBand3Q31[0], 2);

  arm_biquad_cascade_df1_init_q31(&S4, NUMSTAGES,
          (q31_t *) &coeffTable[190*3 + 10*(gainDB[3] + 9)],
 80003b4:	f641 03f0 	movw	r3, #6384	; 0x18f0
 80003b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003bc:	68da      	ldr	r2, [r3, #12]
 80003be:	4613      	mov	r3, r2
 80003c0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80003c4:	189b      	adds	r3, r3, r2
 80003c6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80003ca:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80003ce:	ea4f 0283 	mov.w	r2, r3, lsl #2
 80003d2:	f244 73e4 	movw	r3, #18404	; 0x47e4
 80003d6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80003da:	18d3      	adds	r3, r2, r3

  arm_biquad_cascade_df1_init_q31(&S3, NUMSTAGES,
          (q31_t *) &coeffTable[190*2 + 10*(gainDB[2] + 9)],
          &biquadStateBand3Q31[0], 2);

  arm_biquad_cascade_df1_init_q31(&S4, NUMSTAGES,
 80003dc:	f107 0210 	add.w	r2, r7, #16
 80003e0:	f04f 0102 	mov.w	r1, #2
 80003e4:	9100      	str	r1, [sp, #0]
 80003e6:	4610      	mov	r0, r2
 80003e8:	f04f 0102 	mov.w	r1, #2
 80003ec:	461a      	mov	r2, r3
 80003ee:	f640 53a0 	movw	r3, #3488	; 0xda0
 80003f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003f6:	f002 faeb 	bl	80029d0 <arm_biquad_cascade_df1_init_q31>
          (q31_t *) &coeffTable[190*3 + 10*(gainDB[3] + 9)],
          &biquadStateBand4Q31[0], 2);

  arm_biquad_cascade_df1_init_q31(&S5, NUMSTAGES,
          (q31_t *) &coeffTable[190*4 + 10*(gainDB[4] + 9)],
 80003fa:	f641 03f0 	movw	r3, #6384	; 0x18f0
 80003fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000402:	691a      	ldr	r2, [r3, #16]
 8000404:	4613      	mov	r3, r2
 8000406:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800040a:	189b      	adds	r3, r3, r2
 800040c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000410:	f203 3352 	addw	r3, r3, #850	; 0x352
 8000414:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8000418:	f244 73e4 	movw	r3, #18404	; 0x47e4
 800041c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000420:	18d3      	adds	r3, r2, r3

  arm_biquad_cascade_df1_init_q31(&S4, NUMSTAGES,
          (q31_t *) &coeffTable[190*3 + 10*(gainDB[3] + 9)],
          &biquadStateBand4Q31[0], 2);

  arm_biquad_cascade_df1_init_q31(&S5, NUMSTAGES,
 8000422:	463a      	mov	r2, r7
 8000424:	f04f 0102 	mov.w	r1, #2
 8000428:	9100      	str	r1, [sp, #0]
 800042a:	4610      	mov	r0, r2
 800042c:	f04f 0102 	mov.w	r1, #2
 8000430:	461a      	mov	r2, r3
 8000432:	f640 53c0 	movw	r3, #3520	; 0xdc0
 8000436:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800043a:	f002 fac9 	bl	80029d0 <arm_biquad_cascade_df1_init_q31>


  /* Call the process functions and needs to change filter coefficients
     for varying the gain of each band */

  for(i=0; i < NUMBLOCKS; i++)
 800043e:	f04f 0300 	mov.w	r3, #0
 8000442:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000444:	e08c      	b.n	8000560 <main+0x298>

    /* ----------------------------------------------------------------------
    ** Convert block of input data from float to Q31
    ** ------------------------------------------------------------------- */

    arm_float_to_q31(inputF32 + (i*BLOCKSIZE), inputQ31, BLOCKSIZE);
 8000446:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000448:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 800044c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800044e:	18d3      	adds	r3, r2, r3
 8000450:	4618      	mov	r0, r3
 8000452:	f640 51ec 	movw	r1, #3564	; 0xdec
 8000456:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800045a:	f04f 0220 	mov.w	r2, #32
 800045e:	f001 fcbd 	bl	8001ddc <arm_float_to_q31>
    /* ----------------------------------------------------------------------
    ** Scale down by 1/8.  This provides additional headroom so that the
    ** graphic EQ can apply gain.
    ** ------------------------------------------------------------------- */

    arm_scale_q31(inputQ31, 0x7FFFFFFF, -3, inputQ31, BLOCKSIZE);
 8000462:	f04f 0320 	mov.w	r3, #32
 8000466:	9300      	str	r3, [sp, #0]
 8000468:	f640 50ec 	movw	r0, #3564	; 0xdec
 800046c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000470:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8000474:	f06f 0202 	mvn.w	r2, #2
 8000478:	f640 53ec 	movw	r3, #3564	; 0xdec
 800047c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000480:	f002 fcf2 	bl	8002e68 <arm_scale_q31>

    /* ----------------------------------------------------------------------
    ** Call the Q31 Biquad Cascade DF1 32x64 process function for band1, band2
    ** ------------------------------------------------------------------- */

    arm_biquad_cas_df1_32x64_q31(&S1, inputQ31, outputQ31, BLOCKSIZE);
 8000484:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000488:	4618      	mov	r0, r3
 800048a:	f640 51ec 	movw	r1, #3564	; 0xdec
 800048e:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000492:	f640 626c 	movw	r2, #3692	; 0xe6c
 8000496:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800049a:	f04f 0320 	mov.w	r3, #32
 800049e:	f001 fef1 	bl	8002284 <arm_biquad_cas_df1_32x64_q31>
    arm_biquad_cas_df1_32x64_q31(&S2, outputQ31, outputQ31, BLOCKSIZE);
 80004a2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80004a6:	4618      	mov	r0, r3
 80004a8:	f640 616c 	movw	r1, #3692	; 0xe6c
 80004ac:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80004b0:	f640 626c 	movw	r2, #3692	; 0xe6c
 80004b4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80004b8:	f04f 0320 	mov.w	r3, #32
 80004bc:	f001 fee2 	bl	8002284 <arm_biquad_cas_df1_32x64_q31>

    /* ----------------------------------------------------------------------
    ** Call the Q31 Biquad Cascade DF1 process function for band3, band4, band5
    ** ------------------------------------------------------------------- */

    arm_biquad_cascade_df1_q31(&S3, outputQ31, outputQ31, BLOCKSIZE);
 80004c0:	f107 0320 	add.w	r3, r7, #32
 80004c4:	4618      	mov	r0, r3
 80004c6:	f640 616c 	movw	r1, #3692	; 0xe6c
 80004ca:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80004ce:	f640 626c 	movw	r2, #3692	; 0xe6c
 80004d2:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80004d6:	f04f 0320 	mov.w	r3, #32
 80004da:	f002 fa89 	bl	80029f0 <arm_biquad_cascade_df1_q31>
    arm_biquad_cascade_df1_q31(&S4, outputQ31, outputQ31, BLOCKSIZE);
 80004de:	f107 0310 	add.w	r3, r7, #16
 80004e2:	4618      	mov	r0, r3
 80004e4:	f640 616c 	movw	r1, #3692	; 0xe6c
 80004e8:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80004ec:	f640 626c 	movw	r2, #3692	; 0xe6c
 80004f0:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80004f4:	f04f 0320 	mov.w	r3, #32
 80004f8:	f002 fa7a 	bl	80029f0 <arm_biquad_cascade_df1_q31>
    arm_biquad_cascade_df1_q31(&S5, outputQ31, outputQ31, BLOCKSIZE);
 80004fc:	463b      	mov	r3, r7
 80004fe:	4618      	mov	r0, r3
 8000500:	f640 616c 	movw	r1, #3692	; 0xe6c
 8000504:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000508:	f640 626c 	movw	r2, #3692	; 0xe6c
 800050c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000510:	f04f 0320 	mov.w	r3, #32
 8000514:	f002 fa6c 	bl	80029f0 <arm_biquad_cascade_df1_q31>

    /* ----------------------------------------------------------------------
    ** Convert Q31 result back to float
    ** ------------------------------------------------------------------- */

    arm_q31_to_float(outputQ31, outputF32 + (i * BLOCKSIZE), BLOCKSIZE);
 8000518:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800051a:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 800051e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000520:	18d3      	adds	r3, r2, r3
 8000522:	f640 606c 	movw	r0, #3692	; 0xe6c
 8000526:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800052a:	4619      	mov	r1, r3
 800052c:	f04f 0220 	mov.w	r2, #32
 8000530:	f001 fdbc 	bl	80020ac <arm_q31_to_float>

    /* ----------------------------------------------------------------------
    ** Scale back up
    ** ------------------------------------------------------------------- */

    arm_scale_f32(outputF32 + (i * BLOCKSIZE), 8.0f, outputF32 + (i * BLOCKSIZE), BLOCKSIZE);
 8000534:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000536:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 800053a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800053c:	18d2      	adds	r2, r2, r3
 800053e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000540:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 8000544:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8000546:	18cb      	adds	r3, r1, r3
 8000548:	4610      	mov	r0, r2
 800054a:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 800054e:	461a      	mov	r2, r3
 8000550:	f04f 0320 	mov.w	r3, #32
 8000554:	f002 fbda 	bl	8002d0c <arm_scale_f32>


  /* Call the process functions and needs to change filter coefficients
     for varying the gain of each band */

  for(i=0; i < NUMBLOCKS; i++)
 8000558:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800055a:	f103 0301 	add.w	r3, r3, #1
 800055e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000560:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000562:	2b09      	cmp	r3, #9
 8000564:	f77f af6f 	ble.w	8000446 <main+0x17e>
    ** ------------------------------------------------------------------- */

    arm_scale_f32(outputF32 + (i * BLOCKSIZE), 8.0f, outputF32 + (i * BLOCKSIZE), BLOCKSIZE);
  };

  snr = arm_snr_f32(testRefOutput_f32, testOutput, TESTLENGTH);
 8000568:	f640 60f0 	movw	r0, #3824	; 0xef0
 800056c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000570:	f640 0100 	movw	r1, #2048	; 0x800
 8000574:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000578:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800057c:	f000 ff90 	bl	80014a0 <arm_snr_f32>
 8000580:	4602      	mov	r2, r0
 8000582:	f640 63ec 	movw	r3, #3820	; 0xeec
 8000586:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800058a:	601a      	str	r2, [r3, #0]

  if (snr < SNR_THRESHOLD_F32)
 800058c:	f640 63ec 	movw	r3, #3820	; 0xeec
 8000590:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000594:	ed93 7a00 	vldr	s14, [r3]
 8000598:	eddf 7a09 	vldr	s15, [pc, #36]	; 80005c0 <main+0x2f8>
 800059c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80005a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005a4:	d503      	bpl.n	80005ae <main+0x2e6>
  {
    status = ARM_MATH_TEST_FAILURE;
 80005a6:	f06f 0305 	mvn.w	r3, #5
 80005aa:	65bb      	str	r3, [r7, #88]	; 0x58
 80005ac:	e002      	b.n	80005b4 <main+0x2ec>
  }
  else
  {
    status = ARM_MATH_SUCCESS;
 80005ae:	f04f 0300 	mov.w	r3, #0
 80005b2:	65bb      	str	r3, [r7, #88]	; 0x58

  /* ----------------------------------------------------------------------
  ** Loop here if the signal does not match the reference output.
  ** ------------------------------------------------------------------- */

  if( status != ARM_MATH_SUCCESS)
 80005b4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d000      	beq.n	80005bc <main+0x2f4>
  {
    while(1);
 80005ba:	e7fe      	b.n	80005ba <main+0x2f2>
  }

  while(1);                             /* main function does not return */
 80005bc:	e7fe      	b.n	80005bc <main+0x2f4>
 80005be:	bf00      	nop
 80005c0:	42c40000 	.word	0x42c40000

080005c4 <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 80005c4:	e7fe      	b.n	80005c4 <NMI_Handler>

080005c6 <NMI_Handler_Veneer>:
 80005c6:	f8df 0670 	ldr.w	r0, [pc, #1648]	; 8000c38 <AllowPLLInitByStartup+0x6>
 80005ca:	b500      	push	{lr}
 80005cc:	b081      	sub	sp, #4
 80005ce:	4780      	blx	r0
 80005d0:	b001      	add	sp, #4
 80005d2:	bd00      	pop	{pc}

080005d4 <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 80005d4:	e7fe      	b.n	80005d4 <HardFault_Handler>

080005d6 <HardFault_Handler_Veneer>:
 80005d6:	f8df 0664 	ldr.w	r0, [pc, #1636]	; 8000c3c <AllowPLLInitByStartup+0xa>
 80005da:	b500      	push	{lr}
 80005dc:	b081      	sub	sp, #4
 80005de:	4780      	blx	r0
 80005e0:	b001      	add	sp, #4
 80005e2:	bd00      	pop	{pc}

080005e4 <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 80005e4:	e7fe      	b.n	80005e4 <MemManage_Handler>

080005e6 <MemManage_Handler_Veneer>:
 80005e6:	f8df 0658 	ldr.w	r0, [pc, #1624]	; 8000c40 <AllowPLLInitByStartup+0xe>
 80005ea:	b500      	push	{lr}
 80005ec:	b081      	sub	sp, #4
 80005ee:	4780      	blx	r0
 80005f0:	b001      	add	sp, #4
 80005f2:	bd00      	pop	{pc}

080005f4 <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 80005f4:	e7fe      	b.n	80005f4 <BusFault_Handler>

080005f6 <BusFault_Handler_Veneer>:
 80005f6:	f8df 064c 	ldr.w	r0, [pc, #1612]	; 8000c44 <AllowPLLInitByStartup+0x12>
 80005fa:	b500      	push	{lr}
 80005fc:	b081      	sub	sp, #4
 80005fe:	4780      	blx	r0
 8000600:	b001      	add	sp, #4
 8000602:	bd00      	pop	{pc}

08000604 <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8000604:	e7fe      	b.n	8000604 <UsageFault_Handler>

08000606 <UsageFault_Handler_Veneer>:
 8000606:	f8df 0640 	ldr.w	r0, [pc, #1600]	; 8000c48 <AllowPLLInitByStartup+0x16>
 800060a:	b500      	push	{lr}
 800060c:	b081      	sub	sp, #4
 800060e:	4780      	blx	r0
 8000610:	b001      	add	sp, #4
 8000612:	bd00      	pop	{pc}

08000614 <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8000614:	e7fe      	b.n	8000614 <SVC_Handler>

08000616 <SVC_Handler_Veneer>:
 8000616:	f8df 0634 	ldr.w	r0, [pc, #1588]	; 8000c4c <AllowPLLInitByStartup+0x1a>
 800061a:	b500      	push	{lr}
 800061c:	b081      	sub	sp, #4
 800061e:	4780      	blx	r0
 8000620:	b001      	add	sp, #4
 8000622:	bd00      	pop	{pc}

08000624 <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8000624:	e7fe      	b.n	8000624 <DebugMon_Handler>

08000626 <DebugMon_Handler_Veneer>:
 8000626:	f8df 0628 	ldr.w	r0, [pc, #1576]	; 8000c50 <AllowPLLInitByStartup+0x1e>
 800062a:	b500      	push	{lr}
 800062c:	b081      	sub	sp, #4
 800062e:	4780      	blx	r0
 8000630:	b001      	add	sp, #4
 8000632:	bd00      	pop	{pc}

08000634 <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8000634:	e7fe      	b.n	8000634 <PendSV_Handler>

08000636 <PendSV_Handler_Veneer>:
 8000636:	f8df 061c 	ldr.w	r0, [pc, #1564]	; 8000c54 <AllowPLLInitByStartup+0x22>
 800063a:	b500      	push	{lr}
 800063c:	b081      	sub	sp, #4
 800063e:	4780      	blx	r0
 8000640:	b001      	add	sp, #4
 8000642:	bd00      	pop	{pc}

08000644 <SysTick_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8000644:	e7fe      	b.n	8000644 <SysTick_Handler>

08000646 <SysTick_Handler_Veneer>:
 8000646:	f8df 0610 	ldr.w	r0, [pc, #1552]	; 8000c58 <AllowPLLInitByStartup+0x26>
 800064a:	b500      	push	{lr}
 800064c:	b081      	sub	sp, #4
 800064e:	4780      	blx	r0
 8000650:	b001      	add	sp, #4
 8000652:	bd00      	pop	{pc}

08000654 <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8000654:	e7fe      	b.n	8000654 <SCU_0_IRQHandler>

08000656 <SCU_0_IRQHandler_Veneer>:
 8000656:	f8df 0604 	ldr.w	r0, [pc, #1540]	; 8000c5c <AllowPLLInitByStartup+0x2a>
 800065a:	b500      	push	{lr}
 800065c:	b081      	sub	sp, #4
 800065e:	4780      	blx	r0
 8000660:	b001      	add	sp, #4
 8000662:	bd00      	pop	{pc}

08000664 <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8000664:	e7fe      	b.n	8000664 <ERU0_0_IRQHandler>

08000666 <ERU0_0_IRQHandler_Veneer>:
 8000666:	f8df 05f8 	ldr.w	r0, [pc, #1528]	; 8000c60 <AllowPLLInitByStartup+0x2e>
 800066a:	b500      	push	{lr}
 800066c:	b081      	sub	sp, #4
 800066e:	4780      	blx	r0
 8000670:	b001      	add	sp, #4
 8000672:	bd00      	pop	{pc}

08000674 <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8000674:	e7fe      	b.n	8000674 <ERU0_1_IRQHandler>

08000676 <ERU0_1_IRQHandler_Veneer>:
 8000676:	f8df 05ec 	ldr.w	r0, [pc, #1516]	; 8000c64 <AllowPLLInitByStartup+0x32>
 800067a:	b500      	push	{lr}
 800067c:	b081      	sub	sp, #4
 800067e:	4780      	blx	r0
 8000680:	b001      	add	sp, #4
 8000682:	bd00      	pop	{pc}

08000684 <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8000684:	e7fe      	b.n	8000684 <ERU0_2_IRQHandler>

08000686 <ERU0_2_IRQHandler_Veneer>:
 8000686:	f8df 05e0 	ldr.w	r0, [pc, #1504]	; 8000c68 <AllowPLLInitByStartup+0x36>
 800068a:	b500      	push	{lr}
 800068c:	b081      	sub	sp, #4
 800068e:	4780      	blx	r0
 8000690:	b001      	add	sp, #4
 8000692:	bd00      	pop	{pc}

08000694 <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8000694:	e7fe      	b.n	8000694 <ERU0_3_IRQHandler>

08000696 <ERU0_3_IRQHandler_Veneer>:
 8000696:	f8df 05d4 	ldr.w	r0, [pc, #1492]	; 8000c6c <AllowPLLInitByStartup+0x3a>
 800069a:	b500      	push	{lr}
 800069c:	b081      	sub	sp, #4
 800069e:	4780      	blx	r0
 80006a0:	b001      	add	sp, #4
 80006a2:	bd00      	pop	{pc}

080006a4 <ERU1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 80006a4:	e7fe      	b.n	80006a4 <ERU1_0_IRQHandler>

080006a6 <ERU1_0_IRQHandler_Veneer>:
 80006a6:	f8df 05c8 	ldr.w	r0, [pc, #1480]	; 8000c70 <AllowPLLInitByStartup+0x3e>
 80006aa:	b500      	push	{lr}
 80006ac:	b081      	sub	sp, #4
 80006ae:	4780      	blx	r0
 80006b0:	b001      	add	sp, #4
 80006b2:	bd00      	pop	{pc}

080006b4 <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 80006b4:	e7fe      	b.n	80006b4 <ERU1_1_IRQHandler>

080006b6 <ERU1_1_IRQHandler_Veneer>:
 80006b6:	f8df 05bc 	ldr.w	r0, [pc, #1468]	; 8000c74 <AllowPLLInitByStartup+0x42>
 80006ba:	b500      	push	{lr}
 80006bc:	b081      	sub	sp, #4
 80006be:	4780      	blx	r0
 80006c0:	b001      	add	sp, #4
 80006c2:	bd00      	pop	{pc}

080006c4 <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 80006c4:	e7fe      	b.n	80006c4 <ERU1_2_IRQHandler>

080006c6 <ERU1_2_IRQHandler_Veneer>:
 80006c6:	f8df 05b0 	ldr.w	r0, [pc, #1456]	; 8000c78 <AllowPLLInitByStartup+0x46>
 80006ca:	b500      	push	{lr}
 80006cc:	b081      	sub	sp, #4
 80006ce:	4780      	blx	r0
 80006d0:	b001      	add	sp, #4
 80006d2:	bd00      	pop	{pc}

080006d4 <ERU1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 80006d4:	e7fe      	b.n	80006d4 <ERU1_3_IRQHandler>

080006d6 <ERU1_3_IRQHandler_Veneer>:
 80006d6:	f8df 05a4 	ldr.w	r0, [pc, #1444]	; 8000c7c <AllowPLLInitByStartup+0x4a>
 80006da:	b500      	push	{lr}
 80006dc:	b081      	sub	sp, #4
 80006de:	4780      	blx	r0
 80006e0:	b001      	add	sp, #4
 80006e2:	bd00      	pop	{pc}

080006e4 <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 80006e4:	e7fe      	b.n	80006e4 <PMU0_0_IRQHandler>

080006e6 <PMU0_0_IRQHandler_Veneer>:
 80006e6:	f8df 0598 	ldr.w	r0, [pc, #1432]	; 8000c80 <AllowPLLInitByStartup+0x4e>
 80006ea:	b500      	push	{lr}
 80006ec:	b081      	sub	sp, #4
 80006ee:	4780      	blx	r0
 80006f0:	b001      	add	sp, #4
 80006f2:	bd00      	pop	{pc}

080006f4 <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 80006f4:	e7fe      	b.n	80006f4 <VADC0_C0_0_IRQHandler>

080006f6 <VADC0_C0_0_IRQHandler_Veneer>:
 80006f6:	f8df 058c 	ldr.w	r0, [pc, #1420]	; 8000c84 <AllowPLLInitByStartup+0x52>
 80006fa:	b500      	push	{lr}
 80006fc:	b081      	sub	sp, #4
 80006fe:	4780      	blx	r0
 8000700:	b001      	add	sp, #4
 8000702:	bd00      	pop	{pc}

08000704 <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8000704:	e7fe      	b.n	8000704 <VADC0_C0_1_IRQHandler>

08000706 <VADC0_C0_1_IRQHandler_Veneer>:
 8000706:	f8df 0580 	ldr.w	r0, [pc, #1408]	; 8000c88 <AllowPLLInitByStartup+0x56>
 800070a:	b500      	push	{lr}
 800070c:	b081      	sub	sp, #4
 800070e:	4780      	blx	r0
 8000710:	b001      	add	sp, #4
 8000712:	bd00      	pop	{pc}

08000714 <VADC0_C0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8000714:	e7fe      	b.n	8000714 <VADC0_C0_2_IRQHandler>

08000716 <VADC0_C0_2_IRQHandler_Veneer>:
 8000716:	f8df 0574 	ldr.w	r0, [pc, #1396]	; 8000c8c <AllowPLLInitByStartup+0x5a>
 800071a:	b500      	push	{lr}
 800071c:	b081      	sub	sp, #4
 800071e:	4780      	blx	r0
 8000720:	b001      	add	sp, #4
 8000722:	bd00      	pop	{pc}

08000724 <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8000724:	e7fe      	b.n	8000724 <VADC0_C0_3_IRQHandler>

08000726 <VADC0_C0_3_IRQHandler_Veneer>:
 8000726:	f8df 0568 	ldr.w	r0, [pc, #1384]	; 8000c90 <AllowPLLInitByStartup+0x5e>
 800072a:	b500      	push	{lr}
 800072c:	b081      	sub	sp, #4
 800072e:	4780      	blx	r0
 8000730:	b001      	add	sp, #4
 8000732:	bd00      	pop	{pc}

08000734 <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8000734:	e7fe      	b.n	8000734 <VADC0_G0_0_IRQHandler>

08000736 <VADC0_G0_0_IRQHandler_Veneer>:
 8000736:	f8df 055c 	ldr.w	r0, [pc, #1372]	; 8000c94 <AllowPLLInitByStartup+0x62>
 800073a:	b500      	push	{lr}
 800073c:	b081      	sub	sp, #4
 800073e:	4780      	blx	r0
 8000740:	b001      	add	sp, #4
 8000742:	bd00      	pop	{pc}

08000744 <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8000744:	e7fe      	b.n	8000744 <VADC0_G0_1_IRQHandler>

08000746 <VADC0_G0_1_IRQHandler_Veneer>:
 8000746:	f8df 0550 	ldr.w	r0, [pc, #1360]	; 8000c98 <AllowPLLInitByStartup+0x66>
 800074a:	b500      	push	{lr}
 800074c:	b081      	sub	sp, #4
 800074e:	4780      	blx	r0
 8000750:	b001      	add	sp, #4
 8000752:	bd00      	pop	{pc}

08000754 <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8000754:	e7fe      	b.n	8000754 <VADC0_G0_2_IRQHandler>

08000756 <VADC0_G0_2_IRQHandler_Veneer>:
 8000756:	f8df 0544 	ldr.w	r0, [pc, #1348]	; 8000c9c <AllowPLLInitByStartup+0x6a>
 800075a:	b500      	push	{lr}
 800075c:	b081      	sub	sp, #4
 800075e:	4780      	blx	r0
 8000760:	b001      	add	sp, #4
 8000762:	bd00      	pop	{pc}

08000764 <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8000764:	e7fe      	b.n	8000764 <VADC0_G0_3_IRQHandler>

08000766 <VADC0_G0_3_IRQHandler_Veneer>:
 8000766:	f8df 0538 	ldr.w	r0, [pc, #1336]	; 8000ca0 <AllowPLLInitByStartup+0x6e>
 800076a:	b500      	push	{lr}
 800076c:	b081      	sub	sp, #4
 800076e:	4780      	blx	r0
 8000770:	b001      	add	sp, #4
 8000772:	bd00      	pop	{pc}

08000774 <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8000774:	e7fe      	b.n	8000774 <VADC0_G1_0_IRQHandler>

08000776 <VADC0_G1_0_IRQHandler_Veneer>:
 8000776:	f8df 052c 	ldr.w	r0, [pc, #1324]	; 8000ca4 <AllowPLLInitByStartup+0x72>
 800077a:	b500      	push	{lr}
 800077c:	b081      	sub	sp, #4
 800077e:	4780      	blx	r0
 8000780:	b001      	add	sp, #4
 8000782:	bd00      	pop	{pc}

08000784 <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8000784:	e7fe      	b.n	8000784 <VADC0_G1_1_IRQHandler>

08000786 <VADC0_G1_1_IRQHandler_Veneer>:
 8000786:	f8df 0520 	ldr.w	r0, [pc, #1312]	; 8000ca8 <AllowPLLInitByStartup+0x76>
 800078a:	b500      	push	{lr}
 800078c:	b081      	sub	sp, #4
 800078e:	4780      	blx	r0
 8000790:	b001      	add	sp, #4
 8000792:	bd00      	pop	{pc}

08000794 <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8000794:	e7fe      	b.n	8000794 <VADC0_G1_2_IRQHandler>

08000796 <VADC0_G1_2_IRQHandler_Veneer>:
 8000796:	f8df 0514 	ldr.w	r0, [pc, #1300]	; 8000cac <AllowPLLInitByStartup+0x7a>
 800079a:	b500      	push	{lr}
 800079c:	b081      	sub	sp, #4
 800079e:	4780      	blx	r0
 80007a0:	b001      	add	sp, #4
 80007a2:	bd00      	pop	{pc}

080007a4 <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 80007a4:	e7fe      	b.n	80007a4 <VADC0_G1_3_IRQHandler>

080007a6 <VADC0_G1_3_IRQHandler_Veneer>:
 80007a6:	f8df 0508 	ldr.w	r0, [pc, #1288]	; 8000cb0 <AllowPLLInitByStartup+0x7e>
 80007aa:	b500      	push	{lr}
 80007ac:	b081      	sub	sp, #4
 80007ae:	4780      	blx	r0
 80007b0:	b001      	add	sp, #4
 80007b2:	bd00      	pop	{pc}

080007b4 <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 80007b4:	e7fe      	b.n	80007b4 <VADC0_G2_0_IRQHandler>

080007b6 <VADC0_G2_0_IRQHandler_Veneer>:
 80007b6:	f8df 04fc 	ldr.w	r0, [pc, #1276]	; 8000cb4 <AllowPLLInitByStartup+0x82>
 80007ba:	b500      	push	{lr}
 80007bc:	b081      	sub	sp, #4
 80007be:	4780      	blx	r0
 80007c0:	b001      	add	sp, #4
 80007c2:	bd00      	pop	{pc}

080007c4 <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 80007c4:	e7fe      	b.n	80007c4 <VADC0_G2_1_IRQHandler>

080007c6 <VADC0_G2_1_IRQHandler_Veneer>:
 80007c6:	f8df 04f0 	ldr.w	r0, [pc, #1264]	; 8000cb8 <AllowPLLInitByStartup+0x86>
 80007ca:	b500      	push	{lr}
 80007cc:	b081      	sub	sp, #4
 80007ce:	4780      	blx	r0
 80007d0:	b001      	add	sp, #4
 80007d2:	bd00      	pop	{pc}

080007d4 <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 80007d4:	e7fe      	b.n	80007d4 <VADC0_G2_2_IRQHandler>

080007d6 <VADC0_G2_2_IRQHandler_Veneer>:
 80007d6:	f8df 04e4 	ldr.w	r0, [pc, #1252]	; 8000cbc <AllowPLLInitByStartup+0x8a>
 80007da:	b500      	push	{lr}
 80007dc:	b081      	sub	sp, #4
 80007de:	4780      	blx	r0
 80007e0:	b001      	add	sp, #4
 80007e2:	bd00      	pop	{pc}

080007e4 <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 80007e4:	e7fe      	b.n	80007e4 <VADC0_G2_3_IRQHandler>

080007e6 <VADC0_G2_3_IRQHandler_Veneer>:
 80007e6:	f8df 04d8 	ldr.w	r0, [pc, #1240]	; 8000cc0 <AllowPLLInitByStartup+0x8e>
 80007ea:	b500      	push	{lr}
 80007ec:	b081      	sub	sp, #4
 80007ee:	4780      	blx	r0
 80007f0:	b001      	add	sp, #4
 80007f2:	bd00      	pop	{pc}

080007f4 <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 80007f4:	e7fe      	b.n	80007f4 <VADC0_G3_0_IRQHandler>

080007f6 <VADC0_G3_0_IRQHandler_Veneer>:
 80007f6:	f8df 04cc 	ldr.w	r0, [pc, #1228]	; 8000cc4 <AllowPLLInitByStartup+0x92>
 80007fa:	b500      	push	{lr}
 80007fc:	b081      	sub	sp, #4
 80007fe:	4780      	blx	r0
 8000800:	b001      	add	sp, #4
 8000802:	bd00      	pop	{pc}

08000804 <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8000804:	e7fe      	b.n	8000804 <VADC0_G3_1_IRQHandler>

08000806 <VADC0_G3_1_IRQHandler_Veneer>:
 8000806:	f8df 04c0 	ldr.w	r0, [pc, #1216]	; 8000cc8 <AllowPLLInitByStartup+0x96>
 800080a:	b500      	push	{lr}
 800080c:	b081      	sub	sp, #4
 800080e:	4780      	blx	r0
 8000810:	b001      	add	sp, #4
 8000812:	bd00      	pop	{pc}

08000814 <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8000814:	e7fe      	b.n	8000814 <VADC0_G3_2_IRQHandler>

08000816 <VADC0_G3_2_IRQHandler_Veneer>:
 8000816:	f8df 04b4 	ldr.w	r0, [pc, #1204]	; 8000ccc <AllowPLLInitByStartup+0x9a>
 800081a:	b500      	push	{lr}
 800081c:	b081      	sub	sp, #4
 800081e:	4780      	blx	r0
 8000820:	b001      	add	sp, #4
 8000822:	bd00      	pop	{pc}

08000824 <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8000824:	e7fe      	b.n	8000824 <VADC0_G3_3_IRQHandler>

08000826 <VADC0_G3_3_IRQHandler_Veneer>:
 8000826:	f8df 04a8 	ldr.w	r0, [pc, #1192]	; 8000cd0 <AllowPLLInitByStartup+0x9e>
 800082a:	b500      	push	{lr}
 800082c:	b081      	sub	sp, #4
 800082e:	4780      	blx	r0
 8000830:	b001      	add	sp, #4
 8000832:	bd00      	pop	{pc}

08000834 <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8000834:	e7fe      	b.n	8000834 <DSD0_0_IRQHandler>

08000836 <DSD0_0_IRQHandler_Veneer>:
 8000836:	f8df 049c 	ldr.w	r0, [pc, #1180]	; 8000cd4 <AllowPLLInitByStartup+0xa2>
 800083a:	b500      	push	{lr}
 800083c:	b081      	sub	sp, #4
 800083e:	4780      	blx	r0
 8000840:	b001      	add	sp, #4
 8000842:	bd00      	pop	{pc}

08000844 <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8000844:	e7fe      	b.n	8000844 <DSD0_1_IRQHandler>

08000846 <DSD0_1_IRQHandler_Veneer>:
 8000846:	f8df 0490 	ldr.w	r0, [pc, #1168]	; 8000cd8 <AllowPLLInitByStartup+0xa6>
 800084a:	b500      	push	{lr}
 800084c:	b081      	sub	sp, #4
 800084e:	4780      	blx	r0
 8000850:	b001      	add	sp, #4
 8000852:	bd00      	pop	{pc}

08000854 <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8000854:	e7fe      	b.n	8000854 <DSD0_2_IRQHandler>

08000856 <DSD0_2_IRQHandler_Veneer>:
 8000856:	f8df 0484 	ldr.w	r0, [pc, #1156]	; 8000cdc <AllowPLLInitByStartup+0xaa>
 800085a:	b500      	push	{lr}
 800085c:	b081      	sub	sp, #4
 800085e:	4780      	blx	r0
 8000860:	b001      	add	sp, #4
 8000862:	bd00      	pop	{pc}

08000864 <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8000864:	e7fe      	b.n	8000864 <DSD0_3_IRQHandler>

08000866 <DSD0_3_IRQHandler_Veneer>:
 8000866:	f8df 0478 	ldr.w	r0, [pc, #1144]	; 8000ce0 <AllowPLLInitByStartup+0xae>
 800086a:	b500      	push	{lr}
 800086c:	b081      	sub	sp, #4
 800086e:	4780      	blx	r0
 8000870:	b001      	add	sp, #4
 8000872:	bd00      	pop	{pc}

08000874 <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8000874:	e7fe      	b.n	8000874 <DSD0_4_IRQHandler>

08000876 <DSD0_4_IRQHandler_Veneer>:
 8000876:	f8df 046c 	ldr.w	r0, [pc, #1132]	; 8000ce4 <AllowPLLInitByStartup+0xb2>
 800087a:	b500      	push	{lr}
 800087c:	b081      	sub	sp, #4
 800087e:	4780      	blx	r0
 8000880:	b001      	add	sp, #4
 8000882:	bd00      	pop	{pc}

08000884 <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8000884:	e7fe      	b.n	8000884 <DSD0_5_IRQHandler>

08000886 <DSD0_5_IRQHandler_Veneer>:
 8000886:	f8df 0460 	ldr.w	r0, [pc, #1120]	; 8000ce8 <AllowPLLInitByStartup+0xb6>
 800088a:	b500      	push	{lr}
 800088c:	b081      	sub	sp, #4
 800088e:	4780      	blx	r0
 8000890:	b001      	add	sp, #4
 8000892:	bd00      	pop	{pc}

08000894 <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8000894:	e7fe      	b.n	8000894 <DSD0_6_IRQHandler>

08000896 <DSD0_6_IRQHandler_Veneer>:
 8000896:	f8df 0454 	ldr.w	r0, [pc, #1108]	; 8000cec <AllowPLLInitByStartup+0xba>
 800089a:	b500      	push	{lr}
 800089c:	b081      	sub	sp, #4
 800089e:	4780      	blx	r0
 80008a0:	b001      	add	sp, #4
 80008a2:	bd00      	pop	{pc}

080008a4 <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 80008a4:	e7fe      	b.n	80008a4 <DSD0_7_IRQHandler>

080008a6 <DSD0_7_IRQHandler_Veneer>:
 80008a6:	f8df 0448 	ldr.w	r0, [pc, #1096]	; 8000cf0 <AllowPLLInitByStartup+0xbe>
 80008aa:	b500      	push	{lr}
 80008ac:	b081      	sub	sp, #4
 80008ae:	4780      	blx	r0
 80008b0:	b001      	add	sp, #4
 80008b2:	bd00      	pop	{pc}

080008b4 <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 80008b4:	e7fe      	b.n	80008b4 <DAC0_0_IRQHandler>

080008b6 <DAC0_0_IRQHandler_Veneer>:
 80008b6:	f8df 043c 	ldr.w	r0, [pc, #1084]	; 8000cf4 <AllowPLLInitByStartup+0xc2>
 80008ba:	b500      	push	{lr}
 80008bc:	b081      	sub	sp, #4
 80008be:	4780      	blx	r0
 80008c0:	b001      	add	sp, #4
 80008c2:	bd00      	pop	{pc}

080008c4 <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 80008c4:	e7fe      	b.n	80008c4 <DAC0_1_IRQHandler>

080008c6 <DAC0_1_IRQHandler_Veneer>:
 80008c6:	f8df 0430 	ldr.w	r0, [pc, #1072]	; 8000cf8 <AllowPLLInitByStartup+0xc6>
 80008ca:	b500      	push	{lr}
 80008cc:	b081      	sub	sp, #4
 80008ce:	4780      	blx	r0
 80008d0:	b001      	add	sp, #4
 80008d2:	bd00      	pop	{pc}

080008d4 <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 80008d4:	e7fe      	b.n	80008d4 <CCU40_0_IRQHandler>

080008d6 <CCU40_0_IRQHandler_Veneer>:
 80008d6:	f8df 0424 	ldr.w	r0, [pc, #1060]	; 8000cfc <AllowPLLInitByStartup+0xca>
 80008da:	b500      	push	{lr}
 80008dc:	b081      	sub	sp, #4
 80008de:	4780      	blx	r0
 80008e0:	b001      	add	sp, #4
 80008e2:	bd00      	pop	{pc}

080008e4 <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 80008e4:	e7fe      	b.n	80008e4 <CCU40_1_IRQHandler>

080008e6 <CCU40_1_IRQHandler_Veneer>:
 80008e6:	f8df 0418 	ldr.w	r0, [pc, #1048]	; 8000d00 <AllowPLLInitByStartup+0xce>
 80008ea:	b500      	push	{lr}
 80008ec:	b081      	sub	sp, #4
 80008ee:	4780      	blx	r0
 80008f0:	b001      	add	sp, #4
 80008f2:	bd00      	pop	{pc}

080008f4 <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 80008f4:	e7fe      	b.n	80008f4 <CCU40_2_IRQHandler>

080008f6 <CCU40_2_IRQHandler_Veneer>:
 80008f6:	f8df 040c 	ldr.w	r0, [pc, #1036]	; 8000d04 <AllowPLLInitByStartup+0xd2>
 80008fa:	b500      	push	{lr}
 80008fc:	b081      	sub	sp, #4
 80008fe:	4780      	blx	r0
 8000900:	b001      	add	sp, #4
 8000902:	bd00      	pop	{pc}

08000904 <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8000904:	e7fe      	b.n	8000904 <CCU40_3_IRQHandler>

08000906 <CCU40_3_IRQHandler_Veneer>:
 8000906:	f8df 0400 	ldr.w	r0, [pc, #1024]	; 8000d08 <AllowPLLInitByStartup+0xd6>
 800090a:	b500      	push	{lr}
 800090c:	b081      	sub	sp, #4
 800090e:	4780      	blx	r0
 8000910:	b001      	add	sp, #4
 8000912:	bd00      	pop	{pc}

08000914 <CCU41_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8000914:	e7fe      	b.n	8000914 <CCU41_0_IRQHandler>

08000916 <CCU41_0_IRQHandler_Veneer>:
 8000916:	48fd      	ldr	r0, [pc, #1012]	; (8000d0c <AllowPLLInitByStartup+0xda>)
 8000918:	b500      	push	{lr}
 800091a:	b081      	sub	sp, #4
 800091c:	4780      	blx	r0
 800091e:	b001      	add	sp, #4
 8000920:	bd00      	pop	{pc}

08000922 <CCU41_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8000922:	e7fe      	b.n	8000922 <CCU41_1_IRQHandler>

08000924 <CCU41_1_IRQHandler_Veneer>:
 8000924:	48fa      	ldr	r0, [pc, #1000]	; (8000d10 <AllowPLLInitByStartup+0xde>)
 8000926:	b500      	push	{lr}
 8000928:	b081      	sub	sp, #4
 800092a:	4780      	blx	r0
 800092c:	b001      	add	sp, #4
 800092e:	bd00      	pop	{pc}

08000930 <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8000930:	e7fe      	b.n	8000930 <CCU41_2_IRQHandler>

08000932 <CCU41_2_IRQHandler_Veneer>:
 8000932:	48f8      	ldr	r0, [pc, #992]	; (8000d14 <AllowPLLInitByStartup+0xe2>)
 8000934:	b500      	push	{lr}
 8000936:	b081      	sub	sp, #4
 8000938:	4780      	blx	r0
 800093a:	b001      	add	sp, #4
 800093c:	bd00      	pop	{pc}

0800093e <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 800093e:	e7fe      	b.n	800093e <CCU41_3_IRQHandler>

08000940 <CCU41_3_IRQHandler_Veneer>:
 8000940:	48f5      	ldr	r0, [pc, #980]	; (8000d18 <AllowPLLInitByStartup+0xe6>)
 8000942:	b500      	push	{lr}
 8000944:	b081      	sub	sp, #4
 8000946:	4780      	blx	r0
 8000948:	b001      	add	sp, #4
 800094a:	bd00      	pop	{pc}

0800094c <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 800094c:	e7fe      	b.n	800094c <CCU42_0_IRQHandler>

0800094e <CCU42_0_IRQHandler_Veneer>:
 800094e:	48f3      	ldr	r0, [pc, #972]	; (8000d1c <AllowPLLInitByStartup+0xea>)
 8000950:	b500      	push	{lr}
 8000952:	b081      	sub	sp, #4
 8000954:	4780      	blx	r0
 8000956:	b001      	add	sp, #4
 8000958:	bd00      	pop	{pc}

0800095a <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 800095a:	e7fe      	b.n	800095a <CCU42_1_IRQHandler>

0800095c <CCU42_1_IRQHandler_Veneer>:
 800095c:	48f0      	ldr	r0, [pc, #960]	; (8000d20 <AllowPLLInitByStartup+0xee>)
 800095e:	b500      	push	{lr}
 8000960:	b081      	sub	sp, #4
 8000962:	4780      	blx	r0
 8000964:	b001      	add	sp, #4
 8000966:	bd00      	pop	{pc}

08000968 <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8000968:	e7fe      	b.n	8000968 <CCU42_2_IRQHandler>

0800096a <CCU42_2_IRQHandler_Veneer>:
 800096a:	48ee      	ldr	r0, [pc, #952]	; (8000d24 <AllowPLLInitByStartup+0xf2>)
 800096c:	b500      	push	{lr}
 800096e:	b081      	sub	sp, #4
 8000970:	4780      	blx	r0
 8000972:	b001      	add	sp, #4
 8000974:	bd00      	pop	{pc}

08000976 <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8000976:	e7fe      	b.n	8000976 <CCU42_3_IRQHandler>

08000978 <CCU42_3_IRQHandler_Veneer>:
 8000978:	48eb      	ldr	r0, [pc, #940]	; (8000d28 <AllowPLLInitByStartup+0xf6>)
 800097a:	b500      	push	{lr}
 800097c:	b081      	sub	sp, #4
 800097e:	4780      	blx	r0
 8000980:	b001      	add	sp, #4
 8000982:	bd00      	pop	{pc}

08000984 <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8000984:	e7fe      	b.n	8000984 <CCU43_0_IRQHandler>

08000986 <CCU43_0_IRQHandler_Veneer>:
 8000986:	48e9      	ldr	r0, [pc, #932]	; (8000d2c <AllowPLLInitByStartup+0xfa>)
 8000988:	b500      	push	{lr}
 800098a:	b081      	sub	sp, #4
 800098c:	4780      	blx	r0
 800098e:	b001      	add	sp, #4
 8000990:	bd00      	pop	{pc}

08000992 <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8000992:	e7fe      	b.n	8000992 <CCU43_1_IRQHandler>

08000994 <CCU43_1_IRQHandler_Veneer>:
 8000994:	48e6      	ldr	r0, [pc, #920]	; (8000d30 <AllowPLLInitByStartup+0xfe>)
 8000996:	b500      	push	{lr}
 8000998:	b081      	sub	sp, #4
 800099a:	4780      	blx	r0
 800099c:	b001      	add	sp, #4
 800099e:	bd00      	pop	{pc}

080009a0 <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 80009a0:	e7fe      	b.n	80009a0 <CCU43_2_IRQHandler>

080009a2 <CCU43_2_IRQHandler_Veneer>:
 80009a2:	48e4      	ldr	r0, [pc, #912]	; (8000d34 <AllowPLLInitByStartup+0x102>)
 80009a4:	b500      	push	{lr}
 80009a6:	b081      	sub	sp, #4
 80009a8:	4780      	blx	r0
 80009aa:	b001      	add	sp, #4
 80009ac:	bd00      	pop	{pc}

080009ae <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 80009ae:	e7fe      	b.n	80009ae <CCU43_3_IRQHandler>

080009b0 <CCU43_3_IRQHandler_Veneer>:
 80009b0:	48e1      	ldr	r0, [pc, #900]	; (8000d38 <AllowPLLInitByStartup+0x106>)
 80009b2:	b500      	push	{lr}
 80009b4:	b081      	sub	sp, #4
 80009b6:	4780      	blx	r0
 80009b8:	b001      	add	sp, #4
 80009ba:	bd00      	pop	{pc}

080009bc <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 80009bc:	e7fe      	b.n	80009bc <CCU80_0_IRQHandler>

080009be <CCU80_0_IRQHandler_Veneer>:
 80009be:	48df      	ldr	r0, [pc, #892]	; (8000d3c <AllowPLLInitByStartup+0x10a>)
 80009c0:	b500      	push	{lr}
 80009c2:	b081      	sub	sp, #4
 80009c4:	4780      	blx	r0
 80009c6:	b001      	add	sp, #4
 80009c8:	bd00      	pop	{pc}

080009ca <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 80009ca:	e7fe      	b.n	80009ca <CCU80_1_IRQHandler>

080009cc <CCU80_1_IRQHandler_Veneer>:
 80009cc:	48dc      	ldr	r0, [pc, #880]	; (8000d40 <AllowPLLInitByStartup+0x10e>)
 80009ce:	b500      	push	{lr}
 80009d0:	b081      	sub	sp, #4
 80009d2:	4780      	blx	r0
 80009d4:	b001      	add	sp, #4
 80009d6:	bd00      	pop	{pc}

080009d8 <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 80009d8:	e7fe      	b.n	80009d8 <CCU80_2_IRQHandler>

080009da <CCU80_2_IRQHandler_Veneer>:
 80009da:	48da      	ldr	r0, [pc, #872]	; (8000d44 <AllowPLLInitByStartup+0x112>)
 80009dc:	b500      	push	{lr}
 80009de:	b081      	sub	sp, #4
 80009e0:	4780      	blx	r0
 80009e2:	b001      	add	sp, #4
 80009e4:	bd00      	pop	{pc}

080009e6 <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 80009e6:	e7fe      	b.n	80009e6 <CCU80_3_IRQHandler>

080009e8 <CCU80_3_IRQHandler_Veneer>:
 80009e8:	48d7      	ldr	r0, [pc, #860]	; (8000d48 <AllowPLLInitByStartup+0x116>)
 80009ea:	b500      	push	{lr}
 80009ec:	b081      	sub	sp, #4
 80009ee:	4780      	blx	r0
 80009f0:	b001      	add	sp, #4
 80009f2:	bd00      	pop	{pc}

080009f4 <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 80009f4:	e7fe      	b.n	80009f4 <CCU81_0_IRQHandler>

080009f6 <CCU81_0_IRQHandler_Veneer>:
 80009f6:	48d5      	ldr	r0, [pc, #852]	; (8000d4c <AllowPLLInitByStartup+0x11a>)
 80009f8:	b500      	push	{lr}
 80009fa:	b081      	sub	sp, #4
 80009fc:	4780      	blx	r0
 80009fe:	b001      	add	sp, #4
 8000a00:	bd00      	pop	{pc}

08000a02 <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8000a02:	e7fe      	b.n	8000a02 <CCU81_1_IRQHandler>

08000a04 <CCU81_1_IRQHandler_Veneer>:
 8000a04:	48d2      	ldr	r0, [pc, #840]	; (8000d50 <AllowPLLInitByStartup+0x11e>)
 8000a06:	b500      	push	{lr}
 8000a08:	b081      	sub	sp, #4
 8000a0a:	4780      	blx	r0
 8000a0c:	b001      	add	sp, #4
 8000a0e:	bd00      	pop	{pc}

08000a10 <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8000a10:	e7fe      	b.n	8000a10 <CCU81_2_IRQHandler>

08000a12 <CCU81_2_IRQHandler_Veneer>:
 8000a12:	48d0      	ldr	r0, [pc, #832]	; (8000d54 <AllowPLLInitByStartup+0x122>)
 8000a14:	b500      	push	{lr}
 8000a16:	b081      	sub	sp, #4
 8000a18:	4780      	blx	r0
 8000a1a:	b001      	add	sp, #4
 8000a1c:	bd00      	pop	{pc}

08000a1e <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8000a1e:	e7fe      	b.n	8000a1e <CCU81_3_IRQHandler>

08000a20 <CCU81_3_IRQHandler_Veneer>:
 8000a20:	48cd      	ldr	r0, [pc, #820]	; (8000d58 <AllowPLLInitByStartup+0x126>)
 8000a22:	b500      	push	{lr}
 8000a24:	b081      	sub	sp, #4
 8000a26:	4780      	blx	r0
 8000a28:	b001      	add	sp, #4
 8000a2a:	bd00      	pop	{pc}

08000a2c <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8000a2c:	e7fe      	b.n	8000a2c <POSIF0_0_IRQHandler>

08000a2e <POSIF0_0_IRQHandler_Veneer>:
 8000a2e:	48cb      	ldr	r0, [pc, #812]	; (8000d5c <AllowPLLInitByStartup+0x12a>)
 8000a30:	b500      	push	{lr}
 8000a32:	b081      	sub	sp, #4
 8000a34:	4780      	blx	r0
 8000a36:	b001      	add	sp, #4
 8000a38:	bd00      	pop	{pc}

08000a3a <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8000a3a:	e7fe      	b.n	8000a3a <POSIF0_1_IRQHandler>

08000a3c <POSIF0_1_IRQHandler_Veneer>:
 8000a3c:	48c8      	ldr	r0, [pc, #800]	; (8000d60 <AllowPLLInitByStartup+0x12e>)
 8000a3e:	b500      	push	{lr}
 8000a40:	b081      	sub	sp, #4
 8000a42:	4780      	blx	r0
 8000a44:	b001      	add	sp, #4
 8000a46:	bd00      	pop	{pc}

08000a48 <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8000a48:	e7fe      	b.n	8000a48 <POSIF1_0_IRQHandler>

08000a4a <POSIF1_0_IRQHandler_Veneer>:
 8000a4a:	48c6      	ldr	r0, [pc, #792]	; (8000d64 <AllowPLLInitByStartup+0x132>)
 8000a4c:	b500      	push	{lr}
 8000a4e:	b081      	sub	sp, #4
 8000a50:	4780      	blx	r0
 8000a52:	b001      	add	sp, #4
 8000a54:	bd00      	pop	{pc}

08000a56 <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8000a56:	e7fe      	b.n	8000a56 <POSIF1_1_IRQHandler>

08000a58 <POSIF1_1_IRQHandler_Veneer>:
 8000a58:	48c3      	ldr	r0, [pc, #780]	; (8000d68 <AllowPLLInitByStartup+0x136>)
 8000a5a:	b500      	push	{lr}
 8000a5c:	b081      	sub	sp, #4
 8000a5e:	4780      	blx	r0
 8000a60:	b001      	add	sp, #4
 8000a62:	bd00      	pop	{pc}

08000a64 <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8000a64:	e7fe      	b.n	8000a64 <CAN0_0_IRQHandler>

08000a66 <CAN0_0_IRQHandler_Veneer>:
 8000a66:	48c1      	ldr	r0, [pc, #772]	; (8000d6c <AllowPLLInitByStartup+0x13a>)
 8000a68:	b500      	push	{lr}
 8000a6a:	b081      	sub	sp, #4
 8000a6c:	4780      	blx	r0
 8000a6e:	b001      	add	sp, #4
 8000a70:	bd00      	pop	{pc}

08000a72 <CAN0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8000a72:	e7fe      	b.n	8000a72 <CAN0_1_IRQHandler>

08000a74 <CAN0_1_IRQHandler_Veneer>:
 8000a74:	48be      	ldr	r0, [pc, #760]	; (8000d70 <AllowPLLInitByStartup+0x13e>)
 8000a76:	b500      	push	{lr}
 8000a78:	b081      	sub	sp, #4
 8000a7a:	4780      	blx	r0
 8000a7c:	b001      	add	sp, #4
 8000a7e:	bd00      	pop	{pc}

08000a80 <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000a80:	e7fe      	b.n	8000a80 <CAN0_2_IRQHandler>

08000a82 <CAN0_2_IRQHandler_Veneer>:
 8000a82:	48bc      	ldr	r0, [pc, #752]	; (8000d74 <AllowPLLInitByStartup+0x142>)
 8000a84:	b500      	push	{lr}
 8000a86:	b081      	sub	sp, #4
 8000a88:	4780      	blx	r0
 8000a8a:	b001      	add	sp, #4
 8000a8c:	bd00      	pop	{pc}

08000a8e <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8000a8e:	e7fe      	b.n	8000a8e <CAN0_3_IRQHandler>

08000a90 <CAN0_3_IRQHandler_Veneer>:
 8000a90:	48b9      	ldr	r0, [pc, #740]	; (8000d78 <AllowPLLInitByStartup+0x146>)
 8000a92:	b500      	push	{lr}
 8000a94:	b081      	sub	sp, #4
 8000a96:	4780      	blx	r0
 8000a98:	b001      	add	sp, #4
 8000a9a:	bd00      	pop	{pc}

08000a9c <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8000a9c:	e7fe      	b.n	8000a9c <CAN0_4_IRQHandler>

08000a9e <CAN0_4_IRQHandler_Veneer>:
 8000a9e:	48b7      	ldr	r0, [pc, #732]	; (8000d7c <AllowPLLInitByStartup+0x14a>)
 8000aa0:	b500      	push	{lr}
 8000aa2:	b081      	sub	sp, #4
 8000aa4:	4780      	blx	r0
 8000aa6:	b001      	add	sp, #4
 8000aa8:	bd00      	pop	{pc}

08000aaa <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8000aaa:	e7fe      	b.n	8000aaa <CAN0_5_IRQHandler>

08000aac <CAN0_5_IRQHandler_Veneer>:
 8000aac:	48b4      	ldr	r0, [pc, #720]	; (8000d80 <AllowPLLInitByStartup+0x14e>)
 8000aae:	b500      	push	{lr}
 8000ab0:	b081      	sub	sp, #4
 8000ab2:	4780      	blx	r0
 8000ab4:	b001      	add	sp, #4
 8000ab6:	bd00      	pop	{pc}

08000ab8 <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8000ab8:	e7fe      	b.n	8000ab8 <CAN0_6_IRQHandler>

08000aba <CAN0_6_IRQHandler_Veneer>:
 8000aba:	48b2      	ldr	r0, [pc, #712]	; (8000d84 <AllowPLLInitByStartup+0x152>)
 8000abc:	b500      	push	{lr}
 8000abe:	b081      	sub	sp, #4
 8000ac0:	4780      	blx	r0
 8000ac2:	b001      	add	sp, #4
 8000ac4:	bd00      	pop	{pc}

08000ac6 <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8000ac6:	e7fe      	b.n	8000ac6 <CAN0_7_IRQHandler>

08000ac8 <CAN0_7_IRQHandler_Veneer>:
 8000ac8:	48af      	ldr	r0, [pc, #700]	; (8000d88 <AllowPLLInitByStartup+0x156>)
 8000aca:	b500      	push	{lr}
 8000acc:	b081      	sub	sp, #4
 8000ace:	4780      	blx	r0
 8000ad0:	b001      	add	sp, #4
 8000ad2:	bd00      	pop	{pc}

08000ad4 <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8000ad4:	e7fe      	b.n	8000ad4 <USIC0_0_IRQHandler>

08000ad6 <USIC0_0_IRQHandler_Veneer>:
 8000ad6:	48ad      	ldr	r0, [pc, #692]	; (8000d8c <AllowPLLInitByStartup+0x15a>)
 8000ad8:	b500      	push	{lr}
 8000ada:	b081      	sub	sp, #4
 8000adc:	4780      	blx	r0
 8000ade:	b001      	add	sp, #4
 8000ae0:	bd00      	pop	{pc}

08000ae2 <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8000ae2:	e7fe      	b.n	8000ae2 <USIC0_1_IRQHandler>

08000ae4 <USIC0_1_IRQHandler_Veneer>:
 8000ae4:	48aa      	ldr	r0, [pc, #680]	; (8000d90 <AllowPLLInitByStartup+0x15e>)
 8000ae6:	b500      	push	{lr}
 8000ae8:	b081      	sub	sp, #4
 8000aea:	4780      	blx	r0
 8000aec:	b001      	add	sp, #4
 8000aee:	bd00      	pop	{pc}

08000af0 <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8000af0:	e7fe      	b.n	8000af0 <USIC0_2_IRQHandler>

08000af2 <USIC0_2_IRQHandler_Veneer>:
 8000af2:	48a8      	ldr	r0, [pc, #672]	; (8000d94 <AllowPLLInitByStartup+0x162>)
 8000af4:	b500      	push	{lr}
 8000af6:	b081      	sub	sp, #4
 8000af8:	4780      	blx	r0
 8000afa:	b001      	add	sp, #4
 8000afc:	bd00      	pop	{pc}

08000afe <USIC0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8000afe:	e7fe      	b.n	8000afe <USIC0_3_IRQHandler>

08000b00 <USIC0_3_IRQHandler_Veneer>:
 8000b00:	48a5      	ldr	r0, [pc, #660]	; (8000d98 <AllowPLLInitByStartup+0x166>)
 8000b02:	b500      	push	{lr}
 8000b04:	b081      	sub	sp, #4
 8000b06:	4780      	blx	r0
 8000b08:	b001      	add	sp, #4
 8000b0a:	bd00      	pop	{pc}

08000b0c <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8000b0c:	e7fe      	b.n	8000b0c <USIC0_4_IRQHandler>

08000b0e <USIC0_4_IRQHandler_Veneer>:
 8000b0e:	48a3      	ldr	r0, [pc, #652]	; (8000d9c <AllowPLLInitByStartup+0x16a>)
 8000b10:	b500      	push	{lr}
 8000b12:	b081      	sub	sp, #4
 8000b14:	4780      	blx	r0
 8000b16:	b001      	add	sp, #4
 8000b18:	bd00      	pop	{pc}

08000b1a <USIC0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8000b1a:	e7fe      	b.n	8000b1a <USIC0_5_IRQHandler>

08000b1c <USIC0_5_IRQHandler_Veneer>:
 8000b1c:	48a0      	ldr	r0, [pc, #640]	; (8000da0 <AllowPLLInitByStartup+0x16e>)
 8000b1e:	b500      	push	{lr}
 8000b20:	b081      	sub	sp, #4
 8000b22:	4780      	blx	r0
 8000b24:	b001      	add	sp, #4
 8000b26:	bd00      	pop	{pc}

08000b28 <USIC1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8000b28:	e7fe      	b.n	8000b28 <USIC1_0_IRQHandler>

08000b2a <USIC1_0_IRQHandler_Veneer>:
 8000b2a:	489e      	ldr	r0, [pc, #632]	; (8000da4 <AllowPLLInitByStartup+0x172>)
 8000b2c:	b500      	push	{lr}
 8000b2e:	b081      	sub	sp, #4
 8000b30:	4780      	blx	r0
 8000b32:	b001      	add	sp, #4
 8000b34:	bd00      	pop	{pc}

08000b36 <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8000b36:	e7fe      	b.n	8000b36 <USIC1_1_IRQHandler>

08000b38 <USIC1_1_IRQHandler_Veneer>:
 8000b38:	489b      	ldr	r0, [pc, #620]	; (8000da8 <AllowPLLInitByStartup+0x176>)
 8000b3a:	b500      	push	{lr}
 8000b3c:	b081      	sub	sp, #4
 8000b3e:	4780      	blx	r0
 8000b40:	b001      	add	sp, #4
 8000b42:	bd00      	pop	{pc}

08000b44 <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8000b44:	e7fe      	b.n	8000b44 <USIC1_2_IRQHandler>

08000b46 <USIC1_2_IRQHandler_Veneer>:
 8000b46:	4899      	ldr	r0, [pc, #612]	; (8000dac <AllowPLLInitByStartup+0x17a>)
 8000b48:	b500      	push	{lr}
 8000b4a:	b081      	sub	sp, #4
 8000b4c:	4780      	blx	r0
 8000b4e:	b001      	add	sp, #4
 8000b50:	bd00      	pop	{pc}

08000b52 <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8000b52:	e7fe      	b.n	8000b52 <USIC1_3_IRQHandler>

08000b54 <USIC1_3_IRQHandler_Veneer>:
 8000b54:	4896      	ldr	r0, [pc, #600]	; (8000db0 <AllowPLLInitByStartup+0x17e>)
 8000b56:	b500      	push	{lr}
 8000b58:	b081      	sub	sp, #4
 8000b5a:	4780      	blx	r0
 8000b5c:	b001      	add	sp, #4
 8000b5e:	bd00      	pop	{pc}

08000b60 <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000b60:	e7fe      	b.n	8000b60 <USIC1_4_IRQHandler>

08000b62 <USIC1_4_IRQHandler_Veneer>:
 8000b62:	4894      	ldr	r0, [pc, #592]	; (8000db4 <AllowPLLInitByStartup+0x182>)
 8000b64:	b500      	push	{lr}
 8000b66:	b081      	sub	sp, #4
 8000b68:	4780      	blx	r0
 8000b6a:	b001      	add	sp, #4
 8000b6c:	bd00      	pop	{pc}

08000b6e <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8000b6e:	e7fe      	b.n	8000b6e <USIC1_5_IRQHandler>

08000b70 <USIC1_5_IRQHandler_Veneer>:
 8000b70:	4891      	ldr	r0, [pc, #580]	; (8000db8 <AllowPLLInitByStartup+0x186>)
 8000b72:	b500      	push	{lr}
 8000b74:	b081      	sub	sp, #4
 8000b76:	4780      	blx	r0
 8000b78:	b001      	add	sp, #4
 8000b7a:	bd00      	pop	{pc}

08000b7c <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8000b7c:	e7fe      	b.n	8000b7c <USIC2_0_IRQHandler>

08000b7e <USIC2_0_IRQHandler_Veneer>:
 8000b7e:	488f      	ldr	r0, [pc, #572]	; (8000dbc <AllowPLLInitByStartup+0x18a>)
 8000b80:	b500      	push	{lr}
 8000b82:	b081      	sub	sp, #4
 8000b84:	4780      	blx	r0
 8000b86:	b001      	add	sp, #4
 8000b88:	bd00      	pop	{pc}

08000b8a <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8000b8a:	e7fe      	b.n	8000b8a <USIC2_1_IRQHandler>

08000b8c <USIC2_1_IRQHandler_Veneer>:
 8000b8c:	488c      	ldr	r0, [pc, #560]	; (8000dc0 <AllowPLLInitByStartup+0x18e>)
 8000b8e:	b500      	push	{lr}
 8000b90:	b081      	sub	sp, #4
 8000b92:	4780      	blx	r0
 8000b94:	b001      	add	sp, #4
 8000b96:	bd00      	pop	{pc}

08000b98 <USIC2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8000b98:	e7fe      	b.n	8000b98 <USIC2_2_IRQHandler>

08000b9a <USIC2_2_IRQHandler_Veneer>:
 8000b9a:	488a      	ldr	r0, [pc, #552]	; (8000dc4 <AllowPLLInitByStartup+0x192>)
 8000b9c:	b500      	push	{lr}
 8000b9e:	b081      	sub	sp, #4
 8000ba0:	4780      	blx	r0
 8000ba2:	b001      	add	sp, #4
 8000ba4:	bd00      	pop	{pc}

08000ba6 <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8000ba6:	e7fe      	b.n	8000ba6 <USIC2_3_IRQHandler>

08000ba8 <USIC2_3_IRQHandler_Veneer>:
 8000ba8:	4887      	ldr	r0, [pc, #540]	; (8000dc8 <AllowPLLInitByStartup+0x196>)
 8000baa:	b500      	push	{lr}
 8000bac:	b081      	sub	sp, #4
 8000bae:	4780      	blx	r0
 8000bb0:	b001      	add	sp, #4
 8000bb2:	bd00      	pop	{pc}

08000bb4 <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8000bb4:	e7fe      	b.n	8000bb4 <USIC2_4_IRQHandler>

08000bb6 <USIC2_4_IRQHandler_Veneer>:
 8000bb6:	4885      	ldr	r0, [pc, #532]	; (8000dcc <AllowPLLInitByStartup+0x19a>)
 8000bb8:	b500      	push	{lr}
 8000bba:	b081      	sub	sp, #4
 8000bbc:	4780      	blx	r0
 8000bbe:	b001      	add	sp, #4
 8000bc0:	bd00      	pop	{pc}

08000bc2 <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8000bc2:	e7fe      	b.n	8000bc2 <USIC2_5_IRQHandler>

08000bc4 <USIC2_5_IRQHandler_Veneer>:
 8000bc4:	4882      	ldr	r0, [pc, #520]	; (8000dd0 <AllowPLLInitByStartup+0x19e>)
 8000bc6:	b500      	push	{lr}
 8000bc8:	b081      	sub	sp, #4
 8000bca:	4780      	blx	r0
 8000bcc:	b001      	add	sp, #4
 8000bce:	bd00      	pop	{pc}

08000bd0 <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8000bd0:	e7fe      	b.n	8000bd0 <LEDTS0_0_IRQHandler>

08000bd2 <LEDTS0_0_IRQHandler_Veneer>:
 8000bd2:	4880      	ldr	r0, [pc, #512]	; (8000dd4 <AllowPLLInitByStartup+0x1a2>)
 8000bd4:	b500      	push	{lr}
 8000bd6:	b081      	sub	sp, #4
 8000bd8:	4780      	blx	r0
 8000bda:	b001      	add	sp, #4
 8000bdc:	bd00      	pop	{pc}

08000bde <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8000bde:	e7fe      	b.n	8000bde <FCE0_0_IRQHandler>

08000be0 <FCE0_0_IRQHandler_Veneer>:
 8000be0:	487d      	ldr	r0, [pc, #500]	; (8000dd8 <AllowPLLInitByStartup+0x1a6>)
 8000be2:	b500      	push	{lr}
 8000be4:	b081      	sub	sp, #4
 8000be6:	4780      	blx	r0
 8000be8:	b001      	add	sp, #4
 8000bea:	bd00      	pop	{pc}

08000bec <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8000bec:	e7fe      	b.n	8000bec <GPDMA0_0_IRQHandler>

08000bee <GPDMA0_0_IRQHandler_Veneer>:
 8000bee:	487b      	ldr	r0, [pc, #492]	; (8000ddc <AllowPLLInitByStartup+0x1aa>)
 8000bf0:	b500      	push	{lr}
 8000bf2:	b081      	sub	sp, #4
 8000bf4:	4780      	blx	r0
 8000bf6:	b001      	add	sp, #4
 8000bf8:	bd00      	pop	{pc}

08000bfa <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8000bfa:	e7fe      	b.n	8000bfa <SDMMC0_0_IRQHandler>

08000bfc <SDMMC0_0_IRQHandler_Veneer>:
 8000bfc:	4878      	ldr	r0, [pc, #480]	; (8000de0 <AllowPLLInitByStartup+0x1ae>)
 8000bfe:	b500      	push	{lr}
 8000c00:	b081      	sub	sp, #4
 8000c02:	4780      	blx	r0
 8000c04:	b001      	add	sp, #4
 8000c06:	bd00      	pop	{pc}

08000c08 <USB0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8000c08:	e7fe      	b.n	8000c08 <USB0_0_IRQHandler>

08000c0a <USB0_0_IRQHandler_Veneer>:
 8000c0a:	4876      	ldr	r0, [pc, #472]	; (8000de4 <AllowPLLInitByStartup+0x1b2>)
 8000c0c:	b500      	push	{lr}
 8000c0e:	b081      	sub	sp, #4
 8000c10:	4780      	blx	r0
 8000c12:	b001      	add	sp, #4
 8000c14:	bd00      	pop	{pc}

08000c16 <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8000c16:	e7fe      	b.n	8000c16 <ETH0_0_IRQHandler>

08000c18 <ETH0_0_IRQHandler_Veneer>:
 8000c18:	4873      	ldr	r0, [pc, #460]	; (8000de8 <AllowPLLInitByStartup+0x1b6>)
 8000c1a:	b500      	push	{lr}
 8000c1c:	b081      	sub	sp, #4
 8000c1e:	4780      	blx	r0
 8000c20:	b001      	add	sp, #4
 8000c22:	bd00      	pop	{pc}

08000c24 <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8000c24:	e7fe      	b.n	8000c24 <GPDMA1_0_IRQHandler>

08000c26 <GPDMA1_0_IRQHandler_Veneer>:
 8000c26:	4871      	ldr	r0, [pc, #452]	; (8000dec <AllowPLLInitByStartup+0x1ba>)
 8000c28:	b500      	push	{lr}
 8000c2a:	b081      	sub	sp, #4
 8000c2c:	4780      	blx	r0
 8000c2e:	b001      	add	sp, #4
 8000c30:	bd00      	pop	{pc}

08000c32 <AllowPLLInitByStartup>:
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 8000c32:	f04f 0001 	mov.w	r0, #1
    BX LR
 8000c36:	4770      	bx	lr
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 8000c38:	080005c5 	.word	0x080005c5
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 8000c3c:	080005d5 	.word	0x080005d5
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 8000c40:	080005e5 	.word	0x080005e5
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8000c44:	080005f5 	.word	0x080005f5
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8000c48:	08000605 	.word	0x08000605
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8000c4c:	08000615 	.word	0x08000615
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8000c50:	08000625 	.word	0x08000625
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8000c54:	08000635 	.word	0x08000635
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8000c58:	08000645 	.word	0x08000645
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8000c5c:	08000655 	.word	0x08000655
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8000c60:	08000665 	.word	0x08000665
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8000c64:	08000675 	.word	0x08000675
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8000c68:	08000685 	.word	0x08000685
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8000c6c:	08000695 	.word	0x08000695
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8000c70:	080006a5 	.word	0x080006a5
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 8000c74:	080006b5 	.word	0x080006b5
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 8000c78:	080006c5 	.word	0x080006c5
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 8000c7c:	080006d5 	.word	0x080006d5
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8000c80:	080006e5 	.word	0x080006e5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8000c84:	080006f5 	.word	0x080006f5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8000c88:	08000705 	.word	0x08000705
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8000c8c:	08000715 	.word	0x08000715
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8000c90:	08000725 	.word	0x08000725
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8000c94:	08000735 	.word	0x08000735
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8000c98:	08000745 	.word	0x08000745
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8000c9c:	08000755 	.word	0x08000755
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8000ca0:	08000765 	.word	0x08000765
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8000ca4:	08000775 	.word	0x08000775
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8000ca8:	08000785 	.word	0x08000785
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8000cac:	08000795 	.word	0x08000795
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8000cb0:	080007a5 	.word	0x080007a5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 8000cb4:	080007b5 	.word	0x080007b5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 8000cb8:	080007c5 	.word	0x080007c5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 8000cbc:	080007d5 	.word	0x080007d5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 8000cc0:	080007e5 	.word	0x080007e5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 8000cc4:	080007f5 	.word	0x080007f5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8000cc8:	08000805 	.word	0x08000805
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8000ccc:	08000815 	.word	0x08000815
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8000cd0:	08000825 	.word	0x08000825
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8000cd4:	08000835 	.word	0x08000835
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8000cd8:	08000845 	.word	0x08000845
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8000cdc:	08000855 	.word	0x08000855
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8000ce0:	08000865 	.word	0x08000865
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8000ce4:	08000875 	.word	0x08000875
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8000ce8:	08000885 	.word	0x08000885
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8000cec:	08000895 	.word	0x08000895
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8000cf0:	080008a5 	.word	0x080008a5
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 8000cf4:	080008b5 	.word	0x080008b5
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 8000cf8:	080008c5 	.word	0x080008c5
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 8000cfc:	080008d5 	.word	0x080008d5
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 8000d00:	080008e5 	.word	0x080008e5
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 8000d04:	080008f5 	.word	0x080008f5
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8000d08:	08000905 	.word	0x08000905
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8000d0c:	08000915 	.word	0x08000915
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8000d10:	08000923 	.word	0x08000923
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8000d14:	08000931 	.word	0x08000931
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8000d18:	0800093f 	.word	0x0800093f
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8000d1c:	0800094d 	.word	0x0800094d
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8000d20:	0800095b 	.word	0x0800095b
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8000d24:	08000969 	.word	0x08000969
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8000d28:	08000977 	.word	0x08000977
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8000d2c:	08000985 	.word	0x08000985
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8000d30:	08000993 	.word	0x08000993
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8000d34:	080009a1 	.word	0x080009a1
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8000d38:	080009af 	.word	0x080009af
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8000d3c:	080009bd 	.word	0x080009bd
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8000d40:	080009cb 	.word	0x080009cb
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8000d44:	080009d9 	.word	0x080009d9
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8000d48:	080009e7 	.word	0x080009e7
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8000d4c:	080009f5 	.word	0x080009f5
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8000d50:	08000a03 	.word	0x08000a03
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8000d54:	08000a11 	.word	0x08000a11
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8000d58:	08000a1f 	.word	0x08000a1f
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8000d5c:	08000a2d 	.word	0x08000a2d
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8000d60:	08000a3b 	.word	0x08000a3b
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8000d64:	08000a49 	.word	0x08000a49
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8000d68:	08000a57 	.word	0x08000a57
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8000d6c:	08000a65 	.word	0x08000a65
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8000d70:	08000a73 	.word	0x08000a73
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000d74:	08000a81 	.word	0x08000a81
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8000d78:	08000a8f 	.word	0x08000a8f
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8000d7c:	08000a9d 	.word	0x08000a9d
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8000d80:	08000aab 	.word	0x08000aab
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8000d84:	08000ab9 	.word	0x08000ab9
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8000d88:	08000ac7 	.word	0x08000ac7
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8000d8c:	08000ad5 	.word	0x08000ad5
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8000d90:	08000ae3 	.word	0x08000ae3
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8000d94:	08000af1 	.word	0x08000af1
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8000d98:	08000aff 	.word	0x08000aff
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8000d9c:	08000b0d 	.word	0x08000b0d
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8000da0:	08000b1b 	.word	0x08000b1b
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8000da4:	08000b29 	.word	0x08000b29
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8000da8:	08000b37 	.word	0x08000b37
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8000dac:	08000b45 	.word	0x08000b45
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8000db0:	08000b53 	.word	0x08000b53
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000db4:	08000b61 	.word	0x08000b61
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8000db8:	08000b6f 	.word	0x08000b6f
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8000dbc:	08000b7d 	.word	0x08000b7d
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8000dc0:	08000b8b 	.word	0x08000b8b
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8000dc4:	08000b99 	.word	0x08000b99
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8000dc8:	08000ba7 	.word	0x08000ba7
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8000dcc:	08000bb5 	.word	0x08000bb5
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8000dd0:	08000bc3 	.word	0x08000bc3
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8000dd4:	08000bd1 	.word	0x08000bd1
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8000dd8:	08000bdf 	.word	0x08000bdf
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8000ddc:	08000bed 	.word	0x08000bed
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8000de0:	08000bfb 	.word	0x08000bfb
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8000de4:	08000c09 	.word	0x08000c09
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8000de8:	08000c17 	.word	0x08000c17
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8000dec:	08000c25 	.word	0x08000c25

08000df0 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8000df6:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000dfa:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000dfe:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000e02:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000e06:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8000e0a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8000e0e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8000e12:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000e16:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000e1a:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000e1e:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000e22:	6952      	ldr	r2, [r2, #20]
 8000e24:	f022 0208 	bic.w	r2, r2, #8
 8000e28:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 8000e2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000e2e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e32:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000e36:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e3a:	6852      	ldr	r2, [r2, #4]
 8000e3c:	f022 0201 	bic.w	r2, r2, #1
 8000e40:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 8000e42:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e46:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000e4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000e4e:	f103 0314 	add.w	r3, r3, #20
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	f023 030f 	bic.w	r3, r3, #15
 8000e5c:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	f043 0303 	orr.w	r3, r3, #3
 8000e64:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 8000e66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e6a:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000e6e:	687a      	ldr	r2, [r7, #4]
 8000e70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000e74:	f103 0314 	add.w	r3, r3, #20
 8000e78:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 8000e7a:	f000 f8ab 	bl	8000fd4 <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 8000e7e:	f000 f805 	bl	8000e8c <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 8000e82:	f107 0708 	add.w	r7, r7, #8
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop

08000e8c <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b085      	sub	sp, #20
 8000e90:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 8000e92:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000e96:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e9a:	68db      	ldr	r3, [r3, #12]
 8000e9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ea0:	f040 8089 	bne.w	8000fb6 <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8000ea4:	f244 7310 	movw	r3, #18192	; 0x4710
 8000ea8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	f003 0304 	and.w	r3, r3, #4
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	f000 8088 	beq.w	8000fc8 <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8000eb8:	f244 7310 	movw	r3, #18192	; 0x4710
 8000ebc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ec0:	689b      	ldr	r3, [r3, #8]
 8000ec2:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8000ec6:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8000eca:	f103 0301 	add.w	r3, r3, #1
 8000ece:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 8000ed0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000ed4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ed8:	689b      	ldr	r3, [r3, #8]
 8000eda:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000ede:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8000ee2:	f103 0301 	add.w	r3, r3, #1
 8000ee6:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 8000ee8:	f244 7310 	movw	r3, #18192	; 0x4710
 8000eec:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ef0:	689b      	ldr	r3, [r3, #8]
 8000ef2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000ef6:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000efa:	f103 0301 	add.w	r3, r3, #1
 8000efe:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 8000f00:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f04:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f08:	68db      	ldr	r3, [r3, #12]
 8000f0a:	f003 0301 	and.w	r3, r3, #1
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d028      	beq.n	8000f64 <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 8000f12:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 8000f16:	f2c0 136e 	movt	r3, #366	; 0x16e
 8000f1a:	68fa      	ldr	r2, [r7, #12]
 8000f1c:	fbb3 f3f2 	udiv	r3, r3, r2
 8000f20:	68ba      	ldr	r2, [r7, #8]
 8000f22:	fb02 f303 	mul.w	r3, r2, r3
 8000f26:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000f28:	683a      	ldr	r2, [r7, #0]
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	fbb2 f2f3 	udiv	r2, r2, r3
 8000f30:	f641 1304 	movw	r3, #6404	; 0x1904
 8000f34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f38:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000f3a:	f641 1304 	movw	r3, #6404	; 0x1904
 8000f3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f42:	681a      	ldr	r2, [r3, #0]
 8000f44:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000f48:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f4c:	68db      	ldr	r3, [r3, #12]
 8000f4e:	b2db      	uxtb	r3, r3
 8000f50:	f103 0301 	add.w	r3, r3, #1
 8000f54:	fbb2 f2f3 	udiv	r2, r2, r3
 8000f58:	f641 1304 	movw	r3, #6404	; 0x1904
 8000f5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f60:	601a      	str	r2, [r3, #0]
 8000f62:	e031      	b.n	8000fc8 <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8000f64:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8000f68:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8000f6c:	68fa      	ldr	r2, [r7, #12]
 8000f6e:	fbb3 f3f2 	udiv	r3, r3, r2
 8000f72:	68ba      	ldr	r2, [r7, #8]
 8000f74:	fb02 f303 	mul.w	r3, r2, r3
 8000f78:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000f7a:	683a      	ldr	r2, [r7, #0]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000f82:	f641 1304 	movw	r3, #6404	; 0x1904
 8000f86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f8a:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000f8c:	f641 1304 	movw	r3, #6404	; 0x1904
 8000f90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f94:	681a      	ldr	r2, [r3, #0]
 8000f96:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000f9a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f9e:	68db      	ldr	r3, [r3, #12]
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	f103 0301 	add.w	r3, r3, #1
 8000fa6:	fbb2 f2f3 	udiv	r2, r2, r3
 8000faa:	f641 1304 	movw	r3, #6404	; 0x1904
 8000fae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fb2:	601a      	str	r2, [r3, #0]
 8000fb4:	e008      	b.n	8000fc8 <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 8000fb6:	f641 1304 	movw	r3, #6404	; 0x1904
 8000fba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fbe:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 8000fc2:	f2c0 126e 	movt	r2, #366	; 0x16e
 8000fc6:	601a      	str	r2, [r3, #0]
}


}
 8000fc8:	f107 0714 	add.w	r7, r7, #20
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bc80      	pop	{r7}
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop

08000fd4 <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 8000fda:	f7ff fe2a 	bl	8000c32 <AllowPLLInitByStartup>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	f000 8255 	beq.w	8001490 <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 8000fe6:	f244 7310 	movw	r3, #18192	; 0x4710
 8000fea:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fee:	685a      	ldr	r2, [r3, #4]
 8000ff0:	f04f 0302 	mov.w	r3, #2
 8000ff4:	f2c0 0301 	movt	r3, #1
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d00d      	beq.n	800101a <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000ffe:	f244 7310 	movw	r3, #18192	; 0x4710
 8001002:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001006:	f244 7210 	movw	r2, #18192	; 0x4710
 800100a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800100e:	6852      	ldr	r2, [r2, #4]
 8001010:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001014:	f022 0202 	bic.w	r2, r2, #2
 8001018:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 800101a:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 800101e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001028:	2b00      	cmp	r3, #0
 800102a:	d072      	beq.n	8001112 <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 800102c:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8001030:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001034:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8001038:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800103c:	6852      	ldr	r2, [r2, #4]
 800103e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001042:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 8001044:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8001048:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800104c:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8001050:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001054:	6852      	ldr	r2, [r2, #4]
 8001056:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800105a:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 800105c:	f244 7310 	movw	r3, #18192	; 0x4710
 8001060:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001064:	f244 7210 	movw	r2, #18192	; 0x4710
 8001068:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800106c:	68d2      	ldr	r2, [r2, #12]
 800106e:	f022 0201 	bic.w	r2, r2, #1
 8001072:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8001074:	f244 7310 	movw	r3, #18192	; 0x4710
 8001078:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800107c:	f244 7210 	movw	r2, #18192	; 0x4710
 8001080:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001084:	6852      	ldr	r2, [r2, #4]
 8001086:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800108a:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 800108c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001090:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001094:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8001098:	f2c0 024c 	movt	r2, #76	; 0x4c
 800109c:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800109e:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010a2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010a6:	f04f 0200 	mov.w	r2, #0
 80010aa:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010ac:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010b0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010b4:	f04f 0205 	mov.w	r2, #5
 80010b8:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 80010ba:	f244 7310 	movw	r3, #18192	; 0x4710
 80010be:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f403 7360 	and.w	r3, r3, #896	; 0x380
 80010c8:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 80010cc:	d008      	beq.n	80010e0 <SystemClockSetup+0x10c>
 80010ce:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010d2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010d6:	689a      	ldr	r2, [r3, #8]
 80010d8:	f240 13f3 	movw	r3, #499	; 0x1f3
 80010dc:	429a      	cmp	r2, r3
 80010de:	d8ec      	bhi.n	80010ba <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80010e0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010e4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010e8:	f24e 0210 	movw	r2, #57360	; 0xe010
 80010ec:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80010f0:	6812      	ldr	r2, [r2, #0]
 80010f2:	f022 0201 	bic.w	r2, r2, #1
 80010f6:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 80010f8:	f244 7310 	movw	r3, #18192	; 0x4710
 80010fc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8001106:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 800110a:	d002      	beq.n	8001112 <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 800110c:	f04f 0300 	mov.w	r3, #0
 8001110:	e1c0      	b.n	8001494 <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 8001112:	f244 7310 	movw	r3, #18192	; 0x4710
 8001116:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f003 0304 	and.w	r3, r3, #4
 8001120:	2b00      	cmp	r3, #0
 8001122:	f040 81b5 	bne.w	8001490 <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 8001126:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800112a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800112e:	68db      	ldr	r3, [r3, #12]
 8001130:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001134:	2b00      	cmp	r3, #0
 8001136:	d00b      	beq.n	8001150 <SystemClockSetup+0x17c>
 8001138:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800113c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001140:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8001144:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001148:	68d2      	ldr	r2, [r2, #12]
 800114a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800114e:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8001150:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001154:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8001158:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 800115a:	687a      	ldr	r2, [r7, #4]
 800115c:	f649 7381 	movw	r3, #40833	; 0x9f81
 8001160:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8001164:	fba3 1302 	umull	r1, r3, r3, r2
 8001168:	ea4f 5353 	mov.w	r3, r3, lsr #21
 800116c:	f103 33ff 	add.w	r3, r3, #4294967295
 8001170:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 8001172:	f244 7310 	movw	r3, #18192	; 0x4710
 8001176:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800117a:	f244 7210 	movw	r2, #18192	; 0x4710
 800117e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001182:	6852      	ldr	r2, [r2, #4]
 8001184:	f042 0201 	orr.w	r2, r2, #1
 8001188:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 800118a:	f244 7310 	movw	r3, #18192	; 0x4710
 800118e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001192:	f244 7210 	movw	r2, #18192	; 0x4710
 8001196:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800119a:	6852      	ldr	r2, [r2, #4]
 800119c:	f042 0210 	orr.w	r2, r2, #16
 80011a0:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80011a2:	f244 7210 	movw	r2, #18192	; 0x4710
 80011a6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80011b0:	f644 7301 	movw	r3, #20225	; 0x4f01
 80011b4:	f2c0 1300 	movt	r3, #256	; 0x100
 80011b8:	430b      	orrs	r3, r1
 80011ba:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80011bc:	f244 7310 	movw	r3, #18192	; 0x4710
 80011c0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80011c4:	f244 7210 	movw	r2, #18192	; 0x4710
 80011c8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80011cc:	6852      	ldr	r2, [r2, #4]
 80011ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80011d2:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 80011d4:	f244 7310 	movw	r3, #18192	; 0x4710
 80011d8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80011dc:	f244 7210 	movw	r2, #18192	; 0x4710
 80011e0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80011e4:	6852      	ldr	r2, [r2, #4]
 80011e6:	f022 0210 	bic.w	r2, r2, #16
 80011ea:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 80011ec:	f244 7310 	movw	r3, #18192	; 0x4710
 80011f0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80011f4:	f244 7210 	movw	r2, #18192	; 0x4710
 80011f8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80011fc:	6852      	ldr	r2, [r2, #4]
 80011fe:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001202:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8001204:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001208:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800120c:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8001210:	f2c0 024c 	movt	r2, #76	; 0x4c
 8001214:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8001216:	f24e 0310 	movw	r3, #57360	; 0xe010
 800121a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800121e:	f04f 0200 	mov.w	r2, #0
 8001222:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001224:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001228:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800122c:	f04f 0205 	mov.w	r2, #5
 8001230:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 8001232:	bf00      	nop
 8001234:	f244 7310 	movw	r3, #18192	; 0x4710
 8001238:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f003 0304 	and.w	r3, r3, #4
 8001242:	2b00      	cmp	r3, #0
 8001244:	d108      	bne.n	8001258 <SystemClockSetup+0x284>
 8001246:	f24e 0310 	movw	r3, #57360	; 0xe010
 800124a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800124e:	689a      	ldr	r2, [r3, #8]
 8001250:	f240 13f3 	movw	r3, #499	; 0x1f3
 8001254:	429a      	cmp	r2, r3
 8001256:	d8ed      	bhi.n	8001234 <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8001258:	f24e 0310 	movw	r3, #57360	; 0xe010
 800125c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001260:	f24e 0210 	movw	r2, #57360	; 0xe010
 8001264:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8001268:	6812      	ldr	r2, [r2, #0]
 800126a:	f022 0201 	bic.w	r2, r2, #1
 800126e:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 8001270:	f244 7310 	movw	r3, #18192	; 0x4710
 8001274:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f003 0304 	and.w	r3, r3, #4
 800127e:	2b00      	cmp	r3, #0
 8001280:	d04e      	beq.n	8001320 <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8001282:	f244 7310 	movw	r3, #18192	; 0x4710
 8001286:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800128a:	f244 7210 	movw	r2, #18192	; 0x4710
 800128e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001292:	6852      	ldr	r2, [r2, #4]
 8001294:	f022 0201 	bic.w	r2, r2, #1
 8001298:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 800129a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800129e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80012a2:	f04f 0200 	mov.w	r2, #0
 80012a6:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 80012a8:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80012ac:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80012b0:	f04f 0200 	mov.w	r2, #0
 80012b4:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 80012b6:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80012ba:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80012be:	f04f 0200 	mov.w	r2, #0
 80012c2:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 80012c4:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80012c8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80012cc:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 80012d0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80012d4:	68d2      	ldr	r2, [r2, #12]
 80012d6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80012da:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80012dc:	f244 7310 	movw	r3, #18192	; 0x4710
 80012e0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80012e4:	f244 7210 	movw	r2, #18192	; 0x4710
 80012e8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80012ec:	6852      	ldr	r2, [r2, #4]
 80012ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80012f2:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 80012f4:	f24e 0310 	movw	r3, #57360	; 0xe010
 80012f8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80012fc:	f240 5245 	movw	r2, #1349	; 0x545
 8001300:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8001302:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001306:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800130a:	f04f 0200 	mov.w	r2, #0
 800130e:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001310:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001314:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001318:	f04f 0205 	mov.w	r2, #5
 800131c:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800131e:	e002      	b.n	8001326 <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 8001320:	f04f 0300 	mov.w	r3, #0
 8001324:	e0b6      	b.n	8001494 <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8001326:	f24e 0310 	movw	r3, #57360	; 0xe010
 800132a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800132e:	689b      	ldr	r3, [r3, #8]
 8001330:	2b63      	cmp	r3, #99	; 0x63
 8001332:	d8f8      	bhi.n	8001326 <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8001334:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001338:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800133c:	f24e 0210 	movw	r2, #57360	; 0xe010
 8001340:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8001344:	6812      	ldr	r2, [r2, #0]
 8001346:	f022 0201 	bic.w	r2, r2, #1
 800134a:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 800134c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001350:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8001354:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	ea4f 2213 	mov.w	r2, r3, lsr #8
 800135c:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8001360:	f2c0 131e 	movt	r3, #286	; 0x11e
 8001364:	fba3 1302 	umull	r1, r3, r3, r2
 8001368:	ea4f 2393 	mov.w	r3, r3, lsr #10
 800136c:	f103 33ff 	add.w	r3, r3, #4294967295
 8001370:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001372:	f244 7210 	movw	r2, #18192	; 0x4710
 8001376:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8001380:	f644 7301 	movw	r3, #20225	; 0x4f01
 8001384:	f2c0 1300 	movt	r3, #256	; 0x100
 8001388:	430b      	orrs	r3, r1
 800138a:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 800138c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001390:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001394:	f640 421b 	movw	r2, #3099	; 0xc1b
 8001398:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800139a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800139e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80013a2:	f04f 0200 	mov.w	r2, #0
 80013a6:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013a8:	f24e 0310 	movw	r3, #57360	; 0xe010
 80013ac:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80013b0:	f04f 0205 	mov.w	r2, #5
 80013b4:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80013b6:	bf00      	nop
 80013b8:	f24e 0310 	movw	r3, #57360	; 0xe010
 80013bc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80013c0:	689b      	ldr	r3, [r3, #8]
 80013c2:	2b63      	cmp	r3, #99	; 0x63
 80013c4:	d8f8      	bhi.n	80013b8 <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80013c6:	f24e 0310 	movw	r3, #57360	; 0xe010
 80013ca:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80013ce:	f24e 0210 	movw	r2, #57360	; 0xe010
 80013d2:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80013d6:	6812      	ldr	r2, [r2, #0]
 80013d8:	f022 0201 	bic.w	r2, r2, #1
 80013dc:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 80013de:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80013e2:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 80013e6:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 80013ee:	f24e 332f 	movw	r3, #58159	; 0xe32f
 80013f2:	f2c0 03be 	movt	r3, #190	; 0xbe
 80013f6:	fba3 1302 	umull	r1, r3, r3, r2
 80013fa:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80013fe:	f103 33ff 	add.w	r3, r3, #4294967295
 8001402:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001404:	f244 7210 	movw	r2, #18192	; 0x4710
 8001408:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8001412:	f644 7301 	movw	r3, #20225	; 0x4f01
 8001416:	f2c0 1300 	movt	r3, #256	; 0x100
 800141a:	430b      	orrs	r3, r1
 800141c:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 800141e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001422:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001426:	f241 3223 	movw	r2, #4899	; 0x1323
 800142a:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800142c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001430:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001434:	f04f 0200 	mov.w	r2, #0
 8001438:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800143a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800143e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001442:	f04f 0205 	mov.w	r2, #5
 8001446:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8001448:	bf00      	nop
 800144a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800144e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001452:	689b      	ldr	r3, [r3, #8]
 8001454:	2b63      	cmp	r3, #99	; 0x63
 8001456:	d8f8      	bhi.n	800144a <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8001458:	f24e 0310 	movw	r3, #57360	; 0xe010
 800145c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001460:	f24e 0210 	movw	r2, #57360	; 0xe010
 8001464:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8001468:	6812      	ldr	r2, [r2, #0]
 800146a:	f022 0201 	bic.w	r2, r2, #1
 800146e:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001470:	f244 7310 	movw	r3, #18192	; 0x4710
 8001474:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001478:	f644 7201 	movw	r2, #20225	; 0x4f01
 800147c:	f2c0 1203 	movt	r2, #259	; 0x103
 8001480:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 8001482:	f244 1360 	movw	r3, #16736	; 0x4160
 8001486:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800148a:	f04f 0205 	mov.w	r2, #5
 800148e:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 8001490:	f04f 0301 	mov.w	r3, #1

}
 8001494:	4618      	mov	r0, r3
 8001496:	f107 0708 	add.w	r7, r7, #8
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop

080014a0 <arm_snr_f32>:
 * The function Caluclates signal to noise ratio for the reference output 
 * and test output 
 */

float arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b08a      	sub	sp, #40	; 0x28
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	60f8      	str	r0, [r7, #12]
 80014a8:	60b9      	str	r1, [r7, #8]
 80014aa:	607a      	str	r2, [r7, #4]
  float EnergySignal = 0.0, EnergyError = 0.0;
 80014ac:	f04f 0300 	mov.w	r3, #0
 80014b0:	627b      	str	r3, [r7, #36]	; 0x24
 80014b2:	f04f 0300 	mov.w	r3, #0
 80014b6:	613b      	str	r3, [r7, #16]
  uint32_t i;
  float SNR;
  int temp;
  int *test;

  for (i = 0; i < buffSize; i++)
 80014b8:	f04f 0300 	mov.w	r3, #0
 80014bc:	623b      	str	r3, [r7, #32]
 80014be:	e067      	b.n	8001590 <arm_snr_f32+0xf0>
    {
 	  /* Checking for a NAN value in pRef array */
	  test =   (int *)(&pRef[i]);
 80014c0:	6a3b      	ldr	r3, [r7, #32]
 80014c2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80014c6:	68fa      	ldr	r2, [r7, #12]
 80014c8:	18d3      	adds	r3, r2, r3
 80014ca:	61fb      	str	r3, [r7, #28]
      temp =  *test;
 80014cc:	69fb      	ldr	r3, [r7, #28]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	61bb      	str	r3, [r7, #24]

	  if(temp == 0x7FC00000)
 80014d2:	69ba      	ldr	r2, [r7, #24]
 80014d4:	f04f 0300 	mov.w	r3, #0
 80014d8:	f6c7 73c0 	movt	r3, #32704	; 0x7fc0
 80014dc:	429a      	cmp	r2, r3
 80014de:	d102      	bne.n	80014e6 <arm_snr_f32+0x46>
	  {
	  		return(0);
 80014e0:	f04f 0300 	mov.w	r3, #0
 80014e4:	e08d      	b.n	8001602 <arm_snr_f32+0x162>
	  }

	  /* Checking for a NAN value in pTest array */
	  test =   (int *)(&pTest[i]);
 80014e6:	6a3b      	ldr	r3, [r7, #32]
 80014e8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80014ec:	68ba      	ldr	r2, [r7, #8]
 80014ee:	18d3      	adds	r3, r2, r3
 80014f0:	61fb      	str	r3, [r7, #28]
      temp =  *test;
 80014f2:	69fb      	ldr	r3, [r7, #28]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	61bb      	str	r3, [r7, #24]

	  if(temp == 0x7FC00000)
 80014f8:	69ba      	ldr	r2, [r7, #24]
 80014fa:	f04f 0300 	mov.w	r3, #0
 80014fe:	f6c7 73c0 	movt	r3, #32704	; 0x7fc0
 8001502:	429a      	cmp	r2, r3
 8001504:	d102      	bne.n	800150c <arm_snr_f32+0x6c>
	  {
	  		return(0);
 8001506:	f04f 0300 	mov.w	r3, #0
 800150a:	e07a      	b.n	8001602 <arm_snr_f32+0x162>
	  }
      EnergySignal += pRef[i] * pRef[i];
 800150c:	6a3b      	ldr	r3, [r7, #32]
 800150e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001512:	68fa      	ldr	r2, [r7, #12]
 8001514:	18d3      	adds	r3, r2, r3
 8001516:	ed93 7a00 	vldr	s14, [r3]
 800151a:	6a3b      	ldr	r3, [r7, #32]
 800151c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001520:	68fa      	ldr	r2, [r7, #12]
 8001522:	18d3      	adds	r3, r2, r3
 8001524:	edd3 7a00 	vldr	s15, [r3]
 8001528:	ee67 7a27 	vmul.f32	s15, s14, s15
 800152c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001530:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001534:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
      EnergyError += (pRef[i] - pTest[i]) * (pRef[i] - pTest[i]); 
 8001538:	6a3b      	ldr	r3, [r7, #32]
 800153a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800153e:	68fa      	ldr	r2, [r7, #12]
 8001540:	18d3      	adds	r3, r2, r3
 8001542:	ed93 7a00 	vldr	s14, [r3]
 8001546:	6a3b      	ldr	r3, [r7, #32]
 8001548:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800154c:	68ba      	ldr	r2, [r7, #8]
 800154e:	18d3      	adds	r3, r2, r3
 8001550:	edd3 7a00 	vldr	s15, [r3]
 8001554:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001558:	6a3b      	ldr	r3, [r7, #32]
 800155a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800155e:	68fa      	ldr	r2, [r7, #12]
 8001560:	18d3      	adds	r3, r2, r3
 8001562:	edd3 6a00 	vldr	s13, [r3]
 8001566:	6a3b      	ldr	r3, [r7, #32]
 8001568:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800156c:	68ba      	ldr	r2, [r7, #8]
 800156e:	18d3      	adds	r3, r2, r3
 8001570:	edd3 7a00 	vldr	s15, [r3]
 8001574:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001578:	ee27 7a27 	vmul.f32	s14, s14, s15
 800157c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001580:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001584:	edc7 7a04 	vstr	s15, [r7, #16]
  uint32_t i;
  float SNR;
  int temp;
  int *test;

  for (i = 0; i < buffSize; i++)
 8001588:	6a3b      	ldr	r3, [r7, #32]
 800158a:	f103 0301 	add.w	r3, r3, #1
 800158e:	623b      	str	r3, [r7, #32]
 8001590:	6a3a      	ldr	r2, [r7, #32]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	429a      	cmp	r2, r3
 8001596:	d393      	bcc.n	80014c0 <arm_snr_f32+0x20>
      EnergySignal += pRef[i] * pRef[i];
      EnergyError += (pRef[i] - pTest[i]) * (pRef[i] - pTest[i]); 
    }

	/* Checking for a NAN value in EnergyError */
	test =   (int *)(&EnergyError);
 8001598:	f107 0310 	add.w	r3, r7, #16
 800159c:	61fb      	str	r3, [r7, #28]
    temp =  *test;
 800159e:	69fb      	ldr	r3, [r7, #28]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	61bb      	str	r3, [r7, #24]

    if(temp == 0x7FC00000)
 80015a4:	69ba      	ldr	r2, [r7, #24]
 80015a6:	f04f 0300 	mov.w	r3, #0
 80015aa:	f6c7 73c0 	movt	r3, #32704	; 0x7fc0
 80015ae:	429a      	cmp	r2, r3
 80015b0:	d102      	bne.n	80015b8 <arm_snr_f32+0x118>
    {
  		return(0);
 80015b2:	f04f 0300 	mov.w	r3, #0
 80015b6:	e024      	b.n	8001602 <arm_snr_f32+0x162>
    }
	

  SNR = 10 * log10 (EnergySignal / EnergyError);
 80015b8:	edd7 7a04 	vldr	s15, [r7, #16]
 80015bc:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80015c0:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80015c4:	ee17 0a90 	vmov	r0, s15
 80015c8:	f002 fad6 	bl	8003b78 <__aeabi_f2d>
 80015cc:	4602      	mov	r2, r0
 80015ce:	460b      	mov	r3, r1
 80015d0:	4610      	mov	r0, r2
 80015d2:	4619      	mov	r1, r3
 80015d4:	f001 fe2c 	bl	8003230 <log10>
 80015d8:	4602      	mov	r2, r0
 80015da:	460b      	mov	r3, r1
 80015dc:	4610      	mov	r0, r2
 80015de:	4619      	mov	r1, r3
 80015e0:	f04f 0200 	mov.w	r2, #0
 80015e4:	f04f 0300 	mov.w	r3, #0
 80015e8:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80015ec:	f002 fb18 	bl	8003c20 <__aeabi_dmul>
 80015f0:	4602      	mov	r2, r0
 80015f2:	460b      	mov	r3, r1
 80015f4:	4610      	mov	r0, r2
 80015f6:	4619      	mov	r1, r3
 80015f8:	f002 fdd4 	bl	80041a4 <__aeabi_d2f>
 80015fc:	4603      	mov	r3, r0
 80015fe:	617b      	str	r3, [r7, #20]

  return (SNR);
 8001600:	697b      	ldr	r3, [r7, #20]

}
 8001602:	4618      	mov	r0, r3
 8001604:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}

0800160c <arm_provide_guard_bits_q15>:
 * to avoid overflow 
 */

void arm_provide_guard_bits_q15 (q15_t * input_buf, uint32_t blockSize,
                            uint32_t guard_bits)
{
 800160c:	b480      	push	{r7}
 800160e:	b087      	sub	sp, #28
 8001610:	af00      	add	r7, sp, #0
 8001612:	60f8      	str	r0, [r7, #12]
 8001614:	60b9      	str	r1, [r7, #8]
 8001616:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < blockSize; i++)
 8001618:	f04f 0300 	mov.w	r3, #0
 800161c:	617b      	str	r3, [r7, #20]
 800161e:	e014      	b.n	800164a <arm_provide_guard_bits_q15+0x3e>
    {
      input_buf[i] = input_buf[i] >> guard_bits;
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001626:	68fa      	ldr	r2, [r7, #12]
 8001628:	18d3      	adds	r3, r2, r3
 800162a:	697a      	ldr	r2, [r7, #20]
 800162c:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8001630:	68f9      	ldr	r1, [r7, #12]
 8001632:	188a      	adds	r2, r1, r2
 8001634:	8812      	ldrh	r2, [r2, #0]
 8001636:	b211      	sxth	r1, r2
 8001638:	687a      	ldr	r2, [r7, #4]
 800163a:	fa41 f202 	asr.w	r2, r1, r2
 800163e:	b292      	uxth	r2, r2
 8001640:	801a      	strh	r2, [r3, #0]
void arm_provide_guard_bits_q15 (q15_t * input_buf, uint32_t blockSize,
                            uint32_t guard_bits)
{
  uint32_t i;

  for (i = 0; i < blockSize; i++)
 8001642:	697b      	ldr	r3, [r7, #20]
 8001644:	f103 0301 	add.w	r3, r3, #1
 8001648:	617b      	str	r3, [r7, #20]
 800164a:	697a      	ldr	r2, [r7, #20]
 800164c:	68bb      	ldr	r3, [r7, #8]
 800164e:	429a      	cmp	r2, r3
 8001650:	d3e6      	bcc.n	8001620 <arm_provide_guard_bits_q15+0x14>
    {
      input_buf[i] = input_buf[i] >> guard_bits;
    }
}
 8001652:	f107 071c 	add.w	r7, r7, #28
 8001656:	46bd      	mov	sp, r7
 8001658:	bc80      	pop	{r7}
 800165a:	4770      	bx	lr

0800165c <arm_float_to_q12_20>:
 * @return none
 * The function converts floating point values to fixed point(q12.20) values 
 */

void arm_float_to_q12_20(float *pIn, q31_t * pOut, uint32_t numSamples)
{
 800165c:	b590      	push	{r4, r7, lr}
 800165e:	b087      	sub	sp, #28
 8001660:	af00      	add	r7, sp, #0
 8001662:	60f8      	str	r0, [r7, #12]
 8001664:	60b9      	str	r1, [r7, #8]
 8001666:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001668:	f04f 0300 	mov.w	r3, #0
 800166c:	617b      	str	r3, [r7, #20]
 800166e:	e060      	b.n	8001732 <arm_float_to_q12_20+0xd6>
    {
	  /* 1048576.0f corresponds to pow(2, 20) */
      pOut[i] = (q31_t) (pIn[i] * 1048576.0f);
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001676:	68ba      	ldr	r2, [r7, #8]
 8001678:	18d3      	adds	r3, r2, r3
 800167a:	697a      	ldr	r2, [r7, #20]
 800167c:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001680:	68f9      	ldr	r1, [r7, #12]
 8001682:	188a      	adds	r2, r1, r2
 8001684:	ed92 7a00 	vldr	s14, [r2]
 8001688:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8001744 <arm_float_to_q12_20+0xe8>
 800168c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001690:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001694:	edc3 7a00 	vstr	s15, [r3]

      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800169e:	68ba      	ldr	r2, [r7, #8]
 80016a0:	18d4      	adds	r4, r2, r3
 80016a2:	697b      	ldr	r3, [r7, #20]
 80016a4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80016a8:	68ba      	ldr	r2, [r7, #8]
 80016aa:	18d3      	adds	r3, r2, r3
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4618      	mov	r0, r3
 80016b0:	f002 fa50 	bl	8003b54 <__aeabi_i2d>
 80016b4:	697b      	ldr	r3, [r7, #20]
 80016b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80016ba:	68fa      	ldr	r2, [r7, #12]
 80016bc:	18d3      	adds	r3, r2, r3
 80016be:	edd3 7a00 	vldr	s15, [r3]
 80016c2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80016c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ca:	dd06      	ble.n	80016da <arm_float_to_q12_20+0x7e>
 80016cc:	f04f 0200 	mov.w	r2, #0
 80016d0:	f04f 0300 	mov.w	r3, #0
 80016d4:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 80016d8:	e005      	b.n	80016e6 <arm_float_to_q12_20+0x8a>
 80016da:	f04f 0200 	mov.w	r2, #0
 80016de:	f04f 0300 	mov.w	r3, #0
 80016e2:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
 80016e6:	f002 f8e9 	bl	80038bc <__adddf3>
 80016ea:	4602      	mov	r2, r0
 80016ec:	460b      	mov	r3, r1
 80016ee:	4610      	mov	r0, r2
 80016f0:	4619      	mov	r1, r3
 80016f2:	f002 fd2f 	bl	8004154 <__aeabi_d2iz>
 80016f6:	4603      	mov	r3, r0
 80016f8:	6023      	str	r3, [r4, #0]

      if (pIn[i] == (float) 1.0)
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001700:	68fa      	ldr	r2, [r7, #12]
 8001702:	18d3      	adds	r3, r2, r3
 8001704:	ed93 7a00 	vldr	s14, [r3]
 8001708:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 800170c:	eeb4 7a67 	vcmp.f32	s14, s15
 8001710:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001714:	d109      	bne.n	800172a <arm_float_to_q12_20+0xce>
        {
          pOut[i] = 0x000FFFFF;
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800171c:	68ba      	ldr	r2, [r7, #8]
 800171e:	18d2      	adds	r2, r2, r3
 8001720:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001724:	f2c0 030f 	movt	r3, #15
 8001728:	6013      	str	r3, [r2, #0]

void arm_float_to_q12_20(float *pIn, q31_t * pOut, uint32_t numSamples)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	f103 0301 	add.w	r3, r3, #1
 8001730:	617b      	str	r3, [r7, #20]
 8001732:	697a      	ldr	r2, [r7, #20]
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	429a      	cmp	r2, r3
 8001738:	d39a      	bcc.n	8001670 <arm_float_to_q12_20+0x14>
      if (pIn[i] == (float) 1.0)
        {
          pOut[i] = 0x000FFFFF;
        }
    }
}
 800173a:	f107 071c 	add.w	r7, r7, #28
 800173e:	46bd      	mov	sp, r7
 8001740:	bd90      	pop	{r4, r7, pc}
 8001742:	bf00      	nop
 8001744:	49800000 	.word	0x49800000

08001748 <arm_compare_fixed_q15>:
 * @param  uint32_t 	number of samples in the buffer
 * @return none 
 */

uint32_t arm_compare_fixed_q15(q15_t *pIn, q15_t * pOut, uint32_t numSamples)
{
 8001748:	b480      	push	{r7}
 800174a:	b089      	sub	sp, #36	; 0x24
 800174c:	af00      	add	r7, sp, #0
 800174e:	60f8      	str	r0, [r7, #12]
 8001750:	60b9      	str	r1, [r7, #8]
 8001752:	607a      	str	r2, [r7, #4]
  uint32_t i; 
  int32_t diff, diffCrnt = 0;
 8001754:	f04f 0300 	mov.w	r3, #0
 8001758:	617b      	str	r3, [r7, #20]
  uint32_t maxDiff = 0;
 800175a:	f04f 0300 	mov.w	r3, #0
 800175e:	61bb      	str	r3, [r7, #24]

  for (i = 0; i < numSamples; i++)
 8001760:	f04f 0300 	mov.w	r3, #0
 8001764:	61fb      	str	r3, [r7, #28]
 8001766:	e01e      	b.n	80017a6 <arm_compare_fixed_q15+0x5e>
  {
  	diff = pIn[i] - pOut[i];
 8001768:	69fb      	ldr	r3, [r7, #28]
 800176a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800176e:	68fa      	ldr	r2, [r7, #12]
 8001770:	18d3      	adds	r3, r2, r3
 8001772:	881b      	ldrh	r3, [r3, #0]
 8001774:	b21a      	sxth	r2, r3
 8001776:	69fb      	ldr	r3, [r7, #28]
 8001778:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800177c:	68b9      	ldr	r1, [r7, #8]
 800177e:	18cb      	adds	r3, r1, r3
 8001780:	881b      	ldrh	r3, [r3, #0]
 8001782:	b21b      	sxth	r3, r3
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	613b      	str	r3, [r7, #16]
  	diffCrnt = (diff > 0) ? diff : -diff;
 8001788:	693b      	ldr	r3, [r7, #16]
 800178a:	2b00      	cmp	r3, #0
 800178c:	bfb8      	it	lt
 800178e:	425b      	neglt	r3, r3
 8001790:	617b      	str	r3, [r7, #20]

	if(diffCrnt > maxDiff)
 8001792:	697a      	ldr	r2, [r7, #20]
 8001794:	69bb      	ldr	r3, [r7, #24]
 8001796:	429a      	cmp	r2, r3
 8001798:	d901      	bls.n	800179e <arm_compare_fixed_q15+0x56>
	{
		maxDiff = diffCrnt;
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	61bb      	str	r3, [r7, #24]
{
  uint32_t i; 
  int32_t diff, diffCrnt = 0;
  uint32_t maxDiff = 0;

  for (i = 0; i < numSamples; i++)
 800179e:	69fb      	ldr	r3, [r7, #28]
 80017a0:	f103 0301 	add.w	r3, r3, #1
 80017a4:	61fb      	str	r3, [r7, #28]
 80017a6:	69fa      	ldr	r2, [r7, #28]
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	429a      	cmp	r2, r3
 80017ac:	d3dc      	bcc.n	8001768 <arm_compare_fixed_q15+0x20>
	{
		maxDiff = diffCrnt;
	}	
  }

  return(maxDiff);
 80017ae:	69bb      	ldr	r3, [r7, #24]
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bc80      	pop	{r7}
 80017ba:	4770      	bx	lr

080017bc <arm_compare_fixed_q31>:
 * @param  uint32_t 	number of samples in the buffer
 * @return none 
 */

uint32_t arm_compare_fixed_q31(q31_t *pIn, q31_t * pOut, uint32_t numSamples)
{
 80017bc:	b480      	push	{r7}
 80017be:	b089      	sub	sp, #36	; 0x24
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	60f8      	str	r0, [r7, #12]
 80017c4:	60b9      	str	r1, [r7, #8]
 80017c6:	607a      	str	r2, [r7, #4]
  uint32_t i; 
  int32_t diff, diffCrnt = 0;
 80017c8:	f04f 0300 	mov.w	r3, #0
 80017cc:	617b      	str	r3, [r7, #20]
  uint32_t maxDiff = 0;
 80017ce:	f04f 0300 	mov.w	r3, #0
 80017d2:	61bb      	str	r3, [r7, #24]

  for (i = 0; i < numSamples; i++)
 80017d4:	f04f 0300 	mov.w	r3, #0
 80017d8:	61fb      	str	r3, [r7, #28]
 80017da:	e01c      	b.n	8001816 <arm_compare_fixed_q31+0x5a>
  {
  	diff = pIn[i] - pOut[i];
 80017dc:	69fb      	ldr	r3, [r7, #28]
 80017de:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80017e2:	68fa      	ldr	r2, [r7, #12]
 80017e4:	18d3      	adds	r3, r2, r3
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	69fb      	ldr	r3, [r7, #28]
 80017ea:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80017ee:	68b9      	ldr	r1, [r7, #8]
 80017f0:	18cb      	adds	r3, r1, r3
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	1ad3      	subs	r3, r2, r3
 80017f6:	613b      	str	r3, [r7, #16]
  	diffCrnt = (diff > 0) ? diff : -diff;
 80017f8:	693b      	ldr	r3, [r7, #16]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	bfb8      	it	lt
 80017fe:	425b      	neglt	r3, r3
 8001800:	617b      	str	r3, [r7, #20]

	if(diffCrnt > maxDiff)
 8001802:	697a      	ldr	r2, [r7, #20]
 8001804:	69bb      	ldr	r3, [r7, #24]
 8001806:	429a      	cmp	r2, r3
 8001808:	d901      	bls.n	800180e <arm_compare_fixed_q31+0x52>
	{
		maxDiff = diffCrnt;
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	61bb      	str	r3, [r7, #24]
{
  uint32_t i; 
  int32_t diff, diffCrnt = 0;
  uint32_t maxDiff = 0;

  for (i = 0; i < numSamples; i++)
 800180e:	69fb      	ldr	r3, [r7, #28]
 8001810:	f103 0301 	add.w	r3, r3, #1
 8001814:	61fb      	str	r3, [r7, #28]
 8001816:	69fa      	ldr	r2, [r7, #28]
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	429a      	cmp	r2, r3
 800181c:	d3de      	bcc.n	80017dc <arm_compare_fixed_q31+0x20>
	{
		maxDiff = diffCrnt;
	}
  }

  return(maxDiff);
 800181e:	69bb      	ldr	r3, [r7, #24]
}
 8001820:	4618      	mov	r0, r3
 8001822:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8001826:	46bd      	mov	sp, r7
 8001828:	bc80      	pop	{r7}
 800182a:	4770      	bx	lr

0800182c <arm_provide_guard_bits_q31>:
 */

void arm_provide_guard_bits_q31 (q31_t * input_buf, 
								 uint32_t blockSize,
                                 uint32_t guard_bits)
{
 800182c:	b480      	push	{r7}
 800182e:	b087      	sub	sp, #28
 8001830:	af00      	add	r7, sp, #0
 8001832:	60f8      	str	r0, [r7, #12]
 8001834:	60b9      	str	r1, [r7, #8]
 8001836:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < blockSize; i++)
 8001838:	f04f 0300 	mov.w	r3, #0
 800183c:	617b      	str	r3, [r7, #20]
 800183e:	e012      	b.n	8001866 <arm_provide_guard_bits_q31+0x3a>
    {
      input_buf[i] = input_buf[i] >> guard_bits;
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001846:	68fa      	ldr	r2, [r7, #12]
 8001848:	18d3      	adds	r3, r2, r3
 800184a:	697a      	ldr	r2, [r7, #20]
 800184c:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001850:	68f9      	ldr	r1, [r7, #12]
 8001852:	188a      	adds	r2, r1, r2
 8001854:	6811      	ldr	r1, [r2, #0]
 8001856:	687a      	ldr	r2, [r7, #4]
 8001858:	fa41 f202 	asr.w	r2, r1, r2
 800185c:	601a      	str	r2, [r3, #0]
								 uint32_t blockSize,
                                 uint32_t guard_bits)
{
  uint32_t i;

  for (i = 0; i < blockSize; i++)
 800185e:	697b      	ldr	r3, [r7, #20]
 8001860:	f103 0301 	add.w	r3, r3, #1
 8001864:	617b      	str	r3, [r7, #20]
 8001866:	697a      	ldr	r2, [r7, #20]
 8001868:	68bb      	ldr	r3, [r7, #8]
 800186a:	429a      	cmp	r2, r3
 800186c:	d3e8      	bcc.n	8001840 <arm_provide_guard_bits_q31+0x14>
    {
      input_buf[i] = input_buf[i] >> guard_bits;
    }
}
 800186e:	f107 071c 	add.w	r7, r7, #28
 8001872:	46bd      	mov	sp, r7
 8001874:	bc80      	pop	{r7}
 8001876:	4770      	bx	lr

08001878 <arm_provide_guard_bits_q7>:
 */

void arm_provide_guard_bits_q7 (q7_t * input_buf, 
								uint32_t blockSize,
                                uint32_t guard_bits)
{
 8001878:	b480      	push	{r7}
 800187a:	b087      	sub	sp, #28
 800187c:	af00      	add	r7, sp, #0
 800187e:	60f8      	str	r0, [r7, #12]
 8001880:	60b9      	str	r1, [r7, #8]
 8001882:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < blockSize; i++)
 8001884:	f04f 0300 	mov.w	r3, #0
 8001888:	617b      	str	r3, [r7, #20]
 800188a:	e010      	b.n	80018ae <arm_provide_guard_bits_q7+0x36>
    {
      input_buf[i] = input_buf[i] >> guard_bits;
 800188c:	68fa      	ldr	r2, [r7, #12]
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	18d3      	adds	r3, r2, r3
 8001892:	68f9      	ldr	r1, [r7, #12]
 8001894:	697a      	ldr	r2, [r7, #20]
 8001896:	188a      	adds	r2, r1, r2
 8001898:	7812      	ldrb	r2, [r2, #0]
 800189a:	b251      	sxtb	r1, r2
 800189c:	687a      	ldr	r2, [r7, #4]
 800189e:	fa41 f202 	asr.w	r2, r1, r2
 80018a2:	b2d2      	uxtb	r2, r2
 80018a4:	701a      	strb	r2, [r3, #0]
								uint32_t blockSize,
                                uint32_t guard_bits)
{
  uint32_t i;

  for (i = 0; i < blockSize; i++)
 80018a6:	697b      	ldr	r3, [r7, #20]
 80018a8:	f103 0301 	add.w	r3, r3, #1
 80018ac:	617b      	str	r3, [r7, #20]
 80018ae:	697a      	ldr	r2, [r7, #20]
 80018b0:	68bb      	ldr	r3, [r7, #8]
 80018b2:	429a      	cmp	r2, r3
 80018b4:	d3ea      	bcc.n	800188c <arm_provide_guard_bits_q7+0x14>
    {
      input_buf[i] = input_buf[i] >> guard_bits;
    }
}
 80018b6:	f107 071c 	add.w	r7, r7, #28
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bc80      	pop	{r7}
 80018be:	4770      	bx	lr

080018c0 <arm_calc_guard_bits>:
 * The function Caluclates the number of guard bits  
 * depending on the numtaps 
 */

uint32_t arm_calc_guard_bits (uint32_t num_adds)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b085      	sub	sp, #20
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  uint32_t i = 1, j = 0;
 80018c8:	f04f 0301 	mov.w	r3, #1
 80018cc:	60fb      	str	r3, [r7, #12]
 80018ce:	f04f 0300 	mov.w	r3, #0
 80018d2:	60bb      	str	r3, [r7, #8]

  if (num_adds == 1)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2b01      	cmp	r3, #1
 80018d8:	d10a      	bne.n	80018f0 <arm_calc_guard_bits+0x30>
    {
      return (0);
 80018da:	f04f 0300 	mov.w	r3, #0
 80018de:	e00c      	b.n	80018fa <arm_calc_guard_bits+0x3a>
    }

  while (i < num_adds)
    {
      i = i * 2;
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80018e6:	60fb      	str	r3, [r7, #12]
      j++;
 80018e8:	68bb      	ldr	r3, [r7, #8]
 80018ea:	f103 0301 	add.w	r3, r3, #1
 80018ee:	60bb      	str	r3, [r7, #8]
  if (num_adds == 1)
    {
      return (0);
    }

  while (i < num_adds)
 80018f0:	68fa      	ldr	r2, [r7, #12]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d3f3      	bcc.n	80018e0 <arm_calc_guard_bits+0x20>
    {
      i = i * 2;
      j++;
    }

  return (j);
 80018f8:	68bb      	ldr	r3, [r7, #8]
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	f107 0714 	add.w	r7, r7, #20
 8001900:	46bd      	mov	sp, r7
 8001902:	bc80      	pop	{r7}
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop

08001908 <arm_apply_guard_bits>:
 */

void arm_apply_guard_bits (float32_t * pIn, 
						   uint32_t numSamples, 
						   uint32_t guard_bits)
{
 8001908:	b590      	push	{r4, r7, lr}
 800190a:	ed2d 8b02 	vpush	{d8}
 800190e:	b087      	sub	sp, #28
 8001910:	af00      	add	r7, sp, #0
 8001912:	60f8      	str	r0, [r7, #12]
 8001914:	60b9      	str	r1, [r7, #8]
 8001916:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001918:	f04f 0300 	mov.w	r3, #0
 800191c:	617b      	str	r3, [r7, #20]
 800191e:	e01b      	b.n	8001958 <arm_apply_guard_bits+0x50>
    {
      pIn[i] = pIn[i] * arm_calc_2pow(guard_bits);
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001926:	68fa      	ldr	r2, [r7, #12]
 8001928:	18d4      	adds	r4, r2, r3
 800192a:	697b      	ldr	r3, [r7, #20]
 800192c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001930:	68fa      	ldr	r2, [r7, #12]
 8001932:	18d3      	adds	r3, r2, r3
 8001934:	ed93 8a00 	vldr	s16, [r3]
 8001938:	6878      	ldr	r0, [r7, #4]
 800193a:	f000 f817 	bl	800196c <arm_calc_2pow>
 800193e:	4603      	mov	r3, r0
 8001940:	ee07 3a10 	vmov	s14, r3
 8001944:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8001948:	ee68 7a27 	vmul.f32	s15, s16, s15
 800194c:	edc4 7a00 	vstr	s15, [r4]
						   uint32_t numSamples, 
						   uint32_t guard_bits)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	f103 0301 	add.w	r3, r3, #1
 8001956:	617b      	str	r3, [r7, #20]
 8001958:	697a      	ldr	r2, [r7, #20]
 800195a:	68bb      	ldr	r3, [r7, #8]
 800195c:	429a      	cmp	r2, r3
 800195e:	d3df      	bcc.n	8001920 <arm_apply_guard_bits+0x18>
    {
      pIn[i] = pIn[i] * arm_calc_2pow(guard_bits);
    }
}
 8001960:	f107 071c 	add.w	r7, r7, #28
 8001964:	46bd      	mov	sp, r7
 8001966:	ecbd 8b02 	vpop	{d8}
 800196a:	bd90      	pop	{r4, r7, pc}

0800196c <arm_calc_2pow>:
 * @brief  Calculates pow(2, numShifts)
 * @param  uint32_t 	number of shifts
 * @return pow(2, numShifts)
 */
uint32_t arm_calc_2pow(uint32_t numShifts)
{
 800196c:	b480      	push	{r7}
 800196e:	b085      	sub	sp, #20
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]

  uint32_t i, val = 1;
 8001974:	f04f 0301 	mov.w	r3, #1
 8001978:	60bb      	str	r3, [r7, #8]

  for (i = 0; i < numShifts; i++)
 800197a:	f04f 0300 	mov.w	r3, #0
 800197e:	60fb      	str	r3, [r7, #12]
 8001980:	e007      	b.n	8001992 <arm_calc_2pow+0x26>
    {
      val = val * 2;
 8001982:	68bb      	ldr	r3, [r7, #8]
 8001984:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001988:	60bb      	str	r3, [r7, #8]
uint32_t arm_calc_2pow(uint32_t numShifts)
{

  uint32_t i, val = 1;

  for (i = 0; i < numShifts; i++)
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	f103 0301 	add.w	r3, r3, #1
 8001990:	60fb      	str	r3, [r7, #12]
 8001992:	68fa      	ldr	r2, [r7, #12]
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	429a      	cmp	r2, r3
 8001998:	d3f3      	bcc.n	8001982 <arm_calc_2pow+0x16>
    {
      val = val * 2;
    }	

  return(val);
 800199a:	68bb      	ldr	r3, [r7, #8]
}
 800199c:	4618      	mov	r0, r3
 800199e:	f107 0714 	add.w	r7, r7, #20
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bc80      	pop	{r7}
 80019a6:	4770      	bx	lr

080019a8 <arm_float_to_q14>:
 * The function converts floating point values to fixed point values 
 */

void arm_float_to_q14 (float *pIn, q15_t * pOut, 
                       uint32_t numSamples)
{
 80019a8:	b590      	push	{r4, r7, lr}
 80019aa:	b087      	sub	sp, #28
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	60f8      	str	r0, [r7, #12]
 80019b0:	60b9      	str	r1, [r7, #8]
 80019b2:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 80019b4:	f04f 0300 	mov.w	r3, #0
 80019b8:	617b      	str	r3, [r7, #20]
 80019ba:	e062      	b.n	8001a82 <arm_float_to_q14+0xda>
    {
	  /* 16384.0f corresponds to pow(2, 14) */
      pOut[i] = (q15_t) (pIn[i] * 16384.0f);
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80019c2:	68ba      	ldr	r2, [r7, #8]
 80019c4:	18d3      	adds	r3, r2, r3
 80019c6:	697a      	ldr	r2, [r7, #20]
 80019c8:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80019cc:	68f9      	ldr	r1, [r7, #12]
 80019ce:	188a      	adds	r2, r1, r2
 80019d0:	ed92 7a00 	vldr	s14, [r2]
 80019d4:	eddf 7a2f 	vldr	s15, [pc, #188]	; 8001a94 <arm_float_to_q14+0xec>
 80019d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019e0:	ee17 2a90 	vmov	r2, s15
 80019e4:	b292      	uxth	r2, r2
 80019e6:	801a      	strh	r2, [r3, #0]

      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80019ee:	68ba      	ldr	r2, [r7, #8]
 80019f0:	18d4      	adds	r4, r2, r3
 80019f2:	697b      	ldr	r3, [r7, #20]
 80019f4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80019f8:	68ba      	ldr	r2, [r7, #8]
 80019fa:	18d3      	adds	r3, r2, r3
 80019fc:	881b      	ldrh	r3, [r3, #0]
 80019fe:	b21b      	sxth	r3, r3
 8001a00:	4618      	mov	r0, r3
 8001a02:	f002 f8a7 	bl	8003b54 <__aeabi_i2d>
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001a0c:	68fa      	ldr	r2, [r7, #12]
 8001a0e:	18d3      	adds	r3, r2, r3
 8001a10:	edd3 7a00 	vldr	s15, [r3]
 8001a14:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a1c:	dd06      	ble.n	8001a2c <arm_float_to_q14+0x84>
 8001a1e:	f04f 0200 	mov.w	r2, #0
 8001a22:	f04f 0300 	mov.w	r3, #0
 8001a26:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8001a2a:	e005      	b.n	8001a38 <arm_float_to_q14+0x90>
 8001a2c:	f04f 0200 	mov.w	r2, #0
 8001a30:	f04f 0300 	mov.w	r3, #0
 8001a34:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
 8001a38:	f001 ff40 	bl	80038bc <__adddf3>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	460b      	mov	r3, r1
 8001a40:	4610      	mov	r0, r2
 8001a42:	4619      	mov	r1, r3
 8001a44:	f002 fb86 	bl	8004154 <__aeabi_d2iz>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	b29b      	uxth	r3, r3
 8001a4c:	8023      	strh	r3, [r4, #0]

      if (pIn[i] == (float) 2.0)
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001a54:	68fa      	ldr	r2, [r7, #12]
 8001a56:	18d3      	adds	r3, r2, r3
 8001a58:	ed93 7a00 	vldr	s14, [r3]
 8001a5c:	eef0 7a00 	vmov.f32	s15, #0
 8001a60:	eeb4 7a67 	vcmp.f32	s14, s15
 8001a64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a68:	d107      	bne.n	8001a7a <arm_float_to_q14+0xd2>
        {
          pOut[i] = 0x7FFF;
 8001a6a:	697b      	ldr	r3, [r7, #20]
 8001a6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001a70:	68ba      	ldr	r2, [r7, #8]
 8001a72:	18d3      	adds	r3, r2, r3
 8001a74:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8001a78:	801a      	strh	r2, [r3, #0]
void arm_float_to_q14 (float *pIn, q15_t * pOut, 
                       uint32_t numSamples)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001a7a:	697b      	ldr	r3, [r7, #20]
 8001a7c:	f103 0301 	add.w	r3, r3, #1
 8001a80:	617b      	str	r3, [r7, #20]
 8001a82:	697a      	ldr	r2, [r7, #20]
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	429a      	cmp	r2, r3
 8001a88:	d398      	bcc.n	80019bc <arm_float_to_q14+0x14>
          pOut[i] = 0x7FFF;
        }

    }

}
 8001a8a:	f107 071c 	add.w	r7, r7, #28
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd90      	pop	{r4, r7, pc}
 8001a92:	bf00      	nop
 8001a94:	46800000 	.word	0x46800000

08001a98 <arm_float_to_q30>:
 * The function converts floating point values to fixed point values 
 */

void arm_float_to_q30 (float *pIn, q31_t * pOut, 
					   uint32_t numSamples)
{
 8001a98:	b590      	push	{r4, r7, lr}
 8001a9a:	b087      	sub	sp, #28
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	60f8      	str	r0, [r7, #12]
 8001aa0:	60b9      	str	r1, [r7, #8]
 8001aa2:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001aa4:	f04f 0300 	mov.w	r3, #0
 8001aa8:	617b      	str	r3, [r7, #20]
 8001aaa:	e05e      	b.n	8001b6a <arm_float_to_q30+0xd2>
    {
	  /* 1073741824.0f corresponds to pow(2, 30) */
      pOut[i] = (q31_t) (pIn[i] * 1073741824.0f);
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001ab2:	68ba      	ldr	r2, [r7, #8]
 8001ab4:	18d3      	adds	r3, r2, r3
 8001ab6:	697a      	ldr	r2, [r7, #20]
 8001ab8:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001abc:	68f9      	ldr	r1, [r7, #12]
 8001abe:	188a      	adds	r2, r1, r2
 8001ac0:	ed92 7a00 	vldr	s14, [r2]
 8001ac4:	eddf 7a2d 	vldr	s15, [pc, #180]	; 8001b7c <arm_float_to_q30+0xe4>
 8001ac8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001acc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ad0:	edc3 7a00 	vstr	s15, [r3]

      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001ada:	68ba      	ldr	r2, [r7, #8]
 8001adc:	18d4      	adds	r4, r2, r3
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001ae4:	68ba      	ldr	r2, [r7, #8]
 8001ae6:	18d3      	adds	r3, r2, r3
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4618      	mov	r0, r3
 8001aec:	f002 f832 	bl	8003b54 <__aeabi_i2d>
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001af6:	68fa      	ldr	r2, [r7, #12]
 8001af8:	18d3      	adds	r3, r2, r3
 8001afa:	edd3 7a00 	vldr	s15, [r3]
 8001afe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b06:	dd06      	ble.n	8001b16 <arm_float_to_q30+0x7e>
 8001b08:	f04f 0200 	mov.w	r2, #0
 8001b0c:	f04f 0300 	mov.w	r3, #0
 8001b10:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8001b14:	e005      	b.n	8001b22 <arm_float_to_q30+0x8a>
 8001b16:	f04f 0200 	mov.w	r2, #0
 8001b1a:	f04f 0300 	mov.w	r3, #0
 8001b1e:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
 8001b22:	f001 fecb 	bl	80038bc <__adddf3>
 8001b26:	4602      	mov	r2, r0
 8001b28:	460b      	mov	r3, r1
 8001b2a:	4610      	mov	r0, r2
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	f002 fb11 	bl	8004154 <__aeabi_d2iz>
 8001b32:	4603      	mov	r3, r0
 8001b34:	6023      	str	r3, [r4, #0]

      if (pIn[i] == (float) 2.0)
 8001b36:	697b      	ldr	r3, [r7, #20]
 8001b38:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b3c:	68fa      	ldr	r2, [r7, #12]
 8001b3e:	18d3      	adds	r3, r2, r3
 8001b40:	ed93 7a00 	vldr	s14, [r3]
 8001b44:	eef0 7a00 	vmov.f32	s15, #0
 8001b48:	eeb4 7a67 	vcmp.f32	s14, s15
 8001b4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b50:	d107      	bne.n	8001b62 <arm_float_to_q30+0xca>
        {
          pOut[i] = 0x7FFFFFFF;
 8001b52:	697b      	ldr	r3, [r7, #20]
 8001b54:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b58:	68ba      	ldr	r2, [r7, #8]
 8001b5a:	18d3      	adds	r3, r2, r3
 8001b5c:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8001b60:	601a      	str	r2, [r3, #0]
void arm_float_to_q30 (float *pIn, q31_t * pOut, 
					   uint32_t numSamples)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	f103 0301 	add.w	r3, r3, #1
 8001b68:	617b      	str	r3, [r7, #20]
 8001b6a:	697a      	ldr	r2, [r7, #20]
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	429a      	cmp	r2, r3
 8001b70:	d39c      	bcc.n	8001aac <arm_float_to_q30+0x14>
      if (pIn[i] == (float) 2.0)
        {
          pOut[i] = 0x7FFFFFFF;
        }
    }
}
 8001b72:	f107 071c 	add.w	r7, r7, #28
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd90      	pop	{r4, r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	4e800000 	.word	0x4e800000

08001b80 <arm_float_to_q29>:
 * The function converts floating point values to fixed point values 
 */

void arm_float_to_q29 (float *pIn, q31_t * pOut, 
					   uint32_t numSamples)
{
 8001b80:	b590      	push	{r4, r7, lr}
 8001b82:	b087      	sub	sp, #28
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	60f8      	str	r0, [r7, #12]
 8001b88:	60b9      	str	r1, [r7, #8]
 8001b8a:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001b8c:	f04f 0300 	mov.w	r3, #0
 8001b90:	617b      	str	r3, [r7, #20]
 8001b92:	e05e      	b.n	8001c52 <arm_float_to_q29+0xd2>
    {
	  /* 1073741824.0f corresponds to pow(2, 30) */
      pOut[i] = (q31_t) (pIn[i] * 536870912.0f);
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b9a:	68ba      	ldr	r2, [r7, #8]
 8001b9c:	18d3      	adds	r3, r2, r3
 8001b9e:	697a      	ldr	r2, [r7, #20]
 8001ba0:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001ba4:	68f9      	ldr	r1, [r7, #12]
 8001ba6:	188a      	adds	r2, r1, r2
 8001ba8:	ed92 7a00 	vldr	s14, [r2]
 8001bac:	eddf 7a2d 	vldr	s15, [pc, #180]	; 8001c64 <arm_float_to_q29+0xe4>
 8001bb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bb4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bb8:	edc3 7a00 	vstr	s15, [r3]

      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001bc2:	68ba      	ldr	r2, [r7, #8]
 8001bc4:	18d4      	adds	r4, r2, r3
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001bcc:	68ba      	ldr	r2, [r7, #8]
 8001bce:	18d3      	adds	r3, r2, r3
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f001 ffbe 	bl	8003b54 <__aeabi_i2d>
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001bde:	68fa      	ldr	r2, [r7, #12]
 8001be0:	18d3      	adds	r3, r2, r3
 8001be2:	edd3 7a00 	vldr	s15, [r3]
 8001be6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001bea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bee:	dd06      	ble.n	8001bfe <arm_float_to_q29+0x7e>
 8001bf0:	f04f 0200 	mov.w	r2, #0
 8001bf4:	f04f 0300 	mov.w	r3, #0
 8001bf8:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8001bfc:	e005      	b.n	8001c0a <arm_float_to_q29+0x8a>
 8001bfe:	f04f 0200 	mov.w	r2, #0
 8001c02:	f04f 0300 	mov.w	r3, #0
 8001c06:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
 8001c0a:	f001 fe57 	bl	80038bc <__adddf3>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	460b      	mov	r3, r1
 8001c12:	4610      	mov	r0, r2
 8001c14:	4619      	mov	r1, r3
 8001c16:	f002 fa9d 	bl	8004154 <__aeabi_d2iz>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	6023      	str	r3, [r4, #0]

      if (pIn[i] == (float) 4.0)
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001c24:	68fa      	ldr	r2, [r7, #12]
 8001c26:	18d3      	adds	r3, r2, r3
 8001c28:	ed93 7a00 	vldr	s14, [r3]
 8001c2c:	eef1 7a00 	vmov.f32	s15, #16
 8001c30:	eeb4 7a67 	vcmp.f32	s14, s15
 8001c34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c38:	d107      	bne.n	8001c4a <arm_float_to_q29+0xca>
        {
          pOut[i] = 0x7FFFFFFF;
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001c40:	68ba      	ldr	r2, [r7, #8]
 8001c42:	18d3      	adds	r3, r2, r3
 8001c44:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8001c48:	601a      	str	r2, [r3, #0]
void arm_float_to_q29 (float *pIn, q31_t * pOut, 
					   uint32_t numSamples)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	f103 0301 	add.w	r3, r3, #1
 8001c50:	617b      	str	r3, [r7, #20]
 8001c52:	697a      	ldr	r2, [r7, #20]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	429a      	cmp	r2, r3
 8001c58:	d39c      	bcc.n	8001b94 <arm_float_to_q29+0x14>
      if (pIn[i] == (float) 4.0)
        {
          pOut[i] = 0x7FFFFFFF;
        }
    }
}
 8001c5a:	f107 071c 	add.w	r7, r7, #28
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd90      	pop	{r4, r7, pc}
 8001c62:	bf00      	nop
 8001c64:	4e000000 	.word	0x4e000000

08001c68 <arm_float_to_q28>:
 * The function converts floating point values to fixed point values 
 */

void arm_float_to_q28 (float *pIn, q31_t * pOut, 
                       uint32_t numSamples)
{
 8001c68:	b590      	push	{r4, r7, lr}
 8001c6a:	b087      	sub	sp, #28
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	60f8      	str	r0, [r7, #12]
 8001c70:	60b9      	str	r1, [r7, #8]
 8001c72:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001c74:	f04f 0300 	mov.w	r3, #0
 8001c78:	617b      	str	r3, [r7, #20]
 8001c7a:	e05e      	b.n	8001d3a <arm_float_to_q28+0xd2>
    {
	/* 268435456.0f corresponds to pow(2, 28) */
      pOut[i] = (q31_t) (pIn[i] * 268435456.0f);
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001c82:	68ba      	ldr	r2, [r7, #8]
 8001c84:	18d3      	adds	r3, r2, r3
 8001c86:	697a      	ldr	r2, [r7, #20]
 8001c88:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001c8c:	68f9      	ldr	r1, [r7, #12]
 8001c8e:	188a      	adds	r2, r1, r2
 8001c90:	ed92 7a00 	vldr	s14, [r2]
 8001c94:	eddf 7a2d 	vldr	s15, [pc, #180]	; 8001d4c <arm_float_to_q28+0xe4>
 8001c98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c9c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ca0:	edc3 7a00 	vstr	s15, [r3]

      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
 8001ca4:	697b      	ldr	r3, [r7, #20]
 8001ca6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001caa:	68ba      	ldr	r2, [r7, #8]
 8001cac:	18d4      	adds	r4, r2, r3
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001cb4:	68ba      	ldr	r2, [r7, #8]
 8001cb6:	18d3      	adds	r3, r2, r3
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f001 ff4a 	bl	8003b54 <__aeabi_i2d>
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001cc6:	68fa      	ldr	r2, [r7, #12]
 8001cc8:	18d3      	adds	r3, r2, r3
 8001cca:	edd3 7a00 	vldr	s15, [r3]
 8001cce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001cd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cd6:	dd06      	ble.n	8001ce6 <arm_float_to_q28+0x7e>
 8001cd8:	f04f 0200 	mov.w	r2, #0
 8001cdc:	f04f 0300 	mov.w	r3, #0
 8001ce0:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8001ce4:	e005      	b.n	8001cf2 <arm_float_to_q28+0x8a>
 8001ce6:	f04f 0200 	mov.w	r2, #0
 8001cea:	f04f 0300 	mov.w	r3, #0
 8001cee:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
 8001cf2:	f001 fde3 	bl	80038bc <__adddf3>
 8001cf6:	4602      	mov	r2, r0
 8001cf8:	460b      	mov	r3, r1
 8001cfa:	4610      	mov	r0, r2
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	f002 fa29 	bl	8004154 <__aeabi_d2iz>
 8001d02:	4603      	mov	r3, r0
 8001d04:	6023      	str	r3, [r4, #0]

      if (pIn[i] == (float) 8.0)
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001d0c:	68fa      	ldr	r2, [r7, #12]
 8001d0e:	18d3      	adds	r3, r2, r3
 8001d10:	ed93 7a00 	vldr	s14, [r3]
 8001d14:	eef2 7a00 	vmov.f32	s15, #32
 8001d18:	eeb4 7a67 	vcmp.f32	s14, s15
 8001d1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d20:	d107      	bne.n	8001d32 <arm_float_to_q28+0xca>
        {
          pOut[i] = 0x7FFFFFFF;
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001d28:	68ba      	ldr	r2, [r7, #8]
 8001d2a:	18d3      	adds	r3, r2, r3
 8001d2c:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8001d30:	601a      	str	r2, [r3, #0]
void arm_float_to_q28 (float *pIn, q31_t * pOut, 
                       uint32_t numSamples)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001d32:	697b      	ldr	r3, [r7, #20]
 8001d34:	f103 0301 	add.w	r3, r3, #1
 8001d38:	617b      	str	r3, [r7, #20]
 8001d3a:	697a      	ldr	r2, [r7, #20]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	429a      	cmp	r2, r3
 8001d40:	d39c      	bcc.n	8001c7c <arm_float_to_q28+0x14>
      if (pIn[i] == (float) 8.0)
        {
          pOut[i] = 0x7FFFFFFF;
        }
    }
}
 8001d42:	f107 071c 	add.w	r7, r7, #28
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd90      	pop	{r4, r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	4d800000 	.word	0x4d800000

08001d50 <arm_clip_f32>:
 * @return none
 * The function converts floating point values to fixed point values 
 */

void arm_clip_f32 (float *pIn, uint32_t numSamples)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b085      	sub	sp, #20
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
 8001d58:	6039      	str	r1, [r7, #0]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001d5a:	f04f 0300 	mov.w	r3, #0
 8001d5e:	60fb      	str	r3, [r7, #12]
 8001d60:	e032      	b.n	8001dc8 <arm_clip_f32+0x78>
    {
      if(pIn[i] > 1.0f)
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001d68:	687a      	ldr	r2, [r7, #4]
 8001d6a:	18d3      	adds	r3, r2, r3
 8001d6c:	ed93 7a00 	vldr	s14, [r3]
 8001d70:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8001d74:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d7c:	dd08      	ble.n	8001d90 <arm_clip_f32+0x40>
	  {
	    pIn[i] = 1.0;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001d84:	687a      	ldr	r2, [r7, #4]
 8001d86:	18d3      	adds	r3, r2, r3
 8001d88:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001d8c:	601a      	str	r2, [r3, #0]
 8001d8e:	e017      	b.n	8001dc0 <arm_clip_f32+0x70>
	  }
	  else if( pIn[i] < -1.0f)
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001d96:	687a      	ldr	r2, [r7, #4]
 8001d98:	18d3      	adds	r3, r2, r3
 8001d9a:	ed93 7a00 	vldr	s14, [r3]
 8001d9e:	eeff 7a00 	vmov.f32	s15, #240	; 0xf0
 8001da2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001da6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001daa:	d509      	bpl.n	8001dc0 <arm_clip_f32+0x70>
	  {
	    pIn[i] = -1.0;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	18d3      	adds	r3, r2, r3
 8001db6:	f04f 0200 	mov.w	r2, #0
 8001dba:	f6cb 7280 	movt	r2, #49024	; 0xbf80
 8001dbe:	601a      	str	r2, [r3, #0]

void arm_clip_f32 (float *pIn, uint32_t numSamples)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	f103 0301 	add.w	r3, r3, #1
 8001dc6:	60fb      	str	r3, [r7, #12]
 8001dc8:	68fa      	ldr	r2, [r7, #12]
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d3c8      	bcc.n	8001d62 <arm_clip_f32+0x12>
	  {
	    pIn[i] = -1.0;
	  }
	       
    }
}
 8001dd0:	f107 0714 	add.w	r7, r7, #20
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bc80      	pop	{r7}
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop

08001ddc <arm_float_to_q31>:

void arm_float_to_q31(
  float32_t * pSrc,
  q31_t * pDst,
  uint32_t blockSize)
{
 8001ddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001de0:	ed2d 8b02 	vpush	{d8}
 8001de4:	b08b      	sub	sp, #44	; 0x2c
 8001de6:	9206      	str	r2, [sp, #24]
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001de8:	0892      	lsrs	r2, r2, #2

void arm_float_to_q31(
  float32_t * pSrc,
  q31_t * pDst,
  uint32_t blockSize)
{
 8001dea:	9008      	str	r0, [sp, #32]
 8001dec:	9107      	str	r1, [sp, #28]
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001dee:	9209      	str	r2, [sp, #36]	; 0x24
 8001df0:	f000 8157 	beq.w	80020a2 <arm_float_to_q31+0x2c6>
#ifdef ARM_MATH_ROUNDING

    /* C = A * 32768 */
    /* convert from float to Q31 and then store the results in the destination buffer */
    in = *pIn++;
    in = (in * 2147483648.0f);
 8001df4:	ed9f 8aac 	vldr	s16, [pc, #688]	; 80020a8 <arm_float_to_q31+0x2cc>
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001df8:	9205      	str	r2, [sp, #20]
 8001dfa:	4681      	mov	r9, r0
 8001dfc:	4688      	mov	r8, r1
   */
  static __INLINE q31_t clip_q63_to_q31(
  q63_t x)
  {
    return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ?
      ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 8001dfe:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 8001e02:	2500      	movs	r5, #0

#ifdef ARM_MATH_ROUNDING

    /* C = A * 32768 */
    /* convert from float to Q31 and then store the results in the destination buffer */
    in = *pIn++;
 8001e04:	edd9 8a00 	vldr	s17, [r9]
    in = (in * 2147483648.0f);
 8001e08:	ee68 8a88 	vmul.f32	s17, s17, s16
    in += in > 0 ? 0.5 : -0.5;
 8001e0c:	ee18 0a90 	vmov	r0, s17
 8001e10:	f001 feb2 	bl	8003b78 <__aeabi_f2d>
 8001e14:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8001e18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e1c:	f04f 0300 	mov.w	r3, #0
 8001e20:	bfcc      	ite	gt
 8001e22:	f6c3 73e0 	movtgt	r3, #16352	; 0x3fe0
 8001e26:	f6cb 73e0 	movtle	r3, #49120	; 0xbfe0
 8001e2a:	f04f 0200 	mov.w	r2, #0
 8001e2e:	f001 fd45 	bl	80038bc <__adddf3>
 8001e32:	f002 f9b7 	bl	80041a4 <__aeabi_d2f>
    *pDst++ = clip_q63_to_q31((q63_t) (in));
 8001e36:	f002 fa05 	bl	8004244 <__aeabi_f2lz>

    in = *pIn++;
 8001e3a:	ed99 0a01 	vldr	s0, [r9, #4]
 8001e3e:	17ce      	asrs	r6, r1, #31
    in = (in * 2147483648.0f);
 8001e40:	ee60 8a08 	vmul.f32	s17, s0, s16
    /* C = A * 32768 */
    /* convert from float to Q31 and then store the results in the destination buffer */
    in = *pIn++;
    in = (in * 2147483648.0f);
    in += in > 0 ? 0.5 : -0.5;
    *pDst++ = clip_q63_to_q31((q63_t) (in));
 8001e44:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
 8001e48:	ea86 0104 	eor.w	r1, r6, r4
 8001e4c:	bf08      	it	eq
 8001e4e:	4601      	moveq	r1, r0
 8001e50:	f8c8 1000 	str.w	r1, [r8]

    in = *pIn++;
    in = (in * 2147483648.0f);
    in += in > 0 ? 0.5 : -0.5;
 8001e54:	ee18 0a90 	vmov	r0, s17
 8001e58:	f001 fe8e 	bl	8003b78 <__aeabi_f2d>
 8001e5c:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8001e60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e64:	f04f 0300 	mov.w	r3, #0
 8001e68:	bfcc      	ite	gt
 8001e6a:	f6c3 73e0 	movtgt	r3, #16352	; 0x3fe0
 8001e6e:	f6cb 73e0 	movtle	r3, #49120	; 0xbfe0
 8001e72:	f04f 0200 	mov.w	r2, #0
 8001e76:	f001 fd21 	bl	80038bc <__adddf3>
 8001e7a:	f002 f993 	bl	80041a4 <__aeabi_d2f>
    *pDst++ = clip_q63_to_q31((q63_t) (in));
 8001e7e:	f002 f9e1 	bl	8004244 <__aeabi_f2lz>
 8001e82:	17cb      	asrs	r3, r1, #31
 8001e84:	9300      	str	r3, [sp, #0]
 8001e86:	9301      	str	r3, [sp, #4]
 8001e88:	e9dd 2300 	ldrd	r2, r3, [sp]

    in = *pIn++;
 8001e8c:	edd9 0a02 	vldr	s1, [r9, #8]
    *pDst++ = clip_q63_to_q31((q63_t) (in));

    in = *pIn++;
    in = (in * 2147483648.0f);
    in += in > 0 ? 0.5 : -0.5;
    *pDst++ = clip_q63_to_q31((q63_t) (in));
 8001e90:	ebb1 7fe0 	cmp.w	r1, r0, asr #31

    in = *pIn++;
    in = (in * 2147483648.0f);
 8001e94:	ee60 8a88 	vmul.f32	s17, s1, s16
 8001e98:	ea82 0204 	eor.w	r2, r2, r4
    *pDst++ = clip_q63_to_q31((q63_t) (in));

    in = *pIn++;
    in = (in * 2147483648.0f);
    in += in > 0 ? 0.5 : -0.5;
    *pDst++ = clip_q63_to_q31((q63_t) (in));
 8001e9c:	bf08      	it	eq
 8001e9e:	4602      	moveq	r2, r0
 8001ea0:	f8c8 2004 	str.w	r2, [r8, #4]

    in = *pIn++;
    in = (in * 2147483648.0f);
    in += in > 0 ? 0.5 : -0.5;
 8001ea4:	ee18 0a90 	vmov	r0, s17
 8001ea8:	f001 fe66 	bl	8003b78 <__aeabi_f2d>
 8001eac:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8001eb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eb4:	f04f 0300 	mov.w	r3, #0
 8001eb8:	bfcc      	ite	gt
 8001eba:	f6c3 73e0 	movtgt	r3, #16352	; 0x3fe0
 8001ebe:	f6cb 73e0 	movtle	r3, #49120	; 0xbfe0
 8001ec2:	f04f 0200 	mov.w	r2, #0
 8001ec6:	f001 fcf9 	bl	80038bc <__adddf3>
 8001eca:	f002 f96b 	bl	80041a4 <__aeabi_d2f>
    *pDst++ = clip_q63_to_q31((q63_t) (in));
 8001ece:	f002 f9b9 	bl	8004244 <__aeabi_f2lz>

    in = *pIn++;
 8001ed2:	ed99 1a03 	vldr	s2, [r9, #12]
 8001ed6:	ea4f 7ae1 	mov.w	sl, r1, asr #31
    in = (in * 2147483648.0f);
 8001eda:	ee61 8a08 	vmul.f32	s17, s2, s16
    *pDst++ = clip_q63_to_q31((q63_t) (in));

    in = *pIn++;
    in = (in * 2147483648.0f);
    in += in > 0 ? 0.5 : -0.5;
    *pDst++ = clip_q63_to_q31((q63_t) (in));
 8001ede:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
 8001ee2:	ea8a 0104 	eor.w	r1, sl, r4
 8001ee6:	bf08      	it	eq
 8001ee8:	4601      	moveq	r1, r0
 8001eea:	f8c8 1008 	str.w	r1, [r8, #8]

    in = *pIn++;
    in = (in * 2147483648.0f);
    in += in > 0 ? 0.5 : -0.5;
 8001eee:	ee18 0a90 	vmov	r0, s17
 8001ef2:	f001 fe41 	bl	8003b78 <__aeabi_f2d>
 8001ef6:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8001efa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001efe:	f04f 0300 	mov.w	r3, #0
 8001f02:	bfcc      	ite	gt
 8001f04:	f6c3 73e0 	movtgt	r3, #16352	; 0x3fe0
 8001f08:	f6cb 73e0 	movtle	r3, #49120	; 0xbfe0
 8001f0c:	f04f 0200 	mov.w	r2, #0
 8001f10:	f001 fcd4 	bl	80038bc <__adddf3>
 8001f14:	f002 f946 	bl	80041a4 <__aeabi_d2f>
    *pDst++ = clip_q63_to_q31((q63_t) (in));
 8001f18:	f002 f994 	bl	8004244 <__aeabi_f2lz>
 8001f1c:	17cb      	asrs	r3, r1, #31
 8001f1e:	9302      	str	r3, [sp, #8]
 8001f20:	9303      	str	r3, [sp, #12]
 8001f22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001f26:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
 8001f2a:	ea82 0204 	eor.w	r2, r2, r4
 8001f2e:	bf08      	it	eq
 8001f30:	4602      	moveq	r2, r0
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001f32:	9805      	ldr	r0, [sp, #20]
    *pDst++ = clip_q63_to_q31((q63_t) (in));

    in = *pIn++;
    in = (in * 2147483648.0f);
    in += in > 0 ? 0.5 : -0.5;
    *pDst++ = clip_q63_to_q31((q63_t) (in));
 8001f34:	f8c8 200c 	str.w	r2, [r8, #12]
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001f38:	1e41      	subs	r1, r0, #1
 8001f3a:	4637      	mov	r7, r6
 8001f3c:	46d3      	mov	fp, sl
 * \note In order to apply rounding, the library should be rebuilt with the ROUNDING macro     
 * defined in the preprocessor section of project options.     
 */


void arm_float_to_q31(
 8001f3e:	f109 0910 	add.w	r9, r9, #16
 8001f42:	f108 0810 	add.w	r8, r8, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001f46:	9105      	str	r1, [sp, #20]
 8001f48:	f47f af5c 	bne.w	8001e04 <arm_float_to_q31+0x28>
 * \note In order to apply rounding, the library should be rebuilt with the ROUNDING macro     
 * defined in the preprocessor section of project options.     
 */


void arm_float_to_q31(
 8001f4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001f4e:	9907      	ldr	r1, [sp, #28]
 8001f50:	9a08      	ldr	r2, [sp, #32]
 8001f52:	0118      	lsls	r0, r3, #4
 8001f54:	180b      	adds	r3, r1, r0
 8001f56:	eb02 0800 	add.w	r8, r2, r0
 8001f5a:	9307      	str	r3, [sp, #28]

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4u;

  while(blkCnt > 0u)
 8001f5c:	9806      	ldr	r0, [sp, #24]
 8001f5e:	f010 0903 	ands.w	r9, r0, #3
 8001f62:	f000 8094 	beq.w	800208e <arm_float_to_q31+0x2b2>
#ifdef ARM_MATH_ROUNDING

    /* C = A * 2147483648 */
    /* convert from float to Q31 and then store the results in the destination buffer */
    in = *pIn++;
    in = (in * 2147483648.0f);
 8001f66:	eddf 8a50 	vldr	s17, [pc, #320]	; 80020a8 <arm_float_to_q31+0x2cc>

#ifdef ARM_MATH_ROUNDING

    /* C = A * 2147483648 */
    /* convert from float to Q31 and then store the results in the destination buffer */
    in = *pIn++;
 8001f6a:	ecb8 8a01 	vldmia	r8!, {s16}
    in = (in * 2147483648.0f);
 8001f6e:	ee28 8a28 	vmul.f32	s16, s16, s17
 8001f72:	f109 3aff 	add.w	sl, r9, #4294967295
    in += in > 0 ? 0.5 : -0.5;
 8001f76:	ee18 0a10 	vmov	r0, s16
 8001f7a:	f001 fdfd 	bl	8003b78 <__aeabi_f2d>
 8001f7e:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8001f82:	2700      	movs	r7, #0
 8001f84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f88:	f00a 0a01 	and.w	sl, sl, #1
 8001f8c:	f06f 4600 	mvn.w	r6, #2147483648	; 0x80000000
 8001f90:	f300 8082 	bgt.w	8002098 <arm_float_to_q31+0x2bc>
 8001f94:	2300      	movs	r3, #0
 8001f96:	2200      	movs	r2, #0
 8001f98:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
 8001f9c:	f001 fc8e 	bl	80038bc <__adddf3>
 8001fa0:	f002 f900 	bl	80041a4 <__aeabi_d2f>
    *pDst++ = clip_q63_to_q31((q63_t) (in));
 8001fa4:	f002 f94e 	bl	8004244 <__aeabi_f2lz>
 8001fa8:	17cc      	asrs	r4, r1, #31
 8001faa:	ea84 0206 	eor.w	r2, r4, r6
 8001fae:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
 8001fb2:	f8dd b01c 	ldr.w	fp, [sp, #28]
 8001fb6:	bf08      	it	eq
 8001fb8:	4602      	moveq	r2, r0

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4u;

  while(blkCnt > 0u)
 8001fba:	f1b9 0901 	subs.w	r9, r9, #1
 8001fbe:	4625      	mov	r5, r4
    /* C = A * 2147483648 */
    /* convert from float to Q31 and then store the results in the destination buffer */
    in = *pIn++;
    in = (in * 2147483648.0f);
    in += in > 0 ? 0.5 : -0.5;
    *pDst++ = clip_q63_to_q31((q63_t) (in));
 8001fc0:	f84b 2b04 	str.w	r2, [fp], #4

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4u;

  while(blkCnt > 0u)
 8001fc4:	d063      	beq.n	800208e <arm_float_to_q31+0x2b2>
 8001fc6:	f1ba 0f00 	cmp.w	sl, #0
 8001fca:	d028      	beq.n	800201e <arm_float_to_q31+0x242>

#ifdef ARM_MATH_ROUNDING

    /* C = A * 2147483648 */
    /* convert from float to Q31 and then store the results in the destination buffer */
    in = *pIn++;
 8001fcc:	ecf8 1a01 	vldmia	r8!, {s3}
    in = (in * 2147483648.0f);
 8001fd0:	ee21 8aa8 	vmul.f32	s16, s3, s17
    in += in > 0 ? 0.5 : -0.5;
 8001fd4:	ee18 0a10 	vmov	r0, s16
 8001fd8:	f001 fdce 	bl	8003b78 <__aeabi_f2d>
 8001fdc:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8001fe0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fe4:	f04f 0200 	mov.w	r2, #0
 8001fe8:	f04f 0300 	mov.w	r3, #0
 8001fec:	dd4c      	ble.n	8002088 <arm_float_to_q31+0x2ac>
 8001fee:	e001      	b.n	8001ff4 <arm_float_to_q31+0x218>
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8001ff8:	f001 fc60 	bl	80038bc <__adddf3>
 8001ffc:	f002 f8d2 	bl	80041a4 <__aeabi_d2f>
    *pDst++ = clip_q63_to_q31((q63_t) (in));
 8002000:	f002 f920 	bl	8004244 <__aeabi_f2lz>
 8002004:	17cc      	asrs	r4, r1, #31
 8002006:	ea84 0306 	eor.w	r3, r4, r6
 800200a:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
 800200e:	bf08      	it	eq
 8002010:	4603      	moveq	r3, r0

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4u;

  while(blkCnt > 0u)
 8002012:	f1b9 0901 	subs.w	r9, r9, #1
 8002016:	4625      	mov	r5, r4
    /* C = A * 2147483648 */
    /* convert from float to Q31 and then store the results in the destination buffer */
    in = *pIn++;
    in = (in * 2147483648.0f);
    in += in > 0 ? 0.5 : -0.5;
    *pDst++ = clip_q63_to_q31((q63_t) (in));
 8002018:	f84b 3b04 	str.w	r3, [fp], #4

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4u;

  while(blkCnt > 0u)
 800201c:	d037      	beq.n	800208e <arm_float_to_q31+0x2b2>

#ifdef ARM_MATH_ROUNDING

    /* C = A * 2147483648 */
    /* convert from float to Q31 and then store the results in the destination buffer */
    in = *pIn++;
 800201e:	ecb8 2a01 	vldmia	r8!, {s4}
    in = (in * 2147483648.0f);
 8002022:	ee22 8a28 	vmul.f32	s16, s4, s17
    *pDst++ = clip_q63_to_q31((q63_t) (*pIn++ * 2147483648.0f));

#endif /*      #ifdef ARM_MATH_ROUNDING        */

    /* Decrement the loop counter */
    blkCnt--;
 8002026:	f109 39ff 	add.w	r9, r9, #4294967295

    /* C = A * 2147483648 */
    /* convert from float to Q31 and then store the results in the destination buffer */
    in = *pIn++;
    in = (in * 2147483648.0f);
    in += in > 0 ? 0.5 : -0.5;
 800202a:	ee18 0a10 	vmov	r0, s16
 800202e:	f001 fda3 	bl	8003b78 <__aeabi_f2d>
 8002032:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8002036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800203a:	f04f 0300 	mov.w	r3, #0
 800203e:	bfcc      	ite	gt
 8002040:	f6c3 73e0 	movtgt	r3, #16352	; 0x3fe0
 8002044:	f6cb 73e0 	movtle	r3, #49120	; 0xbfe0
 8002048:	f04f 0200 	mov.w	r2, #0
 800204c:	f001 fc36 	bl	80038bc <__adddf3>
 8002050:	f002 f8a8 	bl	80041a4 <__aeabi_d2f>
    *pDst++ = clip_q63_to_q31((q63_t) (in));
 8002054:	f002 f8f6 	bl	8004244 <__aeabi_f2lz>

#ifdef ARM_MATH_ROUNDING

    /* C = A * 2147483648 */
    /* convert from float to Q31 and then store the results in the destination buffer */
    in = *pIn++;
 8002058:	ecf8 2a01 	vldmia	r8!, {s5}
 800205c:	17cc      	asrs	r4, r1, #31
    in = (in * 2147483648.0f);
 800205e:	ee22 8aa8 	vmul.f32	s16, s5, s17
    in += in > 0 ? 0.5 : -0.5;
    *pDst++ = clip_q63_to_q31((q63_t) (in));
 8002062:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
 8002066:	ea84 0506 	eor.w	r5, r4, r6
 800206a:	bf08      	it	eq
 800206c:	4605      	moveq	r5, r0
 800206e:	f84b 5b04 	str.w	r5, [fp], #4

    /* C = A * 2147483648 */
    /* convert from float to Q31 and then store the results in the destination buffer */
    in = *pIn++;
    in = (in * 2147483648.0f);
    in += in > 0 ? 0.5 : -0.5;
 8002072:	ee18 0a10 	vmov	r0, s16
 8002076:	f001 fd7f 	bl	8003b78 <__aeabi_f2d>
 800207a:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800207e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002082:	dcb5      	bgt.n	8001ff0 <arm_float_to_q31+0x214>
 8002084:	2200      	movs	r2, #0
 8002086:	2300      	movs	r3, #0
 8002088:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
 800208c:	e7b4      	b.n	8001ff8 <arm_float_to_q31+0x21c>
    blkCnt--;
  }

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

}
 800208e:	b00b      	add	sp, #44	; 0x2c
 8002090:	ecbd 8b02 	vpop	{d8}
 8002094:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

    /* C = A * 2147483648 */
    /* convert from float to Q31 and then store the results in the destination buffer */
    in = *pIn++;
    in = (in * 2147483648.0f);
    in += in > 0 ? 0.5 : -0.5;
 8002098:	2300      	movs	r3, #0
 800209a:	2200      	movs	r2, #0
 800209c:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 80020a0:	e77c      	b.n	8001f9c <arm_float_to_q31+0x1c0>
 80020a2:	4680      	mov	r8, r0
 80020a4:	e75a      	b.n	8001f5c <arm_float_to_q31+0x180>
 80020a6:	bf00      	nop
 80020a8:	4f000000 	.word	0x4f000000

080020ac <arm_q31_to_float>:
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 80020ac:	ea5f 0c92 	movs.w	ip, r2, lsr #2

void arm_q31_to_float(
  q31_t * pSrc,
  float32_t * pDst,
  uint32_t blockSize)
{
 80020b0:	b4f0      	push	{r4, r5, r6, r7}
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 80020b2:	f000 809e 	beq.w	80021f2 <arm_q31_to_float+0x146>
  {
    /* C = (float32_t) A / 2147483648 */
    /* convert from q31 to float and then store the results in the destination buffer */
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 80020b6:	ed90 3a00 	vldr	s6, [r0]
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 80020ba:	ed90 5a01 	vldr	s10, [r0, #4]
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 80020be:	ed90 7a02 	vldr	s14, [r0, #8]
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 80020c2:	ed90 0a03 	vldr	s0, [r0, #12]
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
  {
    /* C = (float32_t) A / 2147483648 */
    /* convert from q31 to float and then store the results in the destination buffer */
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 80020c6:	eddf 7a66 	vldr	s15, [pc, #408]	; 8002260 <arm_q31_to_float+0x1b4>
 80020ca:	eef8 5ac3 	vcvt.f32.s32	s11, s6
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 80020ce:	eeb8 6ac5 	vcvt.f32.s32	s12, s10
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 80020d2:	eef8 6ac7 	vcvt.f32.s32	s13, s14
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 80020d6:	eef8 0ac0 	vcvt.f32.s32	s1, s0
 80020da:	f10c 33ff 	add.w	r3, ip, #4294967295
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
  {
    /* C = (float32_t) A / 2147483648 */
    /* convert from q31 to float and then store the results in the destination buffer */
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 80020de:	ee25 1aa7 	vmul.f32	s2, s11, s15
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 80020e2:	ee66 1a27 	vmul.f32	s3, s12, s15
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 80020e6:	ee26 2aa7 	vmul.f32	s4, s13, s15
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 80020ea:	ee60 2aa7 	vmul.f32	s5, s1, s15
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 80020ee:	461f      	mov	r7, r3
 80020f0:	f003 0501 	and.w	r5, r3, #1
  {
    /* C = (float32_t) A / 2147483648 */
    /* convert from q31 to float and then store the results in the destination buffer */
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 80020f4:	ed81 1a00 	vstr	s2, [r1]
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 80020f8:	edc1 1a01 	vstr	s3, [r1, #4]
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 80020fc:	ed81 2a02 	vstr	s4, [r1, #8]
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 8002100:	edc1 2a03 	vstr	s5, [r1, #12]
 * </pre>    
 *   
 */


void arm_q31_to_float(
 8002104:	f101 0310 	add.w	r3, r1, #16
 8002108:	f100 0410 	add.w	r4, r0, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 800210c:	2f00      	cmp	r7, #0
 800210e:	d06c      	beq.n	80021ea <arm_q31_to_float+0x13e>
 8002110:	b31d      	cbz	r5, 800215a <arm_q31_to_float+0xae>
  {
    /* C = (float32_t) A / 2147483648 */
    /* convert from q31 to float and then store the results in the destination buffer */
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 8002112:	edd4 3a00 	vldr	s7, [r4]
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 8002116:	edd4 4a01 	vldr	s9, [r4, #4]
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 800211a:	ed94 3a02 	vldr	s6, [r4, #8]
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 800211e:	edd4 5a03 	vldr	s11, [r4, #12]
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
  {
    /* C = (float32_t) A / 2147483648 */
    /* convert from q31 to float and then store the results in the destination buffer */
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 8002122:	eeb8 4ae3 	vcvt.f32.s32	s8, s7
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 8002126:	eeb8 5ae4 	vcvt.f32.s32	s10, s9
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 800212a:	eef8 6ac3 	vcvt.f32.s32	s13, s6
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 800212e:	eeb8 7ae5 	vcvt.f32.s32	s14, s11
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
  {
    /* C = (float32_t) A / 2147483648 */
    /* convert from q31 to float and then store the results in the destination buffer */
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 8002132:	ee24 0a27 	vmul.f32	s0, s8, s15
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 8002136:	ee25 6a27 	vmul.f32	s12, s10, s15
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 800213a:	ee66 0aa7 	vmul.f32	s1, s13, s15
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 800213e:	ee27 1a27 	vmul.f32	s2, s14, s15
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
  {
    /* C = (float32_t) A / 2147483648 */
    /* convert from q31 to float and then store the results in the destination buffer */
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 8002142:	ed83 0a00 	vstr	s0, [r3]
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 8002146:	ed83 6a01 	vstr	s12, [r3, #4]
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 800214a:	edc3 0a02 	vstr	s1, [r3, #8]
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 800214e:	ed83 1a03 	vstr	s2, [r3, #12]
 * </pre>    
 *   
 */


void arm_q31_to_float(
 8002152:	3410      	adds	r4, #16
 8002154:	3310      	adds	r3, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8002156:	3f01      	subs	r7, #1
 8002158:	d047      	beq.n	80021ea <arm_q31_to_float+0x13e>
  {
    /* C = (float32_t) A / 2147483648 */
    /* convert from q31 to float and then store the results in the destination buffer */
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 800215a:	edd4 1a00 	vldr	s3, [r4]
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 800215e:	ed94 2a01 	vldr	s4, [r4, #4]
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 8002162:	edd4 2a02 	vldr	s5, [r4, #8]
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 8002166:	ed94 5a03 	vldr	s10, [r4, #12]
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
  {
    /* C = (float32_t) A / 2147483648 */
    /* convert from q31 to float and then store the results in the destination buffer */
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 800216a:	ed94 3a04 	vldr	s6, [r4, #16]
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 800216e:	edd4 6a05 	vldr	s13, [r4, #20]
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 8002172:	ed94 7a06 	vldr	s14, [r4, #24]
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 8002176:	ed94 1a07 	vldr	s2, [r4, #28]
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
  {
    /* C = (float32_t) A / 2147483648 */
    /* convert from q31 to float and then store the results in the destination buffer */
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 800217a:	eef8 3ae1 	vcvt.f32.s32	s7, s3
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 800217e:	eeb8 4ac2 	vcvt.f32.s32	s8, s4
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 8002182:	eef8 4ae2 	vcvt.f32.s32	s9, s5
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 8002186:	eeb8 0ac5 	vcvt.f32.s32	s0, s10
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
  {
    /* C = (float32_t) A / 2147483648 */
    /* convert from q31 to float and then store the results in the destination buffer */
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 800218a:	eef8 5ac3 	vcvt.f32.s32	s11, s6
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 800218e:	eeb8 6ae6 	vcvt.f32.s32	s12, s13
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 8002192:	eef8 0ac7 	vcvt.f32.s32	s1, s14
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 8002196:	eef8 1ac1 	vcvt.f32.s32	s3, s2
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
  {
    /* C = (float32_t) A / 2147483648 */
    /* convert from q31 to float and then store the results in the destination buffer */
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 800219a:	ee23 2aa7 	vmul.f32	s4, s7, s15
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 800219e:	ee64 2a27 	vmul.f32	s5, s8, s15
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 80021a2:	ee24 3aa7 	vmul.f32	s6, s9, s15
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 80021a6:	ee20 5a27 	vmul.f32	s10, s0, s15
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
  {
    /* C = (float32_t) A / 2147483648 */
    /* convert from q31 to float and then store the results in the destination buffer */
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 80021aa:	ee65 3aa7 	vmul.f32	s7, s11, s15
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 80021ae:	ee26 4a27 	vmul.f32	s8, s12, s15
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 80021b2:	ee60 4aa7 	vmul.f32	s9, s1, s15
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 80021b6:	ee21 0aa7 	vmul.f32	s0, s3, s15
 * </pre>    
 *   
 */


void arm_q31_to_float(
 80021ba:	f104 0610 	add.w	r6, r4, #16
 80021be:	f103 0510 	add.w	r5, r3, #16
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
  {
    /* C = (float32_t) A / 2147483648 */
    /* convert from q31 to float and then store the results in the destination buffer */
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 80021c2:	ed83 2a00 	vstr	s4, [r3]
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 80021c6:	edc3 2a01 	vstr	s5, [r3, #4]
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 80021ca:	ed83 3a02 	vstr	s6, [r3, #8]
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 80021ce:	ed83 5a03 	vstr	s10, [r3, #12]
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
  {
    /* C = (float32_t) A / 2147483648 */
    /* convert from q31 to float and then store the results in the destination buffer */
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 80021d2:	edc3 3a04 	vstr	s7, [r3, #16]
 * </pre>    
 *   
 */


void arm_q31_to_float(
 80021d6:	3420      	adds	r4, #32
  while(blkCnt > 0u)
  {
    /* C = (float32_t) A / 2147483648 */
    /* convert from q31 to float and then store the results in the destination buffer */
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 80021d8:	ed83 4a05 	vstr	s8, [r3, #20]
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 80021dc:	edc3 4a06 	vstr	s9, [r3, #24]
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 80021e0:	ed83 0a07 	vstr	s0, [r3, #28]
 * </pre>    
 *   
 */


void arm_q31_to_float(
 80021e4:	3320      	adds	r3, #32
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 80021e6:	3f02      	subs	r7, #2
 80021e8:	d1b7      	bne.n	800215a <arm_q31_to_float+0xae>
 * </pre>    
 *   
 */


void arm_q31_to_float(
 80021ea:	ea4f 130c 	mov.w	r3, ip, lsl #4
 80021ee:	18c9      	adds	r1, r1, r3
 80021f0:	18c0      	adds	r0, r0, r3
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 80021f2:	f012 0203 	ands.w	r2, r2, #3
 80021f6:	d030      	beq.n	800225a <arm_q31_to_float+0x1ae>
  {
    /* C = (float32_t) A / 2147483648 */
    /* convert from q31 to float and then store the results in the destination buffer */
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 80021f8:	edd0 5a00 	vldr	s11, [r0]
 80021fc:	eddf 7a18 	vldr	s15, [pc, #96]	; 8002260 <arm_q31_to_float+0x1b4>
 8002200:	eef8 6ae5 	vcvt.f32.s32	s13, s11
 8002204:	3a01      	subs	r2, #1
 8002206:	ee26 6aa7 	vmul.f32	s12, s13, s15
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 800220a:	4613      	mov	r3, r2
  {
    /* C = (float32_t) A / 2147483648 */
    /* convert from q31 to float and then store the results in the destination buffer */
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 800220c:	eca1 6a01 	vstmia	r1!, {s12}
 8002210:	f002 0201 	and.w	r2, r2, #1
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8002214:	b30b      	cbz	r3, 800225a <arm_q31_to_float+0x1ae>
 8002216:	b15a      	cbz	r2, 8002230 <arm_q31_to_float+0x184>
  {
    /* C = (float32_t) A / 2147483648 */
    /* convert from q31 to float and then store the results in the destination buffer */
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 8002218:	f850 2f04 	ldr.w	r2, [r0, #4]!
 800221c:	ee07 2a10 	vmov	s14, r2
 8002220:	eef8 0ac7 	vcvt.f32.s32	s1, s14
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8002224:	3b01      	subs	r3, #1
  {
    /* C = (float32_t) A / 2147483648 */
    /* convert from q31 to float and then store the results in the destination buffer */
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 8002226:	ee20 1aa7 	vmul.f32	s2, s1, s15
 800222a:	eca1 1a01 	vstmia	r1!, {s2}
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 800222e:	d014      	beq.n	800225a <arm_q31_to_float+0x1ae>
  {
    /* C = (float32_t) A / 2147483648 */
    /* convert from q31 to float and then store the results in the destination buffer */
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 8002230:	edd0 1a01 	vldr	s3, [r0, #4]
 8002234:	ed90 3a02 	vldr	s6, [r0, #8]
 8002238:	eeb8 2ae1 	vcvt.f32.s32	s4, s3
 800223c:	eeb8 5ac3 	vcvt.f32.s32	s10, s6
 8002240:	ee62 2a27 	vmul.f32	s5, s4, s15
 8002244:	460a      	mov	r2, r1
 8002246:	ece2 2a01 	vstmia	r2!, {s5}
 800224a:	ee65 3a27 	vmul.f32	s7, s10, s15
 800224e:	3008      	adds	r0, #8
 8002250:	edc1 3a01 	vstr	s7, [r1, #4]
 8002254:	1d11      	adds	r1, r2, #4
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8002256:	3b02      	subs	r3, #2
 8002258:	d1ea      	bne.n	8002230 <arm_q31_to_float+0x184>
    *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);

    /* Decrement the loop counter */
    blkCnt--;
  }
}
 800225a:	bcf0      	pop	{r4, r5, r6, r7}
 800225c:	4770      	bx	lr
 800225e:	bf00      	nop
 8002260:	30000000 	.word	0x30000000

08002264 <arm_biquad_cas_df1_32x64_init_q31>:
  arm_biquad_cas_df1_32x64_ins_q31 * S,
  uint8_t numStages,
  q31_t * pCoeffs,
  q63_t * pState,
  uint8_t postShift)
{
 8002264:	b538      	push	{r3, r4, r5, lr}
 8002266:	4604      	mov	r4, r0
 8002268:	461d      	mov	r5, r3
  /* Assign filter stages */
  S->numStages = numStages;

  /* Assign postShift to be applied to the output */
  S->postShift = postShift;
 800226a:	f89d 3010 	ldrb.w	r3, [sp, #16]

  /* Assign coefficient pointer */
  S->pCoeffs = pCoeffs;
 800226e:	6082      	str	r2, [r0, #8]
  arm_biquad_cas_df1_32x64_ins_q31 * S,
  uint8_t numStages,
  q31_t * pCoeffs,
  q63_t * pState,
  uint8_t postShift)
{
 8002270:	460a      	mov	r2, r1
  /* Assign filter stages */
  S->numStages = numStages;
 8002272:	7021      	strb	r1, [r4, #0]

  /* Assign postShift to be applied to the output */
  S->postShift = postShift;
 8002274:	7303      	strb	r3, [r0, #12]

  /* Assign coefficient pointer */
  S->pCoeffs = pCoeffs;

  /* Clear state buffer and size is always 4 * numStages */
  memset(pState, 0, (4u * (uint32_t) numStages) * sizeof(q63_t));
 8002276:	2100      	movs	r1, #0
 8002278:	4628      	mov	r0, r5
 800227a:	0152      	lsls	r2, r2, #5
 800227c:	f002 f902 	bl	8004484 <memset>

  /* Assign state pointer */
  S->pState = pState;
 8002280:	6065      	str	r5, [r4, #4]
 8002282:	bd38      	pop	{r3, r4, r5, pc}

08002284 <arm_biquad_cas_df1_32x64_q31>:
void arm_biquad_cas_df1_32x64_q31(
  const arm_biquad_cas_df1_32x64_ins_q31 * S,
  q31_t * pSrc,
  q31_t * pDst,
  uint32_t blockSize)
{
 8002284:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002288:	b0c8      	sub	sp, #288	; 0x120
  q31_t *pIn = pSrc;                             /*  input pointer initialization  */
  q31_t *pOut = pDst;                            /*  output pointer initialization */
  q63_t *pState = S->pState;                     /*  state pointer initialization  */
  q31_t *pCoeffs = S->pCoeffs;                   /*  coeff pointer initialization  */
 800228a:	6886      	ldr	r6, [r0, #8]
  q63_t acc;                                     /*  accumulator                   */
  q31_t Xn1, Xn2;                                /*  Input Filter state variables        */
  q63_t Yn1, Yn2;                                /*  Output Filter state variables        */
  q31_t b0, b1, b2, a1, a2;                      /*  Filter coefficients           */
  q31_t Xn;                                      /*  temporary input               */
  int32_t shift = (int32_t) S->postShift + 1;    /*  Shift to be applied to the output */
 800228c:	7b04      	ldrb	r4, [r0, #12]
  q31_t * pDst,
  uint32_t blockSize)
{
  q31_t *pIn = pSrc;                             /*  input pointer initialization  */
  q31_t *pOut = pDst;                            /*  output pointer initialization */
  q63_t *pState = S->pState;                     /*  state pointer initialization  */
 800228e:	6845      	ldr	r5, [r0, #4]
void arm_biquad_cas_df1_32x64_q31(
  const arm_biquad_cas_df1_32x64_ins_q31 * S,
  q31_t * pSrc,
  q31_t * pDst,
  uint32_t blockSize)
{
 8002290:	9243      	str	r2, [sp, #268]	; 0x10c
  q31_t Xn1, Xn2;                                /*  Input Filter state variables        */
  q63_t Yn1, Yn2;                                /*  Output Filter state variables        */
  q31_t b0, b1, b2, a1, a2;                      /*  Filter coefficients           */
  q31_t Xn;                                      /*  temporary input               */
  int32_t shift = (int32_t) S->postShift + 1;    /*  Shift to be applied to the output */
  uint32_t sample, stage = S->numStages;         /*  loop counters                     */
 8002292:	7800      	ldrb	r0, [r0, #0]
  uint32_t blockSize)
{
  q31_t *pIn = pSrc;                             /*  input pointer initialization  */
  q31_t *pOut = pDst;                            /*  output pointer initialization */
  q63_t *pState = S->pState;                     /*  state pointer initialization  */
  q31_t *pCoeffs = S->pCoeffs;                   /*  coeff pointer initialization  */
 8002294:	963e      	str	r6, [sp, #248]	; 0xf8
 8002296:	f8dd a10c 	ldr.w	sl, [sp, #268]	; 0x10c
  q31_t Xn1, Xn2;                                /*  Input Filter state variables        */
  q63_t Yn1, Yn2;                                /*  Output Filter state variables        */
  q31_t b0, b1, b2, a1, a2;                      /*  Filter coefficients           */
  q31_t Xn;                                      /*  temporary input               */
  int32_t shift = (int32_t) S->postShift + 1;    /*  Shift to be applied to the output */
  uint32_t sample, stage = S->numStages;         /*  loop counters                     */
 800229a:	9040      	str	r0, [sp, #256]	; 0x100
 800229c:	089e      	lsrs	r6, r3, #2
 * Two related functions are provided in the CMSIS DSP library.    
 * <code>arm_biquad_cascade_df1_q31()</code> implements a Biquad cascade with 32-bit coefficients and state variables with a Q63 accumulator.    
 * <code>arm_biquad_cascade_df1_fast_q31()</code> implements a Biquad cascade with 32-bit coefficients and state variables with a Q31 accumulator.    
 */

void arm_biquad_cas_df1_32x64_q31(
 800229e:	0130      	lsls	r0, r6, #4
  q63_t acc;                                     /*  accumulator                   */
  q31_t Xn1, Xn2;                                /*  Input Filter state variables        */
  q63_t Yn1, Yn2;                                /*  Output Filter state variables        */
  q31_t b0, b1, b2, a1, a2;                      /*  Filter coefficients           */
  q31_t Xn;                                      /*  temporary input               */
  int32_t shift = (int32_t) S->postShift + 1;    /*  Shift to be applied to the output */
 80022a0:	1c62      	adds	r2, r4, #1
 80022a2:	eb0a 0b00 	add.w	fp, sl, r0
  uint32_t sample, stage = S->numStages;         /*  loop counters                     */
  q31_t acc_l, acc_h;                            /*  temporary output               */
  uint32_t uShift = ((uint32_t) S->postShift + 1u);
  uint32_t lShift = 32u - uShift;                /*  Shift to be applied to the output */
 80022a6:	f1c4 081f 	rsb	r8, r4, #31
 * Two related functions are provided in the CMSIS DSP library.    
 * <code>arm_biquad_cascade_df1_q31()</code> implements a Biquad cascade with 32-bit coefficients and state variables with a Q63 accumulator.    
 * <code>arm_biquad_cascade_df1_fast_q31()</code> implements a Biquad cascade with 32-bit coefficients and state variables with a Q31 accumulator.    
 */

void arm_biquad_cas_df1_32x64_q31(
 80022aa:	f105 0920 	add.w	r9, r5, #32
 80022ae:	f003 0303 	and.w	r3, r3, #3
 80022b2:	3508      	adds	r5, #8
 80022b4:	f8cd b11c 	str.w	fp, [sp, #284]	; 0x11c
 80022b8:	3c1f      	subs	r4, #31
 80022ba:	f1c2 0b20 	rsb	fp, r2, #32
 80022be:	9644      	str	r6, [sp, #272]	; 0x110
  q63_t acc;                                     /*  accumulator                   */
  q31_t Xn1, Xn2;                                /*  Input Filter state variables        */
  q63_t Yn1, Yn2;                                /*  Output Filter state variables        */
  q31_t b0, b1, b2, a1, a2;                      /*  Filter coefficients           */
  q31_t Xn;                                      /*  temporary input               */
  int32_t shift = (int32_t) S->postShift + 1;    /*  Shift to be applied to the output */
 80022c0:	923c      	str	r2, [sp, #240]	; 0xf0
 * Two related functions are provided in the CMSIS DSP library.    
 * <code>arm_biquad_cascade_df1_q31()</code> implements a Biquad cascade with 32-bit coefficients and state variables with a Q63 accumulator.    
 * <code>arm_biquad_cascade_df1_fast_q31()</code> implements a Biquad cascade with 32-bit coefficients and state variables with a Q31 accumulator.    
 */

void arm_biquad_cas_df1_32x64_q31(
 80022c2:	9046      	str	r0, [sp, #280]	; 0x118
  q31_t Xn;                                      /*  temporary input               */
  int32_t shift = (int32_t) S->postShift + 1;    /*  Shift to be applied to the output */
  uint32_t sample, stage = S->numStages;         /*  loop counters                     */
  q31_t acc_l, acc_h;                            /*  temporary output               */
  uint32_t uShift = ((uint32_t) S->postShift + 1u);
  uint32_t lShift = 32u - uShift;                /*  Shift to be applied to the output */
 80022c4:	f8cd 8080 	str.w	r8, [sp, #128]	; 0x80
 80022c8:	9345      	str	r3, [sp, #276]	; 0x114
 * Two related functions are provided in the CMSIS DSP library.    
 * <code>arm_biquad_cascade_df1_q31()</code> implements a Biquad cascade with 32-bit coefficients and state variables with a Q63 accumulator.    
 * <code>arm_biquad_cascade_df1_fast_q31()</code> implements a Biquad cascade with 32-bit coefficients and state variables with a Q31 accumulator.    
 */

void arm_biquad_cas_df1_32x64_q31(
 80022ca:	f8cd 90fc 	str.w	r9, [sp, #252]	; 0xfc
 80022ce:	953d      	str	r5, [sp, #244]	; 0xf4
  const arm_biquad_cas_df1_32x64_ins_q31 * S,
  q31_t * pSrc,
  q31_t * pDst,
  uint32_t blockSize)
{
  q31_t *pIn = pSrc;                             /*  input pointer initialization  */
 80022d0:	913b      	str	r1, [sp, #236]	; 0xec
 80022d2:	9415      	str	r4, [sp, #84]	; 0x54
 80022d4:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
  /* Run the below code for Cortex-M4 and Cortex-M3 */

  do
  {
    /* Reading the coefficients */
    b0 = *pCoeffs++;
 80022d8:	993e      	ldr	r1, [sp, #248]	; 0xf8
    b1 = *pCoeffs++;
 80022da:	9d3e      	ldr	r5, [sp, #248]	; 0xf8
  /* Run the below code for Cortex-M4 and Cortex-M3 */

  do
  {
    /* Reading the coefficients */
    b0 = *pCoeffs++;
 80022dc:	680c      	ldr	r4, [r1, #0]
    b1 = *pCoeffs++;
    b2 = *pCoeffs++;
 80022de:	9a3e      	ldr	r2, [sp, #248]	; 0xf8
    a1 = *pCoeffs++;
 80022e0:	9b3e      	ldr	r3, [sp, #248]	; 0xf8

  do
  {
    /* Reading the coefficients */
    b0 = *pCoeffs++;
    b1 = *pCoeffs++;
 80022e2:	686e      	ldr	r6, [r5, #4]
    b2 = *pCoeffs++;
 80022e4:	6890      	ldr	r0, [r2, #8]
  /* Run the below code for Cortex-M4 and Cortex-M3 */

  do
  {
    /* Reading the coefficients */
    b0 = *pCoeffs++;
 80022e6:	941d      	str	r4, [sp, #116]	; 0x74
    b1 = *pCoeffs++;
    b2 = *pCoeffs++;
    a1 = *pCoeffs++;
    a2 = *pCoeffs++;
 80022e8:	9c3e      	ldr	r4, [sp, #248]	; 0xf8
  {
    /* Reading the coefficients */
    b0 = *pCoeffs++;
    b1 = *pCoeffs++;
    b2 = *pCoeffs++;
    a1 = *pCoeffs++;
 80022ea:	68d9      	ldr	r1, [r3, #12]
    a2 = *pCoeffs++;
 80022ec:	6925      	ldr	r5, [r4, #16]

  do
  {
    /* Reading the coefficients */
    b0 = *pCoeffs++;
    b1 = *pCoeffs++;
 80022ee:	961e      	str	r6, [sp, #120]	; 0x78
    b2 = *pCoeffs++;
 80022f0:	901f      	str	r0, [sp, #124]	; 0x7c
    a1 = *pCoeffs++;
    a2 = *pCoeffs++;

    /* Reading the state values */
    Xn1 = (q31_t) (pState[0]);
 80022f2:	9e3f      	ldr	r6, [sp, #252]	; 0xfc
    Xn2 = (q31_t) (pState[1]);
 80022f4:	983d      	ldr	r0, [sp, #244]	; 0xf4
  {
    /* Reading the coefficients */
    b0 = *pCoeffs++;
    b1 = *pCoeffs++;
    b2 = *pCoeffs++;
    a1 = *pCoeffs++;
 80022f6:	9141      	str	r1, [sp, #260]	; 0x104
 * Two related functions are provided in the CMSIS DSP library.    
 * <code>arm_biquad_cascade_df1_q31()</code> implements a Biquad cascade with 32-bit coefficients and state variables with a Q63 accumulator.    
 * <code>arm_biquad_cascade_df1_fast_q31()</code> implements a Biquad cascade with 32-bit coefficients and state variables with a Q31 accumulator.    
 */

void arm_biquad_cas_df1_32x64_q31(
 80022f8:	993e      	ldr	r1, [sp, #248]	; 0xf8
    b2 = *pCoeffs++;
    a1 = *pCoeffs++;
    a2 = *pCoeffs++;

    /* Reading the state values */
    Xn1 = (q31_t) (pState[0]);
 80022fa:	f856 2c20 	ldr.w	r2, [r6, #-32]
    Xn2 = (q31_t) (pState[1]);
 80022fe:	6803      	ldr	r3, [r0, #0]
    /* Reading the coefficients */
    b0 = *pCoeffs++;
    b1 = *pCoeffs++;
    b2 = *pCoeffs++;
    a1 = *pCoeffs++;
    a2 = *pCoeffs++;
 8002300:	9542      	str	r5, [sp, #264]	; 0x108

    /* Reading the state values */
    Xn1 = (q31_t) (pState[0]);
    Xn2 = (q31_t) (pState[1]);
    Yn1 = pState[2];
 8002302:	9c3d      	ldr	r4, [sp, #244]	; 0xf4
    Yn2 = pState[3];
 8002304:	9d3d      	ldr	r5, [sp, #244]	; 0xf4
    b2 = *pCoeffs++;
    a1 = *pCoeffs++;
    a2 = *pCoeffs++;

    /* Reading the state values */
    Xn1 = (q31_t) (pState[0]);
 8002306:	921c      	str	r2, [sp, #112]	; 0x70
 * Two related functions are provided in the CMSIS DSP library.    
 * <code>arm_biquad_cascade_df1_q31()</code> implements a Biquad cascade with 32-bit coefficients and state variables with a Q63 accumulator.    
 * <code>arm_biquad_cascade_df1_fast_q31()</code> implements a Biquad cascade with 32-bit coefficients and state variables with a Q31 accumulator.    
 */

void arm_biquad_cas_df1_32x64_q31(
 8002308:	3114      	adds	r1, #20
    a1 = *pCoeffs++;
    a2 = *pCoeffs++;

    /* Reading the state values */
    Xn1 = (q31_t) (pState[0]);
    Xn2 = (q31_t) (pState[1]);
 800230a:	930c      	str	r3, [sp, #48]	; 0x30
 * Two related functions are provided in the CMSIS DSP library.    
 * <code>arm_biquad_cascade_df1_q31()</code> implements a Biquad cascade with 32-bit coefficients and state variables with a Q63 accumulator.    
 * <code>arm_biquad_cascade_df1_fast_q31()</code> implements a Biquad cascade with 32-bit coefficients and state variables with a Q31 accumulator.    
 */

void arm_biquad_cas_df1_32x64_q31(
 800230c:	913e      	str	r1, [sp, #248]	; 0xf8
    a2 = *pCoeffs++;

    /* Reading the state values */
    Xn1 = (q31_t) (pState[0]);
    Xn2 = (q31_t) (pState[1]);
    Yn1 = pState[2];
 800230e:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
    Yn2 = pState[3];
 8002312:	e9d5 0104 	ldrd	r0, r1, [r5, #16]

    sample = blockSize >> 2u;

    /* First part of the processing with loop unrolling. Compute 4 outputs at a time.    
     ** a second loop below computes the remaining 1 to 3 samples. */
    while(sample > 0u)
 8002316:	9e44      	ldr	r6, [sp, #272]	; 0x110
    a2 = *pCoeffs++;

    /* Reading the state values */
    Xn1 = (q31_t) (pState[0]);
    Xn2 = (q31_t) (pState[1]);
    Yn1 = pState[2];
 8002318:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    Yn2 = pState[3];
 800231c:	e9cd 0108 	strd	r0, r1, [sp, #32]

    sample = blockSize >> 2u;

    /* First part of the processing with loop unrolling. Compute 4 outputs at a time.    
     ** a second loop below computes the remaining 1 to 3 samples. */
    while(sample > 0u)
 8002320:	2e00      	cmp	r6, #0
 8002322:	f000 834e 	beq.w	80029c2 <arm_biquad_cas_df1_32x64_q31+0x73e>
 8002326:	4637      	mov	r7, r6
 8002328:	f8dd c108 	ldr.w	ip, [sp, #264]	; 0x108
 800232c:	9e41      	ldr	r6, [sp, #260]	; 0x104
 800232e:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 8002332:	9c43      	ldr	r4, [sp, #268]	; 0x10c
 8002334:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8002336:	9738      	str	r7, [sp, #224]	; 0xe0
 8002338:	17f3      	asrs	r3, r6, #31
 800233a:	ea4f 71ec 	mov.w	r1, ip, asr #31
 800233e:	ea4f 79e8 	mov.w	r9, r8, asr #31
 8002342:	9f3c      	ldr	r7, [sp, #240]	; 0xf0
 8002344:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 8002348:	930e      	str	r3, [sp, #56]	; 0x38
 800234a:	9114      	str	r1, [sp, #80]	; 0x50
 800234c:	941b      	str	r4, [sp, #108]	; 0x6c
 800234e:	951a      	str	r5, [sp, #104]	; 0x68
 8002350:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 8002354:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8002358:	2300      	movs	r3, #0
 800235a:	f04f 32ff 	mov.w	r2, #4294967295
 800235e:	4010      	ands	r0, r2
 8002360:	4019      	ands	r1, r3
 8002362:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8002366:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    {
      /* Read the input */
      Xn = *pIn++;
 800236a:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800236c:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800236e:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8002372:	4010      	ands	r0, r2
 8002374:	682a      	ldr	r2, [r5, #0]
 8002376:	4019      	ands	r1, r3
 8002378:	9b06      	ldr	r3, [sp, #24]
 800237a:	9222      	str	r2, [sp, #136]	; 0x88
            (((q63_t) (x >> 32) * y)));
 800237c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 800237e:	fb03 fa04 	mul.w	sl, r3, r4
 8002382:	fba3 4506 	umull	r4, r5, r3, r6
 8002386:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800238a:	9b14      	ldr	r3, [sp, #80]	; 0x50
            (((q63_t) (x >> 32) * y)));
 800238c:	920c      	str	r2, [sp, #48]	; 0x30

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 800238e:	fb06 a408 	mla	r4, r6, r8, sl
            (((q63_t) (x >> 32) * y)));
 8002392:	ea4f 7ae2 	mov.w	sl, r2, asr #31
 8002396:	f8cd a0e4 	str.w	sl, [sp, #228]	; 0xe4

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 800239a:	eb04 0a05 	add.w	sl, r4, r5
 800239e:	fba0 450c 	umull	r4, r5, r0, ip
 80023a2:	e9cd 4510 	strd	r4, r5, [sp, #64]	; 0x40
 80023a6:	fb00 f303 	mul.w	r3, r0, r3
            (((q63_t) (x >> 32) * y)));
 80023aa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80023ac:	980e      	ldr	r0, [sp, #56]	; 0x38

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 80023ae:	f8dd 8044 	ldr.w	r8, [sp, #68]	; 0x44

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */

      /* acc =  b0 * x[n] */
      acc = (q63_t) Xn *b0;
 80023b2:	9c1d      	ldr	r4, [sp, #116]	; 0x74
 80023b4:	f8cd a014 	str.w	sl, [sp, #20]
            (((q63_t) (x >> 32) * y)));
 80023b8:	fb05 f000 	mul.w	r0, r5, r0
 80023bc:	9d22      	ldr	r5, [sp, #136]	; 0x88

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 80023be:	f8cd a090 	str.w	sl, [sp, #144]	; 0x90
 80023c2:	fb0c 3101 	mla	r1, ip, r1, r3
            (((q63_t) (x >> 32) * y)));
 80023c6:	f8dd a0e4 	ldr.w	sl, [sp, #228]	; 0xe4
 80023ca:	9a09      	ldr	r2, [sp, #36]	; 0x24

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 80023cc:	eb01 0308 	add.w	r3, r1, r8
 80023d0:	fb85 8904 	smull	r8, r9, r5, r4
            (((q63_t) (x >> 32) * y)));
 80023d4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80023d6:	9c14      	ldr	r4, [sp, #80]	; 0x50
 80023d8:	fb0a 0006 	mla	r0, sl, r6, r0
 80023dc:	9023      	str	r0, [sp, #140]	; 0x8c
 80023de:	fb02 fa04 	mul.w	sl, r2, r4
 80023e2:	fba5 0106 	umull	r0, r1, r5, r6

      /* acc +=  b1 * x[n-1] */
      acc += (q63_t) Xn1 *b1;
 80023e6:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 80023e8:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 80023ea:	fbc5 8904 	smlal	r8, r9, r5, r4
 80023ee:	9c12      	ldr	r4, [sp, #72]	; 0x48
 80023f0:	9d23      	ldr	r5, [sp, #140]	; 0x8c
 80023f2:	fb04 a40c 	mla	r4, r4, ip, sl

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 80023f6:	f8dd a014 	ldr.w	sl, [sp, #20]
 80023fa:	ea4f 7aea 	mov.w	sl, sl, asr #31
 80023fe:	f8cd a094 	str.w	sl, [sp, #148]	; 0x94
            (((q63_t) (x >> 32) * y)));
 8002402:	1869      	adds	r1, r5, r1

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 8002404:	9311      	str	r3, [sp, #68]	; 0x44

      /* acc +=  b[2] * x[n-2] */
      acc += (q63_t) Xn2 *b2;
 8002406:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
 8002408:	9326      	str	r3, [sp, #152]	; 0x98
 800240a:	fbc5 890b 	smlal	r8, r9, r5, fp
 800240e:	e9dd ab24 	ldrd	sl, fp, [sp, #144]	; 0x90
 8002412:	eb10 000a 	adds.w	r0, r0, sl
 8002416:	eb41 010b 	adc.w	r1, r1, fp
 800241a:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 800241e:	ea4f 7aeb 	mov.w	sl, fp, asr #31
 8002422:	f8cd a09c 	str.w	sl, [sp, #156]	; 0x9c
            (((q63_t) (x >> 32) * y)));
 8002426:	fba2 230c 	umull	r2, r3, r2, ip
 800242a:	18e3      	adds	r3, r4, r3

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 800242c:	e9dd 4526 	ldrd	r4, r5, [sp, #152]	; 0x98

      /* acc +=  a1 * y[n-1] */
      acc += mult32x64(Yn1, a1);
 8002430:	eb18 0800 	adds.w	r8, r8, r0
 8002434:	eb49 0901 	adc.w	r9, r9, r1
 8002438:	1912      	adds	r2, r2, r4
 800243a:	eb43 0405 	adc.w	r4, r3, r5

      /* acc +=  a2 * y[n-2] */
      acc += mult32x64(Yn2, a2);
 800243e:	eb18 0802 	adds.w	r8, r8, r2

      /* The result is converted to 1.63 , Yn2 variable is reused */
      Yn2 = acc << shift;
 8002442:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8002444:	f8dd b054 	ldr.w	fp, [sp, #84]	; 0x54

      /* Calc upper part of acc */
      acc_h = (acc >> 32) & 0xffffffff;

      /* Apply shift for lower part of acc and upper part of acc */
      acc_h = (uint32_t) acc_l >> lShift | acc_h << uShift;
 8002448:	9a20      	ldr	r2, [sp, #128]	; 0x80

      /* acc +=  a1 * y[n-1] */
      acc += mult32x64(Yn1, a1);

      /* acc +=  a2 * y[n-2] */
      acc += mult32x64(Yn2, a2);
 800244a:	eb49 0904 	adc.w	r9, r9, r4

      /* The result is converted to 1.63 , Yn2 variable is reused */
      Yn2 = acc << shift;
 800244e:	fa28 f105 	lsr.w	r1, r8, r5
 8002452:	fa09 f007 	lsl.w	r0, r9, r7
 8002456:	ea41 0400 	orr.w	r4, r1, r0
 800245a:	fa08 f30b 	lsl.w	r3, r8, fp
 800245e:	4621      	mov	r1, r4
 8002460:	ea11 012b 	ands.w	r1, r1, fp, asr #32
 8002464:	bf38      	it	cc
 8002466:	4619      	movcc	r1, r3
 8002468:	fa08 f507 	lsl.w	r5, r8, r7
 800246c:	9117      	str	r1, [sp, #92]	; 0x5c
 800246e:	9516      	str	r5, [sp, #88]	; 0x58
 8002470:	e9dd ab16 	ldrd	sl, fp, [sp, #88]	; 0x58

      /* Calc upper part of acc */
      acc_h = (acc >> 32) & 0xffffffff;

      /* Apply shift for lower part of acc and upper part of acc */
      acc_h = (uint32_t) acc_l >> lShift | acc_h << uShift;
 8002474:	fa28 f502 	lsr.w	r5, r8, r2
 8002478:	fa09 f407 	lsl.w	r4, r9, r7
 800247c:	f04f 30ff 	mov.w	r0, #4294967295

      /* Store the output in the destination buffer in 1.31 format. */
      *pOut = acc_h;
 8002480:	f8dd 906c 	ldr.w	r9, [sp, #108]	; 0x6c

      /* Read the second input into Xn2, to reuse the value */
      Xn2 = *pIn++;
 8002484:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8002486:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
 800248a:	ea0a 0a00 	and.w	sl, sl, r0

      /* Calc upper part of acc */
      acc_h = (acc >> 32) & 0xffffffff;

      /* Apply shift for lower part of acc and upper part of acc */
      acc_h = (uint32_t) acc_l >> lShift | acc_h << uShift;
 800248e:	ea44 0005 	orr.w	r0, r4, r5

      /* Store the output in the destination buffer in 1.31 format. */
      *pOut = acc_h;
 8002492:	f8c9 0000 	str.w	r0, [r9]
            (((q63_t) (x >> 32) * y)));
 8002496:	460c      	mov	r4, r1

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 8002498:	fbaa 0106 	umull	r0, r1, sl, r6
 800249c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80024a0:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80024a2:	9906      	ldr	r1, [sp, #24]

      /* Read the second input into Xn2, to reuse the value */
      Xn2 = *pIn++;
 80024a4:	6850      	ldr	r0, [r2, #4]
 80024a6:	fb01 f505 	mul.w	r5, r1, r5

      /* Apply shift for lower part of acc and upper part of acc */
      acc_h = (uint32_t) acc_l >> lShift | acc_h << uShift;

      /* Read the third input into Xn1, to reuse the value */
      Xn1 = *pIn++;
 80024aa:	991a      	ldr	r1, [sp, #104]	; 0x68

      /* Store the output in the destination buffer in 1.31 format. */
      *pOut = acc_h;

      /* Read the second input into Xn2, to reuse the value */
      Xn2 = *pIn++;
 80024ac:	9023      	str	r0, [sp, #140]	; 0x8c

      /* Apply shift for lower part of acc and upper part of acc */
      acc_h = (uint32_t) acc_l >> lShift | acc_h << uShift;

      /* Read the third input into Xn1, to reuse the value */
      Xn1 = *pIn++;
 80024ae:	688a      	ldr	r2, [r1, #8]
 80024b0:	2300      	movs	r3, #0
 80024b2:	ea0b 0b03 	and.w	fp, fp, r3
 80024b6:	fb0a f308 	mul.w	r3, sl, r8
 80024ba:	f8dd 8018 	ldr.w	r8, [sp, #24]
 80024be:	9210      	str	r2, [sp, #64]	; 0x40
            (((q63_t) (x >> 32) * y)));
 80024c0:	17e1      	asrs	r1, r4, #31

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 80024c2:	9a05      	ldr	r2, [sp, #20]
            (((q63_t) (x >> 32) * y)));
 80024c4:	913a      	str	r1, [sp, #232]	; 0xe8

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 80024c6:	fb06 330b 	mla	r3, r6, fp, r3
 80024ca:	fba8 010c 	umull	r0, r1, r8, ip
 80024ce:	189b      	adds	r3, r3, r2
 80024d0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 80024d4:	9a07      	ldr	r2, [sp, #28]
            (((q63_t) (x >> 32) * y)));
 80024d6:	990e      	ldr	r1, [sp, #56]	; 0x38

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 80024d8:	9813      	ldr	r0, [sp, #76]	; 0x4c
            (((q63_t) (x >> 32) * y)));
 80024da:	fb04 f901 	mul.w	r9, r4, r1

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 80024de:	fb0c 5502 	mla	r5, ip, r2, r5
      Xn2 = *pIn++;

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */

      /* acc +=  b1 * x[n-1] */
      acc = (q63_t) Xn *b1;
 80024e2:	9922      	ldr	r1, [sp, #136]	; 0x88
 80024e4:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80024e6:	eb05 0800 	add.w	r8, r5, r0
 80024ea:	fb81 0102 	smull	r0, r1, r1, r2
 80024ee:	e9cd 0106 	strd	r0, r1, [sp, #24]
            (((q63_t) (x >> 32) * y)));
 80024f2:	fba4 0106 	umull	r0, r1, r4, r6
 80024f6:	e9cd 0102 	strd	r0, r1, [sp, #8]

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 80024fa:	9305      	str	r3, [sp, #20]
 80024fc:	9328      	str	r3, [sp, #160]	; 0xa0
            (((q63_t) (x >> 32) * y)));
 80024fe:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002500:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8002502:	9d14      	ldr	r5, [sp, #80]	; 0x50

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 8002504:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
            (((q63_t) (x >> 32) * y)));
 8002508:	fb03 9206 	mla	r2, r3, r6, r9
 800250c:	fb01 f905 	mul.w	r9, r1, r5

      /* acc =  b0 * x[n] */
      acc += (q63_t) Xn2 *b0;
 8002510:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002514:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002516:	9d1d      	ldr	r5, [sp, #116]	; 0x74

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 8002518:	f8cd 80a8 	str.w	r8, [sp, #168]	; 0xa8
 800251c:	fbc5 0103 	smlal	r0, r1, r5, r3
 8002520:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8002524:	9905      	ldr	r1, [sp, #20]
            (((q63_t) (x >> 32) * y)));
 8002526:	9b03      	ldr	r3, [sp, #12]

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 8002528:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800252a:	17c8      	asrs	r0, r1, #31
            (((q63_t) (x >> 32) * y)));
 800252c:	9939      	ldr	r1, [sp, #228]	; 0xe4

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 800252e:	9029      	str	r0, [sp, #164]	; 0xa4
            (((q63_t) (x >> 32) * y)));
 8002530:	980c      	ldr	r0, [sp, #48]	; 0x30
 8002532:	fb01 980c 	mla	r8, r1, ip, r9
 8002536:	18d2      	adds	r2, r2, r3
 8002538:	f8cd 80e4 	str.w	r8, [sp, #228]	; 0xe4
 800253c:	fba0 890c 	umull	r8, r9, r0, ip

      /* acc +=  b[2] * x[n-2] */
      acc += (q63_t) Xn1 *b2;
 8002540:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002544:	9203      	str	r2, [sp, #12]
 8002546:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8002548:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800254a:	fbc3 0102 	smlal	r0, r1, r3, r2
 800254e:	e9cd 0106 	strd	r0, r1, [sp, #24]

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 8002552:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002556:	e9dd 0128 	ldrd	r0, r1, [sp, #160]	; 0xa0
 800255a:	1812      	adds	r2, r2, r0
            (((q63_t) (x >> 32) * y)));
 800255c:	9839      	ldr	r0, [sp, #228]	; 0xe4

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 800255e:	eb43 0301 	adc.w	r3, r3, r1
 8002562:	17e9      	asrs	r1, r5, #31
 8002564:	912b      	str	r1, [sp, #172]	; 0xac
            (((q63_t) (x >> 32) * y)));
 8002566:	4481      	add	r9, r0

      /* acc +=  a1 * y[n-1] */
      acc += mult32x64(Yn2, a1);
 8002568:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800256c:	1885      	adds	r5, r0, r2
 800256e:	eb41 0103 	adc.w	r1, r1, r3

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 8002572:	e9dd 232a 	ldrd	r2, r3, [sp, #168]	; 0xa8
 8002576:	eb18 0802 	adds.w	r8, r8, r2
 800257a:	eb49 0203 	adc.w	r2, r9, r3

      /* acc +=  a2 * y[n-2] */
      acc += mult32x64(Yn1, a2);
 800257e:	eb15 0008 	adds.w	r0, r5, r8
 8002582:	eb41 0102 	adc.w	r1, r1, r2
 8002586:	e9cd 0106 	strd	r0, r1, [sp, #24]

      /* The result is converted to 1.63, Yn1 variable is reused */
      Yn1 = acc << shift;
 800258a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800258c:	9a06      	ldr	r2, [sp, #24]
 800258e:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8002590:	40da      	lsrs	r2, r3
 8002592:	40b9      	lsls	r1, r7
 8002594:	9b06      	ldr	r3, [sp, #24]
 8002596:	ea42 0901 	orr.w	r9, r2, r1
 800259a:	40ab      	lsls	r3, r5
 800259c:	46c8      	mov	r8, r9
 800259e:	ea18 0825 	ands.w	r8, r8, r5, asr #32
 80025a2:	bf38      	it	cc
 80025a4:	4698      	movcc	r8, r3
 80025a6:	40b8      	lsls	r0, r7
 80025a8:	f8cd 8064 	str.w	r8, [sp, #100]	; 0x64
 80025ac:	9018      	str	r0, [sp, #96]	; 0x60
 80025ae:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 80025b2:	2200      	movs	r2, #0
 80025b4:	f04f 30ff 	mov.w	r0, #4294967295
 80025b8:	ea08 0800 	and.w	r8, r8, r0
 80025bc:	ea09 0902 	and.w	r9, r9, r2
 80025c0:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 80025c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80025c6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80025c8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80025ca:	4645      	mov	r5, r8
 80025cc:	fba1 0106 	umull	r0, r1, r1, r6
 80025d0:	fb05 f303 	mul.w	r3, r5, r3
 80025d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80025d8:	fb06 3009 	mla	r0, r6, r9, r3
            (((q63_t) (x >> 32) * y)));
 80025dc:	f8dd 8064 	ldr.w	r8, [sp, #100]	; 0x64

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 80025e0:	1843      	adds	r3, r0, r1
 80025e2:	fbaa 010c 	umull	r0, r1, sl, ip
 80025e6:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
            (((q63_t) (x >> 32) * y)));
 80025ea:	990e      	ldr	r1, [sp, #56]	; 0x38
      *(pOut + 1u) = acc_h;

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */

      /* acc =  b0 * x[n] */
      acc = (q63_t) Xn1 *b0;
 80025ec:	9810      	ldr	r0, [sp, #64]	; 0x40

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 80025ee:	9305      	str	r3, [sp, #20]
            (((q63_t) (x >> 32) * y)));
 80025f0:	ea4f 79e8 	mov.w	r9, r8, asr #31
 80025f4:	f8cd 9070 	str.w	r9, [sp, #112]	; 0x70
 80025f8:	fb08 f901 	mul.w	r9, r8, r1
 80025fc:	991d      	ldr	r1, [sp, #116]	; 0x74

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 80025fe:	932c      	str	r3, [sp, #176]	; 0xb0
 8002600:	fb0a f502 	mul.w	r5, sl, r2
 8002604:	fb0c 550b 	mla	r5, ip, fp, r5
 8002608:	fb80 ab01 	smull	sl, fp, r0, r1
            (((q63_t) (x >> 32) * y)));
 800260c:	9814      	ldr	r0, [sp, #80]	; 0x50

      /* acc +=  b1 * x[n-1] */
      acc += (q63_t) Xn2 *b1;
 800260e:	9923      	ldr	r1, [sp, #140]	; 0x8c

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 8002610:	9a13      	ldr	r2, [sp, #76]	; 0x4c
            (((q63_t) (x >> 32) * y)));
 8002612:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8002614:	fb04 f000 	mul.w	r0, r4, r0
 8002618:	9039      	str	r0, [sp, #228]	; 0xe4
 800261a:	981e      	ldr	r0, [sp, #120]	; 0x78
 800261c:	fbc0 ab01 	smlal	sl, fp, r0, r1

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 8002620:	9905      	ldr	r1, [sp, #20]
 8002622:	18ad      	adds	r5, r5, r2
 8002624:	17c8      	asrs	r0, r1, #31
 8002626:	9513      	str	r5, [sp, #76]	; 0x4c
 8002628:	952e      	str	r5, [sp, #184]	; 0xb8
            (((q63_t) (x >> 32) * y)));
 800262a:	9939      	ldr	r1, [sp, #228]	; 0xe4
 800262c:	9d3a      	ldr	r5, [sp, #232]	; 0xe8

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 800262e:	902d      	str	r0, [sp, #180]	; 0xb4
            (((q63_t) (x >> 32) * y)));
 8002630:	fb03 9906 	mla	r9, r3, r6, r9
 8002634:	fba8 2306 	umull	r2, r3, r8, r6

      /* acc +=  b[2] * x[n-2] */
      acc += (q63_t) Xn *b2;
 8002638:	9822      	ldr	r0, [sp, #136]	; 0x88
 800263a:	444b      	add	r3, r9
 800263c:	fb05 190c 	mla	r9, r5, ip, r1
 8002640:	991f      	ldr	r1, [sp, #124]	; 0x7c
 8002642:	fbc1 ab00 	smlal	sl, fp, r1, r0

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 8002646:	e9dd 012c 	ldrd	r0, r1, [sp, #176]	; 0xb0
 800264a:	1812      	adds	r2, r2, r0
 800264c:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800264e:	eb43 0301 	adc.w	r3, r3, r1
 8002652:	17c1      	asrs	r1, r0, #31
 8002654:	912f      	str	r1, [sp, #188]	; 0xbc

      /* acc +=  a1 * y[n-1] */
      acc += mult32x64(Yn1, a1);
 8002656:	eb1a 0a02 	adds.w	sl, sl, r2
 800265a:	eb4b 0b03 	adc.w	fp, fp, r3
 800265e:	e9dd 232e 	ldrd	r2, r3, [sp, #184]	; 0xb8
            (((q63_t) (x >> 32) * y)));
 8002662:	fba4 450c 	umull	r4, r5, r4, ip
 8002666:	444d      	add	r5, r9

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 8002668:	18a4      	adds	r4, r4, r2
 800266a:	eb45 0203 	adc.w	r2, r5, r3

      /* acc +=  a2 * y[n-2] */
      acc += mult32x64(Yn2, a2);
 800266e:	eb1a 0a04 	adds.w	sl, sl, r4

      /* The result is converted to 1.63, Yn2 variable is reused  */
      Yn2 = acc << shift;
 8002672:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002674:	9d15      	ldr	r5, [sp, #84]	; 0x54

      /* acc +=  a1 * y[n-1] */
      acc += mult32x64(Yn1, a1);

      /* acc +=  a2 * y[n-2] */
      acc += mult32x64(Yn2, a2);
 8002676:	eb4b 0002 	adc.w	r0, fp, r2

      /* The result is converted to 1.63, Yn2 variable is reused  */
      Yn2 = acc << shift;
 800267a:	fa2a f103 	lsr.w	r1, sl, r3
 800267e:	fa00 f407 	lsl.w	r4, r0, r7
 8002682:	ea41 0004 	orr.w	r0, r1, r4
 8002686:	fa0a f205 	lsl.w	r2, sl, r5
 800268a:	4603      	mov	r3, r0
 800268c:	ea13 0325 	ands.w	r3, r3, r5, asr #32
 8002690:	bf38      	it	cc
 8002692:	4613      	movcc	r3, r2
 8002694:	fa0a f107 	lsl.w	r1, sl, r7
 8002698:	9309      	str	r3, [sp, #36]	; 0x24
 800269a:	46a1      	mov	r9, r4
 800269c:	9108      	str	r1, [sp, #32]

      /* Calc upper part of acc */
      acc_h = (acc >> 32) & 0xffffffff;

      /* Apply shift for lower part of acc and upper part of acc */
      acc_h = (uint32_t) acc_l >> lShift | acc_h << uShift;
 800269e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80026a0:	9906      	ldr	r1, [sp, #24]

      /* Calc upper part of acc */
      acc_h = (acc >> 32) & 0xffffffff;

      /* Apply shift for lower part of acc and upper part of acc */
      acc_h = (uint32_t) acc_l >> lShift | acc_h << uShift;
 80026a2:	9c20      	ldr	r4, [sp, #128]	; 0x80

      /* Calc upper part of acc */
      acc_h = (acc >> 32) & 0xffffffff;

      /* Apply shift for lower part of acc and upper part of acc */
      acc_h = (uint32_t) acc_l >> lShift | acc_h << uShift;
 80026a4:	9807      	ldr	r0, [sp, #28]

      /* Store the output in the destination buffer in 1.31 format. */
      *(pOut + 2u) = acc_h;

      /* Read the fourth input into Xn, to reuse the value */
      Xn = *pIn++;
 80026a6:	9a1a      	ldr	r2, [sp, #104]	; 0x68

      /* Calc upper part of acc */
      acc_h = (acc >> 32) & 0xffffffff;

      /* Apply shift for lower part of acc and upper part of acc */
      acc_h = (uint32_t) acc_l >> lShift | acc_h << uShift;
 80026a8:	40e9      	lsrs	r1, r5

      /* Calc upper part of acc */
      acc_h = (acc >> 32) & 0xffffffff;

      /* Apply shift for lower part of acc and upper part of acc */
      acc_h = (uint32_t) acc_l >> lShift | acc_h << uShift;
 80026aa:	fa2a f304 	lsr.w	r3, sl, r4
 80026ae:	e9dd 4508 	ldrd	r4, r5, [sp, #32]

      /* Calc upper part of acc */
      acc_h = (acc >> 32) & 0xffffffff;

      /* Apply shift for lower part of acc and upper part of acc */
      acc_h = (uint32_t) acc_l >> lShift | acc_h << uShift;
 80026b2:	40b8      	lsls	r0, r7
 80026b4:	4308      	orrs	r0, r1
 80026b6:	f04f 3aff 	mov.w	sl, #4294967295

      /* Calc upper part of acc */
      acc_h = (acc >> 32) & 0xffffffff;

      /* Apply shift for lower part of acc and upper part of acc */
      acc_h = (uint32_t) acc_l >> lShift | acc_h << uShift;
 80026ba:	ea49 0103 	orr.w	r1, r9, r3
      /* Read the third input into Xn1, to reuse the value */
      Xn1 = *pIn++;

      /* The result is converted to 1.31 */
      /* Store the output in the destination buffer. */
      *(pOut + 1u) = acc_h;
 80026be:	f8dd 906c 	ldr.w	r9, [sp, #108]	; 0x6c
 80026c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80026c4:	f8c9 0004 	str.w	r0, [r9, #4]
 80026c8:	ea04 040a 	and.w	r4, r4, sl

      /* Apply shift for lower part of acc and upper part of acc */
      acc_h = (uint32_t) acc_l >> lShift | acc_h << uShift;

      /* Store the output in the destination buffer in 1.31 format. */
      *(pOut + 2u) = acc_h;
 80026cc:	f8c9 1008 	str.w	r1, [r9, #8]
 80026d0:	f04f 0b00 	mov.w	fp, #0
 80026d4:	fba4 0106 	umull	r0, r1, r4, r6
 80026d8:	e9cd 0104 	strd	r0, r1, [sp, #16]

      /* Read the fourth input into Xn, to reuse the value */
      Xn = *pIn++;
 80026dc:	f8d2 a00c 	ldr.w	sl, [r2, #12]
 80026e0:	990c      	ldr	r1, [sp, #48]	; 0x30
            (((q63_t) (x >> 32) * y)));
 80026e2:	9a09      	ldr	r2, [sp, #36]	; 0x24

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 80026e4:	ea05 050b 	and.w	r5, r5, fp
 80026e8:	fb04 f303 	mul.w	r3, r4, r3
 80026ec:	9c14      	ldr	r4, [sp, #80]	; 0x50
 80026ee:	fb06 3305 	mla	r3, r6, r5, r3
 80026f2:	9d05      	ldr	r5, [sp, #20]
 80026f4:	fb01 f904 	mul.w	r9, r1, r4
            (((q63_t) (x >> 32) * y)));
 80026f8:	17d4      	asrs	r4, r2, #31

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 80026fa:	195b      	adds	r3, r3, r5
 80026fc:	fba1 010c 	umull	r0, r1, r1, ip
            (((q63_t) (x >> 32) * y)));
 8002700:	9412      	str	r4, [sp, #72]	; 0x48
 8002702:	9d0e      	ldr	r5, [sp, #56]	; 0x38

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 8002704:	9305      	str	r3, [sp, #20]
 8002706:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800270a:	9330      	str	r3, [sp, #192]	; 0xc0
 800270c:	980d      	ldr	r0, [sp, #52]	; 0x34
            (((q63_t) (x >> 32) * y)));
 800270e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8002710:	fb02 fb05 	mul.w	fp, r2, r5
 8002714:	fb03 bb06 	mla	fp, r3, r6, fp

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 8002718:	fb0c 9900 	mla	r9, ip, r0, r9
 800271c:	4489      	add	r9, r1
            (((q63_t) (x >> 32) * y)));
 800271e:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
      /* acc =  b0 * x[n] */
      acc = (q63_t) Xn *b0;
 8002722:	991d      	ldr	r1, [sp, #116]	; 0x74
 8002724:	f8dd b050 	ldr.w	fp, [sp, #80]	; 0x50

      /* acc +=  b1 * x[n-1] */
      acc += (q63_t) Xn1 *b1;
 8002728:	9810      	ldr	r0, [sp, #64]	; 0x40
 800272a:	fb08 fb0b 	mul.w	fp, r8, fp
      /* Read the fourth input into Xn, to reuse the value */
      Xn = *pIn++;

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
      /* acc =  b0 * x[n] */
      acc = (q63_t) Xn *b0;
 800272e:	fb8a 4501 	smull	r4, r5, sl, r1

      /* acc +=  b1 * x[n-1] */
      acc += (q63_t) Xn1 *b1;
 8002732:	991e      	ldr	r1, [sp, #120]	; 0x78
 8002734:	f8cd b088 	str.w	fp, [sp, #136]	; 0x88

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 8002738:	f8dd b014 	ldr.w	fp, [sp, #20]
 800273c:	fbc1 4500 	smlal	r4, r5, r1, r0
            (((q63_t) (x >> 32) * y)));
 8002740:	980c      	ldr	r0, [sp, #48]	; 0x30
 8002742:	fba2 2306 	umull	r2, r3, r2, r6

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 8002746:	ea4f 7beb 	mov.w	fp, fp, asr #31
 800274a:	f8cd b0c4 	str.w	fp, [sp, #196]	; 0xc4
            (((q63_t) (x >> 32) * y)));
 800274e:	18c3      	adds	r3, r0, r3

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 8002750:	f8cd 901c 	str.w	r9, [sp, #28]
 8002754:	f8cd 90c8 	str.w	r9, [sp, #200]	; 0xc8
            (((q63_t) (x >> 32) * y)));
 8002758:	9822      	ldr	r0, [sp, #136]	; 0x88
 800275a:	f8dd 9070 	ldr.w	r9, [sp, #112]	; 0x70

      /* acc +=  b[2] * x[n-2] */
      acc += (q63_t) Xn2 *b2;
 800275e:	9923      	ldr	r1, [sp, #140]	; 0x8c

      /* Store the output in the destination buffer in 1.31 format. */
      *(pOut + 2u) = acc_h;

      /* Read the fourth input into Xn, to reuse the value */
      Xn = *pIn++;
 8002760:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
 8002764:	fb09 0b0c 	mla	fp, r9, ip, r0

      /* acc +=  b1 * x[n-1] */
      acc += (q63_t) Xn1 *b1;

      /* acc +=  b[2] * x[n-2] */
      acc += (q63_t) Xn2 *b2;
 8002768:	981f      	ldr	r0, [sp, #124]	; 0x7c
 800276a:	fbc0 4501 	smlal	r4, r5, r0, r1

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 800276e:	e9dd 0130 	ldrd	r0, r1, [sp, #192]	; 0xc0
 8002772:	1812      	adds	r2, r2, r0
 8002774:	eb43 0301 	adc.w	r3, r3, r1
 8002778:	9907      	ldr	r1, [sp, #28]
 800277a:	17c8      	asrs	r0, r1, #31
 800277c:	9033      	str	r0, [sp, #204]	; 0xcc

      /* acc +=  a1 * y[n-1] */
      acc += mult32x64(Yn2, a1);
 800277e:	18a4      	adds	r4, r4, r2
 8002780:	eb45 0503 	adc.w	r5, r5, r3
 8002784:	e9dd 2332 	ldrd	r2, r3, [sp, #200]	; 0xc8
            (((q63_t) (x >> 32) * y)));
 8002788:	fba8 890c 	umull	r8, r9, r8, ip
 800278c:	44d9      	add	r9, fp

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 800278e:	eb18 0802 	adds.w	r8, r8, r2
 8002792:	eb49 0203 	adc.w	r2, r9, r3

      /* acc +=  a2 * y[n-2] */
      acc += mult32x64(Yn1, a2);

      /* The result is converted to 1.63, Yn1 variable is reused  */
      Yn1 = acc << shift;
 8002796:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 * Two related functions are provided in the CMSIS DSP library.    
 * <code>arm_biquad_cascade_df1_q31()</code> implements a Biquad cascade with 32-bit coefficients and state variables with a Q63 accumulator.    
 * <code>arm_biquad_cascade_df1_fast_q31()</code> implements a Biquad cascade with 32-bit coefficients and state variables with a Q31 accumulator.    
 */

void arm_biquad_cas_df1_32x64_q31(
 800279a:	981a      	ldr	r0, [sp, #104]	; 0x68

      /* acc +=  a1 * y[n-1] */
      acc += mult32x64(Yn2, a1);

      /* acc +=  a2 * y[n-2] */
      acc += mult32x64(Yn1, a2);
 800279c:	eb14 0408 	adds.w	r4, r4, r8
 80027a0:	eb45 0102 	adc.w	r1, r5, r2

      /* The result is converted to 1.63, Yn1 variable is reused  */
      Yn1 = acc << shift;
 80027a4:	fa24 f30b 	lsr.w	r3, r4, fp
 80027a8:	fa01 f907 	lsl.w	r9, r1, r7
 80027ac:	ea43 0209 	orr.w	r2, r3, r9
 80027b0:	f8dd b054 	ldr.w	fp, [sp, #84]	; 0x54
 80027b4:	920b      	str	r2, [sp, #44]	; 0x2c

      /* Calc upper part of acc */
      acc_h = (acc >> 32) & 0xffffffff;

      /* Apply shift for lower part of acc and upper part of acc */
      acc_h = (uint32_t) acc_l >> lShift | acc_h << uShift;
 80027b6:	9920      	ldr	r1, [sp, #128]	; 0x80

      /* acc +=  a2 * y[n-2] */
      acc += mult32x64(Yn1, a2);

      /* The result is converted to 1.63, Yn1 variable is reused  */
      Yn1 = acc << shift;
 80027b8:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
      *(pOut + 1u) = acc_h;

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */

      /* acc =  b0 * x[n] */
      acc = (q63_t) Xn1 *b0;
 80027bc:	9b10      	ldr	r3, [sp, #64]	; 0x40

      /* acc +=  a2 * y[n-2] */
      acc += mult32x64(Yn1, a2);

      /* The result is converted to 1.63, Yn1 variable is reused  */
      Yn1 = acc << shift;
 80027be:	fa04 f50b 	lsl.w	r5, r4, fp

      /* Calc upper part of acc */
      acc_h = (acc >> 32) & 0xffffffff;

      /* Apply shift for lower part of acc and upper part of acc */
      acc_h = (uint32_t) acc_l >> lShift | acc_h << uShift;
 80027c2:	fa24 f201 	lsr.w	r2, r4, r1

      /* acc +=  a2 * y[n-2] */
      acc += mult32x64(Yn1, a2);

      /* The result is converted to 1.63, Yn1 variable is reused  */
      Yn1 = acc << shift;
 80027c6:	ea18 082b 	ands.w	r8, r8, fp, asr #32
 80027ca:	bf38      	it	cc
 80027cc:	46a8      	movcc	r8, r5

      /* Calc upper part of acc */
      acc_h = (acc >> 32) & 0xffffffff;

      /* Apply shift for lower part of acc and upper part of acc */
      acc_h = (uint32_t) acc_l >> lShift | acc_h << uShift;
 80027ce:	ea49 0502 	orr.w	r5, r9, r2

      /* Store the output in the destination buffer in 1.31 format. */
      *(pOut + 3u) = acc_h;
 80027d2:	f8dd 906c 	ldr.w	r9, [sp, #108]	; 0x6c

      /* acc +=  a2 * y[n-2] */
      acc += mult32x64(Yn1, a2);

      /* The result is converted to 1.63, Yn1 variable is reused  */
      Yn1 = acc << shift;
 80027d6:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 80027da:	fa04 fb07 	lsl.w	fp, r4, r7

      /* Apply shift for lower part of acc and upper part of acc */
      acc_h = (uint32_t) acc_l >> lShift | acc_h << uShift;

      /* Store the output in the destination buffer in 1.31 format. */
      *(pOut + 3u) = acc_h;
 80027de:	f8c9 500c 	str.w	r5, [r9, #12]
      /* Yn1 = acc    */
      Xn2 = Xn1;
      Xn1 = Xn;

      /* update output pointer */
      pOut += 4u;
 80027e2:	464c      	mov	r4, r9

    sample = blockSize >> 2u;

    /* First part of the processing with loop unrolling. Compute 4 outputs at a time.    
     ** a second loop below computes the remaining 1 to 3 samples. */
    while(sample > 0u)
 80027e4:	9d38      	ldr	r5, [sp, #224]	; 0xe0

      /* acc +=  a2 * y[n-2] */
      acc += mult32x64(Yn1, a2);

      /* The result is converted to 1.63, Yn1 variable is reused  */
      Yn1 = acc << shift;
 80027e6:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 * Two related functions are provided in the CMSIS DSP library.    
 * <code>arm_biquad_cascade_df1_q31()</code> implements a Biquad cascade with 32-bit coefficients and state variables with a Q63 accumulator.    
 * <code>arm_biquad_cascade_df1_fast_q31()</code> implements a Biquad cascade with 32-bit coefficients and state variables with a Q31 accumulator.    
 */

void arm_biquad_cas_df1_32x64_q31(
 80027ea:	3010      	adds	r0, #16
      /* Yn1 = acc    */
      Xn2 = Xn1;
      Xn1 = Xn;

      /* update output pointer */
      pOut += 4u;
 80027ec:	3410      	adds	r4, #16
      /* Read the fourth input into Xn, to reuse the value */
      Xn = *pIn++;

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
      /* acc =  b0 * x[n] */
      acc = (q63_t) Xn *b0;
 80027ee:	4651      	mov	r1, sl
      *(pOut + 1u) = acc_h;

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */

      /* acc =  b0 * x[n] */
      acc = (q63_t) Xn1 *b0;
 80027f0:	17da      	asrs	r2, r3, #31
 * Two related functions are provided in the CMSIS DSP library.    
 * <code>arm_biquad_cascade_df1_q31()</code> implements a Biquad cascade with 32-bit coefficients and state variables with a Q63 accumulator.    
 * <code>arm_biquad_cascade_df1_fast_q31()</code> implements a Biquad cascade with 32-bit coefficients and state variables with a Q31 accumulator.    
 */

void arm_biquad_cas_df1_32x64_q31(
 80027f2:	901a      	str	r0, [sp, #104]	; 0x68
      /* Yn1 = acc    */
      Xn2 = Xn1;
      Xn1 = Xn;

      /* update output pointer */
      pOut += 4u;
 80027f4:	941b      	str	r4, [sp, #108]	; 0x6c
      /* Read the fourth input into Xn, to reuse the value */
      Xn = *pIn++;

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
      /* acc =  b0 * x[n] */
      acc = (q63_t) Xn *b0;
 80027f6:	17c8      	asrs	r0, r1, #31

    sample = blockSize >> 2u;

    /* First part of the processing with loop unrolling. Compute 4 outputs at a time.    
     ** a second loop below computes the remaining 1 to 3 samples. */
    while(sample > 0u)
 80027f8:	1e6c      	subs	r4, r5, #1

      /* Apply shift for lower part of acc and upper part of acc */
      acc_h = (uint32_t) acc_l >> lShift | acc_h << uShift;

      /* Read the third input into Xn1, to reuse the value */
      Xn1 = *pIn++;
 80027fa:	469b      	mov	fp, r3

    sample = blockSize >> 2u;

    /* First part of the processing with loop unrolling. Compute 4 outputs at a time.    
     ** a second loop below computes the remaining 1 to 3 samples. */
    while(sample > 0u)
 80027fc:	9438      	str	r4, [sp, #224]	; 0xe0
 80027fe:	f47f ada9 	bne.w	8002354 <arm_biquad_cas_df1_32x64_q31+0xd0>
 8002802:	9e3b      	ldr	r6, [sp, #236]	; 0xec
 8002804:	f8dd c118 	ldr.w	ip, [sp, #280]	; 0x118
 8002808:	930c      	str	r3, [sp, #48]	; 0x30
 800280a:	4605      	mov	r5, r0
      /* Yn1 = acc    */
      Xn2 = Xn1;
      Xn1 = Xn;

      /* update output pointer */
      pOut += 4u;
 800280c:	9847      	ldr	r0, [sp, #284]	; 0x11c
 800280e:	4614      	mov	r4, r2
 8002810:	eb06 020c 	add.w	r2, r6, ip
 8002814:	923b      	str	r2, [sp, #236]	; 0xec
 8002816:	901a      	str	r0, [sp, #104]	; 0x68

    /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
     ** No loop unrolling is used. */
    sample = (blockSize & 0x3u);

    while(sample > 0u)
 8002818:	9e45      	ldr	r6, [sp, #276]	; 0x114
 800281a:	2e00      	cmp	r6, #0
 800281c:	f000 80ce 	beq.w	80029bc <arm_biquad_cas_df1_32x64_q31+0x738>
 8002820:	f8dd a108 	ldr.w	sl, [sp, #264]	; 0x108
 8002824:	f8dd c104 	ldr.w	ip, [sp, #260]	; 0x104
 8002828:	9614      	str	r6, [sp, #80]	; 0x50
 800282a:	ea4f 73ec 	mov.w	r3, ip, asr #31
 800282e:	ea4f 77ea 	mov.w	r7, sl, asr #31
 8002832:	9710      	str	r7, [sp, #64]	; 0x40
 8002834:	931b      	str	r3, [sp, #108]	; 0x6c
 8002836:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 8002838:	f8cd a018 	str.w	sl, [sp, #24]
 800283c:	469b      	mov	fp, r3
 800283e:	e005      	b.n	800284c <arm_biquad_cas_df1_32x64_q31+0x5c8>
 8002840:	f8dd b06c 	ldr.w	fp, [sp, #108]	; 0x6c
      /* Yn1 = acc    */
      Xn2 = Xn1;
      Xn1 = Xn;
      Yn2 = Yn1;
      /* The result is converted to 1.63, Yn1 variable is reused  */
      Yn1 = acc << shift;
 8002844:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8002848:	900b      	str	r0, [sp, #44]	; 0x2c
    sample = (blockSize & 0x3u);

    while(sample > 0u)
    {
      /* Read the input */
      Xn = *pIn++;
 800284a:	4637      	mov	r7, r6
 800284c:	e9dd 450a 	ldrd	r4, r5, [sp, #40]	; 0x28
 8002850:	f04f 38ff 	mov.w	r8, #4294967295
 8002854:	ea04 0408 	and.w	r4, r4, r8
 8002858:	f04f 0900 	mov.w	r9, #0
 800285c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8002860:	fb04 fa0b 	mul.w	sl, r4, fp
 8002864:	ea05 0509 	and.w	r5, r5, r9
 8002868:	fba4 230c 	umull	r2, r3, r4, ip
 800286c:	fb0c a205 	mla	r2, ip, r5, sl
 8002870:	18d5      	adds	r5, r2, r3
 8002872:	9b06      	ldr	r3, [sp, #24]
 8002874:	f8dd b0ec 	ldr.w	fp, [sp, #236]	; 0xec
 8002878:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800287a:	f85b 6b04 	ldr.w	r6, [fp], #4
 800287e:	9534      	str	r5, [sp, #208]	; 0xd0
 8002880:	ea00 0008 	and.w	r0, r0, r8
 8002884:	fba0 2303 	umull	r2, r3, r0, r3
 8002888:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800288c:	9a06      	ldr	r2, [sp, #24]
            (((q63_t) (x >> 32) * y)));
 800288e:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8002892:	f8cd b0ec 	str.w	fp, [sp, #236]	; 0xec

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 8002896:	fb00 fa04 	mul.w	sl, r0, r4
 800289a:	ea01 0109 	and.w	r1, r1, r9
 800289e:	fb02 a101 	mla	r1, r2, r1, sl
            (((q63_t) (x >> 32) * y)));
 80028a2:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80028a4:	f8dd b06c 	ldr.w	fp, [sp, #108]	; 0x6c

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 80028a8:	18c9      	adds	r1, r1, r3

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */

      /* acc =  b0 * x[n] */
      acc = (q63_t) Xn *b0;
 80028aa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80028ac:	910f      	str	r1, [sp, #60]	; 0x3c
            (((q63_t) (x >> 32) * y)));
 80028ae:	17e2      	asrs	r2, r4, #31
 80028b0:	fb08 f00b 	mul.w	r0, r8, fp
 80028b4:	fb86 ab03 	smull	sl, fp, r6, r3

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 80028b8:	462b      	mov	r3, r5
            (((q63_t) (x >> 32) * y)));
 80028ba:	9208      	str	r2, [sp, #32]

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 80028bc:	17db      	asrs	r3, r3, #31
            (((q63_t) (x >> 32) * y)));
 80028be:	9a10      	ldr	r2, [sp, #64]	; 0x40

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 80028c0:	9335      	str	r3, [sp, #212]	; 0xd4
 80028c2:	9136      	str	r1, [sp, #216]	; 0xd8
            (((q63_t) (x >> 32) * y)));
 80028c4:	9b06      	ldr	r3, [sp, #24]
 80028c6:	9908      	ldr	r1, [sp, #32]
      /* acc +=  b1 * x[n-1] */
      acc += (q63_t) Xn1 *b1;
 80028c8:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 80028ca:	ea4f 79e8 	mov.w	r9, r8, asr #31
 80028ce:	fb09 000c 	mla	r0, r9, ip, r0
 80028d2:	fb04 f202 	mul.w	r2, r4, r2
 80028d6:	fba8 890c 	umull	r8, r9, r8, ip
 80028da:	fb01 2103 	mla	r1, r1, r3, r2
 80028de:	4481      	add	r9, r0
      /* acc +=  b[2] * x[n-2] */
      acc += (q63_t) Xn2 *b2;
 80028e0:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80028e2:	980c      	ldr	r0, [sp, #48]	; 0x30
      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */

      /* acc =  b0 * x[n] */
      acc = (q63_t) Xn *b0;
      /* acc +=  b1 * x[n-1] */
      acc += (q63_t) Xn1 *b1;
 80028e4:	fbc5 ab07 	smlal	sl, fp, r5, r7
      /* acc +=  b[2] * x[n-2] */
      acc += (q63_t) Xn2 *b2;
 80028e8:	fbc2 ab00 	smlal	sl, fp, r2, r0
 80028ec:	fba4 4503 	umull	r4, r5, r4, r3

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 80028f0:	e9dd 2334 	ldrd	r2, r3, [sp, #208]	; 0xd0
 80028f4:	eb18 0802 	adds.w	r8, r8, r2
 80028f8:	eb49 0903 	adc.w	r9, r9, r3
 80028fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80028fe:	17d8      	asrs	r0, r3, #31
 8002900:	9037      	str	r0, [sp, #220]	; 0xdc
      /* acc +=  a1 * y[n-1] */
      acc += mult32x64(Yn1, a1);
 8002902:	eb1a 0a08 	adds.w	sl, sl, r8
 8002906:	eb4b 0b09 	adc.w	fp, fp, r9
 800290a:	e9dd 8936 	ldrd	r8, r9, [sp, #216]	; 0xd8
            (((q63_t) (x >> 32) * y)));
 800290e:	194d      	adds	r5, r1, r5

  static __INLINE q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 8002910:	eb14 0408 	adds.w	r4, r4, r8
 8002914:	eb45 0109 	adc.w	r1, r5, r9
      /* Yn1 = acc    */
      Xn2 = Xn1;
      Xn1 = Xn;
      Yn2 = Yn1;
      /* The result is converted to 1.63, Yn1 variable is reused  */
      Yn1 = acc << shift;
 8002918:	f8dd 80f0 	ldr.w	r8, [sp, #240]	; 0xf0
 800291c:	f8dd 9054 	ldr.w	r9, [sp, #84]	; 0x54
 8002920:	9b21      	ldr	r3, [sp, #132]	; 0x84

      /* Calc upper part of acc */
      acc_h = (acc >> 32) & 0xffffffff;

      /* Apply shift for lower part of acc and upper part of acc */
      acc_h = (uint32_t) acc_l >> lShift | acc_h << uShift;
 8002922:	9d20      	ldr	r5, [sp, #128]	; 0x80
      /* acc +=  b[2] * x[n-2] */
      acc += (q63_t) Xn2 *b2;
      /* acc +=  a1 * y[n-1] */
      acc += mult32x64(Yn1, a1);
      /* acc +=  a2 * y[n-2] */
      acc += mult32x64(Yn2, a2);
 8002924:	eb1a 0a04 	adds.w	sl, sl, r4
 8002928:	eb4b 0b01 	adc.w	fp, fp, r1
      /* Yn1 = acc    */
      Xn2 = Xn1;
      Xn1 = Xn;
      Yn2 = Yn1;
      /* The result is converted to 1.63, Yn1 variable is reused  */
      Yn1 = acc << shift;
 800292c:	fa0a f409 	lsl.w	r4, sl, r9
 8002930:	fa0b f208 	lsl.w	r2, fp, r8
 8002934:	e9dd 890a 	ldrd	r8, r9, [sp, #40]	; 0x28
 8002938:	fa2a f003 	lsr.w	r0, sl, r3
 800293c:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8002940:	f8dd 9054 	ldr.w	r9, [sp, #84]	; 0x54
 8002944:	970c      	str	r7, [sp, #48]	; 0x30
 8002946:	4310      	orrs	r0, r2

      /* Calc upper part of acc */
      acc_h = (acc >> 32) & 0xffffffff;

      /* Apply shift for lower part of acc and upper part of acc */
      acc_h = (uint32_t) acc_l >> lShift | acc_h << uShift;
 8002948:	fa2a f505 	lsr.w	r5, sl, r5
      /* Yn1 = acc    */
      Xn2 = Xn1;
      Xn1 = Xn;
      Yn2 = Yn1;
      /* The result is converted to 1.63, Yn1 variable is reused  */
      Yn1 = acc << shift;
 800294c:	ea10 0029 	ands.w	r0, r0, r9, asr #32
 8002950:	bf38      	it	cc
 8002952:	4620      	movcc	r0, r4

      /* Apply shift for lower part of acc and upper part of acc */
      acc_h = (uint32_t) acc_l >> lShift | acc_h << uShift;

      /* Store the output in the destination buffer in 1.31 format. */
      *pOut++ = acc_h;
 8002954:	9c1a      	ldr	r4, [sp, #104]	; 0x68

      /* Calc upper part of acc */
      acc_h = (acc >> 32) & 0xffffffff;

      /* Apply shift for lower part of acc and upper part of acc */
      acc_h = (uint32_t) acc_l >> lShift | acc_h << uShift;
 8002956:	432a      	orrs	r2, r5

      /* Store the output in the destination buffer in 1.31 format. */
      *pOut++ = acc_h;
 8002958:	f844 2b04 	str.w	r2, [r4], #4
      /* Yn1 = acc    */
      Xn2 = Xn1;
      Xn1 = Xn;
      Yn2 = Yn1;
      /* The result is converted to 1.63, Yn1 variable is reused  */
      Yn1 = acc << shift;
 800295c:	9d3c      	ldr	r5, [sp, #240]	; 0xf0

    /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
     ** No loop unrolling is used. */
    sample = (blockSize & 0x3u);

    while(sample > 0u)
 800295e:	9a14      	ldr	r2, [sp, #80]	; 0x50

      /* Apply shift for lower part of acc and upper part of acc */
      acc_h = (uint32_t) acc_l >> lShift | acc_h << uShift;

      /* Store the output in the destination buffer in 1.31 format. */
      *pOut++ = acc_h;
 8002960:	941a      	str	r4, [sp, #104]	; 0x68
      /* Yn1 = acc    */
      Xn2 = Xn1;
      Xn1 = Xn;
      Yn2 = Yn1;
      /* The result is converted to 1.63, Yn1 variable is reused  */
      Yn1 = acc << shift;
 8002962:	fa0a fa05 	lsl.w	sl, sl, r5
      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */

      /* acc =  b0 * x[n] */
      acc = (q63_t) Xn *b0;
      /* acc +=  b1 * x[n-1] */
      acc += (q63_t) Xn1 *b1;
 8002966:	17fc      	asrs	r4, r7, #31
      Xn = *pIn++;

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */

      /* acc =  b0 * x[n] */
      acc = (q63_t) Xn *b0;
 8002968:	17f5      	asrs	r5, r6, #31

    /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
     ** No loop unrolling is used. */
    sample = (blockSize & 0x3u);

    while(sample > 0u)
 800296a:	3a01      	subs	r2, #1
      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */

      /* acc =  b0 * x[n] */
      acc = (q63_t) Xn *b0;
      /* acc +=  b1 * x[n-1] */
      acc += (q63_t) Xn1 *b1;
 800296c:	463b      	mov	r3, r7
      Xn = *pIn++;

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */

      /* acc =  b0 * x[n] */
      acc = (q63_t) Xn *b0;
 800296e:	4631      	mov	r1, r6

    /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
     ** No loop unrolling is used. */
    sample = (blockSize & 0x3u);

    while(sample > 0u)
 8002970:	9214      	str	r2, [sp, #80]	; 0x50
 8002972:	f47f af65 	bne.w	8002840 <arm_biquad_cas_df1_32x64_q31+0x5bc>
 8002976:	4652      	mov	r2, sl
 8002978:	4606      	mov	r6, r0
    /* Reset to destination buffer working pointer */
    pOut = pDst;

    /*  Store the updated state variables back into the pState array */
    /*  Store the updated state variables back into the pState array */
    *pState++ = (q63_t) Xn1;
 800297a:	f8dd c0fc 	ldr.w	ip, [sp, #252]	; 0xfc
 800297e:	f84c 5c1c 	str.w	r5, [ip, #-28]
    *pState++ = (q63_t) Xn2;
 8002982:	9d3d      	ldr	r5, [sp, #244]	; 0xf4
    /* Reset to destination buffer working pointer */
    pOut = pDst;

    /*  Store the updated state variables back into the pState array */
    /*  Store the updated state variables back into the pState array */
    *pState++ = (q63_t) Xn1;
 8002984:	f84c 1c20 	str.w	r1, [ip, #-32]
    *pState++ = (q63_t) Xn2;
    *pState++ = Yn1;
    *pState++ = Yn2;
 8002988:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
      /* decrement the loop counter */
      sample--;
    }

    /*  The first stage output is given as input to the second stage. */
    pIn = pDst;
 800298c:	9943      	ldr	r1, [sp, #268]	; 0x10c

    /*  Store the updated state variables back into the pState array */
    /*  Store the updated state variables back into the pState array */
    *pState++ = (q63_t) Xn1;
    *pState++ = (q63_t) Xn2;
    *pState++ = Yn1;
 800298e:	60aa      	str	r2, [r5, #8]
    pOut = pDst;

    /*  Store the updated state variables back into the pState array */
    /*  Store the updated state variables back into the pState array */
    *pState++ = (q63_t) Xn1;
    *pState++ = (q63_t) Xn2;
 8002990:	e885 0018 	stmia.w	r5, {r3, r4}
    *pState++ = Yn1;
    *pState++ = Yn2;

  } while(--stage);
 8002994:	9a40      	ldr	r2, [sp, #256]	; 0x100
 8002996:	9b3f      	ldr	r3, [sp, #252]	; 0xfc
      /* decrement the loop counter */
      sample--;
    }

    /*  The first stage output is given as input to the second stage. */
    pIn = pDst;
 8002998:	913b      	str	r1, [sp, #236]	; 0xec
 800299a:	4628      	mov	r0, r5
 800299c:	3320      	adds	r3, #32
 800299e:	3020      	adds	r0, #32
    *pState++ = (q63_t) Xn1;
    *pState++ = (q63_t) Xn2;
    *pState++ = Yn1;
    *pState++ = Yn2;

  } while(--stage);
 80029a0:	1e51      	subs	r1, r2, #1

    /*  Store the updated state variables back into the pState array */
    /*  Store the updated state variables back into the pState array */
    *pState++ = (q63_t) Xn1;
    *pState++ = (q63_t) Xn2;
    *pState++ = Yn1;
 80029a2:	60ee      	str	r6, [r5, #12]
    *pState++ = Yn2;
 80029a4:	46aa      	mov	sl, r5
 80029a6:	e9c5 8904 	strd	r8, r9, [r5, #16]
 80029aa:	933f      	str	r3, [sp, #252]	; 0xfc
 80029ac:	903d      	str	r0, [sp, #244]	; 0xf4

  } while(--stage);
 80029ae:	9140      	str	r1, [sp, #256]	; 0x100
 80029b0:	f47f ac92 	bne.w	80022d8 <arm_biquad_cas_df1_32x64_q31+0x54>
    *pState++ = Yn2;

  } while(--stage);

#endif /*    #ifndef ARM_MATH_CM0_FAMILY     */
}
 80029b4:	b048      	add	sp, #288	; 0x120
 80029b6:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80029ba:	4770      	bx	lr

    /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
     ** No loop unrolling is used. */
    sample = (blockSize & 0x3u);

    while(sample > 0u)
 80029bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80029be:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80029c0:	e7db      	b.n	800297a <arm_biquad_cas_df1_32x64_q31+0x6f6>
 80029c2:	991c      	ldr	r1, [sp, #112]	; 0x70
 80029c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30

    sample = blockSize >> 2u;

    /* First part of the processing with loop unrolling. Compute 4 outputs at a time.    
     ** a second loop below computes the remaining 1 to 3 samples. */
    while(sample > 0u)
 80029c6:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 80029c8:	17cd      	asrs	r5, r1, #31
 80029ca:	17dc      	asrs	r4, r3, #31
 80029cc:	921a      	str	r2, [sp, #104]	; 0x68
 80029ce:	e723      	b.n	8002818 <arm_biquad_cas_df1_32x64_q31+0x594>

080029d0 <arm_biquad_cascade_df1_init_q31>:
  arm_biquad_casd_df1_inst_q31 * S,
  uint8_t numStages,
  q31_t * pCoeffs,
  q31_t * pState,
  int8_t postShift)
{
 80029d0:	b538      	push	{r3, r4, r5, lr}
 80029d2:	4604      	mov	r4, r0
 80029d4:	461d      	mov	r5, r3
  /* Assign filter stages */
  S->numStages = numStages;

  /* Assign postShift to be applied to the output */
  S->postShift = postShift;
 80029d6:	f99d 3010 	ldrsb.w	r3, [sp, #16]

  /* Assign coefficient pointer */
  S->pCoeffs = pCoeffs;
 80029da:	6082      	str	r2, [r0, #8]
  arm_biquad_casd_df1_inst_q31 * S,
  uint8_t numStages,
  q31_t * pCoeffs,
  q31_t * pState,
  int8_t postShift)
{
 80029dc:	460a      	mov	r2, r1
  /* Assign filter stages */
  S->numStages = numStages;
 80029de:	6021      	str	r1, [r4, #0]

  /* Assign postShift to be applied to the output */
  S->postShift = postShift;
 80029e0:	7303      	strb	r3, [r0, #12]

  /* Assign coefficient pointer */
  S->pCoeffs = pCoeffs;

  /* Clear state buffer and size is always 4 * numStages */
  memset(pState, 0, (4u * (uint32_t) numStages) * sizeof(q31_t));
 80029e2:	2100      	movs	r1, #0
 80029e4:	4628      	mov	r0, r5
 80029e6:	0112      	lsls	r2, r2, #4
 80029e8:	f001 fd4c 	bl	8004484 <memset>

  /* Assign state pointer */
  S->pState = pState;
 80029ec:	6065      	str	r5, [r4, #4]
 80029ee:	bd38      	pop	{r3, r4, r5, pc}

080029f0 <arm_biquad_cascade_df1_q31>:
void arm_biquad_cascade_df1_q31(
  const arm_biquad_casd_df1_inst_q31 * S,
  q31_t * pSrc,
  q31_t * pDst,
  uint32_t blockSize)
{
 80029f0:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  q63_t acc;                                     /*  accumulator                   */
  uint32_t uShift = ((uint32_t) S->postShift + 1u);
  uint32_t lShift = 32u - uShift;                /*  Shift to be applied to the output */
  q31_t *pIn = pSrc;                             /*  input pointer initialization  */
  q31_t *pOut = pDst;                            /*  output pointer initialization */
  q31_t *pState = S->pState;                     /*  pState pointer initialization */
 80029f4:	6845      	ldr	r5, [r0, #4]
  q31_t * pSrc,
  q31_t * pDst,
  uint32_t blockSize)
{
  q63_t acc;                                     /*  accumulator                   */
  uint32_t uShift = ((uint32_t) S->postShift + 1u);
 80029f6:	7b04      	ldrb	r4, [r0, #12]
  uint32_t lShift = 32u - uShift;                /*  Shift to be applied to the output */
  q31_t *pIn = pSrc;                             /*  input pointer initialization  */
  q31_t *pOut = pDst;                            /*  output pointer initialization */
  q31_t *pState = S->pState;                     /*  pState pointer initialization */
  q31_t *pCoeffs = S->pCoeffs;                   /*  coeff pointer initialization  */
 80029f8:	6886      	ldr	r6, [r0, #8]
  q31_t Xn1, Xn2, Yn1, Yn2;                      /*  Filter state variables        */
  q31_t b0, b1, b2, a1, a2;                      /*  Filter coefficients           */
  q31_t Xn;                                      /*  temporary input               */
  uint32_t sample, stage = S->numStages;         /*  loop counters                     */
 80029fa:	6800      	ldr	r0, [r0, #0]
void arm_biquad_cascade_df1_q31(
  const arm_biquad_casd_df1_inst_q31 * S,
  q31_t * pSrc,
  q31_t * pDst,
  uint32_t blockSize)
{
 80029fc:	b098      	sub	sp, #96	; 0x60
 80029fe:	089f      	lsrs	r7, r3, #2
  q63_t acc;                                     /*  accumulator                   */
  uint32_t uShift = ((uint32_t) S->postShift + 1u);
  uint32_t lShift = 32u - uShift;                /*  Shift to be applied to the output */
  q31_t *pIn = pSrc;                             /*  input pointer initialization  */
  q31_t *pOut = pDst;                            /*  output pointer initialization */
  q31_t *pState = S->pState;                     /*  pState pointer initialization */
 8002a00:	950c      	str	r5, [sp, #48]	; 0x30
  q31_t * pDst,
  uint32_t blockSize)
{
  q63_t acc;                                     /*  accumulator                   */
  uint32_t uShift = ((uint32_t) S->postShift + 1u);
  uint32_t lShift = 32u - uShift;                /*  Shift to be applied to the output */
 8002a02:	f1c4 051f 	rsb	r5, r4, #31
 8002a06:	9504      	str	r5, [sp, #16]
  q31_t *pIn = pSrc;                             /*  input pointer initialization  */
  q31_t *pOut = pDst;                            /*  output pointer initialization */
  q31_t *pState = S->pState;                     /*  pState pointer initialization */
  q31_t *pCoeffs = S->pCoeffs;                   /*  coeff pointer initialization  */
 8002a08:	960d      	str	r6, [sp, #52]	; 0x34
  uint32_t blockSize)
{
  q63_t acc;                                     /*  accumulator                   */
  uint32_t uShift = ((uint32_t) S->postShift + 1u);
  uint32_t lShift = 32u - uShift;                /*  Shift to be applied to the output */
  q31_t *pIn = pSrc;                             /*  input pointer initialization  */
 8002a0a:	910e      	str	r1, [sp, #56]	; 0x38
 *    
 * \par    
 * Refer to the function <code>arm_biquad_cascade_df1_fast_q31()</code> for a faster but less precise implementation of this filter for Cortex-M3 and Cortex-M4.    
 */

void arm_biquad_cascade_df1_q31(
 8002a0c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8002a0e:	9904      	ldr	r1, [sp, #16]
  const arm_biquad_casd_df1_inst_q31 * S,
  q31_t * pSrc,
  q31_t * pDst,
  uint32_t blockSize)
{
 8002a10:	9214      	str	r2, [sp, #80]	; 0x50
 *    
 * \par    
 * Refer to the function <code>arm_biquad_cascade_df1_fast_q31()</code> for a faster but less precise implementation of this filter for Cortex-M3 and Cortex-M4.    
 */

void arm_biquad_cascade_df1_q31(
 8002a12:	ea4f 1807 	mov.w	r8, r7, lsl #4
 8002a16:	3610      	adds	r6, #16
  q31_t * pSrc,
  q31_t * pDst,
  uint32_t blockSize)
{
  q63_t acc;                                     /*  accumulator                   */
  uint32_t uShift = ((uint32_t) S->postShift + 1u);
 8002a18:	3401      	adds	r4, #1
 8002a1a:	eb02 0c08 	add.w	ip, r2, r8
 8002a1e:	f003 0303 	and.w	r3, r3, #3
 8002a22:	3d20      	subs	r5, #32
 8002a24:	f1c1 0220 	rsb	r2, r1, #32
 8002a28:	9406      	str	r4, [sp, #24]
  q31_t *pState = S->pState;                     /*  pState pointer initialization */
  q31_t *pCoeffs = S->pCoeffs;                   /*  coeff pointer initialization  */
  q31_t Xn1, Xn2, Yn1, Yn2;                      /*  Filter state variables        */
  q31_t b0, b1, b2, a1, a2;                      /*  Filter coefficients           */
  q31_t Xn;                                      /*  temporary input               */
  uint32_t sample, stage = S->numStages;         /*  loop counters                     */
 8002a2a:	9011      	str	r0, [sp, #68]	; 0x44
 8002a2c:	9715      	str	r7, [sp, #84]	; 0x54
 *    
 * \par    
 * Refer to the function <code>arm_biquad_cascade_df1_fast_q31()</code> for a faster but less precise implementation of this filter for Cortex-M3 and Cortex-M4.    
 */

void arm_biquad_cascade_df1_q31(
 8002a2e:	9612      	str	r6, [sp, #72]	; 0x48
 8002a30:	f8cd 8058 	str.w	r8, [sp, #88]	; 0x58
 8002a34:	9313      	str	r3, [sp, #76]	; 0x4c
 8002a36:	960f      	str	r6, [sp, #60]	; 0x3c
 8002a38:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
 8002a3c:	9510      	str	r5, [sp, #64]	; 0x40
 8002a3e:	920b      	str	r2, [sp, #44]	; 0x2c
 8002a40:	4634      	mov	r4, r6
  /* Run the below code for Cortex-M4 and Cortex-M3 */

  do
  {
    /* Reading the coefficients */
    b0 = *pCoeffs++;
 8002a42:	980d      	ldr	r0, [sp, #52]	; 0x34
    b2 = *pCoeffs++;
    a1 = *pCoeffs++;
    a2 = *pCoeffs++;

    /* Reading the state values */
    Xn1 = pState[0];
 8002a44:	f854 3c10 	ldr.w	r3, [r4, #-16]
 *    
 * \par    
 * Refer to the function <code>arm_biquad_cascade_df1_fast_q31()</code> for a faster but less precise implementation of this filter for Cortex-M3 and Cortex-M4.    
 */

void arm_biquad_cascade_df1_q31(
 8002a48:	9c0d      	ldr	r4, [sp, #52]	; 0x34

  do
  {
    /* Reading the coefficients */
    b0 = *pCoeffs++;
    b1 = *pCoeffs++;
 8002a4a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    a1 = *pCoeffs++;
    a2 = *pCoeffs++;

    /* Reading the state values */
    Xn1 = pState[0];
    Xn2 = pState[1];
 8002a4c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  /* Run the below code for Cortex-M4 and Cortex-M3 */

  do
  {
    /* Reading the coefficients */
    b0 = *pCoeffs++;
 8002a4e:	6807      	ldr	r7, [r0, #0]

    sample = blockSize >> 2u;

    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
     ** a second loop below computes the remaining 1 to 3 samples. */
    while(sample > 0u)
 8002a50:	9915      	ldr	r1, [sp, #84]	; 0x54
  /* Run the below code for Cortex-M4 and Cortex-M3 */

  do
  {
    /* Reading the coefficients */
    b0 = *pCoeffs++;
 8002a52:	9703      	str	r7, [sp, #12]
 *    
 * \par    
 * Refer to the function <code>arm_biquad_cascade_df1_fast_q31()</code> for a faster but less precise implementation of this filter for Cortex-M3 and Cortex-M4.    
 */

void arm_biquad_cascade_df1_q31(
 8002a54:	3414      	adds	r4, #20
    a1 = *pCoeffs++;
    a2 = *pCoeffs++;

    /* Reading the state values */
    Xn1 = pState[0];
    Xn2 = pState[1];
 8002a56:	f8d6 c004 	ldr.w	ip, [r6, #4]
    Yn1 = pState[2];
 8002a5a:	68b2      	ldr	r2, [r6, #8]

  do
  {
    /* Reading the coefficients */
    b0 = *pCoeffs++;
    b1 = *pCoeffs++;
 8002a5c:	f8d5 a004 	ldr.w	sl, [r5, #4]
    b2 = *pCoeffs++;
 8002a60:	f8d5 9008 	ldr.w	r9, [r5, #8]
    a1 = *pCoeffs++;
 8002a64:	f8d5 b00c 	ldr.w	fp, [r5, #12]
    a2 = *pCoeffs++;
 8002a68:	692f      	ldr	r7, [r5, #16]

    /* Reading the state values */
    Xn1 = pState[0];
    Xn2 = pState[1];
    Yn1 = pState[2];
    Yn2 = pState[3];
 8002a6a:	68f6      	ldr	r6, [r6, #12]
 *    
 * \par    
 * Refer to the function <code>arm_biquad_cascade_df1_fast_q31()</code> for a faster but less precise implementation of this filter for Cortex-M3 and Cortex-M4.    
 */

void arm_biquad_cascade_df1_q31(
 8002a6c:	940d      	str	r4, [sp, #52]	; 0x34

    sample = blockSize >> 2u;

    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
     ** a second loop below computes the remaining 1 to 3 samples. */
    while(sample > 0u)
 8002a6e:	2900      	cmp	r1, #0
 8002a70:	f000 8148 	beq.w	8002d04 <arm_biquad_cascade_df1_q31+0x314>
 8002a74:	9307      	str	r3, [sp, #28]
 8002a76:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8002a78:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8002a7a:	9105      	str	r1, [sp, #20]
 8002a7c:	4663      	mov	r3, ip
 8002a7e:	f8cd 9008 	str.w	r9, [sp, #8]
 8002a82:	46d4      	mov	ip, sl
 8002a84:	46ba      	mov	sl, r7
 8002a86:	461f      	mov	r7, r3
    {
      /* Read the input */
      Xn = *pIn++;
 8002a88:	6820      	ldr	r0, [r4, #0]

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */

      /* acc =  b0 * x[n] */
      acc = (q63_t) b0 *Xn;
 8002a8a:	9903      	ldr	r1, [sp, #12]
      /* acc +=  b1 * x[n-1] */
      acc += (q63_t) b1 *Xn1;
 8002a8c:	9b07      	ldr	r3, [sp, #28]
    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
     ** a second loop below computes the remaining 1 to 3 samples. */
    while(sample > 0u)
    {
      /* Read the input */
      Xn = *pIn++;
 8002a8e:	9008      	str	r0, [sp, #32]

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */

      /* acc =  b0 * x[n] */
      acc = (q63_t) b0 *Xn;
 8002a90:	fb80 8901 	smull	r8, r9, r0, r1
      /* acc +=  b1 * x[n-1] */
      acc += (q63_t) b1 *Xn1;
      /* acc +=  b[2] * x[n-2] */
      acc += (q63_t) b2 *Xn2;
 8002a94:	9802      	ldr	r0, [sp, #8]
      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */

      /* acc =  b0 * x[n] */
      acc = (q63_t) b0 *Xn;
      /* acc +=  b1 * x[n-1] */
      acc += (q63_t) b1 *Xn1;
 8002a96:	fbcc 8903 	smlal	r8, r9, ip, r3
      /* acc +=  b[2] * x[n-2] */
      acc += (q63_t) b2 *Xn2;
 8002a9a:	fbc0 8907 	smlal	r8, r9, r0, r7
      /* acc +=  a1 * y[n-1] */
      acc += (q63_t) a1 *Yn1;
 8002a9e:	fbcb 8902 	smlal	r8, r9, fp, r2
      /* acc +=  a2 * y[n-2] */
      acc += (q63_t) a2 *Yn2;
 8002aa2:	fbca 8906 	smlal	r8, r9, sl, r6

      /* Calc upper part of acc */
      acc_h = (acc >> 32) & 0xffffffff;

      /* Apply shift for lower part of acc and upper part of acc */
      Yn2 = (uint32_t) acc_l >> lShift | acc_h << uShift;
 8002aa6:	9f06      	ldr	r7, [sp, #24]
 8002aa8:	9e04      	ldr	r6, [sp, #16]
 8002aaa:	fa09 f307 	lsl.w	r3, r9, r7
 8002aae:	fa28 f806 	lsr.w	r8, r8, r6
 8002ab2:	ea43 0008 	orr.w	r0, r3, r8

      /* Store the output in the destination buffer. */
      *pOut++ = Yn2;
 8002ab6:	6028      	str	r0, [r5, #0]

      /* Read the second input */
      Xn2 = *pIn++;
 8002ab8:	f8d4 9004 	ldr.w	r9, [r4, #4]
      /* acc =  b0 * x[n] */
      acc = (q63_t) b0 *Xn2;
      /* acc +=  b1 * x[n-1] */
      acc += (q63_t) b1 *Xn;
      /* acc +=  b[2] * x[n-2] */
      acc += (q63_t) b2 *Xn1;
 8002abc:	9b07      	ldr	r3, [sp, #28]
      Xn2 = *pIn++;

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */

      /* acc =  b0 * x[n] */
      acc = (q63_t) b0 *Xn2;
 8002abe:	fb89 6701 	smull	r6, r7, r9, r1
      /* acc +=  b1 * x[n-1] */
      acc += (q63_t) b1 *Xn;
 8002ac2:	9908      	ldr	r1, [sp, #32]
 8002ac4:	fbcc 6701 	smlal	r6, r7, ip, r1
      /* acc +=  b[2] * x[n-2] */
      acc += (q63_t) b2 *Xn1;
 8002ac8:	9902      	ldr	r1, [sp, #8]
 8002aca:	fbc1 6703 	smlal	r6, r7, r1, r3
      /* acc +=  a1 * y[n-1] */
      acc += (q63_t) a1 *Yn2;
 8002ace:	fbcb 6700 	smlal	r6, r7, fp, r0
      /* acc +=  a2 * y[n-2] */
      acc += (q63_t) a2 *Yn1;
 8002ad2:	fbca 6702 	smlal	r6, r7, sl, r2
      /* Calc upper part of acc */
      acc_h = (acc >> 32) & 0xffffffff;


      /* Apply shift for lower part of acc and upper part of acc */
      Yn1 = (uint32_t) acc_l >> lShift | acc_h << uShift;
 8002ad6:	9b04      	ldr	r3, [sp, #16]
 8002ad8:	9a06      	ldr	r2, [sp, #24]
      /* acc =  b0 * x[n] */
      acc = (q63_t) b0 *Xn1;
      /* acc +=  b1 * x[n-1] */
      acc += (q63_t) b1 *Xn2;
      /* acc +=  b[2] * x[n-2] */
      acc += (q63_t) b2 *Xn;
 8002ada:	9908      	ldr	r1, [sp, #32]
      /* Calc upper part of acc */
      acc_h = (acc >> 32) & 0xffffffff;


      /* Apply shift for lower part of acc and upper part of acc */
      Yn1 = (uint32_t) acc_l >> lShift | acc_h << uShift;
 8002adc:	fa07 f702 	lsl.w	r7, r7, r2
 8002ae0:	fa26 f603 	lsr.w	r6, r6, r3
 8002ae4:	ea47 0806 	orr.w	r8, r7, r6

      /* Store the output in the destination buffer. */
      *pOut++ = Yn1;
 8002ae8:	f8c5 8004 	str.w	r8, [r5, #4]

      /* Read the third input  */
      Xn1 = *pIn++;
 8002aec:	68a7      	ldr	r7, [r4, #8]

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */

      /* acc =  b0 * x[n] */
      acc = (q63_t) b0 *Xn1;
 8002aee:	9e03      	ldr	r6, [sp, #12]
 8002af0:	fb87 2306 	smull	r2, r3, r7, r6
      /* acc +=  b1 * x[n-1] */
      acc += (q63_t) b1 *Xn2;
      /* acc +=  b[2] * x[n-2] */
      acc += (q63_t) b2 *Xn;
 8002af4:	9e02      	ldr	r6, [sp, #8]
      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */

      /* acc =  b0 * x[n] */
      acc = (q63_t) b0 *Xn1;
      /* acc +=  b1 * x[n-1] */
      acc += (q63_t) b1 *Xn2;
 8002af6:	fbcc 2309 	smlal	r2, r3, ip, r9
      /* acc +=  b[2] * x[n-2] */
      acc += (q63_t) b2 *Xn;
 8002afa:	fbc6 2301 	smlal	r2, r3, r6, r1
      /* acc +=  a1 * y[n-1] */
      acc += (q63_t) a1 *Yn1;
 8002afe:	fbcb 2308 	smlal	r2, r3, fp, r8
      /* acc +=  a2 * y[n-2] */
      acc += (q63_t) a2 *Yn2;
 8002b02:	fbca 2300 	smlal	r2, r3, sl, r0
      /* Calc upper part of acc */
      acc_h = (acc >> 32) & 0xffffffff;


      /* Apply shift for lower part of acc and upper part of acc */
      Yn2 = (uint32_t) acc_l >> lShift | acc_h << uShift;
 8002b06:	9904      	ldr	r1, [sp, #16]
 8002b08:	9806      	ldr	r0, [sp, #24]
 8002b0a:	fa22 f201 	lsr.w	r2, r2, r1
 8002b0e:	fa03 f300 	lsl.w	r3, r3, r0
 8002b12:	ea43 0602 	orr.w	r6, r3, r2

      /* Store the output in the destination buffer. */
      *pOut++ = Yn2;
 8002b16:	60ae      	str	r6, [r5, #8]

      /* Read the forth input */
      Xn = *pIn++;
 8002b18:	68e3      	ldr	r3, [r4, #12]

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */

      /* acc =  b0 * x[n] */
      acc = (q63_t) b0 *Xn;
 8002b1a:	9a03      	ldr	r2, [sp, #12]

      /* Store the output in the destination buffer. */
      *pOut++ = Yn2;

      /* Read the forth input */
      Xn = *pIn++;
 8002b1c:	9307      	str	r3, [sp, #28]

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */

      /* acc =  b0 * x[n] */
      acc = (q63_t) b0 *Xn;
 8002b1e:	fb83 0102 	smull	r0, r1, r3, r2
      /* acc +=  b1 * x[n-1] */
      acc += (q63_t) b1 *Xn1;
      /* acc +=  b[2] * x[n-2] */
      acc += (q63_t) b2 *Xn2;
 8002b22:	9a02      	ldr	r2, [sp, #8]
      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */

      /* acc =  b0 * x[n] */
      acc = (q63_t) b0 *Xn;
      /* acc +=  b1 * x[n-1] */
      acc += (q63_t) b1 *Xn1;
 8002b24:	fbcc 0107 	smlal	r0, r1, ip, r7
      /* acc +=  b[2] * x[n-2] */
      acc += (q63_t) b2 *Xn2;
 8002b28:	fbc2 0109 	smlal	r0, r1, r2, r9
      /* acc +=  a1 * y[n-1] */
      acc += (q63_t) a1 *Yn2;
 8002b2c:	fbcb 0106 	smlal	r0, r1, fp, r6

      /* Calc upper part of acc */
      acc_h = (acc >> 32) & 0xffffffff;

      /* Apply shift for lower part of acc and upper part of acc */
      Yn1 = (uint32_t) acc_l >> lShift | acc_h << uShift;
 8002b30:	9a06      	ldr	r2, [sp, #24]
      /* acc +=  b[2] * x[n-2] */
      acc += (q63_t) b2 *Xn2;
      /* acc +=  a1 * y[n-1] */
      acc += (q63_t) a1 *Yn2;
      /* acc +=  a2 * y[n-2] */
      acc += (q63_t) a2 *Yn1;
 8002b32:	fbca 0108 	smlal	r0, r1, sl, r8

      /* Calc upper part of acc */
      acc_h = (acc >> 32) & 0xffffffff;

      /* Apply shift for lower part of acc and upper part of acc */
      Yn1 = (uint32_t) acc_l >> lShift | acc_h << uShift;
 8002b36:	fa01 f102 	lsl.w	r1, r1, r2
 8002b3a:	9a04      	ldr	r2, [sp, #16]
 8002b3c:	fa20 f002 	lsr.w	r0, r0, r2
 8002b40:	ea41 0200 	orr.w	r2, r1, r0

    sample = blockSize >> 2u;

    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
     ** a second loop below computes the remaining 1 to 3 samples. */
    while(sample > 0u)
 8002b44:	9805      	ldr	r0, [sp, #20]
      /* Yn1 = acc    */
      Xn2 = Xn1;
      Xn1 = Xn;

      /* Store the output in the destination buffer. */
      *pOut++ = Yn1;
 8002b46:	60ea      	str	r2, [r5, #12]
 *    
 * \par    
 * Refer to the function <code>arm_biquad_cascade_df1_fast_q31()</code> for a faster but less precise implementation of this filter for Cortex-M3 and Cortex-M4.    
 */

void arm_biquad_cascade_df1_q31(
 8002b48:	3410      	adds	r4, #16
 8002b4a:	3510      	adds	r5, #16

    sample = blockSize >> 2u;

    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
     ** a second loop below computes the remaining 1 to 3 samples. */
    while(sample > 0u)
 8002b4c:	1e41      	subs	r1, r0, #1
 8002b4e:	9105      	str	r1, [sp, #20]
 8002b50:	d19a      	bne.n	8002a88 <arm_biquad_cascade_df1_q31+0x98>
 8002b52:	463d      	mov	r5, r7
 8002b54:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8002b56:	9816      	ldr	r0, [sp, #88]	; 0x58
 8002b58:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8002b5c:	9b07      	ldr	r3, [sp, #28]
 8002b5e:	4657      	mov	r7, sl
 8002b60:	46e2      	mov	sl, ip
 8002b62:	46ac      	mov	ip, r5
      /* Yn1 = acc    */
      Xn2 = Xn1;
      Xn1 = Xn;

      /* Store the output in the destination buffer. */
      *pOut++ = Yn1;
 8002b64:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8002b66:	1821      	adds	r1, r4, r0
 8002b68:	910e      	str	r1, [sp, #56]	; 0x38
 8002b6a:	9505      	str	r5, [sp, #20]

    /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
     ** No loop unrolling is used. */
    sample = (blockSize & 0x3u);

    while(sample > 0u)
 8002b6c:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 8002b6e:	2c00      	cmp	r4, #0
 8002b70:	f000 80c6 	beq.w	8002d00 <arm_biquad_cascade_df1_q31+0x310>
 8002b74:	f104 38ff 	add.w	r8, r4, #4294967295
 8002b78:	f018 0f01 	tst.w	r8, #1
 8002b7c:	9402      	str	r4, [sp, #8]
 8002b7e:	f040 8083 	bne.w	8002c88 <arm_biquad_cascade_df1_q31+0x298>
 8002b82:	f8cd a01c 	str.w	sl, [sp, #28]
 8002b86:	f8cd 9020 	str.w	r9, [sp, #32]
 8002b8a:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 8002b8e:	970a      	str	r7, [sp, #40]	; 0x28
 8002b90:	9301      	str	r3, [sp, #4]
 8002b92:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
 8002b96:	f8dd b014 	ldr.w	fp, [sp, #20]
 8002b9a:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
 8002b9e:	461c      	mov	r4, r3
 8002ba0:	e02f      	b.n	8002c02 <arm_biquad_cascade_df1_q31+0x212>
    {
      /* Read the input */
      Xn = *pIn++;
 8002ba2:	f8da 6004 	ldr.w	r6, [sl, #4]

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */

      /* acc =  b0 * x[n] */
      acc = (q63_t) b0 *Xn;
 8002ba6:	9903      	ldr	r1, [sp, #12]
      /* acc +=  b1 * x[n-1] */
      acc += (q63_t) b1 *Xn1;
 8002ba8:	9b07      	ldr	r3, [sp, #28]
    sample = (blockSize & 0x3u);

    while(sample > 0u)
    {
      /* Read the input */
      Xn = *pIn++;
 8002baa:	9605      	str	r6, [sp, #20]

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */

      /* acc =  b0 * x[n] */
      acc = (q63_t) b0 *Xn;
 8002bac:	fb86 0101 	smull	r0, r1, r6, r1
      /* acc +=  b1 * x[n-1] */
      acc += (q63_t) b1 *Xn1;
 8002bb0:	fbc3 0105 	smlal	r0, r1, r3, r5
      /* acc +=  b[2] * x[n-2] */
      acc += (q63_t) b2 *Xn2;
 8002bb4:	9e08      	ldr	r6, [sp, #32]
 8002bb6:	9b01      	ldr	r3, [sp, #4]
 8002bb8:	fbc6 0103 	smlal	r0, r1, r6, r3
      /* acc +=  a1 * y[n-1] */
      acc += (q63_t) a1 *Yn1;
 8002bbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
      /* acc +=  a2 * y[n-2] */
      acc += (q63_t) a2 *Yn2;
 8002bbe:	9e0a      	ldr	r6, [sp, #40]	; 0x28
      /* acc +=  b1 * x[n-1] */
      acc += (q63_t) b1 *Xn1;
      /* acc +=  b[2] * x[n-2] */
      acc += (q63_t) b2 *Xn2;
      /* acc +=  a1 * y[n-1] */
      acc += (q63_t) a1 *Yn1;
 8002bc0:	fbc3 0104 	smlal	r0, r1, r3, r4
      /* acc +=  a2 * y[n-2] */
      acc += (q63_t) a2 *Yn2;
 8002bc4:	fbc6 0102 	smlal	r0, r1, r6, r2

      /* The result is converted to 1.31  */
      acc = acc >> lShift;
 8002bc8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002bca:	9e04      	ldr	r6, [sp, #16]
 8002bcc:	fa01 f302 	lsl.w	r3, r1, r2
 8002bd0:	fa20 f006 	lsr.w	r0, r0, r6
 8002bd4:	fa41 f109 	asr.w	r1, r1, r9
 8002bd8:	ea43 0200 	orr.w	r2, r3, r0
    sample = (blockSize & 0x3u);

    while(sample > 0u)
    {
      /* Read the input */
      Xn = *pIn++;
 8002bdc:	f108 0a04 	add.w	sl, r8, #4

      /* Store the output in the destination buffer. */
      *pOut++ = (q31_t) acc;

      /* decrement the loop counter */
      sample--;
 8002be0:	f10c 38ff 	add.w	r8, ip, #4294967295
 8002be4:	46ac      	mov	ip, r5
    sample = (blockSize & 0x3u);

    while(sample > 0u)
    {
      /* Read the input */
      Xn = *pIn++;
 8002be6:	9d05      	ldr	r5, [sp, #20]

      /* Store the output in the destination buffer. */
      *pOut++ = (q31_t) acc;

      /* decrement the loop counter */
      sample--;
 8002be8:	f8cd 8008 	str.w	r8, [sp, #8]
      acc += (q63_t) a1 *Yn1;
      /* acc +=  a2 * y[n-2] */
      acc += (q63_t) a2 *Yn2;

      /* The result is converted to 1.31  */
      acc = acc >> lShift;
 8002bec:	ea12 0229 	ands.w	r2, r2, r9, asr #32
 8002bf0:	bf38      	it	cc
 8002bf2:	460a      	movcc	r2, r1
      Xn1 = Xn;
      Yn2 = Yn1;
      Yn1 = (q31_t) acc;

      /* Store the output in the destination buffer. */
      *pOut++ = (q31_t) acc;
 8002bf4:	f8cb 2004 	str.w	r2, [fp, #4]
 8002bf8:	4626      	mov	r6, r4
 8002bfa:	f107 0b04 	add.w	fp, r7, #4
    sample = (blockSize & 0x3u);

    while(sample > 0u)
    {
      /* Read the input */
      Xn = *pIn++;
 8002bfe:	9501      	str	r5, [sp, #4]
 8002c00:	462c      	mov	r4, r5
 8002c02:	46d0      	mov	r8, sl

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */

      /* acc =  b0 * x[n] */
      acc = (q63_t) b0 *Xn;
 8002c04:	9803      	ldr	r0, [sp, #12]
    sample = (blockSize & 0x3u);

    while(sample > 0u)
    {
      /* Read the input */
      Xn = *pIn++;
 8002c06:	f858 5b04 	ldr.w	r5, [r8], #4
      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */

      /* acc =  b0 * x[n] */
      acc = (q63_t) b0 *Xn;
      /* acc +=  b1 * x[n-1] */
      acc += (q63_t) b1 *Xn1;
 8002c0a:	9b07      	ldr	r3, [sp, #28]
      Xn = *pIn++;

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */

      /* acc =  b0 * x[n] */
      acc = (q63_t) b0 *Xn;
 8002c0c:	fb85 0100 	smull	r0, r1, r5, r0
      /* acc +=  b1 * x[n-1] */
      acc += (q63_t) b1 *Xn1;
 8002c10:	fbc3 0104 	smlal	r0, r1, r3, r4
      /* acc +=  b[2] * x[n-2] */
      acc += (q63_t) b2 *Xn2;
 8002c14:	9c08      	ldr	r4, [sp, #32]
      /* acc +=  a1 * y[n-1] */
      acc += (q63_t) a1 *Yn1;
 8002c16:	9b09      	ldr	r3, [sp, #36]	; 0x24
      /* acc =  b0 * x[n] */
      acc = (q63_t) b0 *Xn;
      /* acc +=  b1 * x[n-1] */
      acc += (q63_t) b1 *Xn1;
      /* acc +=  b[2] * x[n-2] */
      acc += (q63_t) b2 *Xn2;
 8002c18:	fbc4 010c 	smlal	r0, r1, r4, ip
      /* acc +=  a1 * y[n-1] */
      acc += (q63_t) a1 *Yn1;
      /* acc +=  a2 * y[n-2] */
      acc += (q63_t) a2 *Yn2;
 8002c1c:	9c0a      	ldr	r4, [sp, #40]	; 0x28

      /* The result is converted to 1.31  */
      acc = acc >> lShift;
 8002c1e:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
      /* acc +=  b1 * x[n-1] */
      acc += (q63_t) b1 *Xn1;
      /* acc +=  b[2] * x[n-2] */
      acc += (q63_t) b2 *Xn2;
      /* acc +=  a1 * y[n-1] */
      acc += (q63_t) a1 *Yn1;
 8002c22:	fbc3 0102 	smlal	r0, r1, r3, r2
      /* acc +=  a2 * y[n-2] */
      acc += (q63_t) a2 *Yn2;

      /* The result is converted to 1.31  */
      acc = acc >> lShift;
 8002c26:	9b04      	ldr	r3, [sp, #16]
      /* acc +=  b[2] * x[n-2] */
      acc += (q63_t) b2 *Xn2;
      /* acc +=  a1 * y[n-1] */
      acc += (q63_t) a1 *Yn1;
      /* acc +=  a2 * y[n-2] */
      acc += (q63_t) a2 *Yn2;
 8002c28:	fbc4 0106 	smlal	r0, r1, r4, r6

      /* The result is converted to 1.31  */
      acc = acc >> lShift;
 8002c2c:	fa01 f60c 	lsl.w	r6, r1, ip
 8002c30:	fa20 f003 	lsr.w	r0, r0, r3
 8002c34:	ea46 0400 	orr.w	r4, r6, r0

    /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
     ** No loop unrolling is used. */
    sample = (blockSize & 0x3u);

    while(sample > 0u)
 8002c38:	9802      	ldr	r0, [sp, #8]
      Xn1 = Xn;
      Yn2 = Yn1;
      Yn1 = (q31_t) acc;

      /* Store the output in the destination buffer. */
      *pOut++ = (q31_t) acc;
 8002c3a:	465f      	mov	r7, fp
      acc += (q63_t) a1 *Yn1;
      /* acc +=  a2 * y[n-2] */
      acc += (q63_t) a2 *Yn2;

      /* The result is converted to 1.31  */
      acc = acc >> lShift;
 8002c3c:	fa41 f109 	asr.w	r1, r1, r9
 8002c40:	ea14 0429 	ands.w	r4, r4, r9, asr #32
 8002c44:	bf38      	it	cc
 8002c46:	460c      	movcc	r4, r1

    /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
     ** No loop unrolling is used. */
    sample = (blockSize & 0x3u);

    while(sample > 0u)
 8002c48:	f1b0 0c01 	subs.w	ip, r0, #1
      Xn1 = Xn;
      Yn2 = Yn1;
      Yn1 = (q31_t) acc;

      /* Store the output in the destination buffer. */
      *pOut++ = (q31_t) acc;
 8002c4c:	f847 4b04 	str.w	r4, [r7], #4
 8002c50:	4616      	mov	r6, r2

    /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
     ** No loop unrolling is used. */
    sample = (blockSize & 0x3u);

    while(sample > 0u)
 8002c52:	d1a6      	bne.n	8002ba2 <arm_biquad_cascade_df1_q31+0x1b2>
 8002c54:	9a01      	ldr	r2, [sp, #4]
    {
      /* Read the input */
      Xn = *pIn++;
 8002c56:	462b      	mov	r3, r5

    /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
     ** No loop unrolling is used. */
    sample = (blockSize & 0x3u);

    while(sample > 0u)
 8002c58:	4694      	mov	ip, r2
      sample--;
    }

    /*  The first stage goes from the input buffer to the output buffer. */
    /*  Subsequent stages occur in-place in the output buffer */
    pIn = pDst;
 8002c5a:	9d14      	ldr	r5, [sp, #80]	; 0x50

    /* Reset to destination pointer */
    pOut = pDst;

    /*  Store the updated state variables back into the pState array */
    *pState++ = Xn1;
 8002c5c:	990f      	ldr	r1, [sp, #60]	; 0x3c
      sample--;
    }

    /*  The first stage goes from the input buffer to the output buffer. */
    /*  Subsequent stages occur in-place in the output buffer */
    pIn = pDst;
 8002c5e:	950e      	str	r5, [sp, #56]	; 0x38
    /* Reset to destination pointer */
    pOut = pDst;

    /*  Store the updated state variables back into the pState array */
    *pState++ = Xn1;
    *pState++ = Xn2;
 8002c60:	9d0c      	ldr	r5, [sp, #48]	; 0x30

    /* Reset to destination pointer */
    pOut = pDst;

    /*  Store the updated state variables back into the pState array */
    *pState++ = Xn1;
 8002c62:	f841 3c10 	str.w	r3, [r1, #-16]
    *pState++ = Xn2;
    *pState++ = Yn1;
    *pState++ = Yn2;

  } while(--stage);
 8002c66:	9b11      	ldr	r3, [sp, #68]	; 0x44

    /*  Store the updated state variables back into the pState array */
    *pState++ = Xn1;
    *pState++ = Xn2;
    *pState++ = Yn1;
    *pState++ = Yn2;
 8002c68:	60ee      	str	r6, [r5, #12]
 *    
 * \par    
 * Refer to the function <code>arm_biquad_cascade_df1_fast_q31()</code> for a faster but less precise implementation of this filter for Cortex-M3 and Cortex-M4.    
 */

void arm_biquad_cascade_df1_q31(
 8002c6a:	9e12      	ldr	r6, [sp, #72]	; 0x48
    /* Reset to destination pointer */
    pOut = pDst;

    /*  Store the updated state variables back into the pState array */
    *pState++ = Xn1;
    *pState++ = Xn2;
 8002c6c:	f8c5 c004 	str.w	ip, [r5, #4]
 8002c70:	3110      	adds	r1, #16
    *pState++ = Yn1;
    *pState++ = Yn2;

  } while(--stage);
 8002c72:	1e58      	subs	r0, r3, #1
    pOut = pDst;

    /*  Store the updated state variables back into the pState array */
    *pState++ = Xn1;
    *pState++ = Xn2;
    *pState++ = Yn1;
 8002c74:	60ac      	str	r4, [r5, #8]
 8002c76:	910f      	str	r1, [sp, #60]	; 0x3c
 *    
 * \par    
 * Refer to the function <code>arm_biquad_cascade_df1_fast_q31()</code> for a faster but less precise implementation of this filter for Cortex-M3 and Cortex-M4.    
 */

void arm_biquad_cascade_df1_q31(
 8002c78:	960c      	str	r6, [sp, #48]	; 0x30
    *pState++ = Xn1;
    *pState++ = Xn2;
    *pState++ = Yn1;
    *pState++ = Yn2;

  } while(--stage);
 8002c7a:	9011      	str	r0, [sp, #68]	; 0x44
 8002c7c:	d03c      	beq.n	8002cf8 <arm_biquad_cascade_df1_q31+0x308>
 8002c7e:	4637      	mov	r7, r6
 8002c80:	3710      	adds	r7, #16
 8002c82:	9712      	str	r7, [sp, #72]	; 0x48
 8002c84:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8002c86:	e6dc      	b.n	8002a42 <arm_biquad_cascade_df1_q31+0x52>
    sample = (blockSize & 0x3u);

    while(sample > 0u)
    {
      /* Read the input */
      Xn = *pIn++;
 8002c88:	980e      	ldr	r0, [sp, #56]	; 0x38

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */

      /* acc =  b0 * x[n] */
      acc = (q63_t) b0 *Xn;
 8002c8a:	9903      	ldr	r1, [sp, #12]
    sample = (blockSize & 0x3u);

    while(sample > 0u)
    {
      /* Read the input */
      Xn = *pIn++;
 8002c8c:	f850 5b04 	ldr.w	r5, [r0], #4
 8002c90:	f8cd a01c 	str.w	sl, [sp, #28]
 8002c94:	900e      	str	r0, [sp, #56]	; 0x38

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */

      /* acc =  b0 * x[n] */
      acc = (q63_t) b0 *Xn;
 8002c96:	fb85 0101 	smull	r0, r1, r5, r1
      /* acc +=  b1 * x[n-1] */
      acc += (q63_t) b1 *Xn1;
 8002c9a:	fbca 0103 	smlal	r0, r1, sl, r3
      /* acc +=  b[2] * x[n-2] */
      acc += (q63_t) b2 *Xn2;
 8002c9e:	fbc9 010c 	smlal	r0, r1, r9, ip
      /* acc +=  a1 * y[n-1] */
      acc += (q63_t) a1 *Yn1;
 8002ca2:	fbcb 0102 	smlal	r0, r1, fp, r2
      /* acc +=  a2 * y[n-2] */
      acc += (q63_t) a2 *Yn2;
 8002ca6:	fbc7 0106 	smlal	r0, r1, r7, r6

      /* The result is converted to 1.31  */
      acc = acc >> lShift;
 8002caa:	f8dd c010 	ldr.w	ip, [sp, #16]
 8002cae:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8002cb0:	f8cd 9020 	str.w	r9, [sp, #32]
 8002cb4:	fa01 f406 	lsl.w	r4, r1, r6
 8002cb8:	fa20 f60c 	lsr.w	r6, r0, ip
 8002cbc:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
 8002cc0:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 8002cc4:	fa41 f00c 	asr.w	r0, r1, ip
 8002cc8:	ea44 0106 	orr.w	r1, r4, r6
      Xn1 = Xn;
      Yn2 = Yn1;
      Yn1 = (q31_t) acc;

      /* Store the output in the destination buffer. */
      *pOut++ = (q31_t) acc;
 8002ccc:	9c05      	ldr	r4, [sp, #20]

      /* decrement the loop counter */
      sample--;
 8002cce:	f8cd 8008 	str.w	r8, [sp, #8]
      acc += (q63_t) a1 *Yn1;
      /* acc +=  a2 * y[n-2] */
      acc += (q63_t) a2 *Yn2;

      /* The result is converted to 1.31  */
      acc = acc >> lShift;
 8002cd2:	ea11 012c 	ands.w	r1, r1, ip, asr #32
 8002cd6:	bf38      	it	cc
 8002cd8:	4601      	movcc	r1, r0
      Xn1 = Xn;
      Yn2 = Yn1;
      Yn1 = (q31_t) acc;

      /* Store the output in the destination buffer. */
      *pOut++ = (q31_t) acc;
 8002cda:	f844 1b04 	str.w	r1, [r4], #4
 8002cde:	4616      	mov	r6, r2
 8002ce0:	9405      	str	r4, [sp, #20]
 8002ce2:	46a3      	mov	fp, r4
 8002ce4:	469c      	mov	ip, r3
      /* Yn2 = Yn1    */
      /* Yn1 = acc    */
      Xn2 = Xn1;
      Xn1 = Xn;
      Yn2 = Yn1;
      Yn1 = (q31_t) acc;
 8002ce6:	460a      	mov	r2, r1
 8002ce8:	970a      	str	r7, [sp, #40]	; 0x28
 8002cea:	9501      	str	r5, [sp, #4]
 8002cec:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
 8002cf0:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
 8002cf4:	462c      	mov	r4, r5
 8002cf6:	e784      	b.n	8002c02 <arm_biquad_cascade_df1_q31+0x212>
    *pState++ = Yn2;

  } while(--stage);

#endif /*  #ifndef ARM_MATH_CM0_FAMILY */
}
 8002cf8:	b018      	add	sp, #96	; 0x60
 8002cfa:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002cfe:	4770      	bx	lr

    /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
     ** No loop unrolling is used. */
    sample = (blockSize & 0x3u);

    while(sample > 0u)
 8002d00:	4614      	mov	r4, r2
 8002d02:	e7aa      	b.n	8002c5a <arm_biquad_cascade_df1_q31+0x26a>

    sample = blockSize >> 2u;

    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
     ** a second loop below computes the remaining 1 to 3 samples. */
    while(sample > 0u)
 8002d04:	9814      	ldr	r0, [sp, #80]	; 0x50
 8002d06:	9005      	str	r0, [sp, #20]
 8002d08:	e730      	b.n	8002b6c <arm_biquad_cascade_df1_q31+0x17c>
 8002d0a:	bf00      	nop

08002d0c <arm_scale_f32>:
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8002d0c:	ea5f 0c93 	movs.w	ip, r3, lsr #2
void arm_scale_f32(
  float32_t * pSrc,
  float32_t scale,
  float32_t * pDst,
  uint32_t blockSize)
{
 8002d10:	b4f0      	push	{r4, r5, r6, r7}
 8002d12:	ee07 1a90 	vmov	s15, r1
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8002d16:	d07b      	beq.n	8002e10 <arm_scale_f32+0x104>
  {
    /* C = A * scale */
    /* Scale the input and then store the results in the destination buffer. */
    /* read input samples from source */
    in1 = *pSrc;
 8002d18:	edd0 5a00 	vldr	s11, [r0]
    in2 = *(pSrc + 1);
 8002d1c:	ed90 6a01 	vldr	s12, [r0, #4]

    /* multiply with scaling factor */
    in1 = in1 * scale;

    /* read input sample from source */
    in3 = *(pSrc + 2);
 8002d20:	edd0 6a02 	vldr	s13, [r0, #8]

    /* multiply with scaling factor */
    in2 = in2 * scale;

    /* read input sample from source */
    in4 = *(pSrc + 3);
 8002d24:	ed90 7a03 	vldr	s14, [r0, #12]
 8002d28:	f10c 31ff 	add.w	r1, ip, #4294967295
    /* read input samples from source */
    in1 = *pSrc;
    in2 = *(pSrc + 1);

    /* multiply with scaling factor */
    in1 = in1 * scale;
 8002d2c:	ee25 0aa7 	vmul.f32	s0, s11, s15

    /* read input sample from source */
    in3 = *(pSrc + 2);

    /* multiply with scaling factor */
    in2 = in2 * scale;
 8002d30:	ee66 0a27 	vmul.f32	s1, s12, s15

    /* read input sample from source */
    in4 = *(pSrc + 3);

    /* multiply with scaling factor */
    in3 = in3 * scale;
 8002d34:	ee26 1aa7 	vmul.f32	s2, s13, s15
    in4 = in4 * scale;
 8002d38:	ee67 1a27 	vmul.f32	s3, s14, s15
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8002d3c:	460f      	mov	r7, r1
 8002d3e:	f001 0501 	and.w	r5, r1, #1

    /* multiply with scaling factor */
    in3 = in3 * scale;
    in4 = in4 * scale;
    /* store the result to destination */
    *pDst = in1;
 8002d42:	ed82 0a00 	vstr	s0, [r2]
    *(pDst + 1) = in2;
 8002d46:	edc2 0a01 	vstr	s1, [r2, #4]
    *(pDst + 2) = in3;
 8002d4a:	ed82 1a02 	vstr	s2, [r2, #8]
    *(pDst + 3) = in4;
 8002d4e:	edc2 1a03 	vstr	s3, [r2, #12]

    /* update pointers to process next samples */
    pSrc += 4u;
 8002d52:	f100 0410 	add.w	r4, r0, #16
    pDst += 4u;
 8002d56:	f102 0110 	add.w	r1, r2, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8002d5a:	2f00      	cmp	r7, #0
 8002d5c:	d054      	beq.n	8002e08 <arm_scale_f32+0xfc>
 8002d5e:	b1dd      	cbz	r5, 8002d98 <arm_scale_f32+0x8c>
  {
    /* C = A * scale */
    /* Scale the input and then store the results in the destination buffer. */
    /* read input samples from source */
    in1 = *pSrc;
 8002d60:	ed94 2a00 	vldr	s4, [r4]
    in2 = *(pSrc + 1);
 8002d64:	edd4 2a01 	vldr	s5, [r4, #4]

    /* multiply with scaling factor */
    in1 = in1 * scale;

    /* read input sample from source */
    in3 = *(pSrc + 2);
 8002d68:	ed94 3a02 	vldr	s6, [r4, #8]

    /* multiply with scaling factor */
    in2 = in2 * scale;

    /* read input sample from source */
    in4 = *(pSrc + 3);
 8002d6c:	edd4 3a03 	vldr	s7, [r4, #12]
    /* read input samples from source */
    in1 = *pSrc;
    in2 = *(pSrc + 1);

    /* multiply with scaling factor */
    in1 = in1 * scale;
 8002d70:	ee22 4a27 	vmul.f32	s8, s4, s15

    /* read input sample from source */
    in3 = *(pSrc + 2);

    /* multiply with scaling factor */
    in2 = in2 * scale;
 8002d74:	ee62 4aa7 	vmul.f32	s9, s5, s15

    /* read input sample from source */
    in4 = *(pSrc + 3);

    /* multiply with scaling factor */
    in3 = in3 * scale;
 8002d78:	ee23 5a27 	vmul.f32	s10, s6, s15
    in4 = in4 * scale;
 8002d7c:	ee63 5aa7 	vmul.f32	s11, s7, s15
    /* store the result to destination */
    *pDst = in1;
 8002d80:	ed81 4a00 	vstr	s8, [r1]
    *(pDst + 1) = in2;
 8002d84:	edc1 4a01 	vstr	s9, [r1, #4]
    *(pDst + 2) = in3;
 8002d88:	ed81 5a02 	vstr	s10, [r1, #8]
    *(pDst + 3) = in4;
 8002d8c:	edc1 5a03 	vstr	s11, [r1, #12]

    /* update pointers to process next samples */
    pSrc += 4u;
 8002d90:	3410      	adds	r4, #16
    pDst += 4u;
 8002d92:	3110      	adds	r1, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8002d94:	3f01      	subs	r7, #1
 8002d96:	d037      	beq.n	8002e08 <arm_scale_f32+0xfc>
  {
    /* C = A * scale */
    /* Scale the input and then store the results in the destination buffer. */
    /* read input samples from source */
    in1 = *pSrc;
 8002d98:	ed94 0a00 	vldr	s0, [r4]
    in2 = *(pSrc + 1);
 8002d9c:	ed94 6a01 	vldr	s12, [r4, #4]

    /* multiply with scaling factor */
    in1 = in1 * scale;

    /* read input sample from source */
    in3 = *(pSrc + 2);
 8002da0:	edd4 6a02 	vldr	s13, [r4, #8]

    /* multiply with scaling factor */
    in2 = in2 * scale;

    /* read input sample from source */
    in4 = *(pSrc + 3);
 8002da4:	ed94 7a03 	vldr	s14, [r4, #12]
    /* read input samples from source */
    in1 = *pSrc;
    in2 = *(pSrc + 1);

    /* multiply with scaling factor */
    in1 = in1 * scale;
 8002da8:	ee60 0a27 	vmul.f32	s1, s0, s15

    /* read input sample from source */
    in3 = *(pSrc + 2);

    /* multiply with scaling factor */
    in2 = in2 * scale;
 8002dac:	ee26 1a27 	vmul.f32	s2, s12, s15

    /* read input sample from source */
    in4 = *(pSrc + 3);

    /* multiply with scaling factor */
    in3 = in3 * scale;
 8002db0:	ee66 1aa7 	vmul.f32	s3, s13, s15
    in4 = in4 * scale;
 8002db4:	ee27 2a27 	vmul.f32	s4, s14, s15
    /* store the result to destination */
    *pDst = in1;
 8002db8:	edc1 0a00 	vstr	s1, [r1]
    *(pDst + 1) = in2;
 8002dbc:	ed81 1a01 	vstr	s2, [r1, #4]
    *(pDst + 2) = in3;
 8002dc0:	edc1 1a02 	vstr	s3, [r1, #8]
    *(pDst + 3) = in4;
 8002dc4:	ed81 2a03 	vstr	s4, [r1, #12]
  while(blkCnt > 0u)
  {
    /* C = A * scale */
    /* Scale the input and then store the results in the destination buffer. */
    /* read input samples from source */
    in1 = *pSrc;
 8002dc8:	edd4 2a04 	vldr	s5, [r4, #16]
    in2 = *(pSrc + 1);
 8002dcc:	ed94 3a05 	vldr	s6, [r4, #20]

    /* multiply with scaling factor */
    in1 = in1 * scale;

    /* read input sample from source */
    in3 = *(pSrc + 2);
 8002dd0:	edd4 3a06 	vldr	s7, [r4, #24]

    /* multiply with scaling factor */
    in2 = in2 * scale;

    /* read input sample from source */
    in4 = *(pSrc + 3);
 8002dd4:	ed94 4a07 	vldr	s8, [r4, #28]
    /* read input samples from source */
    in1 = *pSrc;
    in2 = *(pSrc + 1);

    /* multiply with scaling factor */
    in1 = in1 * scale;
 8002dd8:	ee62 4aa7 	vmul.f32	s9, s5, s15

    /* read input sample from source */
    in3 = *(pSrc + 2);

    /* multiply with scaling factor */
    in2 = in2 * scale;
 8002ddc:	ee23 5a27 	vmul.f32	s10, s6, s15

    /* read input sample from source */
    in4 = *(pSrc + 3);

    /* multiply with scaling factor */
    in3 = in3 * scale;
 8002de0:	ee63 5aa7 	vmul.f32	s11, s7, s15
    in4 = in4 * scale;
 8002de4:	ee24 0a27 	vmul.f32	s0, s8, s15
    *(pDst + 1) = in2;
    *(pDst + 2) = in3;
    *(pDst + 3) = in4;

    /* update pointers to process next samples */
    pSrc += 4u;
 8002de8:	f104 0610 	add.w	r6, r4, #16
    pDst += 4u;
 8002dec:	f101 0510 	add.w	r5, r1, #16

    /* multiply with scaling factor */
    in3 = in3 * scale;
    in4 = in4 * scale;
    /* store the result to destination */
    *pDst = in1;
 8002df0:	edc1 4a04 	vstr	s9, [r1, #16]
    *(pDst + 1) = in2;
    *(pDst + 2) = in3;
    *(pDst + 3) = in4;

    /* update pointers to process next samples */
    pSrc += 4u;
 8002df4:	3420      	adds	r4, #32
    /* multiply with scaling factor */
    in3 = in3 * scale;
    in4 = in4 * scale;
    /* store the result to destination */
    *pDst = in1;
    *(pDst + 1) = in2;
 8002df6:	ed81 5a05 	vstr	s10, [r1, #20]
    *(pDst + 2) = in3;
 8002dfa:	edc1 5a06 	vstr	s11, [r1, #24]
    *(pDst + 3) = in4;
 8002dfe:	ed81 0a07 	vstr	s0, [r1, #28]

    /* update pointers to process next samples */
    pSrc += 4u;
    pDst += 4u;
 8002e02:	3120      	adds	r1, #32
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8002e04:	3f02      	subs	r7, #2
 8002e06:	d1c7      	bne.n	8002d98 <arm_scale_f32+0x8c>
 * @param[in]       blockSize number of samples in the vector        
 * @return none.        
 */


void arm_scale_f32(
 8002e08:	ea4f 110c 	mov.w	r1, ip, lsl #4
 8002e0c:	1840      	adds	r0, r0, r1
 8002e0e:	1852      	adds	r2, r2, r1
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8002e10:	f013 0303 	ands.w	r3, r3, #3
 8002e14:	d025      	beq.n	8002e62 <arm_scale_f32+0x156>
  {
    /* C = A * scale */
    /* Scale the input and then store the result in the destination buffer. */
    *pDst++ = (*pSrc++) * scale;
 8002e16:	ed90 6a00 	vldr	s12, [r0]
 8002e1a:	1e59      	subs	r1, r3, #1
 8002e1c:	ee66 6a27 	vmul.f32	s13, s12, s15
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8002e20:	460b      	mov	r3, r1
  {
    /* C = A * scale */
    /* Scale the input and then store the result in the destination buffer. */
    *pDst++ = (*pSrc++) * scale;
 8002e22:	ece2 6a01 	vstmia	r2!, {s13}
 8002e26:	f001 0101 	and.w	r1, r1, #1
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8002e2a:	b1d3      	cbz	r3, 8002e62 <arm_scale_f32+0x156>
 8002e2c:	b141      	cbz	r1, 8002e40 <arm_scale_f32+0x134>
  {
    /* C = A * scale */
    /* Scale the input and then store the result in the destination buffer. */
    *pDst++ = (*pSrc++) * scale;
 8002e2e:	3004      	adds	r0, #4
 8002e30:	ed90 7a00 	vldr	s14, [r0]
 8002e34:	ee67 0a27 	vmul.f32	s1, s14, s15
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8002e38:	3b01      	subs	r3, #1
  {
    /* C = A * scale */
    /* Scale the input and then store the result in the destination buffer. */
    *pDst++ = (*pSrc++) * scale;
 8002e3a:	ece2 0a01 	vstmia	r2!, {s1}
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8002e3e:	d010      	beq.n	8002e62 <arm_scale_f32+0x156>
  {
    /* C = A * scale */
    /* Scale the input and then store the result in the destination buffer. */
    *pDst++ = (*pSrc++) * scale;
 8002e40:	ed90 1a01 	vldr	s2, [r0, #4]
 8002e44:	ee61 1a27 	vmul.f32	s3, s2, s15
 8002e48:	4611      	mov	r1, r2
 8002e4a:	ece1 1a01 	vstmia	r1!, {s3}
 8002e4e:	ed90 2a02 	vldr	s4, [r0, #8]
 8002e52:	ee62 2a27 	vmul.f32	s5, s4, s15
 8002e56:	3008      	adds	r0, #8
 8002e58:	edc2 2a01 	vstr	s5, [r2, #4]
 8002e5c:	1d0a      	adds	r2, r1, #4
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8002e5e:	3b02      	subs	r3, #2
 8002e60:	d1ee      	bne.n	8002e40 <arm_scale_f32+0x134>
    *pDst++ = (*pSrc++) * scale;

    /* Decrement the loop counter */
    blkCnt--;
  }
}
 8002e62:	bcf0      	pop	{r4, r5, r6, r7}
 8002e64:	4770      	bx	lr
 8002e66:	bf00      	nop

08002e68 <arm_scale_q31>:
  q31_t * pSrc,
  q31_t scaleFract,
  int8_t shift,
  q31_t * pDst,
  uint32_t blockSize)
{
 8002e68:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002e6c:	b092      	sub	sp, #72	; 0x48
  int8_t kShift = shift + 1;                     /* Shift to apply after scaling */
 8002e6e:	3201      	adds	r2, #1
 8002e70:	b2d6      	uxtb	r6, r2
  q31_t * pSrc,
  q31_t scaleFract,
  int8_t shift,
  q31_t * pDst,
  uint32_t blockSize)
{
 8002e72:	900e      	str	r0, [sp, #56]	; 0x38
  q31_t in1, in2, in3, in4;                      /* temporary input variables */
  q31_t out1, out2, out3, out4;                  /* temporary output variabels */


  /*loop Unrolling */
  blkCnt = blockSize >> 2u;
 8002e74:	981a      	ldr	r0, [sp, #104]	; 0x68
  q31_t scaleFract,
  int8_t shift,
  q31_t * pDst,
  uint32_t blockSize)
{
  int8_t kShift = shift + 1;                     /* Shift to apply after scaling */
 8002e76:	9610      	str	r6, [sp, #64]	; 0x40


  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  if(sign == 0u)
 8002e78:	f006 0280 	and.w	r2, r6, #128	; 0x80
  q31_t * pSrc,
  q31_t scaleFract,
  int8_t shift,
  q31_t * pDst,
  uint32_t blockSize)
{
 8002e7c:	468b      	mov	fp, r1


  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  if(sign == 0u)
 8002e7e:	b256      	sxtb	r6, r2
  q31_t in1, in2, in3, in4;                      /* temporary input variables */
  q31_t out1, out2, out3, out4;                  /* temporary output variabels */


  /*loop Unrolling */
  blkCnt = blockSize >> 2u;
 8002e80:	0881      	lsrs	r1, r0, #2
  q31_t * pSrc,
  q31_t scaleFract,
  int8_t shift,
  q31_t * pDst,
  uint32_t blockSize)
{
 8002e82:	930f      	str	r3, [sp, #60]	; 0x3c
  q31_t in1, in2, in3, in4;                      /* temporary input variables */
  q31_t out1, out2, out3, out4;                  /* temporary output variabels */


  /*loop Unrolling */
  blkCnt = blockSize >> 2u;
 8002e84:	9111      	str	r1, [sp, #68]	; 0x44

  if(sign == 0u)
 8002e86:	2e00      	cmp	r6, #0
 8002e88:	f000 80e5 	beq.w	8003056 <arm_scale_q31+0x1ee>
  }
  else
  {
    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.       
     ** a second loop below computes the remaining 1 to 3 samples. */
    while(blkCnt > 0u)
 8002e8c:	2900      	cmp	r1, #0
 8002e8e:	f000 80a9 	beq.w	8002fe4 <arm_scale_q31+0x17c>
    {
      /* read four inputs from source */
      in1 = *pSrc;
 8002e92:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8002e96:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8002e98:	f8d9 3000 	ldr.w	r3, [r9]
 8002e9c:	9f11      	ldr	r7, [sp, #68]	; 0x44

      out3 = in3 >> -kShift;
      out4 = in4 >> -kShift;

      /* Store result destination */
      *pDst = out1;
 8002e9e:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
    {
      /* read four inputs from source */
      in1 = *pSrc;
      in2 = *(pSrc + 1);
      in3 = *(pSrc + 2);
      in4 = *(pSrc + 3);
 8002ea2:	f109 0404 	add.w	r4, r9, #4
 8002ea6:	cc15      	ldmia	r4, {r0, r2, r4}
 8002ea8:	fa4f fa85 	sxtb.w	sl, r5
 8002eac:	f1ca 0a00 	rsb	sl, sl, #0
 8002eb0:	f107 3cff 	add.w	ip, r7, #4294967295

      /* multiply input with scaler value */
      in1 = ((q63_t) in1 * scaleFract) >> 32;
      in2 = ((q63_t) in2 * scaleFract) >> 32;
 8002eb4:	fb80 010b 	smull	r0, r1, r0, fp
      in2 = *(pSrc + 1);
      in3 = *(pSrc + 2);
      in4 = *(pSrc + 3);

      /* multiply input with scaler value */
      in1 = ((q63_t) in1 * scaleFract) >> 32;
 8002eb8:	fb83 670b 	smull	r6, r7, r3, fp
      in2 = ((q63_t) in2 * scaleFract) >> 32;
      in3 = ((q63_t) in3 * scaleFract) >> 32;
      in4 = ((q63_t) in4 * scaleFract) >> 32;
 8002ebc:	fb84 450b 	smull	r4, r5, r4, fp
      in4 = *(pSrc + 3);

      /* multiply input with scaler value */
      in1 = ((q63_t) in1 * scaleFract) >> 32;
      in2 = ((q63_t) in2 * scaleFract) >> 32;
      in3 = ((q63_t) in3 * scaleFract) >> 32;
 8002ec0:	fb82 230b 	smull	r2, r3, r2, fp
      in4 = ((q63_t) in4 * scaleFract) >> 32;

      /* apply shifting */
      out1 = in1 >> -kShift;
      out2 = in2 >> -kShift;
 8002ec4:	fa41 f60a 	asr.w	r6, r1, sl
      in2 = ((q63_t) in2 * scaleFract) >> 32;
      in3 = ((q63_t) in3 * scaleFract) >> 32;
      in4 = ((q63_t) in4 * scaleFract) >> 32;

      /* apply shifting */
      out1 = in1 >> -kShift;
 8002ec8:	fa47 f20a 	asr.w	r2, r7, sl
      out2 = in2 >> -kShift;

      out3 = in3 >> -kShift;
 8002ecc:	fa43 f10a 	asr.w	r1, r3, sl
      *(pDst + 2) = out3;
      *(pDst + 3) = out4;

      /* Update pointers to process next sampels */
      pSrc += 4u;
      pDst += 4u;
 8002ed0:	4644      	mov	r4, r8
      /* apply shifting */
      out1 = in1 >> -kShift;
      out2 = in2 >> -kShift;

      out3 = in3 >> -kShift;
      out4 = in4 >> -kShift;
 8002ed2:	fa45 f30a 	asr.w	r3, r5, sl
  }
  else
  {
    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.       
     ** a second loop below computes the remaining 1 to 3 samples. */
    while(blkCnt > 0u)
 8002ed6:	4667      	mov	r7, ip
 8002ed8:	f8cd c01c 	str.w	ip, [sp, #28]
 8002edc:	f00c 0001 	and.w	r0, ip, #1

      out3 = in3 >> -kShift;
      out4 = in4 >> -kShift;

      /* Store result destination */
      *pDst = out1;
 8002ee0:	f8c8 2000 	str.w	r2, [r8]
      *(pDst + 1) = out2;
 8002ee4:	f8c8 6004 	str.w	r6, [r8, #4]

      *(pDst + 2) = out3;
 8002ee8:	f8c8 1008 	str.w	r1, [r8, #8]
      *(pDst + 3) = out4;
 8002eec:	f8c8 300c 	str.w	r3, [r8, #12]

      /* Update pointers to process next sampels */
      pSrc += 4u;
 8002ef0:	f109 0910 	add.w	r9, r9, #16
      pDst += 4u;
 8002ef4:	3410      	adds	r4, #16
  }
  else
  {
    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.       
     ** a second loop below computes the remaining 1 to 3 samples. */
    while(blkCnt > 0u)
 8002ef6:	2f00      	cmp	r7, #0
 8002ef8:	d066      	beq.n	8002fc8 <arm_scale_q31+0x160>
 8002efa:	b300      	cbz	r0, 8002f3e <arm_scale_q31+0xd6>
    {
      /* read four inputs from source */
      in1 = *pSrc;
      in2 = *(pSrc + 1);
      in3 = *(pSrc + 2);
      in4 = *(pSrc + 3);
 8002efc:	e899 000f 	ldmia.w	r9, {r0, r1, r2, r3}

      /* multiply input with scaler value */
      in1 = ((q63_t) in1 * scaleFract) >> 32;
 8002f00:	fb80 670b 	smull	r6, r7, r0, fp
 8002f04:	e9cd 6704 	strd	r6, r7, [sp, #16]
      in2 = ((q63_t) in2 * scaleFract) >> 32;
      in3 = ((q63_t) in3 * scaleFract) >> 32;
      in4 = ((q63_t) in4 * scaleFract) >> 32;

      /* apply shifting */
      out1 = in1 >> -kShift;
 8002f08:	f8dd c014 	ldr.w	ip, [sp, #20]
      in4 = *(pSrc + 3);

      /* multiply input with scaler value */
      in1 = ((q63_t) in1 * scaleFract) >> 32;
      in2 = ((q63_t) in2 * scaleFract) >> 32;
      in3 = ((q63_t) in3 * scaleFract) >> 32;
 8002f0c:	fb82 670b 	smull	r6, r7, r2, fp
      in3 = *(pSrc + 2);
      in4 = *(pSrc + 3);

      /* multiply input with scaler value */
      in1 = ((q63_t) in1 * scaleFract) >> 32;
      in2 = ((q63_t) in2 * scaleFract) >> 32;
 8002f10:	fb81 010b 	smull	r0, r1, r1, fp
      in3 = ((q63_t) in3 * scaleFract) >> 32;
      in4 = ((q63_t) in4 * scaleFract) >> 32;
 8002f14:	fb83 230b 	smull	r2, r3, r3, fp

      /* apply shifting */
      out1 = in1 >> -kShift;
      out2 = in2 >> -kShift;

      out3 = in3 >> -kShift;
 8002f18:	fa47 f00a 	asr.w	r0, r7, sl
  }
  else
  {
    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.       
     ** a second loop below computes the remaining 1 to 3 samples. */
    while(blkCnt > 0u)
 8002f1c:	9f07      	ldr	r7, [sp, #28]

      /* Store result destination */
      *pDst = out1;
      *(pDst + 1) = out2;

      *(pDst + 2) = out3;
 8002f1e:	60a0      	str	r0, [r4, #8]
      in2 = ((q63_t) in2 * scaleFract) >> 32;
      in3 = ((q63_t) in3 * scaleFract) >> 32;
      in4 = ((q63_t) in4 * scaleFract) >> 32;

      /* apply shifting */
      out1 = in1 >> -kShift;
 8002f20:	fa4c f20a 	asr.w	r2, ip, sl
      out2 = in2 >> -kShift;
 8002f24:	fa41 f10a 	asr.w	r1, r1, sl

      out3 = in3 >> -kShift;
      out4 = in4 >> -kShift;
 8002f28:	fa43 f30a 	asr.w	r3, r3, sl

      /* Store result destination */
      *pDst = out1;
 8002f2c:	6022      	str	r2, [r4, #0]
      *(pDst + 1) = out2;
 8002f2e:	6061      	str	r1, [r4, #4]

      *(pDst + 2) = out3;
      *(pDst + 3) = out4;
 8002f30:	60e3      	str	r3, [r4, #12]

      /* Update pointers to process next sampels */
      pSrc += 4u;
      pDst += 4u;
 8002f32:	3410      	adds	r4, #16
  }
  else
  {
    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.       
     ** a second loop below computes the remaining 1 to 3 samples. */
    while(blkCnt > 0u)
 8002f34:	1e7e      	subs	r6, r7, #1

      *(pDst + 2) = out3;
      *(pDst + 3) = out4;

      /* Update pointers to process next sampels */
      pSrc += 4u;
 8002f36:	f109 0910 	add.w	r9, r9, #16
  }
  else
  {
    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.       
     ** a second loop below computes the remaining 1 to 3 samples. */
    while(blkCnt > 0u)
 8002f3a:	9607      	str	r6, [sp, #28]
 8002f3c:	d044      	beq.n	8002fc8 <arm_scale_q31+0x160>
    {
      /* read four inputs from source */
      in1 = *pSrc;
      in2 = *(pSrc + 1);
 8002f3e:	e899 0044 	ldmia.w	r9, {r2, r6}
      in3 = *(pSrc + 2);
 8002f42:	f8d9 5008 	ldr.w	r5, [r9, #8]
      in4 = *(pSrc + 3);

      /* multiply input with scaler value */
      in1 = ((q63_t) in1 * scaleFract) >> 32;
      in2 = ((q63_t) in2 * scaleFract) >> 32;
      in3 = ((q63_t) in3 * scaleFract) >> 32;
 8002f46:	fb85 010b 	smull	r0, r1, r5, fp
 8002f4a:	e9cd 0104 	strd	r0, r1, [sp, #16]
      in2 = *(pSrc + 1);
      in3 = *(pSrc + 2);
      in4 = *(pSrc + 3);

      /* multiply input with scaler value */
      in1 = ((q63_t) in1 * scaleFract) >> 32;
 8002f4e:	fb82 230b 	smull	r2, r3, r2, fp
      in2 = ((q63_t) in2 * scaleFract) >> 32;
      in3 = ((q63_t) in3 * scaleFract) >> 32;
      in4 = ((q63_t) in4 * scaleFract) >> 32;
 8002f52:	f8d9 200c 	ldr.w	r2, [r9, #12]

      /* apply shifting */
      out1 = in1 >> -kShift;
 8002f56:	fa43 f50a 	asr.w	r5, r3, sl
      out2 = in2 >> -kShift;

      out3 = in3 >> -kShift;
 8002f5a:	9b05      	ldr	r3, [sp, #20]
      out4 = in4 >> -kShift;

      /* Store result destination */
      *pDst = out1;
 8002f5c:	6025      	str	r5, [r4, #0]

      /* multiply input with scaler value */
      in1 = ((q63_t) in1 * scaleFract) >> 32;
      in2 = ((q63_t) in2 * scaleFract) >> 32;
      in3 = ((q63_t) in3 * scaleFract) >> 32;
      in4 = ((q63_t) in4 * scaleFract) >> 32;
 8002f5e:	fb82 010b 	smull	r0, r1, r2, fp
      in3 = *(pSrc + 2);
      in4 = *(pSrc + 3);

      /* multiply input with scaler value */
      in1 = ((q63_t) in1 * scaleFract) >> 32;
      in2 = ((q63_t) in2 * scaleFract) >> 32;
 8002f62:	fb86 670b 	smull	r6, r7, r6, fp
      in3 = ((q63_t) in3 * scaleFract) >> 32;
      in4 = ((q63_t) in4 * scaleFract) >> 32;

      /* apply shifting */
      out1 = in1 >> -kShift;
      out2 = in2 >> -kShift;
 8002f66:	fa47 f70a 	asr.w	r7, r7, sl

      out3 = in3 >> -kShift;
 8002f6a:	fa43 f60a 	asr.w	r6, r3, sl
      out4 = in4 >> -kShift;
 8002f6e:	fa41 f10a 	asr.w	r1, r1, sl

      /* Store result destination */
      *pDst = out1;
      *(pDst + 1) = out2;
 8002f72:	6067      	str	r7, [r4, #4]

      *(pDst + 2) = out3;
      *(pDst + 3) = out4;
 8002f74:	60e1      	str	r1, [r4, #12]

      /* Store result destination */
      *pDst = out1;
      *(pDst + 1) = out2;

      *(pDst + 2) = out3;
 8002f76:	60a6      	str	r6, [r4, #8]
    while(blkCnt > 0u)
    {
      /* read four inputs from source */
      in1 = *pSrc;
      in2 = *(pSrc + 1);
      in3 = *(pSrc + 2);
 8002f78:	f109 0010 	add.w	r0, r9, #16
 8002f7c:	c845      	ldmia	r0, {r0, r2, r6}
      in4 = *(pSrc + 3);
 8002f7e:	f8d9 501c 	ldr.w	r5, [r9, #28]

      *(pDst + 2) = out3;
      *(pDst + 3) = out4;

      /* Update pointers to process next sampels */
      pSrc += 4u;
 8002f82:	f109 0c10 	add.w	ip, r9, #16
      in3 = *(pSrc + 2);
      in4 = *(pSrc + 3);

      /* multiply input with scaler value */
      in1 = ((q63_t) in1 * scaleFract) >> 32;
      in2 = ((q63_t) in2 * scaleFract) >> 32;
 8002f86:	fb82 890b 	smull	r8, r9, r2, fp
      in3 = ((q63_t) in3 * scaleFract) >> 32;
      in4 = ((q63_t) in4 * scaleFract) >> 32;
 8002f8a:	fb85 230b 	smull	r2, r3, r5, fp
 8002f8e:	e9cd 2304 	strd	r2, r3, [sp, #16]
      in3 = *(pSrc + 2);
      in4 = *(pSrc + 3);

      /* multiply input with scaler value */
      in1 = ((q63_t) in1 * scaleFract) >> 32;
      in2 = ((q63_t) in2 * scaleFract) >> 32;
 8002f92:	e9cd 8900 	strd	r8, r9, [sp]
      in3 = ((q63_t) in3 * scaleFract) >> 32;
      in4 = ((q63_t) in4 * scaleFract) >> 32;

      /* apply shifting */
      out1 = in1 >> -kShift;
      out2 = in2 >> -kShift;
 8002f96:	9b01      	ldr	r3, [sp, #4]

      out3 = in3 >> -kShift;
      out4 = in4 >> -kShift;
 8002f98:	9d05      	ldr	r5, [sp, #20]
  }
  else
  {
    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.       
     ** a second loop below computes the remaining 1 to 3 samples. */
    while(blkCnt > 0u)
 8002f9a:	9a07      	ldr	r2, [sp, #28]
      in2 = *(pSrc + 1);
      in3 = *(pSrc + 2);
      in4 = *(pSrc + 3);

      /* multiply input with scaler value */
      in1 = ((q63_t) in1 * scaleFract) >> 32;
 8002f9c:	fb80 010b 	smull	r0, r1, r0, fp
      in2 = ((q63_t) in2 * scaleFract) >> 32;
      in3 = ((q63_t) in3 * scaleFract) >> 32;
 8002fa0:	fb86 890b 	smull	r8, r9, r6, fp
      in4 = ((q63_t) in4 * scaleFract) >> 32;

      /* apply shifting */
      out1 = in1 >> -kShift;
 8002fa4:	fa41 f70a 	asr.w	r7, r1, sl
      out2 = in2 >> -kShift;
 8002fa8:	fa43 f60a 	asr.w	r6, r3, sl

      out3 = in3 >> -kShift;
 8002fac:	fa49 f10a 	asr.w	r1, r9, sl
      out4 = in4 >> -kShift;
 8002fb0:	fa45 f00a 	asr.w	r0, r5, sl

      /* Store result destination */
      *pDst = out1;
 8002fb4:	6127      	str	r7, [r4, #16]
      *(pDst + 1) = out2;
 8002fb6:	6166      	str	r6, [r4, #20]

      *(pDst + 2) = out3;
 8002fb8:	61a1      	str	r1, [r4, #24]
      *(pDst + 3) = out4;
 8002fba:	61e0      	str	r0, [r4, #28]

      /* Update pointers to process next sampels */
      pSrc += 4u;
      pDst += 4u;
 8002fbc:	3420      	adds	r4, #32
  }
  else
  {
    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.       
     ** a second loop below computes the remaining 1 to 3 samples. */
    while(blkCnt > 0u)
 8002fbe:	1e97      	subs	r7, r2, #2

      *(pDst + 2) = out3;
      *(pDst + 3) = out4;

      /* Update pointers to process next sampels */
      pSrc += 4u;
 8002fc0:	f10c 0910 	add.w	r9, ip, #16
  }
  else
  {
    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.       
     ** a second loop below computes the remaining 1 to 3 samples. */
    while(blkCnt > 0u)
 8002fc4:	9707      	str	r7, [sp, #28]
 8002fc6:	d1ba      	bne.n	8002f3e <arm_scale_q31+0xd6>
 * \par       
 * The input data <code>*pSrc</code> and <code>scaleFract</code> are in 1.31 format.       
 * These are multiplied to yield a 2.62 intermediate result and this is shifted with saturation to 1.31 format.       
 */

void arm_scale_q31(
 8002fc8:	9f11      	ldr	r7, [sp, #68]	; 0x44
 8002fca:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8002fce:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
 8002fd2:	013b      	lsls	r3, r7, #4
 8002fd4:	eb09 0803 	add.w	r8, r9, r3
 8002fd8:	eb0c 0903 	add.w	r9, ip, r3
 8002fdc:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8002fe0:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
		blkCnt--;
	  }
  }
  else
  {
	  while(blkCnt > 0u)
 8002fe4:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8002fe6:	f016 0603 	ands.w	r6, r6, #3
 8002fea:	d030      	beq.n	800304e <arm_scale_q31+0x1e6>
	  {
		/* C = A * scale */
		/* Scale the input and then store the result in the destination buffer. */
		in = *pSrc++;
 8002fec:	980e      	ldr	r0, [sp, #56]	; 0x38
 8002fee:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8002ff0:	f850 1b04 	ldr.w	r1, [r0], #4
 8002ff4:	b265      	sxtb	r5, r4
 8002ff6:	3e01      	subs	r6, #1
 8002ff8:	426c      	negs	r4, r5
		in = ((q63_t) in * scaleFract) >> 32;
 8002ffa:	fb81 230b 	smull	r2, r3, r1, fp

		out = in >> -kShift;

		*pDst++ = out;
 8002ffe:	990f      	ldr	r1, [sp, #60]	; 0x3c
		/* C = A * scale */
		/* Scale the input and then store the result in the destination buffer. */
		in = *pSrc++;
		in = ((q63_t) in * scaleFract) >> 32;

		out = in >> -kShift;
 8003000:	fa43 f304 	asr.w	r3, r3, r4
		blkCnt--;
	  }
  }
  else
  {
	  while(blkCnt > 0u)
 8003004:	4635      	mov	r5, r6
		in = *pSrc++;
		in = ((q63_t) in * scaleFract) >> 32;

		out = in >> -kShift;

		*pDst++ = out;
 8003006:	f841 3b04 	str.w	r3, [r1], #4
 800300a:	f006 0601 	and.w	r6, r6, #1
		blkCnt--;
	  }
  }
  else
  {
	  while(blkCnt > 0u)
 800300e:	b1f5      	cbz	r5, 800304e <arm_scale_q31+0x1e6>
 8003010:	b14e      	cbz	r6, 8003026 <arm_scale_q31+0x1be>
	  {
		/* C = A * scale */
		/* Scale the input and then store the result in the destination buffer. */
		in = *pSrc++;
 8003012:	f850 2b04 	ldr.w	r2, [r0], #4
		in = ((q63_t) in * scaleFract) >> 32;
 8003016:	fb82 230b 	smull	r2, r3, r2, fp

		out = in >> -kShift;
 800301a:	fa43 f304 	asr.w	r3, r3, r4
		blkCnt--;
	  }
  }
  else
  {
	  while(blkCnt > 0u)
 800301e:	3d01      	subs	r5, #1
		in = *pSrc++;
		in = ((q63_t) in * scaleFract) >> 32;

		out = in >> -kShift;

		*pDst++ = out;
 8003020:	f841 3b04 	str.w	r3, [r1], #4
		blkCnt--;
	  }
  }
  else
  {
	  while(blkCnt > 0u)
 8003024:	d013      	beq.n	800304e <arm_scale_q31+0x1e6>
	  {
		/* C = A * scale */
		/* Scale the input and then store the result in the destination buffer. */
		in = *pSrc++;
 8003026:	4607      	mov	r7, r0
		in = ((q63_t) in * scaleFract) >> 32;

		out = in >> -kShift;

		*pDst++ = out;
 8003028:	460e      	mov	r6, r1
  {
	  while(blkCnt > 0u)
	  {
		/* C = A * scale */
		/* Scale the input and then store the result in the destination buffer. */
		in = *pSrc++;
 800302a:	f857 3b04 	ldr.w	r3, [r7], #4
		in = ((q63_t) in * scaleFract) >> 32;
 800302e:	fb83 230b 	smull	r2, r3, r3, fp

		out = in >> -kShift;
 8003032:	fa43 f304 	asr.w	r3, r3, r4

		*pDst++ = out;
 8003036:	f846 3b04 	str.w	r3, [r6], #4
  {
	  while(blkCnt > 0u)
	  {
		/* C = A * scale */
		/* Scale the input and then store the result in the destination buffer. */
		in = *pSrc++;
 800303a:	6840      	ldr	r0, [r0, #4]
		in = ((q63_t) in * scaleFract) >> 32;
 800303c:	fb80 230b 	smull	r2, r3, r0, fp

		out = in >> -kShift;
 8003040:	fa43 f304 	asr.w	r3, r3, r4

		*pDst++ = out;
 8003044:	604b      	str	r3, [r1, #4]
  {
	  while(blkCnt > 0u)
	  {
		/* C = A * scale */
		/* Scale the input and then store the result in the destination buffer. */
		in = *pSrc++;
 8003046:	1d38      	adds	r0, r7, #4
		in = ((q63_t) in * scaleFract) >> 32;

		out = in >> -kShift;

		*pDst++ = out;
 8003048:	1d31      	adds	r1, r6, #4
		blkCnt--;
	  }
  }
  else
  {
	  while(blkCnt > 0u)
 800304a:	3d02      	subs	r5, #2
 800304c:	d1eb      	bne.n	8003026 <arm_scale_q31+0x1be>
		/* Decrement the loop counter */
		blkCnt--;
	  }
  
  }
}
 800304e:	b012      	add	sp, #72	; 0x48
 8003050:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003054:	4770      	bx	lr

  if(sign == 0u)
  {
    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.       
     ** a second loop below computes the remaining 1 to 3 samples. */
    while(blkCnt > 0u)
 8003056:	2900      	cmp	r1, #0
 8003058:	f000 8086 	beq.w	8003168 <arm_scale_q31+0x300>
 800305c:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800305e:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8003062:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 8003066:	9107      	str	r1, [sp, #28]
 8003068:	fa4f f984 	sxtb.w	r9, r4
 800306c:	46da      	mov	sl, fp
    {
      /* read four inputs from source */
      in1 = *pSrc;
 800306e:	f8dc 5000 	ldr.w	r5, [ip]
      in2 = *(pSrc + 1);
 8003072:	f8dc 1004 	ldr.w	r1, [ip, #4]
      in3 = *(pSrc + 2);
 8003076:	f8dc 3008 	ldr.w	r3, [ip, #8]
      in4 = *(pSrc + 3);
 800307a:	f8dc 200c 	ldr.w	r2, [ip, #12]

      /* multiply input with scaler value */
      in1 = ((q63_t) in1 * scaleFract) >> 32;
 800307e:	fb85 670a 	smull	r6, r7, r5, sl
      in2 = ((q63_t) in2 * scaleFract) >> 32;
 8003082:	fb81 450a 	smull	r4, r5, r1, sl
      in3 = ((q63_t) in3 * scaleFract) >> 32;
 8003086:	fb83 010a 	smull	r0, r1, r3, sl
 800308a:	9100      	str	r1, [sp, #0]

      *pDst = out1;
      *(pDst + 1) = out2;

      if(in3 != (out3 >> kShift))
        out3 = 0x7FFFFFFF ^ (in3 >> 31);
 800308c:	9c00      	ldr	r4, [sp, #0]
      in2 = *(pSrc + 1);
      in3 = *(pSrc + 2);
      in4 = *(pSrc + 3);

      /* multiply input with scaler value */
      in1 = ((q63_t) in1 * scaleFract) >> 32;
 800308e:	463e      	mov	r6, r7
      in2 = ((q63_t) in2 * scaleFract) >> 32;
      in3 = ((q63_t) in3 * scaleFract) >> 32;
      in4 = ((q63_t) in4 * scaleFract) >> 32;
 8003090:	fb82 230a 	smull	r2, r3, r2, sl
 8003094:	461f      	mov	r7, r3

      *pDst = out1;
      *(pDst + 1) = out2;

      if(in3 != (out3 >> kShift))
        out3 = 0x7FFFFFFF ^ (in3 >> 31);
 8003096:	17e2      	asrs	r2, r4, #31
      in2 = ((q63_t) in2 * scaleFract) >> 32;
      in3 = ((q63_t) in3 * scaleFract) >> 32;
      in4 = ((q63_t) in4 * scaleFract) >> 32;

      /* apply shifting */
      out1 = in1 << kShift;
 8003098:	fa06 fb09 	lsl.w	fp, r6, r9

      if(in3 != (out3 >> kShift))
        out3 = 0x7FFFFFFF ^ (in3 >> 31);

      if(in4 != (out4 >> kShift))
        out4 = 0x7FFFFFFF ^ (in4 >> 31);
 800309c:	17dc      	asrs	r4, r3, #31
      in3 = ((q63_t) in3 * scaleFract) >> 32;
      in4 = ((q63_t) in4 * scaleFract) >> 32;

      /* apply shifting */
      out1 = in1 << kShift;
      out2 = in2 << kShift;
 800309e:	fa05 f309 	lsl.w	r3, r5, r9
      in2 = ((q63_t) in2 * scaleFract) >> 32;
      in3 = ((q63_t) in3 * scaleFract) >> 32;
      in4 = ((q63_t) in4 * scaleFract) >> 32;

      /* apply shifting */
      out1 = in1 << kShift;
 80030a2:	f8cd b010 	str.w	fp, [sp, #16]
      out2 = in2 << kShift;
 80030a6:	9308      	str	r3, [sp, #32]
        out1 = 0x7FFFFFFF ^ (in1 >> 31);

      if(in2 != (out2 >> kShift))
        out2 = 0x7FFFFFFF ^ (in2 >> 31);

      out3 = in3 << kShift;
 80030a8:	f8dd b000 	ldr.w	fp, [sp]
      out4 = in4 << kShift;
 80030ac:	fa07 f309 	lsl.w	r3, r7, r9
 80030b0:	9309      	str	r3, [sp, #36]	; 0x24

      if(in3 != (out3 >> kShift))
        out3 = 0x7FFFFFFF ^ (in3 >> 31);

      if(in4 != (out4 >> kShift))
        out4 = 0x7FFFFFFF ^ (in4 >> 31);
 80030b2:	f084 4300 	eor.w	r3, r4, #2147483648	; 0x80000000
      /* apply shifting */
      out1 = in1 << kShift;
      out2 = in2 << kShift;

      /* saturate the results. */
      if(in1 != (out1 >> kShift))
 80030b6:	9c04      	ldr	r4, [sp, #16]
        out1 = 0x7FFFFFFF ^ (in1 >> 31);

      if(in2 != (out2 >> kShift))
        out2 = 0x7FFFFFFF ^ (in2 >> 31);

      out3 = in3 << kShift;
 80030b8:	fa0b fb09 	lsl.w	fp, fp, r9
 80030bc:	f8cd b00c 	str.w	fp, [sp, #12]
      out1 = in1 << kShift;
      out2 = in2 << kShift;

      /* saturate the results. */
      if(in1 != (out1 >> kShift))
        out1 = 0x7FFFFFFF ^ (in1 >> 31);
 80030c0:	17f0      	asrs	r0, r6, #31
      /* apply shifting */
      out1 = in1 << kShift;
      out2 = in2 << kShift;

      /* saturate the results. */
      if(in1 != (out1 >> kShift))
 80030c2:	fa44 f409 	asr.w	r4, r4, r9
 80030c6:	940a      	str	r4, [sp, #40]	; 0x28
        out1 = 0x7FFFFFFF ^ (in1 >> 31);
 80030c8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
      out4 = in4 << kShift;

      *pDst = out1;
      *(pDst + 1) = out2;

      if(in3 != (out3 >> kShift))
 80030cc:	9c03      	ldr	r4, [sp, #12]

      /* saturate the results. */
      if(in1 != (out1 >> kShift))
        out1 = 0x7FFFFFFF ^ (in1 >> 31);

      if(in2 != (out2 >> kShift))
 80030ce:	f8dd b020 	ldr.w	fp, [sp, #32]
      out1 = in1 << kShift;
      out2 = in2 << kShift;

      /* saturate the results. */
      if(in1 != (out1 >> kShift))
        out1 = 0x7FFFFFFF ^ (in1 >> 31);
 80030d2:	43c0      	mvns	r0, r0
 80030d4:	9006      	str	r0, [sp, #24]
      out4 = in4 << kShift;

      *pDst = out1;
      *(pDst + 1) = out2;

      if(in3 != (out3 >> kShift))
 80030d6:	fa44 f009 	asr.w	r0, r4, r9
        out3 = 0x7FFFFFFF ^ (in3 >> 31);

      if(in4 != (out4 >> kShift))
 80030da:	9c09      	ldr	r4, [sp, #36]	; 0x24
      out4 = in4 << kShift;

      *pDst = out1;
      *(pDst + 1) = out2;

      if(in3 != (out3 >> kShift))
 80030dc:	900c      	str	r0, [sp, #48]	; 0x30

      /* saturate the results. */
      if(in1 != (out1 >> kShift))
        out1 = 0x7FFFFFFF ^ (in1 >> 31);

      if(in2 != (out2 >> kShift))
 80030de:	fa4b fb09 	asr.w	fp, fp, r9
      *(pDst + 1) = out2;

      if(in3 != (out3 >> kShift))
        out3 = 0x7FFFFFFF ^ (in3 >> 31);

      if(in4 != (out4 >> kShift))
 80030e2:	fa44 f009 	asr.w	r0, r4, r9

      /* saturate the results. */
      if(in1 != (out1 >> kShift))
        out1 = 0x7FFFFFFF ^ (in1 >> 31);

      if(in2 != (out2 >> kShift))
 80030e6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
      *(pDst + 1) = out2;

      if(in3 != (out3 >> kShift))
        out3 = 0x7FFFFFFF ^ (in3 >> 31);

      if(in4 != (out4 >> kShift))
 80030ea:	900d      	str	r0, [sp, #52]	; 0x34
        out2 = 0x7FFFFFFF ^ (in2 >> 31);

      out3 = in3 << kShift;
      out4 = in4 << kShift;

      *pDst = out1;
 80030ec:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80030ee:	9806      	ldr	r0, [sp, #24]
 80030f0:	f8dd b010 	ldr.w	fp, [sp, #16]
      /* saturate the results. */
      if(in1 != (out1 >> kShift))
        out1 = 0x7FFFFFFF ^ (in1 >> 31);

      if(in2 != (out2 >> kShift))
        out2 = 0x7FFFFFFF ^ (in2 >> 31);
 80030f4:	17e9      	asrs	r1, r5, #31

      out3 = in3 << kShift;
      out4 = in4 << kShift;

      *pDst = out1;
 80030f6:	42a6      	cmp	r6, r4
 80030f8:	bf18      	it	ne
 80030fa:	4683      	movne	fp, r0
 80030fc:	465e      	mov	r6, fp
      *(pDst + 1) = out2;
 80030fe:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8003100:	f8dd b020 	ldr.w	fp, [sp, #32]

      if(in4 != (out4 >> kShift))
        out4 = 0x7FFFFFFF ^ (in4 >> 31);

      /* Store result destination */
      *(pDst + 2) = out3;
 8003104:	9c03      	ldr	r4, [sp, #12]
        out2 = 0x7FFFFFFF ^ (in2 >> 31);

      out3 = in3 << kShift;
      out4 = in4 << kShift;

      *pDst = out1;
 8003106:	f8c8 6000 	str.w	r6, [r8]
      /* saturate the results. */
      if(in1 != (out1 >> kShift))
        out1 = 0x7FFFFFFF ^ (in1 >> 31);

      if(in2 != (out2 >> kShift))
        out2 = 0x7FFFFFFF ^ (in2 >> 31);
 800310a:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800310e:	43c9      	mvns	r1, r1

      out3 = in3 << kShift;
      out4 = in4 << kShift;

      *pDst = out1;
      *(pDst + 1) = out2;
 8003110:	4285      	cmp	r5, r0
 8003112:	bf08      	it	eq
 8003114:	4659      	moveq	r1, fp

      if(in3 != (out3 >> kShift))
        out3 = 0x7FFFFFFF ^ (in3 >> 31);
 8003116:	f082 4200 	eor.w	r2, r2, #2147483648	; 0x80000000

      if(in4 != (out4 >> kShift))
        out4 = 0x7FFFFFFF ^ (in4 >> 31);

      /* Store result destination */
      *(pDst + 2) = out3;
 800311a:	9d00      	ldr	r5, [sp, #0]
 800311c:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
      *(pDst + 3) = out4;
 8003120:	9809      	ldr	r0, [sp, #36]	; 0x24

      out3 = in3 << kShift;
      out4 = in4 << kShift;

      *pDst = out1;
      *(pDst + 1) = out2;
 8003122:	f8c8 1004 	str.w	r1, [r8, #4]

      if(in3 != (out3 >> kShift))
        out3 = 0x7FFFFFFF ^ (in3 >> 31);
 8003126:	43d2      	mvns	r2, r2

      if(in4 != (out4 >> kShift))
        out4 = 0x7FFFFFFF ^ (in4 >> 31);

      /* Store result destination */
      *(pDst + 2) = out3;
 8003128:	455d      	cmp	r5, fp
 800312a:	bf08      	it	eq
 800312c:	4622      	moveq	r2, r4
      *(pDst + 3) = out4;
 800312e:	9c0d      	ldr	r4, [sp, #52]	; 0x34

      if(in4 != (out4 >> kShift))
        out4 = 0x7FFFFFFF ^ (in4 >> 31);

      /* Store result destination */
      *(pDst + 2) = out3;
 8003130:	f8c8 2008 	str.w	r2, [r8, #8]

      if(in3 != (out3 >> kShift))
        out3 = 0x7FFFFFFF ^ (in3 >> 31);

      if(in4 != (out4 >> kShift))
        out4 = 0x7FFFFFFF ^ (in4 >> 31);
 8003134:	43db      	mvns	r3, r3

      /* Store result destination */
      *(pDst + 2) = out3;
      *(pDst + 3) = out4;
 8003136:	42a7      	cmp	r7, r4
 8003138:	bf08      	it	eq
 800313a:	4603      	moveq	r3, r0
 800313c:	f8c8 300c 	str.w	r3, [r8, #12]

  if(sign == 0u)
  {
    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.       
     ** a second loop below computes the remaining 1 to 3 samples. */
    while(blkCnt > 0u)
 8003140:	9f07      	ldr	r7, [sp, #28]
 8003142:	1e7d      	subs	r5, r7, #1
      /* Store result destination */
      *(pDst + 2) = out3;
      *(pDst + 3) = out4;

      /* Update pointers to process next sampels */
      pSrc += 4u;
 8003144:	f10c 0c10 	add.w	ip, ip, #16
      pDst += 4u;
 8003148:	f108 0810 	add.w	r8, r8, #16

  if(sign == 0u)
  {
    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.       
     ** a second loop below computes the remaining 1 to 3 samples. */
    while(blkCnt > 0u)
 800314c:	9507      	str	r5, [sp, #28]
 800314e:	d18e      	bne.n	800306e <arm_scale_q31+0x206>
 * \par       
 * The input data <code>*pSrc</code> and <code>scaleFract</code> are in 1.31 format.       
 * These are multiplied to yield a 2.62 intermediate result and this is shifted with saturation to 1.31 format.       
 */

void arm_scale_q31(
 8003150:	9911      	ldr	r1, [sp, #68]	; 0x44
 8003152:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003154:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
 8003158:	010a      	lsls	r2, r1, #4
 800315a:	189e      	adds	r6, r3, r2
 800315c:	eb0c 0802 	add.w	r8, ip, r2
 8003160:	46d3      	mov	fp, sl
 8003162:	960e      	str	r6, [sp, #56]	; 0x38
 8003164:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  if(sign == 0)
  {
	  while(blkCnt > 0u)
 8003168:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800316a:	f017 0603 	ands.w	r6, r7, #3
 800316e:	f43f af6e 	beq.w	800304e <arm_scale_q31+0x1e6>
	  {
		/* C = A * scale */
		/* Scale the input and then store the result in the destination buffer. */
		in = *pSrc++;
 8003172:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8003174:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 8003178:	f854 5b04 	ldr.w	r5, [r4], #4
		in = ((q63_t) in * scaleFract) >> 32;
 800317c:	fb85 230b 	smull	r2, r3, r5, fp
 8003180:	fa4f f188 	sxtb.w	r1, r8

		out = in << kShift;
		
		if(in != (out >> kShift))
			out = 0x7FFFFFFF ^ (in >> 31);
 8003184:	17d8      	asrs	r0, r3, #31
		/* C = A * scale */
		/* Scale the input and then store the result in the destination buffer. */
		in = *pSrc++;
		in = ((q63_t) in * scaleFract) >> 32;

		out = in << kShift;
 8003186:	fa03 f501 	lsl.w	r5, r3, r1
	  while(blkCnt > 0u)
	  {
		/* C = A * scale */
		/* Scale the input and then store the result in the destination buffer. */
		in = *pSrc++;
		in = ((q63_t) in * scaleFract) >> 32;
 800318a:	461a      	mov	r2, r3

		out = in << kShift;
		
		if(in != (out >> kShift))
			out = 0x7FFFFFFF ^ (in >> 31);
 800318c:	f080 4300 	eor.w	r3, r0, #2147483648	; 0x80000000
 8003190:	3e01      	subs	r6, #1
		in = *pSrc++;
		in = ((q63_t) in * scaleFract) >> 32;

		out = in << kShift;
		
		if(in != (out >> kShift))
 8003192:	fa45 f701 	asr.w	r7, r5, r1
			out = 0x7FFFFFFF ^ (in >> 31);
 8003196:	43db      	mvns	r3, r3

		*pDst++ = out;
 8003198:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800319a:	42ba      	cmp	r2, r7
 800319c:	bf08      	it	eq
 800319e:	462b      	moveq	r3, r5

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  if(sign == 0)
  {
	  while(blkCnt > 0u)
 80031a0:	4635      	mov	r5, r6
		out = in << kShift;
		
		if(in != (out >> kShift))
			out = 0x7FFFFFFF ^ (in >> 31);

		*pDst++ = out;
 80031a2:	f840 3b04 	str.w	r3, [r0], #4
 80031a6:	f006 0601 	and.w	r6, r6, #1

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  if(sign == 0)
  {
	  while(blkCnt > 0u)
 80031aa:	2d00      	cmp	r5, #0
 80031ac:	f43f af4f 	beq.w	800304e <arm_scale_q31+0x1e6>
 80031b0:	b1a6      	cbz	r6, 80031dc <arm_scale_q31+0x374>
	  {
		/* C = A * scale */
		/* Scale the input and then store the result in the destination buffer. */
		in = *pSrc++;
 80031b2:	f854 7b04 	ldr.w	r7, [r4], #4
		in = ((q63_t) in * scaleFract) >> 32;
 80031b6:	fb87 230b 	smull	r2, r3, r7, fp
 80031ba:	461a      	mov	r2, r3

		out = in << kShift;
		
		if(in != (out >> kShift))
			out = 0x7FFFFFFF ^ (in >> 31);
 80031bc:	17db      	asrs	r3, r3, #31
		/* C = A * scale */
		/* Scale the input and then store the result in the destination buffer. */
		in = *pSrc++;
		in = ((q63_t) in * scaleFract) >> 32;

		out = in << kShift;
 80031be:	fa02 f601 	lsl.w	r6, r2, r1
		
		if(in != (out >> kShift))
			out = 0x7FFFFFFF ^ (in >> 31);
 80031c2:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80031c6:	43db      	mvns	r3, r3
		in = *pSrc++;
		in = ((q63_t) in * scaleFract) >> 32;

		out = in << kShift;
		
		if(in != (out >> kShift))
 80031c8:	fa46 f701 	asr.w	r7, r6, r1
			out = 0x7FFFFFFF ^ (in >> 31);

		*pDst++ = out;
 80031cc:	42ba      	cmp	r2, r7
 80031ce:	bf08      	it	eq
 80031d0:	4633      	moveq	r3, r6

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  if(sign == 0)
  {
	  while(blkCnt > 0u)
 80031d2:	3d01      	subs	r5, #1
		out = in << kShift;
		
		if(in != (out >> kShift))
			out = 0x7FFFFFFF ^ (in >> 31);

		*pDst++ = out;
 80031d4:	f840 3b04 	str.w	r3, [r0], #4

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  if(sign == 0)
  {
	  while(blkCnt > 0u)
 80031d8:	f43f af39 	beq.w	800304e <arm_scale_q31+0x1e6>
	  {
		/* C = A * scale */
		/* Scale the input and then store the result in the destination buffer. */
		in = *pSrc++;
 80031dc:	4627      	mov	r7, r4
		out = in << kShift;
		
		if(in != (out >> kShift))
			out = 0x7FFFFFFF ^ (in >> 31);

		*pDst++ = out;
 80031de:	4606      	mov	r6, r0
  {
	  while(blkCnt > 0u)
	  {
		/* C = A * scale */
		/* Scale the input and then store the result in the destination buffer. */
		in = *pSrc++;
 80031e0:	f857 2b04 	ldr.w	r2, [r7], #4
		in = ((q63_t) in * scaleFract) >> 32;
 80031e4:	fb82 230b 	smull	r2, r3, r2, fp
 80031e8:	461a      	mov	r2, r3

		out = in << kShift;
		
		if(in != (out >> kShift))
			out = 0x7FFFFFFF ^ (in >> 31);
 80031ea:	17db      	asrs	r3, r3, #31
		/* C = A * scale */
		/* Scale the input and then store the result in the destination buffer. */
		in = *pSrc++;
		in = ((q63_t) in * scaleFract) >> 32;

		out = in << kShift;
 80031ec:	fa02 fc01 	lsl.w	ip, r2, r1
		
		if(in != (out >> kShift))
			out = 0x7FFFFFFF ^ (in >> 31);
 80031f0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
		in = *pSrc++;
		in = ((q63_t) in * scaleFract) >> 32;

		out = in << kShift;
		
		if(in != (out >> kShift))
 80031f4:	fa4c f801 	asr.w	r8, ip, r1
			out = 0x7FFFFFFF ^ (in >> 31);
 80031f8:	43db      	mvns	r3, r3

		*pDst++ = out;
 80031fa:	4542      	cmp	r2, r8
 80031fc:	bf08      	it	eq
 80031fe:	4663      	moveq	r3, ip
 8003200:	f846 3b04 	str.w	r3, [r6], #4
  {
	  while(blkCnt > 0u)
	  {
		/* C = A * scale */
		/* Scale the input and then store the result in the destination buffer. */
		in = *pSrc++;
 8003204:	6864      	ldr	r4, [r4, #4]
		in = ((q63_t) in * scaleFract) >> 32;
 8003206:	fb84 230b 	smull	r2, r3, r4, fp
 800320a:	461a      	mov	r2, r3

		out = in << kShift;
		
		if(in != (out >> kShift))
			out = 0x7FFFFFFF ^ (in >> 31);
 800320c:	17db      	asrs	r3, r3, #31
		/* C = A * scale */
		/* Scale the input and then store the result in the destination buffer. */
		in = *pSrc++;
		in = ((q63_t) in * scaleFract) >> 32;

		out = in << kShift;
 800320e:	fa02 f401 	lsl.w	r4, r2, r1
		
		if(in != (out >> kShift))
			out = 0x7FFFFFFF ^ (in >> 31);
 8003212:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
		in = *pSrc++;
		in = ((q63_t) in * scaleFract) >> 32;

		out = in << kShift;
		
		if(in != (out >> kShift))
 8003216:	fa44 fc01 	asr.w	ip, r4, r1
			out = 0x7FFFFFFF ^ (in >> 31);
 800321a:	43db      	mvns	r3, r3

		*pDst++ = out;
 800321c:	4562      	cmp	r2, ip
 800321e:	bf08      	it	eq
 8003220:	4623      	moveq	r3, r4
 8003222:	6043      	str	r3, [r0, #4]
  {
	  while(blkCnt > 0u)
	  {
		/* C = A * scale */
		/* Scale the input and then store the result in the destination buffer. */
		in = *pSrc++;
 8003224:	1d3c      	adds	r4, r7, #4
		out = in << kShift;
		
		if(in != (out >> kShift))
			out = 0x7FFFFFFF ^ (in >> 31);

		*pDst++ = out;
 8003226:	1d30      	adds	r0, r6, #4

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  if(sign == 0)
  {
	  while(blkCnt > 0u)
 8003228:	3d02      	subs	r5, #2
 800322a:	d1d7      	bne.n	80031dc <arm_scale_q31+0x374>
 800322c:	e70f      	b.n	800304e <arm_scale_q31+0x1e6>
 800322e:	bf00      	nop

08003230 <log10>:
 8003230:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003234:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 8003310 <log10+0xe0>
 8003238:	b08a      	sub	sp, #40	; 0x28
 800323a:	4604      	mov	r4, r0
 800323c:	460d      	mov	r5, r1
 800323e:	f000 f86b 	bl	8003318 <__ieee754_log10>
 8003242:	f998 3000 	ldrsb.w	r3, [r8]
 8003246:	3301      	adds	r3, #1
 8003248:	4606      	mov	r6, r0
 800324a:	460f      	mov	r7, r1
 800324c:	d00b      	beq.n	8003266 <log10+0x36>
 800324e:	4620      	mov	r0, r4
 8003250:	4629      	mov	r1, r5
 8003252:	f000 f8f5 	bl	8003440 <__fpclassifyd>
 8003256:	b130      	cbz	r0, 8003266 <log10+0x36>
 8003258:	4620      	mov	r0, r4
 800325a:	4629      	mov	r1, r5
 800325c:	2200      	movs	r2, #0
 800325e:	2300      	movs	r3, #0
 8003260:	f000 ff5a 	bl	8004118 <__aeabi_dcmple>
 8003264:	b920      	cbnz	r0, 8003270 <log10+0x40>
 8003266:	4630      	mov	r0, r6
 8003268:	4639      	mov	r1, r7
 800326a:	b00a      	add	sp, #40	; 0x28
 800326c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003270:	4825      	ldr	r0, [pc, #148]	; (8003308 <log10+0xd8>)
 8003272:	f898 6000 	ldrb.w	r6, [r8]
 8003276:	9001      	str	r0, [sp, #4]
 8003278:	2100      	movs	r1, #0
 800327a:	9108      	str	r1, [sp, #32]
 800327c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8003280:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8003284:	bb4e      	cbnz	r6, 80032da <log10+0xaa>
 8003286:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800328a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800328e:	f2cc 73ef 	movt	r3, #51183	; 0xc7ef
 8003292:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003296:	4620      	mov	r0, r4
 8003298:	4629      	mov	r1, r5
 800329a:	2200      	movs	r2, #0
 800329c:	2300      	movs	r3, #0
 800329e:	f000 ff27 	bl	80040f0 <__aeabi_dcmpeq>
 80032a2:	b160      	cbz	r0, 80032be <log10+0x8e>
 80032a4:	2302      	movs	r3, #2
 80032a6:	429e      	cmp	r6, r3
 80032a8:	9300      	str	r3, [sp, #0]
 80032aa:	d022      	beq.n	80032f2 <log10+0xc2>
 80032ac:	4668      	mov	r0, sp
 80032ae:	f000 f8fb 	bl	80034a8 <matherr>
 80032b2:	b1f0      	cbz	r0, 80032f2 <log10+0xc2>
 80032b4:	9808      	ldr	r0, [sp, #32]
 80032b6:	bb08      	cbnz	r0, 80032fc <log10+0xcc>
 80032b8:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 80032bc:	e7d3      	b.n	8003266 <log10+0x36>
 80032be:	2201      	movs	r2, #1
 80032c0:	2e02      	cmp	r6, #2
 80032c2:	9200      	str	r2, [sp, #0]
 80032c4:	d010      	beq.n	80032e8 <log10+0xb8>
 80032c6:	4668      	mov	r0, sp
 80032c8:	f000 f8ee 	bl	80034a8 <matherr>
 80032cc:	b160      	cbz	r0, 80032e8 <log10+0xb8>
 80032ce:	480f      	ldr	r0, [pc, #60]	; (800330c <log10+0xdc>)
 80032d0:	f000 f8ec 	bl	80034ac <nan>
 80032d4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80032d8:	e7ec      	b.n	80032b4 <log10+0x84>
 80032da:	2300      	movs	r3, #0
 80032dc:	2200      	movs	r2, #0
 80032de:	f6cf 73f0 	movt	r3, #65520	; 0xfff0
 80032e2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80032e6:	e7d6      	b.n	8003296 <log10+0x66>
 80032e8:	f001 f87c 	bl	80043e4 <__errno>
 80032ec:	2721      	movs	r7, #33	; 0x21
 80032ee:	6007      	str	r7, [r0, #0]
 80032f0:	e7ed      	b.n	80032ce <log10+0x9e>
 80032f2:	f001 f877 	bl	80043e4 <__errno>
 80032f6:	2622      	movs	r6, #34	; 0x22
 80032f8:	6006      	str	r6, [r0, #0]
 80032fa:	e7db      	b.n	80032b4 <log10+0x84>
 80032fc:	f001 f872 	bl	80043e4 <__errno>
 8003300:	9908      	ldr	r1, [sp, #32]
 8003302:	6001      	str	r1, [r0, #0]
 8003304:	e7d8      	b.n	80032b8 <log10+0x88>
 8003306:	bf00      	nop
 8003308:	080056bc 	.word	0x080056bc
 800330c:	080056c4 	.word	0x080056c4
 8003310:	20001908 	.word	0x20001908
 8003314:	00000000 	.word	0x00000000

08003318 <__ieee754_log10>:
 8003318:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800331c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003320:	460a      	mov	r2, r1
 8003322:	4606      	mov	r6, r0
 8003324:	460f      	mov	r7, r1
 8003326:	4604      	mov	r4, r0
 8003328:	460d      	mov	r5, r1
 800332a:	da1e      	bge.n	800336a <__ieee754_log10+0x52>
 800332c:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8003330:	4302      	orrs	r2, r0
 8003332:	d063      	beq.n	80033fc <__ieee754_log10+0xe4>
 8003334:	2900      	cmp	r1, #0
 8003336:	db6b      	blt.n	8003410 <__ieee754_log10+0xf8>
 8003338:	2300      	movs	r3, #0
 800333a:	2200      	movs	r2, #0
 800333c:	f2c4 3350 	movt	r3, #17232	; 0x4350
 8003340:	f000 fc6e 	bl	8003c20 <__aeabi_dmul>
 8003344:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003348:	460a      	mov	r2, r1
 800334a:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
 800334e:	429a      	cmp	r2, r3
 8003350:	460f      	mov	r7, r1
 8003352:	4606      	mov	r6, r0
 8003354:	f06f 0135 	mvn.w	r1, #53	; 0x35
 8003358:	dd0e      	ble.n	8003378 <__ieee754_log10+0x60>
 800335a:	4630      	mov	r0, r6
 800335c:	4639      	mov	r1, r7
 800335e:	4632      	mov	r2, r6
 8003360:	463b      	mov	r3, r7
 8003362:	f000 faab 	bl	80038bc <__adddf3>
 8003366:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800336a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800336e:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
 8003372:	2100      	movs	r1, #0
 8003374:	429a      	cmp	r2, r3
 8003376:	dcf0      	bgt.n	800335a <__ieee754_log10+0x42>
 8003378:	1513      	asrs	r3, r2, #20
 800337a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800337e:	1858      	adds	r0, r3, r1
 8003380:	ea4f 78d0 	mov.w	r8, r0, lsr #31
 8003384:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003388:	4440      	add	r0, r8
 800338a:	f422 0970 	bic.w	r9, r2, #15728640	; 0xf00000
 800338e:	f5c8 787f 	rsb	r8, r8, #1020	; 0x3fc
 8003392:	f000 fbdf 	bl	8003b54 <__aeabi_i2d>
 8003396:	f108 0803 	add.w	r8, r8, #3
 800339a:	ea49 5708 	orr.w	r7, r9, r8, lsl #20
 800339e:	4604      	mov	r4, r0
 80033a0:	460d      	mov	r5, r1
 80033a2:	4630      	mov	r0, r6
 80033a4:	4639      	mov	r1, r7
 80033a6:	f000 f887 	bl	80034b8 <__ieee754_log>
 80033aa:	a31f      	add	r3, pc, #124	; (adr r3, 8003428 <__ieee754_log10+0x110>)
 80033ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033b0:	4680      	mov	r8, r0
 80033b2:	4689      	mov	r9, r1
 80033b4:	4620      	mov	r0, r4
 80033b6:	4629      	mov	r1, r5
 80033b8:	f000 fc32 	bl	8003c20 <__aeabi_dmul>
 80033bc:	a31c      	add	r3, pc, #112	; (adr r3, 8003430 <__ieee754_log10+0x118>)
 80033be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033c2:	4606      	mov	r6, r0
 80033c4:	460f      	mov	r7, r1
 80033c6:	4620      	mov	r0, r4
 80033c8:	4629      	mov	r1, r5
 80033ca:	f000 fc29 	bl	8003c20 <__aeabi_dmul>
 80033ce:	a31a      	add	r3, pc, #104	; (adr r3, 8003438 <__ieee754_log10+0x120>)
 80033d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033d4:	4604      	mov	r4, r0
 80033d6:	460d      	mov	r5, r1
 80033d8:	4640      	mov	r0, r8
 80033da:	4649      	mov	r1, r9
 80033dc:	f000 fc20 	bl	8003c20 <__aeabi_dmul>
 80033e0:	4602      	mov	r2, r0
 80033e2:	460b      	mov	r3, r1
 80033e4:	4620      	mov	r0, r4
 80033e6:	4629      	mov	r1, r5
 80033e8:	f000 fa68 	bl	80038bc <__adddf3>
 80033ec:	4602      	mov	r2, r0
 80033ee:	460b      	mov	r3, r1
 80033f0:	4630      	mov	r0, r6
 80033f2:	4639      	mov	r1, r7
 80033f4:	f000 fa62 	bl	80038bc <__adddf3>
 80033f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80033fc:	2100      	movs	r1, #0
 80033fe:	2000      	movs	r0, #0
 8003400:	2200      	movs	r2, #0
 8003402:	2300      	movs	r3, #0
 8003404:	f2cc 3150 	movt	r1, #50000	; 0xc350
 8003408:	f000 fd34 	bl	8003e74 <__aeabi_ddiv>
 800340c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003410:	4602      	mov	r2, r0
 8003412:	460b      	mov	r3, r1
 8003414:	f000 fa50 	bl	80038b8 <__aeabi_dsub>
 8003418:	2200      	movs	r2, #0
 800341a:	2300      	movs	r3, #0
 800341c:	f000 fd2a 	bl	8003e74 <__aeabi_ddiv>
 8003420:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003424:	f3af 8000 	nop.w
 8003428:	509f6000 	.word	0x509f6000
 800342c:	3fd34413 	.word	0x3fd34413
 8003430:	11f12b36 	.word	0x11f12b36
 8003434:	3d59fef3 	.word	0x3d59fef3
 8003438:	1526e50e 	.word	0x1526e50e
 800343c:	3fdbcb7b 	.word	0x3fdbcb7b

08003440 <__fpclassifyd>:
 8003440:	460b      	mov	r3, r1
 8003442:	b161      	cbz	r1, 800345e <__fpclassifyd+0x1e>
 8003444:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8003448:	d009      	beq.n	800345e <__fpclassifyd+0x1e>
 800344a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800344e:	f5a3 1180 	sub.w	r1, r3, #1048576	; 0x100000
 8003452:	f6c7 72df 	movt	r2, #32735	; 0x7fdf
 8003456:	4291      	cmp	r1, r2
 8003458:	d805      	bhi.n	8003466 <__fpclassifyd+0x26>
 800345a:	2004      	movs	r0, #4
 800345c:	4770      	bx	lr
 800345e:	2800      	cmp	r0, #0
 8003460:	d1f3      	bne.n	800344a <__fpclassifyd+0xa>
 8003462:	2002      	movs	r0, #2
 8003464:	4770      	bx	lr
 8003466:	f103 41ff 	add.w	r1, r3, #2139095040	; 0x7f800000
 800346a:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
 800346e:	4291      	cmp	r1, r2
 8003470:	d9f3      	bls.n	800345a <__fpclassifyd+0x1a>
 8003472:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003476:	f2c0 020f 	movt	r2, #15
 800347a:	4293      	cmp	r3, r2
 800347c:	d801      	bhi.n	8003482 <__fpclassifyd+0x42>
 800347e:	2003      	movs	r0, #3
 8003480:	4770      	bx	lr
 8003482:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8003486:	4291      	cmp	r1, r2
 8003488:	d9f9      	bls.n	800347e <__fpclassifyd+0x3e>
 800348a:	2200      	movs	r2, #0
 800348c:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 8003490:	4293      	cmp	r3, r2
 8003492:	d004      	beq.n	800349e <__fpclassifyd+0x5e>
 8003494:	f513 1f80 	cmn.w	r3, #1048576	; 0x100000
 8003498:	d001      	beq.n	800349e <__fpclassifyd+0x5e>
 800349a:	2000      	movs	r0, #0
 800349c:	4770      	bx	lr
 800349e:	f1d0 0001 	rsbs	r0, r0, #1
 80034a2:	bf38      	it	cc
 80034a4:	2000      	movcc	r0, #0
 80034a6:	4770      	bx	lr

080034a8 <matherr>:
 80034a8:	2000      	movs	r0, #0
 80034aa:	4770      	bx	lr

080034ac <nan>:
 80034ac:	2100      	movs	r1, #0
 80034ae:	2000      	movs	r0, #0
 80034b0:	f6c7 71f8 	movt	r1, #32760	; 0x7ff8
 80034b4:	4770      	bx	lr
 80034b6:	bf00      	nop

080034b8 <__ieee754_log>:
 80034b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80034bc:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80034c0:	b087      	sub	sp, #28
 80034c2:	4602      	mov	r2, r0
 80034c4:	460b      	mov	r3, r1
 80034c6:	4604      	mov	r4, r0
 80034c8:	460d      	mov	r5, r1
 80034ca:	460e      	mov	r6, r1
 80034cc:	da64      	bge.n	8003598 <__ieee754_log+0xe0>
 80034ce:	f021 4500 	bic.w	r5, r1, #2147483648	; 0x80000000
 80034d2:	4305      	orrs	r5, r0
 80034d4:	f000 8100 	beq.w	80036d8 <__ieee754_log+0x220>
 80034d8:	2900      	cmp	r1, #0
 80034da:	f2c0 817f 	blt.w	80037dc <__ieee754_log+0x324>
 80034de:	2300      	movs	r3, #0
 80034e0:	2200      	movs	r2, #0
 80034e2:	f2c4 3350 	movt	r3, #17232	; 0x4350
 80034e6:	f000 fb9b 	bl	8003c20 <__aeabi_dmul>
 80034ea:	4602      	mov	r2, r0
 80034ec:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80034f0:	460d      	mov	r5, r1
 80034f2:	f6c7 70ef 	movt	r0, #32751	; 0x7fef
 80034f6:	4285      	cmp	r5, r0
 80034f8:	460b      	mov	r3, r1
 80034fa:	f06f 0735 	mvn.w	r7, #53	; 0x35
 80034fe:	dc52      	bgt.n	80035a6 <__ieee754_log+0xee>
 8003500:	f025 467f 	bic.w	r6, r5, #4278190080	; 0xff000000
 8003504:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
 8003508:	f506 2415 	add.w	r4, r6, #610304	; 0x95000
 800350c:	f604 7364 	addw	r3, r4, #3940	; 0xf64
 8003510:	f403 1480 	and.w	r4, r3, #1048576	; 0x100000
 8003514:	f084 517f 	eor.w	r1, r4, #1069547520	; 0x3fc00000
 8003518:	f481 1040 	eor.w	r0, r1, #3145728	; 0x300000
 800351c:	ea40 0306 	orr.w	r3, r0, r6
 8003520:	4619      	mov	r1, r3
 8003522:	2300      	movs	r3, #0
 8003524:	4610      	mov	r0, r2
 8003526:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 800352a:	2200      	movs	r2, #0
 800352c:	f000 f9c4 	bl	80038b8 <__aeabi_dsub>
 8003530:	ea4f 5825 	mov.w	r8, r5, asr #20
 8003534:	1cb2      	adds	r2, r6, #2
 8003536:	f2a8 3aff 	subw	sl, r8, #1023	; 0x3ff
 800353a:	f422 0370 	bic.w	r3, r2, #15728640	; 0xf00000
 800353e:	eb0a 0b07 	add.w	fp, sl, r7
 8003542:	2200      	movs	r2, #0
 8003544:	2b02      	cmp	r3, #2
 8003546:	eb0b 5814 	add.w	r8, fp, r4, lsr #20
 800354a:	4682      	mov	sl, r0
 800354c:	468b      	mov	fp, r1
 800354e:	dc31      	bgt.n	80035b4 <__ieee754_log+0xfc>
 8003550:	2300      	movs	r3, #0
 8003552:	f000 fdcd 	bl	80040f0 <__aeabi_dcmpeq>
 8003556:	2800      	cmp	r0, #0
 8003558:	f000 80c7 	beq.w	80036ea <__ieee754_log+0x232>
 800355c:	f1b8 0f00 	cmp.w	r8, #0
 8003560:	f000 8143 	beq.w	80037ea <__ieee754_log+0x332>
 8003564:	4640      	mov	r0, r8
 8003566:	f000 faf5 	bl	8003b54 <__aeabi_i2d>
 800356a:	a3a1      	add	r3, pc, #644	; (adr r3, 80037f0 <__ieee754_log+0x338>)
 800356c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003570:	4606      	mov	r6, r0
 8003572:	460f      	mov	r7, r1
 8003574:	f000 fb54 	bl	8003c20 <__aeabi_dmul>
 8003578:	a39f      	add	r3, pc, #636	; (adr r3, 80037f8 <__ieee754_log+0x340>)
 800357a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800357e:	4604      	mov	r4, r0
 8003580:	460d      	mov	r5, r1
 8003582:	4630      	mov	r0, r6
 8003584:	4639      	mov	r1, r7
 8003586:	f000 fb4b 	bl	8003c20 <__aeabi_dmul>
 800358a:	4602      	mov	r2, r0
 800358c:	460b      	mov	r3, r1
 800358e:	4620      	mov	r0, r4
 8003590:	4629      	mov	r1, r5
 8003592:	f000 f993 	bl	80038bc <__adddf3>
 8003596:	e00a      	b.n	80035ae <__ieee754_log+0xf6>
 8003598:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800359c:	f6c7 70ef 	movt	r0, #32751	; 0x7fef
 80035a0:	2700      	movs	r7, #0
 80035a2:	4285      	cmp	r5, r0
 80035a4:	ddac      	ble.n	8003500 <__ieee754_log+0x48>
 80035a6:	4610      	mov	r0, r2
 80035a8:	4619      	mov	r1, r3
 80035aa:	f000 f987 	bl	80038bc <__adddf3>
 80035ae:	b007      	add	sp, #28
 80035b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80035b8:	f000 f980 	bl	80038bc <__adddf3>
 80035bc:	4602      	mov	r2, r0
 80035be:	460b      	mov	r3, r1
 80035c0:	4650      	mov	r0, sl
 80035c2:	4659      	mov	r1, fp
 80035c4:	f000 fc56 	bl	8003e74 <__aeabi_ddiv>
 80035c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80035cc:	4640      	mov	r0, r8
 80035ce:	f000 fac1 	bl	8003b54 <__aeabi_i2d>
 80035d2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80035d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80035da:	4602      	mov	r2, r0
 80035dc:	460b      	mov	r3, r1
 80035de:	f000 fb1f 	bl	8003c20 <__aeabi_dmul>
 80035e2:	4602      	mov	r2, r0
 80035e4:	460b      	mov	r3, r1
 80035e6:	e9cd 0100 	strd	r0, r1, [sp]
 80035ea:	f000 fb19 	bl	8003c20 <__aeabi_dmul>
 80035ee:	a384      	add	r3, pc, #528	; (adr r3, 8003800 <__ieee754_log+0x348>)
 80035f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035f4:	4604      	mov	r4, r0
 80035f6:	460d      	mov	r5, r1
 80035f8:	f000 fb12 	bl	8003c20 <__aeabi_dmul>
 80035fc:	a382      	add	r3, pc, #520	; (adr r3, 8003808 <__ieee754_log+0x350>)
 80035fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003602:	f000 f95b 	bl	80038bc <__adddf3>
 8003606:	4622      	mov	r2, r4
 8003608:	462b      	mov	r3, r5
 800360a:	f000 fb09 	bl	8003c20 <__aeabi_dmul>
 800360e:	a380      	add	r3, pc, #512	; (adr r3, 8003810 <__ieee754_log+0x358>)
 8003610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003614:	f000 f952 	bl	80038bc <__adddf3>
 8003618:	4622      	mov	r2, r4
 800361a:	462b      	mov	r3, r5
 800361c:	f000 fb00 	bl	8003c20 <__aeabi_dmul>
 8003620:	a37d      	add	r3, pc, #500	; (adr r3, 8003818 <__ieee754_log+0x360>)
 8003622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003626:	f000 f949 	bl	80038bc <__adddf3>
 800362a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800362e:	f000 faf7 	bl	8003c20 <__aeabi_dmul>
 8003632:	a37b      	add	r3, pc, #492	; (adr r3, 8003820 <__ieee754_log+0x368>)
 8003634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003638:	e9cd 0100 	strd	r0, r1, [sp]
 800363c:	4620      	mov	r0, r4
 800363e:	4629      	mov	r1, r5
 8003640:	f000 faee 	bl	8003c20 <__aeabi_dmul>
 8003644:	a378      	add	r3, pc, #480	; (adr r3, 8003828 <__ieee754_log+0x370>)
 8003646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800364a:	f000 f937 	bl	80038bc <__adddf3>
 800364e:	4622      	mov	r2, r4
 8003650:	462b      	mov	r3, r5
 8003652:	f000 fae5 	bl	8003c20 <__aeabi_dmul>
 8003656:	a376      	add	r3, pc, #472	; (adr r3, 8003830 <__ieee754_log+0x378>)
 8003658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800365c:	f000 f92e 	bl	80038bc <__adddf3>
 8003660:	4622      	mov	r2, r4
 8003662:	462b      	mov	r3, r5
 8003664:	f000 fadc 	bl	8003c20 <__aeabi_dmul>
 8003668:	f5a6 27c2 	sub.w	r7, r6, #397312	; 0x61000
 800366c:	4602      	mov	r2, r0
 800366e:	460b      	mov	r3, r1
 8003670:	f5c6 26d7 	rsb	r6, r6, #440320	; 0x6b800
 8003674:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003678:	f000 f920 	bl	80038bc <__adddf3>
 800367c:	3651      	adds	r6, #81	; 0x51
 800367e:	f2a7 477a 	subw	r7, r7, #1146	; 0x47a
 8003682:	4337      	orrs	r7, r6
 8003684:	2f00      	cmp	r7, #0
 8003686:	4604      	mov	r4, r0
 8003688:	460d      	mov	r5, r1
 800368a:	dd58      	ble.n	800373e <__ieee754_log+0x286>
 800368c:	2300      	movs	r3, #0
 800368e:	2200      	movs	r2, #0
 8003690:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8003694:	4650      	mov	r0, sl
 8003696:	4659      	mov	r1, fp
 8003698:	f000 fac2 	bl	8003c20 <__aeabi_dmul>
 800369c:	4652      	mov	r2, sl
 800369e:	465b      	mov	r3, fp
 80036a0:	f000 fabe 	bl	8003c20 <__aeabi_dmul>
 80036a4:	4606      	mov	r6, r0
 80036a6:	460f      	mov	r7, r1
 80036a8:	f1b8 0f00 	cmp.w	r8, #0
 80036ac:	d163      	bne.n	8003776 <__ieee754_log+0x2be>
 80036ae:	4622      	mov	r2, r4
 80036b0:	462b      	mov	r3, r5
 80036b2:	f000 f903 	bl	80038bc <__adddf3>
 80036b6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80036ba:	f000 fab1 	bl	8003c20 <__aeabi_dmul>
 80036be:	4602      	mov	r2, r0
 80036c0:	460b      	mov	r3, r1
 80036c2:	4630      	mov	r0, r6
 80036c4:	4639      	mov	r1, r7
 80036c6:	f000 f8f7 	bl	80038b8 <__aeabi_dsub>
 80036ca:	4602      	mov	r2, r0
 80036cc:	460b      	mov	r3, r1
 80036ce:	4650      	mov	r0, sl
 80036d0:	4659      	mov	r1, fp
 80036d2:	f000 f8f1 	bl	80038b8 <__aeabi_dsub>
 80036d6:	e76a      	b.n	80035ae <__ieee754_log+0xf6>
 80036d8:	2100      	movs	r1, #0
 80036da:	2000      	movs	r0, #0
 80036dc:	2200      	movs	r2, #0
 80036de:	2300      	movs	r3, #0
 80036e0:	f2cc 3150 	movt	r1, #50000	; 0xc350
 80036e4:	f000 fbc6 	bl	8003e74 <__aeabi_ddiv>
 80036e8:	e761      	b.n	80035ae <__ieee754_log+0xf6>
 80036ea:	4652      	mov	r2, sl
 80036ec:	465b      	mov	r3, fp
 80036ee:	4650      	mov	r0, sl
 80036f0:	4659      	mov	r1, fp
 80036f2:	f000 fa95 	bl	8003c20 <__aeabi_dmul>
 80036f6:	a350      	add	r3, pc, #320	; (adr r3, 8003838 <__ieee754_log+0x380>)
 80036f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036fc:	4604      	mov	r4, r0
 80036fe:	460d      	mov	r5, r1
 8003700:	4650      	mov	r0, sl
 8003702:	4659      	mov	r1, fp
 8003704:	f000 fa8c 	bl	8003c20 <__aeabi_dmul>
 8003708:	460b      	mov	r3, r1
 800370a:	2100      	movs	r1, #0
 800370c:	4602      	mov	r2, r0
 800370e:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8003712:	2000      	movs	r0, #0
 8003714:	f000 f8d0 	bl	80038b8 <__aeabi_dsub>
 8003718:	4602      	mov	r2, r0
 800371a:	460b      	mov	r3, r1
 800371c:	4620      	mov	r0, r4
 800371e:	4629      	mov	r1, r5
 8003720:	f000 fa7e 	bl	8003c20 <__aeabi_dmul>
 8003724:	4604      	mov	r4, r0
 8003726:	460d      	mov	r5, r1
 8003728:	f1b8 0f00 	cmp.w	r8, #0
 800372c:	f040 8088 	bne.w	8003840 <__ieee754_log+0x388>
 8003730:	4650      	mov	r0, sl
 8003732:	4659      	mov	r1, fp
 8003734:	4622      	mov	r2, r4
 8003736:	462b      	mov	r3, r5
 8003738:	f000 f8be 	bl	80038b8 <__aeabi_dsub>
 800373c:	e737      	b.n	80035ae <__ieee754_log+0xf6>
 800373e:	f1b8 0f00 	cmp.w	r8, #0
 8003742:	f000 80a1 	beq.w	8003888 <__ieee754_log+0x3d0>
 8003746:	a32a      	add	r3, pc, #168	; (adr r3, 80037f0 <__ieee754_log+0x338>)
 8003748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800374c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003750:	f000 fa66 	bl	8003c20 <__aeabi_dmul>
 8003754:	4622      	mov	r2, r4
 8003756:	462b      	mov	r3, r5
 8003758:	4606      	mov	r6, r0
 800375a:	460f      	mov	r7, r1
 800375c:	4650      	mov	r0, sl
 800375e:	4659      	mov	r1, fp
 8003760:	f000 f8aa 	bl	80038b8 <__aeabi_dsub>
 8003764:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003768:	f000 fa5a 	bl	8003c20 <__aeabi_dmul>
 800376c:	4604      	mov	r4, r0
 800376e:	460d      	mov	r5, r1
 8003770:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003774:	e072      	b.n	800385c <__ieee754_log+0x3a4>
 8003776:	a31e      	add	r3, pc, #120	; (adr r3, 80037f0 <__ieee754_log+0x338>)
 8003778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800377c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003780:	f000 fa4e 	bl	8003c20 <__aeabi_dmul>
 8003784:	4622      	mov	r2, r4
 8003786:	4680      	mov	r8, r0
 8003788:	4689      	mov	r9, r1
 800378a:	462b      	mov	r3, r5
 800378c:	4630      	mov	r0, r6
 800378e:	4639      	mov	r1, r7
 8003790:	f000 f894 	bl	80038bc <__adddf3>
 8003794:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003798:	f000 fa42 	bl	8003c20 <__aeabi_dmul>
 800379c:	a316      	add	r3, pc, #88	; (adr r3, 80037f8 <__ieee754_log+0x340>)
 800379e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037a2:	4604      	mov	r4, r0
 80037a4:	460d      	mov	r5, r1
 80037a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80037aa:	f000 fa39 	bl	8003c20 <__aeabi_dmul>
 80037ae:	4602      	mov	r2, r0
 80037b0:	460b      	mov	r3, r1
 80037b2:	4620      	mov	r0, r4
 80037b4:	4629      	mov	r1, r5
 80037b6:	f000 f881 	bl	80038bc <__adddf3>
 80037ba:	4602      	mov	r2, r0
 80037bc:	460b      	mov	r3, r1
 80037be:	4630      	mov	r0, r6
 80037c0:	4639      	mov	r1, r7
 80037c2:	f000 f879 	bl	80038b8 <__aeabi_dsub>
 80037c6:	4652      	mov	r2, sl
 80037c8:	465b      	mov	r3, fp
 80037ca:	f000 f875 	bl	80038b8 <__aeabi_dsub>
 80037ce:	4602      	mov	r2, r0
 80037d0:	460b      	mov	r3, r1
 80037d2:	4640      	mov	r0, r8
 80037d4:	4649      	mov	r1, r9
 80037d6:	f000 f86f 	bl	80038b8 <__aeabi_dsub>
 80037da:	e6e8      	b.n	80035ae <__ieee754_log+0xf6>
 80037dc:	f000 f86c 	bl	80038b8 <__aeabi_dsub>
 80037e0:	2200      	movs	r2, #0
 80037e2:	2300      	movs	r3, #0
 80037e4:	f000 fb46 	bl	8003e74 <__aeabi_ddiv>
 80037e8:	e6e1      	b.n	80035ae <__ieee754_log+0xf6>
 80037ea:	2000      	movs	r0, #0
 80037ec:	2100      	movs	r1, #0
 80037ee:	e6de      	b.n	80035ae <__ieee754_log+0xf6>
 80037f0:	fee00000 	.word	0xfee00000
 80037f4:	3fe62e42 	.word	0x3fe62e42
 80037f8:	35793c76 	.word	0x35793c76
 80037fc:	3dea39ef 	.word	0x3dea39ef
 8003800:	df3e5244 	.word	0xdf3e5244
 8003804:	3fc2f112 	.word	0x3fc2f112
 8003808:	96cb03de 	.word	0x96cb03de
 800380c:	3fc74664 	.word	0x3fc74664
 8003810:	94229359 	.word	0x94229359
 8003814:	3fd24924 	.word	0x3fd24924
 8003818:	55555593 	.word	0x55555593
 800381c:	3fe55555 	.word	0x3fe55555
 8003820:	d078c69f 	.word	0xd078c69f
 8003824:	3fc39a09 	.word	0x3fc39a09
 8003828:	1d8e78af 	.word	0x1d8e78af
 800382c:	3fcc71c5 	.word	0x3fcc71c5
 8003830:	9997fa04 	.word	0x9997fa04
 8003834:	3fd99999 	.word	0x3fd99999
 8003838:	55555555 	.word	0x55555555
 800383c:	3fd55555 	.word	0x3fd55555
 8003840:	4640      	mov	r0, r8
 8003842:	f000 f987 	bl	8003b54 <__aeabi_i2d>
 8003846:	a316      	add	r3, pc, #88	; (adr r3, 80038a0 <__ieee754_log+0x3e8>)
 8003848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800384c:	4680      	mov	r8, r0
 800384e:	4689      	mov	r9, r1
 8003850:	f000 f9e6 	bl	8003c20 <__aeabi_dmul>
 8003854:	4606      	mov	r6, r0
 8003856:	460f      	mov	r7, r1
 8003858:	4640      	mov	r0, r8
 800385a:	4649      	mov	r1, r9
 800385c:	a312      	add	r3, pc, #72	; (adr r3, 80038a8 <__ieee754_log+0x3f0>)
 800385e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003862:	f000 f9dd 	bl	8003c20 <__aeabi_dmul>
 8003866:	4602      	mov	r2, r0
 8003868:	460b      	mov	r3, r1
 800386a:	4620      	mov	r0, r4
 800386c:	4629      	mov	r1, r5
 800386e:	f000 f823 	bl	80038b8 <__aeabi_dsub>
 8003872:	4652      	mov	r2, sl
 8003874:	465b      	mov	r3, fp
 8003876:	f000 f81f 	bl	80038b8 <__aeabi_dsub>
 800387a:	4602      	mov	r2, r0
 800387c:	460b      	mov	r3, r1
 800387e:	4630      	mov	r0, r6
 8003880:	4639      	mov	r1, r7
 8003882:	f000 f819 	bl	80038b8 <__aeabi_dsub>
 8003886:	e692      	b.n	80035ae <__ieee754_log+0xf6>
 8003888:	4622      	mov	r2, r4
 800388a:	462b      	mov	r3, r5
 800388c:	4650      	mov	r0, sl
 800388e:	4659      	mov	r1, fp
 8003890:	f000 f812 	bl	80038b8 <__aeabi_dsub>
 8003894:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003898:	f000 f9c2 	bl	8003c20 <__aeabi_dmul>
 800389c:	e715      	b.n	80036ca <__ieee754_log+0x212>
 800389e:	bf00      	nop
 80038a0:	fee00000 	.word	0xfee00000
 80038a4:	3fe62e42 	.word	0x3fe62e42
 80038a8:	35793c76 	.word	0x35793c76
 80038ac:	3dea39ef 	.word	0x3dea39ef

080038b0 <__aeabi_drsub>:
 80038b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80038b4:	e002      	b.n	80038bc <__adddf3>
 80038b6:	bf00      	nop

080038b8 <__aeabi_dsub>:
 80038b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080038bc <__adddf3>:
 80038bc:	b530      	push	{r4, r5, lr}
 80038be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80038c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80038c6:	ea94 0f05 	teq	r4, r5
 80038ca:	bf08      	it	eq
 80038cc:	ea90 0f02 	teqeq	r0, r2
 80038d0:	bf1f      	itttt	ne
 80038d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80038d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80038da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80038de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80038e2:	f000 80e2 	beq.w	8003aaa <__adddf3+0x1ee>
 80038e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80038ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80038ee:	bfb8      	it	lt
 80038f0:	426d      	neglt	r5, r5
 80038f2:	dd0c      	ble.n	800390e <__adddf3+0x52>
 80038f4:	442c      	add	r4, r5
 80038f6:	ea80 0202 	eor.w	r2, r0, r2
 80038fa:	ea81 0303 	eor.w	r3, r1, r3
 80038fe:	ea82 0000 	eor.w	r0, r2, r0
 8003902:	ea83 0101 	eor.w	r1, r3, r1
 8003906:	ea80 0202 	eor.w	r2, r0, r2
 800390a:	ea81 0303 	eor.w	r3, r1, r3
 800390e:	2d36      	cmp	r5, #54	; 0x36
 8003910:	bf88      	it	hi
 8003912:	bd30      	pophi	{r4, r5, pc}
 8003914:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8003918:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800391c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8003920:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8003924:	d002      	beq.n	800392c <__adddf3+0x70>
 8003926:	4240      	negs	r0, r0
 8003928:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800392c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8003930:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8003934:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8003938:	d002      	beq.n	8003940 <__adddf3+0x84>
 800393a:	4252      	negs	r2, r2
 800393c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8003940:	ea94 0f05 	teq	r4, r5
 8003944:	f000 80a7 	beq.w	8003a96 <__adddf3+0x1da>
 8003948:	f1a4 0401 	sub.w	r4, r4, #1
 800394c:	f1d5 0e20 	rsbs	lr, r5, #32
 8003950:	db0d      	blt.n	800396e <__adddf3+0xb2>
 8003952:	fa02 fc0e 	lsl.w	ip, r2, lr
 8003956:	fa22 f205 	lsr.w	r2, r2, r5
 800395a:	1880      	adds	r0, r0, r2
 800395c:	f141 0100 	adc.w	r1, r1, #0
 8003960:	fa03 f20e 	lsl.w	r2, r3, lr
 8003964:	1880      	adds	r0, r0, r2
 8003966:	fa43 f305 	asr.w	r3, r3, r5
 800396a:	4159      	adcs	r1, r3
 800396c:	e00e      	b.n	800398c <__adddf3+0xd0>
 800396e:	f1a5 0520 	sub.w	r5, r5, #32
 8003972:	f10e 0e20 	add.w	lr, lr, #32
 8003976:	2a01      	cmp	r2, #1
 8003978:	fa03 fc0e 	lsl.w	ip, r3, lr
 800397c:	bf28      	it	cs
 800397e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8003982:	fa43 f305 	asr.w	r3, r3, r5
 8003986:	18c0      	adds	r0, r0, r3
 8003988:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800398c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8003990:	d507      	bpl.n	80039a2 <__adddf3+0xe6>
 8003992:	f04f 0e00 	mov.w	lr, #0
 8003996:	f1dc 0c00 	rsbs	ip, ip, #0
 800399a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800399e:	eb6e 0101 	sbc.w	r1, lr, r1
 80039a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80039a6:	d31b      	bcc.n	80039e0 <__adddf3+0x124>
 80039a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80039ac:	d30c      	bcc.n	80039c8 <__adddf3+0x10c>
 80039ae:	0849      	lsrs	r1, r1, #1
 80039b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80039b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80039b8:	f104 0401 	add.w	r4, r4, #1
 80039bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80039c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80039c4:	f080 809a 	bcs.w	8003afc <__adddf3+0x240>
 80039c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80039cc:	bf08      	it	eq
 80039ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80039d2:	f150 0000 	adcs.w	r0, r0, #0
 80039d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80039da:	ea41 0105 	orr.w	r1, r1, r5
 80039de:	bd30      	pop	{r4, r5, pc}
 80039e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80039e4:	4140      	adcs	r0, r0
 80039e6:	eb41 0101 	adc.w	r1, r1, r1
 80039ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80039ee:	f1a4 0401 	sub.w	r4, r4, #1
 80039f2:	d1e9      	bne.n	80039c8 <__adddf3+0x10c>
 80039f4:	f091 0f00 	teq	r1, #0
 80039f8:	bf04      	itt	eq
 80039fa:	4601      	moveq	r1, r0
 80039fc:	2000      	moveq	r0, #0
 80039fe:	fab1 f381 	clz	r3, r1
 8003a02:	bf08      	it	eq
 8003a04:	3320      	addeq	r3, #32
 8003a06:	f1a3 030b 	sub.w	r3, r3, #11
 8003a0a:	f1b3 0220 	subs.w	r2, r3, #32
 8003a0e:	da0c      	bge.n	8003a2a <__adddf3+0x16e>
 8003a10:	320c      	adds	r2, #12
 8003a12:	dd08      	ble.n	8003a26 <__adddf3+0x16a>
 8003a14:	f102 0c14 	add.w	ip, r2, #20
 8003a18:	f1c2 020c 	rsb	r2, r2, #12
 8003a1c:	fa01 f00c 	lsl.w	r0, r1, ip
 8003a20:	fa21 f102 	lsr.w	r1, r1, r2
 8003a24:	e00c      	b.n	8003a40 <__adddf3+0x184>
 8003a26:	f102 0214 	add.w	r2, r2, #20
 8003a2a:	bfd8      	it	le
 8003a2c:	f1c2 0c20 	rsble	ip, r2, #32
 8003a30:	fa01 f102 	lsl.w	r1, r1, r2
 8003a34:	fa20 fc0c 	lsr.w	ip, r0, ip
 8003a38:	bfdc      	itt	le
 8003a3a:	ea41 010c 	orrle.w	r1, r1, ip
 8003a3e:	4090      	lslle	r0, r2
 8003a40:	1ae4      	subs	r4, r4, r3
 8003a42:	bfa2      	ittt	ge
 8003a44:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8003a48:	4329      	orrge	r1, r5
 8003a4a:	bd30      	popge	{r4, r5, pc}
 8003a4c:	ea6f 0404 	mvn.w	r4, r4
 8003a50:	3c1f      	subs	r4, #31
 8003a52:	da1c      	bge.n	8003a8e <__adddf3+0x1d2>
 8003a54:	340c      	adds	r4, #12
 8003a56:	dc0e      	bgt.n	8003a76 <__adddf3+0x1ba>
 8003a58:	f104 0414 	add.w	r4, r4, #20
 8003a5c:	f1c4 0220 	rsb	r2, r4, #32
 8003a60:	fa20 f004 	lsr.w	r0, r0, r4
 8003a64:	fa01 f302 	lsl.w	r3, r1, r2
 8003a68:	ea40 0003 	orr.w	r0, r0, r3
 8003a6c:	fa21 f304 	lsr.w	r3, r1, r4
 8003a70:	ea45 0103 	orr.w	r1, r5, r3
 8003a74:	bd30      	pop	{r4, r5, pc}
 8003a76:	f1c4 040c 	rsb	r4, r4, #12
 8003a7a:	f1c4 0220 	rsb	r2, r4, #32
 8003a7e:	fa20 f002 	lsr.w	r0, r0, r2
 8003a82:	fa01 f304 	lsl.w	r3, r1, r4
 8003a86:	ea40 0003 	orr.w	r0, r0, r3
 8003a8a:	4629      	mov	r1, r5
 8003a8c:	bd30      	pop	{r4, r5, pc}
 8003a8e:	fa21 f004 	lsr.w	r0, r1, r4
 8003a92:	4629      	mov	r1, r5
 8003a94:	bd30      	pop	{r4, r5, pc}
 8003a96:	f094 0f00 	teq	r4, #0
 8003a9a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8003a9e:	bf06      	itte	eq
 8003aa0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8003aa4:	3401      	addeq	r4, #1
 8003aa6:	3d01      	subne	r5, #1
 8003aa8:	e74e      	b.n	8003948 <__adddf3+0x8c>
 8003aaa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8003aae:	bf18      	it	ne
 8003ab0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8003ab4:	d029      	beq.n	8003b0a <__adddf3+0x24e>
 8003ab6:	ea94 0f05 	teq	r4, r5
 8003aba:	bf08      	it	eq
 8003abc:	ea90 0f02 	teqeq	r0, r2
 8003ac0:	d005      	beq.n	8003ace <__adddf3+0x212>
 8003ac2:	ea54 0c00 	orrs.w	ip, r4, r0
 8003ac6:	bf04      	itt	eq
 8003ac8:	4619      	moveq	r1, r3
 8003aca:	4610      	moveq	r0, r2
 8003acc:	bd30      	pop	{r4, r5, pc}
 8003ace:	ea91 0f03 	teq	r1, r3
 8003ad2:	bf1e      	ittt	ne
 8003ad4:	2100      	movne	r1, #0
 8003ad6:	2000      	movne	r0, #0
 8003ad8:	bd30      	popne	{r4, r5, pc}
 8003ada:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8003ade:	d105      	bne.n	8003aec <__adddf3+0x230>
 8003ae0:	0040      	lsls	r0, r0, #1
 8003ae2:	4149      	adcs	r1, r1
 8003ae4:	bf28      	it	cs
 8003ae6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8003aea:	bd30      	pop	{r4, r5, pc}
 8003aec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8003af0:	bf3c      	itt	cc
 8003af2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8003af6:	bd30      	popcc	{r4, r5, pc}
 8003af8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8003afc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8003b00:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003b04:	f04f 0000 	mov.w	r0, #0
 8003b08:	bd30      	pop	{r4, r5, pc}
 8003b0a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8003b0e:	bf1a      	itte	ne
 8003b10:	4619      	movne	r1, r3
 8003b12:	4610      	movne	r0, r2
 8003b14:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8003b18:	bf1c      	itt	ne
 8003b1a:	460b      	movne	r3, r1
 8003b1c:	4602      	movne	r2, r0
 8003b1e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8003b22:	bf06      	itte	eq
 8003b24:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8003b28:	ea91 0f03 	teqeq	r1, r3
 8003b2c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8003b30:	bd30      	pop	{r4, r5, pc}
 8003b32:	bf00      	nop

08003b34 <__aeabi_ui2d>:
 8003b34:	f090 0f00 	teq	r0, #0
 8003b38:	bf04      	itt	eq
 8003b3a:	2100      	moveq	r1, #0
 8003b3c:	4770      	bxeq	lr
 8003b3e:	b530      	push	{r4, r5, lr}
 8003b40:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8003b44:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8003b48:	f04f 0500 	mov.w	r5, #0
 8003b4c:	f04f 0100 	mov.w	r1, #0
 8003b50:	e750      	b.n	80039f4 <__adddf3+0x138>
 8003b52:	bf00      	nop

08003b54 <__aeabi_i2d>:
 8003b54:	f090 0f00 	teq	r0, #0
 8003b58:	bf04      	itt	eq
 8003b5a:	2100      	moveq	r1, #0
 8003b5c:	4770      	bxeq	lr
 8003b5e:	b530      	push	{r4, r5, lr}
 8003b60:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8003b64:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8003b68:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8003b6c:	bf48      	it	mi
 8003b6e:	4240      	negmi	r0, r0
 8003b70:	f04f 0100 	mov.w	r1, #0
 8003b74:	e73e      	b.n	80039f4 <__adddf3+0x138>
 8003b76:	bf00      	nop

08003b78 <__aeabi_f2d>:
 8003b78:	0042      	lsls	r2, r0, #1
 8003b7a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8003b7e:	ea4f 0131 	mov.w	r1, r1, rrx
 8003b82:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8003b86:	bf1f      	itttt	ne
 8003b88:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8003b8c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8003b90:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8003b94:	4770      	bxne	lr
 8003b96:	f092 0f00 	teq	r2, #0
 8003b9a:	bf14      	ite	ne
 8003b9c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8003ba0:	4770      	bxeq	lr
 8003ba2:	b530      	push	{r4, r5, lr}
 8003ba4:	f44f 7460 	mov.w	r4, #896	; 0x380
 8003ba8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8003bac:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8003bb0:	e720      	b.n	80039f4 <__adddf3+0x138>
 8003bb2:	bf00      	nop

08003bb4 <__aeabi_ul2d>:
 8003bb4:	ea50 0201 	orrs.w	r2, r0, r1
 8003bb8:	bf08      	it	eq
 8003bba:	4770      	bxeq	lr
 8003bbc:	b530      	push	{r4, r5, lr}
 8003bbe:	f04f 0500 	mov.w	r5, #0
 8003bc2:	e00a      	b.n	8003bda <__aeabi_l2d+0x16>

08003bc4 <__aeabi_l2d>:
 8003bc4:	ea50 0201 	orrs.w	r2, r0, r1
 8003bc8:	bf08      	it	eq
 8003bca:	4770      	bxeq	lr
 8003bcc:	b530      	push	{r4, r5, lr}
 8003bce:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8003bd2:	d502      	bpl.n	8003bda <__aeabi_l2d+0x16>
 8003bd4:	4240      	negs	r0, r0
 8003bd6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8003bda:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8003bde:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8003be2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8003be6:	f43f aedc 	beq.w	80039a2 <__adddf3+0xe6>
 8003bea:	f04f 0203 	mov.w	r2, #3
 8003bee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8003bf2:	bf18      	it	ne
 8003bf4:	3203      	addne	r2, #3
 8003bf6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8003bfa:	bf18      	it	ne
 8003bfc:	3203      	addne	r2, #3
 8003bfe:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8003c02:	f1c2 0320 	rsb	r3, r2, #32
 8003c06:	fa00 fc03 	lsl.w	ip, r0, r3
 8003c0a:	fa20 f002 	lsr.w	r0, r0, r2
 8003c0e:	fa01 fe03 	lsl.w	lr, r1, r3
 8003c12:	ea40 000e 	orr.w	r0, r0, lr
 8003c16:	fa21 f102 	lsr.w	r1, r1, r2
 8003c1a:	4414      	add	r4, r2
 8003c1c:	e6c1      	b.n	80039a2 <__adddf3+0xe6>
 8003c1e:	bf00      	nop

08003c20 <__aeabi_dmul>:
 8003c20:	b570      	push	{r4, r5, r6, lr}
 8003c22:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8003c26:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8003c2a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8003c2e:	bf1d      	ittte	ne
 8003c30:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8003c34:	ea94 0f0c 	teqne	r4, ip
 8003c38:	ea95 0f0c 	teqne	r5, ip
 8003c3c:	f000 f8de 	bleq	8003dfc <__aeabi_dmul+0x1dc>
 8003c40:	442c      	add	r4, r5
 8003c42:	ea81 0603 	eor.w	r6, r1, r3
 8003c46:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8003c4a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8003c4e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8003c52:	bf18      	it	ne
 8003c54:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8003c58:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8003c5c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c60:	d038      	beq.n	8003cd4 <__aeabi_dmul+0xb4>
 8003c62:	fba0 ce02 	umull	ip, lr, r0, r2
 8003c66:	f04f 0500 	mov.w	r5, #0
 8003c6a:	fbe1 e502 	umlal	lr, r5, r1, r2
 8003c6e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8003c72:	fbe0 e503 	umlal	lr, r5, r0, r3
 8003c76:	f04f 0600 	mov.w	r6, #0
 8003c7a:	fbe1 5603 	umlal	r5, r6, r1, r3
 8003c7e:	f09c 0f00 	teq	ip, #0
 8003c82:	bf18      	it	ne
 8003c84:	f04e 0e01 	orrne.w	lr, lr, #1
 8003c88:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8003c8c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8003c90:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8003c94:	d204      	bcs.n	8003ca0 <__aeabi_dmul+0x80>
 8003c96:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8003c9a:	416d      	adcs	r5, r5
 8003c9c:	eb46 0606 	adc.w	r6, r6, r6
 8003ca0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8003ca4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8003ca8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8003cac:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8003cb0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8003cb4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8003cb8:	bf88      	it	hi
 8003cba:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8003cbe:	d81e      	bhi.n	8003cfe <__aeabi_dmul+0xde>
 8003cc0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8003cc4:	bf08      	it	eq
 8003cc6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8003cca:	f150 0000 	adcs.w	r0, r0, #0
 8003cce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8003cd2:	bd70      	pop	{r4, r5, r6, pc}
 8003cd4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8003cd8:	ea46 0101 	orr.w	r1, r6, r1
 8003cdc:	ea40 0002 	orr.w	r0, r0, r2
 8003ce0:	ea81 0103 	eor.w	r1, r1, r3
 8003ce4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8003ce8:	bfc2      	ittt	gt
 8003cea:	ebd4 050c 	rsbsgt	r5, r4, ip
 8003cee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8003cf2:	bd70      	popgt	{r4, r5, r6, pc}
 8003cf4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8003cf8:	f04f 0e00 	mov.w	lr, #0
 8003cfc:	3c01      	subs	r4, #1
 8003cfe:	f300 80ab 	bgt.w	8003e58 <__aeabi_dmul+0x238>
 8003d02:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8003d06:	bfde      	ittt	le
 8003d08:	2000      	movle	r0, #0
 8003d0a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8003d0e:	bd70      	pople	{r4, r5, r6, pc}
 8003d10:	f1c4 0400 	rsb	r4, r4, #0
 8003d14:	3c20      	subs	r4, #32
 8003d16:	da35      	bge.n	8003d84 <__aeabi_dmul+0x164>
 8003d18:	340c      	adds	r4, #12
 8003d1a:	dc1b      	bgt.n	8003d54 <__aeabi_dmul+0x134>
 8003d1c:	f104 0414 	add.w	r4, r4, #20
 8003d20:	f1c4 0520 	rsb	r5, r4, #32
 8003d24:	fa00 f305 	lsl.w	r3, r0, r5
 8003d28:	fa20 f004 	lsr.w	r0, r0, r4
 8003d2c:	fa01 f205 	lsl.w	r2, r1, r5
 8003d30:	ea40 0002 	orr.w	r0, r0, r2
 8003d34:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8003d38:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8003d3c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8003d40:	fa21 f604 	lsr.w	r6, r1, r4
 8003d44:	eb42 0106 	adc.w	r1, r2, r6
 8003d48:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8003d4c:	bf08      	it	eq
 8003d4e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8003d52:	bd70      	pop	{r4, r5, r6, pc}
 8003d54:	f1c4 040c 	rsb	r4, r4, #12
 8003d58:	f1c4 0520 	rsb	r5, r4, #32
 8003d5c:	fa00 f304 	lsl.w	r3, r0, r4
 8003d60:	fa20 f005 	lsr.w	r0, r0, r5
 8003d64:	fa01 f204 	lsl.w	r2, r1, r4
 8003d68:	ea40 0002 	orr.w	r0, r0, r2
 8003d6c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8003d70:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8003d74:	f141 0100 	adc.w	r1, r1, #0
 8003d78:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8003d7c:	bf08      	it	eq
 8003d7e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8003d82:	bd70      	pop	{r4, r5, r6, pc}
 8003d84:	f1c4 0520 	rsb	r5, r4, #32
 8003d88:	fa00 f205 	lsl.w	r2, r0, r5
 8003d8c:	ea4e 0e02 	orr.w	lr, lr, r2
 8003d90:	fa20 f304 	lsr.w	r3, r0, r4
 8003d94:	fa01 f205 	lsl.w	r2, r1, r5
 8003d98:	ea43 0302 	orr.w	r3, r3, r2
 8003d9c:	fa21 f004 	lsr.w	r0, r1, r4
 8003da0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8003da4:	fa21 f204 	lsr.w	r2, r1, r4
 8003da8:	ea20 0002 	bic.w	r0, r0, r2
 8003dac:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8003db0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8003db4:	bf08      	it	eq
 8003db6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8003dba:	bd70      	pop	{r4, r5, r6, pc}
 8003dbc:	f094 0f00 	teq	r4, #0
 8003dc0:	d10f      	bne.n	8003de2 <__aeabi_dmul+0x1c2>
 8003dc2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8003dc6:	0040      	lsls	r0, r0, #1
 8003dc8:	eb41 0101 	adc.w	r1, r1, r1
 8003dcc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8003dd0:	bf08      	it	eq
 8003dd2:	3c01      	subeq	r4, #1
 8003dd4:	d0f7      	beq.n	8003dc6 <__aeabi_dmul+0x1a6>
 8003dd6:	ea41 0106 	orr.w	r1, r1, r6
 8003dda:	f095 0f00 	teq	r5, #0
 8003dde:	bf18      	it	ne
 8003de0:	4770      	bxne	lr
 8003de2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8003de6:	0052      	lsls	r2, r2, #1
 8003de8:	eb43 0303 	adc.w	r3, r3, r3
 8003dec:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8003df0:	bf08      	it	eq
 8003df2:	3d01      	subeq	r5, #1
 8003df4:	d0f7      	beq.n	8003de6 <__aeabi_dmul+0x1c6>
 8003df6:	ea43 0306 	orr.w	r3, r3, r6
 8003dfa:	4770      	bx	lr
 8003dfc:	ea94 0f0c 	teq	r4, ip
 8003e00:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8003e04:	bf18      	it	ne
 8003e06:	ea95 0f0c 	teqne	r5, ip
 8003e0a:	d00c      	beq.n	8003e26 <__aeabi_dmul+0x206>
 8003e0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8003e10:	bf18      	it	ne
 8003e12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8003e16:	d1d1      	bne.n	8003dbc <__aeabi_dmul+0x19c>
 8003e18:	ea81 0103 	eor.w	r1, r1, r3
 8003e1c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8003e20:	f04f 0000 	mov.w	r0, #0
 8003e24:	bd70      	pop	{r4, r5, r6, pc}
 8003e26:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8003e2a:	bf06      	itte	eq
 8003e2c:	4610      	moveq	r0, r2
 8003e2e:	4619      	moveq	r1, r3
 8003e30:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8003e34:	d019      	beq.n	8003e6a <__aeabi_dmul+0x24a>
 8003e36:	ea94 0f0c 	teq	r4, ip
 8003e3a:	d102      	bne.n	8003e42 <__aeabi_dmul+0x222>
 8003e3c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8003e40:	d113      	bne.n	8003e6a <__aeabi_dmul+0x24a>
 8003e42:	ea95 0f0c 	teq	r5, ip
 8003e46:	d105      	bne.n	8003e54 <__aeabi_dmul+0x234>
 8003e48:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8003e4c:	bf1c      	itt	ne
 8003e4e:	4610      	movne	r0, r2
 8003e50:	4619      	movne	r1, r3
 8003e52:	d10a      	bne.n	8003e6a <__aeabi_dmul+0x24a>
 8003e54:	ea81 0103 	eor.w	r1, r1, r3
 8003e58:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8003e5c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8003e60:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003e64:	f04f 0000 	mov.w	r0, #0
 8003e68:	bd70      	pop	{r4, r5, r6, pc}
 8003e6a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8003e6e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8003e72:	bd70      	pop	{r4, r5, r6, pc}

08003e74 <__aeabi_ddiv>:
 8003e74:	b570      	push	{r4, r5, r6, lr}
 8003e76:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8003e7a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8003e7e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8003e82:	bf1d      	ittte	ne
 8003e84:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8003e88:	ea94 0f0c 	teqne	r4, ip
 8003e8c:	ea95 0f0c 	teqne	r5, ip
 8003e90:	f000 f8a7 	bleq	8003fe2 <__aeabi_ddiv+0x16e>
 8003e94:	eba4 0405 	sub.w	r4, r4, r5
 8003e98:	ea81 0e03 	eor.w	lr, r1, r3
 8003e9c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8003ea0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8003ea4:	f000 8088 	beq.w	8003fb8 <__aeabi_ddiv+0x144>
 8003ea8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8003eac:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8003eb0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8003eb4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8003eb8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8003ebc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8003ec0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8003ec4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8003ec8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8003ecc:	429d      	cmp	r5, r3
 8003ece:	bf08      	it	eq
 8003ed0:	4296      	cmpeq	r6, r2
 8003ed2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8003ed6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8003eda:	d202      	bcs.n	8003ee2 <__aeabi_ddiv+0x6e>
 8003edc:	085b      	lsrs	r3, r3, #1
 8003ede:	ea4f 0232 	mov.w	r2, r2, rrx
 8003ee2:	1ab6      	subs	r6, r6, r2
 8003ee4:	eb65 0503 	sbc.w	r5, r5, r3
 8003ee8:	085b      	lsrs	r3, r3, #1
 8003eea:	ea4f 0232 	mov.w	r2, r2, rrx
 8003eee:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8003ef2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8003ef6:	ebb6 0e02 	subs.w	lr, r6, r2
 8003efa:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003efe:	bf22      	ittt	cs
 8003f00:	1ab6      	subcs	r6, r6, r2
 8003f02:	4675      	movcs	r5, lr
 8003f04:	ea40 000c 	orrcs.w	r0, r0, ip
 8003f08:	085b      	lsrs	r3, r3, #1
 8003f0a:	ea4f 0232 	mov.w	r2, r2, rrx
 8003f0e:	ebb6 0e02 	subs.w	lr, r6, r2
 8003f12:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003f16:	bf22      	ittt	cs
 8003f18:	1ab6      	subcs	r6, r6, r2
 8003f1a:	4675      	movcs	r5, lr
 8003f1c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8003f20:	085b      	lsrs	r3, r3, #1
 8003f22:	ea4f 0232 	mov.w	r2, r2, rrx
 8003f26:	ebb6 0e02 	subs.w	lr, r6, r2
 8003f2a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003f2e:	bf22      	ittt	cs
 8003f30:	1ab6      	subcs	r6, r6, r2
 8003f32:	4675      	movcs	r5, lr
 8003f34:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8003f38:	085b      	lsrs	r3, r3, #1
 8003f3a:	ea4f 0232 	mov.w	r2, r2, rrx
 8003f3e:	ebb6 0e02 	subs.w	lr, r6, r2
 8003f42:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003f46:	bf22      	ittt	cs
 8003f48:	1ab6      	subcs	r6, r6, r2
 8003f4a:	4675      	movcs	r5, lr
 8003f4c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8003f50:	ea55 0e06 	orrs.w	lr, r5, r6
 8003f54:	d018      	beq.n	8003f88 <__aeabi_ddiv+0x114>
 8003f56:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8003f5a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8003f5e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8003f62:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8003f66:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8003f6a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003f6e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8003f72:	d1c0      	bne.n	8003ef6 <__aeabi_ddiv+0x82>
 8003f74:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8003f78:	d10b      	bne.n	8003f92 <__aeabi_ddiv+0x11e>
 8003f7a:	ea41 0100 	orr.w	r1, r1, r0
 8003f7e:	f04f 0000 	mov.w	r0, #0
 8003f82:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8003f86:	e7b6      	b.n	8003ef6 <__aeabi_ddiv+0x82>
 8003f88:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8003f8c:	bf04      	itt	eq
 8003f8e:	4301      	orreq	r1, r0
 8003f90:	2000      	moveq	r0, #0
 8003f92:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8003f96:	bf88      	it	hi
 8003f98:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8003f9c:	f63f aeaf 	bhi.w	8003cfe <__aeabi_dmul+0xde>
 8003fa0:	ebb5 0c03 	subs.w	ip, r5, r3
 8003fa4:	bf04      	itt	eq
 8003fa6:	ebb6 0c02 	subseq.w	ip, r6, r2
 8003faa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8003fae:	f150 0000 	adcs.w	r0, r0, #0
 8003fb2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8003fb6:	bd70      	pop	{r4, r5, r6, pc}
 8003fb8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8003fbc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8003fc0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8003fc4:	bfc2      	ittt	gt
 8003fc6:	ebd4 050c 	rsbsgt	r5, r4, ip
 8003fca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8003fce:	bd70      	popgt	{r4, r5, r6, pc}
 8003fd0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8003fd4:	f04f 0e00 	mov.w	lr, #0
 8003fd8:	3c01      	subs	r4, #1
 8003fda:	e690      	b.n	8003cfe <__aeabi_dmul+0xde>
 8003fdc:	ea45 0e06 	orr.w	lr, r5, r6
 8003fe0:	e68d      	b.n	8003cfe <__aeabi_dmul+0xde>
 8003fe2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8003fe6:	ea94 0f0c 	teq	r4, ip
 8003fea:	bf08      	it	eq
 8003fec:	ea95 0f0c 	teqeq	r5, ip
 8003ff0:	f43f af3b 	beq.w	8003e6a <__aeabi_dmul+0x24a>
 8003ff4:	ea94 0f0c 	teq	r4, ip
 8003ff8:	d10a      	bne.n	8004010 <__aeabi_ddiv+0x19c>
 8003ffa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8003ffe:	f47f af34 	bne.w	8003e6a <__aeabi_dmul+0x24a>
 8004002:	ea95 0f0c 	teq	r5, ip
 8004006:	f47f af25 	bne.w	8003e54 <__aeabi_dmul+0x234>
 800400a:	4610      	mov	r0, r2
 800400c:	4619      	mov	r1, r3
 800400e:	e72c      	b.n	8003e6a <__aeabi_dmul+0x24a>
 8004010:	ea95 0f0c 	teq	r5, ip
 8004014:	d106      	bne.n	8004024 <__aeabi_ddiv+0x1b0>
 8004016:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800401a:	f43f aefd 	beq.w	8003e18 <__aeabi_dmul+0x1f8>
 800401e:	4610      	mov	r0, r2
 8004020:	4619      	mov	r1, r3
 8004022:	e722      	b.n	8003e6a <__aeabi_dmul+0x24a>
 8004024:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8004028:	bf18      	it	ne
 800402a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800402e:	f47f aec5 	bne.w	8003dbc <__aeabi_dmul+0x19c>
 8004032:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8004036:	f47f af0d 	bne.w	8003e54 <__aeabi_dmul+0x234>
 800403a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800403e:	f47f aeeb 	bne.w	8003e18 <__aeabi_dmul+0x1f8>
 8004042:	e712      	b.n	8003e6a <__aeabi_dmul+0x24a>

08004044 <__gedf2>:
 8004044:	f04f 3cff 	mov.w	ip, #4294967295
 8004048:	e006      	b.n	8004058 <__cmpdf2+0x4>
 800404a:	bf00      	nop

0800404c <__ledf2>:
 800404c:	f04f 0c01 	mov.w	ip, #1
 8004050:	e002      	b.n	8004058 <__cmpdf2+0x4>
 8004052:	bf00      	nop

08004054 <__cmpdf2>:
 8004054:	f04f 0c01 	mov.w	ip, #1
 8004058:	f84d cd04 	str.w	ip, [sp, #-4]!
 800405c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8004060:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004064:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004068:	bf18      	it	ne
 800406a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800406e:	d01b      	beq.n	80040a8 <__cmpdf2+0x54>
 8004070:	b001      	add	sp, #4
 8004072:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8004076:	bf0c      	ite	eq
 8004078:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800407c:	ea91 0f03 	teqne	r1, r3
 8004080:	bf02      	ittt	eq
 8004082:	ea90 0f02 	teqeq	r0, r2
 8004086:	2000      	moveq	r0, #0
 8004088:	4770      	bxeq	lr
 800408a:	f110 0f00 	cmn.w	r0, #0
 800408e:	ea91 0f03 	teq	r1, r3
 8004092:	bf58      	it	pl
 8004094:	4299      	cmppl	r1, r3
 8004096:	bf08      	it	eq
 8004098:	4290      	cmpeq	r0, r2
 800409a:	bf2c      	ite	cs
 800409c:	17d8      	asrcs	r0, r3, #31
 800409e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80040a2:	f040 0001 	orr.w	r0, r0, #1
 80040a6:	4770      	bx	lr
 80040a8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80040ac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80040b0:	d102      	bne.n	80040b8 <__cmpdf2+0x64>
 80040b2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80040b6:	d107      	bne.n	80040c8 <__cmpdf2+0x74>
 80040b8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80040bc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80040c0:	d1d6      	bne.n	8004070 <__cmpdf2+0x1c>
 80040c2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80040c6:	d0d3      	beq.n	8004070 <__cmpdf2+0x1c>
 80040c8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80040cc:	4770      	bx	lr
 80040ce:	bf00      	nop

080040d0 <__aeabi_cdrcmple>:
 80040d0:	4684      	mov	ip, r0
 80040d2:	4610      	mov	r0, r2
 80040d4:	4662      	mov	r2, ip
 80040d6:	468c      	mov	ip, r1
 80040d8:	4619      	mov	r1, r3
 80040da:	4663      	mov	r3, ip
 80040dc:	e000      	b.n	80040e0 <__aeabi_cdcmpeq>
 80040de:	bf00      	nop

080040e0 <__aeabi_cdcmpeq>:
 80040e0:	b501      	push	{r0, lr}
 80040e2:	f7ff ffb7 	bl	8004054 <__cmpdf2>
 80040e6:	2800      	cmp	r0, #0
 80040e8:	bf48      	it	mi
 80040ea:	f110 0f00 	cmnmi.w	r0, #0
 80040ee:	bd01      	pop	{r0, pc}

080040f0 <__aeabi_dcmpeq>:
 80040f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80040f4:	f7ff fff4 	bl	80040e0 <__aeabi_cdcmpeq>
 80040f8:	bf0c      	ite	eq
 80040fa:	2001      	moveq	r0, #1
 80040fc:	2000      	movne	r0, #0
 80040fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8004102:	bf00      	nop

08004104 <__aeabi_dcmplt>:
 8004104:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004108:	f7ff ffea 	bl	80040e0 <__aeabi_cdcmpeq>
 800410c:	bf34      	ite	cc
 800410e:	2001      	movcc	r0, #1
 8004110:	2000      	movcs	r0, #0
 8004112:	f85d fb08 	ldr.w	pc, [sp], #8
 8004116:	bf00      	nop

08004118 <__aeabi_dcmple>:
 8004118:	f84d ed08 	str.w	lr, [sp, #-8]!
 800411c:	f7ff ffe0 	bl	80040e0 <__aeabi_cdcmpeq>
 8004120:	bf94      	ite	ls
 8004122:	2001      	movls	r0, #1
 8004124:	2000      	movhi	r0, #0
 8004126:	f85d fb08 	ldr.w	pc, [sp], #8
 800412a:	bf00      	nop

0800412c <__aeabi_dcmpge>:
 800412c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004130:	f7ff ffce 	bl	80040d0 <__aeabi_cdrcmple>
 8004134:	bf94      	ite	ls
 8004136:	2001      	movls	r0, #1
 8004138:	2000      	movhi	r0, #0
 800413a:	f85d fb08 	ldr.w	pc, [sp], #8
 800413e:	bf00      	nop

08004140 <__aeabi_dcmpgt>:
 8004140:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004144:	f7ff ffc4 	bl	80040d0 <__aeabi_cdrcmple>
 8004148:	bf34      	ite	cc
 800414a:	2001      	movcc	r0, #1
 800414c:	2000      	movcs	r0, #0
 800414e:	f85d fb08 	ldr.w	pc, [sp], #8
 8004152:	bf00      	nop

08004154 <__aeabi_d2iz>:
 8004154:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8004158:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800415c:	d215      	bcs.n	800418a <__aeabi_d2iz+0x36>
 800415e:	d511      	bpl.n	8004184 <__aeabi_d2iz+0x30>
 8004160:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8004164:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8004168:	d912      	bls.n	8004190 <__aeabi_d2iz+0x3c>
 800416a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800416e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004172:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8004176:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800417a:	fa23 f002 	lsr.w	r0, r3, r2
 800417e:	bf18      	it	ne
 8004180:	4240      	negne	r0, r0
 8004182:	4770      	bx	lr
 8004184:	f04f 0000 	mov.w	r0, #0
 8004188:	4770      	bx	lr
 800418a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800418e:	d105      	bne.n	800419c <__aeabi_d2iz+0x48>
 8004190:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8004194:	bf08      	it	eq
 8004196:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800419a:	4770      	bx	lr
 800419c:	f04f 0000 	mov.w	r0, #0
 80041a0:	4770      	bx	lr
 80041a2:	bf00      	nop

080041a4 <__aeabi_d2f>:
 80041a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80041a8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80041ac:	bf24      	itt	cs
 80041ae:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80041b2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80041b6:	d90d      	bls.n	80041d4 <__aeabi_d2f+0x30>
 80041b8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80041bc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80041c0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80041c4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80041c8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80041cc:	bf08      	it	eq
 80041ce:	f020 0001 	biceq.w	r0, r0, #1
 80041d2:	4770      	bx	lr
 80041d4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80041d8:	d121      	bne.n	800421e <__aeabi_d2f+0x7a>
 80041da:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80041de:	bfbc      	itt	lt
 80041e0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80041e4:	4770      	bxlt	lr
 80041e6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80041ea:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80041ee:	f1c2 0218 	rsb	r2, r2, #24
 80041f2:	f1c2 0c20 	rsb	ip, r2, #32
 80041f6:	fa10 f30c 	lsls.w	r3, r0, ip
 80041fa:	fa20 f002 	lsr.w	r0, r0, r2
 80041fe:	bf18      	it	ne
 8004200:	f040 0001 	orrne.w	r0, r0, #1
 8004204:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8004208:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800420c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8004210:	ea40 000c 	orr.w	r0, r0, ip
 8004214:	fa23 f302 	lsr.w	r3, r3, r2
 8004218:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800421c:	e7cc      	b.n	80041b8 <__aeabi_d2f+0x14>
 800421e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8004222:	d107      	bne.n	8004234 <__aeabi_d2f+0x90>
 8004224:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8004228:	bf1e      	ittt	ne
 800422a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800422e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8004232:	4770      	bxne	lr
 8004234:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8004238:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800423c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8004240:	4770      	bx	lr
 8004242:	bf00      	nop

08004244 <__aeabi_f2lz>:
 8004244:	b510      	push	{r4, lr}
 8004246:	2100      	movs	r1, #0
 8004248:	4604      	mov	r4, r0
 800424a:	f000 f8a3 	bl	8004394 <__aeabi_fcmplt>
 800424e:	b920      	cbnz	r0, 800425a <__aeabi_f2lz+0x16>
 8004250:	4620      	mov	r0, r4
 8004252:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004256:	f000 b80b 	b.w	8004270 <__aeabi_f2ulz>
 800425a:	f104 4000 	add.w	r0, r4, #2147483648	; 0x80000000
 800425e:	f000 f807 	bl	8004270 <__aeabi_f2ulz>
 8004262:	4242      	negs	r2, r0
 8004264:	eb61 0341 	sbc.w	r3, r1, r1, lsl #1
 8004268:	4610      	mov	r0, r2
 800426a:	4619      	mov	r1, r3
 800426c:	bd10      	pop	{r4, pc}
 800426e:	bf00      	nop

08004270 <__aeabi_f2ulz>:
 8004270:	b570      	push	{r4, r5, r6, lr}
 8004272:	f7ff fc81 	bl	8003b78 <__aeabi_f2d>
 8004276:	2300      	movs	r3, #0
 8004278:	2200      	movs	r2, #0
 800427a:	f6c3 53f0 	movt	r3, #15856	; 0x3df0
 800427e:	4604      	mov	r4, r0
 8004280:	460d      	mov	r5, r1
 8004282:	f7ff fccd 	bl	8003c20 <__aeabi_dmul>
 8004286:	f000 f817 	bl	80042b8 <__aeabi_d2uiz>
 800428a:	4606      	mov	r6, r0
 800428c:	f7ff fc52 	bl	8003b34 <__aeabi_ui2d>
 8004290:	2300      	movs	r3, #0
 8004292:	2200      	movs	r2, #0
 8004294:	f2c4 13f0 	movt	r3, #16880	; 0x41f0
 8004298:	f7ff fcc2 	bl	8003c20 <__aeabi_dmul>
 800429c:	4602      	mov	r2, r0
 800429e:	460b      	mov	r3, r1
 80042a0:	4620      	mov	r0, r4
 80042a2:	4629      	mov	r1, r5
 80042a4:	f7ff fb08 	bl	80038b8 <__aeabi_dsub>
 80042a8:	f000 f806 	bl	80042b8 <__aeabi_d2uiz>
 80042ac:	2200      	movs	r2, #0
 80042ae:	4302      	orrs	r2, r0
 80042b0:	4610      	mov	r0, r2
 80042b2:	4631      	mov	r1, r6
 80042b4:	bd70      	pop	{r4, r5, r6, pc}
 80042b6:	bf00      	nop

080042b8 <__aeabi_d2uiz>:
 80042b8:	004a      	lsls	r2, r1, #1
 80042ba:	d211      	bcs.n	80042e0 <__aeabi_d2uiz+0x28>
 80042bc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80042c0:	d211      	bcs.n	80042e6 <__aeabi_d2uiz+0x2e>
 80042c2:	d50d      	bpl.n	80042e0 <__aeabi_d2uiz+0x28>
 80042c4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80042c8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80042cc:	d40e      	bmi.n	80042ec <__aeabi_d2uiz+0x34>
 80042ce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80042d2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80042d6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80042da:	fa23 f002 	lsr.w	r0, r3, r2
 80042de:	4770      	bx	lr
 80042e0:	f04f 0000 	mov.w	r0, #0
 80042e4:	4770      	bx	lr
 80042e6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80042ea:	d102      	bne.n	80042f2 <__aeabi_d2uiz+0x3a>
 80042ec:	f04f 30ff 	mov.w	r0, #4294967295
 80042f0:	4770      	bx	lr
 80042f2:	f04f 0000 	mov.w	r0, #0
 80042f6:	4770      	bx	lr

080042f8 <__gesf2>:
 80042f8:	f04f 3cff 	mov.w	ip, #4294967295
 80042fc:	e006      	b.n	800430c <__cmpsf2+0x4>
 80042fe:	bf00      	nop

08004300 <__lesf2>:
 8004300:	f04f 0c01 	mov.w	ip, #1
 8004304:	e002      	b.n	800430c <__cmpsf2+0x4>
 8004306:	bf00      	nop

08004308 <__cmpsf2>:
 8004308:	f04f 0c01 	mov.w	ip, #1
 800430c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8004310:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8004314:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8004318:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800431c:	bf18      	it	ne
 800431e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8004322:	d011      	beq.n	8004348 <__cmpsf2+0x40>
 8004324:	b001      	add	sp, #4
 8004326:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800432a:	bf18      	it	ne
 800432c:	ea90 0f01 	teqne	r0, r1
 8004330:	bf58      	it	pl
 8004332:	ebb2 0003 	subspl.w	r0, r2, r3
 8004336:	bf88      	it	hi
 8004338:	17c8      	asrhi	r0, r1, #31
 800433a:	bf38      	it	cc
 800433c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8004340:	bf18      	it	ne
 8004342:	f040 0001 	orrne.w	r0, r0, #1
 8004346:	4770      	bx	lr
 8004348:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800434c:	d102      	bne.n	8004354 <__cmpsf2+0x4c>
 800434e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8004352:	d105      	bne.n	8004360 <__cmpsf2+0x58>
 8004354:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8004358:	d1e4      	bne.n	8004324 <__cmpsf2+0x1c>
 800435a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800435e:	d0e1      	beq.n	8004324 <__cmpsf2+0x1c>
 8004360:	f85d 0b04 	ldr.w	r0, [sp], #4
 8004364:	4770      	bx	lr
 8004366:	bf00      	nop

08004368 <__aeabi_cfrcmple>:
 8004368:	4684      	mov	ip, r0
 800436a:	4608      	mov	r0, r1
 800436c:	4661      	mov	r1, ip
 800436e:	e7ff      	b.n	8004370 <__aeabi_cfcmpeq>

08004370 <__aeabi_cfcmpeq>:
 8004370:	b50f      	push	{r0, r1, r2, r3, lr}
 8004372:	f7ff ffc9 	bl	8004308 <__cmpsf2>
 8004376:	2800      	cmp	r0, #0
 8004378:	bf48      	it	mi
 800437a:	f110 0f00 	cmnmi.w	r0, #0
 800437e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08004380 <__aeabi_fcmpeq>:
 8004380:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004384:	f7ff fff4 	bl	8004370 <__aeabi_cfcmpeq>
 8004388:	bf0c      	ite	eq
 800438a:	2001      	moveq	r0, #1
 800438c:	2000      	movne	r0, #0
 800438e:	f85d fb08 	ldr.w	pc, [sp], #8
 8004392:	bf00      	nop

08004394 <__aeabi_fcmplt>:
 8004394:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004398:	f7ff ffea 	bl	8004370 <__aeabi_cfcmpeq>
 800439c:	bf34      	ite	cc
 800439e:	2001      	movcc	r0, #1
 80043a0:	2000      	movcs	r0, #0
 80043a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80043a6:	bf00      	nop

080043a8 <__aeabi_fcmple>:
 80043a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80043ac:	f7ff ffe0 	bl	8004370 <__aeabi_cfcmpeq>
 80043b0:	bf94      	ite	ls
 80043b2:	2001      	movls	r0, #1
 80043b4:	2000      	movhi	r0, #0
 80043b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80043ba:	bf00      	nop

080043bc <__aeabi_fcmpge>:
 80043bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80043c0:	f7ff ffd2 	bl	8004368 <__aeabi_cfrcmple>
 80043c4:	bf94      	ite	ls
 80043c6:	2001      	movls	r0, #1
 80043c8:	2000      	movhi	r0, #0
 80043ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80043ce:	bf00      	nop

080043d0 <__aeabi_fcmpgt>:
 80043d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80043d4:	f7ff ffc8 	bl	8004368 <__aeabi_cfrcmple>
 80043d8:	bf34      	ite	cc
 80043da:	2001      	movcc	r0, #1
 80043dc:	2000      	movcs	r0, #0
 80043de:	f85d fb08 	ldr.w	pc, [sp], #8
 80043e2:	bf00      	nop

080043e4 <__errno>:
 80043e4:	f641 5338 	movw	r3, #7480	; 0x1d38
 80043e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80043ec:	6818      	ldr	r0, [r3, #0]
 80043ee:	4770      	bx	lr

080043f0 <__libc_init_array>:
 80043f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043f2:	4f20      	ldr	r7, [pc, #128]	; (8004474 <__libc_init_array+0x84>)
 80043f4:	4c20      	ldr	r4, [pc, #128]	; (8004478 <__libc_init_array+0x88>)
 80043f6:	1b38      	subs	r0, r7, r4
 80043f8:	1087      	asrs	r7, r0, #2
 80043fa:	d017      	beq.n	800442c <__libc_init_array+0x3c>
 80043fc:	1e7a      	subs	r2, r7, #1
 80043fe:	6823      	ldr	r3, [r4, #0]
 8004400:	2501      	movs	r5, #1
 8004402:	f002 0601 	and.w	r6, r2, #1
 8004406:	4798      	blx	r3
 8004408:	42af      	cmp	r7, r5
 800440a:	d00f      	beq.n	800442c <__libc_init_array+0x3c>
 800440c:	b12e      	cbz	r6, 800441a <__libc_init_array+0x2a>
 800440e:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8004412:	2502      	movs	r5, #2
 8004414:	4788      	blx	r1
 8004416:	42af      	cmp	r7, r5
 8004418:	d008      	beq.n	800442c <__libc_init_array+0x3c>
 800441a:	6860      	ldr	r0, [r4, #4]
 800441c:	4780      	blx	r0
 800441e:	3502      	adds	r5, #2
 8004420:	68a2      	ldr	r2, [r4, #8]
 8004422:	1d26      	adds	r6, r4, #4
 8004424:	4790      	blx	r2
 8004426:	3408      	adds	r4, #8
 8004428:	42af      	cmp	r7, r5
 800442a:	d1f6      	bne.n	800441a <__libc_init_array+0x2a>
 800442c:	4f13      	ldr	r7, [pc, #76]	; (800447c <__libc_init_array+0x8c>)
 800442e:	4c14      	ldr	r4, [pc, #80]	; (8004480 <__libc_init_array+0x90>)
 8004430:	f000 f9be 	bl	80047b0 <_init>
 8004434:	1b3b      	subs	r3, r7, r4
 8004436:	109f      	asrs	r7, r3, #2
 8004438:	d018      	beq.n	800446c <__libc_init_array+0x7c>
 800443a:	1e7d      	subs	r5, r7, #1
 800443c:	6821      	ldr	r1, [r4, #0]
 800443e:	f005 0601 	and.w	r6, r5, #1
 8004442:	2501      	movs	r5, #1
 8004444:	4788      	blx	r1
 8004446:	42af      	cmp	r7, r5
 8004448:	d011      	beq.n	800446e <__libc_init_array+0x7e>
 800444a:	b12e      	cbz	r6, 8004458 <__libc_init_array+0x68>
 800444c:	f854 0f04 	ldr.w	r0, [r4, #4]!
 8004450:	2502      	movs	r5, #2
 8004452:	4780      	blx	r0
 8004454:	42af      	cmp	r7, r5
 8004456:	d00b      	beq.n	8004470 <__libc_init_array+0x80>
 8004458:	6862      	ldr	r2, [r4, #4]
 800445a:	4790      	blx	r2
 800445c:	3502      	adds	r5, #2
 800445e:	68a3      	ldr	r3, [r4, #8]
 8004460:	1d26      	adds	r6, r4, #4
 8004462:	4798      	blx	r3
 8004464:	3408      	adds	r4, #8
 8004466:	42af      	cmp	r7, r5
 8004468:	d1f6      	bne.n	8004458 <__libc_init_array+0x68>
 800446a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800446c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800446e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004470:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004472:	bf00      	nop
 8004474:	080047d4 	.word	0x080047d4
 8004478:	080047d4 	.word	0x080047d4
 800447c:	080047d4 	.word	0x080047d4
 8004480:	080047d4 	.word	0x080047d4

08004484 <memset>:
 8004484:	b4f0      	push	{r4, r5, r6, r7}
 8004486:	0784      	lsls	r4, r0, #30
 8004488:	4603      	mov	r3, r0
 800448a:	f000 808e 	beq.w	80045aa <memset+0x126>
 800448e:	1e54      	subs	r4, r2, #1
 8004490:	2a00      	cmp	r2, #0
 8004492:	f000 8088 	beq.w	80045a6 <memset+0x122>
 8004496:	07e5      	lsls	r5, r4, #31
 8004498:	b2ce      	uxtb	r6, r1
 800449a:	d411      	bmi.n	80044c0 <memset+0x3c>
 800449c:	461a      	mov	r2, r3
 800449e:	1e67      	subs	r7, r4, #1
 80044a0:	f802 6b01 	strb.w	r6, [r2], #1
 80044a4:	4613      	mov	r3, r2
 80044a6:	4615      	mov	r5, r2
 80044a8:	0792      	lsls	r2, r2, #30
 80044aa:	d00f      	beq.n	80044cc <memset+0x48>
 80044ac:	2c00      	cmp	r4, #0
 80044ae:	d07a      	beq.n	80045a6 <memset+0x122>
 80044b0:	f803 6b01 	strb.w	r6, [r3], #1
 80044b4:	079a      	lsls	r2, r3, #30
 80044b6:	463c      	mov	r4, r7
 80044b8:	461d      	mov	r5, r3
 80044ba:	d007      	beq.n	80044cc <memset+0x48>
 80044bc:	3c01      	subs	r4, #1
 80044be:	e7ed      	b.n	800449c <memset+0x18>
 80044c0:	4603      	mov	r3, r0
 80044c2:	f803 6b01 	strb.w	r6, [r3], #1
 80044c6:	079a      	lsls	r2, r3, #30
 80044c8:	461d      	mov	r5, r3
 80044ca:	d1f7      	bne.n	80044bc <memset+0x38>
 80044cc:	2c03      	cmp	r4, #3
 80044ce:	d952      	bls.n	8004576 <memset+0xf2>
 80044d0:	b2ce      	uxtb	r6, r1
 80044d2:	ea46 2706 	orr.w	r7, r6, r6, lsl #8
 80044d6:	2c0f      	cmp	r4, #15
 80044d8:	ea47 4307 	orr.w	r3, r7, r7, lsl #16
 80044dc:	d92d      	bls.n	800453a <memset+0xb6>
 80044de:	f1a4 0210 	sub.w	r2, r4, #16
 80044e2:	4617      	mov	r7, r2
 80044e4:	2f0f      	cmp	r7, #15
 80044e6:	f3c2 1600 	ubfx	r6, r2, #4, #1
 80044ea:	602b      	str	r3, [r5, #0]
 80044ec:	606b      	str	r3, [r5, #4]
 80044ee:	60ab      	str	r3, [r5, #8]
 80044f0:	60eb      	str	r3, [r5, #12]
 80044f2:	f105 0210 	add.w	r2, r5, #16
 80044f6:	d916      	bls.n	8004526 <memset+0xa2>
 80044f8:	b13e      	cbz	r6, 800450a <memset+0x86>
 80044fa:	3f10      	subs	r7, #16
 80044fc:	6013      	str	r3, [r2, #0]
 80044fe:	6053      	str	r3, [r2, #4]
 8004500:	6093      	str	r3, [r2, #8]
 8004502:	60d3      	str	r3, [r2, #12]
 8004504:	3210      	adds	r2, #16
 8004506:	2f0f      	cmp	r7, #15
 8004508:	d90d      	bls.n	8004526 <memset+0xa2>
 800450a:	3f20      	subs	r7, #32
 800450c:	f102 0610 	add.w	r6, r2, #16
 8004510:	6013      	str	r3, [r2, #0]
 8004512:	6053      	str	r3, [r2, #4]
 8004514:	6093      	str	r3, [r2, #8]
 8004516:	60d3      	str	r3, [r2, #12]
 8004518:	6113      	str	r3, [r2, #16]
 800451a:	6153      	str	r3, [r2, #20]
 800451c:	6193      	str	r3, [r2, #24]
 800451e:	61d3      	str	r3, [r2, #28]
 8004520:	3220      	adds	r2, #32
 8004522:	2f0f      	cmp	r7, #15
 8004524:	d8f1      	bhi.n	800450a <memset+0x86>
 8004526:	f1a4 0210 	sub.w	r2, r4, #16
 800452a:	f022 020f 	bic.w	r2, r2, #15
 800452e:	f004 040f 	and.w	r4, r4, #15
 8004532:	3210      	adds	r2, #16
 8004534:	2c03      	cmp	r4, #3
 8004536:	4415      	add	r5, r2
 8004538:	d91d      	bls.n	8004576 <memset+0xf2>
 800453a:	1f27      	subs	r7, r4, #4
 800453c:	463e      	mov	r6, r7
 800453e:	462a      	mov	r2, r5
 8004540:	2e03      	cmp	r6, #3
 8004542:	f842 3b04 	str.w	r3, [r2], #4
 8004546:	f3c7 0780 	ubfx	r7, r7, #2, #1
 800454a:	d90d      	bls.n	8004568 <memset+0xe4>
 800454c:	b127      	cbz	r7, 8004558 <memset+0xd4>
 800454e:	3e04      	subs	r6, #4
 8004550:	2e03      	cmp	r6, #3
 8004552:	f842 3b04 	str.w	r3, [r2], #4
 8004556:	d907      	bls.n	8004568 <memset+0xe4>
 8004558:	4617      	mov	r7, r2
 800455a:	3e08      	subs	r6, #8
 800455c:	f847 3b04 	str.w	r3, [r7], #4
 8004560:	6053      	str	r3, [r2, #4]
 8004562:	1d3a      	adds	r2, r7, #4
 8004564:	2e03      	cmp	r6, #3
 8004566:	d8f7      	bhi.n	8004558 <memset+0xd4>
 8004568:	1f23      	subs	r3, r4, #4
 800456a:	f023 0203 	bic.w	r2, r3, #3
 800456e:	1d13      	adds	r3, r2, #4
 8004570:	f004 0403 	and.w	r4, r4, #3
 8004574:	18ed      	adds	r5, r5, r3
 8004576:	b1b4      	cbz	r4, 80045a6 <memset+0x122>
 8004578:	462b      	mov	r3, r5
 800457a:	b2c9      	uxtb	r1, r1
 800457c:	f803 1b01 	strb.w	r1, [r3], #1
 8004580:	192c      	adds	r4, r5, r4
 8004582:	43ed      	mvns	r5, r5
 8004584:	1962      	adds	r2, r4, r5
 8004586:	42a3      	cmp	r3, r4
 8004588:	f002 0501 	and.w	r5, r2, #1
 800458c:	d00b      	beq.n	80045a6 <memset+0x122>
 800458e:	b11d      	cbz	r5, 8004598 <memset+0x114>
 8004590:	f803 1b01 	strb.w	r1, [r3], #1
 8004594:	42a3      	cmp	r3, r4
 8004596:	d006      	beq.n	80045a6 <memset+0x122>
 8004598:	461a      	mov	r2, r3
 800459a:	f802 1b01 	strb.w	r1, [r2], #1
 800459e:	7059      	strb	r1, [r3, #1]
 80045a0:	1c53      	adds	r3, r2, #1
 80045a2:	42a3      	cmp	r3, r4
 80045a4:	d1f8      	bne.n	8004598 <memset+0x114>
 80045a6:	bcf0      	pop	{r4, r5, r6, r7}
 80045a8:	4770      	bx	lr
 80045aa:	4605      	mov	r5, r0
 80045ac:	4614      	mov	r4, r2
 80045ae:	e78d      	b.n	80044cc <memset+0x48>

080045b0 <_open>:
 80045b0:	b480      	push	{r7}
 80045b2:	b085      	sub	sp, #20
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	60f8      	str	r0, [r7, #12]
 80045b8:	60b9      	str	r1, [r7, #8]
 80045ba:	607a      	str	r2, [r7, #4]
 80045bc:	f04f 33ff 	mov.w	r3, #4294967295
 80045c0:	4618      	mov	r0, r3
 80045c2:	f107 0714 	add.w	r7, r7, #20
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bc80      	pop	{r7}
 80045ca:	4770      	bx	lr

080045cc <_lseek>:
 80045cc:	b480      	push	{r7}
 80045ce:	b085      	sub	sp, #20
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	60f8      	str	r0, [r7, #12]
 80045d4:	60b9      	str	r1, [r7, #8]
 80045d6:	607a      	str	r2, [r7, #4]
 80045d8:	f04f 33ff 	mov.w	r3, #4294967295
 80045dc:	4618      	mov	r0, r3
 80045de:	f107 0714 	add.w	r7, r7, #20
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bc80      	pop	{r7}
 80045e6:	4770      	bx	lr

080045e8 <_read>:
 80045e8:	b480      	push	{r7}
 80045ea:	b085      	sub	sp, #20
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	60f8      	str	r0, [r7, #12]
 80045f0:	60b9      	str	r1, [r7, #8]
 80045f2:	607a      	str	r2, [r7, #4]
 80045f4:	f04f 0300 	mov.w	r3, #0
 80045f8:	4618      	mov	r0, r3
 80045fa:	f107 0714 	add.w	r7, r7, #20
 80045fe:	46bd      	mov	sp, r7
 8004600:	bc80      	pop	{r7}
 8004602:	4770      	bx	lr

08004604 <_write>:
 8004604:	b480      	push	{r7}
 8004606:	b085      	sub	sp, #20
 8004608:	af00      	add	r7, sp, #0
 800460a:	60f8      	str	r0, [r7, #12]
 800460c:	60b9      	str	r1, [r7, #8]
 800460e:	607a      	str	r2, [r7, #4]
 8004610:	f04f 33ff 	mov.w	r3, #4294967295
 8004614:	4618      	mov	r0, r3
 8004616:	f107 0714 	add.w	r7, r7, #20
 800461a:	46bd      	mov	sp, r7
 800461c:	bc80      	pop	{r7}
 800461e:	4770      	bx	lr

08004620 <_close>:
 8004620:	b480      	push	{r7}
 8004622:	af00      	add	r7, sp, #0
 8004624:	f04f 33ff 	mov.w	r3, #4294967295
 8004628:	4618      	mov	r0, r3
 800462a:	46bd      	mov	sp, r7
 800462c:	bc80      	pop	{r7}
 800462e:	4770      	bx	lr

08004630 <_fstat>:
 8004630:	b480      	push	{r7}
 8004632:	b083      	sub	sp, #12
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
 8004638:	6039      	str	r1, [r7, #0]
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d002      	beq.n	8004646 <_fstat+0x16>
 8004640:	f04f 33ff 	mov.w	r3, #4294967295
 8004644:	e001      	b.n	800464a <_fstat+0x1a>
 8004646:	f06f 0301 	mvn.w	r3, #1
 800464a:	4618      	mov	r0, r3
 800464c:	f107 070c 	add.w	r7, r7, #12
 8004650:	46bd      	mov	sp, r7
 8004652:	bc80      	pop	{r7}
 8004654:	4770      	bx	lr
 8004656:	bf00      	nop

08004658 <_link>:
 8004658:	b480      	push	{r7}
 800465a:	b083      	sub	sp, #12
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
 8004660:	6039      	str	r1, [r7, #0]
 8004662:	687a      	ldr	r2, [r7, #4]
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	429a      	cmp	r2, r3
 8004668:	d102      	bne.n	8004670 <_link+0x18>
 800466a:	f04f 33ff 	mov.w	r3, #4294967295
 800466e:	e001      	b.n	8004674 <_link+0x1c>
 8004670:	f06f 0301 	mvn.w	r3, #1
 8004674:	4618      	mov	r0, r3
 8004676:	f107 070c 	add.w	r7, r7, #12
 800467a:	46bd      	mov	sp, r7
 800467c:	bc80      	pop	{r7}
 800467e:	4770      	bx	lr

08004680 <_unlink>:
 8004680:	b480      	push	{r7}
 8004682:	b083      	sub	sp, #12
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
 8004688:	f04f 33ff 	mov.w	r3, #4294967295
 800468c:	4618      	mov	r0, r3
 800468e:	f107 070c 	add.w	r7, r7, #12
 8004692:	46bd      	mov	sp, r7
 8004694:	bc80      	pop	{r7}
 8004696:	4770      	bx	lr

08004698 <_sbrk>:
 8004698:	b480      	push	{r7}
 800469a:	b087      	sub	sp, #28
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
 80046a0:	f24e 23c0 	movw	r3, #58048	; 0xe2c0
 80046a4:	f2c0 0300 	movt	r3, #0
 80046a8:	617b      	str	r3, [r7, #20]
 80046aa:	f640 53e4 	movw	r3, #3556	; 0xde4
 80046ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d114      	bne.n	80046e2 <_sbrk+0x4a>
 80046b8:	f640 53e4 	movw	r3, #3556	; 0xde4
 80046bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80046c0:	f641 5240 	movw	r2, #7488	; 0x1d40
 80046c4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80046c8:	601a      	str	r2, [r3, #0]
 80046ca:	f640 53e4 	movw	r3, #3556	; 0xde4
 80046ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80046d2:	681a      	ldr	r2, [r3, #0]
 80046d4:	697b      	ldr	r3, [r7, #20]
 80046d6:	18d2      	adds	r2, r2, r3
 80046d8:	f640 53e8 	movw	r3, #3560	; 0xde8
 80046dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80046e0:	601a      	str	r2, [r3, #0]
 80046e2:	f640 53e4 	movw	r3, #3556	; 0xde4
 80046e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	613b      	str	r3, [r7, #16]
 80046ee:	f640 53e4 	movw	r3, #3556	; 0xde4
 80046f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	461a      	mov	r2, r3
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	18d3      	adds	r3, r2, r3
 80046fe:	f103 0307 	add.w	r3, r3, #7
 8004702:	f023 0307 	bic.w	r3, r3, #7
 8004706:	60fb      	str	r3, [r7, #12]
 8004708:	f640 53e8 	movw	r3, #3560	; 0xde8
 800470c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	68fa      	ldr	r2, [r7, #12]
 8004714:	429a      	cmp	r2, r3
 8004716:	d302      	bcc.n	800471e <_sbrk+0x86>
 8004718:	f04f 0300 	mov.w	r3, #0
 800471c:	e006      	b.n	800472c <_sbrk+0x94>
 800471e:	f640 53e4 	movw	r3, #3556	; 0xde4
 8004722:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004726:	68fa      	ldr	r2, [r7, #12]
 8004728:	601a      	str	r2, [r3, #0]
 800472a:	693b      	ldr	r3, [r7, #16]
 800472c:	4618      	mov	r0, r3
 800472e:	f107 071c 	add.w	r7, r7, #28
 8004732:	46bd      	mov	sp, r7
 8004734:	bc80      	pop	{r7}
 8004736:	4770      	bx	lr

08004738 <_times>:
 8004738:	b480      	push	{r7}
 800473a:	b083      	sub	sp, #12
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
 8004740:	f04f 33ff 	mov.w	r3, #4294967295
 8004744:	4618      	mov	r0, r3
 8004746:	f107 070c 	add.w	r7, r7, #12
 800474a:	46bd      	mov	sp, r7
 800474c:	bc80      	pop	{r7}
 800474e:	4770      	bx	lr

08004750 <_wait>:
 8004750:	b480      	push	{r7}
 8004752:	b083      	sub	sp, #12
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
 8004758:	f04f 33ff 	mov.w	r3, #4294967295
 800475c:	4618      	mov	r0, r3
 800475e:	f107 070c 	add.w	r7, r7, #12
 8004762:	46bd      	mov	sp, r7
 8004764:	bc80      	pop	{r7}
 8004766:	4770      	bx	lr

08004768 <_kill>:
 8004768:	b480      	push	{r7}
 800476a:	b083      	sub	sp, #12
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
 8004770:	6039      	str	r1, [r7, #0]
 8004772:	f04f 33ff 	mov.w	r3, #4294967295
 8004776:	4618      	mov	r0, r3
 8004778:	f107 070c 	add.w	r7, r7, #12
 800477c:	46bd      	mov	sp, r7
 800477e:	bc80      	pop	{r7}
 8004780:	4770      	bx	lr
 8004782:	bf00      	nop

08004784 <_fork>:
 8004784:	b480      	push	{r7}
 8004786:	af00      	add	r7, sp, #0
 8004788:	f04f 33ff 	mov.w	r3, #4294967295
 800478c:	4618      	mov	r0, r3
 800478e:	46bd      	mov	sp, r7
 8004790:	bc80      	pop	{r7}
 8004792:	4770      	bx	lr

08004794 <_getpid>:
 8004794:	b480      	push	{r7}
 8004796:	af00      	add	r7, sp, #0
 8004798:	f04f 33ff 	mov.w	r3, #4294967295
 800479c:	4618      	mov	r0, r3
 800479e:	46bd      	mov	sp, r7
 80047a0:	bc80      	pop	{r7}
 80047a2:	4770      	bx	lr

080047a4 <_exit>:
 80047a4:	b480      	push	{r7}
 80047a6:	b083      	sub	sp, #12
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
 80047ac:	e7fe      	b.n	80047ac <_exit+0x8>
 80047ae:	bf00      	nop

080047b0 <_init>:
 80047b0:	b480      	push	{r7}
 80047b2:	af00      	add	r7, sp, #0
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bc80      	pop	{r7}
 80047b8:	4770      	bx	lr
 80047ba:	bf00      	nop

080047bc <_isatty>:
 80047bc:	b480      	push	{r7}
 80047be:	b083      	sub	sp, #12
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
 80047c4:	f04f 33ff 	mov.w	r3, #4294967295
 80047c8:	4618      	mov	r0, r3
 80047ca:	f107 070c 	add.w	r7, r7, #12
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bc80      	pop	{r7}
 80047d2:	4770      	bx	lr
