// Seed: 2397332942
module module_0;
  wire id_1, id_2, id_3, id_4, id_5, id_6, id_7 = id_3;
endmodule
macromodule module_1;
  module_0();
  wire id_1;
endmodule
module module_2 (
    output supply0 id_0,
    output uwire id_1,
    input supply0 id_2,
    input supply0 id_3,
    input tri id_4,
    input tri1 id_5,
    output tri id_6,
    input uwire id_7,
    output tri1 id_8,
    input tri1 id_9,
    input wor id_10,
    input uwire id_11,
    output tri0 id_12,
    input tri id_13
    , id_20,
    input tri id_14,
    input tri0 id_15,
    input uwire id_16,
    output wor id_17,
    output supply0 id_18
);
  wire id_21;
  module_0();
  supply0 id_22 = id_15;
  wire id_23;
endmodule
