Language File-Name              IP       Library         File-Path                                                               
Verilog, clk_wiz_sim_netlist.v, clk_wiz, xil_defaultlib, ../../../../fpgalab4_fsm.srcs/sources_1/ip/clk_wiz/clk_wiz_sim_netlist.v
Verilog, glbl.v,                *,       xil_defaultlib, glbl.v                                                                  
