{"Source Block": ["hdl/library/axi_dmac/address_generator.v@86:105@HdlStmProcess", "\nreg addr_valid_d1;\n\n// If we already asserted addr_valid we have to wait until it is accepted before\n// we can disable the address generator.\nalways @(posedge clk) begin\n\tif (resetn == 1'b0) begin\n\t\tenabled <= 1'b0;\n\tend else begin\n\t\tif (enable)\n\t\t\tenabled <= 1'b1;\n\t\telse if (~addr_valid)\n\t\t\tenabled <= 1'b0;\n\tend\nend\n\nalways @(posedge clk) begin\n\tif (eot == 1'b1)\n\t\tlength <= req_last_burst_length;\n\telse\n"], "Clone Blocks": [["hdl/library/axi_dmac/address_generator.v@97:112", "\t\telse if (~addr_valid)\n\t\t\tenabled <= 1'b0;\n\tend\nend\n\nalways @(posedge clk) begin\n\tif (eot == 1'b1)\n\t\tlength <= req_last_burst_length;\n\telse\n\t\tlength <= MAX_BEATS_PER_BURST - 1;\nend\n\nalways @(posedge clk) begin\n\tif (resetn == 1'b0) begin\n\t\taddress <= 'h00;\n\t\tlast_burst_len <= 'h00;\n"]], "Diff Content": {"Delete": [[92, "\tif (resetn == 1'b0) begin\n"], [93, "\t\tenabled <= 1'b0;\n"], [94, "\tend else begin\n"], [95, "\t\tif (enable)\n"], [96, "\t\t\tenabled <= 1'b1;\n"], [97, "\t\telse if (~addr_valid)\n"], [98, "\t\t\tenabled <= 1'b0;\n"], [99, "\tend\n"]], "Add": [[99, "  if (resetn == 1'b0) begin\n"], [99, "    enabled <= 1'b0;\n"], [99, "  end else begin\n"], [99, "    if (enable)\n"], [99, "      enabled <= 1'b1;\n"], [99, "    else if (~addr_valid)\n"], [99, "      enabled <= 1'b0;\n"], [99, "  end\n"], [99, "end\n"], [99, "always @(posedge clk) begin\n"], [99, "  if (addr_valid == 1'b0) begin\n"], [99, "    if (eot == 1'b1)\n"], [99, "      length <= req_last_burst_length;\n"], [99, "    else\n"], [99, "      length <= MAX_BEATS_PER_BURST - 1;\n"], [99, "  end\n"]]}}