add r0, r0, r1, ror 12
mvn r2, r0
orr r1, r3, r2
sub r1, r1, r1, lsl 11
and r3, r0, r1, asr 2
