{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702256040531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702256040532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 21:54:00 2023 " "Processing started: Sun Dec 10 21:54:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702256040532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256040532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL2 -c PBL2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL2 -c PBL2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256040532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702256041091 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702256041091 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH7 ch7 PBL2.v(9) " "Verilog HDL Declaration information at PBL2.v(9): object \"CH7\" differs only in case from object \"ch7\" in the same scope" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702256050566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH6 ch6 PBL2.v(9) " "Verilog HDL Declaration information at PBL2.v(9): object \"CH6\" differs only in case from object \"ch6\" in the same scope" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702256050566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH5 ch5 PBL2.v(9) " "Verilog HDL Declaration information at PBL2.v(9): object \"CH5\" differs only in case from object \"ch5\" in the same scope" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702256050566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH4 ch4 PBL2.v(9) " "Verilog HDL Declaration information at PBL2.v(9): object \"CH4\" differs only in case from object \"ch4\" in the same scope" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702256050566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH3 ch3 PBL2.v(9) " "Verilog HDL Declaration information at PBL2.v(9): object \"CH3\" differs only in case from object \"ch3\" in the same scope" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702256050566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH2 ch2 PBL2.v(9) " "Verilog HDL Declaration information at PBL2.v(9): object \"CH2\" differs only in case from object \"ch2\" in the same scope" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702256050567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl2.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PBL2 " "Found entity 1: PBL2" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256050568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256050568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_7seg.v 0 0 " "Found 0 design units, including 0 entities, in source file decod_7seg.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256050571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256050573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256050573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256050576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256050576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 0 0 " "Found 0 design units, including 0 entities, in source file contador.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256050579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_linha_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_linha_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_linha_matriz " "Found entity 1: decod_linha_matriz" {  } { { "decod_linha_matriz.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_linha_matriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256050582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256050582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/mux8_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256050585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256050585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clk " "Found entity 1: divisor_clk" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/divisor_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256050588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256050588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verf_ataque.v 0 0 " "Found 0 design units, including 0 entities, in source file verf_ataque.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256050591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_modo_de_jogo.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_modo_de_jogo.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_modo_de_jogo " "Found entity 1: decod_modo_de_jogo" {  } { { "decod_modo_de_jogo.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_modo_de_jogo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256050594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256050594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_linha_numero.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_linha_numero.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_linha_numero " "Found entity 1: decod_linha_numero" {  } { { "decod_linha_numero.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_linha_numero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256050597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256050597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_coluna_letra.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_coluna_letra.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_coluna_letra " "Found entity 1: decod_coluna_letra" {  } { { "decod_coluna_letra.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_coluna_letra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256050600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256050600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_sin_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_sin_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_sin_3bit " "Found entity 1: contador_sin_3bit" {  } { { "contador_sin_3bit.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/contador_sin_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256050603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256050603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_sin_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_sin_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_sin_2bit " "Found entity 1: contador_sin_2bit" {  } { { "contador_sin_2bit.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/contador_sin_2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256050605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256050605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256050608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256050608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_cordenadas.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_cordenadas.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_cordenadas " "Found entity 1: decod_cordenadas" {  } { { "decod_cordenadas.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_cordenadas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256050612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256050612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_2_pra_4.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_2_pra_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_2_pra_4 " "Found entity 1: decod_2_pra_4" {  } { { "decod_2_pra_4.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_2_pra_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256050615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256050615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_3_pra_8.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_3_pra_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_3_pra_8 " "Found entity 1: decod_3_pra_8" {  } { { "decod_3_pra_8.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_3_pra_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256050618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256050618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conf_chave.v 1 1 " "Found 1 design units, including 1 entities, in source file conf_chave.v" { { "Info" "ISGN_ENTITY_NAME" "1 conf_chave " "Found entity 1: conf_chave" {  } { { "conf_chave.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/conf_chave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256050620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256050620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_2_pra_4_not_invert.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_2_pra_4_not_invert.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_2_pra_4_not_invert " "Found entity 1: decod_2_pra_4_not_invert" {  } { { "decod_2_pra_4_not_invert.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_2_pra_4_not_invert.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256050623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256050623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acender_led.v 0 0 " "Found 0 design units, including 0 entities, in source file acender_led.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256050626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verf_acerto_ataque.v 1 1 " "Found 1 design units, including 1 entities, in source file verf_acerto_ataque.v" { { "Info" "ISGN_ENTITY_NAME" "1 verf_acerto_ataque " "Found entity 1: verf_acerto_ataque" {  } { { "verf_acerto_ataque.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/verf_acerto_ataque.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256050629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256050629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_mapa.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_mapa.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_mapa " "Found entity 1: decod_mapa" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_mapa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256050634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256050634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_num_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_num_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_num_7seg " "Found entity 1: decod_num_7seg" {  } { { "decod_num_7seg.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_num_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256050638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256050638 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T0 decod_modo_de_jogo.v(12) " "Verilog HDL Implicit Net warning at decod_modo_de_jogo.v(12): created implicit net for \"T0\"" {  } { { "decod_modo_de_jogo.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_modo_de_jogo.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050638 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1 decod_modo_de_jogo.v(13) " "Verilog HDL Implicit Net warning at decod_modo_de_jogo.v(13): created implicit net for \"T1\"" {  } { { "decod_modo_de_jogo.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_modo_de_jogo.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050638 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2 decod_modo_de_jogo.v(14) " "Verilog HDL Implicit Net warning at decod_modo_de_jogo.v(14): created implicit net for \"T2\"" {  } { { "decod_modo_de_jogo.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_modo_de_jogo.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050638 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T3 decod_modo_de_jogo.v(24) " "Verilog HDL Implicit Net warning at decod_modo_de_jogo.v(24): created implicit net for \"T3\"" {  } { { "decod_modo_de_jogo.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_modo_de_jogo.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050638 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T4 decod_modo_de_jogo.v(25) " "Verilog HDL Implicit Net warning at decod_modo_de_jogo.v(25): created implicit net for \"T4\"" {  } { { "decod_modo_de_jogo.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_modo_de_jogo.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050638 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T0 decod_linha_numero.v(12) " "Verilog HDL Implicit Net warning at decod_linha_numero.v(12): created implicit net for \"T0\"" {  } { { "decod_linha_numero.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_linha_numero.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050638 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1 decod_linha_numero.v(13) " "Verilog HDL Implicit Net warning at decod_linha_numero.v(13): created implicit net for \"T1\"" {  } { { "decod_linha_numero.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_linha_numero.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050638 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2 decod_linha_numero.v(23) " "Verilog HDL Implicit Net warning at decod_linha_numero.v(23): created implicit net for \"T2\"" {  } { { "decod_linha_numero.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_linha_numero.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050638 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T3 decod_linha_numero.v(27) " "Verilog HDL Implicit Net warning at decod_linha_numero.v(27): created implicit net for \"T3\"" {  } { { "decod_linha_numero.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_linha_numero.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050638 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T4 decod_linha_numero.v(31) " "Verilog HDL Implicit Net warning at decod_linha_numero.v(31): created implicit net for \"T4\"" {  } { { "decod_linha_numero.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_linha_numero.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050638 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T5 decod_linha_numero.v(32) " "Verilog HDL Implicit Net warning at decod_linha_numero.v(32): created implicit net for \"T5\"" {  } { { "decod_linha_numero.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_linha_numero.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T0 decod_coluna_letra.v(15) " "Verilog HDL Implicit Net warning at decod_coluna_letra.v(15): created implicit net for \"T0\"" {  } { { "decod_coluna_letra.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_coluna_letra.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1 decod_coluna_letra.v(16) " "Verilog HDL Implicit Net warning at decod_coluna_letra.v(16): created implicit net for \"T1\"" {  } { { "decod_coluna_letra.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_coluna_letra.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2 decod_coluna_letra.v(17) " "Verilog HDL Implicit Net warning at decod_coluna_letra.v(17): created implicit net for \"T2\"" {  } { { "decod_coluna_letra.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_coluna_letra.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T3 decod_coluna_letra.v(21) " "Verilog HDL Implicit Net warning at decod_coluna_letra.v(21): created implicit net for \"T3\"" {  } { { "decod_coluna_letra.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_coluna_letra.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T4 decod_coluna_letra.v(22) " "Verilog HDL Implicit Net warning at decod_coluna_letra.v(22): created implicit net for \"T4\"" {  } { { "decod_coluna_letra.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_coluna_letra.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T3 contador_sin_3bit.v(13) " "Verilog HDL Implicit Net warning at contador_sin_3bit.v(13): created implicit net for \"T3\"" {  } { { "contador_sin_3bit.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/contador_sin_3bit.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T4 contador_sin_3bit.v(21) " "Verilog HDL Implicit Net warning at contador_sin_3bit.v(21): created implicit net for \"T4\"" {  } { { "contador_sin_3bit.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/contador_sin_3bit.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T5 contador_sin_3bit.v(22) " "Verilog HDL Implicit Net warning at contador_sin_3bit.v(22): created implicit net for \"T5\"" {  } { { "contador_sin_3bit.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/contador_sin_3bit.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2 contador_sin_2bit.v(13) " "Verilog HDL Implicit Net warning at contador_sin_2bit.v(13): created implicit net for \"T2\"" {  } { { "contador_sin_2bit.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/contador_sin_2bit.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C_not decod_3_pra_8.v(9) " "Verilog HDL Implicit Net warning at decod_3_pra_8.v(9): created implicit net for \"C_not\"" {  } { { "decod_3_pra_8.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_3_pra_8.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A_not decod_mapa.v(5) " "Verilog HDL Implicit Net warning at decod_mapa.v(5): created implicit net for \"A_not\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_mapa.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_not decod_mapa.v(6) " "Verilog HDL Implicit Net warning at decod_mapa.v(6): created implicit net for \"B_not\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_mapa.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C_not decod_mapa.v(7) " "Verilog HDL Implicit Net warning at decod_mapa.v(7): created implicit net for \"C_not\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_mapa.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b decod_mapa.v(172) " "Verilog HDL Implicit Net warning at decod_mapa.v(172): created implicit net for \"b\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_mapa.v" 172 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F56 decod_mapa.v(214) " "Verilog HDL Implicit Net warning at decod_mapa.v(214): created implicit net for \"F56\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_mapa.v" 214 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T0 decod_num_7seg.v(12) " "Verilog HDL Implicit Net warning at decod_num_7seg.v(12): created implicit net for \"T0\"" {  } { { "decod_num_7seg.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_num_7seg.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1 decod_num_7seg.v(13) " "Verilog HDL Implicit Net warning at decod_num_7seg.v(13): created implicit net for \"T1\"" {  } { { "decod_num_7seg.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_num_7seg.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050640 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2 decod_num_7seg.v(23) " "Verilog HDL Implicit Net warning at decod_num_7seg.v(23): created implicit net for \"T2\"" {  } { { "decod_num_7seg.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_num_7seg.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050640 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T3 decod_num_7seg.v(27) " "Verilog HDL Implicit Net warning at decod_num_7seg.v(27): created implicit net for \"T3\"" {  } { { "decod_num_7seg.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_num_7seg.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050640 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T4 decod_num_7seg.v(31) " "Verilog HDL Implicit Net warning at decod_num_7seg.v(31): created implicit net for \"T4\"" {  } { { "decod_num_7seg.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_num_7seg.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050640 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T5 decod_num_7seg.v(32) " "Verilog HDL Implicit Net warning at decod_num_7seg.v(32): created implicit net for \"T5\"" {  } { { "decod_num_7seg.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_num_7seg.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050640 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PBL2 " "Elaborating entity \"PBL2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702256050694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clk divisor_clk:divisor_clk " "Elaborating entity \"divisor_clk\" for hierarchy \"divisor_clk:divisor_clk\"" {  } { { "PBL2.v" "divisor_clk" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff divisor_clk:divisor_clk\|d_ff:d0 " "Elaborating entity \"d_ff\" for hierarchy \"divisor_clk:divisor_clk\|d_ff:d0\"" {  } { { "divisor_clk.v" "d0" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/divisor_clk.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_sin_3bit contador_sin_3bit:contador_3bit " "Elaborating entity \"contador_sin_3bit\" for hierarchy \"contador_sin_3bit:contador_3bit\"" {  } { { "PBL2.v" "contador_3bit" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_sin_2bit contador_sin_2bit:contador_2bit " "Elaborating entity \"contador_sin_2bit\" for hierarchy \"contador_sin_2bit:contador_2bit\"" {  } { { "PBL2.v" "contador_2bit" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_2_pra_4 decod_2_pra_4:verf_modo_jogo " "Elaborating entity \"decod_2_pra_4\" for hierarchy \"decod_2_pra_4:verf_modo_jogo\"" {  } { { "PBL2.v" "verf_modo_jogo" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_mapa decod_mapa:decod_mapas " "Elaborating entity \"decod_mapa\" for hierarchy \"decod_mapa:decod_mapas\"" {  } { { "PBL2.v" "decod_mapas" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050724 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b 0 decod_mapa.v(172) " "Net \"b\" at decod_mapa.v(172) has no driver or initial value, using a default initial value '0'" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_mapa.v" 172 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1702256050725 "|PBL2|decod_mapa:decod_mapas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_modo_de_jogo decod_modo_de_jogo:d_modo_jogo " "Elaborating entity \"decod_modo_de_jogo\" for hierarchy \"decod_modo_de_jogo:d_modo_jogo\"" {  } { { "PBL2.v" "d_modo_jogo" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_num_7seg decod_num_7seg:d_linha_numero " "Elaborating entity \"decod_num_7seg\" for hierarchy \"decod_num_7seg:d_linha_numero\"" {  } { { "PBL2.v" "d_linha_numero" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_coluna_letra decod_coluna_letra:d_coluna_letra " "Elaborating entity \"decod_coluna_letra\" for hierarchy \"decod_coluna_letra:d_coluna_letra\"" {  } { { "PBL2.v" "d_coluna_letra" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 mux4_1:mux_7segmentos " "Elaborating entity \"mux4_1\" for hierarchy \"mux4_1:mux_7segmentos\"" {  } { { "PBL2.v" "mux_7segmentos" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conf_chave conf_chave:ch7 " "Elaborating entity \"conf_chave\" for hierarchy \"conf_chave:ch7\"" {  } { { "PBL2.v" "ch7" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_cordenadas decod_cordenadas:decod_cordenadas " "Elaborating entity \"decod_cordenadas\" for hierarchy \"decod_cordenadas:decod_cordenadas\"" {  } { { "PBL2.v" "decod_cordenadas" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verf_acerto_ataque verf_acerto_ataque:verf_unidade0 " "Elaborating entity \"verf_acerto_ataque\" for hierarchy \"verf_acerto_ataque:verf_unidade0\"" {  } { { "PBL2.v" "verf_unidade0" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 mux8_1:mux8_1 " "Elaborating entity \"mux8_1\" for hierarchy \"mux8_1:mux8_1\"" {  } { { "PBL2.v" "mux8_1" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_3_pra_8 decod_3_pra_8:decod_linhas_matriz " "Elaborating entity \"decod_3_pra_8\" for hierarchy \"decod_3_pra_8:decod_linhas_matriz\"" {  } { { "PBL2.v" "decod_linhas_matriz" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256050747 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702256051055 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "259 " "Implemented 259 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702256051548 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702256051548 ""} { "Info" "ICUT_CUT_TM_LCELLS" "223 " "Implemented 223 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702256051548 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702256051548 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/output_files/PBL2.map.smsg " "Generated suppressed messages file C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/output_files/PBL2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256051641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702256051938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 21:54:11 2023 " "Processing ended: Sun Dec 10 21:54:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702256051938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702256051938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702256051938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256051938 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702256053535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702256053535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 21:54:12 2023 " "Processing started: Sun Dec 10 21:54:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702256053535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702256053535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PBL2 -c PBL2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PBL2 -c PBL2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702256053536 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702256053717 ""}
{ "Info" "0" "" "Project  = PBL2" {  } {  } 0 0 "Project  = PBL2" 0 0 "Fitter" 0 0 1702256053718 ""}
{ "Info" "0" "" "Revision = PBL2" {  } {  } 0 0 "Revision = PBL2" 0 0 "Fitter" 0 0 1702256053718 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702256053782 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702256053782 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PBL2 EPM240T100C5 " "Selected device EPM240T100C5 for design \"PBL2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702256053785 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702256053836 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702256053836 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702256053872 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702256053877 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702256053999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702256053999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702256053999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702256053999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702256053999 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1702256053999 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PBL2.sdc " "Synopsys Design Constraints File file not found: 'PBL2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702256054044 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702256054045 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1702256054051 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1702256054051 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 19 clocks " "Found 19 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702256054051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702256054051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000           B0 " "   1.000           B0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702256054051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000           B1 " "   1.000           B1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702256054051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702256054051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d0\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d0\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702256054051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d1\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d1\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702256054051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d2\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d2\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702256054051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d3\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702256054051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d4\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702256054051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d5\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702256054051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d6\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d6\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702256054051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d7\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d7\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702256054051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d8\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d8\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702256054051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d9\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d9\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702256054051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d10\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d10\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702256054051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d11\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d11\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702256054051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d12\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d12\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702256054051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d13\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d13\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702256054051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d14\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d14\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702256054051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d15\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d15\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702256054051 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1702256054051 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702256054056 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702256054056 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1702256054058 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "divisor_clk:divisor_clk\|d_ff:d15\|q Global clock " "Automatically promoted some destinations of signal \"divisor_clk:divisor_clk\|d_ff:d15\|q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "divisor_clk:divisor_clk\|d_ff:d15\|q " "Destination \"divisor_clk:divisor_clk\|d_ff:d15\|q\" may be non-global or may not use global clock" {  } { { "d_ff.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/d_ff.v" 4 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1702256054068 ""}  } { { "d_ff.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/d_ff.v" 4 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1702256054068 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "And00 Global clock " "Automatically promoted signal \"And00\" to use Global clock" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 49 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1702256054068 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "And35~0 Global clock " "Automatically promoted some destinations of signal \"And35~0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "verf_acerto_ataque:verf_unidade15\|And0~0 " "Destination \"verf_acerto_ataque:verf_unidade15\|And0~0\" may be non-global or may not use global clock" {  } { { "verf_acerto_ataque.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/verf_acerto_ataque.v" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1702256054068 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "verf_acerto_ataque:verf_unidade6\|And0~0 " "Destination \"verf_acerto_ataque:verf_unidade6\|And0~0\" may be non-global or may not use global clock" {  } { { "verf_acerto_ataque.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/verf_acerto_ataque.v" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1702256054068 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "verf_acerto_ataque:verf_unidade7\|And0~0 " "Destination \"verf_acerto_ataque:verf_unidade7\|And0~0\" may be non-global or may not use global clock" {  } { { "verf_acerto_ataque.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/verf_acerto_ataque.v" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1702256054068 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "verf_acerto_ataque:verf_unidade13\|And0~0 " "Destination \"verf_acerto_ataque:verf_unidade13\|And0~0\" may be non-global or may not use global clock" {  } { { "verf_acerto_ataque.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/verf_acerto_ataque.v" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1702256054068 ""}  } { { "PBL2.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 157 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1702256054068 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1702256054069 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1702256054070 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1702256054089 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1702256054108 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1702256054108 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1702256054109 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702256054109 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B2 " "Node \"B2\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1702256054134 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B3 " "Node \"B3\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1702256054134 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED0 " "Node \"LED0\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1702256054134 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED1 " "Node \"LED1\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1702256054134 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED2 " "Node \"LED2\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1702256054134 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED3 " "Node \"LED3\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1702256054134 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED4 " "Node \"LED4\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1702256054134 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED5 " "Node \"LED5\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1702256054134 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED6 " "Node \"LED6\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1702256054134 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED7 " "Node \"LED7\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1702256054134 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED8 " "Node \"LED8\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1702256054134 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED9 " "Node \"LED9\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1702256054134 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1702256054134 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702256054134 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1702256054139 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702256054235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702256054413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702256054415 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702256054930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702256054930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702256054955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "26 " "Router estimated average interconnect usage is 26% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702256055125 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702256055125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1702256055526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702256055527 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.35 " "Total time spent on timing analysis during the Fitter is 0.35 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702256055541 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702256055550 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1702256055579 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1702256055581 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/output_files/PBL2.fit.smsg " "Generated suppressed messages file C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/output_files/PBL2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702256055641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5349 " "Peak virtual memory: 5349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702256055689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 21:54:15 2023 " "Processing ended: Sun Dec 10 21:54:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702256055689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702256055689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702256055689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702256055689 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702256056851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702256056852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 21:54:16 2023 " "Processing started: Sun Dec 10 21:54:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702256056852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702256056852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PBL2 -c PBL2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PBL2 -c PBL2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702256056852 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702256057265 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1702256057287 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702256057296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702256057439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 21:54:17 2023 " "Processing ended: Sun Dec 10 21:54:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702256057439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702256057439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702256057439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702256057439 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702256058050 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702256058979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702256058982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 21:54:18 2023 " "Processing started: Sun Dec 10 21:54:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702256058982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702256058982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PBL2 -c PBL2 " "Command: quartus_sta PBL2 -c PBL2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702256058982 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702256059180 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702256059347 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702256059347 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702256059399 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702256059399 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702256059458 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702256059722 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PBL2.sdc " "Synopsys Design Constraints File file not found: 'PBL2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1702256059776 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1702256059776 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d15\|q divisor_clk:divisor_clk\|d_ff:d15\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d15\|q divisor_clk:divisor_clk\|d_ff:d15\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702256059778 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d14\|q divisor_clk:divisor_clk\|d_ff:d14\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d14\|q divisor_clk:divisor_clk\|d_ff:d14\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702256059778 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name B1 B1 " "create_clock -period 1.000 -name B1 B1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702256059778 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d13\|q divisor_clk:divisor_clk\|d_ff:d13\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d13\|q divisor_clk:divisor_clk\|d_ff:d13\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702256059778 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name B0 B0 " "create_clock -period 1.000 -name B0 B0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702256059778 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d12\|q divisor_clk:divisor_clk\|d_ff:d12\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d12\|q divisor_clk:divisor_clk\|d_ff:d12\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702256059778 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d11\|q divisor_clk:divisor_clk\|d_ff:d11\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d11\|q divisor_clk:divisor_clk\|d_ff:d11\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702256059778 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d10\|q divisor_clk:divisor_clk\|d_ff:d10\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d10\|q divisor_clk:divisor_clk\|d_ff:d10\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702256059778 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d9\|q divisor_clk:divisor_clk\|d_ff:d9\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d9\|q divisor_clk:divisor_clk\|d_ff:d9\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702256059778 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d8\|q divisor_clk:divisor_clk\|d_ff:d8\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d8\|q divisor_clk:divisor_clk\|d_ff:d8\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702256059778 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d7\|q divisor_clk:divisor_clk\|d_ff:d7\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d7\|q divisor_clk:divisor_clk\|d_ff:d7\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702256059778 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d6\|q divisor_clk:divisor_clk\|d_ff:d6\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d6\|q divisor_clk:divisor_clk\|d_ff:d6\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702256059778 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d5\|q divisor_clk:divisor_clk\|d_ff:d5\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d5\|q divisor_clk:divisor_clk\|d_ff:d5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702256059778 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d4\|q divisor_clk:divisor_clk\|d_ff:d4\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d4\|q divisor_clk:divisor_clk\|d_ff:d4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702256059778 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d3\|q divisor_clk:divisor_clk\|d_ff:d3\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d3\|q divisor_clk:divisor_clk\|d_ff:d3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702256059778 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d2\|q divisor_clk:divisor_clk\|d_ff:d2\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d2\|q divisor_clk:divisor_clk\|d_ff:d2\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702256059778 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d1\|q divisor_clk:divisor_clk\|d_ff:d1\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d1\|q divisor_clk:divisor_clk\|d_ff:d1\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702256059778 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d0\|q divisor_clk:divisor_clk\|d_ff:d0\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d0\|q divisor_clk:divisor_clk\|d_ff:d0\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702256059778 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702256059778 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702256059778 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702256059782 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1702256059815 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702256059819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.672 " "Worst-case setup slack is -10.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.672            -344.624 divisor_clk:divisor_clk\|d_ff:d15\|q  " "  -10.672            -344.624 divisor_clk:divisor_clk\|d_ff:d15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.410             -10.410 B0  " "  -10.410             -10.410 B0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.767              -4.894 B1  " "   -1.767              -4.894 B1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 divisor_clk:divisor_clk\|d_ff:d11\|q  " "    0.457               0.000 divisor_clk:divisor_clk\|d_ff:d11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 divisor_clk:divisor_clk\|d_ff:d8\|q  " "    0.457               0.000 divisor_clk:divisor_clk\|d_ff:d8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 divisor_clk:divisor_clk\|d_ff:d0\|q  " "    0.458               0.000 divisor_clk:divisor_clk\|d_ff:d0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 divisor_clk:divisor_clk\|d_ff:d14\|q  " "    0.465               0.000 divisor_clk:divisor_clk\|d_ff:d14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478               0.000 divisor_clk:divisor_clk\|d_ff:d5\|q  " "    0.478               0.000 divisor_clk:divisor_clk\|d_ff:d5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 divisor_clk:divisor_clk\|d_ff:d2\|q  " "    0.494               0.000 divisor_clk:divisor_clk\|d_ff:d2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 divisor_clk:divisor_clk\|d_ff:d3\|q  " "    0.540               0.000 divisor_clk:divisor_clk\|d_ff:d3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.815               0.000 divisor_clk:divisor_clk\|d_ff:d1\|q  " "    0.815               0.000 divisor_clk:divisor_clk\|d_ff:d1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 divisor_clk:divisor_clk\|d_ff:d7\|q  " "    0.819               0.000 divisor_clk:divisor_clk\|d_ff:d7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.823               0.000 divisor_clk:divisor_clk\|d_ff:d10\|q  " "    0.823               0.000 divisor_clk:divisor_clk\|d_ff:d10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.831               0.000 divisor_clk:divisor_clk\|d_ff:d12\|q  " "    0.831               0.000 divisor_clk:divisor_clk\|d_ff:d12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.331               0.000 divisor_clk:divisor_clk\|d_ff:d6\|q  " "    1.331               0.000 divisor_clk:divisor_clk\|d_ff:d6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.477               0.000 divisor_clk:divisor_clk\|d_ff:d13\|q  " "    1.477               0.000 divisor_clk:divisor_clk\|d_ff:d13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.788               0.000 divisor_clk:divisor_clk\|d_ff:d4\|q  " "    1.788               0.000 divisor_clk:divisor_clk\|d_ff:d4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.830               0.000 divisor_clk:divisor_clk\|d_ff:d9\|q  " "    1.830               0.000 divisor_clk:divisor_clk\|d_ff:d9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.308               0.000 clk  " "    3.308               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702256059823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.362 " "Worst-case hold slack is -3.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.362              -3.362 clk  " "   -3.362              -3.362 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.884              -1.884 divisor_clk:divisor_clk\|d_ff:d9\|q  " "   -1.884              -1.884 divisor_clk:divisor_clk\|d_ff:d9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.842              -1.842 divisor_clk:divisor_clk\|d_ff:d4\|q  " "   -1.842              -1.842 divisor_clk:divisor_clk\|d_ff:d4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.531              -1.531 divisor_clk:divisor_clk\|d_ff:d13\|q  " "   -1.531              -1.531 divisor_clk:divisor_clk\|d_ff:d13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.385              -1.385 divisor_clk:divisor_clk\|d_ff:d6\|q  " "   -1.385              -1.385 divisor_clk:divisor_clk\|d_ff:d6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.885              -0.885 divisor_clk:divisor_clk\|d_ff:d12\|q  " "   -0.885              -0.885 divisor_clk:divisor_clk\|d_ff:d12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.877              -0.877 divisor_clk:divisor_clk\|d_ff:d10\|q  " "   -0.877              -0.877 divisor_clk:divisor_clk\|d_ff:d10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.873              -0.873 divisor_clk:divisor_clk\|d_ff:d7\|q  " "   -0.873              -0.873 divisor_clk:divisor_clk\|d_ff:d7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.869              -0.869 divisor_clk:divisor_clk\|d_ff:d1\|q  " "   -0.869              -0.869 divisor_clk:divisor_clk\|d_ff:d1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.594              -0.594 divisor_clk:divisor_clk\|d_ff:d3\|q  " "   -0.594              -0.594 divisor_clk:divisor_clk\|d_ff:d3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.548              -0.548 divisor_clk:divisor_clk\|d_ff:d2\|q  " "   -0.548              -0.548 divisor_clk:divisor_clk\|d_ff:d2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.532              -0.532 divisor_clk:divisor_clk\|d_ff:d5\|q  " "   -0.532              -0.532 divisor_clk:divisor_clk\|d_ff:d5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.519              -0.519 divisor_clk:divisor_clk\|d_ff:d14\|q  " "   -0.519              -0.519 divisor_clk:divisor_clk\|d_ff:d14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.512              -0.512 divisor_clk:divisor_clk\|d_ff:d0\|q  " "   -0.512              -0.512 divisor_clk:divisor_clk\|d_ff:d0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.511              -0.511 divisor_clk:divisor_clk\|d_ff:d11\|q  " "   -0.511              -0.511 divisor_clk:divisor_clk\|d_ff:d11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.511              -0.511 divisor_clk:divisor_clk\|d_ff:d8\|q  " "   -0.511              -0.511 divisor_clk:divisor_clk\|d_ff:d8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.402               0.000 B0  " "    1.402               0.000 B0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.639               0.000 divisor_clk:divisor_clk\|d_ff:d15\|q  " "    1.639               0.000 divisor_clk:divisor_clk\|d_ff:d15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.750               0.000 B1  " "    1.750               0.000 B1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702256059830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702256059835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702256059838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 B0  " "   -2.289              -2.289 B0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 B1  " "   -2.289              -2.289 B1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d0\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d10\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d11\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d12\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d13\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d14\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d15\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d1\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d2\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d3\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d4\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d5\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d6\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d7\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d8\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d9\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702256059842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702256059842 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1702256060123 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702256060153 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702256060155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702256060243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 21:54:20 2023 " "Processing ended: Sun Dec 10 21:54:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702256060243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702256060243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702256060243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702256060243 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 57 s " "Quartus Prime Full Compilation was successful. 0 errors, 57 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702256060934 ""}
