0.7
2020.2
May  7 2023
15:10:42
/home/kanish/System_Design_through_FPGA/Vivado/test/test.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
/home/kanish/System_Design_through_FPGA/Vivado/test/test.srcs/sources_1/new/top.v,1694753483,verilog,,,,top,,,,,,,,
