{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709969595857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709969595857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 09 02:33:15 2024 " "Processing started: Sat Mar 09 02:33:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709969595857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709969595857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPC_RISK_SimpleCPU -c MIPC_RISK_SimpleCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPC_RISK_SimpleCPU -c MIPC_RISK_SimpleCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709969595857 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1709969596007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_level.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709969596037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Types " "Found design unit 1: CPU_Types" {  } { { "CPU_Types.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/CPU_Types.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709969596227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_cla4_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_cla4_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_cla4_adder-structural " "Found design unit 1: nBit_cla4_adder-structural" {  } { { "nBit_cla4_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_cla4_adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596227 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_cla4_adder " "Found entity 1: nBit_cla4_adder" {  } { { "nBit_cla4_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_cla4_adder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709969596227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla4_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla4_adder-structural " "Found design unit 1: cla4_adder-structural" {  } { { "cla4_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/cla4_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596227 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla4_adder " "Found entity 1: cla4_adder" {  } { { "cla4_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/cla4_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709969596227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-structural " "Found design unit 1: half_adder-structural" {  } { { "half_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/half_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596227 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/half_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709969596227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristate_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate_buffer-structural " "Found design unit 1: tristate_buffer-structural" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596232 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate_buffer " "Found entity 1: tristate_buffer" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709969596232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_block_r2w1-structural " "Found design unit 1: reg_block_r2w1-structural" {  } { { "registers.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/registers.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596232 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_block_r2w1 " "Found entity 1: reg_block_r2w1" {  } { { "registers.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/registers.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709969596232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_mux2-structural " "Found design unit 1: nBit_mux2-structural" {  } { { "nBit_mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_mux2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596232 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_mux2 " "Found entity 1: nBit_mux2" {  } { { "nBit_mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709969596232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2powmbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2powmbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2powMBits-rtl " "Found design unit 1: mux_2powMBits-rtl" {  } { { "mux_2powMBits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/mux_2powMBits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596232 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2powMBits " "Found entity 1: mux_2powMBits" {  } { { "mux_2powMBits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/mux_2powMBits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709969596232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-rtl " "Found design unit 1: mux2-rtl" {  } { { "mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/mux2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596232 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709969596232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipc_risk_simplecpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mipc_risk_simplecpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_RISK_SingleCycle-rtl " "Found design unit 1: MIPS_RISK_SingleCycle-rtl" {  } { { "MIPC_RISK_SimpleCPU.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/MIPC_RISK_SimpleCPU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596237 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_RISK_SingleCycle " "Found entity 1: MIPS_RISK_SingleCycle" {  } { { "MIPC_RISK_SimpleCPU.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/MIPC_RISK_SimpleCPU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709969596237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_extend_mbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_extend_mbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_extend_mBits-structural " "Found design unit 1: nBit_extend_mBits-structural" {  } { { "nBit_extend_mBits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_extend_mBits.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596237 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_extend_mBits " "Found entity 1: nBit_extend_mBits" {  } { { "nBit_extend_mBits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_extend_mBits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709969596237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_inc1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_inc1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_inc1-structural " "Found design unit 1: nBit_inc1-structural" {  } { { "nBit_inc1.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_inc1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596237 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_inc1 " "Found entity 1: nBit_inc1" {  } { { "nBit_inc1.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_inc1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709969596237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_reg-structural " "Found design unit 1: nBit_reg-structural" {  } { { "nBit_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596240 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_reg " "Found entity 1: nBit_reg" {  } { { "nBit_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709969596240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_reg_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_reg_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_reg_en-structural " "Found design unit 1: nBit_reg_en-structural" {  } { { "nBit_reg_en.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_reg_en.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596240 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_reg_en " "Found entity 1: nBit_reg_en" {  } { { "nBit_reg_en.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_reg_en.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709969596240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-structural " "Found design unit 1: d_flipflop-structural" {  } { { "d_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/d_flipflop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596240 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/d_flipflop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709969596240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_latch-structural " "Found design unit 1: d_latch-structural" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/d_latch.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596243 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_latch " "Found entity 1: d_latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/d_latch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709969596243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop_en-structural " "Found design unit 1: d_flipflop_en-structural" {  } { { "d_flipflop_en.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/d_flipflop_en.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596243 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop_en " "Found entity 1: d_flipflop_en" {  } { { "d_flipflop_en.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/d_flipflop_en.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709969596243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_decoder-structural " "Found design unit 1: nBit_decoder-structural" {  } { { "nBit_decoder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596243 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_decoder " "Found entity 1: nBit_decoder" {  } { { "nBit_decoder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_decoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709969596243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_tristate_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_tristate_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_tristate_buffer-structural " "Found design unit 1: nBit_tristate_buffer-structural" {  } { { "nBit_tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_tristate_buffer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596243 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_tristate_buffer " "Found entity 1: nBit_tristate_buffer" {  } { { "nBit_tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_tristate_buffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709969596243 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "nBit_mux_2powMBits.vhd " "Can't analyze file -- file nBit_mux_2powMBits.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1709969596247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Simple-structural " "Found design unit 1: ALU_Simple-structural" {  } { { "ALU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/ALU_Simple.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596247 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Simple " "Found entity 1: ALU_Simple" {  } { { "ALU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/ALU_Simple.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709969596247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file au_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AU_Simple-structural " "Found design unit 1: AU_Simple-structural" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/AU_Simple.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596247 ""} { "Info" "ISGN_ENTITY_NAME" "1 AU_Simple " "Found entity 1: AU_Simple" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/AU_Simple.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709969596247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lu_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lu_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LU_Simple-structural " "Found design unit 1: LU_Simple-structural" {  } { { "LU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/LU_Simple.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596247 ""} { "Info" "ISGN_ENTITY_NAME" "1 LU_Simple " "Found entity 1: LU_Simple" {  } { { "LU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/LU_Simple.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709969596247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_adder_subtraction_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_adder_subtraction_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_adder_subtraction_block-structural " "Found design unit 1: nBit_adder_subtraction_block-structural" {  } { { "nBit_adder_subtraction_block.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_adder_subtraction_block.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596247 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_adder_subtraction_block " "Found entity 1: nBit_adder_subtraction_block" {  } { { "nBit_adder_subtraction_block.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_adder_subtraction_block.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709969596247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709969596247 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1709969596272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Simple ALU_Simple:inst " "Elaborating entity \"ALU_Simple\" for hierarchy \"ALU_Simple:inst\"" {  } { { "top_level.bdf" "inst" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 304 872 1072 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709969596272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AU_Simple ALU_Simple:inst\|AU_Simple:AU A:structural " "Elaborating entity \"AU_Simple\" using architecture \"A:structural\" for hierarchy \"ALU_Simple:inst\|AU_Simple:AU\"" {  } { { "ALU_Simple.vhd" "AU" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/ALU_Simple.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709969596277 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_in_sub AU_Simple.vhd(19) " "Verilog HDL or VHDL warning at AU_Simple.vhd(19): object \"c_in_sub\" assigned a value but never read" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/AU_Simple.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1709969596277 "|top_level|ALU_Simple:inst|AU_Simple:AU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_adder_subtraction_block ALU_Simple:inst\|AU_Simple:AU\|nBit_adder_subtraction_block:sub_block A:structural " "Elaborating entity \"nBit_adder_subtraction_block\" using architecture \"A:structural\" for hierarchy \"ALU_Simple:inst\|AU_Simple:AU\|nBit_adder_subtraction_block:sub_block\"" {  } { { "AU_Simple.vhd" "sub_block" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/AU_Simple.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709969596277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_cla4_adder ALU_Simple:inst\|AU_Simple:AU\|nBit_cla4_adder:decode A:structural " "Elaborating entity \"nBit_cla4_adder\" using architecture \"A:structural\" for hierarchy \"ALU_Simple:inst\|AU_Simple:AU\|nBit_cla4_adder:decode\"" {  } { { "AU_Simple.vhd" "decode" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/AU_Simple.vhd" 35 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709969596277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4_adder ALU_Simple:inst\|AU_Simple:AU\|nBit_cla4_adder:decode\|cla4_adder:\\loop0:0:cla4_adder_inst " "Elaborating entity \"cla4_adder\" for hierarchy \"ALU_Simple:inst\|AU_Simple:AU\|nBit_cla4_adder:decode\|cla4_adder:\\loop0:0:cla4_adder_inst\"" {  } { { "nBit_cla4_adder.vhd" "\\loop0:0:cla4_adder_inst" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_cla4_adder.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709969596277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder ALU_Simple:inst\|AU_Simple:AU\|nBit_cla4_adder:decode\|cla4_adder:\\loop0:0:cla4_adder_inst\|half_adder:\\loop0:0:half_adder_inst " "Elaborating entity \"half_adder\" for hierarchy \"ALU_Simple:inst\|AU_Simple:AU\|nBit_cla4_adder:decode\|cla4_adder:\\loop0:0:cla4_adder_inst\|half_adder:\\loop0:0:half_adder_inst\"" {  } { { "cla4_adder.vhd" "\\loop0:0:half_adder_inst" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/cla4_adder.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709969596277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "LU_Simple ALU_Simple:inst\|LU_Simple:LU A:structural " "Elaborating entity \"LU_Simple\" using architecture \"A:structural\" for hierarchy \"ALU_Simple:inst\|LU_Simple:LU\"" {  } { { "ALU_Simple.vhd" "LU" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/ALU_Simple.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709969596297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_decoder ALU_Simple:inst\|LU_Simple:LU\|nBit_decoder:dec2 A:structural " "Elaborating entity \"nBit_decoder\" using architecture \"A:structural\" for hierarchy \"ALU_Simple:inst\|LU_Simple:LU\|nBit_decoder:dec2\"" {  } { { "LU_Simple.vhd" "dec2" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/LU_Simple.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709969596297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_tristate_buffer ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2 A:structural " "Elaborating entity \"nBit_tristate_buffer\" using architecture \"A:structural\" for hierarchy \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\"" {  } { { "LU_Simple.vhd" "\\loop2:0:tsb2" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/LU_Simple.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709969596297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tristate_buffer ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:0:tsb A:structural " "Elaborating entity \"tristate_buffer\" using architecture \"A:structural\" for hierarchy \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:0:tsb\"" {  } { { "nBit_tristate_buffer.vhd" "\\loop0:0:tsb" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_tristate_buffer.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709969596297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_mux2 ALU_Simple:inst\|nBit_mux2:mux2 A:structural " "Elaborating entity \"nBit_mux2\" using architecture \"A:structural\" for hierarchy \"ALU_Simple:inst\|nBit_mux2:mux2\"" {  } { { "ALU_Simple.vhd" "mux2" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/ALU_Simple.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709969596337 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:31:tsb\|outp result\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:31:tsb\|outp\" to the node \"result\[31\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:30:tsb\|outp result\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:30:tsb\|outp\" to the node \"result\[30\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:29:tsb\|outp result\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:29:tsb\|outp\" to the node \"result\[29\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:28:tsb\|outp result\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:28:tsb\|outp\" to the node \"result\[28\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:27:tsb\|outp result\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:27:tsb\|outp\" to the node \"result\[27\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:26:tsb\|outp result\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:26:tsb\|outp\" to the node \"result\[26\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:25:tsb\|outp result\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:25:tsb\|outp\" to the node \"result\[25\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:24:tsb\|outp result\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:24:tsb\|outp\" to the node \"result\[24\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:23:tsb\|outp result\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:23:tsb\|outp\" to the node \"result\[23\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:22:tsb\|outp result\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:22:tsb\|outp\" to the node \"result\[22\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:21:tsb\|outp result\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:21:tsb\|outp\" to the node \"result\[21\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:20:tsb\|outp result\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:20:tsb\|outp\" to the node \"result\[20\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:19:tsb\|outp result\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:19:tsb\|outp\" to the node \"result\[19\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:18:tsb\|outp result\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:18:tsb\|outp\" to the node \"result\[18\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:17:tsb\|outp result\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:17:tsb\|outp\" to the node \"result\[17\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:16:tsb\|outp result\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:16:tsb\|outp\" to the node \"result\[16\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:15:tsb\|outp result\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:15:tsb\|outp\" to the node \"result\[15\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:14:tsb\|outp result\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:14:tsb\|outp\" to the node \"result\[14\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:13:tsb\|outp result\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:13:tsb\|outp\" to the node \"result\[13\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:12:tsb\|outp result\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:12:tsb\|outp\" to the node \"result\[12\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:11:tsb\|outp result\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:11:tsb\|outp\" to the node \"result\[11\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:10:tsb\|outp result\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:10:tsb\|outp\" to the node \"result\[10\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:9:tsb\|outp result\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:9:tsb\|outp\" to the node \"result\[9\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:8:tsb\|outp result\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:8:tsb\|outp\" to the node \"result\[8\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp result\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp\" to the node \"result\[7\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp result\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp\" to the node \"result\[6\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp result\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp\" to the node \"result\[5\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp result\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp\" to the node \"result\[4\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp result\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp\" to the node \"result\[3\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp result\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp\" to the node \"result\[2\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp result\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp\" to the node \"result\[1\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp result\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp\" to the node \"result\[0\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:31:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:31:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:30:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:30:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:29:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:29:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:28:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:28:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:27:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:27:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:26:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:26:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:25:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:25:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:24:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:24:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:23:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:23:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:22:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:22:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:21:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:21:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:20:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:20:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:19:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:19:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:18:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:18:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:17:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:17:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:16:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:16:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:15:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:15:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:14:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:14:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:13:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:13:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:12:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:12:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:11:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:11:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:10:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:10:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:9:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:9:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:8:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:8:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp ALU_Simple:inst\|WideOr0 " "Converted the fanout from the always-enabled tri-state buffer \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp\" to the node \"ALU_Simple:inst\|WideOr0\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1709969596687 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1709969596687 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:31:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:31:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:31:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:31:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:30:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:30:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:30:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:30:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:29:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:29:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:29:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:29:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:28:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:28:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:28:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:28:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:27:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:27:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:27:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:27:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:26:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:26:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:26:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:26:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:25:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:25:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:25:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:25:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:24:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:24:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:24:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:24:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:23:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:23:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:23:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:23:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:22:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:22:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:22:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:22:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:21:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:21:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:21:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:21:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:20:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:20:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:20:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:20:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:19:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:19:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:19:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:19:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:18:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:18:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:18:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:18:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:17:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:17:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:17:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:17:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:16:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:16:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:16:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:16:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:15:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:15:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:15:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:15:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:14:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:14:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:14:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:14:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:13:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:13:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:13:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:13:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:12:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:12:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:12:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:12:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:11:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:11:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:11:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:11:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:10:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:10:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:10:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:10:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:9:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:9:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:9:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:9:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:8:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:8:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:8:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:8:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:7:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:7:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:6:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:6:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:5:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:5:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:4:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:4:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:3:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:3:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:2:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:2:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:1:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:1:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:0:tsb\|outp ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ALU_Simple:inst\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:0:tsb\|outp\" to the node \"ALU_Simple:inst\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1709969596687 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1709969596687 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1709969596890 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1709969597382 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709969597382 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "377 " "Implemented 377 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1709969597417 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1709969597417 ""} { "Info" "ICUT_CUT_TM_LCELLS" "275 " "Implemented 275 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1709969597417 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1709969597417 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709969597427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 09 02:33:17 2024 " "Processing ended: Sat Mar 09 02:33:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709969597427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709969597427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709969597427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709969597427 ""}
