{
  "module_name": "cache.json",
  "hash_id": "03bfc7773bf37845669319a713f1eb1797110b0e3b9fb713d94754a09cfddb7b",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/arm64/arm/cortex-a55/cache.json",
  "human_readable_source": "[\n    {\n        \"ArchStdEvent\": \"L1I_CACHE_REFILL\"\n    },\n    {\n        \"ArchStdEvent\": \"L1I_TLB_REFILL\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_REFILL\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB_REFILL\"\n    },\n    {\n        \"ArchStdEvent\": \"L1I_CACHE\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_WB\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_REFILL\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_WB\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_ALLOCATE\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB\"\n    },\n    {\n        \"ArchStdEvent\": \"L1I_TLB\"\n    },\n    {\n        \"ArchStdEvent\": \"L3D_CACHE_ALLOCATE\"\n    },\n    {\n        \"ArchStdEvent\": \"L3D_CACHE_REFILL\"\n    },\n    {\n        \"ArchStdEvent\": \"L3D_CACHE\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_TLB_REFILL\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_TLB\"\n    },\n    {\n        \"ArchStdEvent\": \"DTLB_WALK\"\n    },\n    {\n        \"ArchStdEvent\": \"ITLB_WALK\"\n    },\n    {\n        \"ArchStdEvent\": \"LL_CACHE_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"LL_CACHE_MISS_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_REFILL_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_REFILL_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_REFILL_INNER\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_REFILL_OUTER\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_REFILL_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_REFILL_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L3D_CACHE_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L3D_CACHE_REFILL_RD\"\n    },\n    {\n        \"PublicDescription\": \"Level 3 cache refill due to prefetch. This event counts any linefills from the hardware prefetcher which cause an allocation into the L3 cache. Note It might not be possible to both distinguish hardware vs software prefetches and also which prefetches cause an allocation. If so, only hardware prefetches should be counted, regardless of whether they allocate. If either the core is configured without a per-core L2 or the cluster is configured without an L3 cache, this event is not implemented\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"L3D_CACHE_REFILL_PREFETCH\",\n        \"BriefDescription\": \"Level 3 cache refill due to prefetch. This event counts any linefills from the hardware prefetcher which cause an allocation into the L3 cache. Note It might not be possible to both distinguish hardware vs software prefetches and also which prefetches cause an allocation. If so, only hardware prefetches should be counted, regardless of whether they allocate. If either the core is configured without a per-core L2 or the cluster is configured without an L3 cache, this event is not implemented\"\n    },\n    {\n        \"PublicDescription\": \"Level 2 cache refill due to prefetch. +//0 If the core is configured with a per-core L2 cache: This event does not count. +//0 If the core is configured without a per-core L2 cache: This event counts the cluster cache event, as defined by L3D_CACHE_REFILL_PREFETCH. +//0 If there is neither a per-core cache nor a cluster cache configured, this event is not implemented\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"L2D_CACHE_REFILL_PREFETCH\",\n        \"BriefDescription\": \"Level 2 cache refill due to prefetch. +//0 If the core is configured with a per-core L2 cache: This event does not count. +//0 If the core is configured without a per-core L2 cache: This event counts the cluster cache event, as defined by L3D_CACHE_REFILL_PREFETCH. +//0 If there is neither a per-core cache nor a cluster cache configured, this event is not implemented\"\n    },\n    {\n        \"PublicDescription\": \"Level 1 data cache refill due to prefetch. This event counts any linefills from the prefetcher which cause an allocation into the L1 D-cache\",\n        \"EventCode\": \"0xC2\",\n        \"EventName\": \"L1D_CACHE_REFILL_PREFETCH\",\n        \"BriefDescription\": \"Level 1 data cache refill due to prefetch. This event counts any linefills from the prefetcher which cause an allocation into the L1 D-cache\"\n    },\n    {\n        \"PublicDescription\": \"Level 2 cache write streaming mode. This event counts for each cycle where the core is in write-streaming mode and not allocating writes into the L2 cache\",\n        \"EventCode\": \"0xC3\",\n        \"EventName\": \"L2D_WS_MODE\",\n        \"BriefDescription\": \"Level 2 cache write streaming mode. This event counts for each cycle where the core is in write-streaming mode and not allocating writes into the L2 cache\"\n    },\n    {\n        \"PublicDescription\": \"Level 1 data cache entering write streaming mode.This event counts for each entry into write-streaming mode\",\n        \"EventCode\": \"0xC4\",\n        \"EventName\": \"L1D_WS_MODE_ENTRY\",\n        \"BriefDescription\": \"Level 1 data cache entering write streaming mode.This event counts for each entry into write-streaming mode\"\n    },\n    {\n        \"PublicDescription\": \"Level 1 data cache write streaming mode.This event counts for each cycle where the core is in write-streaming mode and not allocating writes into the L1 D-cache\",\n        \"EventCode\": \"0xC5\",\n        \"EventName\": \"L1D_WS_MODE\",\n        \"BriefDescription\": \"Level 1 data cache write streaming mode.This event counts for each cycle where the core is in write-streaming mode and not allocating writes into the L1 D-cache\"\n    },\n    {\n        \"PublicDescription\": \"Level 3 cache write streaming mode.This event counts for each cycle where the core is in write-streaming mode and not allocating writes into the L3 cache\",\n        \"EventCode\": \"0xC7\",\n        \"EventName\": \"L3D_WS_MODE\",\n        \"BriefDescription\": \"Level 3 cache write streaming mode.This event counts for each cycle where the core is in write-streaming mode and not allocating writes into the L3 cache\"\n    },\n    {\n        \"PublicDescription\": \"Level 2 TLB last-level walk cache access.This event does not count if the MMU is disabled\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"L2D_LLWALK_TLB\",\n        \"BriefDescription\": \"Level 2 TLB last-level walk cache access.This event does not count if the MMU is disabled\"\n    },\n    {\n        \"PublicDescription\": \"Level 2 TLB last-level walk cache refill.This event does not count if the MMU is disabled\",\n        \"EventCode\": \"0xD1\",\n        \"EventName\": \"L2D_LLWALK_TLB_REFILL\",\n        \"BriefDescription\": \"Level 2 TLB last-level walk cache refill.This event does not count if the MMU is disabled\"\n    },\n    {\n        \"PublicDescription\": \"Level 2 TLB level-2 walk cache access.This event counts accesses to the level-2 walk cache where the last-level walk cache has missed. The event only counts when the translation regime of the pagewalk uses level 2 descriptors. This event does not count if the MMU is disabled\",\n        \"EventCode\": \"0xD2\",\n        \"EventName\": \"L2D_L2WALK_TLB\",\n        \"BriefDescription\": \"Level 2 TLB level-2 walk cache access.This event counts accesses to the level-2 walk cache where the last-level walk cache has missed. The event only counts when the translation regime of the pagewalk uses level 2 descriptors. This event does not count if the MMU is disabled\"\n    },\n    {\n        \"PublicDescription\": \"Level 2 TLB level-2 walk cache refill.This event does not count if the MMU is disabled\",\n        \"EventCode\": \"0xD3\",\n        \"EventName\": \"L2D_L2WALK_TLB_REFILL\",\n        \"BriefDescription\": \"Level 2 TLB level-2 walk cache refill.This event does not count if the MMU is disabled\"\n    },\n    {\n        \"PublicDescription\": \"Level 2 TLB IPA cache access. This event counts on each access to the IPA cache. +//0 If a single pagewalk needs to make multiple accesses to the IPA cache, each access is counted. +//0 If stage 2 translation is disabled, this event does not count\",\n        \"EventCode\": \"0xD4\",\n        \"EventName\": \"L2D_S2_TLB\",\n        \"BriefDescription\": \"Level 2 TLB IPA cache access. This event counts on each access to the IPA cache. +//0 If a single pagewalk needs to make multiple accesses to the IPA cache, each access is counted. +//0 If stage 2 translation is disabled, this event does not count\"\n    },\n    {\n        \"PublicDescription\": \"Level 2 TLB IPA cache refill. This event counts on each refill of the IPA cache. +//0 If a single pagewalk needs to make multiple accesses to the IPA cache, each access which causes a refill is counted. +//0 If stage 2 translation is disabled, this event does not count\",\n        \"EventCode\": \"0xD5\",\n        \"EventName\": \"L2D_S2_TLB_REFILL\",\n        \"BriefDescription\": \"Level 2 TLB IPA cache refill. This event counts on each refill of the IPA cache. +//0 If a single pagewalk needs to make multiple accesses to the IPA cache, each access which causes a refill is counted. +//0 If stage 2 translation is disabled, this event does not count\"\n    },\n    {\n        \"PublicDescription\": \"Level 2 cache stash dropped.This event counts on each stash request received from the interconnect or ACP, that is targeting L2 and gets dropped due to lack of buffer space to hold the request\",\n        \"EventCode\": \"0xD6\",\n        \"EventName\": \"L2D_CACHE_STASH_DROPPED\",\n        \"BriefDescription\": \"Level 2 cache stash dropped.This event counts on each stash request received from the interconnect or ACP, that is targeting L2 and gets dropped due to lack of buffer space to hold the request\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}