# School_Verilog-lessons
Verilog lessons in school, NTUST TW. <br />
Lessons project content are as follows: <br />
Lesson 1 //Gate level design <br />
Lesson 2 // Dataflow level, modules and connecting(by order, by name) <br />
Lesson 3 // behavior level design<br />
Lesson 4 // Latch & Flip flop<br />
Lesson 5 //Counter <br />
Lesson 6 // Shift register <br />
Lesson 7 //state machine <br />
Lesson 8 //FPGA board introduction <br />
Lesson 9 //Counter &seven segment display <br />
Lesson 10 //LCDM controller <br />
Final project <br />
// using fpga board to simulate a matrix and a couple bottons to display an animation. <br />
