{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1505519735699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1505519735712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 15 16:55:35 2017 " "Processing started: Fri Sep 15 16:55:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1505519735712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505519735712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EPT_10M04_AF_S2_Top -c EPT_10M04_AF_S2_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off EPT_10M04_AF_S2_Top -c EPT_10M04_AF_S2_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505519735712 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1505519739777 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1505519739781 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EPT_10M04_AF_S2_Top.v(199) " "Verilog HDL information at EPT_10M04_AF_S2_Top.v(199): always construct contains both blocking and non-blocking assignments" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 199 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1505519752701 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EPT_10M04_AF_S2_Top.v(271) " "Verilog HDL information at EPT_10M04_AF_S2_Top.v(271): always construct contains both blocking and non-blocking assignments" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 271 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1505519752725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_10m04_af_blinky/src/ept_10m04_af_s2_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_10m04_af_blinky/src/ept_10m04_af_s2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 EPT_10M04_AF_S2_Top " "Found entity 1: EPT_10M04_AF_S2_Top" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1505519752745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505519752745 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_reset EPT_10M04_AF_S2_Top.v(113) " "Verilog HDL Implicit Net warning at EPT_10M04_AF_S2_Top.v(113): created implicit net for \"led_reset\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1505519752746 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EPT_10M04_AF_S2_Top " "Elaborating entity \"EPT_10M04_AF_S2_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1505519753177 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "static_load_value EPT_10M04_AF_S2_Top.v(87) " "Verilog HDL warning at EPT_10M04_AF_S2_Top.v(87): object static_load_value used but never assigned" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 87 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1505519753180 "|EPT_10M04_AF_S2_Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "timer_value EPT_10M04_AF_S2_Top.v(149) " "Verilog HDL Always Construct warning at EPT_10M04_AF_S2_Top.v(149): inferring latch(es) for variable \"timer_value\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 149 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1505519753180 "|EPT_10M04_AF_S2_Top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "XIO_1\[7..4\] 0 EPT_10M04_AF_S2_Top.v(43) " "Net \"XIO_1\[7..4\]\" at EPT_10M04_AF_S2_Top.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1505519753183 "|EPT_10M04_AF_S2_Top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "XIO_1\[0\] 0 EPT_10M04_AF_S2_Top.v(43) " "Net \"XIO_1\[0\]\" at EPT_10M04_AF_S2_Top.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1505519753183 "|EPT_10M04_AF_S2_Top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "XIO_2\[5..4\] 0 EPT_10M04_AF_S2_Top.v(44) " "Net \"XIO_2\[5..4\]\" at EPT_10M04_AF_S2_Top.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1505519753183 "|EPT_10M04_AF_S2_Top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "XIO_2\[0\] 0 EPT_10M04_AF_S2_Top.v(44) " "Net \"XIO_2\[0\]\" at EPT_10M04_AF_S2_Top.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1505519753183 "|EPT_10M04_AF_S2_Top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "XIO_4\[7..4\] 0 EPT_10M04_AF_S2_Top.v(46) " "Net \"XIO_4\[7..4\]\" at EPT_10M04_AF_S2_Top.v(46) has no driver or initial value, using a default initial value '0'" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1505519753183 "|EPT_10M04_AF_S2_Top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "static_load_value 0 EPT_10M04_AF_S2_Top.v(87) " "Net \"static_load_value\" at EPT_10M04_AF_S2_Top.v(87) has no driver or initial value, using a default initial value '0'" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1505519753183 "|EPT_10M04_AF_S2_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "XIO_1\[3..1\] EPT_10M04_AF_S2_Top.v(43) " "Output port \"XIO_1\[3..1\]\" at EPT_10M04_AF_S2_Top.v(43) has no driver" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1505519753186 "|EPT_10M04_AF_S2_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "XIO_2\[7..6\] EPT_10M04_AF_S2_Top.v(44) " "Output port \"XIO_2\[7..6\]\" at EPT_10M04_AF_S2_Top.v(44) has no driver" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1505519753186 "|EPT_10M04_AF_S2_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "XIO_2\[3..1\] EPT_10M04_AF_S2_Top.v(44) " "Output port \"XIO_2\[3..1\]\" at EPT_10M04_AF_S2_Top.v(44) has no driver" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1505519753186 "|EPT_10M04_AF_S2_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "XIO_3 EPT_10M04_AF_S2_Top.v(45) " "Output port \"XIO_3\" at EPT_10M04_AF_S2_Top.v(45) has no driver" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1505519753186 "|EPT_10M04_AF_S2_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "XIO_4\[3..0\] EPT_10M04_AF_S2_Top.v(46) " "Output port \"XIO_4\[3..0\]\" at EPT_10M04_AF_S2_Top.v(46) has no driver" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1505519753186 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[0\] EPT_10M04_AF_S2_Top.v(149) " "Inferred latch for \"timer_value\[0\]\" at EPT_10M04_AF_S2_Top.v(149)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1505519753188 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[1\] EPT_10M04_AF_S2_Top.v(149) " "Inferred latch for \"timer_value\[1\]\" at EPT_10M04_AF_S2_Top.v(149)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1505519753188 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[2\] EPT_10M04_AF_S2_Top.v(149) " "Inferred latch for \"timer_value\[2\]\" at EPT_10M04_AF_S2_Top.v(149)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1505519753188 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[3\] EPT_10M04_AF_S2_Top.v(149) " "Inferred latch for \"timer_value\[3\]\" at EPT_10M04_AF_S2_Top.v(149)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1505519753188 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[4\] EPT_10M04_AF_S2_Top.v(149) " "Inferred latch for \"timer_value\[4\]\" at EPT_10M04_AF_S2_Top.v(149)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1505519753190 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[5\] EPT_10M04_AF_S2_Top.v(149) " "Inferred latch for \"timer_value\[5\]\" at EPT_10M04_AF_S2_Top.v(149)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1505519753190 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[6\] EPT_10M04_AF_S2_Top.v(149) " "Inferred latch for \"timer_value\[6\]\" at EPT_10M04_AF_S2_Top.v(149)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1505519753191 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[7\] EPT_10M04_AF_S2_Top.v(149) " "Inferred latch for \"timer_value\[7\]\" at EPT_10M04_AF_S2_Top.v(149)" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1505519753191 "|EPT_10M04_AF_S2_Top"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 205 -1 0 } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 235 -1 0 } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 313 -1 0 } } { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 86 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1505519756055 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1505519756063 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CLK_10MHZ_ENABLE VCC " "Pin \"CLK_10MHZ_ENABLE\" is stuck at VCC" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|CLK_10MHZ_ENABLE"} { "Warning" "WMLS_MLS_STUCK_PIN" "CLK_32KHZ_ENABLE VCC " "Pin \"CLK_32KHZ_ENABLE\" is stuck at VCC" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|CLK_32KHZ_ENABLE"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_1\[0\] GND " "Pin \"XIO_1\[0\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_1\[1\] GND " "Pin \"XIO_1\[1\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_1\[2\] GND " "Pin \"XIO_1\[2\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_1\[3\] GND " "Pin \"XIO_1\[3\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_1\[4\] GND " "Pin \"XIO_1\[4\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_1\[5\] GND " "Pin \"XIO_1\[5\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_1\[6\] GND " "Pin \"XIO_1\[6\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_1\[7\] GND " "Pin \"XIO_1\[7\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_2\[0\] GND " "Pin \"XIO_2\[0\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_2\[1\] GND " "Pin \"XIO_2\[1\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_2\[2\] GND " "Pin \"XIO_2\[2\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_2\[3\] GND " "Pin \"XIO_2\[3\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_2\[4\] GND " "Pin \"XIO_2\[4\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_2\[5\] GND " "Pin \"XIO_2\[5\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_2\[6\] GND " "Pin \"XIO_2\[6\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_2\[7\] GND " "Pin \"XIO_2\[7\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_3\[0\] GND " "Pin \"XIO_3\[0\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_3\[1\] GND " "Pin \"XIO_3\[1\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_3\[2\] GND " "Pin \"XIO_3\[2\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_3\[3\] GND " "Pin \"XIO_3\[3\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_3\[4\] GND " "Pin \"XIO_3\[4\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_3\[5\] GND " "Pin \"XIO_3\[5\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_3\[6\] GND " "Pin \"XIO_3\[6\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_3\[7\] GND " "Pin \"XIO_3\[7\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_4\[0\] GND " "Pin \"XIO_4\[0\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_4\[1\] GND " "Pin \"XIO_4\[1\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_4\[2\] GND " "Pin \"XIO_4\[2\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_4\[3\] GND " "Pin \"XIO_4\[3\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_4\[4\] GND " "Pin \"XIO_4\[4\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_4\[5\] GND " "Pin \"XIO_4\[5\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_4\[6\] GND " "Pin \"XIO_4\[6\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_4\[7\] GND " "Pin \"XIO_4\[7\]\" is stuck at GND" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1505519756106 "|EPT_10M04_AF_S2_Top|XIO_4[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1505519756106 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1505519756179 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/output_files/EPT_10M04_AF_S2_Top.map.smsg " "Generated suppressed messages file H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/output_files/EPT_10M04_AF_S2_Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1505519757465 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1505519761316 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1505519761316 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_32KHZ " "No output dependent on input pin \"CLK_32KHZ\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1505519763749 "|EPT_10M04_AF_S2_Top|CLK_32KHZ"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1505519763749 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1505519763768 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1505519763768 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1505519763768 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1505519763768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "828 " "Peak virtual memory: 828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1505519764345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 15 16:56:04 2017 " "Processing ended: Fri Sep 15 16:56:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1505519764345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1505519764345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1505519764345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1505519764345 ""}
