/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] _00_;
  wire [15:0] _01_;
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [14:0] celloutsig_0_7z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = ~(celloutsig_0_7z[4] & celloutsig_0_3z);
  assign celloutsig_1_18z = ~(celloutsig_1_12z & celloutsig_1_10z);
  assign celloutsig_1_19z = ~(celloutsig_1_8z[2] & celloutsig_1_8z[0]);
  assign celloutsig_1_1z = ~(in_data[119] | in_data[159]);
  assign celloutsig_1_7z = ~(celloutsig_1_0z[1] | in_data[132]);
  assign celloutsig_0_6z = ~celloutsig_0_2z;
  assign celloutsig_1_2z = ~celloutsig_1_0z[2];
  assign celloutsig_1_5z = celloutsig_1_4z | ~(in_data[145]);
  assign celloutsig_1_6z = celloutsig_1_0z[2] | ~(in_data[133]);
  assign celloutsig_1_12z = celloutsig_1_0z[2] | ~(celloutsig_1_6z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[0] ^ in_data[45]);
  assign celloutsig_0_0z = in_data[33:25] + in_data[70:62];
  reg [6:0] _14_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _14_ <= 7'h00;
    else _14_ <= in_data[41:35];
  assign { _01_[9], _00_[3:1], _01_[5:3] } = _14_;
  assign celloutsig_0_2z = { celloutsig_0_0z[8:4], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } >= in_data[41:34];
  assign celloutsig_1_10z = in_data[110:108] > { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_5z = celloutsig_0_0z[2:0] && { _00_[2:1], _01_[5] };
  assign celloutsig_1_4z = { in_data[114:111], celloutsig_1_2z } && { celloutsig_1_3z[3], celloutsig_1_3z };
  assign celloutsig_0_3z = celloutsig_0_0z[7:1] || in_data[22:16];
  assign celloutsig_1_3z = { in_data[138:136], celloutsig_1_2z } | { celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_13z = | { _01_[9], _00_[3:1], _01_[5], celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[134:132] >> in_data[98:96];
  assign celloutsig_0_7z = { in_data[90:78], celloutsig_0_5z, celloutsig_0_5z } ^ { celloutsig_0_0z[5:0], _01_[9], _00_[3:1], _01_[5:3], celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_1_8z = { celloutsig_1_0z[2:1], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_7z } ^ { celloutsig_1_3z[0], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z };
  assign _00_[0] = celloutsig_0_6z;
  assign { _01_[15:10], _01_[8:6], _01_[2], _01_[0] } = { in_data[11:8], celloutsig_0_1z, celloutsig_0_3z, _00_[3:1], celloutsig_0_2z, celloutsig_0_6z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
