################################################################################
##
## Filename: 	spixscope.txt
## {{{
## Project:	ICO Zip, iCE40 ZipCPU demonstration project
##
## Purpose:	Provides a scope for testing the new spixpress flash driver.
##
## Creator:	Dan Gisselquist, Ph.D.
##		Gisselquist Technology, LLC
##
################################################################################
## }}}
## Copyright (C) 2018-2021, Gisselquist Technology, LLC
## {{{
## This program is free software (firmware): you can redistribute it and/or
## modify it under the terms of the GNU General Public License as published
## by the Free Software Foundation, either version 3 of the License, or (at
## your option) any later version.
##
## This program is distributed in the hope that it will be useful, but WITHOUT
## ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
## for more details.
##
## You should have received a copy of the GNU General Public License along
## with this program.  (It's in the $(ROOT)/doc directory.  Run make with no
## target there if the PDF file isn't present.)  If not, see
## <http://www.gnu.org/licenses/> for a copy.
## }}}
## License:	GPL, v3, as defined and found on www.gnu.org,
## {{{
##		http://www.gnu.org/licenses/gpl.html
##
################################################################################
##
## }}}
@PREFIX=spixscope
@$NADDR=2
@ACCESS= FLASH_SCOPE
@DEPENDS= FLASH_ACCESS
@SLAVE.TYPE=OTHER
@SLAVE.BUS=wb
@MAIN.INSERT=
	wire	[31:0]	spixpress_debug;
	wire		spixscope_int;

	assign	spixpress_debug = { (!o_spi_cs_n), wb_cyc,
				(wb_stb)&&(flash_sel),
				(wb_stb)&&(flash_cfg_sel), wb_we,
				flash_stall,flash_ack, wb_data[8:0],
				flash_data[8:0],
				3'h0,
				o_spi_cs_n, o_spi_sck, o_spi_mosi, i_spi_miso };
	wbscope #(
		// {{{
		.LGMEM(7), .SYNCHRONOUS(1), .HOLDOFFBITS(8)
		// }}}
	) @$(PREFIX)i(
		// {{{
		i_clk, 1'b1, (!o_spi_cs_n), spixpress_debug,
		i_clk, @$(SLAVE.PORTLIST),
		@$(PREFIX)_int
		// }}}
	);
@REGS.N= 1
@DEVID=SPIXSCOPE
@REGS.0= 0 R_@$(DEVID) @$(DEVID)
@REGS.1= 1 R_@$(DEVID)D @$(DEVID)D
#
@RTL.MAKE.GROUP= SCOPE
@RTL.MAKE.FILES= wbscope.v
#
@PREFIX=externalscope
@TOP.PORTLIST=
	o_dbgwires
@TOP.IODECL=
	output	wire	[7:0]	o_dbgwires;
@TOP.INSERT=
	assign	o_dbgwires[7] = o_spi_cs_n;
	assign	o_dbgwires[5:4] = { o_spi_mosi, i_spi_miso };
	oclkddr spidbgsck(s_clk, {!spi_sck, 1'b1}, o_dbgwires[6]);
@TOP.MAIN=
		// Bottom four bits to the debugger
		o_dbgwires[3:0]
@MAIN.PORTLIST=
	o_dbgwires
@MAIN.IODECL=
	output	wire	[3:0]	o_dbgwires;
@MAIN.INSERT=
	assign	o_dbgwires = { o_spi_sck, flash_ack, flash_stall, flash_data[0] };
