0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Register Bank/Register_Bank.sim/sim_1/impl/timing/xsim/TB_Decoder_3_to_8_time_impl.v,1685963129,verilog,,,,RB;glbl,,,,,,,,
C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Register Bank/Register_Bank.srcs/sim_1/new/TB_Decoder_3_to_8.vhd,1685962674,vhdl,,,,tb_decoder_3_to_8,,,,,,,,
C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Register Bank/Register_Bank.srcs/sources_1/new/Decoder_3_to_8.vhd,1685962900,vhdl,,,,decoder_3_to_8,,,,,,,,
