
rfid_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000048e0  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000188  080049ec  080049ec  000059ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b74  08004b74  00006074  2**0
                  CONTENTS
  4 .ARM          00000000  08004b74  08004b74  00006074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004b74  08004b74  00006074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b74  08004b74  00005b74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004b78  08004b78  00005b78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08004b7c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000294  20000074  08004bf0  00006074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000308  08004bf0  00006308  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cc64  00000000  00000000  0000609d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021a3  00000000  00000000  00012d01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d28  00000000  00000000  00014ea8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a34  00000000  00000000  00015bd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018e5c  00000000  00000000  00016604  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fa9b  00000000  00000000  0002f460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c39c  00000000  00000000  0003eefb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cb297  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e38  00000000  00000000  000cb2dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  000cf114  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000074 	.word	0x20000074
 8000128:	00000000 	.word	0x00000000
 800012c:	080049d4 	.word	0x080049d4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000078 	.word	0x20000078
 8000148:	080049d4 	.word	0x080049d4

0800014c <loop>:
extern uint8		data_received_flag;
extern int			servo_1_angle;
extern servo_motor	servo_1;

void loop(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	  if (data_received_flag == 1)
 8000150:	4b0c      	ldr	r3, [pc, #48]	@ (8000184 <loop+0x38>)
 8000152:	781b      	ldrb	r3, [r3, #0]
 8000154:	2b01      	cmp	r3, #1
 8000156:	d112      	bne.n	800017e <loop+0x32>
	  {
		  printf(" servo_1_angle = %d \r\n", servo_1_angle);
 8000158:	4b0b      	ldr	r3, [pc, #44]	@ (8000188 <loop+0x3c>)
 800015a:	681b      	ldr	r3, [r3, #0]
 800015c:	4619      	mov	r1, r3
 800015e:	480b      	ldr	r0, [pc, #44]	@ (800018c <loop+0x40>)
 8000160:	f003 fd62 	bl	8003c28 <iprintf>

		  servo_set_angle_speed(&servo_1, servo_1_angle, 50);
 8000164:	4b08      	ldr	r3, [pc, #32]	@ (8000188 <loop+0x3c>)
 8000166:	681b      	ldr	r3, [r3, #0]
 8000168:	b2db      	uxtb	r3, r3
 800016a:	2232      	movs	r2, #50	@ 0x32
 800016c:	4619      	mov	r1, r3
 800016e:	4808      	ldr	r0, [pc, #32]	@ (8000190 <loop+0x44>)
 8000170:	f000 f9f4 	bl	800055c <servo_set_angle_speed>

		  data_received_flag = 0;
 8000174:	4b03      	ldr	r3, [pc, #12]	@ (8000184 <loop+0x38>)
 8000176:	2200      	movs	r2, #0
 8000178:	701a      	strb	r2, [r3, #0]

		  reset_rx_buffer();
 800017a:	f000 f9cd 	bl	8000518 <reset_rx_buffer>
	  }
}
 800017e:	bf00      	nop
 8000180:	bd80      	pop	{r7, pc}
 8000182:	bf00      	nop
 8000184:	200001a9 	.word	0x200001a9
 8000188:	200001ac 	.word	0x200001ac
 800018c:	080049ec 	.word	0x080049ec
 8000190:	20000000 	.word	0x20000000

08000194 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000194:	b580      	push	{r7, lr}
 8000196:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000198:	f000 fc62 	bl	8000a60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800019c:	f000 f820 	bl	80001e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001a0:	f000 f928 	bl	80003f4 <MX_GPIO_Init>
  MX_DMA_Init();
 80001a4:	f000 f900 	bl	80003a8 <MX_DMA_Init>
  MX_TIM2_Init();
 80001a8:	f000 f85e 	bl	8000268 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80001ac:	f000 f8d2 	bl	8000354 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80001b0:	2100      	movs	r1, #0
 80001b2:	4807      	ldr	r0, [pc, #28]	@ (80001d0 <main+0x3c>)
 80001b4:	f001 feba 	bl	8001f2c <HAL_TIM_PWM_Start>

  HAL_UART_Receive_DMA(&huart1, &rx_temp, 1);
 80001b8:	2201      	movs	r2, #1
 80001ba:	4906      	ldr	r1, [pc, #24]	@ (80001d4 <main+0x40>)
 80001bc:	4806      	ldr	r0, [pc, #24]	@ (80001d8 <main+0x44>)
 80001be:	f002 fcca 	bl	8002b56 <HAL_UART_Receive_DMA>



  printf("check uart \r\n");
 80001c2:	4806      	ldr	r0, [pc, #24]	@ (80001dc <main+0x48>)
 80001c4:	f003 fd98 	bl	8003cf8 <puts>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  loop();
 80001c8:	f7ff ffc0 	bl	800014c <loop>
 80001cc:	e7fc      	b.n	80001c8 <main+0x34>
 80001ce:	bf00      	nop
 80001d0:	20000090 	.word	0x20000090
 80001d4:	200001a8 	.word	0x200001a8
 80001d8:	200000d8 	.word	0x200000d8
 80001dc:	08004a04 	.word	0x08004a04

080001e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	b090      	sub	sp, #64	@ 0x40
 80001e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001e6:	f107 0318 	add.w	r3, r7, #24
 80001ea:	2228      	movs	r2, #40	@ 0x28
 80001ec:	2100      	movs	r1, #0
 80001ee:	4618      	mov	r0, r3
 80001f0:	f003 fe62 	bl	8003eb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001f4:	1d3b      	adds	r3, r7, #4
 80001f6:	2200      	movs	r2, #0
 80001f8:	601a      	str	r2, [r3, #0]
 80001fa:	605a      	str	r2, [r3, #4]
 80001fc:	609a      	str	r2, [r3, #8]
 80001fe:	60da      	str	r2, [r3, #12]
 8000200:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000202:	2301      	movs	r3, #1
 8000204:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000206:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800020a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800020c:	2300      	movs	r3, #0
 800020e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000210:	2301      	movs	r3, #1
 8000212:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000214:	2302      	movs	r3, #2
 8000216:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000218:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800021c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 800021e:	2300      	movs	r3, #0
 8000220:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000222:	f107 0318 	add.w	r3, r7, #24
 8000226:	4618      	mov	r0, r3
 8000228:	f001 f9c8 	bl	80015bc <HAL_RCC_OscConfig>
 800022c:	4603      	mov	r3, r0
 800022e:	2b00      	cmp	r3, #0
 8000230:	d001      	beq.n	8000236 <SystemClock_Config+0x56>
  {
    Error_Handler();
 8000232:	f000 f92b 	bl	800048c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000236:	230f      	movs	r3, #15
 8000238:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800023a:	2302      	movs	r3, #2
 800023c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800023e:	2380      	movs	r3, #128	@ 0x80
 8000240:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000242:	2300      	movs	r3, #0
 8000244:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000246:	2300      	movs	r3, #0
 8000248:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800024a:	1d3b      	adds	r3, r7, #4
 800024c:	2100      	movs	r1, #0
 800024e:	4618      	mov	r0, r3
 8000250:	f001 fc36 	bl	8001ac0 <HAL_RCC_ClockConfig>
 8000254:	4603      	mov	r3, r0
 8000256:	2b00      	cmp	r3, #0
 8000258:	d001      	beq.n	800025e <SystemClock_Config+0x7e>
  {
    Error_Handler();
 800025a:	f000 f917 	bl	800048c <Error_Handler>
  }
}
 800025e:	bf00      	nop
 8000260:	3740      	adds	r7, #64	@ 0x40
 8000262:	46bd      	mov	sp, r7
 8000264:	bd80      	pop	{r7, pc}
	...

08000268 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000268:	b580      	push	{r7, lr}
 800026a:	b08e      	sub	sp, #56	@ 0x38
 800026c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800026e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000272:	2200      	movs	r2, #0
 8000274:	601a      	str	r2, [r3, #0]
 8000276:	605a      	str	r2, [r3, #4]
 8000278:	609a      	str	r2, [r3, #8]
 800027a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800027c:	f107 0320 	add.w	r3, r7, #32
 8000280:	2200      	movs	r2, #0
 8000282:	601a      	str	r2, [r3, #0]
 8000284:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000286:	1d3b      	adds	r3, r7, #4
 8000288:	2200      	movs	r2, #0
 800028a:	601a      	str	r2, [r3, #0]
 800028c:	605a      	str	r2, [r3, #4]
 800028e:	609a      	str	r2, [r3, #8]
 8000290:	60da      	str	r2, [r3, #12]
 8000292:	611a      	str	r2, [r3, #16]
 8000294:	615a      	str	r2, [r3, #20]
 8000296:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000298:	4b2d      	ldr	r3, [pc, #180]	@ (8000350 <MX_TIM2_Init+0xe8>)
 800029a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800029e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8-1;
 80002a0:	4b2b      	ldr	r3, [pc, #172]	@ (8000350 <MX_TIM2_Init+0xe8>)
 80002a2:	2207      	movs	r2, #7
 80002a4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80002a6:	4b2a      	ldr	r3, [pc, #168]	@ (8000350 <MX_TIM2_Init+0xe8>)
 80002a8:	2200      	movs	r2, #0
 80002aa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000-1;
 80002ac:	4b28      	ldr	r3, [pc, #160]	@ (8000350 <MX_TIM2_Init+0xe8>)
 80002ae:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80002b2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80002b4:	4b26      	ldr	r3, [pc, #152]	@ (8000350 <MX_TIM2_Init+0xe8>)
 80002b6:	2200      	movs	r2, #0
 80002b8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80002ba:	4b25      	ldr	r3, [pc, #148]	@ (8000350 <MX_TIM2_Init+0xe8>)
 80002bc:	2200      	movs	r2, #0
 80002be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80002c0:	4823      	ldr	r0, [pc, #140]	@ (8000350 <MX_TIM2_Init+0xe8>)
 80002c2:	f001 fd8b 	bl	8001ddc <HAL_TIM_Base_Init>
 80002c6:	4603      	mov	r3, r0
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d001      	beq.n	80002d0 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80002cc:	f000 f8de 	bl	800048c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80002d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80002d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80002d6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80002da:	4619      	mov	r1, r3
 80002dc:	481c      	ldr	r0, [pc, #112]	@ (8000350 <MX_TIM2_Init+0xe8>)
 80002de:	f001 ff89 	bl	80021f4 <HAL_TIM_ConfigClockSource>
 80002e2:	4603      	mov	r3, r0
 80002e4:	2b00      	cmp	r3, #0
 80002e6:	d001      	beq.n	80002ec <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80002e8:	f000 f8d0 	bl	800048c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80002ec:	4818      	ldr	r0, [pc, #96]	@ (8000350 <MX_TIM2_Init+0xe8>)
 80002ee:	f001 fdc4 	bl	8001e7a <HAL_TIM_PWM_Init>
 80002f2:	4603      	mov	r3, r0
 80002f4:	2b00      	cmp	r3, #0
 80002f6:	d001      	beq.n	80002fc <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80002f8:	f000 f8c8 	bl	800048c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80002fc:	2300      	movs	r3, #0
 80002fe:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000300:	2300      	movs	r3, #0
 8000302:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000304:	f107 0320 	add.w	r3, r7, #32
 8000308:	4619      	mov	r1, r3
 800030a:	4811      	ldr	r0, [pc, #68]	@ (8000350 <MX_TIM2_Init+0xe8>)
 800030c:	f002 faea 	bl	80028e4 <HAL_TIMEx_MasterConfigSynchronization>
 8000310:	4603      	mov	r3, r0
 8000312:	2b00      	cmp	r3, #0
 8000314:	d001      	beq.n	800031a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000316:	f000 f8b9 	bl	800048c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 800031a:	2370      	movs	r3, #112	@ 0x70
 800031c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 18500;
 800031e:	f644 0344 	movw	r3, #18500	@ 0x4844
 8000322:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000324:	2300      	movs	r3, #0
 8000326:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000328:	2300      	movs	r3, #0
 800032a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800032c:	1d3b      	adds	r3, r7, #4
 800032e:	2200      	movs	r2, #0
 8000330:	4619      	mov	r1, r3
 8000332:	4807      	ldr	r0, [pc, #28]	@ (8000350 <MX_TIM2_Init+0xe8>)
 8000334:	f001 fe9c 	bl	8002070 <HAL_TIM_PWM_ConfigChannel>
 8000338:	4603      	mov	r3, r0
 800033a:	2b00      	cmp	r3, #0
 800033c:	d001      	beq.n	8000342 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800033e:	f000 f8a5 	bl	800048c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000342:	4803      	ldr	r0, [pc, #12]	@ (8000350 <MX_TIM2_Init+0xe8>)
 8000344:	f000 f99c 	bl	8000680 <HAL_TIM_MspPostInit>

}
 8000348:	bf00      	nop
 800034a:	3738      	adds	r7, #56	@ 0x38
 800034c:	46bd      	mov	sp, r7
 800034e:	bd80      	pop	{r7, pc}
 8000350:	20000090 	.word	0x20000090

08000354 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000358:	4b11      	ldr	r3, [pc, #68]	@ (80003a0 <MX_USART1_UART_Init+0x4c>)
 800035a:	4a12      	ldr	r2, [pc, #72]	@ (80003a4 <MX_USART1_UART_Init+0x50>)
 800035c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800035e:	4b10      	ldr	r3, [pc, #64]	@ (80003a0 <MX_USART1_UART_Init+0x4c>)
 8000360:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000364:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000366:	4b0e      	ldr	r3, [pc, #56]	@ (80003a0 <MX_USART1_UART_Init+0x4c>)
 8000368:	2200      	movs	r2, #0
 800036a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800036c:	4b0c      	ldr	r3, [pc, #48]	@ (80003a0 <MX_USART1_UART_Init+0x4c>)
 800036e:	2200      	movs	r2, #0
 8000370:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000372:	4b0b      	ldr	r3, [pc, #44]	@ (80003a0 <MX_USART1_UART_Init+0x4c>)
 8000374:	2200      	movs	r2, #0
 8000376:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000378:	4b09      	ldr	r3, [pc, #36]	@ (80003a0 <MX_USART1_UART_Init+0x4c>)
 800037a:	220c      	movs	r2, #12
 800037c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800037e:	4b08      	ldr	r3, [pc, #32]	@ (80003a0 <MX_USART1_UART_Init+0x4c>)
 8000380:	2200      	movs	r2, #0
 8000382:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000384:	4b06      	ldr	r3, [pc, #24]	@ (80003a0 <MX_USART1_UART_Init+0x4c>)
 8000386:	2200      	movs	r2, #0
 8000388:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800038a:	4805      	ldr	r0, [pc, #20]	@ (80003a0 <MX_USART1_UART_Init+0x4c>)
 800038c:	f002 fb08 	bl	80029a0 <HAL_UART_Init>
 8000390:	4603      	mov	r3, r0
 8000392:	2b00      	cmp	r3, #0
 8000394:	d001      	beq.n	800039a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000396:	f000 f879 	bl	800048c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800039a:	bf00      	nop
 800039c:	bd80      	pop	{r7, pc}
 800039e:	bf00      	nop
 80003a0:	200000d8 	.word	0x200000d8
 80003a4:	40013800 	.word	0x40013800

080003a8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b082      	sub	sp, #8
 80003ac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80003ae:	4b10      	ldr	r3, [pc, #64]	@ (80003f0 <MX_DMA_Init+0x48>)
 80003b0:	695b      	ldr	r3, [r3, #20]
 80003b2:	4a0f      	ldr	r2, [pc, #60]	@ (80003f0 <MX_DMA_Init+0x48>)
 80003b4:	f043 0301 	orr.w	r3, r3, #1
 80003b8:	6153      	str	r3, [r2, #20]
 80003ba:	4b0d      	ldr	r3, [pc, #52]	@ (80003f0 <MX_DMA_Init+0x48>)
 80003bc:	695b      	ldr	r3, [r3, #20]
 80003be:	f003 0301 	and.w	r3, r3, #1
 80003c2:	607b      	str	r3, [r7, #4]
 80003c4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80003c6:	2200      	movs	r2, #0
 80003c8:	2100      	movs	r1, #0
 80003ca:	200e      	movs	r0, #14
 80003cc:	f000 fc81 	bl	8000cd2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80003d0:	200e      	movs	r0, #14
 80003d2:	f000 fc9a 	bl	8000d0a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80003d6:	2200      	movs	r2, #0
 80003d8:	2100      	movs	r1, #0
 80003da:	200f      	movs	r0, #15
 80003dc:	f000 fc79 	bl	8000cd2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80003e0:	200f      	movs	r0, #15
 80003e2:	f000 fc92 	bl	8000d0a <HAL_NVIC_EnableIRQ>

}
 80003e6:	bf00      	nop
 80003e8:	3708      	adds	r7, #8
 80003ea:	46bd      	mov	sp, r7
 80003ec:	bd80      	pop	{r7, pc}
 80003ee:	bf00      	nop
 80003f0:	40021000 	.word	0x40021000

080003f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b088      	sub	sp, #32
 80003f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003fa:	f107 0310 	add.w	r3, r7, #16
 80003fe:	2200      	movs	r2, #0
 8000400:	601a      	str	r2, [r3, #0]
 8000402:	605a      	str	r2, [r3, #4]
 8000404:	609a      	str	r2, [r3, #8]
 8000406:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000408:	4b1e      	ldr	r3, [pc, #120]	@ (8000484 <MX_GPIO_Init+0x90>)
 800040a:	699b      	ldr	r3, [r3, #24]
 800040c:	4a1d      	ldr	r2, [pc, #116]	@ (8000484 <MX_GPIO_Init+0x90>)
 800040e:	f043 0320 	orr.w	r3, r3, #32
 8000412:	6193      	str	r3, [r2, #24]
 8000414:	4b1b      	ldr	r3, [pc, #108]	@ (8000484 <MX_GPIO_Init+0x90>)
 8000416:	699b      	ldr	r3, [r3, #24]
 8000418:	f003 0320 	and.w	r3, r3, #32
 800041c:	60fb      	str	r3, [r7, #12]
 800041e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000420:	4b18      	ldr	r3, [pc, #96]	@ (8000484 <MX_GPIO_Init+0x90>)
 8000422:	699b      	ldr	r3, [r3, #24]
 8000424:	4a17      	ldr	r2, [pc, #92]	@ (8000484 <MX_GPIO_Init+0x90>)
 8000426:	f043 0304 	orr.w	r3, r3, #4
 800042a:	6193      	str	r3, [r2, #24]
 800042c:	4b15      	ldr	r3, [pc, #84]	@ (8000484 <MX_GPIO_Init+0x90>)
 800042e:	699b      	ldr	r3, [r3, #24]
 8000430:	f003 0304 	and.w	r3, r3, #4
 8000434:	60bb      	str	r3, [r7, #8]
 8000436:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000438:	4b12      	ldr	r3, [pc, #72]	@ (8000484 <MX_GPIO_Init+0x90>)
 800043a:	699b      	ldr	r3, [r3, #24]
 800043c:	4a11      	ldr	r2, [pc, #68]	@ (8000484 <MX_GPIO_Init+0x90>)
 800043e:	f043 0308 	orr.w	r3, r3, #8
 8000442:	6193      	str	r3, [r2, #24]
 8000444:	4b0f      	ldr	r3, [pc, #60]	@ (8000484 <MX_GPIO_Init+0x90>)
 8000446:	699b      	ldr	r3, [r3, #24]
 8000448:	f003 0308 	and.w	r3, r3, #8
 800044c:	607b      	str	r3, [r7, #4]
 800044e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000450:	2200      	movs	r2, #0
 8000452:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000456:	480c      	ldr	r0, [pc, #48]	@ (8000488 <MX_GPIO_Init+0x94>)
 8000458:	f001 f898 	bl	800158c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800045c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000460:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000462:	2301      	movs	r3, #1
 8000464:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000466:	2300      	movs	r3, #0
 8000468:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800046a:	2302      	movs	r3, #2
 800046c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800046e:	f107 0310 	add.w	r3, r7, #16
 8000472:	4619      	mov	r1, r3
 8000474:	4804      	ldr	r0, [pc, #16]	@ (8000488 <MX_GPIO_Init+0x94>)
 8000476:	f000 ff05 	bl	8001284 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800047a:	bf00      	nop
 800047c:	3720      	adds	r7, #32
 800047e:	46bd      	mov	sp, r7
 8000480:	bd80      	pop	{r7, pc}
 8000482:	bf00      	nop
 8000484:	40021000 	.word	0x40021000
 8000488:	40010c00 	.word	0x40010c00

0800048c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800048c:	b480      	push	{r7}
 800048e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000490:	b672      	cpsid	i
}
 8000492:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000494:	bf00      	nop
 8000496:	e7fd      	b.n	8000494 <Error_Handler+0x8>

08000498 <HAL_UART_RxCpltCallback>:
extern uint8 		rx_temp;



void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	b082      	sub	sp, #8
 800049c:	af00      	add	r7, sp, #0
 800049e:	6078      	str	r0, [r7, #4]
	if(huart == &huart1)
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	4a17      	ldr	r2, [pc, #92]	@ (8000500 <HAL_UART_RxCpltCallback+0x68>)
 80004a4:	4293      	cmp	r3, r2
 80004a6:	d127      	bne.n	80004f8 <HAL_UART_RxCpltCallback+0x60>
	{
		if(rx_temp == '\n') //  '\n' character means end of received data
 80004a8:	4b16      	ldr	r3, [pc, #88]	@ (8000504 <HAL_UART_RxCpltCallback+0x6c>)
 80004aa:	781b      	ldrb	r3, [r3, #0]
 80004ac:	2b0a      	cmp	r3, #10
 80004ae:	d10f      	bne.n	80004d0 <HAL_UART_RxCpltCallback+0x38>
		{
			rx_buffer[rx_index] = '\0';
 80004b0:	4b15      	ldr	r3, [pc, #84]	@ (8000508 <HAL_UART_RxCpltCallback+0x70>)
 80004b2:	781b      	ldrb	r3, [r3, #0]
 80004b4:	461a      	mov	r2, r3
 80004b6:	4b15      	ldr	r3, [pc, #84]	@ (800050c <HAL_UART_RxCpltCallback+0x74>)
 80004b8:	2100      	movs	r1, #0
 80004ba:	5499      	strb	r1, [r3, r2]

			servo_1_angle = atoi((char *)rx_buffer);
 80004bc:	4813      	ldr	r0, [pc, #76]	@ (800050c <HAL_UART_RxCpltCallback+0x74>)
 80004be:	f003 fa69 	bl	8003994 <atoi>
 80004c2:	4603      	mov	r3, r0
 80004c4:	4a12      	ldr	r2, [pc, #72]	@ (8000510 <HAL_UART_RxCpltCallback+0x78>)
 80004c6:	6013      	str	r3, [r2, #0]

			data_received_flag = 1;
 80004c8:	4b12      	ldr	r3, [pc, #72]	@ (8000514 <HAL_UART_RxCpltCallback+0x7c>)
 80004ca:	2201      	movs	r2, #1
 80004cc:	701a      	strb	r2, [r3, #0]
			{
				rx_index = 0;
			}
		}
	}
}
 80004ce:	e013      	b.n	80004f8 <HAL_UART_RxCpltCallback+0x60>
			rx_buffer[rx_index] = rx_temp;
 80004d0:	4b0d      	ldr	r3, [pc, #52]	@ (8000508 <HAL_UART_RxCpltCallback+0x70>)
 80004d2:	781b      	ldrb	r3, [r3, #0]
 80004d4:	461a      	mov	r2, r3
 80004d6:	4b0b      	ldr	r3, [pc, #44]	@ (8000504 <HAL_UART_RxCpltCallback+0x6c>)
 80004d8:	7819      	ldrb	r1, [r3, #0]
 80004da:	4b0c      	ldr	r3, [pc, #48]	@ (800050c <HAL_UART_RxCpltCallback+0x74>)
 80004dc:	5499      	strb	r1, [r3, r2]
			rx_index++;
 80004de:	4b0a      	ldr	r3, [pc, #40]	@ (8000508 <HAL_UART_RxCpltCallback+0x70>)
 80004e0:	781b      	ldrb	r3, [r3, #0]
 80004e2:	3301      	adds	r3, #1
 80004e4:	b2da      	uxtb	r2, r3
 80004e6:	4b08      	ldr	r3, [pc, #32]	@ (8000508 <HAL_UART_RxCpltCallback+0x70>)
 80004e8:	701a      	strb	r2, [r3, #0]
			if (rx_index > RX_BUFFER_SIZE)
 80004ea:	4b07      	ldr	r3, [pc, #28]	@ (8000508 <HAL_UART_RxCpltCallback+0x70>)
 80004ec:	781b      	ldrb	r3, [r3, #0]
 80004ee:	2b04      	cmp	r3, #4
 80004f0:	d902      	bls.n	80004f8 <HAL_UART_RxCpltCallback+0x60>
				rx_index = 0;
 80004f2:	4b05      	ldr	r3, [pc, #20]	@ (8000508 <HAL_UART_RxCpltCallback+0x70>)
 80004f4:	2200      	movs	r2, #0
 80004f6:	701a      	strb	r2, [r3, #0]
}
 80004f8:	bf00      	nop
 80004fa:	3708      	adds	r7, #8
 80004fc:	46bd      	mov	sp, r7
 80004fe:	bd80      	pop	{r7, pc}
 8000500:	200000d8 	.word	0x200000d8
 8000504:	200001a8 	.word	0x200001a8
 8000508:	200001aa 	.word	0x200001aa
 800050c:	200001b0 	.word	0x200001b0
 8000510:	200001ac 	.word	0x200001ac
 8000514:	200001a9 	.word	0x200001a9

08000518 <reset_rx_buffer>:

void reset_rx_buffer(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	af00      	add	r7, sp, #0
	memset(rx_buffer , 0 ,RX_BUFFER_SIZE);
 800051c:	2204      	movs	r2, #4
 800051e:	2100      	movs	r1, #0
 8000520:	4803      	ldr	r0, [pc, #12]	@ (8000530 <reset_rx_buffer+0x18>)
 8000522:	f003 fcc9 	bl	8003eb8 <memset>
	rx_index = 0;
 8000526:	4b03      	ldr	r3, [pc, #12]	@ (8000534 <reset_rx_buffer+0x1c>)
 8000528:	2200      	movs	r2, #0
 800052a:	701a      	strb	r2, [r3, #0]
}
 800052c:	bf00      	nop
 800052e:	bd80      	pop	{r7, pc}
 8000530:	200001b0 	.word	0x200001b0
 8000534:	200001aa 	.word	0x200001aa

08000538 <__io_putchar>:


/*function for define printf*/
PUTCHAR_PROTOTYPE
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b082      	sub	sp, #8
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8 *)&ch, 1, 0xFFFF);
 8000540:	1d39      	adds	r1, r7, #4
 8000542:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000546:	2201      	movs	r2, #1
 8000548:	4803      	ldr	r0, [pc, #12]	@ (8000558 <__io_putchar+0x20>)
 800054a:	f002 fa79 	bl	8002a40 <HAL_UART_Transmit>

  return ch;
 800054e:	687b      	ldr	r3, [r7, #4]
}
 8000550:	4618      	mov	r0, r3
 8000552:	3708      	adds	r7, #8
 8000554:	46bd      	mov	sp, r7
 8000556:	bd80      	pop	{r7, pc}
 8000558:	200000d8 	.word	0x200000d8

0800055c <servo_set_angle_speed>:

#include "main.h"
#include "servo_functions.h"

void servo_set_angle_speed(servo_motor *servo, uint8 angle, uint8 speed)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b084      	sub	sp, #16
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
 8000564:	460b      	mov	r3, r1
 8000566:	70fb      	strb	r3, [r7, #3]
 8000568:	4613      	mov	r3, r2
 800056a:	70bb      	strb	r3, [r7, #2]
	uint16 calibrated_angle;
	calibrated_angle = calibrate_angle(angle);
 800056c:	78fb      	ldrb	r3, [r7, #3]
 800056e:	4618      	mov	r0, r3
 8000570:	f000 f81e 	bl	80005b0 <calibrate_angle>
 8000574:	4603      	mov	r3, r0
 8000576:	81fb      	strh	r3, [r7, #14]

	//map angle to pulse PWM value
	uint32 pulse;
	pulse = (calibrated_angle - MIN_ANGLE) * (servo->max_pulse - servo->min_pulse) /(MAX_ANGLE - MIN_ANGLE)
 8000578:	89fb      	ldrh	r3, [r7, #14]
 800057a:	687a      	ldr	r2, [r7, #4]
 800057c:	6891      	ldr	r1, [r2, #8]
 800057e:	687a      	ldr	r2, [r7, #4]
 8000580:	6852      	ldr	r2, [r2, #4]
 8000582:	1a8a      	subs	r2, r1, r2
 8000584:	fb02 f303 	mul.w	r3, r2, r3
 8000588:	08db      	lsrs	r3, r3, #3
 800058a:	4a08      	ldr	r2, [pc, #32]	@ (80005ac <servo_set_angle_speed+0x50>)
 800058c:	fba2 2303 	umull	r2, r3, r2, r3
 8000590:	089a      	lsrs	r2, r3, #2
			+ servo->min_pulse;
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	685b      	ldr	r3, [r3, #4]
	pulse = (calibrated_angle - MIN_ANGLE) * (servo->max_pulse - servo->min_pulse) /(MAX_ANGLE - MIN_ANGLE)
 8000596:	4413      	add	r3, r2
 8000598:	60bb      	str	r3, [r7, #8]

	*(servo->channel) = pulse;
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	68ba      	ldr	r2, [r7, #8]
 80005a0:	601a      	str	r2, [r3, #0]
}
 80005a2:	bf00      	nop
 80005a4:	3710      	adds	r7, #16
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	bf00      	nop
 80005ac:	16c16c17 	.word	0x16c16c17

080005b0 <calibrate_angle>:

uint16 calibrate_angle(uint8 angle)
{
 80005b0:	b480      	push	{r7}
 80005b2:	b085      	sub	sp, #20
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	4603      	mov	r3, r0
 80005b8:	71fb      	strb	r3, [r7, #7]
	uint16 c_angle ;
	c_angle = angle * 10;
 80005ba:	79fb      	ldrb	r3, [r7, #7]
 80005bc:	b29b      	uxth	r3, r3
 80005be:	461a      	mov	r2, r3
 80005c0:	0092      	lsls	r2, r2, #2
 80005c2:	4413      	add	r3, r2
 80005c4:	005b      	lsls	r3, r3, #1
 80005c6:	81fb      	strh	r3, [r7, #14]

	if (c_angle > MAX_ANGLE)
 80005c8:	89fb      	ldrh	r3, [r7, #14]
 80005ca:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 80005ce:	d902      	bls.n	80005d6 <calibrate_angle+0x26>
	{
		return MAX_ANGLE;
 80005d0:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 80005d4:	e000      	b.n	80005d8 <calibrate_angle+0x28>
	{
		return MIN_ANGLE;
	}
	else
	{
		return c_angle;
 80005d6:	89fb      	ldrh	r3, [r7, #14]
	}
}
 80005d8:	4618      	mov	r0, r3
 80005da:	3714      	adds	r7, #20
 80005dc:	46bd      	mov	sp, r7
 80005de:	bc80      	pop	{r7}
 80005e0:	4770      	bx	lr
	...

080005e4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b085      	sub	sp, #20
 80005e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80005ea:	4b15      	ldr	r3, [pc, #84]	@ (8000640 <HAL_MspInit+0x5c>)
 80005ec:	699b      	ldr	r3, [r3, #24]
 80005ee:	4a14      	ldr	r2, [pc, #80]	@ (8000640 <HAL_MspInit+0x5c>)
 80005f0:	f043 0301 	orr.w	r3, r3, #1
 80005f4:	6193      	str	r3, [r2, #24]
 80005f6:	4b12      	ldr	r3, [pc, #72]	@ (8000640 <HAL_MspInit+0x5c>)
 80005f8:	699b      	ldr	r3, [r3, #24]
 80005fa:	f003 0301 	and.w	r3, r3, #1
 80005fe:	60bb      	str	r3, [r7, #8]
 8000600:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000602:	4b0f      	ldr	r3, [pc, #60]	@ (8000640 <HAL_MspInit+0x5c>)
 8000604:	69db      	ldr	r3, [r3, #28]
 8000606:	4a0e      	ldr	r2, [pc, #56]	@ (8000640 <HAL_MspInit+0x5c>)
 8000608:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800060c:	61d3      	str	r3, [r2, #28]
 800060e:	4b0c      	ldr	r3, [pc, #48]	@ (8000640 <HAL_MspInit+0x5c>)
 8000610:	69db      	ldr	r3, [r3, #28]
 8000612:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000616:	607b      	str	r3, [r7, #4]
 8000618:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800061a:	4b0a      	ldr	r3, [pc, #40]	@ (8000644 <HAL_MspInit+0x60>)
 800061c:	685b      	ldr	r3, [r3, #4]
 800061e:	60fb      	str	r3, [r7, #12]
 8000620:	68fb      	ldr	r3, [r7, #12]
 8000622:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000626:	60fb      	str	r3, [r7, #12]
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800062e:	60fb      	str	r3, [r7, #12]
 8000630:	4a04      	ldr	r2, [pc, #16]	@ (8000644 <HAL_MspInit+0x60>)
 8000632:	68fb      	ldr	r3, [r7, #12]
 8000634:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000636:	bf00      	nop
 8000638:	3714      	adds	r7, #20
 800063a:	46bd      	mov	sp, r7
 800063c:	bc80      	pop	{r7}
 800063e:	4770      	bx	lr
 8000640:	40021000 	.word	0x40021000
 8000644:	40010000 	.word	0x40010000

08000648 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000648:	b480      	push	{r7}
 800064a:	b085      	sub	sp, #20
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000658:	d10b      	bne.n	8000672 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800065a:	4b08      	ldr	r3, [pc, #32]	@ (800067c <HAL_TIM_Base_MspInit+0x34>)
 800065c:	69db      	ldr	r3, [r3, #28]
 800065e:	4a07      	ldr	r2, [pc, #28]	@ (800067c <HAL_TIM_Base_MspInit+0x34>)
 8000660:	f043 0301 	orr.w	r3, r3, #1
 8000664:	61d3      	str	r3, [r2, #28]
 8000666:	4b05      	ldr	r3, [pc, #20]	@ (800067c <HAL_TIM_Base_MspInit+0x34>)
 8000668:	69db      	ldr	r3, [r3, #28]
 800066a:	f003 0301 	and.w	r3, r3, #1
 800066e:	60fb      	str	r3, [r7, #12]
 8000670:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000672:	bf00      	nop
 8000674:	3714      	adds	r7, #20
 8000676:	46bd      	mov	sp, r7
 8000678:	bc80      	pop	{r7}
 800067a:	4770      	bx	lr
 800067c:	40021000 	.word	0x40021000

08000680 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b088      	sub	sp, #32
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000688:	f107 0310 	add.w	r3, r7, #16
 800068c:	2200      	movs	r2, #0
 800068e:	601a      	str	r2, [r3, #0]
 8000690:	605a      	str	r2, [r3, #4]
 8000692:	609a      	str	r2, [r3, #8]
 8000694:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800069e:	d117      	bne.n	80006d0 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006a0:	4b0d      	ldr	r3, [pc, #52]	@ (80006d8 <HAL_TIM_MspPostInit+0x58>)
 80006a2:	699b      	ldr	r3, [r3, #24]
 80006a4:	4a0c      	ldr	r2, [pc, #48]	@ (80006d8 <HAL_TIM_MspPostInit+0x58>)
 80006a6:	f043 0304 	orr.w	r3, r3, #4
 80006aa:	6193      	str	r3, [r2, #24]
 80006ac:	4b0a      	ldr	r3, [pc, #40]	@ (80006d8 <HAL_TIM_MspPostInit+0x58>)
 80006ae:	699b      	ldr	r3, [r3, #24]
 80006b0:	f003 0304 	and.w	r3, r3, #4
 80006b4:	60fb      	str	r3, [r7, #12]
 80006b6:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80006b8:	2301      	movs	r3, #1
 80006ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006bc:	2302      	movs	r3, #2
 80006be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c0:	2302      	movs	r3, #2
 80006c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006c4:	f107 0310 	add.w	r3, r7, #16
 80006c8:	4619      	mov	r1, r3
 80006ca:	4804      	ldr	r0, [pc, #16]	@ (80006dc <HAL_TIM_MspPostInit+0x5c>)
 80006cc:	f000 fdda 	bl	8001284 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80006d0:	bf00      	nop
 80006d2:	3720      	adds	r7, #32
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	40021000 	.word	0x40021000
 80006dc:	40010800 	.word	0x40010800

080006e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b088      	sub	sp, #32
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006e8:	f107 0310 	add.w	r3, r7, #16
 80006ec:	2200      	movs	r2, #0
 80006ee:	601a      	str	r2, [r3, #0]
 80006f0:	605a      	str	r2, [r3, #4]
 80006f2:	609a      	str	r2, [r3, #8]
 80006f4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	4a47      	ldr	r2, [pc, #284]	@ (8000818 <HAL_UART_MspInit+0x138>)
 80006fc:	4293      	cmp	r3, r2
 80006fe:	f040 8086 	bne.w	800080e <HAL_UART_MspInit+0x12e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000702:	4b46      	ldr	r3, [pc, #280]	@ (800081c <HAL_UART_MspInit+0x13c>)
 8000704:	699b      	ldr	r3, [r3, #24]
 8000706:	4a45      	ldr	r2, [pc, #276]	@ (800081c <HAL_UART_MspInit+0x13c>)
 8000708:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800070c:	6193      	str	r3, [r2, #24]
 800070e:	4b43      	ldr	r3, [pc, #268]	@ (800081c <HAL_UART_MspInit+0x13c>)
 8000710:	699b      	ldr	r3, [r3, #24]
 8000712:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000716:	60fb      	str	r3, [r7, #12]
 8000718:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800071a:	4b40      	ldr	r3, [pc, #256]	@ (800081c <HAL_UART_MspInit+0x13c>)
 800071c:	699b      	ldr	r3, [r3, #24]
 800071e:	4a3f      	ldr	r2, [pc, #252]	@ (800081c <HAL_UART_MspInit+0x13c>)
 8000720:	f043 0304 	orr.w	r3, r3, #4
 8000724:	6193      	str	r3, [r2, #24]
 8000726:	4b3d      	ldr	r3, [pc, #244]	@ (800081c <HAL_UART_MspInit+0x13c>)
 8000728:	699b      	ldr	r3, [r3, #24]
 800072a:	f003 0304 	and.w	r3, r3, #4
 800072e:	60bb      	str	r3, [r7, #8]
 8000730:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000732:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000736:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000738:	2302      	movs	r3, #2
 800073a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800073c:	2303      	movs	r3, #3
 800073e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000740:	f107 0310 	add.w	r3, r7, #16
 8000744:	4619      	mov	r1, r3
 8000746:	4836      	ldr	r0, [pc, #216]	@ (8000820 <HAL_UART_MspInit+0x140>)
 8000748:	f000 fd9c 	bl	8001284 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800074c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000750:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000752:	2300      	movs	r3, #0
 8000754:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000756:	2300      	movs	r3, #0
 8000758:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800075a:	f107 0310 	add.w	r3, r7, #16
 800075e:	4619      	mov	r1, r3
 8000760:	482f      	ldr	r0, [pc, #188]	@ (8000820 <HAL_UART_MspInit+0x140>)
 8000762:	f000 fd8f 	bl	8001284 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8000766:	4b2f      	ldr	r3, [pc, #188]	@ (8000824 <HAL_UART_MspInit+0x144>)
 8000768:	4a2f      	ldr	r2, [pc, #188]	@ (8000828 <HAL_UART_MspInit+0x148>)
 800076a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800076c:	4b2d      	ldr	r3, [pc, #180]	@ (8000824 <HAL_UART_MspInit+0x144>)
 800076e:	2200      	movs	r2, #0
 8000770:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000772:	4b2c      	ldr	r3, [pc, #176]	@ (8000824 <HAL_UART_MspInit+0x144>)
 8000774:	2200      	movs	r2, #0
 8000776:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000778:	4b2a      	ldr	r3, [pc, #168]	@ (8000824 <HAL_UART_MspInit+0x144>)
 800077a:	2280      	movs	r2, #128	@ 0x80
 800077c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800077e:	4b29      	ldr	r3, [pc, #164]	@ (8000824 <HAL_UART_MspInit+0x144>)
 8000780:	2200      	movs	r2, #0
 8000782:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000784:	4b27      	ldr	r3, [pc, #156]	@ (8000824 <HAL_UART_MspInit+0x144>)
 8000786:	2200      	movs	r2, #0
 8000788:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800078a:	4b26      	ldr	r3, [pc, #152]	@ (8000824 <HAL_UART_MspInit+0x144>)
 800078c:	2220      	movs	r2, #32
 800078e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000790:	4b24      	ldr	r3, [pc, #144]	@ (8000824 <HAL_UART_MspInit+0x144>)
 8000792:	2200      	movs	r2, #0
 8000794:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000796:	4823      	ldr	r0, [pc, #140]	@ (8000824 <HAL_UART_MspInit+0x144>)
 8000798:	f000 fad2 	bl	8000d40 <HAL_DMA_Init>
 800079c:	4603      	mov	r3, r0
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d001      	beq.n	80007a6 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 80007a2:	f7ff fe73 	bl	800048c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	4a1e      	ldr	r2, [pc, #120]	@ (8000824 <HAL_UART_MspInit+0x144>)
 80007aa:	63da      	str	r2, [r3, #60]	@ 0x3c
 80007ac:	4a1d      	ldr	r2, [pc, #116]	@ (8000824 <HAL_UART_MspInit+0x144>)
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80007b2:	4b1e      	ldr	r3, [pc, #120]	@ (800082c <HAL_UART_MspInit+0x14c>)
 80007b4:	4a1e      	ldr	r2, [pc, #120]	@ (8000830 <HAL_UART_MspInit+0x150>)
 80007b6:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80007b8:	4b1c      	ldr	r3, [pc, #112]	@ (800082c <HAL_UART_MspInit+0x14c>)
 80007ba:	2210      	movs	r2, #16
 80007bc:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80007be:	4b1b      	ldr	r3, [pc, #108]	@ (800082c <HAL_UART_MspInit+0x14c>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80007c4:	4b19      	ldr	r3, [pc, #100]	@ (800082c <HAL_UART_MspInit+0x14c>)
 80007c6:	2280      	movs	r2, #128	@ 0x80
 80007c8:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80007ca:	4b18      	ldr	r3, [pc, #96]	@ (800082c <HAL_UART_MspInit+0x14c>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80007d0:	4b16      	ldr	r3, [pc, #88]	@ (800082c <HAL_UART_MspInit+0x14c>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 80007d6:	4b15      	ldr	r3, [pc, #84]	@ (800082c <HAL_UART_MspInit+0x14c>)
 80007d8:	2220      	movs	r2, #32
 80007da:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80007dc:	4b13      	ldr	r3, [pc, #76]	@ (800082c <HAL_UART_MspInit+0x14c>)
 80007de:	2200      	movs	r2, #0
 80007e0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80007e2:	4812      	ldr	r0, [pc, #72]	@ (800082c <HAL_UART_MspInit+0x14c>)
 80007e4:	f000 faac 	bl	8000d40 <HAL_DMA_Init>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 80007ee:	f7ff fe4d 	bl	800048c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	4a0d      	ldr	r2, [pc, #52]	@ (800082c <HAL_UART_MspInit+0x14c>)
 80007f6:	639a      	str	r2, [r3, #56]	@ 0x38
 80007f8:	4a0c      	ldr	r2, [pc, #48]	@ (800082c <HAL_UART_MspInit+0x14c>)
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80007fe:	2200      	movs	r2, #0
 8000800:	2100      	movs	r1, #0
 8000802:	2025      	movs	r0, #37	@ 0x25
 8000804:	f000 fa65 	bl	8000cd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000808:	2025      	movs	r0, #37	@ 0x25
 800080a:	f000 fa7e 	bl	8000d0a <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 800080e:	bf00      	nop
 8000810:	3720      	adds	r7, #32
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	40013800 	.word	0x40013800
 800081c:	40021000 	.word	0x40021000
 8000820:	40010800 	.word	0x40010800
 8000824:	20000120 	.word	0x20000120
 8000828:	40020058 	.word	0x40020058
 800082c:	20000164 	.word	0x20000164
 8000830:	40020044 	.word	0x40020044

08000834 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000838:	bf00      	nop
 800083a:	e7fd      	b.n	8000838 <NMI_Handler+0x4>

0800083c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800083c:	b480      	push	{r7}
 800083e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000840:	bf00      	nop
 8000842:	e7fd      	b.n	8000840 <HardFault_Handler+0x4>

08000844 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000844:	b480      	push	{r7}
 8000846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000848:	bf00      	nop
 800084a:	e7fd      	b.n	8000848 <MemManage_Handler+0x4>

0800084c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800084c:	b480      	push	{r7}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000850:	bf00      	nop
 8000852:	e7fd      	b.n	8000850 <BusFault_Handler+0x4>

08000854 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000858:	bf00      	nop
 800085a:	e7fd      	b.n	8000858 <UsageFault_Handler+0x4>

0800085c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800085c:	b480      	push	{r7}
 800085e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000860:	bf00      	nop
 8000862:	46bd      	mov	sp, r7
 8000864:	bc80      	pop	{r7}
 8000866:	4770      	bx	lr

08000868 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000868:	b480      	push	{r7}
 800086a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800086c:	bf00      	nop
 800086e:	46bd      	mov	sp, r7
 8000870:	bc80      	pop	{r7}
 8000872:	4770      	bx	lr

08000874 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000878:	bf00      	nop
 800087a:	46bd      	mov	sp, r7
 800087c:	bc80      	pop	{r7}
 800087e:	4770      	bx	lr

08000880 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000884:	f000 f932 	bl	8000aec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000888:	bf00      	nop
 800088a:	bd80      	pop	{r7, pc}

0800088c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8000890:	4802      	ldr	r0, [pc, #8]	@ (800089c <DMA1_Channel4_IRQHandler+0x10>)
 8000892:	f000 fbc3 	bl	800101c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8000896:	bf00      	nop
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	20000164 	.word	0x20000164

080008a0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80008a4:	4802      	ldr	r0, [pc, #8]	@ (80008b0 <DMA1_Channel5_IRQHandler+0x10>)
 80008a6:	f000 fbb9 	bl	800101c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80008aa:	bf00      	nop
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	20000120 	.word	0x20000120

080008b4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80008b8:	4802      	ldr	r0, [pc, #8]	@ (80008c4 <USART1_IRQHandler+0x10>)
 80008ba:	f002 f971 	bl	8002ba0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80008be:	bf00      	nop
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	200000d8 	.word	0x200000d8

080008c8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b086      	sub	sp, #24
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	60f8      	str	r0, [r7, #12]
 80008d0:	60b9      	str	r1, [r7, #8]
 80008d2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008d4:	2300      	movs	r3, #0
 80008d6:	617b      	str	r3, [r7, #20]
 80008d8:	e00a      	b.n	80008f0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80008da:	f3af 8000 	nop.w
 80008de:	4601      	mov	r1, r0
 80008e0:	68bb      	ldr	r3, [r7, #8]
 80008e2:	1c5a      	adds	r2, r3, #1
 80008e4:	60ba      	str	r2, [r7, #8]
 80008e6:	b2ca      	uxtb	r2, r1
 80008e8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008ea:	697b      	ldr	r3, [r7, #20]
 80008ec:	3301      	adds	r3, #1
 80008ee:	617b      	str	r3, [r7, #20]
 80008f0:	697a      	ldr	r2, [r7, #20]
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	429a      	cmp	r2, r3
 80008f6:	dbf0      	blt.n	80008da <_read+0x12>
  }

  return len;
 80008f8:	687b      	ldr	r3, [r7, #4]
}
 80008fa:	4618      	mov	r0, r3
 80008fc:	3718      	adds	r7, #24
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}

08000902 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000902:	b580      	push	{r7, lr}
 8000904:	b086      	sub	sp, #24
 8000906:	af00      	add	r7, sp, #0
 8000908:	60f8      	str	r0, [r7, #12]
 800090a:	60b9      	str	r1, [r7, #8]
 800090c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800090e:	2300      	movs	r3, #0
 8000910:	617b      	str	r3, [r7, #20]
 8000912:	e009      	b.n	8000928 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000914:	68bb      	ldr	r3, [r7, #8]
 8000916:	1c5a      	adds	r2, r3, #1
 8000918:	60ba      	str	r2, [r7, #8]
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	4618      	mov	r0, r3
 800091e:	f7ff fe0b 	bl	8000538 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000922:	697b      	ldr	r3, [r7, #20]
 8000924:	3301      	adds	r3, #1
 8000926:	617b      	str	r3, [r7, #20]
 8000928:	697a      	ldr	r2, [r7, #20]
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	429a      	cmp	r2, r3
 800092e:	dbf1      	blt.n	8000914 <_write+0x12>
  }
  return len;
 8000930:	687b      	ldr	r3, [r7, #4]
}
 8000932:	4618      	mov	r0, r3
 8000934:	3718      	adds	r7, #24
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}

0800093a <_close>:

int _close(int file)
{
 800093a:	b480      	push	{r7}
 800093c:	b083      	sub	sp, #12
 800093e:	af00      	add	r7, sp, #0
 8000940:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000942:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000946:	4618      	mov	r0, r3
 8000948:	370c      	adds	r7, #12
 800094a:	46bd      	mov	sp, r7
 800094c:	bc80      	pop	{r7}
 800094e:	4770      	bx	lr

08000950 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000950:	b480      	push	{r7}
 8000952:	b083      	sub	sp, #12
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
 8000958:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800095a:	683b      	ldr	r3, [r7, #0]
 800095c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000960:	605a      	str	r2, [r3, #4]
  return 0;
 8000962:	2300      	movs	r3, #0
}
 8000964:	4618      	mov	r0, r3
 8000966:	370c      	adds	r7, #12
 8000968:	46bd      	mov	sp, r7
 800096a:	bc80      	pop	{r7}
 800096c:	4770      	bx	lr

0800096e <_isatty>:

int _isatty(int file)
{
 800096e:	b480      	push	{r7}
 8000970:	b083      	sub	sp, #12
 8000972:	af00      	add	r7, sp, #0
 8000974:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000976:	2301      	movs	r3, #1
}
 8000978:	4618      	mov	r0, r3
 800097a:	370c      	adds	r7, #12
 800097c:	46bd      	mov	sp, r7
 800097e:	bc80      	pop	{r7}
 8000980:	4770      	bx	lr

08000982 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000982:	b480      	push	{r7}
 8000984:	b085      	sub	sp, #20
 8000986:	af00      	add	r7, sp, #0
 8000988:	60f8      	str	r0, [r7, #12]
 800098a:	60b9      	str	r1, [r7, #8]
 800098c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800098e:	2300      	movs	r3, #0
}
 8000990:	4618      	mov	r0, r3
 8000992:	3714      	adds	r7, #20
 8000994:	46bd      	mov	sp, r7
 8000996:	bc80      	pop	{r7}
 8000998:	4770      	bx	lr
	...

0800099c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b086      	sub	sp, #24
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009a4:	4a14      	ldr	r2, [pc, #80]	@ (80009f8 <_sbrk+0x5c>)
 80009a6:	4b15      	ldr	r3, [pc, #84]	@ (80009fc <_sbrk+0x60>)
 80009a8:	1ad3      	subs	r3, r2, r3
 80009aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009ac:	697b      	ldr	r3, [r7, #20]
 80009ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009b0:	4b13      	ldr	r3, [pc, #76]	@ (8000a00 <_sbrk+0x64>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d102      	bne.n	80009be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009b8:	4b11      	ldr	r3, [pc, #68]	@ (8000a00 <_sbrk+0x64>)
 80009ba:	4a12      	ldr	r2, [pc, #72]	@ (8000a04 <_sbrk+0x68>)
 80009bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009be:	4b10      	ldr	r3, [pc, #64]	@ (8000a00 <_sbrk+0x64>)
 80009c0:	681a      	ldr	r2, [r3, #0]
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	4413      	add	r3, r2
 80009c6:	693a      	ldr	r2, [r7, #16]
 80009c8:	429a      	cmp	r2, r3
 80009ca:	d207      	bcs.n	80009dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009cc:	f003 fac2 	bl	8003f54 <__errno>
 80009d0:	4603      	mov	r3, r0
 80009d2:	220c      	movs	r2, #12
 80009d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009d6:	f04f 33ff 	mov.w	r3, #4294967295
 80009da:	e009      	b.n	80009f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009dc:	4b08      	ldr	r3, [pc, #32]	@ (8000a00 <_sbrk+0x64>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009e2:	4b07      	ldr	r3, [pc, #28]	@ (8000a00 <_sbrk+0x64>)
 80009e4:	681a      	ldr	r2, [r3, #0]
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	4413      	add	r3, r2
 80009ea:	4a05      	ldr	r2, [pc, #20]	@ (8000a00 <_sbrk+0x64>)
 80009ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009ee:	68fb      	ldr	r3, [r7, #12]
}
 80009f0:	4618      	mov	r0, r3
 80009f2:	3718      	adds	r7, #24
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	20005000 	.word	0x20005000
 80009fc:	00000400 	.word	0x00000400
 8000a00:	200001b4 	.word	0x200001b4
 8000a04:	20000308 	.word	0x20000308

08000a08 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a0c:	bf00      	nop
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bc80      	pop	{r7}
 8000a12:	4770      	bx	lr

08000a14 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a14:	f7ff fff8 	bl	8000a08 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a18:	480b      	ldr	r0, [pc, #44]	@ (8000a48 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000a1a:	490c      	ldr	r1, [pc, #48]	@ (8000a4c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000a1c:	4a0c      	ldr	r2, [pc, #48]	@ (8000a50 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000a1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a20:	e002      	b.n	8000a28 <LoopCopyDataInit>

08000a22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a26:	3304      	adds	r3, #4

08000a28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a2c:	d3f9      	bcc.n	8000a22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a2e:	4a09      	ldr	r2, [pc, #36]	@ (8000a54 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000a30:	4c09      	ldr	r4, [pc, #36]	@ (8000a58 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000a32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a34:	e001      	b.n	8000a3a <LoopFillZerobss>

08000a36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a38:	3204      	adds	r2, #4

08000a3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a3c:	d3fb      	bcc.n	8000a36 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a3e:	f003 fa8f 	bl	8003f60 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a42:	f7ff fba7 	bl	8000194 <main>
  bx lr
 8000a46:	4770      	bx	lr
  ldr r0, =_sdata
 8000a48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a4c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000a50:	08004b7c 	.word	0x08004b7c
  ldr r2, =_sbss
 8000a54:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000a58:	20000308 	.word	0x20000308

08000a5c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a5c:	e7fe      	b.n	8000a5c <ADC1_2_IRQHandler>
	...

08000a60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a64:	4b08      	ldr	r3, [pc, #32]	@ (8000a88 <HAL_Init+0x28>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	4a07      	ldr	r2, [pc, #28]	@ (8000a88 <HAL_Init+0x28>)
 8000a6a:	f043 0310 	orr.w	r3, r3, #16
 8000a6e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a70:	2003      	movs	r0, #3
 8000a72:	f000 f923 	bl	8000cbc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a76:	200f      	movs	r0, #15
 8000a78:	f000 f808 	bl	8000a8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a7c:	f7ff fdb2 	bl	80005e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a80:	2300      	movs	r3, #0
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	bf00      	nop
 8000a88:	40022000 	.word	0x40022000

08000a8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a94:	4b12      	ldr	r3, [pc, #72]	@ (8000ae0 <HAL_InitTick+0x54>)
 8000a96:	681a      	ldr	r2, [r3, #0]
 8000a98:	4b12      	ldr	r3, [pc, #72]	@ (8000ae4 <HAL_InitTick+0x58>)
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000aa2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000aa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f000 f93b 	bl	8000d26 <HAL_SYSTICK_Config>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ab6:	2301      	movs	r3, #1
 8000ab8:	e00e      	b.n	8000ad8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	2b0f      	cmp	r3, #15
 8000abe:	d80a      	bhi.n	8000ad6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	6879      	ldr	r1, [r7, #4]
 8000ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac8:	f000 f903 	bl	8000cd2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000acc:	4a06      	ldr	r2, [pc, #24]	@ (8000ae8 <HAL_InitTick+0x5c>)
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	e000      	b.n	8000ad8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ad6:	2301      	movs	r3, #1
}
 8000ad8:	4618      	mov	r0, r3
 8000ada:	3708      	adds	r7, #8
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	2000000c 	.word	0x2000000c
 8000ae4:	20000014 	.word	0x20000014
 8000ae8:	20000010 	.word	0x20000010

08000aec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000af0:	4b05      	ldr	r3, [pc, #20]	@ (8000b08 <HAL_IncTick+0x1c>)
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	461a      	mov	r2, r3
 8000af6:	4b05      	ldr	r3, [pc, #20]	@ (8000b0c <HAL_IncTick+0x20>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	4413      	add	r3, r2
 8000afc:	4a03      	ldr	r2, [pc, #12]	@ (8000b0c <HAL_IncTick+0x20>)
 8000afe:	6013      	str	r3, [r2, #0]
}
 8000b00:	bf00      	nop
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bc80      	pop	{r7}
 8000b06:	4770      	bx	lr
 8000b08:	20000014 	.word	0x20000014
 8000b0c:	200001b8 	.word	0x200001b8

08000b10 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  return uwTick;
 8000b14:	4b02      	ldr	r3, [pc, #8]	@ (8000b20 <HAL_GetTick+0x10>)
 8000b16:	681b      	ldr	r3, [r3, #0]
}
 8000b18:	4618      	mov	r0, r3
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bc80      	pop	{r7}
 8000b1e:	4770      	bx	lr
 8000b20:	200001b8 	.word	0x200001b8

08000b24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b24:	b480      	push	{r7}
 8000b26:	b085      	sub	sp, #20
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	f003 0307 	and.w	r3, r3, #7
 8000b32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b34:	4b0c      	ldr	r3, [pc, #48]	@ (8000b68 <__NVIC_SetPriorityGrouping+0x44>)
 8000b36:	68db      	ldr	r3, [r3, #12]
 8000b38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b3a:	68ba      	ldr	r2, [r7, #8]
 8000b3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b40:	4013      	ands	r3, r2
 8000b42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b48:	68bb      	ldr	r3, [r7, #8]
 8000b4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b4c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b56:	4a04      	ldr	r2, [pc, #16]	@ (8000b68 <__NVIC_SetPriorityGrouping+0x44>)
 8000b58:	68bb      	ldr	r3, [r7, #8]
 8000b5a:	60d3      	str	r3, [r2, #12]
}
 8000b5c:	bf00      	nop
 8000b5e:	3714      	adds	r7, #20
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bc80      	pop	{r7}
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop
 8000b68:	e000ed00 	.word	0xe000ed00

08000b6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b70:	4b04      	ldr	r3, [pc, #16]	@ (8000b84 <__NVIC_GetPriorityGrouping+0x18>)
 8000b72:	68db      	ldr	r3, [r3, #12]
 8000b74:	0a1b      	lsrs	r3, r3, #8
 8000b76:	f003 0307 	and.w	r3, r3, #7
}
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bc80      	pop	{r7}
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop
 8000b84:	e000ed00 	.word	0xe000ed00

08000b88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	b083      	sub	sp, #12
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	4603      	mov	r3, r0
 8000b90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	db0b      	blt.n	8000bb2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b9a:	79fb      	ldrb	r3, [r7, #7]
 8000b9c:	f003 021f 	and.w	r2, r3, #31
 8000ba0:	4906      	ldr	r1, [pc, #24]	@ (8000bbc <__NVIC_EnableIRQ+0x34>)
 8000ba2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ba6:	095b      	lsrs	r3, r3, #5
 8000ba8:	2001      	movs	r0, #1
 8000baa:	fa00 f202 	lsl.w	r2, r0, r2
 8000bae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000bb2:	bf00      	nop
 8000bb4:	370c      	adds	r7, #12
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bc80      	pop	{r7}
 8000bba:	4770      	bx	lr
 8000bbc:	e000e100 	.word	0xe000e100

08000bc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b083      	sub	sp, #12
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	6039      	str	r1, [r7, #0]
 8000bca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	db0a      	blt.n	8000bea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	b2da      	uxtb	r2, r3
 8000bd8:	490c      	ldr	r1, [pc, #48]	@ (8000c0c <__NVIC_SetPriority+0x4c>)
 8000bda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bde:	0112      	lsls	r2, r2, #4
 8000be0:	b2d2      	uxtb	r2, r2
 8000be2:	440b      	add	r3, r1
 8000be4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000be8:	e00a      	b.n	8000c00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	b2da      	uxtb	r2, r3
 8000bee:	4908      	ldr	r1, [pc, #32]	@ (8000c10 <__NVIC_SetPriority+0x50>)
 8000bf0:	79fb      	ldrb	r3, [r7, #7]
 8000bf2:	f003 030f 	and.w	r3, r3, #15
 8000bf6:	3b04      	subs	r3, #4
 8000bf8:	0112      	lsls	r2, r2, #4
 8000bfa:	b2d2      	uxtb	r2, r2
 8000bfc:	440b      	add	r3, r1
 8000bfe:	761a      	strb	r2, [r3, #24]
}
 8000c00:	bf00      	nop
 8000c02:	370c      	adds	r7, #12
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bc80      	pop	{r7}
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop
 8000c0c:	e000e100 	.word	0xe000e100
 8000c10:	e000ed00 	.word	0xe000ed00

08000c14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b089      	sub	sp, #36	@ 0x24
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	60f8      	str	r0, [r7, #12]
 8000c1c:	60b9      	str	r1, [r7, #8]
 8000c1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	f003 0307 	and.w	r3, r3, #7
 8000c26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c28:	69fb      	ldr	r3, [r7, #28]
 8000c2a:	f1c3 0307 	rsb	r3, r3, #7
 8000c2e:	2b04      	cmp	r3, #4
 8000c30:	bf28      	it	cs
 8000c32:	2304      	movcs	r3, #4
 8000c34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c36:	69fb      	ldr	r3, [r7, #28]
 8000c38:	3304      	adds	r3, #4
 8000c3a:	2b06      	cmp	r3, #6
 8000c3c:	d902      	bls.n	8000c44 <NVIC_EncodePriority+0x30>
 8000c3e:	69fb      	ldr	r3, [r7, #28]
 8000c40:	3b03      	subs	r3, #3
 8000c42:	e000      	b.n	8000c46 <NVIC_EncodePriority+0x32>
 8000c44:	2300      	movs	r3, #0
 8000c46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c48:	f04f 32ff 	mov.w	r2, #4294967295
 8000c4c:	69bb      	ldr	r3, [r7, #24]
 8000c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c52:	43da      	mvns	r2, r3
 8000c54:	68bb      	ldr	r3, [r7, #8]
 8000c56:	401a      	ands	r2, r3
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c5c:	f04f 31ff 	mov.w	r1, #4294967295
 8000c60:	697b      	ldr	r3, [r7, #20]
 8000c62:	fa01 f303 	lsl.w	r3, r1, r3
 8000c66:	43d9      	mvns	r1, r3
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c6c:	4313      	orrs	r3, r2
         );
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	3724      	adds	r7, #36	@ 0x24
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bc80      	pop	{r7}
 8000c76:	4770      	bx	lr

08000c78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b082      	sub	sp, #8
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	3b01      	subs	r3, #1
 8000c84:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c88:	d301      	bcc.n	8000c8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	e00f      	b.n	8000cae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c8e:	4a0a      	ldr	r2, [pc, #40]	@ (8000cb8 <SysTick_Config+0x40>)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	3b01      	subs	r3, #1
 8000c94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c96:	210f      	movs	r1, #15
 8000c98:	f04f 30ff 	mov.w	r0, #4294967295
 8000c9c:	f7ff ff90 	bl	8000bc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ca0:	4b05      	ldr	r3, [pc, #20]	@ (8000cb8 <SysTick_Config+0x40>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ca6:	4b04      	ldr	r3, [pc, #16]	@ (8000cb8 <SysTick_Config+0x40>)
 8000ca8:	2207      	movs	r2, #7
 8000caa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cac:	2300      	movs	r3, #0
}
 8000cae:	4618      	mov	r0, r3
 8000cb0:	3708      	adds	r7, #8
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	e000e010 	.word	0xe000e010

08000cbc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b082      	sub	sp, #8
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cc4:	6878      	ldr	r0, [r7, #4]
 8000cc6:	f7ff ff2d 	bl	8000b24 <__NVIC_SetPriorityGrouping>
}
 8000cca:	bf00      	nop
 8000ccc:	3708      	adds	r7, #8
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}

08000cd2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000cd2:	b580      	push	{r7, lr}
 8000cd4:	b086      	sub	sp, #24
 8000cd6:	af00      	add	r7, sp, #0
 8000cd8:	4603      	mov	r3, r0
 8000cda:	60b9      	str	r1, [r7, #8]
 8000cdc:	607a      	str	r2, [r7, #4]
 8000cde:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ce4:	f7ff ff42 	bl	8000b6c <__NVIC_GetPriorityGrouping>
 8000ce8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cea:	687a      	ldr	r2, [r7, #4]
 8000cec:	68b9      	ldr	r1, [r7, #8]
 8000cee:	6978      	ldr	r0, [r7, #20]
 8000cf0:	f7ff ff90 	bl	8000c14 <NVIC_EncodePriority>
 8000cf4:	4602      	mov	r2, r0
 8000cf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cfa:	4611      	mov	r1, r2
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f7ff ff5f 	bl	8000bc0 <__NVIC_SetPriority>
}
 8000d02:	bf00      	nop
 8000d04:	3718      	adds	r7, #24
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}

08000d0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d0a:	b580      	push	{r7, lr}
 8000d0c:	b082      	sub	sp, #8
 8000d0e:	af00      	add	r7, sp, #0
 8000d10:	4603      	mov	r3, r0
 8000d12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f7ff ff35 	bl	8000b88 <__NVIC_EnableIRQ>
}
 8000d1e:	bf00      	nop
 8000d20:	3708      	adds	r7, #8
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}

08000d26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d26:	b580      	push	{r7, lr}
 8000d28:	b082      	sub	sp, #8
 8000d2a:	af00      	add	r7, sp, #0
 8000d2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d2e:	6878      	ldr	r0, [r7, #4]
 8000d30:	f7ff ffa2 	bl	8000c78 <SysTick_Config>
 8000d34:	4603      	mov	r3, r0
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	3708      	adds	r7, #8
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
	...

08000d40 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b085      	sub	sp, #20
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d101      	bne.n	8000d56 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000d52:	2301      	movs	r3, #1
 8000d54:	e043      	b.n	8000dde <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	461a      	mov	r2, r3
 8000d5c:	4b22      	ldr	r3, [pc, #136]	@ (8000de8 <HAL_DMA_Init+0xa8>)
 8000d5e:	4413      	add	r3, r2
 8000d60:	4a22      	ldr	r2, [pc, #136]	@ (8000dec <HAL_DMA_Init+0xac>)
 8000d62:	fba2 2303 	umull	r2, r3, r2, r3
 8000d66:	091b      	lsrs	r3, r3, #4
 8000d68:	009a      	lsls	r2, r3, #2
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	4a1f      	ldr	r2, [pc, #124]	@ (8000df0 <HAL_DMA_Init+0xb0>)
 8000d72:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	2202      	movs	r2, #2
 8000d78:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8000d8a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000d8e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000d98:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	68db      	ldr	r3, [r3, #12]
 8000d9e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000da4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	695b      	ldr	r3, [r3, #20]
 8000daa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000db0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	69db      	ldr	r3, [r3, #28]
 8000db6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000db8:	68fa      	ldr	r2, [r7, #12]
 8000dba:	4313      	orrs	r3, r2
 8000dbc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	68fa      	ldr	r2, [r7, #12]
 8000dc4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	2200      	movs	r2, #0
 8000dca:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	2201      	movs	r2, #1
 8000dd0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000ddc:	2300      	movs	r3, #0
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	3714      	adds	r7, #20
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bc80      	pop	{r7}
 8000de6:	4770      	bx	lr
 8000de8:	bffdfff8 	.word	0xbffdfff8
 8000dec:	cccccccd 	.word	0xcccccccd
 8000df0:	40020000 	.word	0x40020000

08000df4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b086      	sub	sp, #24
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	60f8      	str	r0, [r7, #12]
 8000dfc:	60b9      	str	r1, [r7, #8]
 8000dfe:	607a      	str	r2, [r7, #4]
 8000e00:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000e02:	2300      	movs	r3, #0
 8000e04:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e0c:	2b01      	cmp	r3, #1
 8000e0e:	d101      	bne.n	8000e14 <HAL_DMA_Start_IT+0x20>
 8000e10:	2302      	movs	r3, #2
 8000e12:	e04b      	b.n	8000eac <HAL_DMA_Start_IT+0xb8>
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	2201      	movs	r2, #1
 8000e18:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000e22:	b2db      	uxtb	r3, r3
 8000e24:	2b01      	cmp	r3, #1
 8000e26:	d13a      	bne.n	8000e9e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	2202      	movs	r2, #2
 8000e2c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	2200      	movs	r2, #0
 8000e34:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	681a      	ldr	r2, [r3, #0]
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	f022 0201 	bic.w	r2, r2, #1
 8000e44:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	687a      	ldr	r2, [r7, #4]
 8000e4a:	68b9      	ldr	r1, [r7, #8]
 8000e4c:	68f8      	ldr	r0, [r7, #12]
 8000e4e:	f000 f9eb 	bl	8001228 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d008      	beq.n	8000e6c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	681a      	ldr	r2, [r3, #0]
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	f042 020e 	orr.w	r2, r2, #14
 8000e68:	601a      	str	r2, [r3, #0]
 8000e6a:	e00f      	b.n	8000e8c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	681a      	ldr	r2, [r3, #0]
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	f022 0204 	bic.w	r2, r2, #4
 8000e7a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	681a      	ldr	r2, [r3, #0]
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	f042 020a 	orr.w	r2, r2, #10
 8000e8a:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	681a      	ldr	r2, [r3, #0]
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	f042 0201 	orr.w	r2, r2, #1
 8000e9a:	601a      	str	r2, [r3, #0]
 8000e9c:	e005      	b.n	8000eaa <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8000ea6:	2302      	movs	r3, #2
 8000ea8:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8000eaa:	7dfb      	ldrb	r3, [r7, #23]
}
 8000eac:	4618      	mov	r0, r3
 8000eae:	3718      	adds	r7, #24
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}

08000eb4 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b085      	sub	sp, #20
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000ec6:	b2db      	uxtb	r3, r3
 8000ec8:	2b02      	cmp	r3, #2
 8000eca:	d008      	beq.n	8000ede <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	2204      	movs	r2, #4
 8000ed0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000eda:	2301      	movs	r3, #1
 8000edc:	e020      	b.n	8000f20 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	681a      	ldr	r2, [r3, #0]
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	f022 020e 	bic.w	r2, r2, #14
 8000eec:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	681a      	ldr	r2, [r3, #0]
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f022 0201 	bic.w	r2, r2, #1
 8000efc:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f06:	2101      	movs	r1, #1
 8000f08:	fa01 f202 	lsl.w	r2, r1, r2
 8000f0c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	2201      	movs	r2, #1
 8000f12:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	2200      	movs	r2, #0
 8000f1a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000f1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	3714      	adds	r7, #20
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bc80      	pop	{r7}
 8000f28:	4770      	bx	lr
	...

08000f2c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b084      	sub	sp, #16
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000f34:	2300      	movs	r3, #0
 8000f36:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000f3e:	b2db      	uxtb	r3, r3
 8000f40:	2b02      	cmp	r3, #2
 8000f42:	d005      	beq.n	8000f50 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	2204      	movs	r2, #4
 8000f48:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	73fb      	strb	r3, [r7, #15]
 8000f4e:	e051      	b.n	8000ff4 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	681a      	ldr	r2, [r3, #0]
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f022 020e 	bic.w	r2, r2, #14
 8000f5e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	681a      	ldr	r2, [r3, #0]
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	f022 0201 	bic.w	r2, r2, #1
 8000f6e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4a22      	ldr	r2, [pc, #136]	@ (8001000 <HAL_DMA_Abort_IT+0xd4>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d029      	beq.n	8000fce <HAL_DMA_Abort_IT+0xa2>
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	4a21      	ldr	r2, [pc, #132]	@ (8001004 <HAL_DMA_Abort_IT+0xd8>)
 8000f80:	4293      	cmp	r3, r2
 8000f82:	d022      	beq.n	8000fca <HAL_DMA_Abort_IT+0x9e>
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4a1f      	ldr	r2, [pc, #124]	@ (8001008 <HAL_DMA_Abort_IT+0xdc>)
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d01a      	beq.n	8000fc4 <HAL_DMA_Abort_IT+0x98>
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	4a1e      	ldr	r2, [pc, #120]	@ (800100c <HAL_DMA_Abort_IT+0xe0>)
 8000f94:	4293      	cmp	r3, r2
 8000f96:	d012      	beq.n	8000fbe <HAL_DMA_Abort_IT+0x92>
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4a1c      	ldr	r2, [pc, #112]	@ (8001010 <HAL_DMA_Abort_IT+0xe4>)
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	d00a      	beq.n	8000fb8 <HAL_DMA_Abort_IT+0x8c>
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4a1b      	ldr	r2, [pc, #108]	@ (8001014 <HAL_DMA_Abort_IT+0xe8>)
 8000fa8:	4293      	cmp	r3, r2
 8000faa:	d102      	bne.n	8000fb2 <HAL_DMA_Abort_IT+0x86>
 8000fac:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000fb0:	e00e      	b.n	8000fd0 <HAL_DMA_Abort_IT+0xa4>
 8000fb2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000fb6:	e00b      	b.n	8000fd0 <HAL_DMA_Abort_IT+0xa4>
 8000fb8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000fbc:	e008      	b.n	8000fd0 <HAL_DMA_Abort_IT+0xa4>
 8000fbe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fc2:	e005      	b.n	8000fd0 <HAL_DMA_Abort_IT+0xa4>
 8000fc4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000fc8:	e002      	b.n	8000fd0 <HAL_DMA_Abort_IT+0xa4>
 8000fca:	2310      	movs	r3, #16
 8000fcc:	e000      	b.n	8000fd0 <HAL_DMA_Abort_IT+0xa4>
 8000fce:	2301      	movs	r3, #1
 8000fd0:	4a11      	ldr	r2, [pc, #68]	@ (8001018 <HAL_DMA_Abort_IT+0xec>)
 8000fd2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	2200      	movs	r2, #0
 8000fe0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d003      	beq.n	8000ff4 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	4798      	blx	r3
    } 
  }
  return status;
 8000ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3710      	adds	r7, #16
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40020008 	.word	0x40020008
 8001004:	4002001c 	.word	0x4002001c
 8001008:	40020030 	.word	0x40020030
 800100c:	40020044 	.word	0x40020044
 8001010:	40020058 	.word	0x40020058
 8001014:	4002006c 	.word	0x4002006c
 8001018:	40020000 	.word	0x40020000

0800101c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b084      	sub	sp, #16
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001038:	2204      	movs	r2, #4
 800103a:	409a      	lsls	r2, r3
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	4013      	ands	r3, r2
 8001040:	2b00      	cmp	r3, #0
 8001042:	d04f      	beq.n	80010e4 <HAL_DMA_IRQHandler+0xc8>
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	f003 0304 	and.w	r3, r3, #4
 800104a:	2b00      	cmp	r3, #0
 800104c:	d04a      	beq.n	80010e4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f003 0320 	and.w	r3, r3, #32
 8001058:	2b00      	cmp	r3, #0
 800105a:	d107      	bne.n	800106c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	681a      	ldr	r2, [r3, #0]
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f022 0204 	bic.w	r2, r2, #4
 800106a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a66      	ldr	r2, [pc, #408]	@ (800120c <HAL_DMA_IRQHandler+0x1f0>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d029      	beq.n	80010ca <HAL_DMA_IRQHandler+0xae>
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4a65      	ldr	r2, [pc, #404]	@ (8001210 <HAL_DMA_IRQHandler+0x1f4>)
 800107c:	4293      	cmp	r3, r2
 800107e:	d022      	beq.n	80010c6 <HAL_DMA_IRQHandler+0xaa>
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4a63      	ldr	r2, [pc, #396]	@ (8001214 <HAL_DMA_IRQHandler+0x1f8>)
 8001086:	4293      	cmp	r3, r2
 8001088:	d01a      	beq.n	80010c0 <HAL_DMA_IRQHandler+0xa4>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4a62      	ldr	r2, [pc, #392]	@ (8001218 <HAL_DMA_IRQHandler+0x1fc>)
 8001090:	4293      	cmp	r3, r2
 8001092:	d012      	beq.n	80010ba <HAL_DMA_IRQHandler+0x9e>
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a60      	ldr	r2, [pc, #384]	@ (800121c <HAL_DMA_IRQHandler+0x200>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d00a      	beq.n	80010b4 <HAL_DMA_IRQHandler+0x98>
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	4a5f      	ldr	r2, [pc, #380]	@ (8001220 <HAL_DMA_IRQHandler+0x204>)
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d102      	bne.n	80010ae <HAL_DMA_IRQHandler+0x92>
 80010a8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80010ac:	e00e      	b.n	80010cc <HAL_DMA_IRQHandler+0xb0>
 80010ae:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80010b2:	e00b      	b.n	80010cc <HAL_DMA_IRQHandler+0xb0>
 80010b4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80010b8:	e008      	b.n	80010cc <HAL_DMA_IRQHandler+0xb0>
 80010ba:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80010be:	e005      	b.n	80010cc <HAL_DMA_IRQHandler+0xb0>
 80010c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80010c4:	e002      	b.n	80010cc <HAL_DMA_IRQHandler+0xb0>
 80010c6:	2340      	movs	r3, #64	@ 0x40
 80010c8:	e000      	b.n	80010cc <HAL_DMA_IRQHandler+0xb0>
 80010ca:	2304      	movs	r3, #4
 80010cc:	4a55      	ldr	r2, [pc, #340]	@ (8001224 <HAL_DMA_IRQHandler+0x208>)
 80010ce:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	f000 8094 	beq.w	8001202 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010de:	6878      	ldr	r0, [r7, #4]
 80010e0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80010e2:	e08e      	b.n	8001202 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010e8:	2202      	movs	r2, #2
 80010ea:	409a      	lsls	r2, r3
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	4013      	ands	r3, r2
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d056      	beq.n	80011a2 <HAL_DMA_IRQHandler+0x186>
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	f003 0302 	and.w	r3, r3, #2
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d051      	beq.n	80011a2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f003 0320 	and.w	r3, r3, #32
 8001108:	2b00      	cmp	r3, #0
 800110a:	d10b      	bne.n	8001124 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f022 020a 	bic.w	r2, r2, #10
 800111a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	2201      	movs	r2, #1
 8001120:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a38      	ldr	r2, [pc, #224]	@ (800120c <HAL_DMA_IRQHandler+0x1f0>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d029      	beq.n	8001182 <HAL_DMA_IRQHandler+0x166>
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	4a37      	ldr	r2, [pc, #220]	@ (8001210 <HAL_DMA_IRQHandler+0x1f4>)
 8001134:	4293      	cmp	r3, r2
 8001136:	d022      	beq.n	800117e <HAL_DMA_IRQHandler+0x162>
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	4a35      	ldr	r2, [pc, #212]	@ (8001214 <HAL_DMA_IRQHandler+0x1f8>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d01a      	beq.n	8001178 <HAL_DMA_IRQHandler+0x15c>
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4a34      	ldr	r2, [pc, #208]	@ (8001218 <HAL_DMA_IRQHandler+0x1fc>)
 8001148:	4293      	cmp	r3, r2
 800114a:	d012      	beq.n	8001172 <HAL_DMA_IRQHandler+0x156>
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a32      	ldr	r2, [pc, #200]	@ (800121c <HAL_DMA_IRQHandler+0x200>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d00a      	beq.n	800116c <HAL_DMA_IRQHandler+0x150>
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4a31      	ldr	r2, [pc, #196]	@ (8001220 <HAL_DMA_IRQHandler+0x204>)
 800115c:	4293      	cmp	r3, r2
 800115e:	d102      	bne.n	8001166 <HAL_DMA_IRQHandler+0x14a>
 8001160:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001164:	e00e      	b.n	8001184 <HAL_DMA_IRQHandler+0x168>
 8001166:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800116a:	e00b      	b.n	8001184 <HAL_DMA_IRQHandler+0x168>
 800116c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001170:	e008      	b.n	8001184 <HAL_DMA_IRQHandler+0x168>
 8001172:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001176:	e005      	b.n	8001184 <HAL_DMA_IRQHandler+0x168>
 8001178:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800117c:	e002      	b.n	8001184 <HAL_DMA_IRQHandler+0x168>
 800117e:	2320      	movs	r3, #32
 8001180:	e000      	b.n	8001184 <HAL_DMA_IRQHandler+0x168>
 8001182:	2302      	movs	r3, #2
 8001184:	4a27      	ldr	r2, [pc, #156]	@ (8001224 <HAL_DMA_IRQHandler+0x208>)
 8001186:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2200      	movs	r2, #0
 800118c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001194:	2b00      	cmp	r3, #0
 8001196:	d034      	beq.n	8001202 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800119c:	6878      	ldr	r0, [r7, #4]
 800119e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80011a0:	e02f      	b.n	8001202 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011a6:	2208      	movs	r2, #8
 80011a8:	409a      	lsls	r2, r3
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	4013      	ands	r3, r2
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d028      	beq.n	8001204 <HAL_DMA_IRQHandler+0x1e8>
 80011b2:	68bb      	ldr	r3, [r7, #8]
 80011b4:	f003 0308 	and.w	r3, r3, #8
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d023      	beq.n	8001204 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	681a      	ldr	r2, [r3, #0]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f022 020e 	bic.w	r2, r2, #14
 80011ca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80011d4:	2101      	movs	r1, #1
 80011d6:	fa01 f202 	lsl.w	r2, r1, r2
 80011da:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2201      	movs	r2, #1
 80011e0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2201      	movs	r2, #1
 80011e6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	2200      	movs	r2, #0
 80011ee:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d004      	beq.n	8001204 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011fe:	6878      	ldr	r0, [r7, #4]
 8001200:	4798      	blx	r3
    }
  }
  return;
 8001202:	bf00      	nop
 8001204:	bf00      	nop
}
 8001206:	3710      	adds	r7, #16
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40020008 	.word	0x40020008
 8001210:	4002001c 	.word	0x4002001c
 8001214:	40020030 	.word	0x40020030
 8001218:	40020044 	.word	0x40020044
 800121c:	40020058 	.word	0x40020058
 8001220:	4002006c 	.word	0x4002006c
 8001224:	40020000 	.word	0x40020000

08001228 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001228:	b480      	push	{r7}
 800122a:	b085      	sub	sp, #20
 800122c:	af00      	add	r7, sp, #0
 800122e:	60f8      	str	r0, [r7, #12]
 8001230:	60b9      	str	r1, [r7, #8]
 8001232:	607a      	str	r2, [r7, #4]
 8001234:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800123e:	2101      	movs	r1, #1
 8001240:	fa01 f202 	lsl.w	r2, r1, r2
 8001244:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	683a      	ldr	r2, [r7, #0]
 800124c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	2b10      	cmp	r3, #16
 8001254:	d108      	bne.n	8001268 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	687a      	ldr	r2, [r7, #4]
 800125c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	68ba      	ldr	r2, [r7, #8]
 8001264:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001266:	e007      	b.n	8001278 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	68ba      	ldr	r2, [r7, #8]
 800126e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	687a      	ldr	r2, [r7, #4]
 8001276:	60da      	str	r2, [r3, #12]
}
 8001278:	bf00      	nop
 800127a:	3714      	adds	r7, #20
 800127c:	46bd      	mov	sp, r7
 800127e:	bc80      	pop	{r7}
 8001280:	4770      	bx	lr
	...

08001284 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001284:	b480      	push	{r7}
 8001286:	b08b      	sub	sp, #44	@ 0x2c
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
 800128c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800128e:	2300      	movs	r3, #0
 8001290:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001292:	2300      	movs	r3, #0
 8001294:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001296:	e169      	b.n	800156c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001298:	2201      	movs	r2, #1
 800129a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800129c:	fa02 f303 	lsl.w	r3, r2, r3
 80012a0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	69fa      	ldr	r2, [r7, #28]
 80012a8:	4013      	ands	r3, r2
 80012aa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80012ac:	69ba      	ldr	r2, [r7, #24]
 80012ae:	69fb      	ldr	r3, [r7, #28]
 80012b0:	429a      	cmp	r2, r3
 80012b2:	f040 8158 	bne.w	8001566 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	4a9a      	ldr	r2, [pc, #616]	@ (8001524 <HAL_GPIO_Init+0x2a0>)
 80012bc:	4293      	cmp	r3, r2
 80012be:	d05e      	beq.n	800137e <HAL_GPIO_Init+0xfa>
 80012c0:	4a98      	ldr	r2, [pc, #608]	@ (8001524 <HAL_GPIO_Init+0x2a0>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d875      	bhi.n	80013b2 <HAL_GPIO_Init+0x12e>
 80012c6:	4a98      	ldr	r2, [pc, #608]	@ (8001528 <HAL_GPIO_Init+0x2a4>)
 80012c8:	4293      	cmp	r3, r2
 80012ca:	d058      	beq.n	800137e <HAL_GPIO_Init+0xfa>
 80012cc:	4a96      	ldr	r2, [pc, #600]	@ (8001528 <HAL_GPIO_Init+0x2a4>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d86f      	bhi.n	80013b2 <HAL_GPIO_Init+0x12e>
 80012d2:	4a96      	ldr	r2, [pc, #600]	@ (800152c <HAL_GPIO_Init+0x2a8>)
 80012d4:	4293      	cmp	r3, r2
 80012d6:	d052      	beq.n	800137e <HAL_GPIO_Init+0xfa>
 80012d8:	4a94      	ldr	r2, [pc, #592]	@ (800152c <HAL_GPIO_Init+0x2a8>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d869      	bhi.n	80013b2 <HAL_GPIO_Init+0x12e>
 80012de:	4a94      	ldr	r2, [pc, #592]	@ (8001530 <HAL_GPIO_Init+0x2ac>)
 80012e0:	4293      	cmp	r3, r2
 80012e2:	d04c      	beq.n	800137e <HAL_GPIO_Init+0xfa>
 80012e4:	4a92      	ldr	r2, [pc, #584]	@ (8001530 <HAL_GPIO_Init+0x2ac>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d863      	bhi.n	80013b2 <HAL_GPIO_Init+0x12e>
 80012ea:	4a92      	ldr	r2, [pc, #584]	@ (8001534 <HAL_GPIO_Init+0x2b0>)
 80012ec:	4293      	cmp	r3, r2
 80012ee:	d046      	beq.n	800137e <HAL_GPIO_Init+0xfa>
 80012f0:	4a90      	ldr	r2, [pc, #576]	@ (8001534 <HAL_GPIO_Init+0x2b0>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d85d      	bhi.n	80013b2 <HAL_GPIO_Init+0x12e>
 80012f6:	2b12      	cmp	r3, #18
 80012f8:	d82a      	bhi.n	8001350 <HAL_GPIO_Init+0xcc>
 80012fa:	2b12      	cmp	r3, #18
 80012fc:	d859      	bhi.n	80013b2 <HAL_GPIO_Init+0x12e>
 80012fe:	a201      	add	r2, pc, #4	@ (adr r2, 8001304 <HAL_GPIO_Init+0x80>)
 8001300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001304:	0800137f 	.word	0x0800137f
 8001308:	08001359 	.word	0x08001359
 800130c:	0800136b 	.word	0x0800136b
 8001310:	080013ad 	.word	0x080013ad
 8001314:	080013b3 	.word	0x080013b3
 8001318:	080013b3 	.word	0x080013b3
 800131c:	080013b3 	.word	0x080013b3
 8001320:	080013b3 	.word	0x080013b3
 8001324:	080013b3 	.word	0x080013b3
 8001328:	080013b3 	.word	0x080013b3
 800132c:	080013b3 	.word	0x080013b3
 8001330:	080013b3 	.word	0x080013b3
 8001334:	080013b3 	.word	0x080013b3
 8001338:	080013b3 	.word	0x080013b3
 800133c:	080013b3 	.word	0x080013b3
 8001340:	080013b3 	.word	0x080013b3
 8001344:	080013b3 	.word	0x080013b3
 8001348:	08001361 	.word	0x08001361
 800134c:	08001375 	.word	0x08001375
 8001350:	4a79      	ldr	r2, [pc, #484]	@ (8001538 <HAL_GPIO_Init+0x2b4>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d013      	beq.n	800137e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001356:	e02c      	b.n	80013b2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	68db      	ldr	r3, [r3, #12]
 800135c:	623b      	str	r3, [r7, #32]
          break;
 800135e:	e029      	b.n	80013b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	68db      	ldr	r3, [r3, #12]
 8001364:	3304      	adds	r3, #4
 8001366:	623b      	str	r3, [r7, #32]
          break;
 8001368:	e024      	b.n	80013b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	68db      	ldr	r3, [r3, #12]
 800136e:	3308      	adds	r3, #8
 8001370:	623b      	str	r3, [r7, #32]
          break;
 8001372:	e01f      	b.n	80013b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	68db      	ldr	r3, [r3, #12]
 8001378:	330c      	adds	r3, #12
 800137a:	623b      	str	r3, [r7, #32]
          break;
 800137c:	e01a      	b.n	80013b4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d102      	bne.n	800138c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001386:	2304      	movs	r3, #4
 8001388:	623b      	str	r3, [r7, #32]
          break;
 800138a:	e013      	b.n	80013b4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	689b      	ldr	r3, [r3, #8]
 8001390:	2b01      	cmp	r3, #1
 8001392:	d105      	bne.n	80013a0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001394:	2308      	movs	r3, #8
 8001396:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	69fa      	ldr	r2, [r7, #28]
 800139c:	611a      	str	r2, [r3, #16]
          break;
 800139e:	e009      	b.n	80013b4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80013a0:	2308      	movs	r3, #8
 80013a2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	69fa      	ldr	r2, [r7, #28]
 80013a8:	615a      	str	r2, [r3, #20]
          break;
 80013aa:	e003      	b.n	80013b4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80013ac:	2300      	movs	r3, #0
 80013ae:	623b      	str	r3, [r7, #32]
          break;
 80013b0:	e000      	b.n	80013b4 <HAL_GPIO_Init+0x130>
          break;
 80013b2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80013b4:	69bb      	ldr	r3, [r7, #24]
 80013b6:	2bff      	cmp	r3, #255	@ 0xff
 80013b8:	d801      	bhi.n	80013be <HAL_GPIO_Init+0x13a>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	e001      	b.n	80013c2 <HAL_GPIO_Init+0x13e>
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	3304      	adds	r3, #4
 80013c2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80013c4:	69bb      	ldr	r3, [r7, #24]
 80013c6:	2bff      	cmp	r3, #255	@ 0xff
 80013c8:	d802      	bhi.n	80013d0 <HAL_GPIO_Init+0x14c>
 80013ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013cc:	009b      	lsls	r3, r3, #2
 80013ce:	e002      	b.n	80013d6 <HAL_GPIO_Init+0x152>
 80013d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013d2:	3b08      	subs	r3, #8
 80013d4:	009b      	lsls	r3, r3, #2
 80013d6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	681a      	ldr	r2, [r3, #0]
 80013dc:	210f      	movs	r1, #15
 80013de:	693b      	ldr	r3, [r7, #16]
 80013e0:	fa01 f303 	lsl.w	r3, r1, r3
 80013e4:	43db      	mvns	r3, r3
 80013e6:	401a      	ands	r2, r3
 80013e8:	6a39      	ldr	r1, [r7, #32]
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	fa01 f303 	lsl.w	r3, r1, r3
 80013f0:	431a      	orrs	r2, r3
 80013f2:	697b      	ldr	r3, [r7, #20]
 80013f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013fe:	2b00      	cmp	r3, #0
 8001400:	f000 80b1 	beq.w	8001566 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001404:	4b4d      	ldr	r3, [pc, #308]	@ (800153c <HAL_GPIO_Init+0x2b8>)
 8001406:	699b      	ldr	r3, [r3, #24]
 8001408:	4a4c      	ldr	r2, [pc, #304]	@ (800153c <HAL_GPIO_Init+0x2b8>)
 800140a:	f043 0301 	orr.w	r3, r3, #1
 800140e:	6193      	str	r3, [r2, #24]
 8001410:	4b4a      	ldr	r3, [pc, #296]	@ (800153c <HAL_GPIO_Init+0x2b8>)
 8001412:	699b      	ldr	r3, [r3, #24]
 8001414:	f003 0301 	and.w	r3, r3, #1
 8001418:	60bb      	str	r3, [r7, #8]
 800141a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800141c:	4a48      	ldr	r2, [pc, #288]	@ (8001540 <HAL_GPIO_Init+0x2bc>)
 800141e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001420:	089b      	lsrs	r3, r3, #2
 8001422:	3302      	adds	r3, #2
 8001424:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001428:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800142a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800142c:	f003 0303 	and.w	r3, r3, #3
 8001430:	009b      	lsls	r3, r3, #2
 8001432:	220f      	movs	r2, #15
 8001434:	fa02 f303 	lsl.w	r3, r2, r3
 8001438:	43db      	mvns	r3, r3
 800143a:	68fa      	ldr	r2, [r7, #12]
 800143c:	4013      	ands	r3, r2
 800143e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	4a40      	ldr	r2, [pc, #256]	@ (8001544 <HAL_GPIO_Init+0x2c0>)
 8001444:	4293      	cmp	r3, r2
 8001446:	d013      	beq.n	8001470 <HAL_GPIO_Init+0x1ec>
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	4a3f      	ldr	r2, [pc, #252]	@ (8001548 <HAL_GPIO_Init+0x2c4>)
 800144c:	4293      	cmp	r3, r2
 800144e:	d00d      	beq.n	800146c <HAL_GPIO_Init+0x1e8>
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	4a3e      	ldr	r2, [pc, #248]	@ (800154c <HAL_GPIO_Init+0x2c8>)
 8001454:	4293      	cmp	r3, r2
 8001456:	d007      	beq.n	8001468 <HAL_GPIO_Init+0x1e4>
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	4a3d      	ldr	r2, [pc, #244]	@ (8001550 <HAL_GPIO_Init+0x2cc>)
 800145c:	4293      	cmp	r3, r2
 800145e:	d101      	bne.n	8001464 <HAL_GPIO_Init+0x1e0>
 8001460:	2303      	movs	r3, #3
 8001462:	e006      	b.n	8001472 <HAL_GPIO_Init+0x1ee>
 8001464:	2304      	movs	r3, #4
 8001466:	e004      	b.n	8001472 <HAL_GPIO_Init+0x1ee>
 8001468:	2302      	movs	r3, #2
 800146a:	e002      	b.n	8001472 <HAL_GPIO_Init+0x1ee>
 800146c:	2301      	movs	r3, #1
 800146e:	e000      	b.n	8001472 <HAL_GPIO_Init+0x1ee>
 8001470:	2300      	movs	r3, #0
 8001472:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001474:	f002 0203 	and.w	r2, r2, #3
 8001478:	0092      	lsls	r2, r2, #2
 800147a:	4093      	lsls	r3, r2
 800147c:	68fa      	ldr	r2, [r7, #12]
 800147e:	4313      	orrs	r3, r2
 8001480:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001482:	492f      	ldr	r1, [pc, #188]	@ (8001540 <HAL_GPIO_Init+0x2bc>)
 8001484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001486:	089b      	lsrs	r3, r3, #2
 8001488:	3302      	adds	r3, #2
 800148a:	68fa      	ldr	r2, [r7, #12]
 800148c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001498:	2b00      	cmp	r3, #0
 800149a:	d006      	beq.n	80014aa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800149c:	4b2d      	ldr	r3, [pc, #180]	@ (8001554 <HAL_GPIO_Init+0x2d0>)
 800149e:	689a      	ldr	r2, [r3, #8]
 80014a0:	492c      	ldr	r1, [pc, #176]	@ (8001554 <HAL_GPIO_Init+0x2d0>)
 80014a2:	69bb      	ldr	r3, [r7, #24]
 80014a4:	4313      	orrs	r3, r2
 80014a6:	608b      	str	r3, [r1, #8]
 80014a8:	e006      	b.n	80014b8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80014aa:	4b2a      	ldr	r3, [pc, #168]	@ (8001554 <HAL_GPIO_Init+0x2d0>)
 80014ac:	689a      	ldr	r2, [r3, #8]
 80014ae:	69bb      	ldr	r3, [r7, #24]
 80014b0:	43db      	mvns	r3, r3
 80014b2:	4928      	ldr	r1, [pc, #160]	@ (8001554 <HAL_GPIO_Init+0x2d0>)
 80014b4:	4013      	ands	r3, r2
 80014b6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d006      	beq.n	80014d2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80014c4:	4b23      	ldr	r3, [pc, #140]	@ (8001554 <HAL_GPIO_Init+0x2d0>)
 80014c6:	68da      	ldr	r2, [r3, #12]
 80014c8:	4922      	ldr	r1, [pc, #136]	@ (8001554 <HAL_GPIO_Init+0x2d0>)
 80014ca:	69bb      	ldr	r3, [r7, #24]
 80014cc:	4313      	orrs	r3, r2
 80014ce:	60cb      	str	r3, [r1, #12]
 80014d0:	e006      	b.n	80014e0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80014d2:	4b20      	ldr	r3, [pc, #128]	@ (8001554 <HAL_GPIO_Init+0x2d0>)
 80014d4:	68da      	ldr	r2, [r3, #12]
 80014d6:	69bb      	ldr	r3, [r7, #24]
 80014d8:	43db      	mvns	r3, r3
 80014da:	491e      	ldr	r1, [pc, #120]	@ (8001554 <HAL_GPIO_Init+0x2d0>)
 80014dc:	4013      	ands	r3, r2
 80014de:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d006      	beq.n	80014fa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80014ec:	4b19      	ldr	r3, [pc, #100]	@ (8001554 <HAL_GPIO_Init+0x2d0>)
 80014ee:	685a      	ldr	r2, [r3, #4]
 80014f0:	4918      	ldr	r1, [pc, #96]	@ (8001554 <HAL_GPIO_Init+0x2d0>)
 80014f2:	69bb      	ldr	r3, [r7, #24]
 80014f4:	4313      	orrs	r3, r2
 80014f6:	604b      	str	r3, [r1, #4]
 80014f8:	e006      	b.n	8001508 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80014fa:	4b16      	ldr	r3, [pc, #88]	@ (8001554 <HAL_GPIO_Init+0x2d0>)
 80014fc:	685a      	ldr	r2, [r3, #4]
 80014fe:	69bb      	ldr	r3, [r7, #24]
 8001500:	43db      	mvns	r3, r3
 8001502:	4914      	ldr	r1, [pc, #80]	@ (8001554 <HAL_GPIO_Init+0x2d0>)
 8001504:	4013      	ands	r3, r2
 8001506:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001510:	2b00      	cmp	r3, #0
 8001512:	d021      	beq.n	8001558 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001514:	4b0f      	ldr	r3, [pc, #60]	@ (8001554 <HAL_GPIO_Init+0x2d0>)
 8001516:	681a      	ldr	r2, [r3, #0]
 8001518:	490e      	ldr	r1, [pc, #56]	@ (8001554 <HAL_GPIO_Init+0x2d0>)
 800151a:	69bb      	ldr	r3, [r7, #24]
 800151c:	4313      	orrs	r3, r2
 800151e:	600b      	str	r3, [r1, #0]
 8001520:	e021      	b.n	8001566 <HAL_GPIO_Init+0x2e2>
 8001522:	bf00      	nop
 8001524:	10320000 	.word	0x10320000
 8001528:	10310000 	.word	0x10310000
 800152c:	10220000 	.word	0x10220000
 8001530:	10210000 	.word	0x10210000
 8001534:	10120000 	.word	0x10120000
 8001538:	10110000 	.word	0x10110000
 800153c:	40021000 	.word	0x40021000
 8001540:	40010000 	.word	0x40010000
 8001544:	40010800 	.word	0x40010800
 8001548:	40010c00 	.word	0x40010c00
 800154c:	40011000 	.word	0x40011000
 8001550:	40011400 	.word	0x40011400
 8001554:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001558:	4b0b      	ldr	r3, [pc, #44]	@ (8001588 <HAL_GPIO_Init+0x304>)
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	69bb      	ldr	r3, [r7, #24]
 800155e:	43db      	mvns	r3, r3
 8001560:	4909      	ldr	r1, [pc, #36]	@ (8001588 <HAL_GPIO_Init+0x304>)
 8001562:	4013      	ands	r3, r2
 8001564:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001568:	3301      	adds	r3, #1
 800156a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001572:	fa22 f303 	lsr.w	r3, r2, r3
 8001576:	2b00      	cmp	r3, #0
 8001578:	f47f ae8e 	bne.w	8001298 <HAL_GPIO_Init+0x14>
  }
}
 800157c:	bf00      	nop
 800157e:	bf00      	nop
 8001580:	372c      	adds	r7, #44	@ 0x2c
 8001582:	46bd      	mov	sp, r7
 8001584:	bc80      	pop	{r7}
 8001586:	4770      	bx	lr
 8001588:	40010400 	.word	0x40010400

0800158c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800158c:	b480      	push	{r7}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
 8001594:	460b      	mov	r3, r1
 8001596:	807b      	strh	r3, [r7, #2]
 8001598:	4613      	mov	r3, r2
 800159a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800159c:	787b      	ldrb	r3, [r7, #1]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d003      	beq.n	80015aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015a2:	887a      	ldrh	r2, [r7, #2]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80015a8:	e003      	b.n	80015b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80015aa:	887b      	ldrh	r3, [r7, #2]
 80015ac:	041a      	lsls	r2, r3, #16
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	611a      	str	r2, [r3, #16]
}
 80015b2:	bf00      	nop
 80015b4:	370c      	adds	r7, #12
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bc80      	pop	{r7}
 80015ba:	4770      	bx	lr

080015bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b086      	sub	sp, #24
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d101      	bne.n	80015ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
 80015cc:	e272      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f003 0301 	and.w	r3, r3, #1
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	f000 8087 	beq.w	80016ea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80015dc:	4b92      	ldr	r3, [pc, #584]	@ (8001828 <HAL_RCC_OscConfig+0x26c>)
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	f003 030c 	and.w	r3, r3, #12
 80015e4:	2b04      	cmp	r3, #4
 80015e6:	d00c      	beq.n	8001602 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80015e8:	4b8f      	ldr	r3, [pc, #572]	@ (8001828 <HAL_RCC_OscConfig+0x26c>)
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	f003 030c 	and.w	r3, r3, #12
 80015f0:	2b08      	cmp	r3, #8
 80015f2:	d112      	bne.n	800161a <HAL_RCC_OscConfig+0x5e>
 80015f4:	4b8c      	ldr	r3, [pc, #560]	@ (8001828 <HAL_RCC_OscConfig+0x26c>)
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001600:	d10b      	bne.n	800161a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001602:	4b89      	ldr	r3, [pc, #548]	@ (8001828 <HAL_RCC_OscConfig+0x26c>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800160a:	2b00      	cmp	r3, #0
 800160c:	d06c      	beq.n	80016e8 <HAL_RCC_OscConfig+0x12c>
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d168      	bne.n	80016e8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001616:	2301      	movs	r3, #1
 8001618:	e24c      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001622:	d106      	bne.n	8001632 <HAL_RCC_OscConfig+0x76>
 8001624:	4b80      	ldr	r3, [pc, #512]	@ (8001828 <HAL_RCC_OscConfig+0x26c>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a7f      	ldr	r2, [pc, #508]	@ (8001828 <HAL_RCC_OscConfig+0x26c>)
 800162a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800162e:	6013      	str	r3, [r2, #0]
 8001630:	e02e      	b.n	8001690 <HAL_RCC_OscConfig+0xd4>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d10c      	bne.n	8001654 <HAL_RCC_OscConfig+0x98>
 800163a:	4b7b      	ldr	r3, [pc, #492]	@ (8001828 <HAL_RCC_OscConfig+0x26c>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4a7a      	ldr	r2, [pc, #488]	@ (8001828 <HAL_RCC_OscConfig+0x26c>)
 8001640:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001644:	6013      	str	r3, [r2, #0]
 8001646:	4b78      	ldr	r3, [pc, #480]	@ (8001828 <HAL_RCC_OscConfig+0x26c>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4a77      	ldr	r2, [pc, #476]	@ (8001828 <HAL_RCC_OscConfig+0x26c>)
 800164c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001650:	6013      	str	r3, [r2, #0]
 8001652:	e01d      	b.n	8001690 <HAL_RCC_OscConfig+0xd4>
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800165c:	d10c      	bne.n	8001678 <HAL_RCC_OscConfig+0xbc>
 800165e:	4b72      	ldr	r3, [pc, #456]	@ (8001828 <HAL_RCC_OscConfig+0x26c>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a71      	ldr	r2, [pc, #452]	@ (8001828 <HAL_RCC_OscConfig+0x26c>)
 8001664:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001668:	6013      	str	r3, [r2, #0]
 800166a:	4b6f      	ldr	r3, [pc, #444]	@ (8001828 <HAL_RCC_OscConfig+0x26c>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4a6e      	ldr	r2, [pc, #440]	@ (8001828 <HAL_RCC_OscConfig+0x26c>)
 8001670:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001674:	6013      	str	r3, [r2, #0]
 8001676:	e00b      	b.n	8001690 <HAL_RCC_OscConfig+0xd4>
 8001678:	4b6b      	ldr	r3, [pc, #428]	@ (8001828 <HAL_RCC_OscConfig+0x26c>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a6a      	ldr	r2, [pc, #424]	@ (8001828 <HAL_RCC_OscConfig+0x26c>)
 800167e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001682:	6013      	str	r3, [r2, #0]
 8001684:	4b68      	ldr	r3, [pc, #416]	@ (8001828 <HAL_RCC_OscConfig+0x26c>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a67      	ldr	r2, [pc, #412]	@ (8001828 <HAL_RCC_OscConfig+0x26c>)
 800168a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800168e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d013      	beq.n	80016c0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001698:	f7ff fa3a 	bl	8000b10 <HAL_GetTick>
 800169c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800169e:	e008      	b.n	80016b2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016a0:	f7ff fa36 	bl	8000b10 <HAL_GetTick>
 80016a4:	4602      	mov	r2, r0
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	2b64      	cmp	r3, #100	@ 0x64
 80016ac:	d901      	bls.n	80016b2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80016ae:	2303      	movs	r3, #3
 80016b0:	e200      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016b2:	4b5d      	ldr	r3, [pc, #372]	@ (8001828 <HAL_RCC_OscConfig+0x26c>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d0f0      	beq.n	80016a0 <HAL_RCC_OscConfig+0xe4>
 80016be:	e014      	b.n	80016ea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016c0:	f7ff fa26 	bl	8000b10 <HAL_GetTick>
 80016c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016c6:	e008      	b.n	80016da <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016c8:	f7ff fa22 	bl	8000b10 <HAL_GetTick>
 80016cc:	4602      	mov	r2, r0
 80016ce:	693b      	ldr	r3, [r7, #16]
 80016d0:	1ad3      	subs	r3, r2, r3
 80016d2:	2b64      	cmp	r3, #100	@ 0x64
 80016d4:	d901      	bls.n	80016da <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80016d6:	2303      	movs	r3, #3
 80016d8:	e1ec      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016da:	4b53      	ldr	r3, [pc, #332]	@ (8001828 <HAL_RCC_OscConfig+0x26c>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d1f0      	bne.n	80016c8 <HAL_RCC_OscConfig+0x10c>
 80016e6:	e000      	b.n	80016ea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f003 0302 	and.w	r3, r3, #2
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d063      	beq.n	80017be <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80016f6:	4b4c      	ldr	r3, [pc, #304]	@ (8001828 <HAL_RCC_OscConfig+0x26c>)
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	f003 030c 	and.w	r3, r3, #12
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d00b      	beq.n	800171a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001702:	4b49      	ldr	r3, [pc, #292]	@ (8001828 <HAL_RCC_OscConfig+0x26c>)
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	f003 030c 	and.w	r3, r3, #12
 800170a:	2b08      	cmp	r3, #8
 800170c:	d11c      	bne.n	8001748 <HAL_RCC_OscConfig+0x18c>
 800170e:	4b46      	ldr	r3, [pc, #280]	@ (8001828 <HAL_RCC_OscConfig+0x26c>)
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001716:	2b00      	cmp	r3, #0
 8001718:	d116      	bne.n	8001748 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800171a:	4b43      	ldr	r3, [pc, #268]	@ (8001828 <HAL_RCC_OscConfig+0x26c>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f003 0302 	and.w	r3, r3, #2
 8001722:	2b00      	cmp	r3, #0
 8001724:	d005      	beq.n	8001732 <HAL_RCC_OscConfig+0x176>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	691b      	ldr	r3, [r3, #16]
 800172a:	2b01      	cmp	r3, #1
 800172c:	d001      	beq.n	8001732 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	e1c0      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001732:	4b3d      	ldr	r3, [pc, #244]	@ (8001828 <HAL_RCC_OscConfig+0x26c>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	695b      	ldr	r3, [r3, #20]
 800173e:	00db      	lsls	r3, r3, #3
 8001740:	4939      	ldr	r1, [pc, #228]	@ (8001828 <HAL_RCC_OscConfig+0x26c>)
 8001742:	4313      	orrs	r3, r2
 8001744:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001746:	e03a      	b.n	80017be <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	691b      	ldr	r3, [r3, #16]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d020      	beq.n	8001792 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001750:	4b36      	ldr	r3, [pc, #216]	@ (800182c <HAL_RCC_OscConfig+0x270>)
 8001752:	2201      	movs	r2, #1
 8001754:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001756:	f7ff f9db 	bl	8000b10 <HAL_GetTick>
 800175a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800175c:	e008      	b.n	8001770 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800175e:	f7ff f9d7 	bl	8000b10 <HAL_GetTick>
 8001762:	4602      	mov	r2, r0
 8001764:	693b      	ldr	r3, [r7, #16]
 8001766:	1ad3      	subs	r3, r2, r3
 8001768:	2b02      	cmp	r3, #2
 800176a:	d901      	bls.n	8001770 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800176c:	2303      	movs	r3, #3
 800176e:	e1a1      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001770:	4b2d      	ldr	r3, [pc, #180]	@ (8001828 <HAL_RCC_OscConfig+0x26c>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f003 0302 	and.w	r3, r3, #2
 8001778:	2b00      	cmp	r3, #0
 800177a:	d0f0      	beq.n	800175e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800177c:	4b2a      	ldr	r3, [pc, #168]	@ (8001828 <HAL_RCC_OscConfig+0x26c>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	695b      	ldr	r3, [r3, #20]
 8001788:	00db      	lsls	r3, r3, #3
 800178a:	4927      	ldr	r1, [pc, #156]	@ (8001828 <HAL_RCC_OscConfig+0x26c>)
 800178c:	4313      	orrs	r3, r2
 800178e:	600b      	str	r3, [r1, #0]
 8001790:	e015      	b.n	80017be <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001792:	4b26      	ldr	r3, [pc, #152]	@ (800182c <HAL_RCC_OscConfig+0x270>)
 8001794:	2200      	movs	r2, #0
 8001796:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001798:	f7ff f9ba 	bl	8000b10 <HAL_GetTick>
 800179c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800179e:	e008      	b.n	80017b2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017a0:	f7ff f9b6 	bl	8000b10 <HAL_GetTick>
 80017a4:	4602      	mov	r2, r0
 80017a6:	693b      	ldr	r3, [r7, #16]
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	2b02      	cmp	r3, #2
 80017ac:	d901      	bls.n	80017b2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80017ae:	2303      	movs	r3, #3
 80017b0:	e180      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017b2:	4b1d      	ldr	r3, [pc, #116]	@ (8001828 <HAL_RCC_OscConfig+0x26c>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f003 0302 	and.w	r3, r3, #2
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d1f0      	bne.n	80017a0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f003 0308 	and.w	r3, r3, #8
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d03a      	beq.n	8001840 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	699b      	ldr	r3, [r3, #24]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d019      	beq.n	8001806 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017d2:	4b17      	ldr	r3, [pc, #92]	@ (8001830 <HAL_RCC_OscConfig+0x274>)
 80017d4:	2201      	movs	r2, #1
 80017d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017d8:	f7ff f99a 	bl	8000b10 <HAL_GetTick>
 80017dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017de:	e008      	b.n	80017f2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017e0:	f7ff f996 	bl	8000b10 <HAL_GetTick>
 80017e4:	4602      	mov	r2, r0
 80017e6:	693b      	ldr	r3, [r7, #16]
 80017e8:	1ad3      	subs	r3, r2, r3
 80017ea:	2b02      	cmp	r3, #2
 80017ec:	d901      	bls.n	80017f2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80017ee:	2303      	movs	r3, #3
 80017f0:	e160      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017f2:	4b0d      	ldr	r3, [pc, #52]	@ (8001828 <HAL_RCC_OscConfig+0x26c>)
 80017f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017f6:	f003 0302 	and.w	r3, r3, #2
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d0f0      	beq.n	80017e0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80017fe:	2001      	movs	r0, #1
 8001800:	f000 face 	bl	8001da0 <RCC_Delay>
 8001804:	e01c      	b.n	8001840 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001806:	4b0a      	ldr	r3, [pc, #40]	@ (8001830 <HAL_RCC_OscConfig+0x274>)
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800180c:	f7ff f980 	bl	8000b10 <HAL_GetTick>
 8001810:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001812:	e00f      	b.n	8001834 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001814:	f7ff f97c 	bl	8000b10 <HAL_GetTick>
 8001818:	4602      	mov	r2, r0
 800181a:	693b      	ldr	r3, [r7, #16]
 800181c:	1ad3      	subs	r3, r2, r3
 800181e:	2b02      	cmp	r3, #2
 8001820:	d908      	bls.n	8001834 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001822:	2303      	movs	r3, #3
 8001824:	e146      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4f8>
 8001826:	bf00      	nop
 8001828:	40021000 	.word	0x40021000
 800182c:	42420000 	.word	0x42420000
 8001830:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001834:	4b92      	ldr	r3, [pc, #584]	@ (8001a80 <HAL_RCC_OscConfig+0x4c4>)
 8001836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001838:	f003 0302 	and.w	r3, r3, #2
 800183c:	2b00      	cmp	r3, #0
 800183e:	d1e9      	bne.n	8001814 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f003 0304 	and.w	r3, r3, #4
 8001848:	2b00      	cmp	r3, #0
 800184a:	f000 80a6 	beq.w	800199a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800184e:	2300      	movs	r3, #0
 8001850:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001852:	4b8b      	ldr	r3, [pc, #556]	@ (8001a80 <HAL_RCC_OscConfig+0x4c4>)
 8001854:	69db      	ldr	r3, [r3, #28]
 8001856:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800185a:	2b00      	cmp	r3, #0
 800185c:	d10d      	bne.n	800187a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800185e:	4b88      	ldr	r3, [pc, #544]	@ (8001a80 <HAL_RCC_OscConfig+0x4c4>)
 8001860:	69db      	ldr	r3, [r3, #28]
 8001862:	4a87      	ldr	r2, [pc, #540]	@ (8001a80 <HAL_RCC_OscConfig+0x4c4>)
 8001864:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001868:	61d3      	str	r3, [r2, #28]
 800186a:	4b85      	ldr	r3, [pc, #532]	@ (8001a80 <HAL_RCC_OscConfig+0x4c4>)
 800186c:	69db      	ldr	r3, [r3, #28]
 800186e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001872:	60bb      	str	r3, [r7, #8]
 8001874:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001876:	2301      	movs	r3, #1
 8001878:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800187a:	4b82      	ldr	r3, [pc, #520]	@ (8001a84 <HAL_RCC_OscConfig+0x4c8>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001882:	2b00      	cmp	r3, #0
 8001884:	d118      	bne.n	80018b8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001886:	4b7f      	ldr	r3, [pc, #508]	@ (8001a84 <HAL_RCC_OscConfig+0x4c8>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4a7e      	ldr	r2, [pc, #504]	@ (8001a84 <HAL_RCC_OscConfig+0x4c8>)
 800188c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001890:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001892:	f7ff f93d 	bl	8000b10 <HAL_GetTick>
 8001896:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001898:	e008      	b.n	80018ac <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800189a:	f7ff f939 	bl	8000b10 <HAL_GetTick>
 800189e:	4602      	mov	r2, r0
 80018a0:	693b      	ldr	r3, [r7, #16]
 80018a2:	1ad3      	subs	r3, r2, r3
 80018a4:	2b64      	cmp	r3, #100	@ 0x64
 80018a6:	d901      	bls.n	80018ac <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80018a8:	2303      	movs	r3, #3
 80018aa:	e103      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018ac:	4b75      	ldr	r3, [pc, #468]	@ (8001a84 <HAL_RCC_OscConfig+0x4c8>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d0f0      	beq.n	800189a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	68db      	ldr	r3, [r3, #12]
 80018bc:	2b01      	cmp	r3, #1
 80018be:	d106      	bne.n	80018ce <HAL_RCC_OscConfig+0x312>
 80018c0:	4b6f      	ldr	r3, [pc, #444]	@ (8001a80 <HAL_RCC_OscConfig+0x4c4>)
 80018c2:	6a1b      	ldr	r3, [r3, #32]
 80018c4:	4a6e      	ldr	r2, [pc, #440]	@ (8001a80 <HAL_RCC_OscConfig+0x4c4>)
 80018c6:	f043 0301 	orr.w	r3, r3, #1
 80018ca:	6213      	str	r3, [r2, #32]
 80018cc:	e02d      	b.n	800192a <HAL_RCC_OscConfig+0x36e>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	68db      	ldr	r3, [r3, #12]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d10c      	bne.n	80018f0 <HAL_RCC_OscConfig+0x334>
 80018d6:	4b6a      	ldr	r3, [pc, #424]	@ (8001a80 <HAL_RCC_OscConfig+0x4c4>)
 80018d8:	6a1b      	ldr	r3, [r3, #32]
 80018da:	4a69      	ldr	r2, [pc, #420]	@ (8001a80 <HAL_RCC_OscConfig+0x4c4>)
 80018dc:	f023 0301 	bic.w	r3, r3, #1
 80018e0:	6213      	str	r3, [r2, #32]
 80018e2:	4b67      	ldr	r3, [pc, #412]	@ (8001a80 <HAL_RCC_OscConfig+0x4c4>)
 80018e4:	6a1b      	ldr	r3, [r3, #32]
 80018e6:	4a66      	ldr	r2, [pc, #408]	@ (8001a80 <HAL_RCC_OscConfig+0x4c4>)
 80018e8:	f023 0304 	bic.w	r3, r3, #4
 80018ec:	6213      	str	r3, [r2, #32]
 80018ee:	e01c      	b.n	800192a <HAL_RCC_OscConfig+0x36e>
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	68db      	ldr	r3, [r3, #12]
 80018f4:	2b05      	cmp	r3, #5
 80018f6:	d10c      	bne.n	8001912 <HAL_RCC_OscConfig+0x356>
 80018f8:	4b61      	ldr	r3, [pc, #388]	@ (8001a80 <HAL_RCC_OscConfig+0x4c4>)
 80018fa:	6a1b      	ldr	r3, [r3, #32]
 80018fc:	4a60      	ldr	r2, [pc, #384]	@ (8001a80 <HAL_RCC_OscConfig+0x4c4>)
 80018fe:	f043 0304 	orr.w	r3, r3, #4
 8001902:	6213      	str	r3, [r2, #32]
 8001904:	4b5e      	ldr	r3, [pc, #376]	@ (8001a80 <HAL_RCC_OscConfig+0x4c4>)
 8001906:	6a1b      	ldr	r3, [r3, #32]
 8001908:	4a5d      	ldr	r2, [pc, #372]	@ (8001a80 <HAL_RCC_OscConfig+0x4c4>)
 800190a:	f043 0301 	orr.w	r3, r3, #1
 800190e:	6213      	str	r3, [r2, #32]
 8001910:	e00b      	b.n	800192a <HAL_RCC_OscConfig+0x36e>
 8001912:	4b5b      	ldr	r3, [pc, #364]	@ (8001a80 <HAL_RCC_OscConfig+0x4c4>)
 8001914:	6a1b      	ldr	r3, [r3, #32]
 8001916:	4a5a      	ldr	r2, [pc, #360]	@ (8001a80 <HAL_RCC_OscConfig+0x4c4>)
 8001918:	f023 0301 	bic.w	r3, r3, #1
 800191c:	6213      	str	r3, [r2, #32]
 800191e:	4b58      	ldr	r3, [pc, #352]	@ (8001a80 <HAL_RCC_OscConfig+0x4c4>)
 8001920:	6a1b      	ldr	r3, [r3, #32]
 8001922:	4a57      	ldr	r2, [pc, #348]	@ (8001a80 <HAL_RCC_OscConfig+0x4c4>)
 8001924:	f023 0304 	bic.w	r3, r3, #4
 8001928:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	68db      	ldr	r3, [r3, #12]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d015      	beq.n	800195e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001932:	f7ff f8ed 	bl	8000b10 <HAL_GetTick>
 8001936:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001938:	e00a      	b.n	8001950 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800193a:	f7ff f8e9 	bl	8000b10 <HAL_GetTick>
 800193e:	4602      	mov	r2, r0
 8001940:	693b      	ldr	r3, [r7, #16]
 8001942:	1ad3      	subs	r3, r2, r3
 8001944:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001948:	4293      	cmp	r3, r2
 800194a:	d901      	bls.n	8001950 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800194c:	2303      	movs	r3, #3
 800194e:	e0b1      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001950:	4b4b      	ldr	r3, [pc, #300]	@ (8001a80 <HAL_RCC_OscConfig+0x4c4>)
 8001952:	6a1b      	ldr	r3, [r3, #32]
 8001954:	f003 0302 	and.w	r3, r3, #2
 8001958:	2b00      	cmp	r3, #0
 800195a:	d0ee      	beq.n	800193a <HAL_RCC_OscConfig+0x37e>
 800195c:	e014      	b.n	8001988 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800195e:	f7ff f8d7 	bl	8000b10 <HAL_GetTick>
 8001962:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001964:	e00a      	b.n	800197c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001966:	f7ff f8d3 	bl	8000b10 <HAL_GetTick>
 800196a:	4602      	mov	r2, r0
 800196c:	693b      	ldr	r3, [r7, #16]
 800196e:	1ad3      	subs	r3, r2, r3
 8001970:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001974:	4293      	cmp	r3, r2
 8001976:	d901      	bls.n	800197c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001978:	2303      	movs	r3, #3
 800197a:	e09b      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800197c:	4b40      	ldr	r3, [pc, #256]	@ (8001a80 <HAL_RCC_OscConfig+0x4c4>)
 800197e:	6a1b      	ldr	r3, [r3, #32]
 8001980:	f003 0302 	and.w	r3, r3, #2
 8001984:	2b00      	cmp	r3, #0
 8001986:	d1ee      	bne.n	8001966 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001988:	7dfb      	ldrb	r3, [r7, #23]
 800198a:	2b01      	cmp	r3, #1
 800198c:	d105      	bne.n	800199a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800198e:	4b3c      	ldr	r3, [pc, #240]	@ (8001a80 <HAL_RCC_OscConfig+0x4c4>)
 8001990:	69db      	ldr	r3, [r3, #28]
 8001992:	4a3b      	ldr	r2, [pc, #236]	@ (8001a80 <HAL_RCC_OscConfig+0x4c4>)
 8001994:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001998:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	69db      	ldr	r3, [r3, #28]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	f000 8087 	beq.w	8001ab2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019a4:	4b36      	ldr	r3, [pc, #216]	@ (8001a80 <HAL_RCC_OscConfig+0x4c4>)
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	f003 030c 	and.w	r3, r3, #12
 80019ac:	2b08      	cmp	r3, #8
 80019ae:	d061      	beq.n	8001a74 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	69db      	ldr	r3, [r3, #28]
 80019b4:	2b02      	cmp	r3, #2
 80019b6:	d146      	bne.n	8001a46 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019b8:	4b33      	ldr	r3, [pc, #204]	@ (8001a88 <HAL_RCC_OscConfig+0x4cc>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019be:	f7ff f8a7 	bl	8000b10 <HAL_GetTick>
 80019c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019c4:	e008      	b.n	80019d8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019c6:	f7ff f8a3 	bl	8000b10 <HAL_GetTick>
 80019ca:	4602      	mov	r2, r0
 80019cc:	693b      	ldr	r3, [r7, #16]
 80019ce:	1ad3      	subs	r3, r2, r3
 80019d0:	2b02      	cmp	r3, #2
 80019d2:	d901      	bls.n	80019d8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80019d4:	2303      	movs	r3, #3
 80019d6:	e06d      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019d8:	4b29      	ldr	r3, [pc, #164]	@ (8001a80 <HAL_RCC_OscConfig+0x4c4>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d1f0      	bne.n	80019c6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6a1b      	ldr	r3, [r3, #32]
 80019e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80019ec:	d108      	bne.n	8001a00 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80019ee:	4b24      	ldr	r3, [pc, #144]	@ (8001a80 <HAL_RCC_OscConfig+0x4c4>)
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	689b      	ldr	r3, [r3, #8]
 80019fa:	4921      	ldr	r1, [pc, #132]	@ (8001a80 <HAL_RCC_OscConfig+0x4c4>)
 80019fc:	4313      	orrs	r3, r2
 80019fe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a00:	4b1f      	ldr	r3, [pc, #124]	@ (8001a80 <HAL_RCC_OscConfig+0x4c4>)
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6a19      	ldr	r1, [r3, #32]
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a10:	430b      	orrs	r3, r1
 8001a12:	491b      	ldr	r1, [pc, #108]	@ (8001a80 <HAL_RCC_OscConfig+0x4c4>)
 8001a14:	4313      	orrs	r3, r2
 8001a16:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a18:	4b1b      	ldr	r3, [pc, #108]	@ (8001a88 <HAL_RCC_OscConfig+0x4cc>)
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a1e:	f7ff f877 	bl	8000b10 <HAL_GetTick>
 8001a22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a24:	e008      	b.n	8001a38 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a26:	f7ff f873 	bl	8000b10 <HAL_GetTick>
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	1ad3      	subs	r3, r2, r3
 8001a30:	2b02      	cmp	r3, #2
 8001a32:	d901      	bls.n	8001a38 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001a34:	2303      	movs	r3, #3
 8001a36:	e03d      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a38:	4b11      	ldr	r3, [pc, #68]	@ (8001a80 <HAL_RCC_OscConfig+0x4c4>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d0f0      	beq.n	8001a26 <HAL_RCC_OscConfig+0x46a>
 8001a44:	e035      	b.n	8001ab2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a46:	4b10      	ldr	r3, [pc, #64]	@ (8001a88 <HAL_RCC_OscConfig+0x4cc>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a4c:	f7ff f860 	bl	8000b10 <HAL_GetTick>
 8001a50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a52:	e008      	b.n	8001a66 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a54:	f7ff f85c 	bl	8000b10 <HAL_GetTick>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	693b      	ldr	r3, [r7, #16]
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	2b02      	cmp	r3, #2
 8001a60:	d901      	bls.n	8001a66 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001a62:	2303      	movs	r3, #3
 8001a64:	e026      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a66:	4b06      	ldr	r3, [pc, #24]	@ (8001a80 <HAL_RCC_OscConfig+0x4c4>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d1f0      	bne.n	8001a54 <HAL_RCC_OscConfig+0x498>
 8001a72:	e01e      	b.n	8001ab2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	69db      	ldr	r3, [r3, #28]
 8001a78:	2b01      	cmp	r3, #1
 8001a7a:	d107      	bne.n	8001a8c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	e019      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4f8>
 8001a80:	40021000 	.word	0x40021000
 8001a84:	40007000 	.word	0x40007000
 8001a88:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001a8c:	4b0b      	ldr	r3, [pc, #44]	@ (8001abc <HAL_RCC_OscConfig+0x500>)
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6a1b      	ldr	r3, [r3, #32]
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d106      	bne.n	8001aae <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001aaa:	429a      	cmp	r2, r3
 8001aac:	d001      	beq.n	8001ab2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e000      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001ab2:	2300      	movs	r3, #0
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	3718      	adds	r7, #24
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	40021000 	.word	0x40021000

08001ac0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b084      	sub	sp, #16
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
 8001ac8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d101      	bne.n	8001ad4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	e0d0      	b.n	8001c76 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ad4:	4b6a      	ldr	r3, [pc, #424]	@ (8001c80 <HAL_RCC_ClockConfig+0x1c0>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f003 0307 	and.w	r3, r3, #7
 8001adc:	683a      	ldr	r2, [r7, #0]
 8001ade:	429a      	cmp	r2, r3
 8001ae0:	d910      	bls.n	8001b04 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ae2:	4b67      	ldr	r3, [pc, #412]	@ (8001c80 <HAL_RCC_ClockConfig+0x1c0>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f023 0207 	bic.w	r2, r3, #7
 8001aea:	4965      	ldr	r1, [pc, #404]	@ (8001c80 <HAL_RCC_ClockConfig+0x1c0>)
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	4313      	orrs	r3, r2
 8001af0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001af2:	4b63      	ldr	r3, [pc, #396]	@ (8001c80 <HAL_RCC_ClockConfig+0x1c0>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f003 0307 	and.w	r3, r3, #7
 8001afa:	683a      	ldr	r2, [r7, #0]
 8001afc:	429a      	cmp	r2, r3
 8001afe:	d001      	beq.n	8001b04 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001b00:	2301      	movs	r3, #1
 8001b02:	e0b8      	b.n	8001c76 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f003 0302 	and.w	r3, r3, #2
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d020      	beq.n	8001b52 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f003 0304 	and.w	r3, r3, #4
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d005      	beq.n	8001b28 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b1c:	4b59      	ldr	r3, [pc, #356]	@ (8001c84 <HAL_RCC_ClockConfig+0x1c4>)
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	4a58      	ldr	r2, [pc, #352]	@ (8001c84 <HAL_RCC_ClockConfig+0x1c4>)
 8001b22:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001b26:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f003 0308 	and.w	r3, r3, #8
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d005      	beq.n	8001b40 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b34:	4b53      	ldr	r3, [pc, #332]	@ (8001c84 <HAL_RCC_ClockConfig+0x1c4>)
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	4a52      	ldr	r2, [pc, #328]	@ (8001c84 <HAL_RCC_ClockConfig+0x1c4>)
 8001b3a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001b3e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b40:	4b50      	ldr	r3, [pc, #320]	@ (8001c84 <HAL_RCC_ClockConfig+0x1c4>)
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	494d      	ldr	r1, [pc, #308]	@ (8001c84 <HAL_RCC_ClockConfig+0x1c4>)
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f003 0301 	and.w	r3, r3, #1
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d040      	beq.n	8001be0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d107      	bne.n	8001b76 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b66:	4b47      	ldr	r3, [pc, #284]	@ (8001c84 <HAL_RCC_ClockConfig+0x1c4>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d115      	bne.n	8001b9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e07f      	b.n	8001c76 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	2b02      	cmp	r3, #2
 8001b7c:	d107      	bne.n	8001b8e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b7e:	4b41      	ldr	r3, [pc, #260]	@ (8001c84 <HAL_RCC_ClockConfig+0x1c4>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d109      	bne.n	8001b9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e073      	b.n	8001c76 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b8e:	4b3d      	ldr	r3, [pc, #244]	@ (8001c84 <HAL_RCC_ClockConfig+0x1c4>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f003 0302 	and.w	r3, r3, #2
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d101      	bne.n	8001b9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e06b      	b.n	8001c76 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b9e:	4b39      	ldr	r3, [pc, #228]	@ (8001c84 <HAL_RCC_ClockConfig+0x1c4>)
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	f023 0203 	bic.w	r2, r3, #3
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	4936      	ldr	r1, [pc, #216]	@ (8001c84 <HAL_RCC_ClockConfig+0x1c4>)
 8001bac:	4313      	orrs	r3, r2
 8001bae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bb0:	f7fe ffae 	bl	8000b10 <HAL_GetTick>
 8001bb4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bb6:	e00a      	b.n	8001bce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bb8:	f7fe ffaa 	bl	8000b10 <HAL_GetTick>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	1ad3      	subs	r3, r2, r3
 8001bc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d901      	bls.n	8001bce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001bca:	2303      	movs	r3, #3
 8001bcc:	e053      	b.n	8001c76 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bce:	4b2d      	ldr	r3, [pc, #180]	@ (8001c84 <HAL_RCC_ClockConfig+0x1c4>)
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	f003 020c 	and.w	r2, r3, #12
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	009b      	lsls	r3, r3, #2
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	d1eb      	bne.n	8001bb8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001be0:	4b27      	ldr	r3, [pc, #156]	@ (8001c80 <HAL_RCC_ClockConfig+0x1c0>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f003 0307 	and.w	r3, r3, #7
 8001be8:	683a      	ldr	r2, [r7, #0]
 8001bea:	429a      	cmp	r2, r3
 8001bec:	d210      	bcs.n	8001c10 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bee:	4b24      	ldr	r3, [pc, #144]	@ (8001c80 <HAL_RCC_ClockConfig+0x1c0>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f023 0207 	bic.w	r2, r3, #7
 8001bf6:	4922      	ldr	r1, [pc, #136]	@ (8001c80 <HAL_RCC_ClockConfig+0x1c0>)
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bfe:	4b20      	ldr	r3, [pc, #128]	@ (8001c80 <HAL_RCC_ClockConfig+0x1c0>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f003 0307 	and.w	r3, r3, #7
 8001c06:	683a      	ldr	r2, [r7, #0]
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	d001      	beq.n	8001c10 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	e032      	b.n	8001c76 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f003 0304 	and.w	r3, r3, #4
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d008      	beq.n	8001c2e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c1c:	4b19      	ldr	r3, [pc, #100]	@ (8001c84 <HAL_RCC_ClockConfig+0x1c4>)
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	68db      	ldr	r3, [r3, #12]
 8001c28:	4916      	ldr	r1, [pc, #88]	@ (8001c84 <HAL_RCC_ClockConfig+0x1c4>)
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f003 0308 	and.w	r3, r3, #8
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d009      	beq.n	8001c4e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001c3a:	4b12      	ldr	r3, [pc, #72]	@ (8001c84 <HAL_RCC_ClockConfig+0x1c4>)
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	691b      	ldr	r3, [r3, #16]
 8001c46:	00db      	lsls	r3, r3, #3
 8001c48:	490e      	ldr	r1, [pc, #56]	@ (8001c84 <HAL_RCC_ClockConfig+0x1c4>)
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001c4e:	f000 f821 	bl	8001c94 <HAL_RCC_GetSysClockFreq>
 8001c52:	4602      	mov	r2, r0
 8001c54:	4b0b      	ldr	r3, [pc, #44]	@ (8001c84 <HAL_RCC_ClockConfig+0x1c4>)
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	091b      	lsrs	r3, r3, #4
 8001c5a:	f003 030f 	and.w	r3, r3, #15
 8001c5e:	490a      	ldr	r1, [pc, #40]	@ (8001c88 <HAL_RCC_ClockConfig+0x1c8>)
 8001c60:	5ccb      	ldrb	r3, [r1, r3]
 8001c62:	fa22 f303 	lsr.w	r3, r2, r3
 8001c66:	4a09      	ldr	r2, [pc, #36]	@ (8001c8c <HAL_RCC_ClockConfig+0x1cc>)
 8001c68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001c6a:	4b09      	ldr	r3, [pc, #36]	@ (8001c90 <HAL_RCC_ClockConfig+0x1d0>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f7fe ff0c 	bl	8000a8c <HAL_InitTick>

  return HAL_OK;
 8001c74:	2300      	movs	r3, #0
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3710      	adds	r7, #16
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	40022000 	.word	0x40022000
 8001c84:	40021000 	.word	0x40021000
 8001c88:	08004a14 	.word	0x08004a14
 8001c8c:	2000000c 	.word	0x2000000c
 8001c90:	20000010 	.word	0x20000010

08001c94 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b087      	sub	sp, #28
 8001c98:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	60fb      	str	r3, [r7, #12]
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	60bb      	str	r3, [r7, #8]
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	617b      	str	r3, [r7, #20]
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001caa:	2300      	movs	r3, #0
 8001cac:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001cae:	4b1e      	ldr	r3, [pc, #120]	@ (8001d28 <HAL_RCC_GetSysClockFreq+0x94>)
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	f003 030c 	and.w	r3, r3, #12
 8001cba:	2b04      	cmp	r3, #4
 8001cbc:	d002      	beq.n	8001cc4 <HAL_RCC_GetSysClockFreq+0x30>
 8001cbe:	2b08      	cmp	r3, #8
 8001cc0:	d003      	beq.n	8001cca <HAL_RCC_GetSysClockFreq+0x36>
 8001cc2:	e027      	b.n	8001d14 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001cc4:	4b19      	ldr	r3, [pc, #100]	@ (8001d2c <HAL_RCC_GetSysClockFreq+0x98>)
 8001cc6:	613b      	str	r3, [r7, #16]
      break;
 8001cc8:	e027      	b.n	8001d1a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	0c9b      	lsrs	r3, r3, #18
 8001cce:	f003 030f 	and.w	r3, r3, #15
 8001cd2:	4a17      	ldr	r2, [pc, #92]	@ (8001d30 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001cd4:	5cd3      	ldrb	r3, [r2, r3]
 8001cd6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d010      	beq.n	8001d04 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001ce2:	4b11      	ldr	r3, [pc, #68]	@ (8001d28 <HAL_RCC_GetSysClockFreq+0x94>)
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	0c5b      	lsrs	r3, r3, #17
 8001ce8:	f003 0301 	and.w	r3, r3, #1
 8001cec:	4a11      	ldr	r2, [pc, #68]	@ (8001d34 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001cee:	5cd3      	ldrb	r3, [r2, r3]
 8001cf0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4a0d      	ldr	r2, [pc, #52]	@ (8001d2c <HAL_RCC_GetSysClockFreq+0x98>)
 8001cf6:	fb03 f202 	mul.w	r2, r3, r2
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d00:	617b      	str	r3, [r7, #20]
 8001d02:	e004      	b.n	8001d0e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	4a0c      	ldr	r2, [pc, #48]	@ (8001d38 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001d08:	fb02 f303 	mul.w	r3, r2, r3
 8001d0c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	613b      	str	r3, [r7, #16]
      break;
 8001d12:	e002      	b.n	8001d1a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001d14:	4b05      	ldr	r3, [pc, #20]	@ (8001d2c <HAL_RCC_GetSysClockFreq+0x98>)
 8001d16:	613b      	str	r3, [r7, #16]
      break;
 8001d18:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d1a:	693b      	ldr	r3, [r7, #16]
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	371c      	adds	r7, #28
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bc80      	pop	{r7}
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop
 8001d28:	40021000 	.word	0x40021000
 8001d2c:	007a1200 	.word	0x007a1200
 8001d30:	08004a2c 	.word	0x08004a2c
 8001d34:	08004a3c 	.word	0x08004a3c
 8001d38:	003d0900 	.word	0x003d0900

08001d3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d40:	4b02      	ldr	r3, [pc, #8]	@ (8001d4c <HAL_RCC_GetHCLKFreq+0x10>)
 8001d42:	681b      	ldr	r3, [r3, #0]
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bc80      	pop	{r7}
 8001d4a:	4770      	bx	lr
 8001d4c:	2000000c 	.word	0x2000000c

08001d50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d54:	f7ff fff2 	bl	8001d3c <HAL_RCC_GetHCLKFreq>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	4b05      	ldr	r3, [pc, #20]	@ (8001d70 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	0a1b      	lsrs	r3, r3, #8
 8001d60:	f003 0307 	and.w	r3, r3, #7
 8001d64:	4903      	ldr	r1, [pc, #12]	@ (8001d74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d66:	5ccb      	ldrb	r3, [r1, r3]
 8001d68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	40021000 	.word	0x40021000
 8001d74:	08004a24 	.word	0x08004a24

08001d78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d7c:	f7ff ffde 	bl	8001d3c <HAL_RCC_GetHCLKFreq>
 8001d80:	4602      	mov	r2, r0
 8001d82:	4b05      	ldr	r3, [pc, #20]	@ (8001d98 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	0adb      	lsrs	r3, r3, #11
 8001d88:	f003 0307 	and.w	r3, r3, #7
 8001d8c:	4903      	ldr	r1, [pc, #12]	@ (8001d9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d8e:	5ccb      	ldrb	r3, [r1, r3]
 8001d90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	40021000 	.word	0x40021000
 8001d9c:	08004a24 	.word	0x08004a24

08001da0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b085      	sub	sp, #20
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001da8:	4b0a      	ldr	r3, [pc, #40]	@ (8001dd4 <RCC_Delay+0x34>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a0a      	ldr	r2, [pc, #40]	@ (8001dd8 <RCC_Delay+0x38>)
 8001dae:	fba2 2303 	umull	r2, r3, r2, r3
 8001db2:	0a5b      	lsrs	r3, r3, #9
 8001db4:	687a      	ldr	r2, [r7, #4]
 8001db6:	fb02 f303 	mul.w	r3, r2, r3
 8001dba:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001dbc:	bf00      	nop
  }
  while (Delay --);
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	1e5a      	subs	r2, r3, #1
 8001dc2:	60fa      	str	r2, [r7, #12]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d1f9      	bne.n	8001dbc <RCC_Delay+0x1c>
}
 8001dc8:	bf00      	nop
 8001dca:	bf00      	nop
 8001dcc:	3714      	adds	r7, #20
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bc80      	pop	{r7}
 8001dd2:	4770      	bx	lr
 8001dd4:	2000000c 	.word	0x2000000c
 8001dd8:	10624dd3 	.word	0x10624dd3

08001ddc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d101      	bne.n	8001dee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	e041      	b.n	8001e72 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d106      	bne.n	8001e08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e02:	6878      	ldr	r0, [r7, #4]
 8001e04:	f7fe fc20 	bl	8000648 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2202      	movs	r2, #2
 8001e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	3304      	adds	r3, #4
 8001e18:	4619      	mov	r1, r3
 8001e1a:	4610      	mov	r0, r2
 8001e1c:	f000 fab2 	bl	8002384 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2201      	movs	r2, #1
 8001e24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2201      	movs	r2, #1
 8001e34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2201      	movs	r2, #1
 8001e44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2201      	movs	r2, #1
 8001e54:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2201      	movs	r2, #1
 8001e64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001e70:	2300      	movs	r3, #0
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3708      	adds	r7, #8
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}

08001e7a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	b082      	sub	sp, #8
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d101      	bne.n	8001e8c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e041      	b.n	8001f10 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d106      	bne.n	8001ea6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001ea0:	6878      	ldr	r0, [r7, #4]
 8001ea2:	f000 f839 	bl	8001f18 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2202      	movs	r2, #2
 8001eaa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	3304      	adds	r3, #4
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	4610      	mov	r0, r2
 8001eba:	f000 fa63 	bl	8002384 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2201      	movs	r2, #1
 8001eca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2201      	movs	r2, #1
 8001eda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2201      	movs	r2, #1
 8001eea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2201      	movs	r2, #1
 8001efa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2201      	movs	r2, #1
 8001f02:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2201      	movs	r2, #1
 8001f0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001f0e:	2300      	movs	r3, #0
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	3708      	adds	r7, #8
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}

08001f18 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b083      	sub	sp, #12
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001f20:	bf00      	nop
 8001f22:	370c      	adds	r7, #12
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bc80      	pop	{r7}
 8001f28:	4770      	bx	lr
	...

08001f2c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b084      	sub	sp, #16
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
 8001f34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d109      	bne.n	8001f50 <HAL_TIM_PWM_Start+0x24>
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	bf14      	ite	ne
 8001f48:	2301      	movne	r3, #1
 8001f4a:	2300      	moveq	r3, #0
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	e022      	b.n	8001f96 <HAL_TIM_PWM_Start+0x6a>
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	2b04      	cmp	r3, #4
 8001f54:	d109      	bne.n	8001f6a <HAL_TIM_PWM_Start+0x3e>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	bf14      	ite	ne
 8001f62:	2301      	movne	r3, #1
 8001f64:	2300      	moveq	r3, #0
 8001f66:	b2db      	uxtb	r3, r3
 8001f68:	e015      	b.n	8001f96 <HAL_TIM_PWM_Start+0x6a>
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	2b08      	cmp	r3, #8
 8001f6e:	d109      	bne.n	8001f84 <HAL_TIM_PWM_Start+0x58>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001f76:	b2db      	uxtb	r3, r3
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	bf14      	ite	ne
 8001f7c:	2301      	movne	r3, #1
 8001f7e:	2300      	moveq	r3, #0
 8001f80:	b2db      	uxtb	r3, r3
 8001f82:	e008      	b.n	8001f96 <HAL_TIM_PWM_Start+0x6a>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f8a:	b2db      	uxtb	r3, r3
 8001f8c:	2b01      	cmp	r3, #1
 8001f8e:	bf14      	ite	ne
 8001f90:	2301      	movne	r3, #1
 8001f92:	2300      	moveq	r3, #0
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d001      	beq.n	8001f9e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e05e      	b.n	800205c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d104      	bne.n	8001fae <HAL_TIM_PWM_Start+0x82>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2202      	movs	r2, #2
 8001fa8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001fac:	e013      	b.n	8001fd6 <HAL_TIM_PWM_Start+0xaa>
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	2b04      	cmp	r3, #4
 8001fb2:	d104      	bne.n	8001fbe <HAL_TIM_PWM_Start+0x92>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2202      	movs	r2, #2
 8001fb8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001fbc:	e00b      	b.n	8001fd6 <HAL_TIM_PWM_Start+0xaa>
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	2b08      	cmp	r3, #8
 8001fc2:	d104      	bne.n	8001fce <HAL_TIM_PWM_Start+0xa2>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2202      	movs	r2, #2
 8001fc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001fcc:	e003      	b.n	8001fd6 <HAL_TIM_PWM_Start+0xaa>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2202      	movs	r2, #2
 8001fd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	2201      	movs	r2, #1
 8001fdc:	6839      	ldr	r1, [r7, #0]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f000 fc5c 	bl	800289c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a1e      	ldr	r2, [pc, #120]	@ (8002064 <HAL_TIM_PWM_Start+0x138>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d107      	bne.n	8001ffe <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001ffc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a18      	ldr	r2, [pc, #96]	@ (8002064 <HAL_TIM_PWM_Start+0x138>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d00e      	beq.n	8002026 <HAL_TIM_PWM_Start+0xfa>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002010:	d009      	beq.n	8002026 <HAL_TIM_PWM_Start+0xfa>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a14      	ldr	r2, [pc, #80]	@ (8002068 <HAL_TIM_PWM_Start+0x13c>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d004      	beq.n	8002026 <HAL_TIM_PWM_Start+0xfa>
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a12      	ldr	r2, [pc, #72]	@ (800206c <HAL_TIM_PWM_Start+0x140>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d111      	bne.n	800204a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	689b      	ldr	r3, [r3, #8]
 800202c:	f003 0307 	and.w	r3, r3, #7
 8002030:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	2b06      	cmp	r3, #6
 8002036:	d010      	beq.n	800205a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f042 0201 	orr.w	r2, r2, #1
 8002046:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002048:	e007      	b.n	800205a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f042 0201 	orr.w	r2, r2, #1
 8002058:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800205a:	2300      	movs	r3, #0
}
 800205c:	4618      	mov	r0, r3
 800205e:	3710      	adds	r7, #16
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}
 8002064:	40012c00 	.word	0x40012c00
 8002068:	40000400 	.word	0x40000400
 800206c:	40000800 	.word	0x40000800

08002070 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b086      	sub	sp, #24
 8002074:	af00      	add	r7, sp, #0
 8002076:	60f8      	str	r0, [r7, #12]
 8002078:	60b9      	str	r1, [r7, #8]
 800207a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800207c:	2300      	movs	r3, #0
 800207e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002086:	2b01      	cmp	r3, #1
 8002088:	d101      	bne.n	800208e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800208a:	2302      	movs	r3, #2
 800208c:	e0ae      	b.n	80021ec <HAL_TIM_PWM_ConfigChannel+0x17c>
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	2201      	movs	r2, #1
 8002092:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2b0c      	cmp	r3, #12
 800209a:	f200 809f 	bhi.w	80021dc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800209e:	a201      	add	r2, pc, #4	@ (adr r2, 80020a4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80020a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020a4:	080020d9 	.word	0x080020d9
 80020a8:	080021dd 	.word	0x080021dd
 80020ac:	080021dd 	.word	0x080021dd
 80020b0:	080021dd 	.word	0x080021dd
 80020b4:	08002119 	.word	0x08002119
 80020b8:	080021dd 	.word	0x080021dd
 80020bc:	080021dd 	.word	0x080021dd
 80020c0:	080021dd 	.word	0x080021dd
 80020c4:	0800215b 	.word	0x0800215b
 80020c8:	080021dd 	.word	0x080021dd
 80020cc:	080021dd 	.word	0x080021dd
 80020d0:	080021dd 	.word	0x080021dd
 80020d4:	0800219b 	.word	0x0800219b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	68b9      	ldr	r1, [r7, #8]
 80020de:	4618      	mov	r0, r3
 80020e0:	f000 f9be 	bl	8002460 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	699a      	ldr	r2, [r3, #24]
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f042 0208 	orr.w	r2, r2, #8
 80020f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	699a      	ldr	r2, [r3, #24]
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f022 0204 	bic.w	r2, r2, #4
 8002102:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	6999      	ldr	r1, [r3, #24]
 800210a:	68bb      	ldr	r3, [r7, #8]
 800210c:	691a      	ldr	r2, [r3, #16]
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	430a      	orrs	r2, r1
 8002114:	619a      	str	r2, [r3, #24]
      break;
 8002116:	e064      	b.n	80021e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	68b9      	ldr	r1, [r7, #8]
 800211e:	4618      	mov	r0, r3
 8002120:	f000 fa04 	bl	800252c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	699a      	ldr	r2, [r3, #24]
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002132:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	699a      	ldr	r2, [r3, #24]
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002142:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	6999      	ldr	r1, [r3, #24]
 800214a:	68bb      	ldr	r3, [r7, #8]
 800214c:	691b      	ldr	r3, [r3, #16]
 800214e:	021a      	lsls	r2, r3, #8
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	430a      	orrs	r2, r1
 8002156:	619a      	str	r2, [r3, #24]
      break;
 8002158:	e043      	b.n	80021e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	68b9      	ldr	r1, [r7, #8]
 8002160:	4618      	mov	r0, r3
 8002162:	f000 fa4d 	bl	8002600 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	69da      	ldr	r2, [r3, #28]
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f042 0208 	orr.w	r2, r2, #8
 8002174:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	69da      	ldr	r2, [r3, #28]
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f022 0204 	bic.w	r2, r2, #4
 8002184:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	69d9      	ldr	r1, [r3, #28]
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	691a      	ldr	r2, [r3, #16]
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	430a      	orrs	r2, r1
 8002196:	61da      	str	r2, [r3, #28]
      break;
 8002198:	e023      	b.n	80021e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	68b9      	ldr	r1, [r7, #8]
 80021a0:	4618      	mov	r0, r3
 80021a2:	f000 fa97 	bl	80026d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	69da      	ldr	r2, [r3, #28]
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80021b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	69da      	ldr	r2, [r3, #28]
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80021c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	69d9      	ldr	r1, [r3, #28]
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	691b      	ldr	r3, [r3, #16]
 80021d0:	021a      	lsls	r2, r3, #8
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	430a      	orrs	r2, r1
 80021d8:	61da      	str	r2, [r3, #28]
      break;
 80021da:	e002      	b.n	80021e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80021dc:	2301      	movs	r3, #1
 80021de:	75fb      	strb	r3, [r7, #23]
      break;
 80021e0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	2200      	movs	r2, #0
 80021e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80021ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	3718      	adds	r7, #24
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}

080021f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b084      	sub	sp, #16
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
 80021fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80021fe:	2300      	movs	r3, #0
 8002200:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002208:	2b01      	cmp	r3, #1
 800220a:	d101      	bne.n	8002210 <HAL_TIM_ConfigClockSource+0x1c>
 800220c:	2302      	movs	r3, #2
 800220e:	e0b4      	b.n	800237a <HAL_TIM_ConfigClockSource+0x186>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2201      	movs	r2, #1
 8002214:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2202      	movs	r2, #2
 800221c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800222e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002236:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	68ba      	ldr	r2, [r7, #8]
 800223e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002248:	d03e      	beq.n	80022c8 <HAL_TIM_ConfigClockSource+0xd4>
 800224a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800224e:	f200 8087 	bhi.w	8002360 <HAL_TIM_ConfigClockSource+0x16c>
 8002252:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002256:	f000 8086 	beq.w	8002366 <HAL_TIM_ConfigClockSource+0x172>
 800225a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800225e:	d87f      	bhi.n	8002360 <HAL_TIM_ConfigClockSource+0x16c>
 8002260:	2b70      	cmp	r3, #112	@ 0x70
 8002262:	d01a      	beq.n	800229a <HAL_TIM_ConfigClockSource+0xa6>
 8002264:	2b70      	cmp	r3, #112	@ 0x70
 8002266:	d87b      	bhi.n	8002360 <HAL_TIM_ConfigClockSource+0x16c>
 8002268:	2b60      	cmp	r3, #96	@ 0x60
 800226a:	d050      	beq.n	800230e <HAL_TIM_ConfigClockSource+0x11a>
 800226c:	2b60      	cmp	r3, #96	@ 0x60
 800226e:	d877      	bhi.n	8002360 <HAL_TIM_ConfigClockSource+0x16c>
 8002270:	2b50      	cmp	r3, #80	@ 0x50
 8002272:	d03c      	beq.n	80022ee <HAL_TIM_ConfigClockSource+0xfa>
 8002274:	2b50      	cmp	r3, #80	@ 0x50
 8002276:	d873      	bhi.n	8002360 <HAL_TIM_ConfigClockSource+0x16c>
 8002278:	2b40      	cmp	r3, #64	@ 0x40
 800227a:	d058      	beq.n	800232e <HAL_TIM_ConfigClockSource+0x13a>
 800227c:	2b40      	cmp	r3, #64	@ 0x40
 800227e:	d86f      	bhi.n	8002360 <HAL_TIM_ConfigClockSource+0x16c>
 8002280:	2b30      	cmp	r3, #48	@ 0x30
 8002282:	d064      	beq.n	800234e <HAL_TIM_ConfigClockSource+0x15a>
 8002284:	2b30      	cmp	r3, #48	@ 0x30
 8002286:	d86b      	bhi.n	8002360 <HAL_TIM_ConfigClockSource+0x16c>
 8002288:	2b20      	cmp	r3, #32
 800228a:	d060      	beq.n	800234e <HAL_TIM_ConfigClockSource+0x15a>
 800228c:	2b20      	cmp	r3, #32
 800228e:	d867      	bhi.n	8002360 <HAL_TIM_ConfigClockSource+0x16c>
 8002290:	2b00      	cmp	r3, #0
 8002292:	d05c      	beq.n	800234e <HAL_TIM_ConfigClockSource+0x15a>
 8002294:	2b10      	cmp	r3, #16
 8002296:	d05a      	beq.n	800234e <HAL_TIM_ConfigClockSource+0x15a>
 8002298:	e062      	b.n	8002360 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80022aa:	f000 fad8 	bl	800285e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80022bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	68ba      	ldr	r2, [r7, #8]
 80022c4:	609a      	str	r2, [r3, #8]
      break;
 80022c6:	e04f      	b.n	8002368 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80022d8:	f000 fac1 	bl	800285e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	689a      	ldr	r2, [r3, #8]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80022ea:	609a      	str	r2, [r3, #8]
      break;
 80022ec:	e03c      	b.n	8002368 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80022fa:	461a      	mov	r2, r3
 80022fc:	f000 fa38 	bl	8002770 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	2150      	movs	r1, #80	@ 0x50
 8002306:	4618      	mov	r0, r3
 8002308:	f000 fa8f 	bl	800282a <TIM_ITRx_SetConfig>
      break;
 800230c:	e02c      	b.n	8002368 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800231a:	461a      	mov	r2, r3
 800231c:	f000 fa56 	bl	80027cc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	2160      	movs	r1, #96	@ 0x60
 8002326:	4618      	mov	r0, r3
 8002328:	f000 fa7f 	bl	800282a <TIM_ITRx_SetConfig>
      break;
 800232c:	e01c      	b.n	8002368 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800233a:	461a      	mov	r2, r3
 800233c:	f000 fa18 	bl	8002770 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2140      	movs	r1, #64	@ 0x40
 8002346:	4618      	mov	r0, r3
 8002348:	f000 fa6f 	bl	800282a <TIM_ITRx_SetConfig>
      break;
 800234c:	e00c      	b.n	8002368 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4619      	mov	r1, r3
 8002358:	4610      	mov	r0, r2
 800235a:	f000 fa66 	bl	800282a <TIM_ITRx_SetConfig>
      break;
 800235e:	e003      	b.n	8002368 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002360:	2301      	movs	r3, #1
 8002362:	73fb      	strb	r3, [r7, #15]
      break;
 8002364:	e000      	b.n	8002368 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002366:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2201      	movs	r2, #1
 800236c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2200      	movs	r2, #0
 8002374:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002378:	7bfb      	ldrb	r3, [r7, #15]
}
 800237a:	4618      	mov	r0, r3
 800237c:	3710      	adds	r7, #16
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
	...

08002384 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002384:	b480      	push	{r7}
 8002386:	b085      	sub	sp, #20
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	4a2f      	ldr	r2, [pc, #188]	@ (8002454 <TIM_Base_SetConfig+0xd0>)
 8002398:	4293      	cmp	r3, r2
 800239a:	d00b      	beq.n	80023b4 <TIM_Base_SetConfig+0x30>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023a2:	d007      	beq.n	80023b4 <TIM_Base_SetConfig+0x30>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	4a2c      	ldr	r2, [pc, #176]	@ (8002458 <TIM_Base_SetConfig+0xd4>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d003      	beq.n	80023b4 <TIM_Base_SetConfig+0x30>
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	4a2b      	ldr	r2, [pc, #172]	@ (800245c <TIM_Base_SetConfig+0xd8>)
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d108      	bne.n	80023c6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80023ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	68fa      	ldr	r2, [r7, #12]
 80023c2:	4313      	orrs	r3, r2
 80023c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	4a22      	ldr	r2, [pc, #136]	@ (8002454 <TIM_Base_SetConfig+0xd0>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d00b      	beq.n	80023e6 <TIM_Base_SetConfig+0x62>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023d4:	d007      	beq.n	80023e6 <TIM_Base_SetConfig+0x62>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4a1f      	ldr	r2, [pc, #124]	@ (8002458 <TIM_Base_SetConfig+0xd4>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d003      	beq.n	80023e6 <TIM_Base_SetConfig+0x62>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	4a1e      	ldr	r2, [pc, #120]	@ (800245c <TIM_Base_SetConfig+0xd8>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d108      	bne.n	80023f8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80023ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	68db      	ldr	r3, [r3, #12]
 80023f2:	68fa      	ldr	r2, [r7, #12]
 80023f4:	4313      	orrs	r3, r2
 80023f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	695b      	ldr	r3, [r3, #20]
 8002402:	4313      	orrs	r3, r2
 8002404:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	68fa      	ldr	r2, [r7, #12]
 800240a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	689a      	ldr	r2, [r3, #8]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	4a0d      	ldr	r2, [pc, #52]	@ (8002454 <TIM_Base_SetConfig+0xd0>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d103      	bne.n	800242c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	691a      	ldr	r2, [r3, #16]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2201      	movs	r2, #1
 8002430:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	691b      	ldr	r3, [r3, #16]
 8002436:	f003 0301 	and.w	r3, r3, #1
 800243a:	2b00      	cmp	r3, #0
 800243c:	d005      	beq.n	800244a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	691b      	ldr	r3, [r3, #16]
 8002442:	f023 0201 	bic.w	r2, r3, #1
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	611a      	str	r2, [r3, #16]
  }
}
 800244a:	bf00      	nop
 800244c:	3714      	adds	r7, #20
 800244e:	46bd      	mov	sp, r7
 8002450:	bc80      	pop	{r7}
 8002452:	4770      	bx	lr
 8002454:	40012c00 	.word	0x40012c00
 8002458:	40000400 	.word	0x40000400
 800245c:	40000800 	.word	0x40000800

08002460 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002460:	b480      	push	{r7}
 8002462:	b087      	sub	sp, #28
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
 8002468:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6a1b      	ldr	r3, [r3, #32]
 800246e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6a1b      	ldr	r3, [r3, #32]
 8002474:	f023 0201 	bic.w	r2, r3, #1
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	699b      	ldr	r3, [r3, #24]
 8002486:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800248e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	f023 0303 	bic.w	r3, r3, #3
 8002496:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	68fa      	ldr	r2, [r7, #12]
 800249e:	4313      	orrs	r3, r2
 80024a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	f023 0302 	bic.w	r3, r3, #2
 80024a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	697a      	ldr	r2, [r7, #20]
 80024b0:	4313      	orrs	r3, r2
 80024b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	4a1c      	ldr	r2, [pc, #112]	@ (8002528 <TIM_OC1_SetConfig+0xc8>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d10c      	bne.n	80024d6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	f023 0308 	bic.w	r3, r3, #8
 80024c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	68db      	ldr	r3, [r3, #12]
 80024c8:	697a      	ldr	r2, [r7, #20]
 80024ca:	4313      	orrs	r3, r2
 80024cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	f023 0304 	bic.w	r3, r3, #4
 80024d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4a13      	ldr	r2, [pc, #76]	@ (8002528 <TIM_OC1_SetConfig+0xc8>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d111      	bne.n	8002502 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80024de:	693b      	ldr	r3, [r7, #16]
 80024e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80024e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80024ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	695b      	ldr	r3, [r3, #20]
 80024f2:	693a      	ldr	r2, [r7, #16]
 80024f4:	4313      	orrs	r3, r2
 80024f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	699b      	ldr	r3, [r3, #24]
 80024fc:	693a      	ldr	r2, [r7, #16]
 80024fe:	4313      	orrs	r3, r2
 8002500:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	693a      	ldr	r2, [r7, #16]
 8002506:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	68fa      	ldr	r2, [r7, #12]
 800250c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	685a      	ldr	r2, [r3, #4]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	697a      	ldr	r2, [r7, #20]
 800251a:	621a      	str	r2, [r3, #32]
}
 800251c:	bf00      	nop
 800251e:	371c      	adds	r7, #28
 8002520:	46bd      	mov	sp, r7
 8002522:	bc80      	pop	{r7}
 8002524:	4770      	bx	lr
 8002526:	bf00      	nop
 8002528:	40012c00 	.word	0x40012c00

0800252c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800252c:	b480      	push	{r7}
 800252e:	b087      	sub	sp, #28
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
 8002534:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6a1b      	ldr	r3, [r3, #32]
 800253a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6a1b      	ldr	r3, [r3, #32]
 8002540:	f023 0210 	bic.w	r2, r3, #16
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	699b      	ldr	r3, [r3, #24]
 8002552:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800255a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002562:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	021b      	lsls	r3, r3, #8
 800256a:	68fa      	ldr	r2, [r7, #12]
 800256c:	4313      	orrs	r3, r2
 800256e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	f023 0320 	bic.w	r3, r3, #32
 8002576:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	011b      	lsls	r3, r3, #4
 800257e:	697a      	ldr	r2, [r7, #20]
 8002580:	4313      	orrs	r3, r2
 8002582:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	4a1d      	ldr	r2, [pc, #116]	@ (80025fc <TIM_OC2_SetConfig+0xd0>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d10d      	bne.n	80025a8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002592:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	011b      	lsls	r3, r3, #4
 800259a:	697a      	ldr	r2, [r7, #20]
 800259c:	4313      	orrs	r3, r2
 800259e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80025a6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	4a14      	ldr	r2, [pc, #80]	@ (80025fc <TIM_OC2_SetConfig+0xd0>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d113      	bne.n	80025d8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80025b0:	693b      	ldr	r3, [r7, #16]
 80025b2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80025b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80025b8:	693b      	ldr	r3, [r7, #16]
 80025ba:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80025be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	695b      	ldr	r3, [r3, #20]
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	693a      	ldr	r2, [r7, #16]
 80025c8:	4313      	orrs	r3, r2
 80025ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	699b      	ldr	r3, [r3, #24]
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	693a      	ldr	r2, [r7, #16]
 80025d4:	4313      	orrs	r3, r2
 80025d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	693a      	ldr	r2, [r7, #16]
 80025dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	68fa      	ldr	r2, [r7, #12]
 80025e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	685a      	ldr	r2, [r3, #4]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	697a      	ldr	r2, [r7, #20]
 80025f0:	621a      	str	r2, [r3, #32]
}
 80025f2:	bf00      	nop
 80025f4:	371c      	adds	r7, #28
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bc80      	pop	{r7}
 80025fa:	4770      	bx	lr
 80025fc:	40012c00 	.word	0x40012c00

08002600 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002600:	b480      	push	{r7}
 8002602:	b087      	sub	sp, #28
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6a1b      	ldr	r3, [r3, #32]
 800260e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6a1b      	ldr	r3, [r3, #32]
 8002614:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	69db      	ldr	r3, [r3, #28]
 8002626:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800262e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	f023 0303 	bic.w	r3, r3, #3
 8002636:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	68fa      	ldr	r2, [r7, #12]
 800263e:	4313      	orrs	r3, r2
 8002640:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002648:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	021b      	lsls	r3, r3, #8
 8002650:	697a      	ldr	r2, [r7, #20]
 8002652:	4313      	orrs	r3, r2
 8002654:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	4a1d      	ldr	r2, [pc, #116]	@ (80026d0 <TIM_OC3_SetConfig+0xd0>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d10d      	bne.n	800267a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002664:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	68db      	ldr	r3, [r3, #12]
 800266a:	021b      	lsls	r3, r3, #8
 800266c:	697a      	ldr	r2, [r7, #20]
 800266e:	4313      	orrs	r3, r2
 8002670:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002678:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	4a14      	ldr	r2, [pc, #80]	@ (80026d0 <TIM_OC3_SetConfig+0xd0>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d113      	bne.n	80026aa <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002688:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002690:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	695b      	ldr	r3, [r3, #20]
 8002696:	011b      	lsls	r3, r3, #4
 8002698:	693a      	ldr	r2, [r7, #16]
 800269a:	4313      	orrs	r3, r2
 800269c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	699b      	ldr	r3, [r3, #24]
 80026a2:	011b      	lsls	r3, r3, #4
 80026a4:	693a      	ldr	r2, [r7, #16]
 80026a6:	4313      	orrs	r3, r2
 80026a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	693a      	ldr	r2, [r7, #16]
 80026ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	68fa      	ldr	r2, [r7, #12]
 80026b4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	685a      	ldr	r2, [r3, #4]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	697a      	ldr	r2, [r7, #20]
 80026c2:	621a      	str	r2, [r3, #32]
}
 80026c4:	bf00      	nop
 80026c6:	371c      	adds	r7, #28
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bc80      	pop	{r7}
 80026cc:	4770      	bx	lr
 80026ce:	bf00      	nop
 80026d0:	40012c00 	.word	0x40012c00

080026d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b087      	sub	sp, #28
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
 80026dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6a1b      	ldr	r3, [r3, #32]
 80026e2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6a1b      	ldr	r3, [r3, #32]
 80026e8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	69db      	ldr	r3, [r3, #28]
 80026fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002702:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800270a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	021b      	lsls	r3, r3, #8
 8002712:	68fa      	ldr	r2, [r7, #12]
 8002714:	4313      	orrs	r3, r2
 8002716:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002718:	693b      	ldr	r3, [r7, #16]
 800271a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800271e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	031b      	lsls	r3, r3, #12
 8002726:	693a      	ldr	r2, [r7, #16]
 8002728:	4313      	orrs	r3, r2
 800272a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	4a0f      	ldr	r2, [pc, #60]	@ (800276c <TIM_OC4_SetConfig+0x98>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d109      	bne.n	8002748 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800273a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	695b      	ldr	r3, [r3, #20]
 8002740:	019b      	lsls	r3, r3, #6
 8002742:	697a      	ldr	r2, [r7, #20]
 8002744:	4313      	orrs	r3, r2
 8002746:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	697a      	ldr	r2, [r7, #20]
 800274c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	68fa      	ldr	r2, [r7, #12]
 8002752:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	685a      	ldr	r2, [r3, #4]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	693a      	ldr	r2, [r7, #16]
 8002760:	621a      	str	r2, [r3, #32]
}
 8002762:	bf00      	nop
 8002764:	371c      	adds	r7, #28
 8002766:	46bd      	mov	sp, r7
 8002768:	bc80      	pop	{r7}
 800276a:	4770      	bx	lr
 800276c:	40012c00 	.word	0x40012c00

08002770 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002770:	b480      	push	{r7}
 8002772:	b087      	sub	sp, #28
 8002774:	af00      	add	r7, sp, #0
 8002776:	60f8      	str	r0, [r7, #12]
 8002778:	60b9      	str	r1, [r7, #8]
 800277a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	6a1b      	ldr	r3, [r3, #32]
 8002780:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	6a1b      	ldr	r3, [r3, #32]
 8002786:	f023 0201 	bic.w	r2, r3, #1
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	699b      	ldr	r3, [r3, #24]
 8002792:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800279a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	011b      	lsls	r3, r3, #4
 80027a0:	693a      	ldr	r2, [r7, #16]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	f023 030a 	bic.w	r3, r3, #10
 80027ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80027ae:	697a      	ldr	r2, [r7, #20]
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	693a      	ldr	r2, [r7, #16]
 80027ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	697a      	ldr	r2, [r7, #20]
 80027c0:	621a      	str	r2, [r3, #32]
}
 80027c2:	bf00      	nop
 80027c4:	371c      	adds	r7, #28
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bc80      	pop	{r7}
 80027ca:	4770      	bx	lr

080027cc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b087      	sub	sp, #28
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	60f8      	str	r0, [r7, #12]
 80027d4:	60b9      	str	r1, [r7, #8]
 80027d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	6a1b      	ldr	r3, [r3, #32]
 80027dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	6a1b      	ldr	r3, [r3, #32]
 80027e2:	f023 0210 	bic.w	r2, r3, #16
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	699b      	ldr	r3, [r3, #24]
 80027ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80027f0:	693b      	ldr	r3, [r7, #16]
 80027f2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80027f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	031b      	lsls	r3, r3, #12
 80027fc:	693a      	ldr	r2, [r7, #16]
 80027fe:	4313      	orrs	r3, r2
 8002800:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002808:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	011b      	lsls	r3, r3, #4
 800280e:	697a      	ldr	r2, [r7, #20]
 8002810:	4313      	orrs	r3, r2
 8002812:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	693a      	ldr	r2, [r7, #16]
 8002818:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	697a      	ldr	r2, [r7, #20]
 800281e:	621a      	str	r2, [r3, #32]
}
 8002820:	bf00      	nop
 8002822:	371c      	adds	r7, #28
 8002824:	46bd      	mov	sp, r7
 8002826:	bc80      	pop	{r7}
 8002828:	4770      	bx	lr

0800282a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800282a:	b480      	push	{r7}
 800282c:	b085      	sub	sp, #20
 800282e:	af00      	add	r7, sp, #0
 8002830:	6078      	str	r0, [r7, #4]
 8002832:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002840:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002842:	683a      	ldr	r2, [r7, #0]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	4313      	orrs	r3, r2
 8002848:	f043 0307 	orr.w	r3, r3, #7
 800284c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	68fa      	ldr	r2, [r7, #12]
 8002852:	609a      	str	r2, [r3, #8]
}
 8002854:	bf00      	nop
 8002856:	3714      	adds	r7, #20
 8002858:	46bd      	mov	sp, r7
 800285a:	bc80      	pop	{r7}
 800285c:	4770      	bx	lr

0800285e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800285e:	b480      	push	{r7}
 8002860:	b087      	sub	sp, #28
 8002862:	af00      	add	r7, sp, #0
 8002864:	60f8      	str	r0, [r7, #12]
 8002866:	60b9      	str	r1, [r7, #8]
 8002868:	607a      	str	r2, [r7, #4]
 800286a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002878:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	021a      	lsls	r2, r3, #8
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	431a      	orrs	r2, r3
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	4313      	orrs	r3, r2
 8002886:	697a      	ldr	r2, [r7, #20]
 8002888:	4313      	orrs	r3, r2
 800288a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	697a      	ldr	r2, [r7, #20]
 8002890:	609a      	str	r2, [r3, #8]
}
 8002892:	bf00      	nop
 8002894:	371c      	adds	r7, #28
 8002896:	46bd      	mov	sp, r7
 8002898:	bc80      	pop	{r7}
 800289a:	4770      	bx	lr

0800289c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800289c:	b480      	push	{r7}
 800289e:	b087      	sub	sp, #28
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	60f8      	str	r0, [r7, #12]
 80028a4:	60b9      	str	r1, [r7, #8]
 80028a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	f003 031f 	and.w	r3, r3, #31
 80028ae:	2201      	movs	r2, #1
 80028b0:	fa02 f303 	lsl.w	r3, r2, r3
 80028b4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	6a1a      	ldr	r2, [r3, #32]
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	43db      	mvns	r3, r3
 80028be:	401a      	ands	r2, r3
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	6a1a      	ldr	r2, [r3, #32]
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	f003 031f 	and.w	r3, r3, #31
 80028ce:	6879      	ldr	r1, [r7, #4]
 80028d0:	fa01 f303 	lsl.w	r3, r1, r3
 80028d4:	431a      	orrs	r2, r3
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	621a      	str	r2, [r3, #32]
}
 80028da:	bf00      	nop
 80028dc:	371c      	adds	r7, #28
 80028de:	46bd      	mov	sp, r7
 80028e0:	bc80      	pop	{r7}
 80028e2:	4770      	bx	lr

080028e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b085      	sub	sp, #20
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
 80028ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d101      	bne.n	80028fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80028f8:	2302      	movs	r3, #2
 80028fa:	e046      	b.n	800298a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2201      	movs	r2, #1
 8002900:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2202      	movs	r2, #2
 8002908:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	689b      	ldr	r3, [r3, #8]
 800291a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002922:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	68fa      	ldr	r2, [r7, #12]
 800292a:	4313      	orrs	r3, r2
 800292c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	68fa      	ldr	r2, [r7, #12]
 8002934:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a16      	ldr	r2, [pc, #88]	@ (8002994 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d00e      	beq.n	800295e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002948:	d009      	beq.n	800295e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a12      	ldr	r2, [pc, #72]	@ (8002998 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d004      	beq.n	800295e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a10      	ldr	r2, [pc, #64]	@ (800299c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d10c      	bne.n	8002978 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002964:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	68ba      	ldr	r2, [r7, #8]
 800296c:	4313      	orrs	r3, r2
 800296e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	68ba      	ldr	r2, [r7, #8]
 8002976:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2201      	movs	r2, #1
 800297c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2200      	movs	r2, #0
 8002984:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002988:	2300      	movs	r3, #0
}
 800298a:	4618      	mov	r0, r3
 800298c:	3714      	adds	r7, #20
 800298e:	46bd      	mov	sp, r7
 8002990:	bc80      	pop	{r7}
 8002992:	4770      	bx	lr
 8002994:	40012c00 	.word	0x40012c00
 8002998:	40000400 	.word	0x40000400
 800299c:	40000800 	.word	0x40000800

080029a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b082      	sub	sp, #8
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d101      	bne.n	80029b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	e042      	b.n	8002a38 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d106      	bne.n	80029cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80029c6:	6878      	ldr	r0, [r7, #4]
 80029c8:	f7fd fe8a 	bl	80006e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2224      	movs	r2, #36	@ 0x24
 80029d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	68da      	ldr	r2, [r3, #12]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80029e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80029e4:	6878      	ldr	r0, [r7, #4]
 80029e6:	f000 ff47 	bl	8003878 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	691a      	ldr	r2, [r3, #16]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80029f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	695a      	ldr	r2, [r3, #20]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002a08:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	68da      	ldr	r2, [r3, #12]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002a18:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2220      	movs	r2, #32
 8002a24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2220      	movs	r2, #32
 8002a2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2200      	movs	r2, #0
 8002a34:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002a36:	2300      	movs	r3, #0
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3708      	adds	r7, #8
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}

08002a40 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b08a      	sub	sp, #40	@ 0x28
 8002a44:	af02      	add	r7, sp, #8
 8002a46:	60f8      	str	r0, [r7, #12]
 8002a48:	60b9      	str	r1, [r7, #8]
 8002a4a:	603b      	str	r3, [r7, #0]
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002a50:	2300      	movs	r3, #0
 8002a52:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	2b20      	cmp	r3, #32
 8002a5e:	d175      	bne.n	8002b4c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d002      	beq.n	8002a6c <HAL_UART_Transmit+0x2c>
 8002a66:	88fb      	ldrh	r3, [r7, #6]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d101      	bne.n	8002a70 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e06e      	b.n	8002b4e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	2200      	movs	r2, #0
 8002a74:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2221      	movs	r2, #33	@ 0x21
 8002a7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a7e:	f7fe f847 	bl	8000b10 <HAL_GetTick>
 8002a82:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	88fa      	ldrh	r2, [r7, #6]
 8002a88:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	88fa      	ldrh	r2, [r7, #6]
 8002a8e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a98:	d108      	bne.n	8002aac <HAL_UART_Transmit+0x6c>
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	691b      	ldr	r3, [r3, #16]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d104      	bne.n	8002aac <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	61bb      	str	r3, [r7, #24]
 8002aaa:	e003      	b.n	8002ab4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002ab4:	e02e      	b.n	8002b14 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	9300      	str	r3, [sp, #0]
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	2200      	movs	r2, #0
 8002abe:	2180      	movs	r1, #128	@ 0x80
 8002ac0:	68f8      	ldr	r0, [r7, #12]
 8002ac2:	f000 fc23 	bl	800330c <UART_WaitOnFlagUntilTimeout>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d005      	beq.n	8002ad8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	2220      	movs	r2, #32
 8002ad0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002ad4:	2303      	movs	r3, #3
 8002ad6:	e03a      	b.n	8002b4e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002ad8:	69fb      	ldr	r3, [r7, #28]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d10b      	bne.n	8002af6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002ade:	69bb      	ldr	r3, [r7, #24]
 8002ae0:	881b      	ldrh	r3, [r3, #0]
 8002ae2:	461a      	mov	r2, r3
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002aec:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002aee:	69bb      	ldr	r3, [r7, #24]
 8002af0:	3302      	adds	r3, #2
 8002af2:	61bb      	str	r3, [r7, #24]
 8002af4:	e007      	b.n	8002b06 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002af6:	69fb      	ldr	r3, [r7, #28]
 8002af8:	781a      	ldrb	r2, [r3, #0]
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002b00:	69fb      	ldr	r3, [r7, #28]
 8002b02:	3301      	adds	r3, #1
 8002b04:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002b0a:	b29b      	uxth	r3, r3
 8002b0c:	3b01      	subs	r3, #1
 8002b0e:	b29a      	uxth	r2, r3
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002b18:	b29b      	uxth	r3, r3
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d1cb      	bne.n	8002ab6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	9300      	str	r3, [sp, #0]
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	2200      	movs	r2, #0
 8002b26:	2140      	movs	r1, #64	@ 0x40
 8002b28:	68f8      	ldr	r0, [r7, #12]
 8002b2a:	f000 fbef 	bl	800330c <UART_WaitOnFlagUntilTimeout>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d005      	beq.n	8002b40 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	2220      	movs	r2, #32
 8002b38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002b3c:	2303      	movs	r3, #3
 8002b3e:	e006      	b.n	8002b4e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	2220      	movs	r2, #32
 8002b44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	e000      	b.n	8002b4e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002b4c:	2302      	movs	r3, #2
  }
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	3720      	adds	r7, #32
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}

08002b56 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002b56:	b580      	push	{r7, lr}
 8002b58:	b084      	sub	sp, #16
 8002b5a:	af00      	add	r7, sp, #0
 8002b5c:	60f8      	str	r0, [r7, #12]
 8002b5e:	60b9      	str	r1, [r7, #8]
 8002b60:	4613      	mov	r3, r2
 8002b62:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002b6a:	b2db      	uxtb	r3, r3
 8002b6c:	2b20      	cmp	r3, #32
 8002b6e:	d112      	bne.n	8002b96 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d002      	beq.n	8002b7c <HAL_UART_Receive_DMA+0x26>
 8002b76:	88fb      	ldrh	r3, [r7, #6]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d101      	bne.n	8002b80 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e00b      	b.n	8002b98 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2200      	movs	r2, #0
 8002b84:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8002b86:	88fb      	ldrh	r3, [r7, #6]
 8002b88:	461a      	mov	r2, r3
 8002b8a:	68b9      	ldr	r1, [r7, #8]
 8002b8c:	68f8      	ldr	r0, [r7, #12]
 8002b8e:	f000 fc17 	bl	80033c0 <UART_Start_Receive_DMA>
 8002b92:	4603      	mov	r3, r0
 8002b94:	e000      	b.n	8002b98 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002b96:	2302      	movs	r3, #2
  }
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	3710      	adds	r7, #16
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}

08002ba0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b0ba      	sub	sp, #232	@ 0xe8
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	695b      	ldr	r3, [r3, #20]
 8002bc2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002bd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002bd6:	f003 030f 	and.w	r3, r3, #15
 8002bda:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002bde:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d10f      	bne.n	8002c06 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002be6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002bea:	f003 0320 	and.w	r3, r3, #32
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d009      	beq.n	8002c06 <HAL_UART_IRQHandler+0x66>
 8002bf2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002bf6:	f003 0320 	and.w	r3, r3, #32
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d003      	beq.n	8002c06 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002bfe:	6878      	ldr	r0, [r7, #4]
 8002c00:	f000 fd7c 	bl	80036fc <UART_Receive_IT>
      return;
 8002c04:	e25b      	b.n	80030be <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002c06:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	f000 80de 	beq.w	8002dcc <HAL_UART_IRQHandler+0x22c>
 8002c10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002c14:	f003 0301 	and.w	r3, r3, #1
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d106      	bne.n	8002c2a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002c1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c20:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	f000 80d1 	beq.w	8002dcc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002c2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c2e:	f003 0301 	and.w	r3, r3, #1
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d00b      	beq.n	8002c4e <HAL_UART_IRQHandler+0xae>
 8002c36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d005      	beq.n	8002c4e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c46:	f043 0201 	orr.w	r2, r3, #1
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002c4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c52:	f003 0304 	and.w	r3, r3, #4
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d00b      	beq.n	8002c72 <HAL_UART_IRQHandler+0xd2>
 8002c5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002c5e:	f003 0301 	and.w	r3, r3, #1
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d005      	beq.n	8002c72 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c6a:	f043 0202 	orr.w	r2, r3, #2
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002c72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c76:	f003 0302 	and.w	r3, r3, #2
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d00b      	beq.n	8002c96 <HAL_UART_IRQHandler+0xf6>
 8002c7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002c82:	f003 0301 	and.w	r3, r3, #1
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d005      	beq.n	8002c96 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c8e:	f043 0204 	orr.w	r2, r3, #4
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002c96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c9a:	f003 0308 	and.w	r3, r3, #8
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d011      	beq.n	8002cc6 <HAL_UART_IRQHandler+0x126>
 8002ca2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ca6:	f003 0320 	and.w	r3, r3, #32
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d105      	bne.n	8002cba <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002cae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002cb2:	f003 0301 	and.w	r3, r3, #1
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d005      	beq.n	8002cc6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cbe:	f043 0208 	orr.w	r2, r3, #8
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	f000 81f2 	beq.w	80030b4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002cd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cd4:	f003 0320 	and.w	r3, r3, #32
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d008      	beq.n	8002cee <HAL_UART_IRQHandler+0x14e>
 8002cdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ce0:	f003 0320 	and.w	r3, r3, #32
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d002      	beq.n	8002cee <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002ce8:	6878      	ldr	r0, [r7, #4]
 8002cea:	f000 fd07 	bl	80036fc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	695b      	ldr	r3, [r3, #20]
 8002cf4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	bf14      	ite	ne
 8002cfc:	2301      	movne	r3, #1
 8002cfe:	2300      	moveq	r3, #0
 8002d00:	b2db      	uxtb	r3, r3
 8002d02:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d0a:	f003 0308 	and.w	r3, r3, #8
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d103      	bne.n	8002d1a <HAL_UART_IRQHandler+0x17a>
 8002d12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d04f      	beq.n	8002dba <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	f000 fc11 	bl	8003542 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	695b      	ldr	r3, [r3, #20]
 8002d26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d041      	beq.n	8002db2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	3314      	adds	r3, #20
 8002d34:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d38:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002d3c:	e853 3f00 	ldrex	r3, [r3]
 8002d40:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002d44:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002d48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002d4c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	3314      	adds	r3, #20
 8002d56:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002d5a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002d5e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d62:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002d66:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002d6a:	e841 2300 	strex	r3, r2, [r1]
 8002d6e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002d72:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d1d9      	bne.n	8002d2e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d013      	beq.n	8002daa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d86:	4a7e      	ldr	r2, [pc, #504]	@ (8002f80 <HAL_UART_IRQHandler+0x3e0>)
 8002d88:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f7fe f8cc 	bl	8000f2c <HAL_DMA_Abort_IT>
 8002d94:	4603      	mov	r3, r0
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d016      	beq.n	8002dc8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002da0:	687a      	ldr	r2, [r7, #4]
 8002da2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002da4:	4610      	mov	r0, r2
 8002da6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002da8:	e00e      	b.n	8002dc8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f000 f99c 	bl	80030e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002db0:	e00a      	b.n	8002dc8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002db2:	6878      	ldr	r0, [r7, #4]
 8002db4:	f000 f998 	bl	80030e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002db8:	e006      	b.n	8002dc8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f000 f994 	bl	80030e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002dc6:	e175      	b.n	80030b4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002dc8:	bf00      	nop
    return;
 8002dca:	e173      	b.n	80030b4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dd0:	2b01      	cmp	r3, #1
 8002dd2:	f040 814f 	bne.w	8003074 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002dd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002dda:	f003 0310 	and.w	r3, r3, #16
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	f000 8148 	beq.w	8003074 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002de4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002de8:	f003 0310 	and.w	r3, r3, #16
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	f000 8141 	beq.w	8003074 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002df2:	2300      	movs	r3, #0
 8002df4:	60bb      	str	r3, [r7, #8]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	60bb      	str	r3, [r7, #8]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	60bb      	str	r3, [r7, #8]
 8002e06:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	695b      	ldr	r3, [r3, #20]
 8002e0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	f000 80b6 	beq.w	8002f84 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002e24:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	f000 8145 	beq.w	80030b8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002e32:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002e36:	429a      	cmp	r2, r3
 8002e38:	f080 813e 	bcs.w	80030b8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002e42:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e48:	699b      	ldr	r3, [r3, #24]
 8002e4a:	2b20      	cmp	r3, #32
 8002e4c:	f000 8088 	beq.w	8002f60 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	330c      	adds	r3, #12
 8002e56:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e5a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002e5e:	e853 3f00 	ldrex	r3, [r3]
 8002e62:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002e66:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002e6a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e6e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	330c      	adds	r3, #12
 8002e78:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002e7c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002e80:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e84:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002e88:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002e8c:	e841 2300 	strex	r3, r2, [r1]
 8002e90:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002e94:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d1d9      	bne.n	8002e50 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	3314      	adds	r3, #20
 8002ea2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ea4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ea6:	e853 3f00 	ldrex	r3, [r3]
 8002eaa:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002eac:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002eae:	f023 0301 	bic.w	r3, r3, #1
 8002eb2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	3314      	adds	r3, #20
 8002ebc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002ec0:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002ec4:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ec6:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002ec8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002ecc:	e841 2300 	strex	r3, r2, [r1]
 8002ed0:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002ed2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d1e1      	bne.n	8002e9c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	3314      	adds	r3, #20
 8002ede:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ee0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002ee2:	e853 3f00 	ldrex	r3, [r3]
 8002ee6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002ee8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002eea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002eee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	3314      	adds	r3, #20
 8002ef8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002efc:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002efe:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f00:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002f02:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002f04:	e841 2300 	strex	r3, r2, [r1]
 8002f08:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002f0a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d1e3      	bne.n	8002ed8 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2220      	movs	r2, #32
 8002f14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	330c      	adds	r3, #12
 8002f24:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f28:	e853 3f00 	ldrex	r3, [r3]
 8002f2c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002f2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f30:	f023 0310 	bic.w	r3, r3, #16
 8002f34:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	330c      	adds	r3, #12
 8002f3e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002f42:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002f44:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f46:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002f48:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002f4a:	e841 2300 	strex	r3, r2, [r1]
 8002f4e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002f50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d1e3      	bne.n	8002f1e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f7fd ffaa 	bl	8000eb4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2202      	movs	r2, #2
 8002f64:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002f6e:	b29b      	uxth	r3, r3
 8002f70:	1ad3      	subs	r3, r2, r3
 8002f72:	b29b      	uxth	r3, r3
 8002f74:	4619      	mov	r1, r3
 8002f76:	6878      	ldr	r0, [r7, #4]
 8002f78:	f000 f8bf 	bl	80030fa <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002f7c:	e09c      	b.n	80030b8 <HAL_UART_IRQHandler+0x518>
 8002f7e:	bf00      	nop
 8002f80:	08003607 	.word	0x08003607
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002f8c:	b29b      	uxth	r3, r3
 8002f8e:	1ad3      	subs	r3, r2, r3
 8002f90:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002f98:	b29b      	uxth	r3, r3
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	f000 808e 	beq.w	80030bc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002fa0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	f000 8089 	beq.w	80030bc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	330c      	adds	r3, #12
 8002fb0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fb4:	e853 3f00 	ldrex	r3, [r3]
 8002fb8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002fba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fbc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002fc0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	330c      	adds	r3, #12
 8002fca:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002fce:	647a      	str	r2, [r7, #68]	@ 0x44
 8002fd0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fd2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002fd4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002fd6:	e841 2300 	strex	r3, r2, [r1]
 8002fda:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002fdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d1e3      	bne.n	8002faa <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	3314      	adds	r3, #20
 8002fe8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fec:	e853 3f00 	ldrex	r3, [r3]
 8002ff0:	623b      	str	r3, [r7, #32]
   return(result);
 8002ff2:	6a3b      	ldr	r3, [r7, #32]
 8002ff4:	f023 0301 	bic.w	r3, r3, #1
 8002ff8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	3314      	adds	r3, #20
 8003002:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003006:	633a      	str	r2, [r7, #48]	@ 0x30
 8003008:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800300a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800300c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800300e:	e841 2300 	strex	r3, r2, [r1]
 8003012:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003016:	2b00      	cmp	r3, #0
 8003018:	d1e3      	bne.n	8002fe2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2220      	movs	r2, #32
 800301e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2200      	movs	r2, #0
 8003026:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	330c      	adds	r3, #12
 800302e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	e853 3f00 	ldrex	r3, [r3]
 8003036:	60fb      	str	r3, [r7, #12]
   return(result);
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	f023 0310 	bic.w	r3, r3, #16
 800303e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	330c      	adds	r3, #12
 8003048:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800304c:	61fa      	str	r2, [r7, #28]
 800304e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003050:	69b9      	ldr	r1, [r7, #24]
 8003052:	69fa      	ldr	r2, [r7, #28]
 8003054:	e841 2300 	strex	r3, r2, [r1]
 8003058:	617b      	str	r3, [r7, #20]
   return(result);
 800305a:	697b      	ldr	r3, [r7, #20]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d1e3      	bne.n	8003028 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2202      	movs	r2, #2
 8003064:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003066:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800306a:	4619      	mov	r1, r3
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	f000 f844 	bl	80030fa <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003072:	e023      	b.n	80030bc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003074:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003078:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800307c:	2b00      	cmp	r3, #0
 800307e:	d009      	beq.n	8003094 <HAL_UART_IRQHandler+0x4f4>
 8003080:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003084:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003088:	2b00      	cmp	r3, #0
 800308a:	d003      	beq.n	8003094 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800308c:	6878      	ldr	r0, [r7, #4]
 800308e:	f000 face 	bl	800362e <UART_Transmit_IT>
    return;
 8003092:	e014      	b.n	80030be <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003094:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003098:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800309c:	2b00      	cmp	r3, #0
 800309e:	d00e      	beq.n	80030be <HAL_UART_IRQHandler+0x51e>
 80030a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80030a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d008      	beq.n	80030be <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	f000 fb0d 	bl	80036cc <UART_EndTransmit_IT>
    return;
 80030b2:	e004      	b.n	80030be <HAL_UART_IRQHandler+0x51e>
    return;
 80030b4:	bf00      	nop
 80030b6:	e002      	b.n	80030be <HAL_UART_IRQHandler+0x51e>
      return;
 80030b8:	bf00      	nop
 80030ba:	e000      	b.n	80030be <HAL_UART_IRQHandler+0x51e>
      return;
 80030bc:	bf00      	nop
  }
}
 80030be:	37e8      	adds	r7, #232	@ 0xe8
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}

080030c4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80030cc:	bf00      	nop
 80030ce:	370c      	adds	r7, #12
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bc80      	pop	{r7}
 80030d4:	4770      	bx	lr

080030d6 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80030d6:	b480      	push	{r7}
 80030d8:	b083      	sub	sp, #12
 80030da:	af00      	add	r7, sp, #0
 80030dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80030de:	bf00      	nop
 80030e0:	370c      	adds	r7, #12
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bc80      	pop	{r7}
 80030e6:	4770      	bx	lr

080030e8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b083      	sub	sp, #12
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80030f0:	bf00      	nop
 80030f2:	370c      	adds	r7, #12
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bc80      	pop	{r7}
 80030f8:	4770      	bx	lr

080030fa <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80030fa:	b480      	push	{r7}
 80030fc:	b083      	sub	sp, #12
 80030fe:	af00      	add	r7, sp, #0
 8003100:	6078      	str	r0, [r7, #4]
 8003102:	460b      	mov	r3, r1
 8003104:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003106:	bf00      	nop
 8003108:	370c      	adds	r7, #12
 800310a:	46bd      	mov	sp, r7
 800310c:	bc80      	pop	{r7}
 800310e:	4770      	bx	lr

08003110 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b09c      	sub	sp, #112	@ 0x70
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800311c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 0320 	and.w	r3, r3, #32
 8003128:	2b00      	cmp	r3, #0
 800312a:	d172      	bne.n	8003212 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800312c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800312e:	2200      	movs	r2, #0
 8003130:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003132:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	330c      	adds	r3, #12
 8003138:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800313a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800313c:	e853 3f00 	ldrex	r3, [r3]
 8003140:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003142:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003144:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003148:	66bb      	str	r3, [r7, #104]	@ 0x68
 800314a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	330c      	adds	r3, #12
 8003150:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003152:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003154:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003156:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003158:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800315a:	e841 2300 	strex	r3, r2, [r1]
 800315e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003160:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003162:	2b00      	cmp	r3, #0
 8003164:	d1e5      	bne.n	8003132 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003166:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	3314      	adds	r3, #20
 800316c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800316e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003170:	e853 3f00 	ldrex	r3, [r3]
 8003174:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003176:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003178:	f023 0301 	bic.w	r3, r3, #1
 800317c:	667b      	str	r3, [r7, #100]	@ 0x64
 800317e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	3314      	adds	r3, #20
 8003184:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003186:	647a      	str	r2, [r7, #68]	@ 0x44
 8003188:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800318a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800318c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800318e:	e841 2300 	strex	r3, r2, [r1]
 8003192:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003194:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003196:	2b00      	cmp	r3, #0
 8003198:	d1e5      	bne.n	8003166 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800319a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	3314      	adds	r3, #20
 80031a0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031a4:	e853 3f00 	ldrex	r3, [r3]
 80031a8:	623b      	str	r3, [r7, #32]
   return(result);
 80031aa:	6a3b      	ldr	r3, [r7, #32]
 80031ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80031b0:	663b      	str	r3, [r7, #96]	@ 0x60
 80031b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	3314      	adds	r3, #20
 80031b8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80031ba:	633a      	str	r2, [r7, #48]	@ 0x30
 80031bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80031c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80031c2:	e841 2300 	strex	r3, r2, [r1]
 80031c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80031c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d1e5      	bne.n	800319a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80031ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80031d0:	2220      	movs	r2, #32
 80031d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80031d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80031d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031da:	2b01      	cmp	r3, #1
 80031dc:	d119      	bne.n	8003212 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80031de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	330c      	adds	r3, #12
 80031e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	e853 3f00 	ldrex	r3, [r3]
 80031ec:	60fb      	str	r3, [r7, #12]
   return(result);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	f023 0310 	bic.w	r3, r3, #16
 80031f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80031f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	330c      	adds	r3, #12
 80031fc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80031fe:	61fa      	str	r2, [r7, #28]
 8003200:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003202:	69b9      	ldr	r1, [r7, #24]
 8003204:	69fa      	ldr	r2, [r7, #28]
 8003206:	e841 2300 	strex	r3, r2, [r1]
 800320a:	617b      	str	r3, [r7, #20]
   return(result);
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d1e5      	bne.n	80031de <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003212:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003214:	2200      	movs	r2, #0
 8003216:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003218:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800321a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800321c:	2b01      	cmp	r3, #1
 800321e:	d106      	bne.n	800322e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003220:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003222:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003224:	4619      	mov	r1, r3
 8003226:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003228:	f7ff ff67 	bl	80030fa <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800322c:	e002      	b.n	8003234 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800322e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003230:	f7fd f932 	bl	8000498 <HAL_UART_RxCpltCallback>
}
 8003234:	bf00      	nop
 8003236:	3770      	adds	r7, #112	@ 0x70
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}

0800323c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b084      	sub	sp, #16
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003248:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	2201      	movs	r2, #1
 800324e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003254:	2b01      	cmp	r3, #1
 8003256:	d108      	bne.n	800326a <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800325c:	085b      	lsrs	r3, r3, #1
 800325e:	b29b      	uxth	r3, r3
 8003260:	4619      	mov	r1, r3
 8003262:	68f8      	ldr	r0, [r7, #12]
 8003264:	f7ff ff49 	bl	80030fa <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003268:	e002      	b.n	8003270 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800326a:	68f8      	ldr	r0, [r7, #12]
 800326c:	f7ff ff33 	bl	80030d6 <HAL_UART_RxHalfCpltCallback>
}
 8003270:	bf00      	nop
 8003272:	3710      	adds	r7, #16
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}

08003278 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b084      	sub	sp, #16
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003280:	2300      	movs	r3, #0
 8003282:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003288:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	695b      	ldr	r3, [r3, #20]
 8003290:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003294:	2b00      	cmp	r3, #0
 8003296:	bf14      	ite	ne
 8003298:	2301      	movne	r3, #1
 800329a:	2300      	moveq	r3, #0
 800329c:	b2db      	uxtb	r3, r3
 800329e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	2b21      	cmp	r3, #33	@ 0x21
 80032aa:	d108      	bne.n	80032be <UART_DMAError+0x46>
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d005      	beq.n	80032be <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	2200      	movs	r2, #0
 80032b6:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80032b8:	68b8      	ldr	r0, [r7, #8]
 80032ba:	f000 f91b 	bl	80034f4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	695b      	ldr	r3, [r3, #20]
 80032c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	bf14      	ite	ne
 80032cc:	2301      	movne	r3, #1
 80032ce:	2300      	moveq	r3, #0
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80032da:	b2db      	uxtb	r3, r3
 80032dc:	2b22      	cmp	r3, #34	@ 0x22
 80032de:	d108      	bne.n	80032f2 <UART_DMAError+0x7a>
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d005      	beq.n	80032f2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	2200      	movs	r2, #0
 80032ea:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80032ec:	68b8      	ldr	r0, [r7, #8]
 80032ee:	f000 f928 	bl	8003542 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032f6:	f043 0210 	orr.w	r2, r3, #16
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80032fe:	68b8      	ldr	r0, [r7, #8]
 8003300:	f7ff fef2 	bl	80030e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003304:	bf00      	nop
 8003306:	3710      	adds	r7, #16
 8003308:	46bd      	mov	sp, r7
 800330a:	bd80      	pop	{r7, pc}

0800330c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b086      	sub	sp, #24
 8003310:	af00      	add	r7, sp, #0
 8003312:	60f8      	str	r0, [r7, #12]
 8003314:	60b9      	str	r1, [r7, #8]
 8003316:	603b      	str	r3, [r7, #0]
 8003318:	4613      	mov	r3, r2
 800331a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800331c:	e03b      	b.n	8003396 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800331e:	6a3b      	ldr	r3, [r7, #32]
 8003320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003324:	d037      	beq.n	8003396 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003326:	f7fd fbf3 	bl	8000b10 <HAL_GetTick>
 800332a:	4602      	mov	r2, r0
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	1ad3      	subs	r3, r2, r3
 8003330:	6a3a      	ldr	r2, [r7, #32]
 8003332:	429a      	cmp	r2, r3
 8003334:	d302      	bcc.n	800333c <UART_WaitOnFlagUntilTimeout+0x30>
 8003336:	6a3b      	ldr	r3, [r7, #32]
 8003338:	2b00      	cmp	r3, #0
 800333a:	d101      	bne.n	8003340 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800333c:	2303      	movs	r3, #3
 800333e:	e03a      	b.n	80033b6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	68db      	ldr	r3, [r3, #12]
 8003346:	f003 0304 	and.w	r3, r3, #4
 800334a:	2b00      	cmp	r3, #0
 800334c:	d023      	beq.n	8003396 <UART_WaitOnFlagUntilTimeout+0x8a>
 800334e:	68bb      	ldr	r3, [r7, #8]
 8003350:	2b80      	cmp	r3, #128	@ 0x80
 8003352:	d020      	beq.n	8003396 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003354:	68bb      	ldr	r3, [r7, #8]
 8003356:	2b40      	cmp	r3, #64	@ 0x40
 8003358:	d01d      	beq.n	8003396 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f003 0308 	and.w	r3, r3, #8
 8003364:	2b08      	cmp	r3, #8
 8003366:	d116      	bne.n	8003396 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003368:	2300      	movs	r3, #0
 800336a:	617b      	str	r3, [r7, #20]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	617b      	str	r3, [r7, #20]
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	617b      	str	r3, [r7, #20]
 800337c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800337e:	68f8      	ldr	r0, [r7, #12]
 8003380:	f000 f8df 	bl	8003542 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2208      	movs	r2, #8
 8003388:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2200      	movs	r2, #0
 800338e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	e00f      	b.n	80033b6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	4013      	ands	r3, r2
 80033a0:	68ba      	ldr	r2, [r7, #8]
 80033a2:	429a      	cmp	r2, r3
 80033a4:	bf0c      	ite	eq
 80033a6:	2301      	moveq	r3, #1
 80033a8:	2300      	movne	r3, #0
 80033aa:	b2db      	uxtb	r3, r3
 80033ac:	461a      	mov	r2, r3
 80033ae:	79fb      	ldrb	r3, [r7, #7]
 80033b0:	429a      	cmp	r2, r3
 80033b2:	d0b4      	beq.n	800331e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80033b4:	2300      	movs	r3, #0
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3718      	adds	r7, #24
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}
	...

080033c0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b098      	sub	sp, #96	@ 0x60
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	60f8      	str	r0, [r7, #12]
 80033c8:	60b9      	str	r1, [r7, #8]
 80033ca:	4613      	mov	r3, r2
 80033cc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80033ce:	68ba      	ldr	r2, [r7, #8]
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	88fa      	ldrh	r2, [r7, #6]
 80033d8:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	2200      	movs	r2, #0
 80033de:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2222      	movs	r2, #34	@ 0x22
 80033e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033ec:	4a3e      	ldr	r2, [pc, #248]	@ (80034e8 <UART_Start_Receive_DMA+0x128>)
 80033ee:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033f4:	4a3d      	ldr	r2, [pc, #244]	@ (80034ec <UART_Start_Receive_DMA+0x12c>)
 80033f6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033fc:	4a3c      	ldr	r2, [pc, #240]	@ (80034f0 <UART_Start_Receive_DMA+0x130>)
 80033fe:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003404:	2200      	movs	r2, #0
 8003406:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8003408:	f107 0308 	add.w	r3, r7, #8
 800340c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	3304      	adds	r3, #4
 8003418:	4619      	mov	r1, r3
 800341a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800341c:	681a      	ldr	r2, [r3, #0]
 800341e:	88fb      	ldrh	r3, [r7, #6]
 8003420:	f7fd fce8 	bl	8000df4 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8003424:	2300      	movs	r3, #0
 8003426:	613b      	str	r3, [r7, #16]
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	613b      	str	r3, [r7, #16]
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	613b      	str	r3, [r7, #16]
 8003438:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	691b      	ldr	r3, [r3, #16]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d019      	beq.n	8003476 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	330c      	adds	r3, #12
 8003448:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800344a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800344c:	e853 3f00 	ldrex	r3, [r3]
 8003450:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003452:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003454:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003458:	65bb      	str	r3, [r7, #88]	@ 0x58
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	330c      	adds	r3, #12
 8003460:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003462:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003464:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003466:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8003468:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800346a:	e841 2300 	strex	r3, r2, [r1]
 800346e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8003470:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003472:	2b00      	cmp	r3, #0
 8003474:	d1e5      	bne.n	8003442 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	3314      	adds	r3, #20
 800347c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800347e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003480:	e853 3f00 	ldrex	r3, [r3]
 8003484:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003488:	f043 0301 	orr.w	r3, r3, #1
 800348c:	657b      	str	r3, [r7, #84]	@ 0x54
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	3314      	adds	r3, #20
 8003494:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003496:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003498:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800349a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800349c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800349e:	e841 2300 	strex	r3, r2, [r1]
 80034a2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80034a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d1e5      	bne.n	8003476 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	3314      	adds	r3, #20
 80034b0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034b2:	69bb      	ldr	r3, [r7, #24]
 80034b4:	e853 3f00 	ldrex	r3, [r3]
 80034b8:	617b      	str	r3, [r7, #20]
   return(result);
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80034c0:	653b      	str	r3, [r7, #80]	@ 0x50
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	3314      	adds	r3, #20
 80034c8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80034ca:	627a      	str	r2, [r7, #36]	@ 0x24
 80034cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034ce:	6a39      	ldr	r1, [r7, #32]
 80034d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034d2:	e841 2300 	strex	r3, r2, [r1]
 80034d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80034d8:	69fb      	ldr	r3, [r7, #28]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d1e5      	bne.n	80034aa <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80034de:	2300      	movs	r3, #0
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	3760      	adds	r7, #96	@ 0x60
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	08003111 	.word	0x08003111
 80034ec:	0800323d 	.word	0x0800323d
 80034f0:	08003279 	.word	0x08003279

080034f4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b089      	sub	sp, #36	@ 0x24
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	330c      	adds	r3, #12
 8003502:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	e853 3f00 	ldrex	r3, [r3]
 800350a:	60bb      	str	r3, [r7, #8]
   return(result);
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8003512:	61fb      	str	r3, [r7, #28]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	330c      	adds	r3, #12
 800351a:	69fa      	ldr	r2, [r7, #28]
 800351c:	61ba      	str	r2, [r7, #24]
 800351e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003520:	6979      	ldr	r1, [r7, #20]
 8003522:	69ba      	ldr	r2, [r7, #24]
 8003524:	e841 2300 	strex	r3, r2, [r1]
 8003528:	613b      	str	r3, [r7, #16]
   return(result);
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d1e5      	bne.n	80034fc <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2220      	movs	r2, #32
 8003534:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8003538:	bf00      	nop
 800353a:	3724      	adds	r7, #36	@ 0x24
 800353c:	46bd      	mov	sp, r7
 800353e:	bc80      	pop	{r7}
 8003540:	4770      	bx	lr

08003542 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003542:	b480      	push	{r7}
 8003544:	b095      	sub	sp, #84	@ 0x54
 8003546:	af00      	add	r7, sp, #0
 8003548:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	330c      	adds	r3, #12
 8003550:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003552:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003554:	e853 3f00 	ldrex	r3, [r3]
 8003558:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800355a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800355c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003560:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	330c      	adds	r3, #12
 8003568:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800356a:	643a      	str	r2, [r7, #64]	@ 0x40
 800356c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800356e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003570:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003572:	e841 2300 	strex	r3, r2, [r1]
 8003576:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003578:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800357a:	2b00      	cmp	r3, #0
 800357c:	d1e5      	bne.n	800354a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	3314      	adds	r3, #20
 8003584:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003586:	6a3b      	ldr	r3, [r7, #32]
 8003588:	e853 3f00 	ldrex	r3, [r3]
 800358c:	61fb      	str	r3, [r7, #28]
   return(result);
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	f023 0301 	bic.w	r3, r3, #1
 8003594:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	3314      	adds	r3, #20
 800359c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800359e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80035a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80035a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80035a6:	e841 2300 	strex	r3, r2, [r1]
 80035aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80035ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d1e5      	bne.n	800357e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035b6:	2b01      	cmp	r3, #1
 80035b8:	d119      	bne.n	80035ee <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	330c      	adds	r3, #12
 80035c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	e853 3f00 	ldrex	r3, [r3]
 80035c8:	60bb      	str	r3, [r7, #8]
   return(result);
 80035ca:	68bb      	ldr	r3, [r7, #8]
 80035cc:	f023 0310 	bic.w	r3, r3, #16
 80035d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	330c      	adds	r3, #12
 80035d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80035da:	61ba      	str	r2, [r7, #24]
 80035dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035de:	6979      	ldr	r1, [r7, #20]
 80035e0:	69ba      	ldr	r2, [r7, #24]
 80035e2:	e841 2300 	strex	r3, r2, [r1]
 80035e6:	613b      	str	r3, [r7, #16]
   return(result);
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d1e5      	bne.n	80035ba <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2220      	movs	r2, #32
 80035f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2200      	movs	r2, #0
 80035fa:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80035fc:	bf00      	nop
 80035fe:	3754      	adds	r7, #84	@ 0x54
 8003600:	46bd      	mov	sp, r7
 8003602:	bc80      	pop	{r7}
 8003604:	4770      	bx	lr

08003606 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003606:	b580      	push	{r7, lr}
 8003608:	b084      	sub	sp, #16
 800360a:	af00      	add	r7, sp, #0
 800360c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003612:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2200      	movs	r2, #0
 8003618:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	2200      	movs	r2, #0
 800361e:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003620:	68f8      	ldr	r0, [r7, #12]
 8003622:	f7ff fd61 	bl	80030e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003626:	bf00      	nop
 8003628:	3710      	adds	r7, #16
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}

0800362e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800362e:	b480      	push	{r7}
 8003630:	b085      	sub	sp, #20
 8003632:	af00      	add	r7, sp, #0
 8003634:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800363c:	b2db      	uxtb	r3, r3
 800363e:	2b21      	cmp	r3, #33	@ 0x21
 8003640:	d13e      	bne.n	80036c0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800364a:	d114      	bne.n	8003676 <UART_Transmit_IT+0x48>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	691b      	ldr	r3, [r3, #16]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d110      	bne.n	8003676 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6a1b      	ldr	r3, [r3, #32]
 8003658:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	881b      	ldrh	r3, [r3, #0]
 800365e:	461a      	mov	r2, r3
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003668:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6a1b      	ldr	r3, [r3, #32]
 800366e:	1c9a      	adds	r2, r3, #2
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	621a      	str	r2, [r3, #32]
 8003674:	e008      	b.n	8003688 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6a1b      	ldr	r3, [r3, #32]
 800367a:	1c59      	adds	r1, r3, #1
 800367c:	687a      	ldr	r2, [r7, #4]
 800367e:	6211      	str	r1, [r2, #32]
 8003680:	781a      	ldrb	r2, [r3, #0]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800368c:	b29b      	uxth	r3, r3
 800368e:	3b01      	subs	r3, #1
 8003690:	b29b      	uxth	r3, r3
 8003692:	687a      	ldr	r2, [r7, #4]
 8003694:	4619      	mov	r1, r3
 8003696:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003698:	2b00      	cmp	r3, #0
 800369a:	d10f      	bne.n	80036bc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	68da      	ldr	r2, [r3, #12]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80036aa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	68da      	ldr	r2, [r3, #12]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80036ba:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80036bc:	2300      	movs	r3, #0
 80036be:	e000      	b.n	80036c2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80036c0:	2302      	movs	r3, #2
  }
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	3714      	adds	r7, #20
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bc80      	pop	{r7}
 80036ca:	4770      	bx	lr

080036cc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b082      	sub	sp, #8
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	68da      	ldr	r2, [r3, #12]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80036e2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2220      	movs	r2, #32
 80036e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80036ec:	6878      	ldr	r0, [r7, #4]
 80036ee:	f7ff fce9 	bl	80030c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80036f2:	2300      	movs	r3, #0
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	3708      	adds	r7, #8
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}

080036fc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b08c      	sub	sp, #48	@ 0x30
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800370a:	b2db      	uxtb	r3, r3
 800370c:	2b22      	cmp	r3, #34	@ 0x22
 800370e:	f040 80ae 	bne.w	800386e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800371a:	d117      	bne.n	800374c <UART_Receive_IT+0x50>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	691b      	ldr	r3, [r3, #16]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d113      	bne.n	800374c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003724:	2300      	movs	r3, #0
 8003726:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800372c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	b29b      	uxth	r3, r3
 8003736:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800373a:	b29a      	uxth	r2, r3
 800373c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800373e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003744:	1c9a      	adds	r2, r3, #2
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	629a      	str	r2, [r3, #40]	@ 0x28
 800374a:	e026      	b.n	800379a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003750:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8003752:	2300      	movs	r3, #0
 8003754:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	689b      	ldr	r3, [r3, #8]
 800375a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800375e:	d007      	beq.n	8003770 <UART_Receive_IT+0x74>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d10a      	bne.n	800377e <UART_Receive_IT+0x82>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	691b      	ldr	r3, [r3, #16]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d106      	bne.n	800377e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	b2da      	uxtb	r2, r3
 8003778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800377a:	701a      	strb	r2, [r3, #0]
 800377c:	e008      	b.n	8003790 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	b2db      	uxtb	r3, r3
 8003786:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800378a:	b2da      	uxtb	r2, r3
 800378c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800378e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003794:	1c5a      	adds	r2, r3, #1
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800379e:	b29b      	uxth	r3, r3
 80037a0:	3b01      	subs	r3, #1
 80037a2:	b29b      	uxth	r3, r3
 80037a4:	687a      	ldr	r2, [r7, #4]
 80037a6:	4619      	mov	r1, r3
 80037a8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d15d      	bne.n	800386a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	68da      	ldr	r2, [r3, #12]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f022 0220 	bic.w	r2, r2, #32
 80037bc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	68da      	ldr	r2, [r3, #12]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80037cc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	695a      	ldr	r2, [r3, #20]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f022 0201 	bic.w	r2, r2, #1
 80037dc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2220      	movs	r2, #32
 80037e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2200      	movs	r2, #0
 80037ea:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d135      	bne.n	8003860 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2200      	movs	r2, #0
 80037f8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	330c      	adds	r3, #12
 8003800:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	e853 3f00 	ldrex	r3, [r3]
 8003808:	613b      	str	r3, [r7, #16]
   return(result);
 800380a:	693b      	ldr	r3, [r7, #16]
 800380c:	f023 0310 	bic.w	r3, r3, #16
 8003810:	627b      	str	r3, [r7, #36]	@ 0x24
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	330c      	adds	r3, #12
 8003818:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800381a:	623a      	str	r2, [r7, #32]
 800381c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800381e:	69f9      	ldr	r1, [r7, #28]
 8003820:	6a3a      	ldr	r2, [r7, #32]
 8003822:	e841 2300 	strex	r3, r2, [r1]
 8003826:	61bb      	str	r3, [r7, #24]
   return(result);
 8003828:	69bb      	ldr	r3, [r7, #24]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d1e5      	bne.n	80037fa <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f003 0310 	and.w	r3, r3, #16
 8003838:	2b10      	cmp	r3, #16
 800383a:	d10a      	bne.n	8003852 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800383c:	2300      	movs	r3, #0
 800383e:	60fb      	str	r3, [r7, #12]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	60fb      	str	r3, [r7, #12]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	60fb      	str	r3, [r7, #12]
 8003850:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003856:	4619      	mov	r1, r3
 8003858:	6878      	ldr	r0, [r7, #4]
 800385a:	f7ff fc4e 	bl	80030fa <HAL_UARTEx_RxEventCallback>
 800385e:	e002      	b.n	8003866 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003860:	6878      	ldr	r0, [r7, #4]
 8003862:	f7fc fe19 	bl	8000498 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003866:	2300      	movs	r3, #0
 8003868:	e002      	b.n	8003870 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800386a:	2300      	movs	r3, #0
 800386c:	e000      	b.n	8003870 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800386e:	2302      	movs	r3, #2
  }
}
 8003870:	4618      	mov	r0, r3
 8003872:	3730      	adds	r7, #48	@ 0x30
 8003874:	46bd      	mov	sp, r7
 8003876:	bd80      	pop	{r7, pc}

08003878 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b084      	sub	sp, #16
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	691b      	ldr	r3, [r3, #16]
 8003886:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	68da      	ldr	r2, [r3, #12]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	430a      	orrs	r2, r1
 8003894:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	689a      	ldr	r2, [r3, #8]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	691b      	ldr	r3, [r3, #16]
 800389e:	431a      	orrs	r2, r3
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	695b      	ldr	r3, [r3, #20]
 80038a4:	4313      	orrs	r3, r2
 80038a6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	68db      	ldr	r3, [r3, #12]
 80038ae:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80038b2:	f023 030c 	bic.w	r3, r3, #12
 80038b6:	687a      	ldr	r2, [r7, #4]
 80038b8:	6812      	ldr	r2, [r2, #0]
 80038ba:	68b9      	ldr	r1, [r7, #8]
 80038bc:	430b      	orrs	r3, r1
 80038be:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	695b      	ldr	r3, [r3, #20]
 80038c6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	699a      	ldr	r2, [r3, #24]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	430a      	orrs	r2, r1
 80038d4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a2c      	ldr	r2, [pc, #176]	@ (800398c <UART_SetConfig+0x114>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d103      	bne.n	80038e8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80038e0:	f7fe fa4a 	bl	8001d78 <HAL_RCC_GetPCLK2Freq>
 80038e4:	60f8      	str	r0, [r7, #12]
 80038e6:	e002      	b.n	80038ee <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80038e8:	f7fe fa32 	bl	8001d50 <HAL_RCC_GetPCLK1Freq>
 80038ec:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80038ee:	68fa      	ldr	r2, [r7, #12]
 80038f0:	4613      	mov	r3, r2
 80038f2:	009b      	lsls	r3, r3, #2
 80038f4:	4413      	add	r3, r2
 80038f6:	009a      	lsls	r2, r3, #2
 80038f8:	441a      	add	r2, r3
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	fbb2 f3f3 	udiv	r3, r2, r3
 8003904:	4a22      	ldr	r2, [pc, #136]	@ (8003990 <UART_SetConfig+0x118>)
 8003906:	fba2 2303 	umull	r2, r3, r2, r3
 800390a:	095b      	lsrs	r3, r3, #5
 800390c:	0119      	lsls	r1, r3, #4
 800390e:	68fa      	ldr	r2, [r7, #12]
 8003910:	4613      	mov	r3, r2
 8003912:	009b      	lsls	r3, r3, #2
 8003914:	4413      	add	r3, r2
 8003916:	009a      	lsls	r2, r3, #2
 8003918:	441a      	add	r2, r3
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	009b      	lsls	r3, r3, #2
 8003920:	fbb2 f2f3 	udiv	r2, r2, r3
 8003924:	4b1a      	ldr	r3, [pc, #104]	@ (8003990 <UART_SetConfig+0x118>)
 8003926:	fba3 0302 	umull	r0, r3, r3, r2
 800392a:	095b      	lsrs	r3, r3, #5
 800392c:	2064      	movs	r0, #100	@ 0x64
 800392e:	fb00 f303 	mul.w	r3, r0, r3
 8003932:	1ad3      	subs	r3, r2, r3
 8003934:	011b      	lsls	r3, r3, #4
 8003936:	3332      	adds	r3, #50	@ 0x32
 8003938:	4a15      	ldr	r2, [pc, #84]	@ (8003990 <UART_SetConfig+0x118>)
 800393a:	fba2 2303 	umull	r2, r3, r2, r3
 800393e:	095b      	lsrs	r3, r3, #5
 8003940:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003944:	4419      	add	r1, r3
 8003946:	68fa      	ldr	r2, [r7, #12]
 8003948:	4613      	mov	r3, r2
 800394a:	009b      	lsls	r3, r3, #2
 800394c:	4413      	add	r3, r2
 800394e:	009a      	lsls	r2, r3, #2
 8003950:	441a      	add	r2, r3
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	fbb2 f2f3 	udiv	r2, r2, r3
 800395c:	4b0c      	ldr	r3, [pc, #48]	@ (8003990 <UART_SetConfig+0x118>)
 800395e:	fba3 0302 	umull	r0, r3, r3, r2
 8003962:	095b      	lsrs	r3, r3, #5
 8003964:	2064      	movs	r0, #100	@ 0x64
 8003966:	fb00 f303 	mul.w	r3, r0, r3
 800396a:	1ad3      	subs	r3, r2, r3
 800396c:	011b      	lsls	r3, r3, #4
 800396e:	3332      	adds	r3, #50	@ 0x32
 8003970:	4a07      	ldr	r2, [pc, #28]	@ (8003990 <UART_SetConfig+0x118>)
 8003972:	fba2 2303 	umull	r2, r3, r2, r3
 8003976:	095b      	lsrs	r3, r3, #5
 8003978:	f003 020f 	and.w	r2, r3, #15
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	440a      	add	r2, r1
 8003982:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003984:	bf00      	nop
 8003986:	3710      	adds	r7, #16
 8003988:	46bd      	mov	sp, r7
 800398a:	bd80      	pop	{r7, pc}
 800398c:	40013800 	.word	0x40013800
 8003990:	51eb851f 	.word	0x51eb851f

08003994 <atoi>:
 8003994:	220a      	movs	r2, #10
 8003996:	2100      	movs	r1, #0
 8003998:	f000 b87a 	b.w	8003a90 <strtol>

0800399c <_strtol_l.constprop.0>:
 800399c:	2b24      	cmp	r3, #36	@ 0x24
 800399e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80039a2:	4686      	mov	lr, r0
 80039a4:	4690      	mov	r8, r2
 80039a6:	d801      	bhi.n	80039ac <_strtol_l.constprop.0+0x10>
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	d106      	bne.n	80039ba <_strtol_l.constprop.0+0x1e>
 80039ac:	f000 fad2 	bl	8003f54 <__errno>
 80039b0:	2316      	movs	r3, #22
 80039b2:	6003      	str	r3, [r0, #0]
 80039b4:	2000      	movs	r0, #0
 80039b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039ba:	460d      	mov	r5, r1
 80039bc:	4833      	ldr	r0, [pc, #204]	@ (8003a8c <_strtol_l.constprop.0+0xf0>)
 80039be:	462a      	mov	r2, r5
 80039c0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80039c4:	5d06      	ldrb	r6, [r0, r4]
 80039c6:	f016 0608 	ands.w	r6, r6, #8
 80039ca:	d1f8      	bne.n	80039be <_strtol_l.constprop.0+0x22>
 80039cc:	2c2d      	cmp	r4, #45	@ 0x2d
 80039ce:	d12d      	bne.n	8003a2c <_strtol_l.constprop.0+0x90>
 80039d0:	2601      	movs	r6, #1
 80039d2:	782c      	ldrb	r4, [r5, #0]
 80039d4:	1c95      	adds	r5, r2, #2
 80039d6:	f033 0210 	bics.w	r2, r3, #16
 80039da:	d109      	bne.n	80039f0 <_strtol_l.constprop.0+0x54>
 80039dc:	2c30      	cmp	r4, #48	@ 0x30
 80039de:	d12a      	bne.n	8003a36 <_strtol_l.constprop.0+0x9a>
 80039e0:	782a      	ldrb	r2, [r5, #0]
 80039e2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80039e6:	2a58      	cmp	r2, #88	@ 0x58
 80039e8:	d125      	bne.n	8003a36 <_strtol_l.constprop.0+0x9a>
 80039ea:	2310      	movs	r3, #16
 80039ec:	786c      	ldrb	r4, [r5, #1]
 80039ee:	3502      	adds	r5, #2
 80039f0:	2200      	movs	r2, #0
 80039f2:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80039f6:	f10c 3cff 	add.w	ip, ip, #4294967295
 80039fa:	fbbc f9f3 	udiv	r9, ip, r3
 80039fe:	4610      	mov	r0, r2
 8003a00:	fb03 ca19 	mls	sl, r3, r9, ip
 8003a04:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8003a08:	2f09      	cmp	r7, #9
 8003a0a:	d81b      	bhi.n	8003a44 <_strtol_l.constprop.0+0xa8>
 8003a0c:	463c      	mov	r4, r7
 8003a0e:	42a3      	cmp	r3, r4
 8003a10:	dd27      	ble.n	8003a62 <_strtol_l.constprop.0+0xc6>
 8003a12:	1c57      	adds	r7, r2, #1
 8003a14:	d007      	beq.n	8003a26 <_strtol_l.constprop.0+0x8a>
 8003a16:	4581      	cmp	r9, r0
 8003a18:	d320      	bcc.n	8003a5c <_strtol_l.constprop.0+0xc0>
 8003a1a:	d101      	bne.n	8003a20 <_strtol_l.constprop.0+0x84>
 8003a1c:	45a2      	cmp	sl, r4
 8003a1e:	db1d      	blt.n	8003a5c <_strtol_l.constprop.0+0xc0>
 8003a20:	2201      	movs	r2, #1
 8003a22:	fb00 4003 	mla	r0, r0, r3, r4
 8003a26:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003a2a:	e7eb      	b.n	8003a04 <_strtol_l.constprop.0+0x68>
 8003a2c:	2c2b      	cmp	r4, #43	@ 0x2b
 8003a2e:	bf04      	itt	eq
 8003a30:	782c      	ldrbeq	r4, [r5, #0]
 8003a32:	1c95      	addeq	r5, r2, #2
 8003a34:	e7cf      	b.n	80039d6 <_strtol_l.constprop.0+0x3a>
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d1da      	bne.n	80039f0 <_strtol_l.constprop.0+0x54>
 8003a3a:	2c30      	cmp	r4, #48	@ 0x30
 8003a3c:	bf0c      	ite	eq
 8003a3e:	2308      	moveq	r3, #8
 8003a40:	230a      	movne	r3, #10
 8003a42:	e7d5      	b.n	80039f0 <_strtol_l.constprop.0+0x54>
 8003a44:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8003a48:	2f19      	cmp	r7, #25
 8003a4a:	d801      	bhi.n	8003a50 <_strtol_l.constprop.0+0xb4>
 8003a4c:	3c37      	subs	r4, #55	@ 0x37
 8003a4e:	e7de      	b.n	8003a0e <_strtol_l.constprop.0+0x72>
 8003a50:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8003a54:	2f19      	cmp	r7, #25
 8003a56:	d804      	bhi.n	8003a62 <_strtol_l.constprop.0+0xc6>
 8003a58:	3c57      	subs	r4, #87	@ 0x57
 8003a5a:	e7d8      	b.n	8003a0e <_strtol_l.constprop.0+0x72>
 8003a5c:	f04f 32ff 	mov.w	r2, #4294967295
 8003a60:	e7e1      	b.n	8003a26 <_strtol_l.constprop.0+0x8a>
 8003a62:	1c53      	adds	r3, r2, #1
 8003a64:	d108      	bne.n	8003a78 <_strtol_l.constprop.0+0xdc>
 8003a66:	2322      	movs	r3, #34	@ 0x22
 8003a68:	4660      	mov	r0, ip
 8003a6a:	f8ce 3000 	str.w	r3, [lr]
 8003a6e:	f1b8 0f00 	cmp.w	r8, #0
 8003a72:	d0a0      	beq.n	80039b6 <_strtol_l.constprop.0+0x1a>
 8003a74:	1e69      	subs	r1, r5, #1
 8003a76:	e006      	b.n	8003a86 <_strtol_l.constprop.0+0xea>
 8003a78:	b106      	cbz	r6, 8003a7c <_strtol_l.constprop.0+0xe0>
 8003a7a:	4240      	negs	r0, r0
 8003a7c:	f1b8 0f00 	cmp.w	r8, #0
 8003a80:	d099      	beq.n	80039b6 <_strtol_l.constprop.0+0x1a>
 8003a82:	2a00      	cmp	r2, #0
 8003a84:	d1f6      	bne.n	8003a74 <_strtol_l.constprop.0+0xd8>
 8003a86:	f8c8 1000 	str.w	r1, [r8]
 8003a8a:	e794      	b.n	80039b6 <_strtol_l.constprop.0+0x1a>
 8003a8c:	08004a3f 	.word	0x08004a3f

08003a90 <strtol>:
 8003a90:	4613      	mov	r3, r2
 8003a92:	460a      	mov	r2, r1
 8003a94:	4601      	mov	r1, r0
 8003a96:	4802      	ldr	r0, [pc, #8]	@ (8003aa0 <strtol+0x10>)
 8003a98:	6800      	ldr	r0, [r0, #0]
 8003a9a:	f7ff bf7f 	b.w	800399c <_strtol_l.constprop.0>
 8003a9e:	bf00      	nop
 8003aa0:	20000024 	.word	0x20000024

08003aa4 <std>:
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	b510      	push	{r4, lr}
 8003aa8:	4604      	mov	r4, r0
 8003aaa:	e9c0 3300 	strd	r3, r3, [r0]
 8003aae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003ab2:	6083      	str	r3, [r0, #8]
 8003ab4:	8181      	strh	r1, [r0, #12]
 8003ab6:	6643      	str	r3, [r0, #100]	@ 0x64
 8003ab8:	81c2      	strh	r2, [r0, #14]
 8003aba:	6183      	str	r3, [r0, #24]
 8003abc:	4619      	mov	r1, r3
 8003abe:	2208      	movs	r2, #8
 8003ac0:	305c      	adds	r0, #92	@ 0x5c
 8003ac2:	f000 f9f9 	bl	8003eb8 <memset>
 8003ac6:	4b0d      	ldr	r3, [pc, #52]	@ (8003afc <std+0x58>)
 8003ac8:	6224      	str	r4, [r4, #32]
 8003aca:	6263      	str	r3, [r4, #36]	@ 0x24
 8003acc:	4b0c      	ldr	r3, [pc, #48]	@ (8003b00 <std+0x5c>)
 8003ace:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003ad0:	4b0c      	ldr	r3, [pc, #48]	@ (8003b04 <std+0x60>)
 8003ad2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003ad4:	4b0c      	ldr	r3, [pc, #48]	@ (8003b08 <std+0x64>)
 8003ad6:	6323      	str	r3, [r4, #48]	@ 0x30
 8003ad8:	4b0c      	ldr	r3, [pc, #48]	@ (8003b0c <std+0x68>)
 8003ada:	429c      	cmp	r4, r3
 8003adc:	d006      	beq.n	8003aec <std+0x48>
 8003ade:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003ae2:	4294      	cmp	r4, r2
 8003ae4:	d002      	beq.n	8003aec <std+0x48>
 8003ae6:	33d0      	adds	r3, #208	@ 0xd0
 8003ae8:	429c      	cmp	r4, r3
 8003aea:	d105      	bne.n	8003af8 <std+0x54>
 8003aec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003af0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003af4:	f000 ba58 	b.w	8003fa8 <__retarget_lock_init_recursive>
 8003af8:	bd10      	pop	{r4, pc}
 8003afa:	bf00      	nop
 8003afc:	08003d09 	.word	0x08003d09
 8003b00:	08003d2b 	.word	0x08003d2b
 8003b04:	08003d63 	.word	0x08003d63
 8003b08:	08003d87 	.word	0x08003d87
 8003b0c:	200001bc 	.word	0x200001bc

08003b10 <stdio_exit_handler>:
 8003b10:	4a02      	ldr	r2, [pc, #8]	@ (8003b1c <stdio_exit_handler+0xc>)
 8003b12:	4903      	ldr	r1, [pc, #12]	@ (8003b20 <stdio_exit_handler+0x10>)
 8003b14:	4803      	ldr	r0, [pc, #12]	@ (8003b24 <stdio_exit_handler+0x14>)
 8003b16:	f000 b869 	b.w	8003bec <_fwalk_sglue>
 8003b1a:	bf00      	nop
 8003b1c:	20000018 	.word	0x20000018
 8003b20:	08004841 	.word	0x08004841
 8003b24:	20000028 	.word	0x20000028

08003b28 <cleanup_stdio>:
 8003b28:	6841      	ldr	r1, [r0, #4]
 8003b2a:	4b0c      	ldr	r3, [pc, #48]	@ (8003b5c <cleanup_stdio+0x34>)
 8003b2c:	b510      	push	{r4, lr}
 8003b2e:	4299      	cmp	r1, r3
 8003b30:	4604      	mov	r4, r0
 8003b32:	d001      	beq.n	8003b38 <cleanup_stdio+0x10>
 8003b34:	f000 fe84 	bl	8004840 <_fflush_r>
 8003b38:	68a1      	ldr	r1, [r4, #8]
 8003b3a:	4b09      	ldr	r3, [pc, #36]	@ (8003b60 <cleanup_stdio+0x38>)
 8003b3c:	4299      	cmp	r1, r3
 8003b3e:	d002      	beq.n	8003b46 <cleanup_stdio+0x1e>
 8003b40:	4620      	mov	r0, r4
 8003b42:	f000 fe7d 	bl	8004840 <_fflush_r>
 8003b46:	68e1      	ldr	r1, [r4, #12]
 8003b48:	4b06      	ldr	r3, [pc, #24]	@ (8003b64 <cleanup_stdio+0x3c>)
 8003b4a:	4299      	cmp	r1, r3
 8003b4c:	d004      	beq.n	8003b58 <cleanup_stdio+0x30>
 8003b4e:	4620      	mov	r0, r4
 8003b50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b54:	f000 be74 	b.w	8004840 <_fflush_r>
 8003b58:	bd10      	pop	{r4, pc}
 8003b5a:	bf00      	nop
 8003b5c:	200001bc 	.word	0x200001bc
 8003b60:	20000224 	.word	0x20000224
 8003b64:	2000028c 	.word	0x2000028c

08003b68 <global_stdio_init.part.0>:
 8003b68:	b510      	push	{r4, lr}
 8003b6a:	4b0b      	ldr	r3, [pc, #44]	@ (8003b98 <global_stdio_init.part.0+0x30>)
 8003b6c:	4c0b      	ldr	r4, [pc, #44]	@ (8003b9c <global_stdio_init.part.0+0x34>)
 8003b6e:	4a0c      	ldr	r2, [pc, #48]	@ (8003ba0 <global_stdio_init.part.0+0x38>)
 8003b70:	4620      	mov	r0, r4
 8003b72:	601a      	str	r2, [r3, #0]
 8003b74:	2104      	movs	r1, #4
 8003b76:	2200      	movs	r2, #0
 8003b78:	f7ff ff94 	bl	8003aa4 <std>
 8003b7c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003b80:	2201      	movs	r2, #1
 8003b82:	2109      	movs	r1, #9
 8003b84:	f7ff ff8e 	bl	8003aa4 <std>
 8003b88:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003b8c:	2202      	movs	r2, #2
 8003b8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b92:	2112      	movs	r1, #18
 8003b94:	f7ff bf86 	b.w	8003aa4 <std>
 8003b98:	200002f4 	.word	0x200002f4
 8003b9c:	200001bc 	.word	0x200001bc
 8003ba0:	08003b11 	.word	0x08003b11

08003ba4 <__sfp_lock_acquire>:
 8003ba4:	4801      	ldr	r0, [pc, #4]	@ (8003bac <__sfp_lock_acquire+0x8>)
 8003ba6:	f000 ba00 	b.w	8003faa <__retarget_lock_acquire_recursive>
 8003baa:	bf00      	nop
 8003bac:	200002fd 	.word	0x200002fd

08003bb0 <__sfp_lock_release>:
 8003bb0:	4801      	ldr	r0, [pc, #4]	@ (8003bb8 <__sfp_lock_release+0x8>)
 8003bb2:	f000 b9fb 	b.w	8003fac <__retarget_lock_release_recursive>
 8003bb6:	bf00      	nop
 8003bb8:	200002fd 	.word	0x200002fd

08003bbc <__sinit>:
 8003bbc:	b510      	push	{r4, lr}
 8003bbe:	4604      	mov	r4, r0
 8003bc0:	f7ff fff0 	bl	8003ba4 <__sfp_lock_acquire>
 8003bc4:	6a23      	ldr	r3, [r4, #32]
 8003bc6:	b11b      	cbz	r3, 8003bd0 <__sinit+0x14>
 8003bc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003bcc:	f7ff bff0 	b.w	8003bb0 <__sfp_lock_release>
 8003bd0:	4b04      	ldr	r3, [pc, #16]	@ (8003be4 <__sinit+0x28>)
 8003bd2:	6223      	str	r3, [r4, #32]
 8003bd4:	4b04      	ldr	r3, [pc, #16]	@ (8003be8 <__sinit+0x2c>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d1f5      	bne.n	8003bc8 <__sinit+0xc>
 8003bdc:	f7ff ffc4 	bl	8003b68 <global_stdio_init.part.0>
 8003be0:	e7f2      	b.n	8003bc8 <__sinit+0xc>
 8003be2:	bf00      	nop
 8003be4:	08003b29 	.word	0x08003b29
 8003be8:	200002f4 	.word	0x200002f4

08003bec <_fwalk_sglue>:
 8003bec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003bf0:	4607      	mov	r7, r0
 8003bf2:	4688      	mov	r8, r1
 8003bf4:	4614      	mov	r4, r2
 8003bf6:	2600      	movs	r6, #0
 8003bf8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003bfc:	f1b9 0901 	subs.w	r9, r9, #1
 8003c00:	d505      	bpl.n	8003c0e <_fwalk_sglue+0x22>
 8003c02:	6824      	ldr	r4, [r4, #0]
 8003c04:	2c00      	cmp	r4, #0
 8003c06:	d1f7      	bne.n	8003bf8 <_fwalk_sglue+0xc>
 8003c08:	4630      	mov	r0, r6
 8003c0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003c0e:	89ab      	ldrh	r3, [r5, #12]
 8003c10:	2b01      	cmp	r3, #1
 8003c12:	d907      	bls.n	8003c24 <_fwalk_sglue+0x38>
 8003c14:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003c18:	3301      	adds	r3, #1
 8003c1a:	d003      	beq.n	8003c24 <_fwalk_sglue+0x38>
 8003c1c:	4629      	mov	r1, r5
 8003c1e:	4638      	mov	r0, r7
 8003c20:	47c0      	blx	r8
 8003c22:	4306      	orrs	r6, r0
 8003c24:	3568      	adds	r5, #104	@ 0x68
 8003c26:	e7e9      	b.n	8003bfc <_fwalk_sglue+0x10>

08003c28 <iprintf>:
 8003c28:	b40f      	push	{r0, r1, r2, r3}
 8003c2a:	b507      	push	{r0, r1, r2, lr}
 8003c2c:	4906      	ldr	r1, [pc, #24]	@ (8003c48 <iprintf+0x20>)
 8003c2e:	ab04      	add	r3, sp, #16
 8003c30:	6808      	ldr	r0, [r1, #0]
 8003c32:	f853 2b04 	ldr.w	r2, [r3], #4
 8003c36:	6881      	ldr	r1, [r0, #8]
 8003c38:	9301      	str	r3, [sp, #4]
 8003c3a:	f000 fad7 	bl	80041ec <_vfiprintf_r>
 8003c3e:	b003      	add	sp, #12
 8003c40:	f85d eb04 	ldr.w	lr, [sp], #4
 8003c44:	b004      	add	sp, #16
 8003c46:	4770      	bx	lr
 8003c48:	20000024 	.word	0x20000024

08003c4c <_puts_r>:
 8003c4c:	6a03      	ldr	r3, [r0, #32]
 8003c4e:	b570      	push	{r4, r5, r6, lr}
 8003c50:	4605      	mov	r5, r0
 8003c52:	460e      	mov	r6, r1
 8003c54:	6884      	ldr	r4, [r0, #8]
 8003c56:	b90b      	cbnz	r3, 8003c5c <_puts_r+0x10>
 8003c58:	f7ff ffb0 	bl	8003bbc <__sinit>
 8003c5c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003c5e:	07db      	lsls	r3, r3, #31
 8003c60:	d405      	bmi.n	8003c6e <_puts_r+0x22>
 8003c62:	89a3      	ldrh	r3, [r4, #12]
 8003c64:	0598      	lsls	r0, r3, #22
 8003c66:	d402      	bmi.n	8003c6e <_puts_r+0x22>
 8003c68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003c6a:	f000 f99e 	bl	8003faa <__retarget_lock_acquire_recursive>
 8003c6e:	89a3      	ldrh	r3, [r4, #12]
 8003c70:	0719      	lsls	r1, r3, #28
 8003c72:	d502      	bpl.n	8003c7a <_puts_r+0x2e>
 8003c74:	6923      	ldr	r3, [r4, #16]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d135      	bne.n	8003ce6 <_puts_r+0x9a>
 8003c7a:	4621      	mov	r1, r4
 8003c7c:	4628      	mov	r0, r5
 8003c7e:	f000 f8c5 	bl	8003e0c <__swsetup_r>
 8003c82:	b380      	cbz	r0, 8003ce6 <_puts_r+0x9a>
 8003c84:	f04f 35ff 	mov.w	r5, #4294967295
 8003c88:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003c8a:	07da      	lsls	r2, r3, #31
 8003c8c:	d405      	bmi.n	8003c9a <_puts_r+0x4e>
 8003c8e:	89a3      	ldrh	r3, [r4, #12]
 8003c90:	059b      	lsls	r3, r3, #22
 8003c92:	d402      	bmi.n	8003c9a <_puts_r+0x4e>
 8003c94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003c96:	f000 f989 	bl	8003fac <__retarget_lock_release_recursive>
 8003c9a:	4628      	mov	r0, r5
 8003c9c:	bd70      	pop	{r4, r5, r6, pc}
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	da04      	bge.n	8003cac <_puts_r+0x60>
 8003ca2:	69a2      	ldr	r2, [r4, #24]
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	dc17      	bgt.n	8003cd8 <_puts_r+0x8c>
 8003ca8:	290a      	cmp	r1, #10
 8003caa:	d015      	beq.n	8003cd8 <_puts_r+0x8c>
 8003cac:	6823      	ldr	r3, [r4, #0]
 8003cae:	1c5a      	adds	r2, r3, #1
 8003cb0:	6022      	str	r2, [r4, #0]
 8003cb2:	7019      	strb	r1, [r3, #0]
 8003cb4:	68a3      	ldr	r3, [r4, #8]
 8003cb6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003cba:	3b01      	subs	r3, #1
 8003cbc:	60a3      	str	r3, [r4, #8]
 8003cbe:	2900      	cmp	r1, #0
 8003cc0:	d1ed      	bne.n	8003c9e <_puts_r+0x52>
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	da11      	bge.n	8003cea <_puts_r+0x9e>
 8003cc6:	4622      	mov	r2, r4
 8003cc8:	210a      	movs	r1, #10
 8003cca:	4628      	mov	r0, r5
 8003ccc:	f000 f85f 	bl	8003d8e <__swbuf_r>
 8003cd0:	3001      	adds	r0, #1
 8003cd2:	d0d7      	beq.n	8003c84 <_puts_r+0x38>
 8003cd4:	250a      	movs	r5, #10
 8003cd6:	e7d7      	b.n	8003c88 <_puts_r+0x3c>
 8003cd8:	4622      	mov	r2, r4
 8003cda:	4628      	mov	r0, r5
 8003cdc:	f000 f857 	bl	8003d8e <__swbuf_r>
 8003ce0:	3001      	adds	r0, #1
 8003ce2:	d1e7      	bne.n	8003cb4 <_puts_r+0x68>
 8003ce4:	e7ce      	b.n	8003c84 <_puts_r+0x38>
 8003ce6:	3e01      	subs	r6, #1
 8003ce8:	e7e4      	b.n	8003cb4 <_puts_r+0x68>
 8003cea:	6823      	ldr	r3, [r4, #0]
 8003cec:	1c5a      	adds	r2, r3, #1
 8003cee:	6022      	str	r2, [r4, #0]
 8003cf0:	220a      	movs	r2, #10
 8003cf2:	701a      	strb	r2, [r3, #0]
 8003cf4:	e7ee      	b.n	8003cd4 <_puts_r+0x88>
	...

08003cf8 <puts>:
 8003cf8:	4b02      	ldr	r3, [pc, #8]	@ (8003d04 <puts+0xc>)
 8003cfa:	4601      	mov	r1, r0
 8003cfc:	6818      	ldr	r0, [r3, #0]
 8003cfe:	f7ff bfa5 	b.w	8003c4c <_puts_r>
 8003d02:	bf00      	nop
 8003d04:	20000024 	.word	0x20000024

08003d08 <__sread>:
 8003d08:	b510      	push	{r4, lr}
 8003d0a:	460c      	mov	r4, r1
 8003d0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d10:	f000 f8fc 	bl	8003f0c <_read_r>
 8003d14:	2800      	cmp	r0, #0
 8003d16:	bfab      	itete	ge
 8003d18:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003d1a:	89a3      	ldrhlt	r3, [r4, #12]
 8003d1c:	181b      	addge	r3, r3, r0
 8003d1e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003d22:	bfac      	ite	ge
 8003d24:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003d26:	81a3      	strhlt	r3, [r4, #12]
 8003d28:	bd10      	pop	{r4, pc}

08003d2a <__swrite>:
 8003d2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d2e:	461f      	mov	r7, r3
 8003d30:	898b      	ldrh	r3, [r1, #12]
 8003d32:	4605      	mov	r5, r0
 8003d34:	05db      	lsls	r3, r3, #23
 8003d36:	460c      	mov	r4, r1
 8003d38:	4616      	mov	r6, r2
 8003d3a:	d505      	bpl.n	8003d48 <__swrite+0x1e>
 8003d3c:	2302      	movs	r3, #2
 8003d3e:	2200      	movs	r2, #0
 8003d40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d44:	f000 f8d0 	bl	8003ee8 <_lseek_r>
 8003d48:	89a3      	ldrh	r3, [r4, #12]
 8003d4a:	4632      	mov	r2, r6
 8003d4c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003d50:	81a3      	strh	r3, [r4, #12]
 8003d52:	4628      	mov	r0, r5
 8003d54:	463b      	mov	r3, r7
 8003d56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003d5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003d5e:	f000 b8e7 	b.w	8003f30 <_write_r>

08003d62 <__sseek>:
 8003d62:	b510      	push	{r4, lr}
 8003d64:	460c      	mov	r4, r1
 8003d66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d6a:	f000 f8bd 	bl	8003ee8 <_lseek_r>
 8003d6e:	1c43      	adds	r3, r0, #1
 8003d70:	89a3      	ldrh	r3, [r4, #12]
 8003d72:	bf15      	itete	ne
 8003d74:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003d76:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003d7a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003d7e:	81a3      	strheq	r3, [r4, #12]
 8003d80:	bf18      	it	ne
 8003d82:	81a3      	strhne	r3, [r4, #12]
 8003d84:	bd10      	pop	{r4, pc}

08003d86 <__sclose>:
 8003d86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d8a:	f000 b89d 	b.w	8003ec8 <_close_r>

08003d8e <__swbuf_r>:
 8003d8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d90:	460e      	mov	r6, r1
 8003d92:	4614      	mov	r4, r2
 8003d94:	4605      	mov	r5, r0
 8003d96:	b118      	cbz	r0, 8003da0 <__swbuf_r+0x12>
 8003d98:	6a03      	ldr	r3, [r0, #32]
 8003d9a:	b90b      	cbnz	r3, 8003da0 <__swbuf_r+0x12>
 8003d9c:	f7ff ff0e 	bl	8003bbc <__sinit>
 8003da0:	69a3      	ldr	r3, [r4, #24]
 8003da2:	60a3      	str	r3, [r4, #8]
 8003da4:	89a3      	ldrh	r3, [r4, #12]
 8003da6:	071a      	lsls	r2, r3, #28
 8003da8:	d501      	bpl.n	8003dae <__swbuf_r+0x20>
 8003daa:	6923      	ldr	r3, [r4, #16]
 8003dac:	b943      	cbnz	r3, 8003dc0 <__swbuf_r+0x32>
 8003dae:	4621      	mov	r1, r4
 8003db0:	4628      	mov	r0, r5
 8003db2:	f000 f82b 	bl	8003e0c <__swsetup_r>
 8003db6:	b118      	cbz	r0, 8003dc0 <__swbuf_r+0x32>
 8003db8:	f04f 37ff 	mov.w	r7, #4294967295
 8003dbc:	4638      	mov	r0, r7
 8003dbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003dc0:	6823      	ldr	r3, [r4, #0]
 8003dc2:	6922      	ldr	r2, [r4, #16]
 8003dc4:	b2f6      	uxtb	r6, r6
 8003dc6:	1a98      	subs	r0, r3, r2
 8003dc8:	6963      	ldr	r3, [r4, #20]
 8003dca:	4637      	mov	r7, r6
 8003dcc:	4283      	cmp	r3, r0
 8003dce:	dc05      	bgt.n	8003ddc <__swbuf_r+0x4e>
 8003dd0:	4621      	mov	r1, r4
 8003dd2:	4628      	mov	r0, r5
 8003dd4:	f000 fd34 	bl	8004840 <_fflush_r>
 8003dd8:	2800      	cmp	r0, #0
 8003dda:	d1ed      	bne.n	8003db8 <__swbuf_r+0x2a>
 8003ddc:	68a3      	ldr	r3, [r4, #8]
 8003dde:	3b01      	subs	r3, #1
 8003de0:	60a3      	str	r3, [r4, #8]
 8003de2:	6823      	ldr	r3, [r4, #0]
 8003de4:	1c5a      	adds	r2, r3, #1
 8003de6:	6022      	str	r2, [r4, #0]
 8003de8:	701e      	strb	r6, [r3, #0]
 8003dea:	6962      	ldr	r2, [r4, #20]
 8003dec:	1c43      	adds	r3, r0, #1
 8003dee:	429a      	cmp	r2, r3
 8003df0:	d004      	beq.n	8003dfc <__swbuf_r+0x6e>
 8003df2:	89a3      	ldrh	r3, [r4, #12]
 8003df4:	07db      	lsls	r3, r3, #31
 8003df6:	d5e1      	bpl.n	8003dbc <__swbuf_r+0x2e>
 8003df8:	2e0a      	cmp	r6, #10
 8003dfa:	d1df      	bne.n	8003dbc <__swbuf_r+0x2e>
 8003dfc:	4621      	mov	r1, r4
 8003dfe:	4628      	mov	r0, r5
 8003e00:	f000 fd1e 	bl	8004840 <_fflush_r>
 8003e04:	2800      	cmp	r0, #0
 8003e06:	d0d9      	beq.n	8003dbc <__swbuf_r+0x2e>
 8003e08:	e7d6      	b.n	8003db8 <__swbuf_r+0x2a>
	...

08003e0c <__swsetup_r>:
 8003e0c:	b538      	push	{r3, r4, r5, lr}
 8003e0e:	4b29      	ldr	r3, [pc, #164]	@ (8003eb4 <__swsetup_r+0xa8>)
 8003e10:	4605      	mov	r5, r0
 8003e12:	6818      	ldr	r0, [r3, #0]
 8003e14:	460c      	mov	r4, r1
 8003e16:	b118      	cbz	r0, 8003e20 <__swsetup_r+0x14>
 8003e18:	6a03      	ldr	r3, [r0, #32]
 8003e1a:	b90b      	cbnz	r3, 8003e20 <__swsetup_r+0x14>
 8003e1c:	f7ff fece 	bl	8003bbc <__sinit>
 8003e20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e24:	0719      	lsls	r1, r3, #28
 8003e26:	d422      	bmi.n	8003e6e <__swsetup_r+0x62>
 8003e28:	06da      	lsls	r2, r3, #27
 8003e2a:	d407      	bmi.n	8003e3c <__swsetup_r+0x30>
 8003e2c:	2209      	movs	r2, #9
 8003e2e:	602a      	str	r2, [r5, #0]
 8003e30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e34:	f04f 30ff 	mov.w	r0, #4294967295
 8003e38:	81a3      	strh	r3, [r4, #12]
 8003e3a:	e033      	b.n	8003ea4 <__swsetup_r+0x98>
 8003e3c:	0758      	lsls	r0, r3, #29
 8003e3e:	d512      	bpl.n	8003e66 <__swsetup_r+0x5a>
 8003e40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003e42:	b141      	cbz	r1, 8003e56 <__swsetup_r+0x4a>
 8003e44:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003e48:	4299      	cmp	r1, r3
 8003e4a:	d002      	beq.n	8003e52 <__swsetup_r+0x46>
 8003e4c:	4628      	mov	r0, r5
 8003e4e:	f000 f8af 	bl	8003fb0 <_free_r>
 8003e52:	2300      	movs	r3, #0
 8003e54:	6363      	str	r3, [r4, #52]	@ 0x34
 8003e56:	89a3      	ldrh	r3, [r4, #12]
 8003e58:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003e5c:	81a3      	strh	r3, [r4, #12]
 8003e5e:	2300      	movs	r3, #0
 8003e60:	6063      	str	r3, [r4, #4]
 8003e62:	6923      	ldr	r3, [r4, #16]
 8003e64:	6023      	str	r3, [r4, #0]
 8003e66:	89a3      	ldrh	r3, [r4, #12]
 8003e68:	f043 0308 	orr.w	r3, r3, #8
 8003e6c:	81a3      	strh	r3, [r4, #12]
 8003e6e:	6923      	ldr	r3, [r4, #16]
 8003e70:	b94b      	cbnz	r3, 8003e86 <__swsetup_r+0x7a>
 8003e72:	89a3      	ldrh	r3, [r4, #12]
 8003e74:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003e78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e7c:	d003      	beq.n	8003e86 <__swsetup_r+0x7a>
 8003e7e:	4621      	mov	r1, r4
 8003e80:	4628      	mov	r0, r5
 8003e82:	f000 fd2a 	bl	80048da <__smakebuf_r>
 8003e86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e8a:	f013 0201 	ands.w	r2, r3, #1
 8003e8e:	d00a      	beq.n	8003ea6 <__swsetup_r+0x9a>
 8003e90:	2200      	movs	r2, #0
 8003e92:	60a2      	str	r2, [r4, #8]
 8003e94:	6962      	ldr	r2, [r4, #20]
 8003e96:	4252      	negs	r2, r2
 8003e98:	61a2      	str	r2, [r4, #24]
 8003e9a:	6922      	ldr	r2, [r4, #16]
 8003e9c:	b942      	cbnz	r2, 8003eb0 <__swsetup_r+0xa4>
 8003e9e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003ea2:	d1c5      	bne.n	8003e30 <__swsetup_r+0x24>
 8003ea4:	bd38      	pop	{r3, r4, r5, pc}
 8003ea6:	0799      	lsls	r1, r3, #30
 8003ea8:	bf58      	it	pl
 8003eaa:	6962      	ldrpl	r2, [r4, #20]
 8003eac:	60a2      	str	r2, [r4, #8]
 8003eae:	e7f4      	b.n	8003e9a <__swsetup_r+0x8e>
 8003eb0:	2000      	movs	r0, #0
 8003eb2:	e7f7      	b.n	8003ea4 <__swsetup_r+0x98>
 8003eb4:	20000024 	.word	0x20000024

08003eb8 <memset>:
 8003eb8:	4603      	mov	r3, r0
 8003eba:	4402      	add	r2, r0
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d100      	bne.n	8003ec2 <memset+0xa>
 8003ec0:	4770      	bx	lr
 8003ec2:	f803 1b01 	strb.w	r1, [r3], #1
 8003ec6:	e7f9      	b.n	8003ebc <memset+0x4>

08003ec8 <_close_r>:
 8003ec8:	b538      	push	{r3, r4, r5, lr}
 8003eca:	2300      	movs	r3, #0
 8003ecc:	4d05      	ldr	r5, [pc, #20]	@ (8003ee4 <_close_r+0x1c>)
 8003ece:	4604      	mov	r4, r0
 8003ed0:	4608      	mov	r0, r1
 8003ed2:	602b      	str	r3, [r5, #0]
 8003ed4:	f7fc fd31 	bl	800093a <_close>
 8003ed8:	1c43      	adds	r3, r0, #1
 8003eda:	d102      	bne.n	8003ee2 <_close_r+0x1a>
 8003edc:	682b      	ldr	r3, [r5, #0]
 8003ede:	b103      	cbz	r3, 8003ee2 <_close_r+0x1a>
 8003ee0:	6023      	str	r3, [r4, #0]
 8003ee2:	bd38      	pop	{r3, r4, r5, pc}
 8003ee4:	200002f8 	.word	0x200002f8

08003ee8 <_lseek_r>:
 8003ee8:	b538      	push	{r3, r4, r5, lr}
 8003eea:	4604      	mov	r4, r0
 8003eec:	4608      	mov	r0, r1
 8003eee:	4611      	mov	r1, r2
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	4d05      	ldr	r5, [pc, #20]	@ (8003f08 <_lseek_r+0x20>)
 8003ef4:	602a      	str	r2, [r5, #0]
 8003ef6:	461a      	mov	r2, r3
 8003ef8:	f7fc fd43 	bl	8000982 <_lseek>
 8003efc:	1c43      	adds	r3, r0, #1
 8003efe:	d102      	bne.n	8003f06 <_lseek_r+0x1e>
 8003f00:	682b      	ldr	r3, [r5, #0]
 8003f02:	b103      	cbz	r3, 8003f06 <_lseek_r+0x1e>
 8003f04:	6023      	str	r3, [r4, #0]
 8003f06:	bd38      	pop	{r3, r4, r5, pc}
 8003f08:	200002f8 	.word	0x200002f8

08003f0c <_read_r>:
 8003f0c:	b538      	push	{r3, r4, r5, lr}
 8003f0e:	4604      	mov	r4, r0
 8003f10:	4608      	mov	r0, r1
 8003f12:	4611      	mov	r1, r2
 8003f14:	2200      	movs	r2, #0
 8003f16:	4d05      	ldr	r5, [pc, #20]	@ (8003f2c <_read_r+0x20>)
 8003f18:	602a      	str	r2, [r5, #0]
 8003f1a:	461a      	mov	r2, r3
 8003f1c:	f7fc fcd4 	bl	80008c8 <_read>
 8003f20:	1c43      	adds	r3, r0, #1
 8003f22:	d102      	bne.n	8003f2a <_read_r+0x1e>
 8003f24:	682b      	ldr	r3, [r5, #0]
 8003f26:	b103      	cbz	r3, 8003f2a <_read_r+0x1e>
 8003f28:	6023      	str	r3, [r4, #0]
 8003f2a:	bd38      	pop	{r3, r4, r5, pc}
 8003f2c:	200002f8 	.word	0x200002f8

08003f30 <_write_r>:
 8003f30:	b538      	push	{r3, r4, r5, lr}
 8003f32:	4604      	mov	r4, r0
 8003f34:	4608      	mov	r0, r1
 8003f36:	4611      	mov	r1, r2
 8003f38:	2200      	movs	r2, #0
 8003f3a:	4d05      	ldr	r5, [pc, #20]	@ (8003f50 <_write_r+0x20>)
 8003f3c:	602a      	str	r2, [r5, #0]
 8003f3e:	461a      	mov	r2, r3
 8003f40:	f7fc fcdf 	bl	8000902 <_write>
 8003f44:	1c43      	adds	r3, r0, #1
 8003f46:	d102      	bne.n	8003f4e <_write_r+0x1e>
 8003f48:	682b      	ldr	r3, [r5, #0]
 8003f4a:	b103      	cbz	r3, 8003f4e <_write_r+0x1e>
 8003f4c:	6023      	str	r3, [r4, #0]
 8003f4e:	bd38      	pop	{r3, r4, r5, pc}
 8003f50:	200002f8 	.word	0x200002f8

08003f54 <__errno>:
 8003f54:	4b01      	ldr	r3, [pc, #4]	@ (8003f5c <__errno+0x8>)
 8003f56:	6818      	ldr	r0, [r3, #0]
 8003f58:	4770      	bx	lr
 8003f5a:	bf00      	nop
 8003f5c:	20000024 	.word	0x20000024

08003f60 <__libc_init_array>:
 8003f60:	b570      	push	{r4, r5, r6, lr}
 8003f62:	2600      	movs	r6, #0
 8003f64:	4d0c      	ldr	r5, [pc, #48]	@ (8003f98 <__libc_init_array+0x38>)
 8003f66:	4c0d      	ldr	r4, [pc, #52]	@ (8003f9c <__libc_init_array+0x3c>)
 8003f68:	1b64      	subs	r4, r4, r5
 8003f6a:	10a4      	asrs	r4, r4, #2
 8003f6c:	42a6      	cmp	r6, r4
 8003f6e:	d109      	bne.n	8003f84 <__libc_init_array+0x24>
 8003f70:	f000 fd30 	bl	80049d4 <_init>
 8003f74:	2600      	movs	r6, #0
 8003f76:	4d0a      	ldr	r5, [pc, #40]	@ (8003fa0 <__libc_init_array+0x40>)
 8003f78:	4c0a      	ldr	r4, [pc, #40]	@ (8003fa4 <__libc_init_array+0x44>)
 8003f7a:	1b64      	subs	r4, r4, r5
 8003f7c:	10a4      	asrs	r4, r4, #2
 8003f7e:	42a6      	cmp	r6, r4
 8003f80:	d105      	bne.n	8003f8e <__libc_init_array+0x2e>
 8003f82:	bd70      	pop	{r4, r5, r6, pc}
 8003f84:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f88:	4798      	blx	r3
 8003f8a:	3601      	adds	r6, #1
 8003f8c:	e7ee      	b.n	8003f6c <__libc_init_array+0xc>
 8003f8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f92:	4798      	blx	r3
 8003f94:	3601      	adds	r6, #1
 8003f96:	e7f2      	b.n	8003f7e <__libc_init_array+0x1e>
 8003f98:	08004b74 	.word	0x08004b74
 8003f9c:	08004b74 	.word	0x08004b74
 8003fa0:	08004b74 	.word	0x08004b74
 8003fa4:	08004b78 	.word	0x08004b78

08003fa8 <__retarget_lock_init_recursive>:
 8003fa8:	4770      	bx	lr

08003faa <__retarget_lock_acquire_recursive>:
 8003faa:	4770      	bx	lr

08003fac <__retarget_lock_release_recursive>:
 8003fac:	4770      	bx	lr
	...

08003fb0 <_free_r>:
 8003fb0:	b538      	push	{r3, r4, r5, lr}
 8003fb2:	4605      	mov	r5, r0
 8003fb4:	2900      	cmp	r1, #0
 8003fb6:	d040      	beq.n	800403a <_free_r+0x8a>
 8003fb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003fbc:	1f0c      	subs	r4, r1, #4
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	bfb8      	it	lt
 8003fc2:	18e4      	addlt	r4, r4, r3
 8003fc4:	f000 f8de 	bl	8004184 <__malloc_lock>
 8003fc8:	4a1c      	ldr	r2, [pc, #112]	@ (800403c <_free_r+0x8c>)
 8003fca:	6813      	ldr	r3, [r2, #0]
 8003fcc:	b933      	cbnz	r3, 8003fdc <_free_r+0x2c>
 8003fce:	6063      	str	r3, [r4, #4]
 8003fd0:	6014      	str	r4, [r2, #0]
 8003fd2:	4628      	mov	r0, r5
 8003fd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003fd8:	f000 b8da 	b.w	8004190 <__malloc_unlock>
 8003fdc:	42a3      	cmp	r3, r4
 8003fde:	d908      	bls.n	8003ff2 <_free_r+0x42>
 8003fe0:	6820      	ldr	r0, [r4, #0]
 8003fe2:	1821      	adds	r1, r4, r0
 8003fe4:	428b      	cmp	r3, r1
 8003fe6:	bf01      	itttt	eq
 8003fe8:	6819      	ldreq	r1, [r3, #0]
 8003fea:	685b      	ldreq	r3, [r3, #4]
 8003fec:	1809      	addeq	r1, r1, r0
 8003fee:	6021      	streq	r1, [r4, #0]
 8003ff0:	e7ed      	b.n	8003fce <_free_r+0x1e>
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	b10b      	cbz	r3, 8003ffc <_free_r+0x4c>
 8003ff8:	42a3      	cmp	r3, r4
 8003ffa:	d9fa      	bls.n	8003ff2 <_free_r+0x42>
 8003ffc:	6811      	ldr	r1, [r2, #0]
 8003ffe:	1850      	adds	r0, r2, r1
 8004000:	42a0      	cmp	r0, r4
 8004002:	d10b      	bne.n	800401c <_free_r+0x6c>
 8004004:	6820      	ldr	r0, [r4, #0]
 8004006:	4401      	add	r1, r0
 8004008:	1850      	adds	r0, r2, r1
 800400a:	4283      	cmp	r3, r0
 800400c:	6011      	str	r1, [r2, #0]
 800400e:	d1e0      	bne.n	8003fd2 <_free_r+0x22>
 8004010:	6818      	ldr	r0, [r3, #0]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	4408      	add	r0, r1
 8004016:	6010      	str	r0, [r2, #0]
 8004018:	6053      	str	r3, [r2, #4]
 800401a:	e7da      	b.n	8003fd2 <_free_r+0x22>
 800401c:	d902      	bls.n	8004024 <_free_r+0x74>
 800401e:	230c      	movs	r3, #12
 8004020:	602b      	str	r3, [r5, #0]
 8004022:	e7d6      	b.n	8003fd2 <_free_r+0x22>
 8004024:	6820      	ldr	r0, [r4, #0]
 8004026:	1821      	adds	r1, r4, r0
 8004028:	428b      	cmp	r3, r1
 800402a:	bf01      	itttt	eq
 800402c:	6819      	ldreq	r1, [r3, #0]
 800402e:	685b      	ldreq	r3, [r3, #4]
 8004030:	1809      	addeq	r1, r1, r0
 8004032:	6021      	streq	r1, [r4, #0]
 8004034:	6063      	str	r3, [r4, #4]
 8004036:	6054      	str	r4, [r2, #4]
 8004038:	e7cb      	b.n	8003fd2 <_free_r+0x22>
 800403a:	bd38      	pop	{r3, r4, r5, pc}
 800403c:	20000304 	.word	0x20000304

08004040 <sbrk_aligned>:
 8004040:	b570      	push	{r4, r5, r6, lr}
 8004042:	4e0f      	ldr	r6, [pc, #60]	@ (8004080 <sbrk_aligned+0x40>)
 8004044:	460c      	mov	r4, r1
 8004046:	6831      	ldr	r1, [r6, #0]
 8004048:	4605      	mov	r5, r0
 800404a:	b911      	cbnz	r1, 8004052 <sbrk_aligned+0x12>
 800404c:	f000 fca4 	bl	8004998 <_sbrk_r>
 8004050:	6030      	str	r0, [r6, #0]
 8004052:	4621      	mov	r1, r4
 8004054:	4628      	mov	r0, r5
 8004056:	f000 fc9f 	bl	8004998 <_sbrk_r>
 800405a:	1c43      	adds	r3, r0, #1
 800405c:	d103      	bne.n	8004066 <sbrk_aligned+0x26>
 800405e:	f04f 34ff 	mov.w	r4, #4294967295
 8004062:	4620      	mov	r0, r4
 8004064:	bd70      	pop	{r4, r5, r6, pc}
 8004066:	1cc4      	adds	r4, r0, #3
 8004068:	f024 0403 	bic.w	r4, r4, #3
 800406c:	42a0      	cmp	r0, r4
 800406e:	d0f8      	beq.n	8004062 <sbrk_aligned+0x22>
 8004070:	1a21      	subs	r1, r4, r0
 8004072:	4628      	mov	r0, r5
 8004074:	f000 fc90 	bl	8004998 <_sbrk_r>
 8004078:	3001      	adds	r0, #1
 800407a:	d1f2      	bne.n	8004062 <sbrk_aligned+0x22>
 800407c:	e7ef      	b.n	800405e <sbrk_aligned+0x1e>
 800407e:	bf00      	nop
 8004080:	20000300 	.word	0x20000300

08004084 <_malloc_r>:
 8004084:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004088:	1ccd      	adds	r5, r1, #3
 800408a:	f025 0503 	bic.w	r5, r5, #3
 800408e:	3508      	adds	r5, #8
 8004090:	2d0c      	cmp	r5, #12
 8004092:	bf38      	it	cc
 8004094:	250c      	movcc	r5, #12
 8004096:	2d00      	cmp	r5, #0
 8004098:	4606      	mov	r6, r0
 800409a:	db01      	blt.n	80040a0 <_malloc_r+0x1c>
 800409c:	42a9      	cmp	r1, r5
 800409e:	d904      	bls.n	80040aa <_malloc_r+0x26>
 80040a0:	230c      	movs	r3, #12
 80040a2:	6033      	str	r3, [r6, #0]
 80040a4:	2000      	movs	r0, #0
 80040a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80040aa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004180 <_malloc_r+0xfc>
 80040ae:	f000 f869 	bl	8004184 <__malloc_lock>
 80040b2:	f8d8 3000 	ldr.w	r3, [r8]
 80040b6:	461c      	mov	r4, r3
 80040b8:	bb44      	cbnz	r4, 800410c <_malloc_r+0x88>
 80040ba:	4629      	mov	r1, r5
 80040bc:	4630      	mov	r0, r6
 80040be:	f7ff ffbf 	bl	8004040 <sbrk_aligned>
 80040c2:	1c43      	adds	r3, r0, #1
 80040c4:	4604      	mov	r4, r0
 80040c6:	d158      	bne.n	800417a <_malloc_r+0xf6>
 80040c8:	f8d8 4000 	ldr.w	r4, [r8]
 80040cc:	4627      	mov	r7, r4
 80040ce:	2f00      	cmp	r7, #0
 80040d0:	d143      	bne.n	800415a <_malloc_r+0xd6>
 80040d2:	2c00      	cmp	r4, #0
 80040d4:	d04b      	beq.n	800416e <_malloc_r+0xea>
 80040d6:	6823      	ldr	r3, [r4, #0]
 80040d8:	4639      	mov	r1, r7
 80040da:	4630      	mov	r0, r6
 80040dc:	eb04 0903 	add.w	r9, r4, r3
 80040e0:	f000 fc5a 	bl	8004998 <_sbrk_r>
 80040e4:	4581      	cmp	r9, r0
 80040e6:	d142      	bne.n	800416e <_malloc_r+0xea>
 80040e8:	6821      	ldr	r1, [r4, #0]
 80040ea:	4630      	mov	r0, r6
 80040ec:	1a6d      	subs	r5, r5, r1
 80040ee:	4629      	mov	r1, r5
 80040f0:	f7ff ffa6 	bl	8004040 <sbrk_aligned>
 80040f4:	3001      	adds	r0, #1
 80040f6:	d03a      	beq.n	800416e <_malloc_r+0xea>
 80040f8:	6823      	ldr	r3, [r4, #0]
 80040fa:	442b      	add	r3, r5
 80040fc:	6023      	str	r3, [r4, #0]
 80040fe:	f8d8 3000 	ldr.w	r3, [r8]
 8004102:	685a      	ldr	r2, [r3, #4]
 8004104:	bb62      	cbnz	r2, 8004160 <_malloc_r+0xdc>
 8004106:	f8c8 7000 	str.w	r7, [r8]
 800410a:	e00f      	b.n	800412c <_malloc_r+0xa8>
 800410c:	6822      	ldr	r2, [r4, #0]
 800410e:	1b52      	subs	r2, r2, r5
 8004110:	d420      	bmi.n	8004154 <_malloc_r+0xd0>
 8004112:	2a0b      	cmp	r2, #11
 8004114:	d917      	bls.n	8004146 <_malloc_r+0xc2>
 8004116:	1961      	adds	r1, r4, r5
 8004118:	42a3      	cmp	r3, r4
 800411a:	6025      	str	r5, [r4, #0]
 800411c:	bf18      	it	ne
 800411e:	6059      	strne	r1, [r3, #4]
 8004120:	6863      	ldr	r3, [r4, #4]
 8004122:	bf08      	it	eq
 8004124:	f8c8 1000 	streq.w	r1, [r8]
 8004128:	5162      	str	r2, [r4, r5]
 800412a:	604b      	str	r3, [r1, #4]
 800412c:	4630      	mov	r0, r6
 800412e:	f000 f82f 	bl	8004190 <__malloc_unlock>
 8004132:	f104 000b 	add.w	r0, r4, #11
 8004136:	1d23      	adds	r3, r4, #4
 8004138:	f020 0007 	bic.w	r0, r0, #7
 800413c:	1ac2      	subs	r2, r0, r3
 800413e:	bf1c      	itt	ne
 8004140:	1a1b      	subne	r3, r3, r0
 8004142:	50a3      	strne	r3, [r4, r2]
 8004144:	e7af      	b.n	80040a6 <_malloc_r+0x22>
 8004146:	6862      	ldr	r2, [r4, #4]
 8004148:	42a3      	cmp	r3, r4
 800414a:	bf0c      	ite	eq
 800414c:	f8c8 2000 	streq.w	r2, [r8]
 8004150:	605a      	strne	r2, [r3, #4]
 8004152:	e7eb      	b.n	800412c <_malloc_r+0xa8>
 8004154:	4623      	mov	r3, r4
 8004156:	6864      	ldr	r4, [r4, #4]
 8004158:	e7ae      	b.n	80040b8 <_malloc_r+0x34>
 800415a:	463c      	mov	r4, r7
 800415c:	687f      	ldr	r7, [r7, #4]
 800415e:	e7b6      	b.n	80040ce <_malloc_r+0x4a>
 8004160:	461a      	mov	r2, r3
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	42a3      	cmp	r3, r4
 8004166:	d1fb      	bne.n	8004160 <_malloc_r+0xdc>
 8004168:	2300      	movs	r3, #0
 800416a:	6053      	str	r3, [r2, #4]
 800416c:	e7de      	b.n	800412c <_malloc_r+0xa8>
 800416e:	230c      	movs	r3, #12
 8004170:	4630      	mov	r0, r6
 8004172:	6033      	str	r3, [r6, #0]
 8004174:	f000 f80c 	bl	8004190 <__malloc_unlock>
 8004178:	e794      	b.n	80040a4 <_malloc_r+0x20>
 800417a:	6005      	str	r5, [r0, #0]
 800417c:	e7d6      	b.n	800412c <_malloc_r+0xa8>
 800417e:	bf00      	nop
 8004180:	20000304 	.word	0x20000304

08004184 <__malloc_lock>:
 8004184:	4801      	ldr	r0, [pc, #4]	@ (800418c <__malloc_lock+0x8>)
 8004186:	f7ff bf10 	b.w	8003faa <__retarget_lock_acquire_recursive>
 800418a:	bf00      	nop
 800418c:	200002fc 	.word	0x200002fc

08004190 <__malloc_unlock>:
 8004190:	4801      	ldr	r0, [pc, #4]	@ (8004198 <__malloc_unlock+0x8>)
 8004192:	f7ff bf0b 	b.w	8003fac <__retarget_lock_release_recursive>
 8004196:	bf00      	nop
 8004198:	200002fc 	.word	0x200002fc

0800419c <__sfputc_r>:
 800419c:	6893      	ldr	r3, [r2, #8]
 800419e:	b410      	push	{r4}
 80041a0:	3b01      	subs	r3, #1
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	6093      	str	r3, [r2, #8]
 80041a6:	da07      	bge.n	80041b8 <__sfputc_r+0x1c>
 80041a8:	6994      	ldr	r4, [r2, #24]
 80041aa:	42a3      	cmp	r3, r4
 80041ac:	db01      	blt.n	80041b2 <__sfputc_r+0x16>
 80041ae:	290a      	cmp	r1, #10
 80041b0:	d102      	bne.n	80041b8 <__sfputc_r+0x1c>
 80041b2:	bc10      	pop	{r4}
 80041b4:	f7ff bdeb 	b.w	8003d8e <__swbuf_r>
 80041b8:	6813      	ldr	r3, [r2, #0]
 80041ba:	1c58      	adds	r0, r3, #1
 80041bc:	6010      	str	r0, [r2, #0]
 80041be:	7019      	strb	r1, [r3, #0]
 80041c0:	4608      	mov	r0, r1
 80041c2:	bc10      	pop	{r4}
 80041c4:	4770      	bx	lr

080041c6 <__sfputs_r>:
 80041c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041c8:	4606      	mov	r6, r0
 80041ca:	460f      	mov	r7, r1
 80041cc:	4614      	mov	r4, r2
 80041ce:	18d5      	adds	r5, r2, r3
 80041d0:	42ac      	cmp	r4, r5
 80041d2:	d101      	bne.n	80041d8 <__sfputs_r+0x12>
 80041d4:	2000      	movs	r0, #0
 80041d6:	e007      	b.n	80041e8 <__sfputs_r+0x22>
 80041d8:	463a      	mov	r2, r7
 80041da:	4630      	mov	r0, r6
 80041dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80041e0:	f7ff ffdc 	bl	800419c <__sfputc_r>
 80041e4:	1c43      	adds	r3, r0, #1
 80041e6:	d1f3      	bne.n	80041d0 <__sfputs_r+0xa>
 80041e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080041ec <_vfiprintf_r>:
 80041ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041f0:	460d      	mov	r5, r1
 80041f2:	4614      	mov	r4, r2
 80041f4:	4698      	mov	r8, r3
 80041f6:	4606      	mov	r6, r0
 80041f8:	b09d      	sub	sp, #116	@ 0x74
 80041fa:	b118      	cbz	r0, 8004204 <_vfiprintf_r+0x18>
 80041fc:	6a03      	ldr	r3, [r0, #32]
 80041fe:	b90b      	cbnz	r3, 8004204 <_vfiprintf_r+0x18>
 8004200:	f7ff fcdc 	bl	8003bbc <__sinit>
 8004204:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004206:	07d9      	lsls	r1, r3, #31
 8004208:	d405      	bmi.n	8004216 <_vfiprintf_r+0x2a>
 800420a:	89ab      	ldrh	r3, [r5, #12]
 800420c:	059a      	lsls	r2, r3, #22
 800420e:	d402      	bmi.n	8004216 <_vfiprintf_r+0x2a>
 8004210:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004212:	f7ff feca 	bl	8003faa <__retarget_lock_acquire_recursive>
 8004216:	89ab      	ldrh	r3, [r5, #12]
 8004218:	071b      	lsls	r3, r3, #28
 800421a:	d501      	bpl.n	8004220 <_vfiprintf_r+0x34>
 800421c:	692b      	ldr	r3, [r5, #16]
 800421e:	b99b      	cbnz	r3, 8004248 <_vfiprintf_r+0x5c>
 8004220:	4629      	mov	r1, r5
 8004222:	4630      	mov	r0, r6
 8004224:	f7ff fdf2 	bl	8003e0c <__swsetup_r>
 8004228:	b170      	cbz	r0, 8004248 <_vfiprintf_r+0x5c>
 800422a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800422c:	07dc      	lsls	r4, r3, #31
 800422e:	d504      	bpl.n	800423a <_vfiprintf_r+0x4e>
 8004230:	f04f 30ff 	mov.w	r0, #4294967295
 8004234:	b01d      	add	sp, #116	@ 0x74
 8004236:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800423a:	89ab      	ldrh	r3, [r5, #12]
 800423c:	0598      	lsls	r0, r3, #22
 800423e:	d4f7      	bmi.n	8004230 <_vfiprintf_r+0x44>
 8004240:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004242:	f7ff feb3 	bl	8003fac <__retarget_lock_release_recursive>
 8004246:	e7f3      	b.n	8004230 <_vfiprintf_r+0x44>
 8004248:	2300      	movs	r3, #0
 800424a:	9309      	str	r3, [sp, #36]	@ 0x24
 800424c:	2320      	movs	r3, #32
 800424e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004252:	2330      	movs	r3, #48	@ 0x30
 8004254:	f04f 0901 	mov.w	r9, #1
 8004258:	f8cd 800c 	str.w	r8, [sp, #12]
 800425c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8004408 <_vfiprintf_r+0x21c>
 8004260:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004264:	4623      	mov	r3, r4
 8004266:	469a      	mov	sl, r3
 8004268:	f813 2b01 	ldrb.w	r2, [r3], #1
 800426c:	b10a      	cbz	r2, 8004272 <_vfiprintf_r+0x86>
 800426e:	2a25      	cmp	r2, #37	@ 0x25
 8004270:	d1f9      	bne.n	8004266 <_vfiprintf_r+0x7a>
 8004272:	ebba 0b04 	subs.w	fp, sl, r4
 8004276:	d00b      	beq.n	8004290 <_vfiprintf_r+0xa4>
 8004278:	465b      	mov	r3, fp
 800427a:	4622      	mov	r2, r4
 800427c:	4629      	mov	r1, r5
 800427e:	4630      	mov	r0, r6
 8004280:	f7ff ffa1 	bl	80041c6 <__sfputs_r>
 8004284:	3001      	adds	r0, #1
 8004286:	f000 80a7 	beq.w	80043d8 <_vfiprintf_r+0x1ec>
 800428a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800428c:	445a      	add	r2, fp
 800428e:	9209      	str	r2, [sp, #36]	@ 0x24
 8004290:	f89a 3000 	ldrb.w	r3, [sl]
 8004294:	2b00      	cmp	r3, #0
 8004296:	f000 809f 	beq.w	80043d8 <_vfiprintf_r+0x1ec>
 800429a:	2300      	movs	r3, #0
 800429c:	f04f 32ff 	mov.w	r2, #4294967295
 80042a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80042a4:	f10a 0a01 	add.w	sl, sl, #1
 80042a8:	9304      	str	r3, [sp, #16]
 80042aa:	9307      	str	r3, [sp, #28]
 80042ac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80042b0:	931a      	str	r3, [sp, #104]	@ 0x68
 80042b2:	4654      	mov	r4, sl
 80042b4:	2205      	movs	r2, #5
 80042b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80042ba:	4853      	ldr	r0, [pc, #332]	@ (8004408 <_vfiprintf_r+0x21c>)
 80042bc:	f000 fb7c 	bl	80049b8 <memchr>
 80042c0:	9a04      	ldr	r2, [sp, #16]
 80042c2:	b9d8      	cbnz	r0, 80042fc <_vfiprintf_r+0x110>
 80042c4:	06d1      	lsls	r1, r2, #27
 80042c6:	bf44      	itt	mi
 80042c8:	2320      	movmi	r3, #32
 80042ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80042ce:	0713      	lsls	r3, r2, #28
 80042d0:	bf44      	itt	mi
 80042d2:	232b      	movmi	r3, #43	@ 0x2b
 80042d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80042d8:	f89a 3000 	ldrb.w	r3, [sl]
 80042dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80042de:	d015      	beq.n	800430c <_vfiprintf_r+0x120>
 80042e0:	4654      	mov	r4, sl
 80042e2:	2000      	movs	r0, #0
 80042e4:	f04f 0c0a 	mov.w	ip, #10
 80042e8:	9a07      	ldr	r2, [sp, #28]
 80042ea:	4621      	mov	r1, r4
 80042ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80042f0:	3b30      	subs	r3, #48	@ 0x30
 80042f2:	2b09      	cmp	r3, #9
 80042f4:	d94b      	bls.n	800438e <_vfiprintf_r+0x1a2>
 80042f6:	b1b0      	cbz	r0, 8004326 <_vfiprintf_r+0x13a>
 80042f8:	9207      	str	r2, [sp, #28]
 80042fa:	e014      	b.n	8004326 <_vfiprintf_r+0x13a>
 80042fc:	eba0 0308 	sub.w	r3, r0, r8
 8004300:	fa09 f303 	lsl.w	r3, r9, r3
 8004304:	4313      	orrs	r3, r2
 8004306:	46a2      	mov	sl, r4
 8004308:	9304      	str	r3, [sp, #16]
 800430a:	e7d2      	b.n	80042b2 <_vfiprintf_r+0xc6>
 800430c:	9b03      	ldr	r3, [sp, #12]
 800430e:	1d19      	adds	r1, r3, #4
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	9103      	str	r1, [sp, #12]
 8004314:	2b00      	cmp	r3, #0
 8004316:	bfbb      	ittet	lt
 8004318:	425b      	neglt	r3, r3
 800431a:	f042 0202 	orrlt.w	r2, r2, #2
 800431e:	9307      	strge	r3, [sp, #28]
 8004320:	9307      	strlt	r3, [sp, #28]
 8004322:	bfb8      	it	lt
 8004324:	9204      	strlt	r2, [sp, #16]
 8004326:	7823      	ldrb	r3, [r4, #0]
 8004328:	2b2e      	cmp	r3, #46	@ 0x2e
 800432a:	d10a      	bne.n	8004342 <_vfiprintf_r+0x156>
 800432c:	7863      	ldrb	r3, [r4, #1]
 800432e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004330:	d132      	bne.n	8004398 <_vfiprintf_r+0x1ac>
 8004332:	9b03      	ldr	r3, [sp, #12]
 8004334:	3402      	adds	r4, #2
 8004336:	1d1a      	adds	r2, r3, #4
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	9203      	str	r2, [sp, #12]
 800433c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004340:	9305      	str	r3, [sp, #20]
 8004342:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800440c <_vfiprintf_r+0x220>
 8004346:	2203      	movs	r2, #3
 8004348:	4650      	mov	r0, sl
 800434a:	7821      	ldrb	r1, [r4, #0]
 800434c:	f000 fb34 	bl	80049b8 <memchr>
 8004350:	b138      	cbz	r0, 8004362 <_vfiprintf_r+0x176>
 8004352:	2240      	movs	r2, #64	@ 0x40
 8004354:	9b04      	ldr	r3, [sp, #16]
 8004356:	eba0 000a 	sub.w	r0, r0, sl
 800435a:	4082      	lsls	r2, r0
 800435c:	4313      	orrs	r3, r2
 800435e:	3401      	adds	r4, #1
 8004360:	9304      	str	r3, [sp, #16]
 8004362:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004366:	2206      	movs	r2, #6
 8004368:	4829      	ldr	r0, [pc, #164]	@ (8004410 <_vfiprintf_r+0x224>)
 800436a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800436e:	f000 fb23 	bl	80049b8 <memchr>
 8004372:	2800      	cmp	r0, #0
 8004374:	d03f      	beq.n	80043f6 <_vfiprintf_r+0x20a>
 8004376:	4b27      	ldr	r3, [pc, #156]	@ (8004414 <_vfiprintf_r+0x228>)
 8004378:	bb1b      	cbnz	r3, 80043c2 <_vfiprintf_r+0x1d6>
 800437a:	9b03      	ldr	r3, [sp, #12]
 800437c:	3307      	adds	r3, #7
 800437e:	f023 0307 	bic.w	r3, r3, #7
 8004382:	3308      	adds	r3, #8
 8004384:	9303      	str	r3, [sp, #12]
 8004386:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004388:	443b      	add	r3, r7
 800438a:	9309      	str	r3, [sp, #36]	@ 0x24
 800438c:	e76a      	b.n	8004264 <_vfiprintf_r+0x78>
 800438e:	460c      	mov	r4, r1
 8004390:	2001      	movs	r0, #1
 8004392:	fb0c 3202 	mla	r2, ip, r2, r3
 8004396:	e7a8      	b.n	80042ea <_vfiprintf_r+0xfe>
 8004398:	2300      	movs	r3, #0
 800439a:	f04f 0c0a 	mov.w	ip, #10
 800439e:	4619      	mov	r1, r3
 80043a0:	3401      	adds	r4, #1
 80043a2:	9305      	str	r3, [sp, #20]
 80043a4:	4620      	mov	r0, r4
 80043a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80043aa:	3a30      	subs	r2, #48	@ 0x30
 80043ac:	2a09      	cmp	r2, #9
 80043ae:	d903      	bls.n	80043b8 <_vfiprintf_r+0x1cc>
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d0c6      	beq.n	8004342 <_vfiprintf_r+0x156>
 80043b4:	9105      	str	r1, [sp, #20]
 80043b6:	e7c4      	b.n	8004342 <_vfiprintf_r+0x156>
 80043b8:	4604      	mov	r4, r0
 80043ba:	2301      	movs	r3, #1
 80043bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80043c0:	e7f0      	b.n	80043a4 <_vfiprintf_r+0x1b8>
 80043c2:	ab03      	add	r3, sp, #12
 80043c4:	9300      	str	r3, [sp, #0]
 80043c6:	462a      	mov	r2, r5
 80043c8:	4630      	mov	r0, r6
 80043ca:	4b13      	ldr	r3, [pc, #76]	@ (8004418 <_vfiprintf_r+0x22c>)
 80043cc:	a904      	add	r1, sp, #16
 80043ce:	f3af 8000 	nop.w
 80043d2:	4607      	mov	r7, r0
 80043d4:	1c78      	adds	r0, r7, #1
 80043d6:	d1d6      	bne.n	8004386 <_vfiprintf_r+0x19a>
 80043d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80043da:	07d9      	lsls	r1, r3, #31
 80043dc:	d405      	bmi.n	80043ea <_vfiprintf_r+0x1fe>
 80043de:	89ab      	ldrh	r3, [r5, #12]
 80043e0:	059a      	lsls	r2, r3, #22
 80043e2:	d402      	bmi.n	80043ea <_vfiprintf_r+0x1fe>
 80043e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80043e6:	f7ff fde1 	bl	8003fac <__retarget_lock_release_recursive>
 80043ea:	89ab      	ldrh	r3, [r5, #12]
 80043ec:	065b      	lsls	r3, r3, #25
 80043ee:	f53f af1f 	bmi.w	8004230 <_vfiprintf_r+0x44>
 80043f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80043f4:	e71e      	b.n	8004234 <_vfiprintf_r+0x48>
 80043f6:	ab03      	add	r3, sp, #12
 80043f8:	9300      	str	r3, [sp, #0]
 80043fa:	462a      	mov	r2, r5
 80043fc:	4630      	mov	r0, r6
 80043fe:	4b06      	ldr	r3, [pc, #24]	@ (8004418 <_vfiprintf_r+0x22c>)
 8004400:	a904      	add	r1, sp, #16
 8004402:	f000 f87d 	bl	8004500 <_printf_i>
 8004406:	e7e4      	b.n	80043d2 <_vfiprintf_r+0x1e6>
 8004408:	08004b3f 	.word	0x08004b3f
 800440c:	08004b45 	.word	0x08004b45
 8004410:	08004b49 	.word	0x08004b49
 8004414:	00000000 	.word	0x00000000
 8004418:	080041c7 	.word	0x080041c7

0800441c <_printf_common>:
 800441c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004420:	4616      	mov	r6, r2
 8004422:	4698      	mov	r8, r3
 8004424:	688a      	ldr	r2, [r1, #8]
 8004426:	690b      	ldr	r3, [r1, #16]
 8004428:	4607      	mov	r7, r0
 800442a:	4293      	cmp	r3, r2
 800442c:	bfb8      	it	lt
 800442e:	4613      	movlt	r3, r2
 8004430:	6033      	str	r3, [r6, #0]
 8004432:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004436:	460c      	mov	r4, r1
 8004438:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800443c:	b10a      	cbz	r2, 8004442 <_printf_common+0x26>
 800443e:	3301      	adds	r3, #1
 8004440:	6033      	str	r3, [r6, #0]
 8004442:	6823      	ldr	r3, [r4, #0]
 8004444:	0699      	lsls	r1, r3, #26
 8004446:	bf42      	ittt	mi
 8004448:	6833      	ldrmi	r3, [r6, #0]
 800444a:	3302      	addmi	r3, #2
 800444c:	6033      	strmi	r3, [r6, #0]
 800444e:	6825      	ldr	r5, [r4, #0]
 8004450:	f015 0506 	ands.w	r5, r5, #6
 8004454:	d106      	bne.n	8004464 <_printf_common+0x48>
 8004456:	f104 0a19 	add.w	sl, r4, #25
 800445a:	68e3      	ldr	r3, [r4, #12]
 800445c:	6832      	ldr	r2, [r6, #0]
 800445e:	1a9b      	subs	r3, r3, r2
 8004460:	42ab      	cmp	r3, r5
 8004462:	dc2b      	bgt.n	80044bc <_printf_common+0xa0>
 8004464:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004468:	6822      	ldr	r2, [r4, #0]
 800446a:	3b00      	subs	r3, #0
 800446c:	bf18      	it	ne
 800446e:	2301      	movne	r3, #1
 8004470:	0692      	lsls	r2, r2, #26
 8004472:	d430      	bmi.n	80044d6 <_printf_common+0xba>
 8004474:	4641      	mov	r1, r8
 8004476:	4638      	mov	r0, r7
 8004478:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800447c:	47c8      	blx	r9
 800447e:	3001      	adds	r0, #1
 8004480:	d023      	beq.n	80044ca <_printf_common+0xae>
 8004482:	6823      	ldr	r3, [r4, #0]
 8004484:	6922      	ldr	r2, [r4, #16]
 8004486:	f003 0306 	and.w	r3, r3, #6
 800448a:	2b04      	cmp	r3, #4
 800448c:	bf14      	ite	ne
 800448e:	2500      	movne	r5, #0
 8004490:	6833      	ldreq	r3, [r6, #0]
 8004492:	f04f 0600 	mov.w	r6, #0
 8004496:	bf08      	it	eq
 8004498:	68e5      	ldreq	r5, [r4, #12]
 800449a:	f104 041a 	add.w	r4, r4, #26
 800449e:	bf08      	it	eq
 80044a0:	1aed      	subeq	r5, r5, r3
 80044a2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80044a6:	bf08      	it	eq
 80044a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80044ac:	4293      	cmp	r3, r2
 80044ae:	bfc4      	itt	gt
 80044b0:	1a9b      	subgt	r3, r3, r2
 80044b2:	18ed      	addgt	r5, r5, r3
 80044b4:	42b5      	cmp	r5, r6
 80044b6:	d11a      	bne.n	80044ee <_printf_common+0xd2>
 80044b8:	2000      	movs	r0, #0
 80044ba:	e008      	b.n	80044ce <_printf_common+0xb2>
 80044bc:	2301      	movs	r3, #1
 80044be:	4652      	mov	r2, sl
 80044c0:	4641      	mov	r1, r8
 80044c2:	4638      	mov	r0, r7
 80044c4:	47c8      	blx	r9
 80044c6:	3001      	adds	r0, #1
 80044c8:	d103      	bne.n	80044d2 <_printf_common+0xb6>
 80044ca:	f04f 30ff 	mov.w	r0, #4294967295
 80044ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044d2:	3501      	adds	r5, #1
 80044d4:	e7c1      	b.n	800445a <_printf_common+0x3e>
 80044d6:	2030      	movs	r0, #48	@ 0x30
 80044d8:	18e1      	adds	r1, r4, r3
 80044da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80044de:	1c5a      	adds	r2, r3, #1
 80044e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80044e4:	4422      	add	r2, r4
 80044e6:	3302      	adds	r3, #2
 80044e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80044ec:	e7c2      	b.n	8004474 <_printf_common+0x58>
 80044ee:	2301      	movs	r3, #1
 80044f0:	4622      	mov	r2, r4
 80044f2:	4641      	mov	r1, r8
 80044f4:	4638      	mov	r0, r7
 80044f6:	47c8      	blx	r9
 80044f8:	3001      	adds	r0, #1
 80044fa:	d0e6      	beq.n	80044ca <_printf_common+0xae>
 80044fc:	3601      	adds	r6, #1
 80044fe:	e7d9      	b.n	80044b4 <_printf_common+0x98>

08004500 <_printf_i>:
 8004500:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004504:	7e0f      	ldrb	r7, [r1, #24]
 8004506:	4691      	mov	r9, r2
 8004508:	2f78      	cmp	r7, #120	@ 0x78
 800450a:	4680      	mov	r8, r0
 800450c:	460c      	mov	r4, r1
 800450e:	469a      	mov	sl, r3
 8004510:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004512:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004516:	d807      	bhi.n	8004528 <_printf_i+0x28>
 8004518:	2f62      	cmp	r7, #98	@ 0x62
 800451a:	d80a      	bhi.n	8004532 <_printf_i+0x32>
 800451c:	2f00      	cmp	r7, #0
 800451e:	f000 80d3 	beq.w	80046c8 <_printf_i+0x1c8>
 8004522:	2f58      	cmp	r7, #88	@ 0x58
 8004524:	f000 80ba 	beq.w	800469c <_printf_i+0x19c>
 8004528:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800452c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004530:	e03a      	b.n	80045a8 <_printf_i+0xa8>
 8004532:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004536:	2b15      	cmp	r3, #21
 8004538:	d8f6      	bhi.n	8004528 <_printf_i+0x28>
 800453a:	a101      	add	r1, pc, #4	@ (adr r1, 8004540 <_printf_i+0x40>)
 800453c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004540:	08004599 	.word	0x08004599
 8004544:	080045ad 	.word	0x080045ad
 8004548:	08004529 	.word	0x08004529
 800454c:	08004529 	.word	0x08004529
 8004550:	08004529 	.word	0x08004529
 8004554:	08004529 	.word	0x08004529
 8004558:	080045ad 	.word	0x080045ad
 800455c:	08004529 	.word	0x08004529
 8004560:	08004529 	.word	0x08004529
 8004564:	08004529 	.word	0x08004529
 8004568:	08004529 	.word	0x08004529
 800456c:	080046af 	.word	0x080046af
 8004570:	080045d7 	.word	0x080045d7
 8004574:	08004669 	.word	0x08004669
 8004578:	08004529 	.word	0x08004529
 800457c:	08004529 	.word	0x08004529
 8004580:	080046d1 	.word	0x080046d1
 8004584:	08004529 	.word	0x08004529
 8004588:	080045d7 	.word	0x080045d7
 800458c:	08004529 	.word	0x08004529
 8004590:	08004529 	.word	0x08004529
 8004594:	08004671 	.word	0x08004671
 8004598:	6833      	ldr	r3, [r6, #0]
 800459a:	1d1a      	adds	r2, r3, #4
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	6032      	str	r2, [r6, #0]
 80045a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80045a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80045a8:	2301      	movs	r3, #1
 80045aa:	e09e      	b.n	80046ea <_printf_i+0x1ea>
 80045ac:	6833      	ldr	r3, [r6, #0]
 80045ae:	6820      	ldr	r0, [r4, #0]
 80045b0:	1d19      	adds	r1, r3, #4
 80045b2:	6031      	str	r1, [r6, #0]
 80045b4:	0606      	lsls	r6, r0, #24
 80045b6:	d501      	bpl.n	80045bc <_printf_i+0xbc>
 80045b8:	681d      	ldr	r5, [r3, #0]
 80045ba:	e003      	b.n	80045c4 <_printf_i+0xc4>
 80045bc:	0645      	lsls	r5, r0, #25
 80045be:	d5fb      	bpl.n	80045b8 <_printf_i+0xb8>
 80045c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80045c4:	2d00      	cmp	r5, #0
 80045c6:	da03      	bge.n	80045d0 <_printf_i+0xd0>
 80045c8:	232d      	movs	r3, #45	@ 0x2d
 80045ca:	426d      	negs	r5, r5
 80045cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80045d0:	230a      	movs	r3, #10
 80045d2:	4859      	ldr	r0, [pc, #356]	@ (8004738 <_printf_i+0x238>)
 80045d4:	e011      	b.n	80045fa <_printf_i+0xfa>
 80045d6:	6821      	ldr	r1, [r4, #0]
 80045d8:	6833      	ldr	r3, [r6, #0]
 80045da:	0608      	lsls	r0, r1, #24
 80045dc:	f853 5b04 	ldr.w	r5, [r3], #4
 80045e0:	d402      	bmi.n	80045e8 <_printf_i+0xe8>
 80045e2:	0649      	lsls	r1, r1, #25
 80045e4:	bf48      	it	mi
 80045e6:	b2ad      	uxthmi	r5, r5
 80045e8:	2f6f      	cmp	r7, #111	@ 0x6f
 80045ea:	6033      	str	r3, [r6, #0]
 80045ec:	bf14      	ite	ne
 80045ee:	230a      	movne	r3, #10
 80045f0:	2308      	moveq	r3, #8
 80045f2:	4851      	ldr	r0, [pc, #324]	@ (8004738 <_printf_i+0x238>)
 80045f4:	2100      	movs	r1, #0
 80045f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80045fa:	6866      	ldr	r6, [r4, #4]
 80045fc:	2e00      	cmp	r6, #0
 80045fe:	bfa8      	it	ge
 8004600:	6821      	ldrge	r1, [r4, #0]
 8004602:	60a6      	str	r6, [r4, #8]
 8004604:	bfa4      	itt	ge
 8004606:	f021 0104 	bicge.w	r1, r1, #4
 800460a:	6021      	strge	r1, [r4, #0]
 800460c:	b90d      	cbnz	r5, 8004612 <_printf_i+0x112>
 800460e:	2e00      	cmp	r6, #0
 8004610:	d04b      	beq.n	80046aa <_printf_i+0x1aa>
 8004612:	4616      	mov	r6, r2
 8004614:	fbb5 f1f3 	udiv	r1, r5, r3
 8004618:	fb03 5711 	mls	r7, r3, r1, r5
 800461c:	5dc7      	ldrb	r7, [r0, r7]
 800461e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004622:	462f      	mov	r7, r5
 8004624:	42bb      	cmp	r3, r7
 8004626:	460d      	mov	r5, r1
 8004628:	d9f4      	bls.n	8004614 <_printf_i+0x114>
 800462a:	2b08      	cmp	r3, #8
 800462c:	d10b      	bne.n	8004646 <_printf_i+0x146>
 800462e:	6823      	ldr	r3, [r4, #0]
 8004630:	07df      	lsls	r7, r3, #31
 8004632:	d508      	bpl.n	8004646 <_printf_i+0x146>
 8004634:	6923      	ldr	r3, [r4, #16]
 8004636:	6861      	ldr	r1, [r4, #4]
 8004638:	4299      	cmp	r1, r3
 800463a:	bfde      	ittt	le
 800463c:	2330      	movle	r3, #48	@ 0x30
 800463e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004642:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004646:	1b92      	subs	r2, r2, r6
 8004648:	6122      	str	r2, [r4, #16]
 800464a:	464b      	mov	r3, r9
 800464c:	4621      	mov	r1, r4
 800464e:	4640      	mov	r0, r8
 8004650:	f8cd a000 	str.w	sl, [sp]
 8004654:	aa03      	add	r2, sp, #12
 8004656:	f7ff fee1 	bl	800441c <_printf_common>
 800465a:	3001      	adds	r0, #1
 800465c:	d14a      	bne.n	80046f4 <_printf_i+0x1f4>
 800465e:	f04f 30ff 	mov.w	r0, #4294967295
 8004662:	b004      	add	sp, #16
 8004664:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004668:	6823      	ldr	r3, [r4, #0]
 800466a:	f043 0320 	orr.w	r3, r3, #32
 800466e:	6023      	str	r3, [r4, #0]
 8004670:	2778      	movs	r7, #120	@ 0x78
 8004672:	4832      	ldr	r0, [pc, #200]	@ (800473c <_printf_i+0x23c>)
 8004674:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004678:	6823      	ldr	r3, [r4, #0]
 800467a:	6831      	ldr	r1, [r6, #0]
 800467c:	061f      	lsls	r7, r3, #24
 800467e:	f851 5b04 	ldr.w	r5, [r1], #4
 8004682:	d402      	bmi.n	800468a <_printf_i+0x18a>
 8004684:	065f      	lsls	r7, r3, #25
 8004686:	bf48      	it	mi
 8004688:	b2ad      	uxthmi	r5, r5
 800468a:	6031      	str	r1, [r6, #0]
 800468c:	07d9      	lsls	r1, r3, #31
 800468e:	bf44      	itt	mi
 8004690:	f043 0320 	orrmi.w	r3, r3, #32
 8004694:	6023      	strmi	r3, [r4, #0]
 8004696:	b11d      	cbz	r5, 80046a0 <_printf_i+0x1a0>
 8004698:	2310      	movs	r3, #16
 800469a:	e7ab      	b.n	80045f4 <_printf_i+0xf4>
 800469c:	4826      	ldr	r0, [pc, #152]	@ (8004738 <_printf_i+0x238>)
 800469e:	e7e9      	b.n	8004674 <_printf_i+0x174>
 80046a0:	6823      	ldr	r3, [r4, #0]
 80046a2:	f023 0320 	bic.w	r3, r3, #32
 80046a6:	6023      	str	r3, [r4, #0]
 80046a8:	e7f6      	b.n	8004698 <_printf_i+0x198>
 80046aa:	4616      	mov	r6, r2
 80046ac:	e7bd      	b.n	800462a <_printf_i+0x12a>
 80046ae:	6833      	ldr	r3, [r6, #0]
 80046b0:	6825      	ldr	r5, [r4, #0]
 80046b2:	1d18      	adds	r0, r3, #4
 80046b4:	6961      	ldr	r1, [r4, #20]
 80046b6:	6030      	str	r0, [r6, #0]
 80046b8:	062e      	lsls	r6, r5, #24
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	d501      	bpl.n	80046c2 <_printf_i+0x1c2>
 80046be:	6019      	str	r1, [r3, #0]
 80046c0:	e002      	b.n	80046c8 <_printf_i+0x1c8>
 80046c2:	0668      	lsls	r0, r5, #25
 80046c4:	d5fb      	bpl.n	80046be <_printf_i+0x1be>
 80046c6:	8019      	strh	r1, [r3, #0]
 80046c8:	2300      	movs	r3, #0
 80046ca:	4616      	mov	r6, r2
 80046cc:	6123      	str	r3, [r4, #16]
 80046ce:	e7bc      	b.n	800464a <_printf_i+0x14a>
 80046d0:	6833      	ldr	r3, [r6, #0]
 80046d2:	2100      	movs	r1, #0
 80046d4:	1d1a      	adds	r2, r3, #4
 80046d6:	6032      	str	r2, [r6, #0]
 80046d8:	681e      	ldr	r6, [r3, #0]
 80046da:	6862      	ldr	r2, [r4, #4]
 80046dc:	4630      	mov	r0, r6
 80046de:	f000 f96b 	bl	80049b8 <memchr>
 80046e2:	b108      	cbz	r0, 80046e8 <_printf_i+0x1e8>
 80046e4:	1b80      	subs	r0, r0, r6
 80046e6:	6060      	str	r0, [r4, #4]
 80046e8:	6863      	ldr	r3, [r4, #4]
 80046ea:	6123      	str	r3, [r4, #16]
 80046ec:	2300      	movs	r3, #0
 80046ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80046f2:	e7aa      	b.n	800464a <_printf_i+0x14a>
 80046f4:	4632      	mov	r2, r6
 80046f6:	4649      	mov	r1, r9
 80046f8:	4640      	mov	r0, r8
 80046fa:	6923      	ldr	r3, [r4, #16]
 80046fc:	47d0      	blx	sl
 80046fe:	3001      	adds	r0, #1
 8004700:	d0ad      	beq.n	800465e <_printf_i+0x15e>
 8004702:	6823      	ldr	r3, [r4, #0]
 8004704:	079b      	lsls	r3, r3, #30
 8004706:	d413      	bmi.n	8004730 <_printf_i+0x230>
 8004708:	68e0      	ldr	r0, [r4, #12]
 800470a:	9b03      	ldr	r3, [sp, #12]
 800470c:	4298      	cmp	r0, r3
 800470e:	bfb8      	it	lt
 8004710:	4618      	movlt	r0, r3
 8004712:	e7a6      	b.n	8004662 <_printf_i+0x162>
 8004714:	2301      	movs	r3, #1
 8004716:	4632      	mov	r2, r6
 8004718:	4649      	mov	r1, r9
 800471a:	4640      	mov	r0, r8
 800471c:	47d0      	blx	sl
 800471e:	3001      	adds	r0, #1
 8004720:	d09d      	beq.n	800465e <_printf_i+0x15e>
 8004722:	3501      	adds	r5, #1
 8004724:	68e3      	ldr	r3, [r4, #12]
 8004726:	9903      	ldr	r1, [sp, #12]
 8004728:	1a5b      	subs	r3, r3, r1
 800472a:	42ab      	cmp	r3, r5
 800472c:	dcf2      	bgt.n	8004714 <_printf_i+0x214>
 800472e:	e7eb      	b.n	8004708 <_printf_i+0x208>
 8004730:	2500      	movs	r5, #0
 8004732:	f104 0619 	add.w	r6, r4, #25
 8004736:	e7f5      	b.n	8004724 <_printf_i+0x224>
 8004738:	08004b50 	.word	0x08004b50
 800473c:	08004b61 	.word	0x08004b61

08004740 <__sflush_r>:
 8004740:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004746:	0716      	lsls	r6, r2, #28
 8004748:	4605      	mov	r5, r0
 800474a:	460c      	mov	r4, r1
 800474c:	d454      	bmi.n	80047f8 <__sflush_r+0xb8>
 800474e:	684b      	ldr	r3, [r1, #4]
 8004750:	2b00      	cmp	r3, #0
 8004752:	dc02      	bgt.n	800475a <__sflush_r+0x1a>
 8004754:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004756:	2b00      	cmp	r3, #0
 8004758:	dd48      	ble.n	80047ec <__sflush_r+0xac>
 800475a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800475c:	2e00      	cmp	r6, #0
 800475e:	d045      	beq.n	80047ec <__sflush_r+0xac>
 8004760:	2300      	movs	r3, #0
 8004762:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004766:	682f      	ldr	r7, [r5, #0]
 8004768:	6a21      	ldr	r1, [r4, #32]
 800476a:	602b      	str	r3, [r5, #0]
 800476c:	d030      	beq.n	80047d0 <__sflush_r+0x90>
 800476e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004770:	89a3      	ldrh	r3, [r4, #12]
 8004772:	0759      	lsls	r1, r3, #29
 8004774:	d505      	bpl.n	8004782 <__sflush_r+0x42>
 8004776:	6863      	ldr	r3, [r4, #4]
 8004778:	1ad2      	subs	r2, r2, r3
 800477a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800477c:	b10b      	cbz	r3, 8004782 <__sflush_r+0x42>
 800477e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004780:	1ad2      	subs	r2, r2, r3
 8004782:	2300      	movs	r3, #0
 8004784:	4628      	mov	r0, r5
 8004786:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004788:	6a21      	ldr	r1, [r4, #32]
 800478a:	47b0      	blx	r6
 800478c:	1c43      	adds	r3, r0, #1
 800478e:	89a3      	ldrh	r3, [r4, #12]
 8004790:	d106      	bne.n	80047a0 <__sflush_r+0x60>
 8004792:	6829      	ldr	r1, [r5, #0]
 8004794:	291d      	cmp	r1, #29
 8004796:	d82b      	bhi.n	80047f0 <__sflush_r+0xb0>
 8004798:	4a28      	ldr	r2, [pc, #160]	@ (800483c <__sflush_r+0xfc>)
 800479a:	410a      	asrs	r2, r1
 800479c:	07d6      	lsls	r6, r2, #31
 800479e:	d427      	bmi.n	80047f0 <__sflush_r+0xb0>
 80047a0:	2200      	movs	r2, #0
 80047a2:	6062      	str	r2, [r4, #4]
 80047a4:	6922      	ldr	r2, [r4, #16]
 80047a6:	04d9      	lsls	r1, r3, #19
 80047a8:	6022      	str	r2, [r4, #0]
 80047aa:	d504      	bpl.n	80047b6 <__sflush_r+0x76>
 80047ac:	1c42      	adds	r2, r0, #1
 80047ae:	d101      	bne.n	80047b4 <__sflush_r+0x74>
 80047b0:	682b      	ldr	r3, [r5, #0]
 80047b2:	b903      	cbnz	r3, 80047b6 <__sflush_r+0x76>
 80047b4:	6560      	str	r0, [r4, #84]	@ 0x54
 80047b6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80047b8:	602f      	str	r7, [r5, #0]
 80047ba:	b1b9      	cbz	r1, 80047ec <__sflush_r+0xac>
 80047bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80047c0:	4299      	cmp	r1, r3
 80047c2:	d002      	beq.n	80047ca <__sflush_r+0x8a>
 80047c4:	4628      	mov	r0, r5
 80047c6:	f7ff fbf3 	bl	8003fb0 <_free_r>
 80047ca:	2300      	movs	r3, #0
 80047cc:	6363      	str	r3, [r4, #52]	@ 0x34
 80047ce:	e00d      	b.n	80047ec <__sflush_r+0xac>
 80047d0:	2301      	movs	r3, #1
 80047d2:	4628      	mov	r0, r5
 80047d4:	47b0      	blx	r6
 80047d6:	4602      	mov	r2, r0
 80047d8:	1c50      	adds	r0, r2, #1
 80047da:	d1c9      	bne.n	8004770 <__sflush_r+0x30>
 80047dc:	682b      	ldr	r3, [r5, #0]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d0c6      	beq.n	8004770 <__sflush_r+0x30>
 80047e2:	2b1d      	cmp	r3, #29
 80047e4:	d001      	beq.n	80047ea <__sflush_r+0xaa>
 80047e6:	2b16      	cmp	r3, #22
 80047e8:	d11d      	bne.n	8004826 <__sflush_r+0xe6>
 80047ea:	602f      	str	r7, [r5, #0]
 80047ec:	2000      	movs	r0, #0
 80047ee:	e021      	b.n	8004834 <__sflush_r+0xf4>
 80047f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80047f4:	b21b      	sxth	r3, r3
 80047f6:	e01a      	b.n	800482e <__sflush_r+0xee>
 80047f8:	690f      	ldr	r7, [r1, #16]
 80047fa:	2f00      	cmp	r7, #0
 80047fc:	d0f6      	beq.n	80047ec <__sflush_r+0xac>
 80047fe:	0793      	lsls	r3, r2, #30
 8004800:	bf18      	it	ne
 8004802:	2300      	movne	r3, #0
 8004804:	680e      	ldr	r6, [r1, #0]
 8004806:	bf08      	it	eq
 8004808:	694b      	ldreq	r3, [r1, #20]
 800480a:	1bf6      	subs	r6, r6, r7
 800480c:	600f      	str	r7, [r1, #0]
 800480e:	608b      	str	r3, [r1, #8]
 8004810:	2e00      	cmp	r6, #0
 8004812:	ddeb      	ble.n	80047ec <__sflush_r+0xac>
 8004814:	4633      	mov	r3, r6
 8004816:	463a      	mov	r2, r7
 8004818:	4628      	mov	r0, r5
 800481a:	6a21      	ldr	r1, [r4, #32]
 800481c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8004820:	47e0      	blx	ip
 8004822:	2800      	cmp	r0, #0
 8004824:	dc07      	bgt.n	8004836 <__sflush_r+0xf6>
 8004826:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800482a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800482e:	f04f 30ff 	mov.w	r0, #4294967295
 8004832:	81a3      	strh	r3, [r4, #12]
 8004834:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004836:	4407      	add	r7, r0
 8004838:	1a36      	subs	r6, r6, r0
 800483a:	e7e9      	b.n	8004810 <__sflush_r+0xd0>
 800483c:	dfbffffe 	.word	0xdfbffffe

08004840 <_fflush_r>:
 8004840:	b538      	push	{r3, r4, r5, lr}
 8004842:	690b      	ldr	r3, [r1, #16]
 8004844:	4605      	mov	r5, r0
 8004846:	460c      	mov	r4, r1
 8004848:	b913      	cbnz	r3, 8004850 <_fflush_r+0x10>
 800484a:	2500      	movs	r5, #0
 800484c:	4628      	mov	r0, r5
 800484e:	bd38      	pop	{r3, r4, r5, pc}
 8004850:	b118      	cbz	r0, 800485a <_fflush_r+0x1a>
 8004852:	6a03      	ldr	r3, [r0, #32]
 8004854:	b90b      	cbnz	r3, 800485a <_fflush_r+0x1a>
 8004856:	f7ff f9b1 	bl	8003bbc <__sinit>
 800485a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d0f3      	beq.n	800484a <_fflush_r+0xa>
 8004862:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004864:	07d0      	lsls	r0, r2, #31
 8004866:	d404      	bmi.n	8004872 <_fflush_r+0x32>
 8004868:	0599      	lsls	r1, r3, #22
 800486a:	d402      	bmi.n	8004872 <_fflush_r+0x32>
 800486c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800486e:	f7ff fb9c 	bl	8003faa <__retarget_lock_acquire_recursive>
 8004872:	4628      	mov	r0, r5
 8004874:	4621      	mov	r1, r4
 8004876:	f7ff ff63 	bl	8004740 <__sflush_r>
 800487a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800487c:	4605      	mov	r5, r0
 800487e:	07da      	lsls	r2, r3, #31
 8004880:	d4e4      	bmi.n	800484c <_fflush_r+0xc>
 8004882:	89a3      	ldrh	r3, [r4, #12]
 8004884:	059b      	lsls	r3, r3, #22
 8004886:	d4e1      	bmi.n	800484c <_fflush_r+0xc>
 8004888:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800488a:	f7ff fb8f 	bl	8003fac <__retarget_lock_release_recursive>
 800488e:	e7dd      	b.n	800484c <_fflush_r+0xc>

08004890 <__swhatbuf_r>:
 8004890:	b570      	push	{r4, r5, r6, lr}
 8004892:	460c      	mov	r4, r1
 8004894:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004898:	4615      	mov	r5, r2
 800489a:	2900      	cmp	r1, #0
 800489c:	461e      	mov	r6, r3
 800489e:	b096      	sub	sp, #88	@ 0x58
 80048a0:	da0c      	bge.n	80048bc <__swhatbuf_r+0x2c>
 80048a2:	89a3      	ldrh	r3, [r4, #12]
 80048a4:	2100      	movs	r1, #0
 80048a6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80048aa:	bf14      	ite	ne
 80048ac:	2340      	movne	r3, #64	@ 0x40
 80048ae:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80048b2:	2000      	movs	r0, #0
 80048b4:	6031      	str	r1, [r6, #0]
 80048b6:	602b      	str	r3, [r5, #0]
 80048b8:	b016      	add	sp, #88	@ 0x58
 80048ba:	bd70      	pop	{r4, r5, r6, pc}
 80048bc:	466a      	mov	r2, sp
 80048be:	f000 f849 	bl	8004954 <_fstat_r>
 80048c2:	2800      	cmp	r0, #0
 80048c4:	dbed      	blt.n	80048a2 <__swhatbuf_r+0x12>
 80048c6:	9901      	ldr	r1, [sp, #4]
 80048c8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80048cc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80048d0:	4259      	negs	r1, r3
 80048d2:	4159      	adcs	r1, r3
 80048d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80048d8:	e7eb      	b.n	80048b2 <__swhatbuf_r+0x22>

080048da <__smakebuf_r>:
 80048da:	898b      	ldrh	r3, [r1, #12]
 80048dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80048de:	079d      	lsls	r5, r3, #30
 80048e0:	4606      	mov	r6, r0
 80048e2:	460c      	mov	r4, r1
 80048e4:	d507      	bpl.n	80048f6 <__smakebuf_r+0x1c>
 80048e6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80048ea:	6023      	str	r3, [r4, #0]
 80048ec:	6123      	str	r3, [r4, #16]
 80048ee:	2301      	movs	r3, #1
 80048f0:	6163      	str	r3, [r4, #20]
 80048f2:	b003      	add	sp, #12
 80048f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048f6:	466a      	mov	r2, sp
 80048f8:	ab01      	add	r3, sp, #4
 80048fa:	f7ff ffc9 	bl	8004890 <__swhatbuf_r>
 80048fe:	9f00      	ldr	r7, [sp, #0]
 8004900:	4605      	mov	r5, r0
 8004902:	4639      	mov	r1, r7
 8004904:	4630      	mov	r0, r6
 8004906:	f7ff fbbd 	bl	8004084 <_malloc_r>
 800490a:	b948      	cbnz	r0, 8004920 <__smakebuf_r+0x46>
 800490c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004910:	059a      	lsls	r2, r3, #22
 8004912:	d4ee      	bmi.n	80048f2 <__smakebuf_r+0x18>
 8004914:	f023 0303 	bic.w	r3, r3, #3
 8004918:	f043 0302 	orr.w	r3, r3, #2
 800491c:	81a3      	strh	r3, [r4, #12]
 800491e:	e7e2      	b.n	80048e6 <__smakebuf_r+0xc>
 8004920:	89a3      	ldrh	r3, [r4, #12]
 8004922:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004926:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800492a:	81a3      	strh	r3, [r4, #12]
 800492c:	9b01      	ldr	r3, [sp, #4]
 800492e:	6020      	str	r0, [r4, #0]
 8004930:	b15b      	cbz	r3, 800494a <__smakebuf_r+0x70>
 8004932:	4630      	mov	r0, r6
 8004934:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004938:	f000 f81e 	bl	8004978 <_isatty_r>
 800493c:	b128      	cbz	r0, 800494a <__smakebuf_r+0x70>
 800493e:	89a3      	ldrh	r3, [r4, #12]
 8004940:	f023 0303 	bic.w	r3, r3, #3
 8004944:	f043 0301 	orr.w	r3, r3, #1
 8004948:	81a3      	strh	r3, [r4, #12]
 800494a:	89a3      	ldrh	r3, [r4, #12]
 800494c:	431d      	orrs	r5, r3
 800494e:	81a5      	strh	r5, [r4, #12]
 8004950:	e7cf      	b.n	80048f2 <__smakebuf_r+0x18>
	...

08004954 <_fstat_r>:
 8004954:	b538      	push	{r3, r4, r5, lr}
 8004956:	2300      	movs	r3, #0
 8004958:	4d06      	ldr	r5, [pc, #24]	@ (8004974 <_fstat_r+0x20>)
 800495a:	4604      	mov	r4, r0
 800495c:	4608      	mov	r0, r1
 800495e:	4611      	mov	r1, r2
 8004960:	602b      	str	r3, [r5, #0]
 8004962:	f7fb fff5 	bl	8000950 <_fstat>
 8004966:	1c43      	adds	r3, r0, #1
 8004968:	d102      	bne.n	8004970 <_fstat_r+0x1c>
 800496a:	682b      	ldr	r3, [r5, #0]
 800496c:	b103      	cbz	r3, 8004970 <_fstat_r+0x1c>
 800496e:	6023      	str	r3, [r4, #0]
 8004970:	bd38      	pop	{r3, r4, r5, pc}
 8004972:	bf00      	nop
 8004974:	200002f8 	.word	0x200002f8

08004978 <_isatty_r>:
 8004978:	b538      	push	{r3, r4, r5, lr}
 800497a:	2300      	movs	r3, #0
 800497c:	4d05      	ldr	r5, [pc, #20]	@ (8004994 <_isatty_r+0x1c>)
 800497e:	4604      	mov	r4, r0
 8004980:	4608      	mov	r0, r1
 8004982:	602b      	str	r3, [r5, #0]
 8004984:	f7fb fff3 	bl	800096e <_isatty>
 8004988:	1c43      	adds	r3, r0, #1
 800498a:	d102      	bne.n	8004992 <_isatty_r+0x1a>
 800498c:	682b      	ldr	r3, [r5, #0]
 800498e:	b103      	cbz	r3, 8004992 <_isatty_r+0x1a>
 8004990:	6023      	str	r3, [r4, #0]
 8004992:	bd38      	pop	{r3, r4, r5, pc}
 8004994:	200002f8 	.word	0x200002f8

08004998 <_sbrk_r>:
 8004998:	b538      	push	{r3, r4, r5, lr}
 800499a:	2300      	movs	r3, #0
 800499c:	4d05      	ldr	r5, [pc, #20]	@ (80049b4 <_sbrk_r+0x1c>)
 800499e:	4604      	mov	r4, r0
 80049a0:	4608      	mov	r0, r1
 80049a2:	602b      	str	r3, [r5, #0]
 80049a4:	f7fb fffa 	bl	800099c <_sbrk>
 80049a8:	1c43      	adds	r3, r0, #1
 80049aa:	d102      	bne.n	80049b2 <_sbrk_r+0x1a>
 80049ac:	682b      	ldr	r3, [r5, #0]
 80049ae:	b103      	cbz	r3, 80049b2 <_sbrk_r+0x1a>
 80049b0:	6023      	str	r3, [r4, #0]
 80049b2:	bd38      	pop	{r3, r4, r5, pc}
 80049b4:	200002f8 	.word	0x200002f8

080049b8 <memchr>:
 80049b8:	4603      	mov	r3, r0
 80049ba:	b510      	push	{r4, lr}
 80049bc:	b2c9      	uxtb	r1, r1
 80049be:	4402      	add	r2, r0
 80049c0:	4293      	cmp	r3, r2
 80049c2:	4618      	mov	r0, r3
 80049c4:	d101      	bne.n	80049ca <memchr+0x12>
 80049c6:	2000      	movs	r0, #0
 80049c8:	e003      	b.n	80049d2 <memchr+0x1a>
 80049ca:	7804      	ldrb	r4, [r0, #0]
 80049cc:	3301      	adds	r3, #1
 80049ce:	428c      	cmp	r4, r1
 80049d0:	d1f6      	bne.n	80049c0 <memchr+0x8>
 80049d2:	bd10      	pop	{r4, pc}

080049d4 <_init>:
 80049d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049d6:	bf00      	nop
 80049d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049da:	bc08      	pop	{r3}
 80049dc:	469e      	mov	lr, r3
 80049de:	4770      	bx	lr

080049e0 <_fini>:
 80049e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049e2:	bf00      	nop
 80049e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049e6:	bc08      	pop	{r3}
 80049e8:	469e      	mov	lr, r3
 80049ea:	4770      	bx	lr
