$comment
	File created using the following command:
		vcd file finalALU.msim.vcd -direction
$end
$date
	Fri Oct 29 22:55:04 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module finalALU_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var reg 2 # s [1:0] $end
$var wire 1 $ out [3] $end
$var wire 1 % out [2] $end
$var wire 1 & out [1] $end
$var wire 1 ' out [0] $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 / a[3]~input_o $end
$var wire 1 0 b[2]~input_o $end
$var wire 1 1 a[2]~input_o $end
$var wire 1 2 b[1]~input_o $end
$var wire 1 3 s[0]~input_o $end
$var wire 1 4 a[1]~input_o $end
$var wire 1 5 inst|inst2|$00000|auto_generated|l1_w3_n0_mux_dataout~1_combout $end
$var wire 1 6 b[3]~input_o $end
$var wire 1 7 a[0]~input_o $end
$var wire 1 8 b[0]~input_o $end
$var wire 1 9 inst|inst2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 : s[1]~input_o $end
$var wire 1 ; inst|inst2|$00000|auto_generated|l1_w3_n0_mux_dataout~2_combout $end
$var wire 1 < inst|inst5|inst1|inst3~combout $end
$var wire 1 = inst|inst5|inst1|inst2~combout $end
$var wire 1 > inst|inst2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 ? inst|inst2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 @ inst|inst2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1101 !
b1111 "
b0 #
1'
0&
1%
1$
0(
1)
x*
1+
1,
1-
0.
1/
10
11
12
03
04
05
16
17
18
09
0:
1;
0<
1=
1>
0?
1@
$end
#200000
b1 #
13
1?
1&
#400000
b1001 !
b111 "
b110 "
b11 #
b10 #
03
1:
08
06
01
15
0=
0>
0;
0$
0%
1>
1;
1$
1%
#600000
b11 #
13
05
0@
0?
0>
0%
0&
0'
0;
0$
#800000
b1 !
b0 !
b10 "
b0 "
b1 #
b0 #
03
0:
02
00
07
0/
15
#1000000
