# Implementation-of-Pipelined-ARM-Processor-using-System-Verilog
The project aims to Implement the pipelined ARM processor using system Verilog with a Hazard Unit.
