/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module ADD_2x1(
	// inputs
	clock,
	reset,
	_dfc_wire_98,
	const_fix_32_0_1__0000000000000080_102,

	// outputs
	_dfc_wire_100
);


input clock;
input reset;
input [31:0] _dfc_wire_98;
input [31:0] const_fix_32_0_1__0000000000000080_102;
output [31:0] _dfc_wire_100;
wire [31:0] _dfc_wire_98;
wire [31:0] const_fix_32_0_1__0000000000000080_102;
wire [31:0] _dfc_wire_100;
assign {_dfc_wire_100} = $signed(_dfc_wire_98) + $signed(const_fix_32_0_1__0000000000000080_102);

endmodule // ADD_2x1
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module CAST_1x1_16_32(
	// inputs
	clock,
	reset,
	_dfc_wire_4,

	// outputs
	_dfc_wire_73
);


input clock;
input reset;
input [15:0] _dfc_wire_4;
output [31:0] _dfc_wire_73;
wire [15:0] _dfc_wire_4;
wire [31:0] _dfc_wire_73;
assign _dfc_wire_73 = {{(31){_dfc_wire_4[15]}},_dfc_wire_4};

endmodule // CAST_1x1_16_32
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module CAST_1x1_32_16(
	// inputs
	clock,
	reset,
	_dfc_wire_234,

	// outputs
	_dfc_wire_236
);


input clock;
input reset;
input [31:0] _dfc_wire_234;
output [15:0] _dfc_wire_236;
wire [31:0] _dfc_wire_234;
wire [15:0] _dfc_wire_236;
assign _dfc_wire_236[15] = _dfc_wire_234[31];
assign _dfc_wire_236[14:0] = _dfc_wire_234[14:0];

endmodule // CAST_1x1_32_16
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module GT_2x1(
	// inputs
	clock,
	reset,
	_dfc_wire_2103_2106,
	const_fix_32_0_1__00000000000000ff_2107,

	// outputs
	_dfc_wire_2105
);


input clock;
input reset;
input [31:0] _dfc_wire_2103_2106;
input [31:0] const_fix_32_0_1__00000000000000ff_2107;
output _dfc_wire_2105;
wire [31:0] _dfc_wire_2103_2106;
wire [31:0] const_fix_32_0_1__00000000000000ff_2107;
wire _dfc_wire_2105;
assign {_dfc_wire_2105} = $signed(_dfc_wire_2103_2106) > $signed(const_fix_32_0_1__00000000000000ff_2107);

endmodule // GT_2x1
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module LT_2x1(
	// inputs
	clock,
	reset,
	_dfc_wire_2103_2113,
	const_fix_32_0_1__ffffffffffffff00_2114,

	// outputs
	_dfc_wire_2112
);


input clock;
input reset;
input [31:0] _dfc_wire_2103_2113;
input [31:0] const_fix_32_0_1__ffffffffffffff00_2114;
output _dfc_wire_2112;
wire [31:0] _dfc_wire_2103_2113;
wire [31:0] const_fix_32_0_1__ffffffffffffff00_2114;
wire _dfc_wire_2112;
assign {_dfc_wire_2112} = $signed(_dfc_wire_2103_2113) < $signed(const_fix_32_0_1__ffffffffffffff00_2114);

endmodule // LT_2x1
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module MUL_2x1(
	// inputs
	clock,
	reset,
	const_fix_32_0_1__0000000000000235_108,
	_dfc_wire_104,

	// outputs
	_dfc_wire_107
);


input clock;
input reset;
input [31:0] const_fix_32_0_1__0000000000000235_108;
input [31:0] _dfc_wire_104;
output [31:0] _dfc_wire_107;
wire [31:0] const_fix_32_0_1__0000000000000235_108;
wire [31:0] _dfc_wire_104;
wire [31:0] _dfc_wire_107;
assign {_dfc_wire_107} = $signed(const_fix_32_0_1__0000000000000235_108) * $signed(_dfc_wire_104);

endmodule // MUL_2x1
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module MUX_3x1(
	// inputs
	clock,
	reset,
	_dfc_wire_2105,
	_dfc_wire_2103_2110,
	const_fix_32_0_1__00000000000000ff_2111,

	// outputs
	_dfc_wire_2108
);


input clock;
input reset;
input _dfc_wire_2105;
input [31:0] _dfc_wire_2103_2110;
input [31:0] const_fix_32_0_1__00000000000000ff_2111;
output [31:0] _dfc_wire_2108;
wire _dfc_wire_2105;
wire [31:0] _dfc_wire_2103_2110;
wire [31:0] const_fix_32_0_1__00000000000000ff_2111;
wire [31:0] _dfc_wire_2108;
assign _dfc_wire_2108 = (_dfc_wire_2105 == 0 ? _dfc_wire_2103_2110 : 0) | (_dfc_wire_2105 == 1 ? const_fix_32_0_1__00000000000000ff_2111 : 0);
endmodule // MUX_3x1
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module SHL11_1x1(
	// inputs
	clock,
	reset,
	_dfc_wire_73,

	// outputs
	_dfc_wire_75
);


input clock;
input reset;
input [31:0] _dfc_wire_73;
output [31:0] _dfc_wire_75;
wire [31:0] _dfc_wire_73;
wire [31:0] _dfc_wire_75;
assign _dfc_wire_75 = $signed(_dfc_wire_73) <<< 11;

endmodule // SHL11_1x1
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module SHL8_1x1(
	// inputs
	clock,
	reset,
	_dfc_wire_1921,

	// outputs
	_dfc_wire_1923
);


input clock;
input reset;
input [31:0] _dfc_wire_1921;
output [31:0] _dfc_wire_1923;
wire [31:0] _dfc_wire_1921;
wire [31:0] _dfc_wire_1923;
assign _dfc_wire_1923 = $signed(_dfc_wire_1921) <<< 8;

endmodule // SHL8_1x1
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module SHR14_1x1(
	// inputs
	clock,
	reset,
	_dfc_wire_2100,

	// outputs
	_dfc_wire_2103
);


input clock;
input reset;
input [31:0] _dfc_wire_2100;
output [31:0] _dfc_wire_2103;
wire [31:0] _dfc_wire_2100;
wire [31:0] _dfc_wire_2103;
assign _dfc_wire_2103 = $signed(_dfc_wire_2100) >>> 14;

endmodule // SHR14_1x1
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module SHR3_1x1(
	// inputs
	clock,
	reset,
	_dfc_wire_1965,

	// outputs
	_dfc_wire_1968
);


input clock;
input reset;
input [31:0] _dfc_wire_1965;
output [31:0] _dfc_wire_1968;
wire [31:0] _dfc_wire_1965;
wire [31:0] _dfc_wire_1968;
assign _dfc_wire_1968 = $signed(_dfc_wire_1965) >>> 3;

endmodule // SHR3_1x1
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module SHR8_1x1(
	// inputs
	clock,
	reset,
	_dfc_wire_213,

	// outputs
	_dfc_wire_216
);


input clock;
input reset;
input [31:0] _dfc_wire_213;
output [31:0] _dfc_wire_216;
wire [31:0] _dfc_wire_213;
wire [31:0] _dfc_wire_216;
assign _dfc_wire_216 = $signed(_dfc_wire_213) >>> 8;

endmodule // SHR8_1x1
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module SUB_2x1(
	// inputs
	clock,
	reset,
	_dfc_wire_72_122,
	_dfc_wire_118,

	// outputs
	_dfc_wire_121
);


input clock;
input reset;
input [31:0] _dfc_wire_72_122;
input [31:0] _dfc_wire_118;
output [31:0] _dfc_wire_121;
wire [31:0] _dfc_wire_72_122;
wire [31:0] _dfc_wire_118;
wire [31:0] _dfc_wire_121;
assign {_dfc_wire_121} = $signed(_dfc_wire_72_122) - $signed(_dfc_wire_118);

endmodule // SUB_2x1
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module const_0x1_0000000000000004(
	// inputs
	clock,
	reset,

	// outputs
	const_fix_32_0_1__0000000000000004
);


input clock;
input reset;
output [31:0] const_fix_32_0_1__0000000000000004;
wire [31:0] const_fix_32_0_1__0000000000000004;
assign const_fix_32_0_1__0000000000000004 = 4;

endmodule // const_0x1_0000000000000004
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module const_0x1_0000000000000080(
	// inputs
	clock,
	reset,

	// outputs
	const_fix_32_0_1__0000000000000080
);


input clock;
input reset;
output [31:0] const_fix_32_0_1__0000000000000080;
wire [31:0] const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080 = 128;

endmodule // const_0x1_0000000000000080
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module const_0x1_00000000000000b5(
	// inputs
	clock,
	reset,

	// outputs
	const_fix_32_0_1__00000000000000b5
);


input clock;
input reset;
output [31:0] const_fix_32_0_1__00000000000000b5;
wire [31:0] const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5 = 181;

endmodule // const_0x1_00000000000000b5
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module const_0x1_00000000000000ff(
	// inputs
	clock,
	reset,

	// outputs
	const_fix_32_0_1__00000000000000ff
);


input clock;
input reset;
output [31:0] const_fix_32_0_1__00000000000000ff;
wire [31:0] const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff = 255;

endmodule // const_0x1_00000000000000ff
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module const_0x1_0000000000000235(
	// inputs
	clock,
	reset,

	// outputs
	const_fix_32_0_1__0000000000000235
);


input clock;
input reset;
output [31:0] const_fix_32_0_1__0000000000000235;
wire [31:0] const_fix_32_0_1__0000000000000235;
assign const_fix_32_0_1__0000000000000235 = 565;

endmodule // const_0x1_0000000000000235
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module const_0x1_000000000000031f(
	// inputs
	clock,
	reset,

	// outputs
	const_fix_32_0_1__000000000000031f
);


input clock;
input reset;
output [31:0] const_fix_32_0_1__000000000000031f;
wire [31:0] const_fix_32_0_1__000000000000031f;
assign const_fix_32_0_1__000000000000031f = 799;

endmodule // const_0x1_000000000000031f
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module const_0x1_0000000000000454(
	// inputs
	clock,
	reset,

	// outputs
	const_fix_32_0_1__0000000000000454
);


input clock;
input reset;
output [31:0] const_fix_32_0_1__0000000000000454;
wire [31:0] const_fix_32_0_1__0000000000000454;
assign const_fix_32_0_1__0000000000000454 = 1108;

endmodule // const_0x1_0000000000000454
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module const_0x1_0000000000000620(
	// inputs
	clock,
	reset,

	// outputs
	const_fix_32_0_1__0000000000000620
);


input clock;
input reset;
output [31:0] const_fix_32_0_1__0000000000000620;
wire [31:0] const_fix_32_0_1__0000000000000620;
assign const_fix_32_0_1__0000000000000620 = 1568;

endmodule // const_0x1_0000000000000620
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module const_0x1_00000000000008e4(
	// inputs
	clock,
	reset,

	// outputs
	const_fix_32_0_1__00000000000008e4
);


input clock;
input reset;
output [31:0] const_fix_32_0_1__00000000000008e4;
wire [31:0] const_fix_32_0_1__00000000000008e4;
assign const_fix_32_0_1__00000000000008e4 = 2276;

endmodule // const_0x1_00000000000008e4
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module const_0x1_0000000000000968(
	// inputs
	clock,
	reset,

	// outputs
	const_fix_32_0_1__0000000000000968
);


input clock;
input reset;
output [31:0] const_fix_32_0_1__0000000000000968;
wire [31:0] const_fix_32_0_1__0000000000000968;
assign const_fix_32_0_1__0000000000000968 = 2408;

endmodule // const_0x1_0000000000000968
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module const_0x1_0000000000000d4e(
	// inputs
	clock,
	reset,

	// outputs
	const_fix_32_0_1__0000000000000d4e
);


input clock;
input reset;
output [31:0] const_fix_32_0_1__0000000000000d4e;
wire [31:0] const_fix_32_0_1__0000000000000d4e;
assign const_fix_32_0_1__0000000000000d4e = 3406;

endmodule // const_0x1_0000000000000d4e
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module const_0x1_0000000000000ec8(
	// inputs
	clock,
	reset,

	// outputs
	const_fix_32_0_1__0000000000000ec8
);


input clock;
input reset;
output [31:0] const_fix_32_0_1__0000000000000ec8;
wire [31:0] const_fix_32_0_1__0000000000000ec8;
assign const_fix_32_0_1__0000000000000ec8 = 3784;

endmodule // const_0x1_0000000000000ec8
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module const_0x1_0000000000000fb1(
	// inputs
	clock,
	reset,

	// outputs
	const_fix_32_0_1__0000000000000fb1
);


input clock;
input reset;
output [31:0] const_fix_32_0_1__0000000000000fb1;
wire [31:0] const_fix_32_0_1__0000000000000fb1;
assign const_fix_32_0_1__0000000000000fb1 = 4017;

endmodule // const_0x1_0000000000000fb1
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module const_0x1_0000000000002000(
	// inputs
	clock,
	reset,

	// outputs
	const_fix_32_0_1__0000000000002000
);


input clock;
input reset;
output [31:0] const_fix_32_0_1__0000000000002000;
wire [31:0] const_fix_32_0_1__0000000000002000;
assign const_fix_32_0_1__0000000000002000 = 8192;

endmodule // const_0x1_0000000000002000
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module const_0x1_ffffffffffffff00(
	// inputs
	clock,
	reset,

	// outputs
	const_fix_32_0_1__ffffffffffffff00
);


input clock;
input reset;
output [31:0] const_fix_32_0_1__ffffffffffffff00;
wire [31:0] const_fix_32_0_1__ffffffffffffff00;
assign const_fix_32_0_1__ffffffffffffff00 = -256;

endmodule // const_0x1_ffffffffffffff00
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_101(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_101
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_106(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_106
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_108(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_108
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_114(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_114
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_13(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_13
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_15(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_15
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_18(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_18
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_2(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_2
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_20(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_20
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_25(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_25
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_27(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_27
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_29(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_29
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_30(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_30
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_32(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_32
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_36(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_36
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_42(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_42
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_43(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_43
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_48(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_48
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_5(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_5
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_52(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_52
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_53(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_53
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_55(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_55
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_60(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_60
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_63(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_63
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_64(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_64
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_7(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_7
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_71(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_71
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_75(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_75
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_76(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_76
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_79(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_79
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_8(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_8
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_80(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_80
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_81(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_81
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_85(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_85
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_86(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_86
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_9(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_9
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_92(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_92
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_94(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_94
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_95(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_95
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_1_0_0_97(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input in;
output out;
wire in;
reg out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_1_0_0_97
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_10(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_10
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_100(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_100
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1007(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1007
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1009(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1009
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1013(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1013
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1014(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1014
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_102(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_102
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1021(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1021
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_103(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_103
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1032(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1032
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1037(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1037
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1041(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1041
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1043(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1043
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1055(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1055
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1062(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1062
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_107(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_107
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1070(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1070
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1076(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1076
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_108(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_108
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_109(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_109
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1099(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1099
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_11(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_11
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_110(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_110
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1100(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1100
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_111(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_111
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1120(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1120
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_113(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_113
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_114(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_114
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1147(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1147
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1149(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1149
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1154(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1154
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_117(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_117
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_118(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_118
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_119(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_119
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_12(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_12
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_121(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_121
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_122(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_122
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1227(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1227
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_123(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_123
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1234(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1234
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1238(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1238
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_124(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_124
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_125(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_125
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_126(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_126
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1261(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1261
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1267(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1267
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1268(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1268
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_127(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_127
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1277(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1277
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_128(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_128
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_129(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_129
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1291(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1291
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1293(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1293
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_13(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_13
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_130(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_130
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1301(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1301
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1304(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1304
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1306(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1306
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_131(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_131
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1316(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1316
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_132(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_132
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1320(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1320
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1323(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1323
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1326(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1326
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1327(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1327
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1337(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1337
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1338(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1338
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_134(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_134
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1341(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1341
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_135(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_135
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1354(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1354
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1357(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1357
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_136(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_136
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1360(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1360
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1362(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1362
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1365(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1365
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1368(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1368
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1369(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1369
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1370(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1370
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1371(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1371
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1377(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1377
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1379(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1379
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_138(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_138
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1385(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1385
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_139(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_139
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1391(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1391
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1392(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1392
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1394(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1394
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1399(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1399
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_14(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_14
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_140(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_140
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1402(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1402
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1404(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1404
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1407(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1407
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1408(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1408
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_141(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_141
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1410(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1410
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1411(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1411
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1417(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1417
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1419(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1419
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_142(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_142
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1421(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1421
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1424(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1424
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1429(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1429
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_143(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_143
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1433(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1433
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1434(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1434
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1439(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1439
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1441(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1441
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1446(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1446
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1449(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1449
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_145(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_145
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1450(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1450
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1452(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1452
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1454(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1454
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1455(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1455
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_146(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_146
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1462(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1462
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1463(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1463
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_147(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_147
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1478(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1478
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_148(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_148
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1483(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1483
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1486(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1486
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1487(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1487
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1488(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1488
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_149(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_149
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1496(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1496
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_15(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_15
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_150(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_150
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1500(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1500
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1501(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1501
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_151(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_151
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1511(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1511
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1517(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1517
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1519(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1519
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_152(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_152
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1520(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1520
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1523(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1523
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1526(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1526
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1528(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1528
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1529(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1529
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_153(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_153
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1535(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1535
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1540(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1540
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1542(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1542
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1545(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1545
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1548(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1548
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1549(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1549
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_155(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_155
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1550(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1550
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1551(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1551
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1555(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1555
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1556(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1556
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1557(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1557
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_156(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_156
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1560(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1560
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1561(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1561
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1564(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1564
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1568(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1568
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_157(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_157
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1570(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1570
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1571(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1571
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1575(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1575
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1576(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1576
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1578(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1578
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1579(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1579
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_158(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_158
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1583(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1583
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_159(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_159
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1596(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1596
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1597(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1597
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_16(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_16
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_160(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_160
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1600(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1600
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1602(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1602
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1604(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1604
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1609(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1609
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_161(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_161
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1612(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1612
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_162(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_162
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1623(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1623
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1624(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1624
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1626(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1626
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1628(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1628
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_163(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_163
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1632(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1632
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1633(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1633
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1636(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1636
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_164(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_164
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1643(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1643
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1644(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1644
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1646(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1646
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1651(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1651
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1657(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1657
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1658(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1658
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1659(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1659
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_166(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_166
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1662(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1662
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1666(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1666
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_167(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_167
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1672(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1672
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1675(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1675
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1677(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1677
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1678(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1678
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1679(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1679
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1680(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1680
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1685(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1685
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1687(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1687
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1688(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1688
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_169(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_169
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1691(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1691
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1692(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1692
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1693(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1693
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1698(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1698
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_17(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_17
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1702(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1702
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_171(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_171
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1711(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1711
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1713(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1713
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1714(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1714
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1715(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1715
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1716(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1716
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1717(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1717
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1719(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1719
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_172(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_172
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1721(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1721
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1722(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1722
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1724(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1724
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1726(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1726
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1727(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1727
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1728(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1728
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1729(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1729
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1732(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1732
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1736(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1736
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_174(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_174
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1741(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1741
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1747(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1747
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_175(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_175
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1750(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1750
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1753(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1753
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1756(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1756
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1758(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1758
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1759(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1759
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_176(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_176
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1760(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1760
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1761(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1761
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1762(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1762
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1763(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1763
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1769(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1769
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_177(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_177
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1770(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1770
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1771(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1771
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1774(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1774
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1775(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1775
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1777(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1777
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1779(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1779
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_178(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_178
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1781(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1781
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1783(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1783
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1784(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1784
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1786(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1786
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1787(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1787
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1788(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1788
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1790(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1790
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1791(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1791
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1792(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1792
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1796(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1796
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1798(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1798
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_18(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_18
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1804(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1804
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1806(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1806
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1807(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1807
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1808(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1808
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1811(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1811
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1812(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1812
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1813(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1813
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1818(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1818
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1824(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1824
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1825(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1825
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1826(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1826
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1827(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1827
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1831(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1831
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1835(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1835
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1838(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1838
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_184(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_184
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1846(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1846
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1847(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1847
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1848(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1848
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_186(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_186
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1860(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1860
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1865(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1865
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1869(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1869
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1874(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1874
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1876(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1876
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_188(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_188
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1880(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1880
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1881(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1881
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1882(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1882
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1895(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1895
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1899(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1899
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_19(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_19
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_190(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_190
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1902(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1902
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1908(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1908
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1912(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1912
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1915(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1915
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1918(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1918
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1930(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1930
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1936(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1936
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_194(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_194
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1940(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1940
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1941(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1941
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_195(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_195
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1953(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1953
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1956(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1956
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1959(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1959
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1963(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1963
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1968(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1968
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1972(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1972
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_198(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_198
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1980(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1980
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1987(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1987
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_199(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_199
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1991(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1991
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_1996(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_1996
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_2(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_2
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_20(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_20
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_2006(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_2006
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_2017(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_2017
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_202(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_202
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_2042(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_2042
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_2044(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_2044
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_205(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_205
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_206(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_206
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_207(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_207
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_2076(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_2076
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_2078(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_2078
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_2085(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_2085
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_2086(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_2086
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_209(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_209
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_21(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_21
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_212(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_212
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_2139(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_2139
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_216(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_216
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_2172(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_2172
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_2173(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_2173
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_218(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_218
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_22(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_22
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_222(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_222
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_225(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_225
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_226(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_226
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_2262(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_2262
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_2274(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_2274
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_229(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_229
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_23(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_23
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_230(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_230
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_232(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_232
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_235(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_235
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_24(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_24
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_240(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_240
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_243(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_243
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_246(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_246
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_247(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_247
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_248(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_248
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_249(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_249
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_25(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_25
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_253(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_253
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_256(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_256
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_258(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_258
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_259(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_259
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_26(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_26
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_27(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_27
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_270(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_270
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_272(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_272
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_273(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_273
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_274(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_274
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_28(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_28
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_280(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_280
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_283(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_283
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_287(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_287
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_288(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_288
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_29(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_29
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_295(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_295
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_3(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_3
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_30(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_30
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_31(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_31
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_313(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_313
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_32(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_32
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_33(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_33
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_34(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_34
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_340(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_340
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_341(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_341
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_342(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_342
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_346(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_346
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_35(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_35
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_356(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_356
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_359(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_359
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_36(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_36
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_365(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_365
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_37(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_37
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_373(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_373
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_38(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_38
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_386(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_386
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_388(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_388
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_39(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_39
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_399(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_399
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_4(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_4
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_40(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_40
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_41(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_41
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_417(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_417
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_43(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_43
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_436(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_436
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_44(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_44
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_440(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_440
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_442(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_442
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_445(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_445
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_45(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_45
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_456(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_456
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_46(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_46
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_460(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_460
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_461(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_461
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_47(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_47
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_472(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_472
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_473(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_473
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_478(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_478
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_48(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_48
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_480(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_480
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_482(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_482
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_484(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_484
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_486(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_486
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_49(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_49
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_493(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_493
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_497(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_497
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_5(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_5
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_50(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_50
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_504(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_504
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_51(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_51
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_516(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_516
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_52(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_52
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_53(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_53
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_537(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_537
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_54(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_54
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_55(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_55
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_552(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_552
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_56(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_56
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_561(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_561
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_566(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_566
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_57(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_57
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_574(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_574
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_58(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_58
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_584(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_584
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_59(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_59
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_6(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_6
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_60(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_60
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_605(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_605
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_609(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_609
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_61(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_61
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_610(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_610
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_62(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_62
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_622(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_622
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_624(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_624
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_625(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_625
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_63(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_63
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_634(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_634
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_636(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_636
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_64(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_64
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_644(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_644
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_647(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_647
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_65(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_65
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_652(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_652
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_658(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_658
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_66(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_66
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_666(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_666
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_668(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_668
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_67(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_67
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_670(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_670
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_673(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_673
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_678(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_678
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_681(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_681
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_689(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_689
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_69(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_69
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_692(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_692
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_7(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_7
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_70(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_70
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_706(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_706
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_708(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_708
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_71(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_71
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_711(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_711
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_717(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_717
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_719(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_719
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_72(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_72
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_725(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_725
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_729(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_729
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_73(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_73
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_732(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_732
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_74(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_74
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_741(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_741
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_742(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_742
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_744(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_744
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_749(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_749
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_75(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_75
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_757(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_757
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_76(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_76
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_765(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_765
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_768(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_768
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_769(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_769
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_77(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_77
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_772(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_772
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_776(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_776
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_778(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_778
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_779(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_779
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_781(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_781
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_784(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_784
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_787(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_787
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_79(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_79
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_80(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_80
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_805(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_805
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_808(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_808
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_81(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_81
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_813(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_813
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_819(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_819
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_82(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_82
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_822(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_822
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_825(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_825
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_83(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_83
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_835(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_835
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_837(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_837
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_838(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_838
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_839(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_839
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_84(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_84
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_842(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_842
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_85(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_85
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_853(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_853
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_86(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_86
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_861(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_861
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_869(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_869
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_87(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_87
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_871(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_871
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_876(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_876
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_88(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_88
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_886(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_886
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_89(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_89
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_898(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_898
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_9(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_9
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_90(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_90
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_902(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_902
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_905(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_905
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_906(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_906
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_908(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_908
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_91(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_91
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_913(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_913
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_915(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_915
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_917(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_917
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_92(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_92
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_920(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_920
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_923(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_923
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_93(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_93
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_94(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_94
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_95(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_95
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_954(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_954
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_96(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_96
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_962(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_962
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_965(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_965
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_966(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_966
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_97(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_97
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_98(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_98
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_980(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_980
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_983(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_983
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_986(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_986
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_99(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_99
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_990(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_990
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_994(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_994
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module delay_fixed_32_0_1_996(
	// inputs
	clock,
	reset,
	in,

	// outputs
	out
);


input clock;
input reset;
input [31:0] in;
output [31:0] out;
wire [31:0] in;
reg [31:0] out;
reg [31:0] state;
reg [31:0] s0;
reg [31:0] s1;
reg [31:0] s2;
always @(posedge clock) begin
if (!reset) begin
  state <= 0; end
else if (state == 0) begin
  state <= 1;
  s0 <= in; end
else if (state == 1) begin
  state <= 2;
  s1 <= s0; end
else if (state == 2) begin
  state <= 3;
  s2 <= s1; end
else begin
  state <= 0;
  out <= s2; end
end

endmodule // delay_fixed_32_0_1_996
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module dup_1x128(
	// inputs
	clock,
	reset,
	const_fix_32_0_1__00000000000000ff,

	// outputs
	const_fix_32_0_1__00000000000000ff_2107,
	const_fix_32_0_1__00000000000000ff_2111,
	const_fix_32_0_1__00000000000000ff_2129,
	const_fix_32_0_1__00000000000000ff_2133,
	const_fix_32_0_1__00000000000000ff_2151,
	const_fix_32_0_1__00000000000000ff_2155,
	const_fix_32_0_1__00000000000000ff_2173,
	const_fix_32_0_1__00000000000000ff_2177,
	const_fix_32_0_1__00000000000000ff_2195,
	const_fix_32_0_1__00000000000000ff_2199,
	const_fix_32_0_1__00000000000000ff_2217,
	const_fix_32_0_1__00000000000000ff_2221,
	const_fix_32_0_1__00000000000000ff_2239,
	const_fix_32_0_1__00000000000000ff_2243,
	const_fix_32_0_1__00000000000000ff_2261,
	const_fix_32_0_1__00000000000000ff_2265,
	const_fix_32_0_1__00000000000000ff_2471,
	const_fix_32_0_1__00000000000000ff_2475,
	const_fix_32_0_1__00000000000000ff_2493,
	const_fix_32_0_1__00000000000000ff_2497,
	const_fix_32_0_1__00000000000000ff_2515,
	const_fix_32_0_1__00000000000000ff_2519,
	const_fix_32_0_1__00000000000000ff_2537,
	const_fix_32_0_1__00000000000000ff_2541,
	const_fix_32_0_1__00000000000000ff_2559,
	const_fix_32_0_1__00000000000000ff_2563,
	const_fix_32_0_1__00000000000000ff_2581,
	const_fix_32_0_1__00000000000000ff_2585,
	const_fix_32_0_1__00000000000000ff_2603,
	const_fix_32_0_1__00000000000000ff_2607,
	const_fix_32_0_1__00000000000000ff_2625,
	const_fix_32_0_1__00000000000000ff_2629,
	const_fix_32_0_1__00000000000000ff_2835,
	const_fix_32_0_1__00000000000000ff_2839,
	const_fix_32_0_1__00000000000000ff_2857,
	const_fix_32_0_1__00000000000000ff_2861,
	const_fix_32_0_1__00000000000000ff_2879,
	const_fix_32_0_1__00000000000000ff_2883,
	const_fix_32_0_1__00000000000000ff_2901,
	const_fix_32_0_1__00000000000000ff_2905,
	const_fix_32_0_1__00000000000000ff_2923,
	const_fix_32_0_1__00000000000000ff_2927,
	const_fix_32_0_1__00000000000000ff_2945,
	const_fix_32_0_1__00000000000000ff_2949,
	const_fix_32_0_1__00000000000000ff_2967,
	const_fix_32_0_1__00000000000000ff_2971,
	const_fix_32_0_1__00000000000000ff_2989,
	const_fix_32_0_1__00000000000000ff_2993,
	const_fix_32_0_1__00000000000000ff_3199,
	const_fix_32_0_1__00000000000000ff_3203,
	const_fix_32_0_1__00000000000000ff_3221,
	const_fix_32_0_1__00000000000000ff_3225,
	const_fix_32_0_1__00000000000000ff_3243,
	const_fix_32_0_1__00000000000000ff_3247,
	const_fix_32_0_1__00000000000000ff_3265,
	const_fix_32_0_1__00000000000000ff_3269,
	const_fix_32_0_1__00000000000000ff_3287,
	const_fix_32_0_1__00000000000000ff_3291,
	const_fix_32_0_1__00000000000000ff_3309,
	const_fix_32_0_1__00000000000000ff_3313,
	const_fix_32_0_1__00000000000000ff_3331,
	const_fix_32_0_1__00000000000000ff_3335,
	const_fix_32_0_1__00000000000000ff_3353,
	const_fix_32_0_1__00000000000000ff_3357,
	const_fix_32_0_1__00000000000000ff_3563,
	const_fix_32_0_1__00000000000000ff_3567,
	const_fix_32_0_1__00000000000000ff_3585,
	const_fix_32_0_1__00000000000000ff_3589,
	const_fix_32_0_1__00000000000000ff_3607,
	const_fix_32_0_1__00000000000000ff_3611,
	const_fix_32_0_1__00000000000000ff_3629,
	const_fix_32_0_1__00000000000000ff_3633,
	const_fix_32_0_1__00000000000000ff_3651,
	const_fix_32_0_1__00000000000000ff_3655,
	const_fix_32_0_1__00000000000000ff_3673,
	const_fix_32_0_1__00000000000000ff_3677,
	const_fix_32_0_1__00000000000000ff_3695,
	const_fix_32_0_1__00000000000000ff_3699,
	const_fix_32_0_1__00000000000000ff_3717,
	const_fix_32_0_1__00000000000000ff_3721,
	const_fix_32_0_1__00000000000000ff_3927,
	const_fix_32_0_1__00000000000000ff_3931,
	const_fix_32_0_1__00000000000000ff_3949,
	const_fix_32_0_1__00000000000000ff_3953,
	const_fix_32_0_1__00000000000000ff_3971,
	const_fix_32_0_1__00000000000000ff_3975,
	const_fix_32_0_1__00000000000000ff_3993,
	const_fix_32_0_1__00000000000000ff_3997,
	const_fix_32_0_1__00000000000000ff_4015,
	const_fix_32_0_1__00000000000000ff_4019,
	const_fix_32_0_1__00000000000000ff_4037,
	const_fix_32_0_1__00000000000000ff_4041,
	const_fix_32_0_1__00000000000000ff_4059,
	const_fix_32_0_1__00000000000000ff_4063,
	const_fix_32_0_1__00000000000000ff_4081,
	const_fix_32_0_1__00000000000000ff_4085,
	const_fix_32_0_1__00000000000000ff_4291,
	const_fix_32_0_1__00000000000000ff_4295,
	const_fix_32_0_1__00000000000000ff_4313,
	const_fix_32_0_1__00000000000000ff_4317,
	const_fix_32_0_1__00000000000000ff_4335,
	const_fix_32_0_1__00000000000000ff_4339,
	const_fix_32_0_1__00000000000000ff_4357,
	const_fix_32_0_1__00000000000000ff_4361,
	const_fix_32_0_1__00000000000000ff_4379,
	const_fix_32_0_1__00000000000000ff_4383,
	const_fix_32_0_1__00000000000000ff_4401,
	const_fix_32_0_1__00000000000000ff_4405,
	const_fix_32_0_1__00000000000000ff_4423,
	const_fix_32_0_1__00000000000000ff_4427,
	const_fix_32_0_1__00000000000000ff_4445,
	const_fix_32_0_1__00000000000000ff_4449,
	const_fix_32_0_1__00000000000000ff_4655,
	const_fix_32_0_1__00000000000000ff_4659,
	const_fix_32_0_1__00000000000000ff_4677,
	const_fix_32_0_1__00000000000000ff_4681,
	const_fix_32_0_1__00000000000000ff_4699,
	const_fix_32_0_1__00000000000000ff_4703,
	const_fix_32_0_1__00000000000000ff_4721,
	const_fix_32_0_1__00000000000000ff_4725,
	const_fix_32_0_1__00000000000000ff_4743,
	const_fix_32_0_1__00000000000000ff_4747,
	const_fix_32_0_1__00000000000000ff_4765,
	const_fix_32_0_1__00000000000000ff_4769,
	const_fix_32_0_1__00000000000000ff_4787,
	const_fix_32_0_1__00000000000000ff_4791,
	const_fix_32_0_1__00000000000000ff_4809,
	const_fix_32_0_1__00000000000000ff_4813
);


input clock;
input reset;
input [31:0] const_fix_32_0_1__00000000000000ff;
output [31:0] const_fix_32_0_1__00000000000000ff_2107;
output [31:0] const_fix_32_0_1__00000000000000ff_2111;
output [31:0] const_fix_32_0_1__00000000000000ff_2129;
output [31:0] const_fix_32_0_1__00000000000000ff_2133;
output [31:0] const_fix_32_0_1__00000000000000ff_2151;
output [31:0] const_fix_32_0_1__00000000000000ff_2155;
output [31:0] const_fix_32_0_1__00000000000000ff_2173;
output [31:0] const_fix_32_0_1__00000000000000ff_2177;
output [31:0] const_fix_32_0_1__00000000000000ff_2195;
output [31:0] const_fix_32_0_1__00000000000000ff_2199;
output [31:0] const_fix_32_0_1__00000000000000ff_2217;
output [31:0] const_fix_32_0_1__00000000000000ff_2221;
output [31:0] const_fix_32_0_1__00000000000000ff_2239;
output [31:0] const_fix_32_0_1__00000000000000ff_2243;
output [31:0] const_fix_32_0_1__00000000000000ff_2261;
output [31:0] const_fix_32_0_1__00000000000000ff_2265;
output [31:0] const_fix_32_0_1__00000000000000ff_2471;
output [31:0] const_fix_32_0_1__00000000000000ff_2475;
output [31:0] const_fix_32_0_1__00000000000000ff_2493;
output [31:0] const_fix_32_0_1__00000000000000ff_2497;
output [31:0] const_fix_32_0_1__00000000000000ff_2515;
output [31:0] const_fix_32_0_1__00000000000000ff_2519;
output [31:0] const_fix_32_0_1__00000000000000ff_2537;
output [31:0] const_fix_32_0_1__00000000000000ff_2541;
output [31:0] const_fix_32_0_1__00000000000000ff_2559;
output [31:0] const_fix_32_0_1__00000000000000ff_2563;
output [31:0] const_fix_32_0_1__00000000000000ff_2581;
output [31:0] const_fix_32_0_1__00000000000000ff_2585;
output [31:0] const_fix_32_0_1__00000000000000ff_2603;
output [31:0] const_fix_32_0_1__00000000000000ff_2607;
output [31:0] const_fix_32_0_1__00000000000000ff_2625;
output [31:0] const_fix_32_0_1__00000000000000ff_2629;
output [31:0] const_fix_32_0_1__00000000000000ff_2835;
output [31:0] const_fix_32_0_1__00000000000000ff_2839;
output [31:0] const_fix_32_0_1__00000000000000ff_2857;
output [31:0] const_fix_32_0_1__00000000000000ff_2861;
output [31:0] const_fix_32_0_1__00000000000000ff_2879;
output [31:0] const_fix_32_0_1__00000000000000ff_2883;
output [31:0] const_fix_32_0_1__00000000000000ff_2901;
output [31:0] const_fix_32_0_1__00000000000000ff_2905;
output [31:0] const_fix_32_0_1__00000000000000ff_2923;
output [31:0] const_fix_32_0_1__00000000000000ff_2927;
output [31:0] const_fix_32_0_1__00000000000000ff_2945;
output [31:0] const_fix_32_0_1__00000000000000ff_2949;
output [31:0] const_fix_32_0_1__00000000000000ff_2967;
output [31:0] const_fix_32_0_1__00000000000000ff_2971;
output [31:0] const_fix_32_0_1__00000000000000ff_2989;
output [31:0] const_fix_32_0_1__00000000000000ff_2993;
output [31:0] const_fix_32_0_1__00000000000000ff_3199;
output [31:0] const_fix_32_0_1__00000000000000ff_3203;
output [31:0] const_fix_32_0_1__00000000000000ff_3221;
output [31:0] const_fix_32_0_1__00000000000000ff_3225;
output [31:0] const_fix_32_0_1__00000000000000ff_3243;
output [31:0] const_fix_32_0_1__00000000000000ff_3247;
output [31:0] const_fix_32_0_1__00000000000000ff_3265;
output [31:0] const_fix_32_0_1__00000000000000ff_3269;
output [31:0] const_fix_32_0_1__00000000000000ff_3287;
output [31:0] const_fix_32_0_1__00000000000000ff_3291;
output [31:0] const_fix_32_0_1__00000000000000ff_3309;
output [31:0] const_fix_32_0_1__00000000000000ff_3313;
output [31:0] const_fix_32_0_1__00000000000000ff_3331;
output [31:0] const_fix_32_0_1__00000000000000ff_3335;
output [31:0] const_fix_32_0_1__00000000000000ff_3353;
output [31:0] const_fix_32_0_1__00000000000000ff_3357;
output [31:0] const_fix_32_0_1__00000000000000ff_3563;
output [31:0] const_fix_32_0_1__00000000000000ff_3567;
output [31:0] const_fix_32_0_1__00000000000000ff_3585;
output [31:0] const_fix_32_0_1__00000000000000ff_3589;
output [31:0] const_fix_32_0_1__00000000000000ff_3607;
output [31:0] const_fix_32_0_1__00000000000000ff_3611;
output [31:0] const_fix_32_0_1__00000000000000ff_3629;
output [31:0] const_fix_32_0_1__00000000000000ff_3633;
output [31:0] const_fix_32_0_1__00000000000000ff_3651;
output [31:0] const_fix_32_0_1__00000000000000ff_3655;
output [31:0] const_fix_32_0_1__00000000000000ff_3673;
output [31:0] const_fix_32_0_1__00000000000000ff_3677;
output [31:0] const_fix_32_0_1__00000000000000ff_3695;
output [31:0] const_fix_32_0_1__00000000000000ff_3699;
output [31:0] const_fix_32_0_1__00000000000000ff_3717;
output [31:0] const_fix_32_0_1__00000000000000ff_3721;
output [31:0] const_fix_32_0_1__00000000000000ff_3927;
output [31:0] const_fix_32_0_1__00000000000000ff_3931;
output [31:0] const_fix_32_0_1__00000000000000ff_3949;
output [31:0] const_fix_32_0_1__00000000000000ff_3953;
output [31:0] const_fix_32_0_1__00000000000000ff_3971;
output [31:0] const_fix_32_0_1__00000000000000ff_3975;
output [31:0] const_fix_32_0_1__00000000000000ff_3993;
output [31:0] const_fix_32_0_1__00000000000000ff_3997;
output [31:0] const_fix_32_0_1__00000000000000ff_4015;
output [31:0] const_fix_32_0_1__00000000000000ff_4019;
output [31:0] const_fix_32_0_1__00000000000000ff_4037;
output [31:0] const_fix_32_0_1__00000000000000ff_4041;
output [31:0] const_fix_32_0_1__00000000000000ff_4059;
output [31:0] const_fix_32_0_1__00000000000000ff_4063;
output [31:0] const_fix_32_0_1__00000000000000ff_4081;
output [31:0] const_fix_32_0_1__00000000000000ff_4085;
output [31:0] const_fix_32_0_1__00000000000000ff_4291;
output [31:0] const_fix_32_0_1__00000000000000ff_4295;
output [31:0] const_fix_32_0_1__00000000000000ff_4313;
output [31:0] const_fix_32_0_1__00000000000000ff_4317;
output [31:0] const_fix_32_0_1__00000000000000ff_4335;
output [31:0] const_fix_32_0_1__00000000000000ff_4339;
output [31:0] const_fix_32_0_1__00000000000000ff_4357;
output [31:0] const_fix_32_0_1__00000000000000ff_4361;
output [31:0] const_fix_32_0_1__00000000000000ff_4379;
output [31:0] const_fix_32_0_1__00000000000000ff_4383;
output [31:0] const_fix_32_0_1__00000000000000ff_4401;
output [31:0] const_fix_32_0_1__00000000000000ff_4405;
output [31:0] const_fix_32_0_1__00000000000000ff_4423;
output [31:0] const_fix_32_0_1__00000000000000ff_4427;
output [31:0] const_fix_32_0_1__00000000000000ff_4445;
output [31:0] const_fix_32_0_1__00000000000000ff_4449;
output [31:0] const_fix_32_0_1__00000000000000ff_4655;
output [31:0] const_fix_32_0_1__00000000000000ff_4659;
output [31:0] const_fix_32_0_1__00000000000000ff_4677;
output [31:0] const_fix_32_0_1__00000000000000ff_4681;
output [31:0] const_fix_32_0_1__00000000000000ff_4699;
output [31:0] const_fix_32_0_1__00000000000000ff_4703;
output [31:0] const_fix_32_0_1__00000000000000ff_4721;
output [31:0] const_fix_32_0_1__00000000000000ff_4725;
output [31:0] const_fix_32_0_1__00000000000000ff_4743;
output [31:0] const_fix_32_0_1__00000000000000ff_4747;
output [31:0] const_fix_32_0_1__00000000000000ff_4765;
output [31:0] const_fix_32_0_1__00000000000000ff_4769;
output [31:0] const_fix_32_0_1__00000000000000ff_4787;
output [31:0] const_fix_32_0_1__00000000000000ff_4791;
output [31:0] const_fix_32_0_1__00000000000000ff_4809;
output [31:0] const_fix_32_0_1__00000000000000ff_4813;
wire [31:0] const_fix_32_0_1__00000000000000ff;
wire [31:0] const_fix_32_0_1__00000000000000ff_2107;
wire [31:0] const_fix_32_0_1__00000000000000ff_2111;
wire [31:0] const_fix_32_0_1__00000000000000ff_2129;
wire [31:0] const_fix_32_0_1__00000000000000ff_2133;
wire [31:0] const_fix_32_0_1__00000000000000ff_2151;
wire [31:0] const_fix_32_0_1__00000000000000ff_2155;
wire [31:0] const_fix_32_0_1__00000000000000ff_2173;
wire [31:0] const_fix_32_0_1__00000000000000ff_2177;
wire [31:0] const_fix_32_0_1__00000000000000ff_2195;
wire [31:0] const_fix_32_0_1__00000000000000ff_2199;
wire [31:0] const_fix_32_0_1__00000000000000ff_2217;
wire [31:0] const_fix_32_0_1__00000000000000ff_2221;
wire [31:0] const_fix_32_0_1__00000000000000ff_2239;
wire [31:0] const_fix_32_0_1__00000000000000ff_2243;
wire [31:0] const_fix_32_0_1__00000000000000ff_2261;
wire [31:0] const_fix_32_0_1__00000000000000ff_2265;
wire [31:0] const_fix_32_0_1__00000000000000ff_2471;
wire [31:0] const_fix_32_0_1__00000000000000ff_2475;
wire [31:0] const_fix_32_0_1__00000000000000ff_2493;
wire [31:0] const_fix_32_0_1__00000000000000ff_2497;
wire [31:0] const_fix_32_0_1__00000000000000ff_2515;
wire [31:0] const_fix_32_0_1__00000000000000ff_2519;
wire [31:0] const_fix_32_0_1__00000000000000ff_2537;
wire [31:0] const_fix_32_0_1__00000000000000ff_2541;
wire [31:0] const_fix_32_0_1__00000000000000ff_2559;
wire [31:0] const_fix_32_0_1__00000000000000ff_2563;
wire [31:0] const_fix_32_0_1__00000000000000ff_2581;
wire [31:0] const_fix_32_0_1__00000000000000ff_2585;
wire [31:0] const_fix_32_0_1__00000000000000ff_2603;
wire [31:0] const_fix_32_0_1__00000000000000ff_2607;
wire [31:0] const_fix_32_0_1__00000000000000ff_2625;
wire [31:0] const_fix_32_0_1__00000000000000ff_2629;
wire [31:0] const_fix_32_0_1__00000000000000ff_2835;
wire [31:0] const_fix_32_0_1__00000000000000ff_2839;
wire [31:0] const_fix_32_0_1__00000000000000ff_2857;
wire [31:0] const_fix_32_0_1__00000000000000ff_2861;
wire [31:0] const_fix_32_0_1__00000000000000ff_2879;
wire [31:0] const_fix_32_0_1__00000000000000ff_2883;
wire [31:0] const_fix_32_0_1__00000000000000ff_2901;
wire [31:0] const_fix_32_0_1__00000000000000ff_2905;
wire [31:0] const_fix_32_0_1__00000000000000ff_2923;
wire [31:0] const_fix_32_0_1__00000000000000ff_2927;
wire [31:0] const_fix_32_0_1__00000000000000ff_2945;
wire [31:0] const_fix_32_0_1__00000000000000ff_2949;
wire [31:0] const_fix_32_0_1__00000000000000ff_2967;
wire [31:0] const_fix_32_0_1__00000000000000ff_2971;
wire [31:0] const_fix_32_0_1__00000000000000ff_2989;
wire [31:0] const_fix_32_0_1__00000000000000ff_2993;
wire [31:0] const_fix_32_0_1__00000000000000ff_3199;
wire [31:0] const_fix_32_0_1__00000000000000ff_3203;
wire [31:0] const_fix_32_0_1__00000000000000ff_3221;
wire [31:0] const_fix_32_0_1__00000000000000ff_3225;
wire [31:0] const_fix_32_0_1__00000000000000ff_3243;
wire [31:0] const_fix_32_0_1__00000000000000ff_3247;
wire [31:0] const_fix_32_0_1__00000000000000ff_3265;
wire [31:0] const_fix_32_0_1__00000000000000ff_3269;
wire [31:0] const_fix_32_0_1__00000000000000ff_3287;
wire [31:0] const_fix_32_0_1__00000000000000ff_3291;
wire [31:0] const_fix_32_0_1__00000000000000ff_3309;
wire [31:0] const_fix_32_0_1__00000000000000ff_3313;
wire [31:0] const_fix_32_0_1__00000000000000ff_3331;
wire [31:0] const_fix_32_0_1__00000000000000ff_3335;
wire [31:0] const_fix_32_0_1__00000000000000ff_3353;
wire [31:0] const_fix_32_0_1__00000000000000ff_3357;
wire [31:0] const_fix_32_0_1__00000000000000ff_3563;
wire [31:0] const_fix_32_0_1__00000000000000ff_3567;
wire [31:0] const_fix_32_0_1__00000000000000ff_3585;
wire [31:0] const_fix_32_0_1__00000000000000ff_3589;
wire [31:0] const_fix_32_0_1__00000000000000ff_3607;
wire [31:0] const_fix_32_0_1__00000000000000ff_3611;
wire [31:0] const_fix_32_0_1__00000000000000ff_3629;
wire [31:0] const_fix_32_0_1__00000000000000ff_3633;
wire [31:0] const_fix_32_0_1__00000000000000ff_3651;
wire [31:0] const_fix_32_0_1__00000000000000ff_3655;
wire [31:0] const_fix_32_0_1__00000000000000ff_3673;
wire [31:0] const_fix_32_0_1__00000000000000ff_3677;
wire [31:0] const_fix_32_0_1__00000000000000ff_3695;
wire [31:0] const_fix_32_0_1__00000000000000ff_3699;
wire [31:0] const_fix_32_0_1__00000000000000ff_3717;
wire [31:0] const_fix_32_0_1__00000000000000ff_3721;
wire [31:0] const_fix_32_0_1__00000000000000ff_3927;
wire [31:0] const_fix_32_0_1__00000000000000ff_3931;
wire [31:0] const_fix_32_0_1__00000000000000ff_3949;
wire [31:0] const_fix_32_0_1__00000000000000ff_3953;
wire [31:0] const_fix_32_0_1__00000000000000ff_3971;
wire [31:0] const_fix_32_0_1__00000000000000ff_3975;
wire [31:0] const_fix_32_0_1__00000000000000ff_3993;
wire [31:0] const_fix_32_0_1__00000000000000ff_3997;
wire [31:0] const_fix_32_0_1__00000000000000ff_4015;
wire [31:0] const_fix_32_0_1__00000000000000ff_4019;
wire [31:0] const_fix_32_0_1__00000000000000ff_4037;
wire [31:0] const_fix_32_0_1__00000000000000ff_4041;
wire [31:0] const_fix_32_0_1__00000000000000ff_4059;
wire [31:0] const_fix_32_0_1__00000000000000ff_4063;
wire [31:0] const_fix_32_0_1__00000000000000ff_4081;
wire [31:0] const_fix_32_0_1__00000000000000ff_4085;
wire [31:0] const_fix_32_0_1__00000000000000ff_4291;
wire [31:0] const_fix_32_0_1__00000000000000ff_4295;
wire [31:0] const_fix_32_0_1__00000000000000ff_4313;
wire [31:0] const_fix_32_0_1__00000000000000ff_4317;
wire [31:0] const_fix_32_0_1__00000000000000ff_4335;
wire [31:0] const_fix_32_0_1__00000000000000ff_4339;
wire [31:0] const_fix_32_0_1__00000000000000ff_4357;
wire [31:0] const_fix_32_0_1__00000000000000ff_4361;
wire [31:0] const_fix_32_0_1__00000000000000ff_4379;
wire [31:0] const_fix_32_0_1__00000000000000ff_4383;
wire [31:0] const_fix_32_0_1__00000000000000ff_4401;
wire [31:0] const_fix_32_0_1__00000000000000ff_4405;
wire [31:0] const_fix_32_0_1__00000000000000ff_4423;
wire [31:0] const_fix_32_0_1__00000000000000ff_4427;
wire [31:0] const_fix_32_0_1__00000000000000ff_4445;
wire [31:0] const_fix_32_0_1__00000000000000ff_4449;
wire [31:0] const_fix_32_0_1__00000000000000ff_4655;
wire [31:0] const_fix_32_0_1__00000000000000ff_4659;
wire [31:0] const_fix_32_0_1__00000000000000ff_4677;
wire [31:0] const_fix_32_0_1__00000000000000ff_4681;
wire [31:0] const_fix_32_0_1__00000000000000ff_4699;
wire [31:0] const_fix_32_0_1__00000000000000ff_4703;
wire [31:0] const_fix_32_0_1__00000000000000ff_4721;
wire [31:0] const_fix_32_0_1__00000000000000ff_4725;
wire [31:0] const_fix_32_0_1__00000000000000ff_4743;
wire [31:0] const_fix_32_0_1__00000000000000ff_4747;
wire [31:0] const_fix_32_0_1__00000000000000ff_4765;
wire [31:0] const_fix_32_0_1__00000000000000ff_4769;
wire [31:0] const_fix_32_0_1__00000000000000ff_4787;
wire [31:0] const_fix_32_0_1__00000000000000ff_4791;
wire [31:0] const_fix_32_0_1__00000000000000ff_4809;
wire [31:0] const_fix_32_0_1__00000000000000ff_4813;
assign const_fix_32_0_1__00000000000000ff_2107 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2111 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2129 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2133 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2151 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2155 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2173 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2177 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2195 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2199 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2217 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2221 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2239 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2243 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2261 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2265 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2471 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2475 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2493 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2497 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2515 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2519 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2537 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2541 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2559 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2563 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2581 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2585 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2603 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2607 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2625 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2629 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2835 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2839 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2857 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2861 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2879 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2883 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2901 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2905 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2923 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2927 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2945 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2949 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2967 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2971 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2989 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_2993 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3199 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3203 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3221 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3225 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3243 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3247 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3265 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3269 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3287 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3291 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3309 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3313 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3331 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3335 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3353 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3357 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3563 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3567 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3585 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3589 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3607 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3611 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3629 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3633 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3651 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3655 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3673 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3677 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3695 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3699 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3717 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3721 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3927 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3931 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3949 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3953 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3971 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3975 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3993 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_3997 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4015 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4019 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4037 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4041 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4059 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4063 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4081 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4085 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4291 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4295 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4313 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4317 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4335 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4339 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4357 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4361 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4379 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4383 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4401 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4405 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4423 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4427 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4445 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4449 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4655 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4659 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4677 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4681 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4699 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4703 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4721 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4725 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4743 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4747 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4765 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4769 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4787 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4791 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4809 = const_fix_32_0_1__00000000000000ff;
assign const_fix_32_0_1__00000000000000ff_4813 = const_fix_32_0_1__00000000000000ff;

endmodule // dup_1x128
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module dup_1x16(
	// inputs
	clock,
	reset,
	const_fix_32_0_1__0000000000000235,

	// outputs
	const_fix_32_0_1__0000000000000235_108,
	const_fix_32_0_1__0000000000000235_339,
	const_fix_32_0_1__0000000000000235_570,
	const_fix_32_0_1__0000000000000235_801,
	const_fix_32_0_1__0000000000000235_1032,
	const_fix_32_0_1__0000000000000235_1263,
	const_fix_32_0_1__0000000000000235_1494,
	const_fix_32_0_1__0000000000000235_1725,
	const_fix_32_0_1__0000000000000235_1956,
	const_fix_32_0_1__0000000000000235_2320,
	const_fix_32_0_1__0000000000000235_2684,
	const_fix_32_0_1__0000000000000235_3048,
	const_fix_32_0_1__0000000000000235_3412,
	const_fix_32_0_1__0000000000000235_3776,
	const_fix_32_0_1__0000000000000235_4140,
	const_fix_32_0_1__0000000000000235_4504
);


input clock;
input reset;
input [31:0] const_fix_32_0_1__0000000000000235;
output [31:0] const_fix_32_0_1__0000000000000235_108;
output [31:0] const_fix_32_0_1__0000000000000235_339;
output [31:0] const_fix_32_0_1__0000000000000235_570;
output [31:0] const_fix_32_0_1__0000000000000235_801;
output [31:0] const_fix_32_0_1__0000000000000235_1032;
output [31:0] const_fix_32_0_1__0000000000000235_1263;
output [31:0] const_fix_32_0_1__0000000000000235_1494;
output [31:0] const_fix_32_0_1__0000000000000235_1725;
output [31:0] const_fix_32_0_1__0000000000000235_1956;
output [31:0] const_fix_32_0_1__0000000000000235_2320;
output [31:0] const_fix_32_0_1__0000000000000235_2684;
output [31:0] const_fix_32_0_1__0000000000000235_3048;
output [31:0] const_fix_32_0_1__0000000000000235_3412;
output [31:0] const_fix_32_0_1__0000000000000235_3776;
output [31:0] const_fix_32_0_1__0000000000000235_4140;
output [31:0] const_fix_32_0_1__0000000000000235_4504;
wire [31:0] const_fix_32_0_1__0000000000000235;
wire [31:0] const_fix_32_0_1__0000000000000235_108;
wire [31:0] const_fix_32_0_1__0000000000000235_339;
wire [31:0] const_fix_32_0_1__0000000000000235_570;
wire [31:0] const_fix_32_0_1__0000000000000235_801;
wire [31:0] const_fix_32_0_1__0000000000000235_1032;
wire [31:0] const_fix_32_0_1__0000000000000235_1263;
wire [31:0] const_fix_32_0_1__0000000000000235_1494;
wire [31:0] const_fix_32_0_1__0000000000000235_1725;
wire [31:0] const_fix_32_0_1__0000000000000235_1956;
wire [31:0] const_fix_32_0_1__0000000000000235_2320;
wire [31:0] const_fix_32_0_1__0000000000000235_2684;
wire [31:0] const_fix_32_0_1__0000000000000235_3048;
wire [31:0] const_fix_32_0_1__0000000000000235_3412;
wire [31:0] const_fix_32_0_1__0000000000000235_3776;
wire [31:0] const_fix_32_0_1__0000000000000235_4140;
wire [31:0] const_fix_32_0_1__0000000000000235_4504;
assign const_fix_32_0_1__0000000000000235_108 = const_fix_32_0_1__0000000000000235;
assign const_fix_32_0_1__0000000000000235_339 = const_fix_32_0_1__0000000000000235;
assign const_fix_32_0_1__0000000000000235_570 = const_fix_32_0_1__0000000000000235;
assign const_fix_32_0_1__0000000000000235_801 = const_fix_32_0_1__0000000000000235;
assign const_fix_32_0_1__0000000000000235_1032 = const_fix_32_0_1__0000000000000235;
assign const_fix_32_0_1__0000000000000235_1263 = const_fix_32_0_1__0000000000000235;
assign const_fix_32_0_1__0000000000000235_1494 = const_fix_32_0_1__0000000000000235;
assign const_fix_32_0_1__0000000000000235_1725 = const_fix_32_0_1__0000000000000235;
assign const_fix_32_0_1__0000000000000235_1956 = const_fix_32_0_1__0000000000000235;
assign const_fix_32_0_1__0000000000000235_2320 = const_fix_32_0_1__0000000000000235;
assign const_fix_32_0_1__0000000000000235_2684 = const_fix_32_0_1__0000000000000235;
assign const_fix_32_0_1__0000000000000235_3048 = const_fix_32_0_1__0000000000000235;
assign const_fix_32_0_1__0000000000000235_3412 = const_fix_32_0_1__0000000000000235;
assign const_fix_32_0_1__0000000000000235_3776 = const_fix_32_0_1__0000000000000235;
assign const_fix_32_0_1__0000000000000235_4140 = const_fix_32_0_1__0000000000000235;
assign const_fix_32_0_1__0000000000000235_4504 = const_fix_32_0_1__0000000000000235;

endmodule // dup_1x16
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module dup_1x2(
	// inputs
	clock,
	reset,
	_dfc_wire_84,

	// outputs
	_dfc_wire_68_105,
	_dfc_wire_68_113
);


input clock;
input reset;
input [31:0] _dfc_wire_84;
output [31:0] _dfc_wire_68_105;
output [31:0] _dfc_wire_68_113;
wire [31:0] _dfc_wire_84;
wire [31:0] _dfc_wire_68_105;
wire [31:0] _dfc_wire_68_113;
assign _dfc_wire_68_105 = _dfc_wire_84;
assign _dfc_wire_68_113 = _dfc_wire_84;

endmodule // dup_1x2
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module dup_1x24(
	// inputs
	clock,
	reset,
	const_fix_32_0_1__0000000000000004,

	// outputs
	const_fix_32_0_1__0000000000000004_1960,
	const_fix_32_0_1__0000000000000004_1988,
	const_fix_32_0_1__0000000000000004_2024,
	const_fix_32_0_1__0000000000000004_2324,
	const_fix_32_0_1__0000000000000004_2352,
	const_fix_32_0_1__0000000000000004_2388,
	const_fix_32_0_1__0000000000000004_2688,
	const_fix_32_0_1__0000000000000004_2716,
	const_fix_32_0_1__0000000000000004_2752,
	const_fix_32_0_1__0000000000000004_3052,
	const_fix_32_0_1__0000000000000004_3080,
	const_fix_32_0_1__0000000000000004_3116,
	const_fix_32_0_1__0000000000000004_3416,
	const_fix_32_0_1__0000000000000004_3444,
	const_fix_32_0_1__0000000000000004_3480,
	const_fix_32_0_1__0000000000000004_3780,
	const_fix_32_0_1__0000000000000004_3808,
	const_fix_32_0_1__0000000000000004_3844,
	const_fix_32_0_1__0000000000000004_4144,
	const_fix_32_0_1__0000000000000004_4172,
	const_fix_32_0_1__0000000000000004_4208,
	const_fix_32_0_1__0000000000000004_4508,
	const_fix_32_0_1__0000000000000004_4536,
	const_fix_32_0_1__0000000000000004_4572
);


input clock;
input reset;
input [31:0] const_fix_32_0_1__0000000000000004;
output [31:0] const_fix_32_0_1__0000000000000004_1960;
output [31:0] const_fix_32_0_1__0000000000000004_1988;
output [31:0] const_fix_32_0_1__0000000000000004_2024;
output [31:0] const_fix_32_0_1__0000000000000004_2324;
output [31:0] const_fix_32_0_1__0000000000000004_2352;
output [31:0] const_fix_32_0_1__0000000000000004_2388;
output [31:0] const_fix_32_0_1__0000000000000004_2688;
output [31:0] const_fix_32_0_1__0000000000000004_2716;
output [31:0] const_fix_32_0_1__0000000000000004_2752;
output [31:0] const_fix_32_0_1__0000000000000004_3052;
output [31:0] const_fix_32_0_1__0000000000000004_3080;
output [31:0] const_fix_32_0_1__0000000000000004_3116;
output [31:0] const_fix_32_0_1__0000000000000004_3416;
output [31:0] const_fix_32_0_1__0000000000000004_3444;
output [31:0] const_fix_32_0_1__0000000000000004_3480;
output [31:0] const_fix_32_0_1__0000000000000004_3780;
output [31:0] const_fix_32_0_1__0000000000000004_3808;
output [31:0] const_fix_32_0_1__0000000000000004_3844;
output [31:0] const_fix_32_0_1__0000000000000004_4144;
output [31:0] const_fix_32_0_1__0000000000000004_4172;
output [31:0] const_fix_32_0_1__0000000000000004_4208;
output [31:0] const_fix_32_0_1__0000000000000004_4508;
output [31:0] const_fix_32_0_1__0000000000000004_4536;
output [31:0] const_fix_32_0_1__0000000000000004_4572;
wire [31:0] const_fix_32_0_1__0000000000000004;
wire [31:0] const_fix_32_0_1__0000000000000004_1960;
wire [31:0] const_fix_32_0_1__0000000000000004_1988;
wire [31:0] const_fix_32_0_1__0000000000000004_2024;
wire [31:0] const_fix_32_0_1__0000000000000004_2324;
wire [31:0] const_fix_32_0_1__0000000000000004_2352;
wire [31:0] const_fix_32_0_1__0000000000000004_2388;
wire [31:0] const_fix_32_0_1__0000000000000004_2688;
wire [31:0] const_fix_32_0_1__0000000000000004_2716;
wire [31:0] const_fix_32_0_1__0000000000000004_2752;
wire [31:0] const_fix_32_0_1__0000000000000004_3052;
wire [31:0] const_fix_32_0_1__0000000000000004_3080;
wire [31:0] const_fix_32_0_1__0000000000000004_3116;
wire [31:0] const_fix_32_0_1__0000000000000004_3416;
wire [31:0] const_fix_32_0_1__0000000000000004_3444;
wire [31:0] const_fix_32_0_1__0000000000000004_3480;
wire [31:0] const_fix_32_0_1__0000000000000004_3780;
wire [31:0] const_fix_32_0_1__0000000000000004_3808;
wire [31:0] const_fix_32_0_1__0000000000000004_3844;
wire [31:0] const_fix_32_0_1__0000000000000004_4144;
wire [31:0] const_fix_32_0_1__0000000000000004_4172;
wire [31:0] const_fix_32_0_1__0000000000000004_4208;
wire [31:0] const_fix_32_0_1__0000000000000004_4508;
wire [31:0] const_fix_32_0_1__0000000000000004_4536;
wire [31:0] const_fix_32_0_1__0000000000000004_4572;
assign const_fix_32_0_1__0000000000000004_1960 = const_fix_32_0_1__0000000000000004;
assign const_fix_32_0_1__0000000000000004_1988 = const_fix_32_0_1__0000000000000004;
assign const_fix_32_0_1__0000000000000004_2024 = const_fix_32_0_1__0000000000000004;
assign const_fix_32_0_1__0000000000000004_2324 = const_fix_32_0_1__0000000000000004;
assign const_fix_32_0_1__0000000000000004_2352 = const_fix_32_0_1__0000000000000004;
assign const_fix_32_0_1__0000000000000004_2388 = const_fix_32_0_1__0000000000000004;
assign const_fix_32_0_1__0000000000000004_2688 = const_fix_32_0_1__0000000000000004;
assign const_fix_32_0_1__0000000000000004_2716 = const_fix_32_0_1__0000000000000004;
assign const_fix_32_0_1__0000000000000004_2752 = const_fix_32_0_1__0000000000000004;
assign const_fix_32_0_1__0000000000000004_3052 = const_fix_32_0_1__0000000000000004;
assign const_fix_32_0_1__0000000000000004_3080 = const_fix_32_0_1__0000000000000004;
assign const_fix_32_0_1__0000000000000004_3116 = const_fix_32_0_1__0000000000000004;
assign const_fix_32_0_1__0000000000000004_3416 = const_fix_32_0_1__0000000000000004;
assign const_fix_32_0_1__0000000000000004_3444 = const_fix_32_0_1__0000000000000004;
assign const_fix_32_0_1__0000000000000004_3480 = const_fix_32_0_1__0000000000000004;
assign const_fix_32_0_1__0000000000000004_3780 = const_fix_32_0_1__0000000000000004;
assign const_fix_32_0_1__0000000000000004_3808 = const_fix_32_0_1__0000000000000004;
assign const_fix_32_0_1__0000000000000004_3844 = const_fix_32_0_1__0000000000000004;
assign const_fix_32_0_1__0000000000000004_4144 = const_fix_32_0_1__0000000000000004;
assign const_fix_32_0_1__0000000000000004_4172 = const_fix_32_0_1__0000000000000004;
assign const_fix_32_0_1__0000000000000004_4208 = const_fix_32_0_1__0000000000000004;
assign const_fix_32_0_1__0000000000000004_4508 = const_fix_32_0_1__0000000000000004;
assign const_fix_32_0_1__0000000000000004_4536 = const_fix_32_0_1__0000000000000004;
assign const_fix_32_0_1__0000000000000004_4572 = const_fix_32_0_1__0000000000000004;

endmodule // dup_1x24
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module dup_1x3(
	// inputs
	clock,
	reset,
	_dfc_wire_2103,

	// outputs
	_dfc_wire_2103_2106,
	_dfc_wire_2103_2110,
	_dfc_wire_2103_2113
);


input clock;
input reset;
input [31:0] _dfc_wire_2103;
output [31:0] _dfc_wire_2103_2106;
output [31:0] _dfc_wire_2103_2110;
output [31:0] _dfc_wire_2103_2113;
wire [31:0] _dfc_wire_2103;
wire [31:0] _dfc_wire_2103_2106;
wire [31:0] _dfc_wire_2103_2110;
wire [31:0] _dfc_wire_2103_2113;
assign _dfc_wire_2103_2106 = _dfc_wire_2103;
assign _dfc_wire_2103_2110 = _dfc_wire_2103;
assign _dfc_wire_2103_2113 = _dfc_wire_2103;

endmodule // dup_1x3
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module dup_1x32(
	// inputs
	clock,
	reset,
	const_fix_32_0_1__00000000000000b5,

	// outputs
	const_fix_32_0_1__00000000000000b5_211,
	const_fix_32_0_1__00000000000000b5_223,
	const_fix_32_0_1__00000000000000b5_442,
	const_fix_32_0_1__00000000000000b5_454,
	const_fix_32_0_1__00000000000000b5_673,
	const_fix_32_0_1__00000000000000b5_685,
	const_fix_32_0_1__00000000000000b5_904,
	const_fix_32_0_1__00000000000000b5_916,
	const_fix_32_0_1__00000000000000b5_1135,
	const_fix_32_0_1__00000000000000b5_1147,
	const_fix_32_0_1__00000000000000b5_1366,
	const_fix_32_0_1__00000000000000b5_1378,
	const_fix_32_0_1__00000000000000b5_1597,
	const_fix_32_0_1__00000000000000b5_1609,
	const_fix_32_0_1__00000000000000b5_1828,
	const_fix_32_0_1__00000000000000b5_1840,
	const_fix_32_0_1__00000000000000b5_2080,
	const_fix_32_0_1__00000000000000b5_2092,
	const_fix_32_0_1__00000000000000b5_2444,
	const_fix_32_0_1__00000000000000b5_2456,
	const_fix_32_0_1__00000000000000b5_2808,
	const_fix_32_0_1__00000000000000b5_2820,
	const_fix_32_0_1__00000000000000b5_3172,
	const_fix_32_0_1__00000000000000b5_3184,
	const_fix_32_0_1__00000000000000b5_3536,
	const_fix_32_0_1__00000000000000b5_3548,
	const_fix_32_0_1__00000000000000b5_3900,
	const_fix_32_0_1__00000000000000b5_3912,
	const_fix_32_0_1__00000000000000b5_4264,
	const_fix_32_0_1__00000000000000b5_4276,
	const_fix_32_0_1__00000000000000b5_4628,
	const_fix_32_0_1__00000000000000b5_4640
);


input clock;
input reset;
input [31:0] const_fix_32_0_1__00000000000000b5;
output [31:0] const_fix_32_0_1__00000000000000b5_211;
output [31:0] const_fix_32_0_1__00000000000000b5_223;
output [31:0] const_fix_32_0_1__00000000000000b5_442;
output [31:0] const_fix_32_0_1__00000000000000b5_454;
output [31:0] const_fix_32_0_1__00000000000000b5_673;
output [31:0] const_fix_32_0_1__00000000000000b5_685;
output [31:0] const_fix_32_0_1__00000000000000b5_904;
output [31:0] const_fix_32_0_1__00000000000000b5_916;
output [31:0] const_fix_32_0_1__00000000000000b5_1135;
output [31:0] const_fix_32_0_1__00000000000000b5_1147;
output [31:0] const_fix_32_0_1__00000000000000b5_1366;
output [31:0] const_fix_32_0_1__00000000000000b5_1378;
output [31:0] const_fix_32_0_1__00000000000000b5_1597;
output [31:0] const_fix_32_0_1__00000000000000b5_1609;
output [31:0] const_fix_32_0_1__00000000000000b5_1828;
output [31:0] const_fix_32_0_1__00000000000000b5_1840;
output [31:0] const_fix_32_0_1__00000000000000b5_2080;
output [31:0] const_fix_32_0_1__00000000000000b5_2092;
output [31:0] const_fix_32_0_1__00000000000000b5_2444;
output [31:0] const_fix_32_0_1__00000000000000b5_2456;
output [31:0] const_fix_32_0_1__00000000000000b5_2808;
output [31:0] const_fix_32_0_1__00000000000000b5_2820;
output [31:0] const_fix_32_0_1__00000000000000b5_3172;
output [31:0] const_fix_32_0_1__00000000000000b5_3184;
output [31:0] const_fix_32_0_1__00000000000000b5_3536;
output [31:0] const_fix_32_0_1__00000000000000b5_3548;
output [31:0] const_fix_32_0_1__00000000000000b5_3900;
output [31:0] const_fix_32_0_1__00000000000000b5_3912;
output [31:0] const_fix_32_0_1__00000000000000b5_4264;
output [31:0] const_fix_32_0_1__00000000000000b5_4276;
output [31:0] const_fix_32_0_1__00000000000000b5_4628;
output [31:0] const_fix_32_0_1__00000000000000b5_4640;
wire [31:0] const_fix_32_0_1__00000000000000b5;
wire [31:0] const_fix_32_0_1__00000000000000b5_211;
wire [31:0] const_fix_32_0_1__00000000000000b5_223;
wire [31:0] const_fix_32_0_1__00000000000000b5_442;
wire [31:0] const_fix_32_0_1__00000000000000b5_454;
wire [31:0] const_fix_32_0_1__00000000000000b5_673;
wire [31:0] const_fix_32_0_1__00000000000000b5_685;
wire [31:0] const_fix_32_0_1__00000000000000b5_904;
wire [31:0] const_fix_32_0_1__00000000000000b5_916;
wire [31:0] const_fix_32_0_1__00000000000000b5_1135;
wire [31:0] const_fix_32_0_1__00000000000000b5_1147;
wire [31:0] const_fix_32_0_1__00000000000000b5_1366;
wire [31:0] const_fix_32_0_1__00000000000000b5_1378;
wire [31:0] const_fix_32_0_1__00000000000000b5_1597;
wire [31:0] const_fix_32_0_1__00000000000000b5_1609;
wire [31:0] const_fix_32_0_1__00000000000000b5_1828;
wire [31:0] const_fix_32_0_1__00000000000000b5_1840;
wire [31:0] const_fix_32_0_1__00000000000000b5_2080;
wire [31:0] const_fix_32_0_1__00000000000000b5_2092;
wire [31:0] const_fix_32_0_1__00000000000000b5_2444;
wire [31:0] const_fix_32_0_1__00000000000000b5_2456;
wire [31:0] const_fix_32_0_1__00000000000000b5_2808;
wire [31:0] const_fix_32_0_1__00000000000000b5_2820;
wire [31:0] const_fix_32_0_1__00000000000000b5_3172;
wire [31:0] const_fix_32_0_1__00000000000000b5_3184;
wire [31:0] const_fix_32_0_1__00000000000000b5_3536;
wire [31:0] const_fix_32_0_1__00000000000000b5_3548;
wire [31:0] const_fix_32_0_1__00000000000000b5_3900;
wire [31:0] const_fix_32_0_1__00000000000000b5_3912;
wire [31:0] const_fix_32_0_1__00000000000000b5_4264;
wire [31:0] const_fix_32_0_1__00000000000000b5_4276;
wire [31:0] const_fix_32_0_1__00000000000000b5_4628;
wire [31:0] const_fix_32_0_1__00000000000000b5_4640;
assign const_fix_32_0_1__00000000000000b5_211 = const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5_223 = const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5_442 = const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5_454 = const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5_673 = const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5_685 = const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5_904 = const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5_916 = const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5_1135 = const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5_1147 = const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5_1366 = const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5_1378 = const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5_1597 = const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5_1609 = const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5_1828 = const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5_1840 = const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5_2080 = const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5_2092 = const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5_2444 = const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5_2456 = const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5_2808 = const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5_2820 = const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5_3172 = const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5_3184 = const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5_3536 = const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5_3548 = const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5_3900 = const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5_3912 = const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5_4264 = const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5_4276 = const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5_4628 = const_fix_32_0_1__00000000000000b5;
assign const_fix_32_0_1__00000000000000b5_4640 = const_fix_32_0_1__00000000000000b5;

endmodule // dup_1x32
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module dup_1x40(
	// inputs
	clock,
	reset,
	const_fix_32_0_1__0000000000000080,

	// outputs
	const_fix_32_0_1__0000000000000080_102,
	const_fix_32_0_1__0000000000000080_215,
	const_fix_32_0_1__0000000000000080_227,
	const_fix_32_0_1__0000000000000080_333,
	const_fix_32_0_1__0000000000000080_446,
	const_fix_32_0_1__0000000000000080_458,
	const_fix_32_0_1__0000000000000080_564,
	const_fix_32_0_1__0000000000000080_677,
	const_fix_32_0_1__0000000000000080_689,
	const_fix_32_0_1__0000000000000080_795,
	const_fix_32_0_1__0000000000000080_908,
	const_fix_32_0_1__0000000000000080_920,
	const_fix_32_0_1__0000000000000080_1026,
	const_fix_32_0_1__0000000000000080_1139,
	const_fix_32_0_1__0000000000000080_1151,
	const_fix_32_0_1__0000000000000080_1257,
	const_fix_32_0_1__0000000000000080_1370,
	const_fix_32_0_1__0000000000000080_1382,
	const_fix_32_0_1__0000000000000080_1488,
	const_fix_32_0_1__0000000000000080_1601,
	const_fix_32_0_1__0000000000000080_1613,
	const_fix_32_0_1__0000000000000080_1719,
	const_fix_32_0_1__0000000000000080_1832,
	const_fix_32_0_1__0000000000000080_1844,
	const_fix_32_0_1__0000000000000080_2084,
	const_fix_32_0_1__0000000000000080_2096,
	const_fix_32_0_1__0000000000000080_2448,
	const_fix_32_0_1__0000000000000080_2460,
	const_fix_32_0_1__0000000000000080_2812,
	const_fix_32_0_1__0000000000000080_2824,
	const_fix_32_0_1__0000000000000080_3176,
	const_fix_32_0_1__0000000000000080_3188,
	const_fix_32_0_1__0000000000000080_3540,
	const_fix_32_0_1__0000000000000080_3552,
	const_fix_32_0_1__0000000000000080_3904,
	const_fix_32_0_1__0000000000000080_3916,
	const_fix_32_0_1__0000000000000080_4268,
	const_fix_32_0_1__0000000000000080_4280,
	const_fix_32_0_1__0000000000000080_4632,
	const_fix_32_0_1__0000000000000080_4644
);


input clock;
input reset;
input [31:0] const_fix_32_0_1__0000000000000080;
output [31:0] const_fix_32_0_1__0000000000000080_102;
output [31:0] const_fix_32_0_1__0000000000000080_215;
output [31:0] const_fix_32_0_1__0000000000000080_227;
output [31:0] const_fix_32_0_1__0000000000000080_333;
output [31:0] const_fix_32_0_1__0000000000000080_446;
output [31:0] const_fix_32_0_1__0000000000000080_458;
output [31:0] const_fix_32_0_1__0000000000000080_564;
output [31:0] const_fix_32_0_1__0000000000000080_677;
output [31:0] const_fix_32_0_1__0000000000000080_689;
output [31:0] const_fix_32_0_1__0000000000000080_795;
output [31:0] const_fix_32_0_1__0000000000000080_908;
output [31:0] const_fix_32_0_1__0000000000000080_920;
output [31:0] const_fix_32_0_1__0000000000000080_1026;
output [31:0] const_fix_32_0_1__0000000000000080_1139;
output [31:0] const_fix_32_0_1__0000000000000080_1151;
output [31:0] const_fix_32_0_1__0000000000000080_1257;
output [31:0] const_fix_32_0_1__0000000000000080_1370;
output [31:0] const_fix_32_0_1__0000000000000080_1382;
output [31:0] const_fix_32_0_1__0000000000000080_1488;
output [31:0] const_fix_32_0_1__0000000000000080_1601;
output [31:0] const_fix_32_0_1__0000000000000080_1613;
output [31:0] const_fix_32_0_1__0000000000000080_1719;
output [31:0] const_fix_32_0_1__0000000000000080_1832;
output [31:0] const_fix_32_0_1__0000000000000080_1844;
output [31:0] const_fix_32_0_1__0000000000000080_2084;
output [31:0] const_fix_32_0_1__0000000000000080_2096;
output [31:0] const_fix_32_0_1__0000000000000080_2448;
output [31:0] const_fix_32_0_1__0000000000000080_2460;
output [31:0] const_fix_32_0_1__0000000000000080_2812;
output [31:0] const_fix_32_0_1__0000000000000080_2824;
output [31:0] const_fix_32_0_1__0000000000000080_3176;
output [31:0] const_fix_32_0_1__0000000000000080_3188;
output [31:0] const_fix_32_0_1__0000000000000080_3540;
output [31:0] const_fix_32_0_1__0000000000000080_3552;
output [31:0] const_fix_32_0_1__0000000000000080_3904;
output [31:0] const_fix_32_0_1__0000000000000080_3916;
output [31:0] const_fix_32_0_1__0000000000000080_4268;
output [31:0] const_fix_32_0_1__0000000000000080_4280;
output [31:0] const_fix_32_0_1__0000000000000080_4632;
output [31:0] const_fix_32_0_1__0000000000000080_4644;
wire [31:0] const_fix_32_0_1__0000000000000080;
wire [31:0] const_fix_32_0_1__0000000000000080_102;
wire [31:0] const_fix_32_0_1__0000000000000080_215;
wire [31:0] const_fix_32_0_1__0000000000000080_227;
wire [31:0] const_fix_32_0_1__0000000000000080_333;
wire [31:0] const_fix_32_0_1__0000000000000080_446;
wire [31:0] const_fix_32_0_1__0000000000000080_458;
wire [31:0] const_fix_32_0_1__0000000000000080_564;
wire [31:0] const_fix_32_0_1__0000000000000080_677;
wire [31:0] const_fix_32_0_1__0000000000000080_689;
wire [31:0] const_fix_32_0_1__0000000000000080_795;
wire [31:0] const_fix_32_0_1__0000000000000080_908;
wire [31:0] const_fix_32_0_1__0000000000000080_920;
wire [31:0] const_fix_32_0_1__0000000000000080_1026;
wire [31:0] const_fix_32_0_1__0000000000000080_1139;
wire [31:0] const_fix_32_0_1__0000000000000080_1151;
wire [31:0] const_fix_32_0_1__0000000000000080_1257;
wire [31:0] const_fix_32_0_1__0000000000000080_1370;
wire [31:0] const_fix_32_0_1__0000000000000080_1382;
wire [31:0] const_fix_32_0_1__0000000000000080_1488;
wire [31:0] const_fix_32_0_1__0000000000000080_1601;
wire [31:0] const_fix_32_0_1__0000000000000080_1613;
wire [31:0] const_fix_32_0_1__0000000000000080_1719;
wire [31:0] const_fix_32_0_1__0000000000000080_1832;
wire [31:0] const_fix_32_0_1__0000000000000080_1844;
wire [31:0] const_fix_32_0_1__0000000000000080_2084;
wire [31:0] const_fix_32_0_1__0000000000000080_2096;
wire [31:0] const_fix_32_0_1__0000000000000080_2448;
wire [31:0] const_fix_32_0_1__0000000000000080_2460;
wire [31:0] const_fix_32_0_1__0000000000000080_2812;
wire [31:0] const_fix_32_0_1__0000000000000080_2824;
wire [31:0] const_fix_32_0_1__0000000000000080_3176;
wire [31:0] const_fix_32_0_1__0000000000000080_3188;
wire [31:0] const_fix_32_0_1__0000000000000080_3540;
wire [31:0] const_fix_32_0_1__0000000000000080_3552;
wire [31:0] const_fix_32_0_1__0000000000000080_3904;
wire [31:0] const_fix_32_0_1__0000000000000080_3916;
wire [31:0] const_fix_32_0_1__0000000000000080_4268;
wire [31:0] const_fix_32_0_1__0000000000000080_4280;
wire [31:0] const_fix_32_0_1__0000000000000080_4632;
wire [31:0] const_fix_32_0_1__0000000000000080_4644;
assign const_fix_32_0_1__0000000000000080_102 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_215 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_227 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_333 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_446 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_458 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_564 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_677 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_689 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_795 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_908 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_920 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_1026 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_1139 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_1151 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_1257 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_1370 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_1382 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_1488 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_1601 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_1613 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_1719 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_1832 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_1844 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_2084 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_2096 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_2448 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_2460 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_2812 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_2824 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_3176 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_3188 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_3540 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_3552 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_3904 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_3916 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_4268 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_4280 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_4632 = const_fix_32_0_1__0000000000000080;
assign const_fix_32_0_1__0000000000000080_4644 = const_fix_32_0_1__0000000000000080;

endmodule // dup_1x40
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module dup_1x8(
	// inputs
	clock,
	reset,
	const_fix_32_0_1__0000000000002000,

	// outputs
	const_fix_32_0_1__0000000000002000_1950,
	const_fix_32_0_1__0000000000002000_2314,
	const_fix_32_0_1__0000000000002000_2678,
	const_fix_32_0_1__0000000000002000_3042,
	const_fix_32_0_1__0000000000002000_3406,
	const_fix_32_0_1__0000000000002000_3770,
	const_fix_32_0_1__0000000000002000_4134,
	const_fix_32_0_1__0000000000002000_4498
);


input clock;
input reset;
input [31:0] const_fix_32_0_1__0000000000002000;
output [31:0] const_fix_32_0_1__0000000000002000_1950;
output [31:0] const_fix_32_0_1__0000000000002000_2314;
output [31:0] const_fix_32_0_1__0000000000002000_2678;
output [31:0] const_fix_32_0_1__0000000000002000_3042;
output [31:0] const_fix_32_0_1__0000000000002000_3406;
output [31:0] const_fix_32_0_1__0000000000002000_3770;
output [31:0] const_fix_32_0_1__0000000000002000_4134;
output [31:0] const_fix_32_0_1__0000000000002000_4498;
wire [31:0] const_fix_32_0_1__0000000000002000;
wire [31:0] const_fix_32_0_1__0000000000002000_1950;
wire [31:0] const_fix_32_0_1__0000000000002000_2314;
wire [31:0] const_fix_32_0_1__0000000000002000_2678;
wire [31:0] const_fix_32_0_1__0000000000002000_3042;
wire [31:0] const_fix_32_0_1__0000000000002000_3406;
wire [31:0] const_fix_32_0_1__0000000000002000_3770;
wire [31:0] const_fix_32_0_1__0000000000002000_4134;
wire [31:0] const_fix_32_0_1__0000000000002000_4498;
assign const_fix_32_0_1__0000000000002000_1950 = const_fix_32_0_1__0000000000002000;
assign const_fix_32_0_1__0000000000002000_2314 = const_fix_32_0_1__0000000000002000;
assign const_fix_32_0_1__0000000000002000_2678 = const_fix_32_0_1__0000000000002000;
assign const_fix_32_0_1__0000000000002000_3042 = const_fix_32_0_1__0000000000002000;
assign const_fix_32_0_1__0000000000002000_3406 = const_fix_32_0_1__0000000000002000;
assign const_fix_32_0_1__0000000000002000_3770 = const_fix_32_0_1__0000000000002000;
assign const_fix_32_0_1__0000000000002000_4134 = const_fix_32_0_1__0000000000002000;
assign const_fix_32_0_1__0000000000002000_4498 = const_fix_32_0_1__0000000000002000;

endmodule // dup_1x8
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module sink_1x0(
	// inputs
	clock,
	reset,
	_dfc_wire_4799

	// outputs
);


input clock;
input reset;
input [15:0] _dfc_wire_4799;
wire [15:0] _dfc_wire_4799;

endmodule // sink_1x0
/*
 * This Verilog library file was automatically generated by Utopia EDA
 * Generation started: 7-2-2023 0:51:36
 *
 * Ivannikov Institute for System Programming
 * of the Russian Academy of Sciences (ISP RAS)
 * 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
 * http://forge.ispras.ru/projects/utopia
 */

module source_0x1(
	// inputs
	clock,
	reset,

	// outputs
	_dfc_wire_45
);


input clock;
input reset;
output [15:0] _dfc_wire_45;
wire [15:0] _dfc_wire_45;

endmodule // source_0x1
