library ieee;
use ieee.std_logic_1164.all;

entity OutputBuffer is
	port (
		reset   : in  std_logic;
		clk     : in  std_logic;
		Load    : in  std_logic;
		ACK     : in  std_logic;
		Din     : in  std_logic_vector(3 downto 0); -- ou 4 downto 0, se forem 5 bits
		Dout    : out std_logic_vector(3 downto 0);
		OBfree  : out std_logic;
		Dval    : out std_logic
	);
end OutputBuffer;

architecture structural of OutputBuffer is

	-- Sinal interno para conectar os m칩dulos
	signal Wreg_internal : std_logic;

	-- Componentes
	component OutputBufferControl
		port (
			reset   : in  std_logic;
			clk     : in  std_logic;
			Load    : in  std_logic;
			ACK     : in  std_logic;
			Wreg    : out std_logic;
			OBfree  : out std_logic;
			Dval    : out std_logic
		);
	end component;

	component OutputRegister
		port (
			clk   : in  std_logic;
			Wreg  : in  std_logic;
			Din   : in  std_logic_vector(3 downto 0);
			Dout  : out std_logic_vector(3 downto 0)
		);
	end component;

begin

	-- Inst칙ncia da m치quina de estados
	CTRL: OutputBufferControl
		port map (
			reset   => reset,
			clk     => clk,
			Load    => Load,
			ACK     => ACK,
			Wreg    => Wreg_internal,
			OBfree  => OBfree,
			Dval    => Dval
		);

	-- Inst칙ncia do registo de dados
	REG: OutputRegister
		port map (
			clk   => clk,
			Wreg  => Wreg_internal,
			Din   => Din,
			Dout  => Dout
		);

end structural;
