Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jan 11 12:30:52 2023
| Host         : LAPTOP-RRM7JM00 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file led_button_prova_timing_summary_routed.rpt -pb led_button_prova_timing_summary_routed.pb -rpx led_button_prova_timing_summary_routed.rpx -warn_on_violation
| Design       : led_button_prova
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.215        0.000                      0                   99        0.235        0.000                      0                   99        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.215        0.000                      0                   99        0.235        0.000                      0                   99        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.215ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 1.118ns (21.869%)  route 3.994ns (78.131%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.709     5.311    debouncer/clock_in_IBUF_BUFG
    SLICE_X1Y106         FDSE                                         r  debouncer/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDSE (Prop_fdse_C_Q)         0.419     5.730 r  debouncer/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.870     6.600    debouncer/deb.count_reg_n_0_[3]
    SLICE_X1Y106         LUT4 (Prop_lut4_I2_O)        0.299     6.899 f  debouncer/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.948     7.848    debouncer/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I3_O)        0.124     7.972 f  debouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.609     8.581    debouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X2Y110         LUT4 (Prop_lut4_I1_O)        0.124     8.705 f  debouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=16, routed)          0.830     9.534    debouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y110         LUT5 (Prop_lut5_I3_O)        0.152     9.686 r  debouncer/deb.count[18]_i_1/O
                         net (fo=10, routed)          0.737    10.423    debouncer/deb.count[18]_i_1_n_0
    SLICE_X1Y106         FDSE                                         r  debouncer/deb.count_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.589    15.011    debouncer/clock_in_IBUF_BUFG
    SLICE_X1Y106         FDSE                                         r  debouncer/deb.count_reg[1]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y106         FDSE (Setup_fdse_C_S)       -0.637    14.639    debouncer/deb.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                  4.215    

Slack (MET) :             4.215ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 1.118ns (21.869%)  route 3.994ns (78.131%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.709     5.311    debouncer/clock_in_IBUF_BUFG
    SLICE_X1Y106         FDSE                                         r  debouncer/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDSE (Prop_fdse_C_Q)         0.419     5.730 r  debouncer/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.870     6.600    debouncer/deb.count_reg_n_0_[3]
    SLICE_X1Y106         LUT4 (Prop_lut4_I2_O)        0.299     6.899 f  debouncer/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.948     7.848    debouncer/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I3_O)        0.124     7.972 f  debouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.609     8.581    debouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X2Y110         LUT4 (Prop_lut4_I1_O)        0.124     8.705 f  debouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=16, routed)          0.830     9.534    debouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y110         LUT5 (Prop_lut5_I3_O)        0.152     9.686 r  debouncer/deb.count[18]_i_1/O
                         net (fo=10, routed)          0.737    10.423    debouncer/deb.count[18]_i_1_n_0
    SLICE_X1Y106         FDSE                                         r  debouncer/deb.count_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.589    15.011    debouncer/clock_in_IBUF_BUFG
    SLICE_X1Y106         FDSE                                         r  debouncer/deb.count_reg[2]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y106         FDSE (Setup_fdse_C_S)       -0.637    14.639    debouncer/deb.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                  4.215    

Slack (MET) :             4.215ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 1.118ns (21.869%)  route 3.994ns (78.131%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.709     5.311    debouncer/clock_in_IBUF_BUFG
    SLICE_X1Y106         FDSE                                         r  debouncer/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDSE (Prop_fdse_C_Q)         0.419     5.730 r  debouncer/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.870     6.600    debouncer/deb.count_reg_n_0_[3]
    SLICE_X1Y106         LUT4 (Prop_lut4_I2_O)        0.299     6.899 f  debouncer/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.948     7.848    debouncer/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I3_O)        0.124     7.972 f  debouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.609     8.581    debouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X2Y110         LUT4 (Prop_lut4_I1_O)        0.124     8.705 f  debouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=16, routed)          0.830     9.534    debouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y110         LUT5 (Prop_lut5_I3_O)        0.152     9.686 r  debouncer/deb.count[18]_i_1/O
                         net (fo=10, routed)          0.737    10.423    debouncer/deb.count[18]_i_1_n_0
    SLICE_X1Y106         FDSE                                         r  debouncer/deb.count_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.589    15.011    debouncer/clock_in_IBUF_BUFG
    SLICE_X1Y106         FDSE                                         r  debouncer/deb.count_reg[3]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y106         FDSE (Setup_fdse_C_S)       -0.637    14.639    debouncer/deb.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                  4.215    

Slack (MET) :             4.215ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 1.118ns (21.869%)  route 3.994ns (78.131%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.709     5.311    debouncer/clock_in_IBUF_BUFG
    SLICE_X1Y106         FDSE                                         r  debouncer/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDSE (Prop_fdse_C_Q)         0.419     5.730 r  debouncer/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.870     6.600    debouncer/deb.count_reg_n_0_[3]
    SLICE_X1Y106         LUT4 (Prop_lut4_I2_O)        0.299     6.899 f  debouncer/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.948     7.848    debouncer/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I3_O)        0.124     7.972 f  debouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.609     8.581    debouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X2Y110         LUT4 (Prop_lut4_I1_O)        0.124     8.705 f  debouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=16, routed)          0.830     9.534    debouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y110         LUT5 (Prop_lut5_I3_O)        0.152     9.686 r  debouncer/deb.count[18]_i_1/O
                         net (fo=10, routed)          0.737    10.423    debouncer/deb.count[18]_i_1_n_0
    SLICE_X1Y106         FDSE                                         r  debouncer/deb.count_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.589    15.011    debouncer/clock_in_IBUF_BUFG
    SLICE_X1Y106         FDSE                                         r  debouncer/deb.count_reg[4]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y106         FDSE (Setup_fdse_C_S)       -0.637    14.639    debouncer/deb.count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                  4.215    

Slack (MET) :             4.220ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 1.118ns (22.006%)  route 3.962ns (77.994%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.709     5.311    debouncer/clock_in_IBUF_BUFG
    SLICE_X1Y106         FDSE                                         r  debouncer/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDSE (Prop_fdse_C_Q)         0.419     5.730 r  debouncer/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.870     6.600    debouncer/deb.count_reg_n_0_[3]
    SLICE_X1Y106         LUT4 (Prop_lut4_I2_O)        0.299     6.899 f  debouncer/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.948     7.848    debouncer/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I3_O)        0.124     7.972 f  debouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.609     8.581    debouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X2Y110         LUT4 (Prop_lut4_I1_O)        0.124     8.705 f  debouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=16, routed)          0.830     9.534    debouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y110         LUT5 (Prop_lut5_I3_O)        0.152     9.686 r  debouncer/deb.count[18]_i_1/O
                         net (fo=10, routed)          0.705    10.392    debouncer/deb.count[18]_i_1_n_0
    SLICE_X1Y109         FDSE                                         r  debouncer/deb.count_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.587    15.009    debouncer/clock_in_IBUF_BUFG
    SLICE_X1Y109         FDSE                                         r  debouncer/deb.count_reg[15]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X1Y109         FDSE (Setup_fdse_C_S)       -0.637    14.612    debouncer/deb.count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -10.392    
  -------------------------------------------------------------------
                         slack                                  4.220    

Slack (MET) :             4.220ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 1.118ns (22.006%)  route 3.962ns (77.994%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.709     5.311    debouncer/clock_in_IBUF_BUFG
    SLICE_X1Y106         FDSE                                         r  debouncer/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDSE (Prop_fdse_C_Q)         0.419     5.730 r  debouncer/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.870     6.600    debouncer/deb.count_reg_n_0_[3]
    SLICE_X1Y106         LUT4 (Prop_lut4_I2_O)        0.299     6.899 f  debouncer/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.948     7.848    debouncer/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I3_O)        0.124     7.972 f  debouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.609     8.581    debouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X2Y110         LUT4 (Prop_lut4_I1_O)        0.124     8.705 f  debouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=16, routed)          0.830     9.534    debouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y110         LUT5 (Prop_lut5_I3_O)        0.152     9.686 r  debouncer/deb.count[18]_i_1/O
                         net (fo=10, routed)          0.705    10.392    debouncer/deb.count[18]_i_1_n_0
    SLICE_X1Y109         FDSE                                         r  debouncer/deb.count_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.587    15.009    debouncer/clock_in_IBUF_BUFG
    SLICE_X1Y109         FDSE                                         r  debouncer/deb.count_reg[16]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X1Y109         FDSE (Setup_fdse_C_S)       -0.637    14.612    debouncer/deb.count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -10.392    
  -------------------------------------------------------------------
                         slack                                  4.220    

Slack (MET) :             4.220ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 1.118ns (22.006%)  route 3.962ns (77.994%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.709     5.311    debouncer/clock_in_IBUF_BUFG
    SLICE_X1Y106         FDSE                                         r  debouncer/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDSE (Prop_fdse_C_Q)         0.419     5.730 r  debouncer/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.870     6.600    debouncer/deb.count_reg_n_0_[3]
    SLICE_X1Y106         LUT4 (Prop_lut4_I2_O)        0.299     6.899 f  debouncer/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.948     7.848    debouncer/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I3_O)        0.124     7.972 f  debouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.609     8.581    debouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X2Y110         LUT4 (Prop_lut4_I1_O)        0.124     8.705 f  debouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=16, routed)          0.830     9.534    debouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y110         LUT5 (Prop_lut5_I3_O)        0.152     9.686 r  debouncer/deb.count[18]_i_1/O
                         net (fo=10, routed)          0.705    10.392    debouncer/deb.count[18]_i_1_n_0
    SLICE_X1Y109         FDSE                                         r  debouncer/deb.count_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.587    15.009    debouncer/clock_in_IBUF_BUFG
    SLICE_X1Y109         FDSE                                         r  debouncer/deb.count_reg[17]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X1Y109         FDSE (Setup_fdse_C_S)       -0.637    14.612    debouncer/deb.count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -10.392    
  -------------------------------------------------------------------
                         slack                                  4.220    

Slack (MET) :             4.220ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 1.118ns (22.006%)  route 3.962ns (77.994%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.709     5.311    debouncer/clock_in_IBUF_BUFG
    SLICE_X1Y106         FDSE                                         r  debouncer/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDSE (Prop_fdse_C_Q)         0.419     5.730 r  debouncer/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.870     6.600    debouncer/deb.count_reg_n_0_[3]
    SLICE_X1Y106         LUT4 (Prop_lut4_I2_O)        0.299     6.899 f  debouncer/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.948     7.848    debouncer/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I3_O)        0.124     7.972 f  debouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.609     8.581    debouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X2Y110         LUT4 (Prop_lut4_I1_O)        0.124     8.705 f  debouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=16, routed)          0.830     9.534    debouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y110         LUT5 (Prop_lut5_I3_O)        0.152     9.686 r  debouncer/deb.count[18]_i_1/O
                         net (fo=10, routed)          0.705    10.392    debouncer/deb.count[18]_i_1_n_0
    SLICE_X1Y109         FDSE                                         r  debouncer/deb.count_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.587    15.009    debouncer/clock_in_IBUF_BUFG
    SLICE_X1Y109         FDSE                                         r  debouncer/deb.count_reg[18]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X1Y109         FDSE (Setup_fdse_C_S)       -0.637    14.612    debouncer/deb.count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -10.392    
  -------------------------------------------------------------------
                         slack                                  4.220    

Slack (MET) :             4.258ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 1.118ns (22.169%)  route 3.925ns (77.831%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.709     5.311    debouncer/clock_in_IBUF_BUFG
    SLICE_X1Y106         FDSE                                         r  debouncer/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDSE (Prop_fdse_C_Q)         0.419     5.730 r  debouncer/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.870     6.600    debouncer/deb.count_reg_n_0_[3]
    SLICE_X1Y106         LUT4 (Prop_lut4_I2_O)        0.299     6.899 f  debouncer/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.948     7.848    debouncer/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I3_O)        0.124     7.972 f  debouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.609     8.581    debouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X2Y110         LUT4 (Prop_lut4_I1_O)        0.124     8.705 f  debouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=16, routed)          0.830     9.534    debouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y110         LUT5 (Prop_lut5_I3_O)        0.152     9.686 r  debouncer/deb.count[18]_i_1/O
                         net (fo=10, routed)          0.668    10.354    debouncer/deb.count[18]_i_1_n_0
    SLICE_X1Y108         FDSE                                         r  debouncer/deb.count_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.588    15.010    debouncer/clock_in_IBUF_BUFG
    SLICE_X1Y108         FDSE                                         r  debouncer/deb.count_reg[13]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y108         FDSE (Setup_fdse_C_S)       -0.637    14.613    debouncer/deb.count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                  4.258    

Slack (MET) :             4.258ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 1.118ns (22.169%)  route 3.925ns (77.831%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.709     5.311    debouncer/clock_in_IBUF_BUFG
    SLICE_X1Y106         FDSE                                         r  debouncer/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDSE (Prop_fdse_C_Q)         0.419     5.730 r  debouncer/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.870     6.600    debouncer/deb.count_reg_n_0_[3]
    SLICE_X1Y106         LUT4 (Prop_lut4_I2_O)        0.299     6.899 f  debouncer/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.948     7.848    debouncer/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I3_O)        0.124     7.972 f  debouncer/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.609     8.581    debouncer/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X2Y110         LUT4 (Prop_lut4_I1_O)        0.124     8.705 f  debouncer/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=16, routed)          0.830     9.534    debouncer/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y110         LUT5 (Prop_lut5_I3_O)        0.152     9.686 r  debouncer/deb.count[18]_i_1/O
                         net (fo=10, routed)          0.668    10.354    debouncer/deb.count[18]_i_1_n_0
    SLICE_X1Y108         FDSE                                         r  debouncer/deb.count_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.588    15.010    debouncer/clock_in_IBUF_BUFG
    SLICE_X1Y108         FDSE                                         r  debouncer/deb.count_reg[8]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y108         FDSE (Setup_fdse_C_S)       -0.637    14.613    debouncer/deb.count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                  4.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 debouncer/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.784%)  route 0.154ns (45.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.596     1.515    debouncer/clock_in_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  debouncer/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  debouncer/CLEARED_BTN_reg/Q
                         net (fo=2, routed)           0.154     1.810    debouncer/CLEARED_BTN
    SLICE_X1Y112         LUT2 (Prop_lut2_I1_O)        0.045     1.855 r  debouncer/state_i_1/O
                         net (fo=1, routed)           0.000     1.855    debouncer_n_0
    SLICE_X1Y112         FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.867     2.032    clock_in_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  state_reg/C
                         clock pessimism             -0.502     1.529    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.091     1.620    state_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 debouncer/FSM_sequential_BTN_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.596     1.515    debouncer/clock_in_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  debouncer/FSM_sequential_BTN_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  debouncer/FSM_sequential_BTN_state_reg[0]/Q
                         net (fo=7, routed)           0.186     1.866    debouncer/BTN_state__0[0]
    SLICE_X2Y110         LUT5 (Prop_lut5_I1_O)        0.043     1.909 r  debouncer/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.909    debouncer/FSM_sequential_BTN_state[1]_i_1_n_0
    SLICE_X2Y110         FDRE                                         r  debouncer/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.869     2.034    debouncer/clock_in_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  debouncer/FSM_sequential_BTN_state_reg[1]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.131     1.646    debouncer/FSM_sequential_BTN_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debouncer/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.596     1.515    debouncer/clock_in_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  debouncer/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  debouncer/CLEARED_BTN_reg/Q
                         net (fo=2, routed)           0.168     1.825    debouncer/CLEARED_BTN
    SLICE_X1Y110         LUT6 (Prop_lut6_I0_O)        0.045     1.870 r  debouncer/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     1.870    debouncer/CLEARED_BTN_i_1_n_0
    SLICE_X1Y110         FDRE                                         r  debouncer/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.869     2.034    debouncer/clock_in_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  debouncer/CLEARED_BTN_reg/C
                         clock pessimism             -0.518     1.515    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.091     1.606    debouncer/CLEARED_BTN_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 debouncer/FSM_sequential_BTN_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.596     1.515    debouncer/clock_in_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  debouncer/FSM_sequential_BTN_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  debouncer/FSM_sequential_BTN_state_reg[0]/Q
                         net (fo=7, routed)           0.186     1.866    debouncer/BTN_state__0[0]
    SLICE_X2Y110         LUT6 (Prop_lut6_I4_O)        0.045     1.911 r  debouncer/deb.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.911    debouncer/deb.count[0]_i_1_n_0
    SLICE_X2Y110         FDRE                                         r  debouncer/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.869     2.034    debouncer/clock_in_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  debouncer/deb.count_reg[0]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.121     1.636    debouncer/deb.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 debouncer/FSM_sequential_BTN_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.596     1.515    debouncer/clock_in_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  debouncer/FSM_sequential_BTN_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  debouncer/FSM_sequential_BTN_state_reg[0]/Q
                         net (fo=7, routed)           0.186     1.866    debouncer/BTN_state__0[0]
    SLICE_X2Y110         LUT5 (Prop_lut5_I0_O)        0.045     1.911 r  debouncer/FSM_sequential_BTN_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.911    debouncer/FSM_sequential_BTN_state[0]_i_1_n_0
    SLICE_X2Y110         FDRE                                         r  debouncer/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.869     2.034    debouncer/clock_in_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  debouncer/FSM_sequential_BTN_state_reg[0]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.120     1.635    debouncer/FSM_sequential_BTN_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 debouncer/deb.count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.597     1.516    debouncer/clock_in_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  debouncer/deb.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  debouncer/deb.count_reg[11]/Q
                         net (fo=2, routed)           0.133     1.790    debouncer/deb.count_reg_n_0_[11]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.901 r  debouncer/deb.count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    debouncer/data1[11]
    SLICE_X0Y108         FDRE                                         r  debouncer/deb.count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.870     2.035    debouncer/clock_in_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  debouncer/deb.count_reg[11]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.105     1.621    debouncer/deb.count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 debouncer/deb.count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.595     1.514    debouncer/clock_in_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  debouncer/deb.count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  debouncer/deb.count_reg[27]/Q
                         net (fo=2, routed)           0.133     1.788    debouncer/deb.count_reg_n_0_[27]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.899 r  debouncer/deb.count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.899    debouncer/data1[27]
    SLICE_X0Y112         FDRE                                         r  debouncer/deb.count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.867     2.032    debouncer/clock_in_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  debouncer/deb.count_reg[27]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.105     1.619    debouncer/deb.count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 debouncer/deb.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.597     1.516    debouncer/clock_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  debouncer/deb.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  debouncer/deb.count_reg[7]/Q
                         net (fo=2, routed)           0.134     1.791    debouncer/deb.count_reg_n_0_[7]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  debouncer/deb.count_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    debouncer/data1[7]
    SLICE_X0Y107         FDRE                                         r  debouncer/deb.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.870     2.035    debouncer/clock_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  debouncer/deb.count_reg[7]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105     1.621    debouncer/deb.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 debouncer/deb.count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.596     1.515    debouncer/clock_in_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  debouncer/deb.count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  debouncer/deb.count_reg[23]/Q
                         net (fo=3, routed)           0.134     1.790    debouncer/deb.count_reg_n_0_[23]
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.901 r  debouncer/deb.count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    debouncer/data1[23]
    SLICE_X0Y111         FDRE                                         r  debouncer/deb.count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.869     2.034    debouncer/clock_in_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  debouncer/deb.count_reg[23]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.105     1.620    debouncer/deb.count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 debouncer/deb.count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer/deb.count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.596     1.515    debouncer/clock_in_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  debouncer/deb.count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  debouncer/deb.count_reg[19]/Q
                         net (fo=2, routed)           0.134     1.790    debouncer/deb.count_reg_n_0_[19]
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.901 r  debouncer/deb.count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    debouncer/data1[19]
    SLICE_X0Y110         FDRE                                         r  debouncer/deb.count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.869     2.034    debouncer/clock_in_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  debouncer/deb.count_reg[19]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.105     1.620    debouncer/deb.count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y113    led_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y112    state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y110    debouncer/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y110    debouncer/FSM_sequential_BTN_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y110    debouncer/FSM_sequential_BTN_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y110    debouncer/deb.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y108    debouncer/deb.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y108    debouncer/deb.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y108    debouncer/deb.count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    led_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    led_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y110    debouncer/CLEARED_BTN_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y110    debouncer/CLEARED_BTN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110    debouncer/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110    debouncer/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110    debouncer/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110    debouncer/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    led_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    led_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y110    debouncer/CLEARED_BTN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y110    debouncer/CLEARED_BTN_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110    debouncer/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110    debouncer/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110    debouncer/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110    debouncer/FSM_sequential_BTN_state_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.645ns  (logic 3.976ns (70.443%)  route 1.668ns (29.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.704     5.306    clock_in_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  led_reg/Q
                         net (fo=1, routed)           1.668     7.431    led_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    10.951 r  led_OBUF_inst/O
                         net (fo=0)                   0.000    10.951    led
    H17                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.682ns  (logic 1.362ns (81.007%)  route 0.319ns (18.993%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.594     1.513    clock_in_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  led_reg/Q
                         net (fo=1, routed)           0.319     1.974    led_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.195 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     3.195    led
    H17                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncer/deb.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.196ns  (logic 1.631ns (31.389%)  route 3.565ns (68.611%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=7, routed)           2.592     4.099    debouncer/rst_IBUF
    SLICE_X1Y110         LUT5 (Prop_lut5_I0_O)        0.124     4.223 r  debouncer/deb.count[31]_i_1/O
                         net (fo=21, routed)          0.973     5.196    debouncer/deb.count[31]_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  debouncer/deb.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.588     5.010    debouncer/clock_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  debouncer/deb.count_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncer/deb.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.196ns  (logic 1.631ns (31.389%)  route 3.565ns (68.611%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=7, routed)           2.592     4.099    debouncer/rst_IBUF
    SLICE_X1Y110         LUT5 (Prop_lut5_I0_O)        0.124     4.223 r  debouncer/deb.count[31]_i_1/O
                         net (fo=21, routed)          0.973     5.196    debouncer/deb.count[31]_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  debouncer/deb.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.588     5.010    debouncer/clock_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  debouncer/deb.count_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncer/deb.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.196ns  (logic 1.631ns (31.389%)  route 3.565ns (68.611%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=7, routed)           2.592     4.099    debouncer/rst_IBUF
    SLICE_X1Y110         LUT5 (Prop_lut5_I0_O)        0.124     4.223 r  debouncer/deb.count[31]_i_1/O
                         net (fo=21, routed)          0.973     5.196    debouncer/deb.count[31]_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  debouncer/deb.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.588     5.010    debouncer/clock_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  debouncer/deb.count_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncer/deb.count_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.120ns  (logic 1.631ns (31.857%)  route 3.489ns (68.143%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=7, routed)           2.673     4.180    debouncer/rst_IBUF
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.124     4.304 r  debouncer/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.816     5.120    debouncer/deb.count[31]_i_2_n_0
    SLICE_X0Y113         FDRE                                         r  debouncer/deb.count_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.584     5.006    debouncer/clock_in_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  debouncer/deb.count_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncer/deb.count_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.120ns  (logic 1.631ns (31.857%)  route 3.489ns (68.143%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=7, routed)           2.673     4.180    debouncer/rst_IBUF
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.124     4.304 r  debouncer/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.816     5.120    debouncer/deb.count[31]_i_2_n_0
    SLICE_X0Y113         FDRE                                         r  debouncer/deb.count_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.584     5.006    debouncer/clock_in_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  debouncer/deb.count_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncer/deb.count_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.120ns  (logic 1.631ns (31.857%)  route 3.489ns (68.143%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=7, routed)           2.673     4.180    debouncer/rst_IBUF
    SLICE_X1Y110         LUT5 (Prop_lut5_I4_O)        0.124     4.304 r  debouncer/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.816     5.120    debouncer/deb.count[31]_i_2_n_0
    SLICE_X0Y113         FDRE                                         r  debouncer/deb.count_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.584     5.006    debouncer/clock_in_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  debouncer/deb.count_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncer/deb.count_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.069ns  (logic 1.659ns (32.730%)  route 3.410ns (67.270%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=7, routed)           2.673     4.180    debouncer/rst_IBUF
    SLICE_X1Y110         LUT5 (Prop_lut5_I0_O)        0.152     4.332 r  debouncer/deb.count[18]_i_1/O
                         net (fo=10, routed)          0.737     5.069    debouncer/deb.count[18]_i_1_n_0
    SLICE_X1Y106         FDSE                                         r  debouncer/deb.count_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.589     5.011    debouncer/clock_in_IBUF_BUFG
    SLICE_X1Y106         FDSE                                         r  debouncer/deb.count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncer/deb.count_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.069ns  (logic 1.659ns (32.730%)  route 3.410ns (67.270%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=7, routed)           2.673     4.180    debouncer/rst_IBUF
    SLICE_X1Y110         LUT5 (Prop_lut5_I0_O)        0.152     4.332 r  debouncer/deb.count[18]_i_1/O
                         net (fo=10, routed)          0.737     5.069    debouncer/deb.count[18]_i_1_n_0
    SLICE_X1Y106         FDSE                                         r  debouncer/deb.count_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.589     5.011    debouncer/clock_in_IBUF_BUFG
    SLICE_X1Y106         FDSE                                         r  debouncer/deb.count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncer/deb.count_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.069ns  (logic 1.659ns (32.730%)  route 3.410ns (67.270%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=7, routed)           2.673     4.180    debouncer/rst_IBUF
    SLICE_X1Y110         LUT5 (Prop_lut5_I0_O)        0.152     4.332 r  debouncer/deb.count[18]_i_1/O
                         net (fo=10, routed)          0.737     5.069    debouncer/deb.count[18]_i_1_n_0
    SLICE_X1Y106         FDSE                                         r  debouncer/deb.count_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.589     5.011    debouncer/clock_in_IBUF_BUFG
    SLICE_X1Y106         FDSE                                         r  debouncer/deb.count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncer/deb.count_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.069ns  (logic 1.659ns (32.730%)  route 3.410ns (67.270%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=7, routed)           2.673     4.180    debouncer/rst_IBUF
    SLICE_X1Y110         LUT5 (Prop_lut5_I0_O)        0.152     4.332 r  debouncer/deb.count[18]_i_1/O
                         net (fo=10, routed)          0.737     5.069    debouncer/deb.count[18]_i_1_n_0
    SLICE_X1Y106         FDSE                                         r  debouncer/deb.count_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.589     5.011    debouncer/clock_in_IBUF_BUFG
    SLICE_X1Y106         FDSE                                         r  debouncer/deb.count_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            debouncer/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.289ns (28.506%)  route 0.726ns (71.494%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  button_IBUF_inst/O
                         net (fo=7, routed)           0.726     0.970    debouncer/button_IBUF
    SLICE_X1Y110         LUT6 (Prop_lut6_I2_O)        0.045     1.015 r  debouncer/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     1.015    debouncer/CLEARED_BTN_i_1_n_0
    SLICE_X1Y110         FDRE                                         r  debouncer/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.869     2.034    debouncer/clock_in_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  debouncer/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            debouncer/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.289ns (27.018%)  route 0.782ns (72.982%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  button_IBUF_inst/O
                         net (fo=7, routed)           0.782     1.026    debouncer/button_IBUF
    SLICE_X2Y110         LUT6 (Prop_lut6_I0_O)        0.045     1.071 r  debouncer/deb.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.071    debouncer/deb.count[0]_i_1_n_0
    SLICE_X2Y110         FDRE                                         r  debouncer/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.869     2.034    debouncer/clock_in_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  debouncer/deb.count_reg[0]/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            debouncer/deb.count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.189ns  (logic 0.289ns (24.348%)  route 0.899ns (75.652%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  button_IBUF_inst/O
                         net (fo=7, routed)           0.757     1.001    debouncer/button_IBUF
    SLICE_X1Y110         LUT5 (Prop_lut5_I3_O)        0.045     1.046 r  debouncer/deb.count[31]_i_1/O
                         net (fo=21, routed)          0.142     1.189    debouncer/deb.count[31]_i_1_n_0
    SLICE_X0Y111         FDRE                                         r  debouncer/deb.count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.869     2.034    debouncer/clock_in_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  debouncer/deb.count_reg[21]/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            debouncer/deb.count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.189ns  (logic 0.289ns (24.348%)  route 0.899ns (75.652%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  button_IBUF_inst/O
                         net (fo=7, routed)           0.757     1.001    debouncer/button_IBUF
    SLICE_X1Y110         LUT5 (Prop_lut5_I3_O)        0.045     1.046 r  debouncer/deb.count[31]_i_1/O
                         net (fo=21, routed)          0.142     1.189    debouncer/deb.count[31]_i_1_n_0
    SLICE_X0Y111         FDRE                                         r  debouncer/deb.count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.869     2.034    debouncer/clock_in_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  debouncer/deb.count_reg[22]/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            debouncer/deb.count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.189ns  (logic 0.289ns (24.348%)  route 0.899ns (75.652%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  button_IBUF_inst/O
                         net (fo=7, routed)           0.757     1.001    debouncer/button_IBUF
    SLICE_X1Y110         LUT5 (Prop_lut5_I3_O)        0.045     1.046 r  debouncer/deb.count[31]_i_1/O
                         net (fo=21, routed)          0.142     1.189    debouncer/deb.count[31]_i_1_n_0
    SLICE_X0Y111         FDRE                                         r  debouncer/deb.count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.869     2.034    debouncer/clock_in_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  debouncer/deb.count_reg[23]/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            debouncer/deb.count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.189ns  (logic 0.289ns (24.348%)  route 0.899ns (75.652%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  button_IBUF_inst/O
                         net (fo=7, routed)           0.757     1.001    debouncer/button_IBUF
    SLICE_X1Y110         LUT5 (Prop_lut5_I3_O)        0.045     1.046 r  debouncer/deb.count[31]_i_1/O
                         net (fo=21, routed)          0.142     1.189    debouncer/deb.count[31]_i_1_n_0
    SLICE_X0Y111         FDRE                                         r  debouncer/deb.count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.869     2.034    debouncer/clock_in_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  debouncer/deb.count_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncer/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.320ns (25.592%)  route 0.929ns (74.408%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rst_IBUF_inst/O
                         net (fo=7, routed)           0.929     1.204    debouncer/rst_IBUF
    SLICE_X2Y110         LUT5 (Prop_lut5_I4_O)        0.045     1.249 r  debouncer/FSM_sequential_BTN_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.249    debouncer/FSM_sequential_BTN_state[0]_i_1_n_0
    SLICE_X2Y110         FDRE                                         r  debouncer/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.869     2.034    debouncer/clock_in_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  debouncer/FSM_sequential_BTN_state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncer/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.321ns (25.652%)  route 0.929ns (74.348%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rst_IBUF_inst/O
                         net (fo=7, routed)           0.929     1.204    debouncer/rst_IBUF
    SLICE_X2Y110         LUT5 (Prop_lut5_I4_O)        0.046     1.250 r  debouncer/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.250    debouncer/FSM_sequential_BTN_state[1]_i_1_n_0
    SLICE_X2Y110         FDRE                                         r  debouncer/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.869     2.034    debouncer/clock_in_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  debouncer/FSM_sequential_BTN_state_reg[1]/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            debouncer/deb.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.289ns (23.117%)  route 0.963ns (76.883%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  button_IBUF_inst/O
                         net (fo=7, routed)           0.757     1.001    debouncer/button_IBUF
    SLICE_X1Y110         LUT5 (Prop_lut5_I3_O)        0.045     1.046 r  debouncer/deb.count[31]_i_1/O
                         net (fo=21, routed)          0.206     1.252    debouncer/deb.count[31]_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  debouncer/deb.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.867     2.032    debouncer/clock_in_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  debouncer/deb.count_reg[25]/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            debouncer/deb.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.289ns (23.117%)  route 0.963ns (76.883%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  button_IBUF_inst/O
                         net (fo=7, routed)           0.757     1.001    debouncer/button_IBUF
    SLICE_X1Y110         LUT5 (Prop_lut5_I3_O)        0.045     1.046 r  debouncer/deb.count[31]_i_1/O
                         net (fo=21, routed)          0.206     1.252    debouncer/deb.count[31]_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  debouncer/deb.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.867     2.032    debouncer/clock_in_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  debouncer/deb.count_reg[26]/C





