List of CLB Tiles
CLEM_X93Y34
CLEL_R_X93Y34
CLEM_X83Y44
CLEL_R_X83Y44
CLEM_X105Y61
CLEL_R_X105Y61
CLEM_X96Y87
CLEL_R_X96Y87
CLEM_X93Y88
CLEL_R_X93Y88
CLEM_X96Y29
CLEL_R_X96Y29
CLEM_X96Y90
CLEL_R_X96Y90
CLEM_X75Y39
CLEL_R_X75Y39
CLEM_X85Y23
CLEL_R_X85Y23
CLEM_X109Y100
CLEL_R_X109Y100

List of Congested Nets
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U71/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U71/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U71/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[43]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U71/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[42]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U71/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[41]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U71/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[26]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U71/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[24]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U71/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[25]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U71/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[21]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U71/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[11]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U71/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[10]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U71/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[8]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U71/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[9]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U71/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[4]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U71/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[5]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U71/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[1]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U71/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/norm_dist__0[0]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U71/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg_n_0_[10]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U71/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg_n_0_[18]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U71/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg_n_0_[14]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/align_dist[0]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/align_dist[1]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]_0
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din1_buf1[36]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din0_buf1[31]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din0_buf1[32]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din0_buf1[33]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din1_buf1[21]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din0_buf1[20]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din1_buf1[19]
bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/din1_buf1[61]_i_13__0_n_0
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/ALIGN_BLK/MUX_LOOP[1].shifted_temp[50]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_1
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din0_buf1[16]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din0_buf1[18]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din1_buf1[16]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din0_buf1[28]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_4__0_n_0
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din1_buf1[15]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din1_buf1[9]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din0_buf1[10]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/ALIGN_BLK/abs_dist_mux__0[1]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din1_buf1[51]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/aligned_mant_add[42]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/ALIGN_BLK/MUX_LOOP[1].shifted_temp[49]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din0_buf1[7]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din1_buf1[25]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din0_buf1[24]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din0_buf1[11]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din0_buf1[12]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din0_buf1[13]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din0_buf1[8]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din1_buf1[11]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din1_buf1[12]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din1_buf1[13]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din1_buf1[8]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4__0_n_0
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/lrg_mant_z_mux[49]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/lrg_mant_z_mux[51]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din1_buf1[45]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din1_buf1[40]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din1_buf1[3]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din1_buf1[2]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din1_buf1[6]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din1_buf1[7]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din1_buf1[46]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din0_buf1[0]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din0_buf1[2]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din0_buf1[3]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din0_buf1[4]
bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/din1_buf1[61]_i_13_n_0
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/lrg_mant_z_mux[47]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/lrg_mant_z_mux[48]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din0_buf1[44]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_3__0_n_0
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/lrg_mant_z_mux[45]
bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/din0_buf1[61]_i_8_n_0
bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/din0_buf1[11]_i_21_n_0
bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/din0_buf1[54]_i_16__0_n_0
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din0_buf1[40]
bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/reg_588[36]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din0_buf1[43]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din0_buf1[45]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din0_buf1[46]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/din0_buf1[39]
bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/reg_630[36]
bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/din0_buf1[36]_i_9_n_0
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/din0_buf1[35]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/din0_buf1[32]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/din0_buf1[36]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/din0_buf1[31]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/din0_buf1[36]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/din0_buf1[34]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/din1_buf1[35]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/din1_buf1[34]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/din1_buf1[36]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/din0_buf1[33]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/din1_buf1[33]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/din1_buf1[32]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/din1_buf1[33]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/din0_buf1[37]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/din0_buf1[30]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/din1_buf1[37]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD_0
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/din0_buf1[27]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/din1_buf1[47]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_DIST_0_DEL/i_pipe/align_dist_0_mux
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/din0_buf1[27]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/din0_buf1[45]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/din0_buf1[44]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/din1_buf1[45]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/din0_buf1[39]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/din0_buf1[41]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/din0_buf1[30]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/din0_buf1[14]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/din0_buf1[26]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/din1_buf1[30]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/din0_buf1[45]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/din0_buf1[45]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/din1_buf1[44]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/din0_buf1[4]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/din0_buf1[5]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/din0_buf1[6]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/din0_buf1[12]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/din0_buf1[22]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/din0_buf1[23]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/a_frac_del[9]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/b_frac_del[9]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/a_frac_del[8]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/din0_buf1[10]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/din0_buf1[55]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/din1_buf1[54]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/din0_buf1[37]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/din1_buf1[49]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/din1_buf1[40]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/din0_buf1[54]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/din1_buf1[49]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/din1_buf1[50]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/din1_buf1[51]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/din1_buf1[38]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/din0_buf1[40]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/din0_buf1[50]
bd_0_i/hls_inst/inst/ap_CS_fsm_reg[26]_rep__11_n_0
bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_3_0[25]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/din1_buf1[41]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/din0_buf1[41]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/din0_buf1[43]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/din0_buf1[42]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/din0_buf1[43]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/din0_buf1[15]
bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_4_full_dsp_1_U72/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q[1]
bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_4_full_dsp_1_U72/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q[0]
bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_4_full_dsp_1_U72/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q[2]
bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_4_full_dsp_1_U72/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/norm_dist_skew[0]
bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_4_full_dsp_1_U72/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/norm_dist__0[0]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/din1_buf1[13]
bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_4_full_dsp_1_U72/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[22]
bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_4_full_dsp_1_U72/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[6]
bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_4_full_dsp_1_U72/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]
bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_4_full_dsp_1_U72/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CARRYS_OUT[1]
bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_4_full_dsp_1_U72/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[2]
bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_4_full_dsp_1_U72/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[31]
bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_4_full_dsp_1_U72/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[15]
bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_4_full_dsp_1_U72/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg_n_0_[37]
bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_4_full_dsp_1_U72/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[3]
bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_4_full_dsp_1_U72/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[10]
bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_4_full_dsp_1_U72/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[4]
bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/fourth_order_double_sin_cos_K4_U/tmp_3_reg_1731_reg[0]_rep__0[0]
bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_4_full_dsp_1_U72/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg_n_0_[29]
bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_4_full_dsp_1_U72/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg_n_0_[49]
bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_4_full_dsp_1_U72/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg_n_0_[33]
bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_4_full_dsp_1_U72/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg_n_0_[41]
bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_4_full_dsp_1_U72/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_0
bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_4_full_dsp_1_U72/fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].C_MUX.CARRY_MUX_0
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/din0_buf1[39]
bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_42ns_33ns_75_1_1_U2/tmp_3_reg_1731_reg[0]_rep__1
bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_42ns_33ns_75_1_1_U2/tmp_3_reg_1731_reg[0]_rep__1_1
bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_42ns_33ns_75_1_1_U2/tmp_3_reg_1731_reg[0]_rep__1_0
bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_42ns_33ns_75_1_1_U2/tmp_3_reg_1731_reg[0]_rep__1_3
bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_42ns_33ns_75_1_1_U2/tmp_3_reg_1731_reg[0]_rep__1_4
bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_42ns_33ns_75_1_1_U2/tmp_3_reg_1731_reg[0]_rep__1_2
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/din0_buf1[14]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/din0_buf1[13]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/din0_buf1[16]
bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__0/P[16]
bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__0/P[15]
bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__0/P[14]
bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__1/P[4]
bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__1/P[1]
bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__1/P[0]
bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/P[38]
bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/P[37]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/din0_buf1[11]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD_0
bd_0_i/hls_inst/inst/reg_1712[5]
bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/P[36]
bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/P[35]
bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/P[34]
bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/P[33]
bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/P[31]
bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/P[32]
bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/P[30]
bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/P[47]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/a_frac_del[51]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[51]_0[40]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_DIST_0_DEL/i_pipe/align_dist_0_mux
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/din0_buf1[6]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/a_frac_del[31]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/b_frac_del[30]
bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT

