
Selected circuits
===================
 - **Circuit**: 7-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mae parameters
 - **References**: 
   - V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, "Design of power-efficient approximate multipliers for approximate artificial neural networks," 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: [10.1145/2966986.2967021](https://dx.doi.org/10.1145/2966986.2967021)


Parameters of selected circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul7u_pwr_0_277_mae_00_0000 | 0.00 % | 0 % | 0.00 % | 0.00 % | 0 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_277_mae_00_0000_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_277_mae_00_0000_pdk45.v)]  [[C](mul7u_pwr_0_277_mae_00_0000.c)] |
| mul7u_pwr_0_252_mae_00_0299 | 0.03 % | 0.092 % | 82.61 % | 0.98 % | 40 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_252_mae_00_0299_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_252_mae_00_0299_pdk45.v)]  [[C](mul7u_pwr_0_252_mae_00_0299.c)] |
| mul7u_pwr_0_235_mae_00_0515 | 0.051 % | 0.19 % | 87.35 % | 1.44 % | 115 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_235_mae_00_0515_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_235_mae_00_0515_pdk45.v)]  [[C](mul7u_pwr_0_235_mae_00_0515.c)] |
| mul7u_pwr_0_193_mae_00_1400 | 0.14 % | 0.48 % | 94.74 % | 4.12 % | 817 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_193_mae_00_1400_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_193_mae_00_1400_pdk45.v)]  [[C](mul7u_pwr_0_193_mae_00_1400.c)] |
| mul7u_pwr_0_161_mae_00_2428 | 0.24 % | 0.99 % | 95.40 % | 5.32 % | 2487 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_161_mae_00_2428_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_161_mae_00_2428_pdk45.v)]  [[C](mul7u_pwr_0_161_mae_00_2428.c)] |
| mul7u_pwr_0_123_mae_00_4582 | 0.46 % | 1.9 % | 97.53 % | 10.12 % | 8789 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_123_mae_00_4582_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_123_mae_00_4582_pdk45.v)]  [[C](mul7u_pwr_0_123_mae_00_4582.c)] |
| mul7u_pwr_0_065_mae_01_1330 | 1.13 % | 5. % | 98.23 % | 17.68 % | 54027 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_065_mae_01_1330_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_065_mae_01_1330_pdk45.v)]  [[C](mul7u_pwr_0_065_mae_01_1330.c)] |
| mul7u_pwr_0_034_mae_02_2737 | 2.27 % | 9.9 % | 98.31 % | 28.23 % | 215095 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_034_mae_02_2737_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_034_mae_02_2737_pdk45.v)]  [[C](mul7u_pwr_0_034_mae_02_2737.c)] |
| mul7u_pwr_0_007_mae_05_0934 | 5.09 % | 19 % | 98.41 % | 46.83 % | 1110712 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_007_mae_05_0934_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_007_mae_05_0934_pdk45.v)]  [[C](mul7u_pwr_0_007_mae_05_0934.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)
             