/vol/synopsys/fpga/O-2018.09-SP1/bin/c_hdl  -osyn  /home/nmh6120/ce387/CE392/syn/rev_2/synwork/lanedetect_top_comp.srs  -hdllog  /home/nmh6120/ce387/CE392/syn/rev_2/synlog/lanedetect_top_compiler.srr  -encrypt  -mp  4  -prodtype  synplify_premier  -licensetype  synplifypremierdp  -distcompmode 1 -verification_mode 0  -vhdl  -prodtype  synplify_premier  -pqdpadd -verification_mode 0 -infer_seqShift -primux -fixsmult -dspmac -nram -divnmod -continue_on_error -nostructver  -encrypt  -pro  -dmgen  /home/nmh6120/ce387/CE392/syn/rev_2/dm  -lite -proto -ui -fid2 -ram -sharing on -ll 2000 -autosm  -ignore_undefined_lib  -fast_synthesis 0  -lib work /home/nmh6120/ce387/CE392/rtl/grayscale.vhd -lib work /home/nmh6120/ce387/CE392/rtl/lanedetect_top.vhd  -verilog  -prodtype  synplify_premier  -pqdpadd -verification_mode 0 -infer_seqShift -primux -fixsmult -dspmac -nram -divnmod -continue_on_error -nostructver   -I /home/nmh6120/ce387/CE392/syn/  -I /vol/synopsys/fpga/O-2018.09-SP1/lib   -sysv  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v  -encrypt  -pro  -dmgen  /home/nmh6120/ce387/CE392/syn/rev_2/dm  -auto_infer_blackbox 0 -proto -ui -fid2 -ram -sharing on -ll 2000 -autosm  -D_MULTIPLE_FILE_COMPILATION_UNIT_  -fast_synthesis 0  -lib work -fsysv /home/nmh6120/ce387/CE392/rtl/fifo.sv  -jobname  "compiler" 
relcom:/vol/synopsys/fpga/O-2018.09-SP1/bin/c_hdl -osyn ../synwork/lanedetect_top_comp.srs -hdllog ../synlog/lanedetect_top_compiler.srr -encrypt -mp 4 -prodtype synplify_premier -licensetype synplifypremierdp -distcompmode 1 -verification_mode 0 -vhdl -prodtype synplify_premier -pqdpadd -verification_mode 0 -infer_seqShift -primux -fixsmult -dspmac -nram -divnmod -continue_on_error -nostructver -encrypt -pro -dmgen ../dm -lite -proto -ui -fid2 -ram -sharing on -ll 2000 -autosm -ignore_undefined_lib -fast_synthesis 0 -lib work ../../../rtl/grayscale.vhd -lib work ../../../rtl/lanedetect_top.vhd -verilog -prodtype synplify_premier -pqdpadd -verification_mode 0 -infer_seqShift -primux -fixsmult -dspmac -nram -divnmod -continue_on_error -nostructver -I ../../ -I /vol/synopsys/fpga/O-2018.09-SP1/lib -sysv -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v -encrypt -pro -dmgen ../dm -auto_infer_blackbox 0 -proto -ui -fid2 -ram -sharing on -ll 2000 -autosm -D_MULTIPLE_FILE_COMPILATION_UNIT_ -fast_synthesis 0 -lib work -fsysv ../../../rtl/fifo.sv -jobname "compiler"
rc:0 success:1 runtime:4
file:../synwork/lanedetect_top_comp.srs|io:o|time:1744653932|size:8571|exec:0|csum:
file:../synlog/lanedetect_top_compiler.srr|io:o|time:1744653950|size:20906|exec:0|csum:
file:../../../rtl/grayscale.vhd|io:i|time:1744647094|size:2267|exec:0|csum:290FADF41C142129D4E323B3DA8C6B6E
file:../../../rtl/lanedetect_top.vhd|io:i|time:1744653920|size:4023|exec:0|csum:129C137ED44FC38C6C4013A72A8139E2
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v|io:i|time:1543381811|size:761|exec:0|csum:530DBF8BEE396EFE8B33F0255371F1EA
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v|io:i|time:1543381811|size:168277|exec:0|csum:6E29C085D2A2C382F4C51DABDB48F76A
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v|io:i|time:1543381840|size:131|exec:0|csum:6832EE71B40C2B86E4A43BC5063506D9
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v|io:i|time:1543381839|size:2618882|exec:0|csum:84794777C52804010B1D63698E285DB9
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v|io:i|time:1543381839|size:14867|exec:0|csum:01D82E1D5975CD832C9D765243E5182D
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v|io:i|time:1543381839|size:35286|exec:0|csum:C0AAD8CA21730C472D624582C058B929
file:./-fsysv|io:i|time:0|size:-1|exec:0|csum:
file:../../../rtl/fifo.sv|io:i|time:1744603462|size:2419|exec:0|csum:6FFB0B8780BFB785EC7E47257ABD9318
file:/vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/c_hdl|io:i|time:1543382462|size:8760008|exec:1|csum:CF968C540087EF9F5288FFCDBF191EA5
file:/vol/synopsys/fpga/O-2018.09-SP1/bin/c_hdl|io:i|time:1543382354|size:367|exec:1|csum:E52A0D56112AD6C22F02B648B6F508CE
