#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:23:50 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Thu Feb  7 11:26:51 2019
# Process ID: 12613
# Current directory: /home/userfs/q/qj544/w2k/QLight
# Command line: vivado
# Log file: /home/userfs/q/qj544/w2k/QLight/vivado.log
# Journal file: /home/userfs/q/qj544/w2k/QLight/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/system.bd}
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { ap_idle } ]
disconnect_bd_net [get_bd_net ap_idle] [get_bd_pins system_ila_0/probe2]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { ap_done } ]
disconnect_bd_net [get_bd_net ap_done] [get_bd_pins system_ila_0/probe0]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { ap_ready } ]
disconnect_bd_net [get_bd_net ap_ready] [get_bd_pins system_ila_0/probe0]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { axi_vdma_0_M_AXIS_MM2S } ]
disconnect_bd_intf_net [get_bd_intf_net axi_vdma_0_M_AXIS_MM2S] [get_bd_intf_pins system_ila_0/SLOT_0_AXIS]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { v_vid_in_axi4s_0_video_out } ]
disconnect_bd_intf_net [get_bd_intf_net v_vid_in_axi4s_0_video_out] [get_bd_intf_pins system_ila_0/SLOT_0_AXIS]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { axis_subset_converter_in_M_AXIS } ]
disconnect_bd_intf_net [get_bd_intf_net axis_subset_converter_in_M_AXIS] [get_bd_intf_pins system_ila_0/SLOT_0_AXIS]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { axis_subset_converter_in1_M_AXIS } ]
disconnect_bd_intf_net [get_bd_intf_net axis_subset_converter_in1_M_AXIS] [get_bd_intf_pins system_ila_0/SLOT_0_AXIS]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { subsamble_0_stream_process } ]
disconnect_bd_intf_net [get_bd_intf_net subsamble_0_stream_process] [get_bd_intf_pins system_ila_0/SLOT_0_AXIS]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { axis_subset_converter_in2_M_AXIS } ]
disconnect_bd_intf_net [get_bd_intf_net axis_subset_converter_in2_M_AXIS] [get_bd_intf_pins system_ila_0/SLOT_0_AXIS]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
delete_bd_objs [get_bd_intf_nets axis_subset_converter_in1_M_AXIS] [get_bd_intf_nets subsamble_0_stream_process] [get_bd_nets ap_done] [get_bd_nets ap_ready] [get_bd_nets ap_idle] [get_bd_cells subsamble_0]
delete_bd_objs [get_bd_intf_nets axis_subset_converter_in2_M_AXIS] [get_bd_cells axis_subset_converter_in2]
delete_bd_objs [get_bd_intf_nets axis_subset_converter_in_M_AXIS] [get_bd_cells axis_subset_converter_in1]
connect_bd_intf_net [get_bd_intf_pins axis_subset_converter_in/M_AXIS] [get_bd_intf_pins axi_vdma_0/S_AXIS_S2MM]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
file copy -force /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.runs/impl_1/system_wrapper.sysdef /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.sdk/system_wrapper.hdf

launch_sdk -workspace /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.sdk -hwspec /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.sdk/system_wrapper.hdf
