<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Silicon Labs EFM32 CMSIS: EFM32PG1B_RTCC_BitFields</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<h1>EFM32PG1B_RTCC_BitFields</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g03492fdb8e26f57f229c854de3386535">_RTCC_CTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gaae77cb315906f9e21e65f5316460527">_RTCC_CTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x00039F35UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gb499a6480ec2748c958e4b54baeee1a5">RTCC_CTRL_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g5aadf70c5b06d7a2b7b8d8b297dee298">_RTCC_CTRL_ENABLE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gc755bb616f48a3904583655eb53222f3">_RTCC_CTRL_ENABLE_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g7a98ab29b001c4a8f2b0820c64ab901b">_RTCC_CTRL_ENABLE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g2eaae484043790ee888132e50f8980fc">RTCC_CTRL_ENABLE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_ENABLE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g27456c2389fcc4300bb91e340e07838a">RTCC_CTRL_DEBUGRUN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g10d25e56b962b8d91019afea10afe8be">_RTCC_CTRL_DEBUGRUN_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g932a394023a3e38b16a60cb537600a98">_RTCC_CTRL_DEBUGRUN_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g9c9069303adf451df7ee31202b0b4ee0">_RTCC_CTRL_DEBUGRUN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gad4bd278a2d4c808c0ed232691f53dbe">RTCC_CTRL_DEBUGRUN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_DEBUGRUN_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g441d8da534bc05a15d7a00d7f778678f">RTCC_CTRL_PRECCV0TOP</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g30589f5ee72d15eecf5b6d1b7d7fafcf">_RTCC_CTRL_PRECCV0TOP_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ga50a6de41c3aa686659eb880b4d00cdd">_RTCC_CTRL_PRECCV0TOP_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gb9f101f0d809b4acf71479c84f478db1">_RTCC_CTRL_PRECCV0TOP_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gabdd66c8cd834d2ed7c3736976938463">RTCC_CTRL_PRECCV0TOP_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_PRECCV0TOP_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ga6ecd489aa39c7fb459e23377b4272b7">RTCC_CTRL_CCV1TOP</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gcabc0404547a799ae6620d1fb9146f03">_RTCC_CTRL_CCV1TOP_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g43125d460d84f82c24d077d585d1c669">_RTCC_CTRL_CCV1TOP_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g007c38b1a7ceb283b1f522fb0a59980d">_RTCC_CTRL_CCV1TOP_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g1f4e8ebd2efd5c5a988d18c5f9eb0fa6">RTCC_CTRL_CCV1TOP_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CCV1TOP_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g1d147561923d3a53cabbbbd29775c471">_RTCC_CTRL_CNTPRESC_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g37193153c58b3116e8db7ae515f79e3e">_RTCC_CTRL_CNTPRESC_MASK</a>&nbsp;&nbsp;&nbsp;0xF00UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g108b29801984e7a9e5f2b46ed87ba3d0">_RTCC_CTRL_CNTPRESC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g731875c0cf34b16918f6f923a27a2420">_RTCC_CTRL_CNTPRESC_DIV1</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g51e8cb6a2c6baa94886bd7c22a48025c">_RTCC_CTRL_CNTPRESC_DIV2</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g30b3f12e77857aefb32647bb565507cd">_RTCC_CTRL_CNTPRESC_DIV4</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g2dbc4c951a03b1daae7bf44438b8c33f">_RTCC_CTRL_CNTPRESC_DIV8</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g662c4d49b9a1f949e31b414b7e35c3f0">_RTCC_CTRL_CNTPRESC_DIV16</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g264de902d7ee5ca3945920ab1c0062cb">_RTCC_CTRL_CNTPRESC_DIV32</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gfb41b2886e7a3101c8cacc4a7ebc7329">_RTCC_CTRL_CNTPRESC_DIV64</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g53e5b8393f1ca4ab9da3e860ddd69f67">_RTCC_CTRL_CNTPRESC_DIV128</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g6df774bdd865bd4db9080d71052e2aec">_RTCC_CTRL_CNTPRESC_DIV256</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gf948fc9e735b8060e9a3447c13ccef18">_RTCC_CTRL_CNTPRESC_DIV512</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g59d620f3009bfe312b2a0d8bf9892d17">_RTCC_CTRL_CNTPRESC_DIV1024</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g7611ce5836a845d5ef5f6fcee99cd5ed">_RTCC_CTRL_CNTPRESC_DIV2048</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g87d1aa740718e6c256a9531efd69c3c0">_RTCC_CTRL_CNTPRESC_DIV4096</a>&nbsp;&nbsp;&nbsp;0x0000000CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gaec08116bb79814fc75cc69a4d03723b">_RTCC_CTRL_CNTPRESC_DIV8192</a>&nbsp;&nbsp;&nbsp;0x0000000DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g4906d61d754e6acf1ffa8094b5bff6a0">_RTCC_CTRL_CNTPRESC_DIV16384</a>&nbsp;&nbsp;&nbsp;0x0000000EUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g63a968f3e92b3f95a501f00d913411ee">_RTCC_CTRL_CNTPRESC_DIV32768</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g667842ed34058a7d970787042112b0c2">RTCC_CTRL_CNTPRESC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g10a43e0dd95a99c9efd4bf256028febe">RTCC_CTRL_CNTPRESC_DIV1</a>&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV1 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g639fc6d0a17f394e12ca23c5c81304ff">RTCC_CTRL_CNTPRESC_DIV2</a>&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV2 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g27a4db6d0dc8cd4ae3161edbeb7cfe80">RTCC_CTRL_CNTPRESC_DIV4</a>&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV4 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gfa870ce82c917fd088e2e74f70c76ba0">RTCC_CTRL_CNTPRESC_DIV8</a>&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV8 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gfb32e67ffc9d01a407ca01bbaaf2cc57">RTCC_CTRL_CNTPRESC_DIV16</a>&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV16 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g2a38242293225acd503ea3bb2dd5e9bf">RTCC_CTRL_CNTPRESC_DIV32</a>&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV32 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gfa8b162f910aa235c6ffe4b44f1f54cc">RTCC_CTRL_CNTPRESC_DIV64</a>&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV64 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gb26be7a0f8b43832c42bdec8059cb44c">RTCC_CTRL_CNTPRESC_DIV128</a>&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV128 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g4e327bf88d045e8d71892c4d873cc472">RTCC_CTRL_CNTPRESC_DIV256</a>&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV256 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gc73c9f5f61565afbfe634b83497a3cec">RTCC_CTRL_CNTPRESC_DIV512</a>&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV512 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ge89a187a169dee25b4c2392b8d2c628e">RTCC_CTRL_CNTPRESC_DIV1024</a>&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV1024 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g55ba4ffc413f5ff6ae2e6be655d511bf">RTCC_CTRL_CNTPRESC_DIV2048</a>&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV2048 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g41e2093e60b2f6c75bab0e152c760675">RTCC_CTRL_CNTPRESC_DIV4096</a>&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV4096 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g929252e446f13655b28544457584632f">RTCC_CTRL_CNTPRESC_DIV8192</a>&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV8192 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g796613a3d896a132a997d0653a2bf0e2">RTCC_CTRL_CNTPRESC_DIV16384</a>&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV16384 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g09d2f3be38b3fe06bcd517937d002e9d">RTCC_CTRL_CNTPRESC_DIV32768</a>&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV32768 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gf2c9184995c990e0bd3c91a30ad6ef22">RTCC_CTRL_CNTTICK</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g149b7837a40f1639071f847a785864f8">_RTCC_CTRL_CNTTICK_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g756f0e8421dd8d0100c3548cbd9382b7">_RTCC_CTRL_CNTTICK_MASK</a>&nbsp;&nbsp;&nbsp;0x1000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g109a7ca7daf99a0a86ef17d72633df10">_RTCC_CTRL_CNTTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g1e2134404bb38f833a7cd22310510719">_RTCC_CTRL_CNTTICK_PRESC</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g0cc14e205b927c0d8f4da7981d648276">_RTCC_CTRL_CNTTICK_CCV0MATCH</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g3d1afced30db74b2bf42ad925d39e4c3">RTCC_CTRL_CNTTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTTICK_DEFAULT &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g0fd53b46238f61e4e921d3344bc89b4a">RTCC_CTRL_CNTTICK_PRESC</a>&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTTICK_PRESC &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gc87b78c8e061f936a2387d4780227c28">RTCC_CTRL_CNTTICK_CCV0MATCH</a>&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTTICK_CCV0MATCH &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ga76fe1260cb786038f853e1179370e42">RTCC_CTRL_OSCFDETEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 15)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g4e9d50f145cd281010646d2d49016f6b">_RTCC_CTRL_OSCFDETEN_SHIFT</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g78262d91068ab302d8f428caa4cd4945">_RTCC_CTRL_OSCFDETEN_MASK</a>&nbsp;&nbsp;&nbsp;0x8000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g3c3a296c7342e670931652249d2426c0">_RTCC_CTRL_OSCFDETEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gc9f219427e81b60d816f0cbfa4d6984f">RTCC_CTRL_OSCFDETEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_OSCFDETEN_DEFAULT &lt;&lt; 15)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g11f9a314e2d9114b62542e0d8979bf5c">RTCC_CTRL_CNTMODE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g01aaa679c0ab63651a5e6e599adf49c6">_RTCC_CTRL_CNTMODE_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gb833361ded38bd3882cc22fffe59f11c">_RTCC_CTRL_CNTMODE_MASK</a>&nbsp;&nbsp;&nbsp;0x10000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gfc18938606eea9b35309f422f04b5231">_RTCC_CTRL_CNTMODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g342b1a0381a776975bd18c40fa1cbd01">_RTCC_CTRL_CNTMODE_NORMAL</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gb10d2517e909be96fc5345e4bb774284">_RTCC_CTRL_CNTMODE_CALENDAR</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#geea51ce8c3a29ac872af85824cb05f30">RTCC_CTRL_CNTMODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTMODE_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g5294c28c98f0902bcc56acb0f0d6fd55">RTCC_CTRL_CNTMODE_NORMAL</a>&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTMODE_NORMAL &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g4e32ce04fc25271455480207407e6278">RTCC_CTRL_CNTMODE_CALENDAR</a>&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTMODE_CALENDAR &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g9af0517891daa507aa5cc49645887435">RTCC_CTRL_LYEARCORRDIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 17)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gd664cc1714ece5694f10f5a02b25b9f9">_RTCC_CTRL_LYEARCORRDIS_SHIFT</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g5920e35b61e5740d9d2b7477ab5c3013">_RTCC_CTRL_LYEARCORRDIS_MASK</a>&nbsp;&nbsp;&nbsp;0x20000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gacfec0106db07d4ef897213b03cf3c44">_RTCC_CTRL_LYEARCORRDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g227949e59b167642592ae30b35680811">RTCC_CTRL_LYEARCORRDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_LYEARCORRDIS_DEFAULT &lt;&lt; 17)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g0962bccbd610731da9b7bf246d38fc6c">_RTCC_PRECNT_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gc0bb2c0f6de3a3069b775a4fd7251b08">_RTCC_PRECNT_MASK</a>&nbsp;&nbsp;&nbsp;0x00007FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g8cf8f47468636afb62df5deb1427cdea">_RTCC_PRECNT_PRECNT_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g6e5899b4f20de52321dbe5b91b79fcf6">_RTCC_PRECNT_PRECNT_MASK</a>&nbsp;&nbsp;&nbsp;0x7FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g3808cc9b84bf6ab3ee6c373fd3f6228b">_RTCC_PRECNT_PRECNT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gaeeae9b1f304794251ef3cbe483c0d32">RTCC_PRECNT_PRECNT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_PRECNT_PRECNT_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gda1e4ba36032ec6ddd081d776c099a67">_RTCC_CNT_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g20a980e89bca225fd7219950090e197b">_RTCC_CNT_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gc838e60b005e194e2c139aca3d60595e">_RTCC_CNT_CNT_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g723e8ffee48f4c483f35064bfa938add">_RTCC_CNT_CNT_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g5986458757e5c95118872c7d2f3743e3">_RTCC_CNT_CNT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g4e0f24cb18fb5c8ba44e3d1f89c0294f">RTCC_CNT_CNT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_CNT_CNT_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g40751001dda443588a73f080c80948b0">_RTCC_COMBCNT_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g234f8b57884ff582d6a508e7b4f08792">_RTCC_COMBCNT_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g715a66f6edba18e84ee6ad65fe6c0b6b">_RTCC_COMBCNT_PRECNT_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g54f26748ad60128eb056ca0082884f27">_RTCC_COMBCNT_PRECNT_MASK</a>&nbsp;&nbsp;&nbsp;0x7FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gcb801ca1f1286152a9260b6f1e5629a9">_RTCC_COMBCNT_PRECNT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g57b99eef6e8c79acd3e21759d4e12225">RTCC_COMBCNT_PRECNT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_COMBCNT_PRECNT_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g701f3b90e3d83240ecaaf3053a9ac638">_RTCC_COMBCNT_CNTLSB_SHIFT</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g11f8a4f06a97f5695690a375d6cf558b">_RTCC_COMBCNT_CNTLSB_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFF8000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g7d070a1aafc99a9bff10c0f6b279c621">_RTCC_COMBCNT_CNTLSB_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g3f88059240c11fdd653a0d38722a5a27">RTCC_COMBCNT_CNTLSB_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_COMBCNT_CNTLSB_DEFAULT &lt;&lt; 15)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g88d22fa099dbaabd3e37e6bcd38c89c3">_RTCC_TIME_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gca75dfb738ce9e9199bc7c2fc21b3dcf">_RTCC_TIME_MASK</a>&nbsp;&nbsp;&nbsp;0x003F7F7FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g6e027c8bfa2f21dedcbd3afd80505a01">_RTCC_TIME_SECU_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g7cd7ed29b4a1892bddfa4843282f95af">_RTCC_TIME_SECU_MASK</a>&nbsp;&nbsp;&nbsp;0xFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g244e0e9cf67f92293282f51d3c2addda">_RTCC_TIME_SECU_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ga295fbb27d6d5d60e17039555a239e92">RTCC_TIME_SECU_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_TIME_SECU_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gf791f3dfab4cb49a7086086d8efe935b">_RTCC_TIME_SECT_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g7fbd753a57a933577bfdeca6ae10efef">_RTCC_TIME_SECT_MASK</a>&nbsp;&nbsp;&nbsp;0x70UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g8df4bed8f2dfbdb8e53a5fac860b995f">_RTCC_TIME_SECT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g4a5c866d93285cfa398561406ffa21ea">RTCC_TIME_SECT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_TIME_SECT_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g217608e72dbe762c298d833a1859865c">_RTCC_TIME_MINU_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g5af48e303d1fb6d4a4311759f808e354">_RTCC_TIME_MINU_MASK</a>&nbsp;&nbsp;&nbsp;0xF00UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g52d852574d16f9c394cceff2a7730fea">_RTCC_TIME_MINU_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g8e19af0cf2155514f0a58b6e4424e901">RTCC_TIME_MINU_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_TIME_MINU_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g145a1272055d8276a2d30d217010b494">_RTCC_TIME_MINT_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g4c0559b98c48b213a224cb02fc555362">_RTCC_TIME_MINT_MASK</a>&nbsp;&nbsp;&nbsp;0x7000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g55392c8bbf9a475af2d1d59c821716d8">_RTCC_TIME_MINT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g63f3f812d3efd149d5481a735264f2b3">RTCC_TIME_MINT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_TIME_MINT_DEFAULT &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gcc28ffebecb80456ed72344e301964d1">_RTCC_TIME_HOURU_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gf3af80516534e19161d0c361398e3d7c">_RTCC_TIME_HOURU_MASK</a>&nbsp;&nbsp;&nbsp;0xF0000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g5d08e573963a95a567334685f4c4a998">_RTCC_TIME_HOURU_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g1d21bf91d5173e7f9da736d7d669d403">RTCC_TIME_HOURU_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_TIME_HOURU_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ga1c8e5bbd7f4be4df572555bf5c204c1">_RTCC_TIME_HOURT_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g95b542c431671487eb160fd735919ca5">_RTCC_TIME_HOURT_MASK</a>&nbsp;&nbsp;&nbsp;0x300000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g8ea67d473b8f3433c6a417ad1cf52a56">_RTCC_TIME_HOURT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gba310e9e2a89d4547df100ebd53f4aa9">RTCC_TIME_HOURT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_TIME_HOURT_DEFAULT &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g3597515ff36fb2980c24416fc6dd466b">_RTCC_DATE_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g440fa77a287dffc87e4b91bb7aebbf8e">_RTCC_DATE_MASK</a>&nbsp;&nbsp;&nbsp;0x07FF1F3FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g7a87df533195b4d25069f4da21e77ec0">_RTCC_DATE_DAYOMU_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gc35660bff99f2592f46de154255ec9fc">_RTCC_DATE_DAYOMU_MASK</a>&nbsp;&nbsp;&nbsp;0xFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g166f14be13a9fc5f61065b3f9e664135">_RTCC_DATE_DAYOMU_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g8cd5b330ceb007452d93a1a3896a9835">RTCC_DATE_DAYOMU_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_DATE_DAYOMU_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g0265e7b99976939ca491eab4fd8ed66c">_RTCC_DATE_DAYOMT_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g96a69786d4028a415c524db47782e57d">_RTCC_DATE_DAYOMT_MASK</a>&nbsp;&nbsp;&nbsp;0x30UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g15702fb90e2f1d291135c1e4b59419a1">_RTCC_DATE_DAYOMT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g4f1bda56132a3d9b9fa1645b8422bf30">RTCC_DATE_DAYOMT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_DATE_DAYOMT_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g5567eb4c3bc223919674f13bd11b3e10">_RTCC_DATE_MONTHU_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gcadef52fa08b97d62174c63998e6edcd">_RTCC_DATE_MONTHU_MASK</a>&nbsp;&nbsp;&nbsp;0xF00UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g694a2f69fd8a8d7c832939f5b8cb1b95">_RTCC_DATE_MONTHU_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g2b670b57cb8274dd9640af1223457e80">RTCC_DATE_MONTHU_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_DATE_MONTHU_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g16fa3097d6222e15671ebfc950011409">RTCC_DATE_MONTHT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g3b429afde82cccb5fa81f700d7fe948b">_RTCC_DATE_MONTHT_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g00cdfeafa4da987a16f1e686f9a9523d">_RTCC_DATE_MONTHT_MASK</a>&nbsp;&nbsp;&nbsp;0x1000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gef2055256b8aa605731a3bf066c0635f">_RTCC_DATE_MONTHT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g7186f264dbf6277d75bf2a942d62f25d">RTCC_DATE_MONTHT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_DATE_MONTHT_DEFAULT &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g73dfa777540329f99f4e96c43e3e3338">_RTCC_DATE_YEARU_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g1862a23b5778ef4a508b964f1ee84e92">_RTCC_DATE_YEARU_MASK</a>&nbsp;&nbsp;&nbsp;0xF0000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gfc5cd1426a7934c20a8d1d39bb4ee985">_RTCC_DATE_YEARU_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gb5c3b2389e073592d5ea74283e7c7430">RTCC_DATE_YEARU_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_DATE_YEARU_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g9e5343978f3ab2600a853bd86c09eb3d">_RTCC_DATE_YEART_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g132f28bd3ee226c0a8d175a9b338ad2f">_RTCC_DATE_YEART_MASK</a>&nbsp;&nbsp;&nbsp;0xF00000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g0fa8f5560be1c50383ff5cc8b66898ba">_RTCC_DATE_YEART_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g3983ed99aa812422b6f8094129d08a7d">RTCC_DATE_YEART_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_DATE_YEART_DEFAULT &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gad402354921073b24d72a81a343d5e81">_RTCC_DATE_DAYOW_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g02613d4e063c8be839f9328456793e83">_RTCC_DATE_DAYOW_MASK</a>&nbsp;&nbsp;&nbsp;0x7000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gee87c4fe32327c9903259b4d1d70a221">_RTCC_DATE_DAYOW_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g49a3e8ac8169a76f27af0ec0a4fd02e1">RTCC_DATE_DAYOW_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_DATE_DAYOW_DEFAULT &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gaef58318106b28d3e74e62fef7220766">_RTCC_IF_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g9326a3419b3d943fe1c1e5354ab8dcbb">_RTCC_IF_MASK</a>&nbsp;&nbsp;&nbsp;0x000007FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gd2e5310de83bfdf9cd77557d4545548a">RTCC_IF_OF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g1e6de5e0bb26a9da57cd9b46f1a7391f">_RTCC_IF_OF_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g8b7e29d311b9874b790814bc54ad5ffb">_RTCC_IF_OF_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g5a1f00a2824ec3735fbe7e3ae458d703">_RTCC_IF_OF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g07c53acda987e28a1b2cd14648ef64a3">RTCC_IF_OF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IF_OF_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g92ef4c14f1c9ffa6ab4b865678acf7f2">RTCC_IF_CC0</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gd20f0aea915c46a6be6750aed8748871">_RTCC_IF_CC0_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gc4f15bc1a7b8fb157df7ca53fc204b9d">_RTCC_IF_CC0_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g681172194531e181329faeaf10b704b6">_RTCC_IF_CC0_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gfbf17dc36a4877a5b9dab07dc4a2eb8e">RTCC_IF_CC0_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IF_CC0_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g8cbf2cd061bdf8f6f3d155c5b2efe135">RTCC_IF_CC1</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g31fefb0fab3399aa7e52a3096d60533f">_RTCC_IF_CC1_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g8b07d3f89d19f4a8321431363dd35277">_RTCC_IF_CC1_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g56c936020d333e86ee0a3153f8665f0b">_RTCC_IF_CC1_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g468d86649289ebf1bdef3f482caaee3c">RTCC_IF_CC1_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IF_CC1_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gb8c78b59cdf2d615108b2125acc530cb">RTCC_IF_CC2</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g0ce871b1853b62a792f2d7dc676f83fe">_RTCC_IF_CC2_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g12e0d5ea9bbd6705570ea2c3ca7c5272">_RTCC_IF_CC2_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g6aa2258cf0ed6d38bae8f6fc57120fc9">_RTCC_IF_CC2_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gb4ca0ac73b33b268ce82807f6370b2f0">RTCC_IF_CC2_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IF_CC2_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gd23371d97660033b8b0753454dde7558">RTCC_IF_OSCFAIL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g1065512e2e0a82d1d36f9770083c0e83">_RTCC_IF_OSCFAIL_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ge47ae59ead8beec0b8f9e2014deded9c">_RTCC_IF_OSCFAIL_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gc9ea0140a3258399b5c23d20569f28d8">_RTCC_IF_OSCFAIL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gb5bfd8d3f660088511eda7cc6f5c4853">RTCC_IF_OSCFAIL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IF_OSCFAIL_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g84dfdc4819f99939581e5e8438600cc1">RTCC_IF_CNTTICK</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gdaf2f49c8913cece4f01166512a1e222">_RTCC_IF_CNTTICK_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g3a063f6507afb51a125e337d47660ea0">_RTCC_IF_CNTTICK_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gb60fec79dd5111b701743006a11c729e">_RTCC_IF_CNTTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ged5a870294b8bc10ec9f4bff3184a10d">RTCC_IF_CNTTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IF_CNTTICK_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g02a7daa52c8feff88764a72ed37a3395">RTCC_IF_MINTICK</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g73365ddb508f00908107b8cac2402e98">_RTCC_IF_MINTICK_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g8e0535620c7b8392041a143c5d42a2b5">_RTCC_IF_MINTICK_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gd8555455f39447ca7cf5ab876d4a8119">_RTCC_IF_MINTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gbdbda8ee3a046889ce48fe618b922b22">RTCC_IF_MINTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IF_MINTICK_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ge8d56e19d5ef1324f94f15b5ea1a180f">RTCC_IF_HOURTICK</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gb2ceca3a17ef7a2419fdb9b02607ce5b">_RTCC_IF_HOURTICK_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gc87e57327bb70b3bd83bda24a93fa00f">_RTCC_IF_HOURTICK_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g00df12d5662b4d1454aca445e5a885fa">_RTCC_IF_HOURTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g8977792487f94f179b3209f0cfb5b3ed">RTCC_IF_HOURTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IF_HOURTICK_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gcaae9ac09c64c87469aee87d54da2a75">RTCC_IF_DAYTICK</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g7184b065ba491e363d7204a68aa38ac0">_RTCC_IF_DAYTICK_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g46fd1b6e8d1342b9271597d750a67527">_RTCC_IF_DAYTICK_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g5eacff1736764850f4a5bfcfb169fac1">_RTCC_IF_DAYTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g99d1850562e39f7cdcf656d31fa7513a">RTCC_IF_DAYTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IF_DAYTICK_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g6846cebef6cbade5ae871276e7368c32">RTCC_IF_DAYOWOF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ge3404ee0a4e17e20907aeabdd541f82e">_RTCC_IF_DAYOWOF_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g68d46045e6c2b2b000a67e93c874234d">_RTCC_IF_DAYOWOF_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g7c74024f6fc6089ba52fc8b758695052">_RTCC_IF_DAYOWOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g1b6553a8d012aef1af8c1037555f5ff3">RTCC_IF_DAYOWOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IF_DAYOWOF_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g5f88f14ef8321b8b886b58e035f5bcae">RTCC_IF_MONTHTICK</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ga8be51b12fb1cb5a8c33ef2ba9539c8f">_RTCC_IF_MONTHTICK_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gba6dc2e1a6499836d01dfb2ad6617100">_RTCC_IF_MONTHTICK_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gec0972a4be6dec145509a9f7716875c8">_RTCC_IF_MONTHTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g41b0a102291f0e317e9603abca0cb94e">RTCC_IF_MONTHTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IF_MONTHTICK_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g0681f567eeee0a8238907145262d65b4">_RTCC_IFS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g35ae2f28fe8593be935a395aa9a20c9f">_RTCC_IFS_MASK</a>&nbsp;&nbsp;&nbsp;0x000007FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g86003ffe3acd31332a3cf513af8fd531">RTCC_IFS_OF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g8b66b1a158adaaa02073ca296c3caf46">_RTCC_IFS_OF_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gcf2d355cceaf76e09fe9b831c0921694">_RTCC_IFS_OF_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g74a07c2e1af2f34b03dca90c1aa70cb4">_RTCC_IFS_OF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g1bcc47ec0fd1c26345cc9bde06da0a78">RTCC_IFS_OF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IFS_OF_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ge26e226bcc31802089c9222fc155e3c3">RTCC_IFS_CC0</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g44fe0f021b7804a45d21ed63cf90b112">_RTCC_IFS_CC0_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g29c7c3a0df2a12474c5b8b1fd0390434">_RTCC_IFS_CC0_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g67f57a1707025be82d3473e38ccf9328">_RTCC_IFS_CC0_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g5bcd4f9c6d4966e299d8d8f7f3cf2e25">RTCC_IFS_CC0_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IFS_CC0_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ge30c633973f076418d57a0ca0d5aa305">RTCC_IFS_CC1</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g8d17ec07c889d5b7d0385f2f495560d0">_RTCC_IFS_CC1_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g0876c6a95e1839a2f0ed41ef023715a9">_RTCC_IFS_CC1_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ge7e8883655eb7d503342ebe3381779bf">_RTCC_IFS_CC1_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gee4523a8d9ac44df25d2ea9734fd6260">RTCC_IFS_CC1_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IFS_CC1_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gd7aed8f9f6114af8d689a29f5a1fdbe5">RTCC_IFS_CC2</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g8dcf6fc55e72828557bb58a07a5b9b01">_RTCC_IFS_CC2_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g6619b96ef4a10baede57354c69036b59">_RTCC_IFS_CC2_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g91175fb8586f46a4f809340a7f53d1c8">_RTCC_IFS_CC2_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g5a07148f557b12c1afb4fa2cb5a35fa7">RTCC_IFS_CC2_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IFS_CC2_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g1f591480a860bbb1a04582984fa49d8a">RTCC_IFS_OSCFAIL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gfb333173cca901ff8ddef7b66d254a9c">_RTCC_IFS_OSCFAIL_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g517bcc5c0f26fcad49374c518c853b9f">_RTCC_IFS_OSCFAIL_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g37d715ac8cdcaeee2c880f245818af7a">_RTCC_IFS_OSCFAIL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g42fa1caf4a9c9f92b301d95f0b7f8f7c">RTCC_IFS_OSCFAIL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IFS_OSCFAIL_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g17e576532ca58f30dbb42875351f68c3">RTCC_IFS_CNTTICK</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gd227e1b8eb1e8a831c4d45b55ca5df20">_RTCC_IFS_CNTTICK_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g91c2b9bc292cf2ec84770300a94bba6d">_RTCC_IFS_CNTTICK_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g6f81100cc0635f917e2f749e491d4017">_RTCC_IFS_CNTTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g0f136ebd507220eea2a7796a132f8cf0">RTCC_IFS_CNTTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IFS_CNTTICK_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gf6ead4d4e0657e2fe20128aa18c07c85">RTCC_IFS_MINTICK</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gc63a838cbf51fbdea3a87844c770a655">_RTCC_IFS_MINTICK_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g47317154ebf17a0e7b17dbbbbd4bf2ef">_RTCC_IFS_MINTICK_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gcd1c203ab0894cc515ee2de357e8e72c">_RTCC_IFS_MINTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g27e6df2d4c4e7de1fc2d259851cc59fb">RTCC_IFS_MINTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IFS_MINTICK_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g9f6fa3eb83f72e770992334b4b7f4fc5">RTCC_IFS_HOURTICK</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g6b544fd70d1d9b4da2233ca3f2fc2d95">_RTCC_IFS_HOURTICK_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g56970ad4101efe2fbe181c2d2efba9ad">_RTCC_IFS_HOURTICK_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gb762adc3d33b79b2083cb5112d65816b">_RTCC_IFS_HOURTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gedd81066aa47b2806dccb6feb60b61a7">RTCC_IFS_HOURTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IFS_HOURTICK_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g614c82725932cd796b5f4f3fb79bb89a">RTCC_IFS_DAYTICK</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gc7448191af40150128dc6b6b0173f40c">_RTCC_IFS_DAYTICK_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g2f692c3e0dfbdfe5d4bff1869733a68e">_RTCC_IFS_DAYTICK_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g07d62d40b4d8599186fa160a115703cc">_RTCC_IFS_DAYTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g178310cffa86c721e17260ab90f2c3c2">RTCC_IFS_DAYTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IFS_DAYTICK_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g5c16b485d8aff2206b6a975d5ba382ea">RTCC_IFS_DAYOWOF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gb8dd6023a21d194abae29668f0b9f214">_RTCC_IFS_DAYOWOF_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g98de4e65bd4f40f25b0d544bda87e754">_RTCC_IFS_DAYOWOF_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gace7815a93388fbd7ec7e291e4c6a188">_RTCC_IFS_DAYOWOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ga33633c8b140de35258f5268a34ffa82">RTCC_IFS_DAYOWOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IFS_DAYOWOF_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g5a162ad9428777cc69493f734e581693">RTCC_IFS_MONTHTICK</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g0144b80bab0c9c3ce5f48b8f790b46b2">_RTCC_IFS_MONTHTICK_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g29a165b5b4c80ffad9e1703e030a3dc4">_RTCC_IFS_MONTHTICK_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gac793daca33de25ba4f10459bbec9ffb">_RTCC_IFS_MONTHTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g66488a4dc57999517f5418b450dc2cd1">RTCC_IFS_MONTHTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IFS_MONTHTICK_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g0238377b9add05fe0b097a95eedf3c90">_RTCC_IFC_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g17f9e79c6a33d6e8586545fef3acda9b">_RTCC_IFC_MASK</a>&nbsp;&nbsp;&nbsp;0x000007FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g96bed5fc7929d9797c1624ac80b9eb5e">RTCC_IFC_OF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gacdfba40f3689a79ada7c37589bf290a">_RTCC_IFC_OF_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g51e6a42cd7ba34ec890a510d58197c91">_RTCC_IFC_OF_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g10b1d72e1eca2f7ba5397ffa50b5db7d">_RTCC_IFC_OF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g2fd09a382bbd96abeaf7ca9231fa6e93">RTCC_IFC_OF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IFC_OF_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g18713f2a84623811fb180a1bd0898bcd">RTCC_IFC_CC0</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gf2f6099fe84fc9f1244fb6c075ecdc22">_RTCC_IFC_CC0_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gc18d17229fb87509c0f1c445e25bfcb4">_RTCC_IFC_CC0_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g4d65d370127bf50392dd89a65e77ef62">_RTCC_IFC_CC0_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ga01f37472b1d8eec5d726394860618d0">RTCC_IFC_CC0_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IFC_CC0_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gfd5bb0ac94cc72536c17f4c80afc5ebf">RTCC_IFC_CC1</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g137dfee9e97bbac9f3ca38951a9f560d">_RTCC_IFC_CC1_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g7e1502c2c36ba9a3ed58843451e55d99">_RTCC_IFC_CC1_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gd7fe4702fb1f103f90afddaf9b76bb30">_RTCC_IFC_CC1_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g158b312619fa3f6e2212bd65341dd8a3">RTCC_IFC_CC1_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IFC_CC1_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g4776c876dbf5b217775656b850246fdb">RTCC_IFC_CC2</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g0e7ac91deda26d0bcf1006fe201965f1">_RTCC_IFC_CC2_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g25a00d2cc5e537674f76b4877f9bbc71">_RTCC_IFC_CC2_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gf215a9da8bae3ca1fd0c2c177527a285">_RTCC_IFC_CC2_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g355fa3bf85d2c9c766adc6d12f3d0e04">RTCC_IFC_CC2_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IFC_CC2_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g1bd327033d74a845dbfbe3dca4708cfb">RTCC_IFC_OSCFAIL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g7bd59ebb17da9852915e506702b4ce40">_RTCC_IFC_OSCFAIL_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g034a91b19fac29b7a75b73d07c17eea8">_RTCC_IFC_OSCFAIL_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g4c97e9842715aee22f768828533c256b">_RTCC_IFC_OSCFAIL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g1c62e83665b0920f90a683b7ebb21d3c">RTCC_IFC_OSCFAIL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IFC_OSCFAIL_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ga32cbc188651c9e3d1a25fe75782c7cc">RTCC_IFC_CNTTICK</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g0b7ec9d6f5d2070de6512cc17e447dcc">_RTCC_IFC_CNTTICK_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gd28cc1628466e60edcf2f35a13c0c358">_RTCC_IFC_CNTTICK_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gacb9aaf63d57cedc6c7089d70f28f895">_RTCC_IFC_CNTTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gea2a3b7b7521bcd670a41ff540baa51f">RTCC_IFC_CNTTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IFC_CNTTICK_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gdd304e96ddc434e608aa179684c58e0d">RTCC_IFC_MINTICK</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ge8e95707ab587c302d071169fe59aedb">_RTCC_IFC_MINTICK_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g7b16c24949219592c18926d58b039b22">_RTCC_IFC_MINTICK_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ga5f11a54cfc3f9251d1680231345e16c">_RTCC_IFC_MINTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gddb1f3e216ab6eb202ac2f3c7ee11c44">RTCC_IFC_MINTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IFC_MINTICK_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gd2f23b9df9ed19ef7e1627d4dbaa43c4">RTCC_IFC_HOURTICK</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gc1b97adb6e114ffe14b5a77eef768ff1">_RTCC_IFC_HOURTICK_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gbe26a9856b4d39fc12a6f11e7601d646">_RTCC_IFC_HOURTICK_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g5fe824ecb9ba72b81438cd6c9088066e">_RTCC_IFC_HOURTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gbbb65aed1bc2f60b3be0e63a799dadc3">RTCC_IFC_HOURTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IFC_HOURTICK_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gd2feffe60f4b9c27b93b1e831713979d">RTCC_IFC_DAYTICK</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g05b7204eb6a9b088e4e6f8da5a0ce23a">_RTCC_IFC_DAYTICK_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g6821149c400777623d87a795daded1e9">_RTCC_IFC_DAYTICK_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g862e0a5d440ed216db6631734b5af6c1">_RTCC_IFC_DAYTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g08075ba27cb014c6c26dc1c57d20879c">RTCC_IFC_DAYTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IFC_DAYTICK_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g7abce222872436953ec4a1b3a4dfd8b0">RTCC_IFC_DAYOWOF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gd42226c1efe608e5a5ac177b593eace7">_RTCC_IFC_DAYOWOF_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g6fb54b7b4145b52354eccc02852814b8">_RTCC_IFC_DAYOWOF_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g19401162c0cd020bacbcbd95583a5b93">_RTCC_IFC_DAYOWOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gcf176ce93ce182d324553b0905506ecc">RTCC_IFC_DAYOWOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IFC_DAYOWOF_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g133e1acd6f00c915f16c9721882ec9be">RTCC_IFC_MONTHTICK</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g86422a33875e120c463d8924085b6734">_RTCC_IFC_MONTHTICK_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gd6a7152414fe4a33a07a0b77fc092cd1">_RTCC_IFC_MONTHTICK_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g49ed65b1cb4e72ba592442e7131a51cc">_RTCC_IFC_MONTHTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gb1fdd6f1e3074f18a1f8d433fe282c28">RTCC_IFC_MONTHTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IFC_MONTHTICK_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g5792394b0604e3a96ce90d61d5d5e818">_RTCC_IEN_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g1e896733947153a8db80e368f78ba8f5">_RTCC_IEN_MASK</a>&nbsp;&nbsp;&nbsp;0x000007FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gd1cdee5328e3b72c09f18bebf2db0330">RTCC_IEN_OF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g3520b124f53e81b508121adc58458d5c">_RTCC_IEN_OF_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gf83bdc6f25bd03d25b0d76fddcd97c47">_RTCC_IEN_OF_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g2ea63ddc02219611d43e03976c493020">_RTCC_IEN_OF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g65c673e3cabdfbc197c9e50ca5137bf5">RTCC_IEN_OF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IEN_OF_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gb4da63b524e105ceb83f6807eaecb238">RTCC_IEN_CC0</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g41cab8a2e5988b8771ef91e06f95193a">_RTCC_IEN_CC0_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g5b3d6873a129e5d19f35fa48aac2ed53">_RTCC_IEN_CC0_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g0896736f5c4f66256feddf8f14f3f8a8">_RTCC_IEN_CC0_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g026a00241198ebfd68be8dc833710c0d">RTCC_IEN_CC0_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IEN_CC0_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g9b9c0fc3c685ad1d183c6046776510b1">RTCC_IEN_CC1</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g670514b4fd63d8cd5d0b0010e0fc4e75">_RTCC_IEN_CC1_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g6c8757f781cc4377f00aa9e24db2a13f">_RTCC_IEN_CC1_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g6d095478016466c976fb696a717f96d1">_RTCC_IEN_CC1_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gda727abd36a3ef5d6f4d9e8c66b0c438">RTCC_IEN_CC1_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IEN_CC1_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gb1b57e1f991fdae95f028ce4895ec633">RTCC_IEN_CC2</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g7b60c54842637998a99c999033c71ee5">_RTCC_IEN_CC2_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g00298a8665e172295e115e80b977a304">_RTCC_IEN_CC2_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g2f79f2f5d693fabffa49526582fb631c">_RTCC_IEN_CC2_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ga4fe5d54b9a4ecf3037c00aa24b6aa24">RTCC_IEN_CC2_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IEN_CC2_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ga376996b6dda11b2d6f73d2c67b59236">RTCC_IEN_OSCFAIL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gd9e38ecd6e940d57b4409c5c23572a45">_RTCC_IEN_OSCFAIL_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ga86b16ef320d7d9456b4b38841e54f5b">_RTCC_IEN_OSCFAIL_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g897c304040b822b497ffa76ae5cc7ead">_RTCC_IEN_OSCFAIL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g376d32464b9f0ec8ef76e29dcbd09f96">RTCC_IEN_OSCFAIL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IEN_OSCFAIL_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g0ac2eb46d864657ccc61e7c7032e11a7">RTCC_IEN_CNTTICK</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g7840dbb6d6c85021a0931fb6fc97d9ed">_RTCC_IEN_CNTTICK_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g5493ee6b4b066ab7e55a1e354f457ea8">_RTCC_IEN_CNTTICK_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g86df3d4c3dcd4acbdd7973f004f89834">_RTCC_IEN_CNTTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g9673de035ec56e58d6a0c548542d0405">RTCC_IEN_CNTTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IEN_CNTTICK_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g671337a317c32e89898f36842e279d46">RTCC_IEN_MINTICK</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gc2bee80e916dd69cac26f850f5e73ebb">_RTCC_IEN_MINTICK_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g414cf74344962076e4c3832721b406f7">_RTCC_IEN_MINTICK_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gcd8215e5e1d76c5092f6f65e6d3176ba">_RTCC_IEN_MINTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gfba58775944c47fb52ab1c41a1ecd400">RTCC_IEN_MINTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IEN_MINTICK_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gbae6e91416679fa8a5a28d15d2bd91f5">RTCC_IEN_HOURTICK</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g1a472acb27b88561c8393f1fcd1fd239">_RTCC_IEN_HOURTICK_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gd8a461d179568206e751ad5c4ed3a5cc">_RTCC_IEN_HOURTICK_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g94c88412b95bd7eeddf011845175c07c">_RTCC_IEN_HOURTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gb3debddb90bce2b37b32b1bce49cad0d">RTCC_IEN_HOURTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IEN_HOURTICK_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gcd1bd320d665afa000cef247f2b15e34">RTCC_IEN_DAYTICK</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ge93eacbf178f7df63f41863a61ab5f2b">_RTCC_IEN_DAYTICK_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gd139040e2a715a0b176cfdca44869af5">_RTCC_IEN_DAYTICK_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g5c272de44f6dba03f910ac9a5fa3a517">_RTCC_IEN_DAYTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g00118e2162f67aebd9a151a239c8c0b7">RTCC_IEN_DAYTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IEN_DAYTICK_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g8fd681d49f9f82e4d056b19d09d9014d">RTCC_IEN_DAYOWOF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g02d8cba5278478eab96c717167a396f3">_RTCC_IEN_DAYOWOF_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gfb62019488075b8671b12ae48fbe01e6">_RTCC_IEN_DAYOWOF_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g7c15658291ea81a300798b3763a754c6">_RTCC_IEN_DAYOWOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gc1f4e79033961f8182b0ee7ed3fe43d9">RTCC_IEN_DAYOWOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IEN_DAYOWOF_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g256162125f8963984425d5f46bc59299">RTCC_IEN_MONTHTICK</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gc0179c28a940641ff1ac7d8a7a6f323a">_RTCC_IEN_MONTHTICK_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g17b0b7d217c958814f1a921df0176ab7">_RTCC_IEN_MONTHTICK_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g9eb4c8e284fedee3b88fb3e410af6800">_RTCC_IEN_MONTHTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gbe0bf2022d50407dd4172edb3fde8e51">RTCC_IEN_MONTHTICK_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_IEN_MONTHTICK_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g5c86f6f9d5c39b88de6491c7099e02c3">_RTCC_STATUS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g2f31bc6be2cf68ef446d05e07515d663">_RTCC_STATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gddfb6f7b44429a22cd5f2d337cdfb954">_RTCC_CMD_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g7e22f87a646c68fcf4203520c0d4d84d">_RTCC_CMD_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gb2801c96ae40995c0b370b8540a4600d">RTCC_CMD_CLRSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gb95ed1d897ec4a778f252d4c38de8838">_RTCC_CMD_CLRSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g771725e673e59da51f7f6affc7bd8a31">_RTCC_CMD_CLRSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ga1fe2d02d668569fde83cb7bbd0430f6">_RTCC_CMD_CLRSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gcdb0d4325934c8662f6a6cf390759fa1">RTCC_CMD_CLRSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_CMD_CLRSTATUS_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g92d2f60ff42de5df2f0285a254fa7abe">_RTCC_SYNCBUSY_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g602d588228f7f8574e76ffc287725e2f">_RTCC_SYNCBUSY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gbf92535429b93fd3018d78aadc10b04f">RTCC_SYNCBUSY_CMD</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g5e7be37ae4da6270c5a071ea0a8c2164">_RTCC_SYNCBUSY_CMD_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g392732870c091534af5233354816a924">_RTCC_SYNCBUSY_CMD_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gf7342fbfbb5eaf2d9b810f3e7becf5a5">_RTCC_SYNCBUSY_CMD_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g3ac23965766d1b07806707760c1adb2f">RTCC_SYNCBUSY_CMD_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_SYNCBUSY_CMD_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g9674e1a250686af6755ef4988e320243">_RTCC_POWERDOWN_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g64a668bba02f87ced7e9a9237f729a58">_RTCC_POWERDOWN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g0e616b878ac4b2ef44e2ba0c715ea509">RTCC_POWERDOWN_RAM</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g5c9d0be75812396c57c0658b1d7629c9">_RTCC_POWERDOWN_RAM_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g116d7fa44f7de91ce5a18603ff33ed1d">_RTCC_POWERDOWN_RAM_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g7f199c72fee24dfb4247355aae3bbb64">_RTCC_POWERDOWN_RAM_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gdc7ef2f28f00476cb6f79352d8749a37">RTCC_POWERDOWN_RAM_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_POWERDOWN_RAM_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g9912a542a0f5874df9ad9eb5f902687c">_RTCC_LOCK_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#geabfbc48e110cdbcb06f0e4c69500741">_RTCC_LOCK_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gf53bc10d847e6bf11518bbff78ea54bc">_RTCC_LOCK_LOCKKEY_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gc20a2e070c146b278f6d1913e95d8f95">_RTCC_LOCK_LOCKKEY_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gd17e1018fd66df3bc85d04acc373eaa3">_RTCC_LOCK_LOCKKEY_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gca0b542279abc811b8daf788eec3518b">_RTCC_LOCK_LOCKKEY_LOCK</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g06004cc6aa38f7cc5df8c36b6e798c74">_RTCC_LOCK_LOCKKEY_UNLOCKED</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ga302e7c11703ed4f9c458264178a8d87">_RTCC_LOCK_LOCKKEY_LOCKED</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ga4a0fb64334e4cb325a4743788d581f7">_RTCC_LOCK_LOCKKEY_UNLOCK</a>&nbsp;&nbsp;&nbsp;0x0000AEE8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gf863883506600743d033c7805b3b6ba4">RTCC_LOCK_LOCKKEY_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_LOCK_LOCKKEY_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g7c8d318cd2054a98d93eb88079aeeb63">RTCC_LOCK_LOCKKEY_LOCK</a>&nbsp;&nbsp;&nbsp;(_RTCC_LOCK_LOCKKEY_LOCK &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gd699a3d4c6c2b2c9ae4ec07f31e13b55">RTCC_LOCK_LOCKKEY_UNLOCKED</a>&nbsp;&nbsp;&nbsp;(_RTCC_LOCK_LOCKKEY_UNLOCKED &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g9d6825e55324705388bf32deeb82f0ed">RTCC_LOCK_LOCKKEY_LOCKED</a>&nbsp;&nbsp;&nbsp;(_RTCC_LOCK_LOCKKEY_LOCKED &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gc82a22c7d02e7fd330e135c349801a9e">RTCC_LOCK_LOCKKEY_UNLOCK</a>&nbsp;&nbsp;&nbsp;(_RTCC_LOCK_LOCKKEY_UNLOCK &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g0962e1b65a5da4af626cf744589ab282">_RTCC_EM4WUEN_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ga4b0990c100bee84a0304f56011dccc3">_RTCC_EM4WUEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gbace8dba6025ad4992878a7358ec8498">RTCC_EM4WUEN_EM4WU</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g83fdb3011f4558a2133336bd446e7e8f">_RTCC_EM4WUEN_EM4WU_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gd9529bcaa613ab8819c5c7899c261ab5">_RTCC_EM4WUEN_EM4WU_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g3487e9d981bd5e4e4937810b6cb65b08">_RTCC_EM4WUEN_EM4WU_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g8fb70607adc5d9ec9e42e4e0b3439b53">RTCC_EM4WUEN_EM4WU_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_EM4WUEN_EM4WU_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g48aaa776873808a9f555cbf5a619a0de">_RTCC_CC_CTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g4ddd30dd5897cd58df91a93952b88442">_RTCC_CC_CTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x0003FBFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g47a94f719a8077fad1fcc9c81a782cff">_RTCC_CC_CTRL_MODE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g3d20009d158aeadd89e6b043326d0f04">_RTCC_CC_CTRL_MODE_MASK</a>&nbsp;&nbsp;&nbsp;0x3UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ge44652d73cf6cf3700d3e5598c97d319">_RTCC_CC_CTRL_MODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g851769c5550b4ac4c88276cd5579b5de">_RTCC_CC_CTRL_MODE_OFF</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g34dbdcd99eb0b5cd53042fec6a8f9f29">_RTCC_CC_CTRL_MODE_INPUTCAPTURE</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g6aa71540e09a5041abe2c7a974584f02">_RTCC_CC_CTRL_MODE_OUTPUTCOMPARE</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g4eb25f9741560972ce09a8f77ca5be7b">RTCC_CC_CTRL_MODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_MODE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g4ee0366a2afc15ffbe1c65095a0e1109">RTCC_CC_CTRL_MODE_OFF</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_MODE_OFF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g35fb9e627fed69c47367df62d77e2efe">RTCC_CC_CTRL_MODE_INPUTCAPTURE</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_MODE_INPUTCAPTURE &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g039c3d321c7f265fdb2f3322a80bfe34">RTCC_CC_CTRL_MODE_OUTPUTCOMPARE</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_MODE_OUTPUTCOMPARE &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gd7282d079ad65eb0a49769e091f4f3fe">_RTCC_CC_CTRL_CMOA_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g1b875f3e4693c9a93089a52beec35f3e">_RTCC_CC_CTRL_CMOA_MASK</a>&nbsp;&nbsp;&nbsp;0xCUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g5a1e7cc213a533e136ee508274f965f5">_RTCC_CC_CTRL_CMOA_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g3bbf5e924c61f8b1cd1d409f29c4fdd7">_RTCC_CC_CTRL_CMOA_PULSE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g9521d7ceb10cc5c5466680257e0654a9">_RTCC_CC_CTRL_CMOA_TOGGLE</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g571bfe1e087769bb32997a06547e2d28">_RTCC_CC_CTRL_CMOA_CLEAR</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g9e3dd0466114ea1f6d2de8ca68df0b97">_RTCC_CC_CTRL_CMOA_SET</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g749e9f406e319eb34d7b50d1f99d4e05">RTCC_CC_CTRL_CMOA_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_CMOA_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g6bf067c833dc44cf33ca35fb22097d39">RTCC_CC_CTRL_CMOA_PULSE</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_CMOA_PULSE &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g2cd2c7ff8d21e503ec897d1d0c45258d">RTCC_CC_CTRL_CMOA_TOGGLE</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_CMOA_TOGGLE &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gb0664fd6ba14d54f59eec14ae97b1939">RTCC_CC_CTRL_CMOA_CLEAR</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_CMOA_CLEAR &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g5e1863faf37f7221df9a3de10990b429">RTCC_CC_CTRL_CMOA_SET</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_CMOA_SET &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gf4b28a9c3cfc4ad4a7f66bf669b64932">_RTCC_CC_CTRL_ICEDGE_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g3fed5d596591b134e96c0a3d76fdce09">_RTCC_CC_CTRL_ICEDGE_MASK</a>&nbsp;&nbsp;&nbsp;0x30UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g9034c79443e26663b370f9e93b4db8c1">_RTCC_CC_CTRL_ICEDGE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g6303ef75d738c34b5159eb0804d5ea0b">_RTCC_CC_CTRL_ICEDGE_RISING</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gffec33c394b23fd5b89495384856aac1">_RTCC_CC_CTRL_ICEDGE_FALLING</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g2286785a69f6409ce462e49b4ea0d759">_RTCC_CC_CTRL_ICEDGE_BOTH</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gec9a2de4a51da8306cd13c8edb25e151">_RTCC_CC_CTRL_ICEDGE_NONE</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ga43487209c01a2dc9f876877e6cab8b2">RTCC_CC_CTRL_ICEDGE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_ICEDGE_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gc73edbf1861ad7cfb5108366e23a8bfb">RTCC_CC_CTRL_ICEDGE_RISING</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_ICEDGE_RISING &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g553de0fc30762381b4f0988a91a3701f">RTCC_CC_CTRL_ICEDGE_FALLING</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_ICEDGE_FALLING &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g27b804be072bb16864bc7a4c270ad6a7">RTCC_CC_CTRL_ICEDGE_BOTH</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_ICEDGE_BOTH &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gf65c394f4a38da32400c75f47ffb96f4">RTCC_CC_CTRL_ICEDGE_NONE</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_ICEDGE_NONE &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g0501a299381a839ffb89b18cc733c0e8">_RTCC_CC_CTRL_PRSSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g765c9513a19a12b0cb7b0628692b2ce8">_RTCC_CC_CTRL_PRSSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x3C0UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g292f9743504c0fdeb1afe038476ab145">_RTCC_CC_CTRL_PRSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g61dd05f784b12be0c8ffedfecd8de915">_RTCC_CC_CTRL_PRSSEL_PRSCH0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g7e25f0d7dd8307cdbd82353b103caf18">_RTCC_CC_CTRL_PRSSEL_PRSCH1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g9d89f68683016283463baad7a60b02e1">_RTCC_CC_CTRL_PRSSEL_PRSCH2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g9cb954bb09831a5451ae76108dbf290f">_RTCC_CC_CTRL_PRSSEL_PRSCH3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g7dc0b9ae5899dfb91409985ece427b70">_RTCC_CC_CTRL_PRSSEL_PRSCH4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gd3397344c6b71469644f4dfbeb54e4ed">_RTCC_CC_CTRL_PRSSEL_PRSCH5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gde0217a6b0ce3739f5922e73a9853fed">_RTCC_CC_CTRL_PRSSEL_PRSCH6</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g3a6910400fc7bea6704b71ec9798c775">_RTCC_CC_CTRL_PRSSEL_PRSCH7</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g218792cc65e8567a84571f9a25a1d87a">_RTCC_CC_CTRL_PRSSEL_PRSCH8</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g84a4f642186e0f72022b09c3c2f2a333">_RTCC_CC_CTRL_PRSSEL_PRSCH9</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g2e4d795df1dbfb18f71864f2b958e185">_RTCC_CC_CTRL_PRSSEL_PRSCH10</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g6c9559980685b1032446293c594fc287">_RTCC_CC_CTRL_PRSSEL_PRSCH11</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gabb56f78573ac6b581ab5c641f4a5db0">RTCC_CC_CTRL_PRSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_PRSSEL_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g6455c0a65c3bd4517de62a320f0b1985">RTCC_CC_CTRL_PRSSEL_PRSCH0</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_PRSSEL_PRSCH0 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gd9109a15b86d512755baab7f760821f9">RTCC_CC_CTRL_PRSSEL_PRSCH1</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_PRSSEL_PRSCH1 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g9ba9397b8168dbaae047aff9ddc6a6a3">RTCC_CC_CTRL_PRSSEL_PRSCH2</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_PRSSEL_PRSCH2 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gbb4a360d6f296b9773067921346bebc8">RTCC_CC_CTRL_PRSSEL_PRSCH3</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_PRSSEL_PRSCH3 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g7196a5355f753a8003a541af6c8b3200">RTCC_CC_CTRL_PRSSEL_PRSCH4</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_PRSSEL_PRSCH4 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gba8ed2509bf8353f72b55336f8de1256">RTCC_CC_CTRL_PRSSEL_PRSCH5</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_PRSSEL_PRSCH5 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g5352cbf717ff2c60109f21a33e78f752">RTCC_CC_CTRL_PRSSEL_PRSCH6</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_PRSSEL_PRSCH6 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g428ffd179b0730421df784056c8672f3">RTCC_CC_CTRL_PRSSEL_PRSCH7</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_PRSSEL_PRSCH7 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gcfdb616196f0bd07883a44a8e3b58014">RTCC_CC_CTRL_PRSSEL_PRSCH8</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_PRSSEL_PRSCH8 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g9e58b435b21296cf502a7342390118a7">RTCC_CC_CTRL_PRSSEL_PRSCH9</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_PRSSEL_PRSCH9 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g53c564dd13065057f46e844c3dd4000e">RTCC_CC_CTRL_PRSSEL_PRSCH10</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_PRSSEL_PRSCH10 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gf89c8e9f11112fdd6ca125fa47f2f6df">RTCC_CC_CTRL_PRSSEL_PRSCH11</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_PRSSEL_PRSCH11 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ga39f1068773af0b7494a5679e0dab8cc">RTCC_CC_CTRL_COMPBASE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g32da2ee406acb91a985b28d4d54fdefe">_RTCC_CC_CTRL_COMPBASE_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g73331412df30cd32bddfd8670f397917">_RTCC_CC_CTRL_COMPBASE_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gcae1c891288121524154f7689bb2e250">_RTCC_CC_CTRL_COMPBASE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gc134c2cc9bd686621229a8aa398eac5d">_RTCC_CC_CTRL_COMPBASE_CNT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gb31c47bb5c438993e0c5f393700ebb00">_RTCC_CC_CTRL_COMPBASE_PRECNT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g5f88a9778fb03b95938d43a785bc1ff3">RTCC_CC_CTRL_COMPBASE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_COMPBASE_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g010005fc90e3162b049a82ae22503759">RTCC_CC_CTRL_COMPBASE_CNT</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_COMPBASE_CNT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g411e576aa9a0b7ae25f365d056186106">RTCC_CC_CTRL_COMPBASE_PRECNT</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_COMPBASE_PRECNT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g3c558be2bc4bd9f62475d4dc449ada9a">_RTCC_CC_CTRL_COMPMASK_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ge29c28c478e2c94ff6b18b56011000e3">_RTCC_CC_CTRL_COMPMASK_MASK</a>&nbsp;&nbsp;&nbsp;0x1F000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g3ba5c81f12f3e7ff4832e909ba4a0120">_RTCC_CC_CTRL_COMPMASK_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g3686fbf78899b9133d70bcaac23a10e2">RTCC_CC_CTRL_COMPMASK_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_COMPMASK_DEFAULT &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gea23f36b8aabf4fadb2a13ba67113dbe">RTCC_CC_CTRL_DAYCC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 17)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g3f186695e8c72490850f320b55db7187">_RTCC_CC_CTRL_DAYCC_SHIFT</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g095934b4a435f7f040962cb701c4c070">_RTCC_CC_CTRL_DAYCC_MASK</a>&nbsp;&nbsp;&nbsp;0x20000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gbd1b5b77b82c0dd2ad99413de5107246">_RTCC_CC_CTRL_DAYCC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g2413080a0b26111b4c1d85ba42632d54">_RTCC_CC_CTRL_DAYCC_MONTH</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ge908ae010dd4f004a006610b4b7ce8fb">_RTCC_CC_CTRL_DAYCC_WEEK</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gabe5e88264f14a361d1e828934cd5e38">RTCC_CC_CTRL_DAYCC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_DAYCC_DEFAULT &lt;&lt; 17)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ga920022017e3f3a4e654f3b15d15f173">RTCC_CC_CTRL_DAYCC_MONTH</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_DAYCC_MONTH &lt;&lt; 17)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g8c8c82a21b1a94a15df25dcc10a43e37">RTCC_CC_CTRL_DAYCC_WEEK</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_DAYCC_WEEK &lt;&lt; 17)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gce594a2fc0ef826b9da6d98543b56bd8">_RTCC_CC_CCV_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g35b1c7464a4f07c51300399bb21c04cf">_RTCC_CC_CCV_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g1cc9b661b8d697acb512107a5e85ffa0">_RTCC_CC_CCV_CCV_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g3c3bf0c2ecc1f55fc8b59a05cc962748">_RTCC_CC_CCV_CCV_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gc545503f0041984109404d5a9bda947f">_RTCC_CC_CCV_CCV_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gdc3a1611e7cb0e2161441b6b2f02d896">RTCC_CC_CCV_CCV_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_CCV_CCV_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gf240221ea5a1f40f10dd67b1f6693430">_RTCC_CC_TIME_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gb38e63dc3fb6b4ad9795152a6d54381c">_RTCC_CC_TIME_MASK</a>&nbsp;&nbsp;&nbsp;0x003F7F7FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g43ad15a09cebdb02437bc24de93fac85">_RTCC_CC_TIME_SECU_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gde6ccc59c14878c2c31d71b3032c91ad">_RTCC_CC_TIME_SECU_MASK</a>&nbsp;&nbsp;&nbsp;0xFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g4293ea185e53b15c64ef0ac69a78d551">_RTCC_CC_TIME_SECU_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gf74bae92191d3bd3fe2a4b3dd6c8284d">RTCC_CC_TIME_SECU_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_TIME_SECU_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g5bc943791bbf04c5f4c6cd0fd6b60b40">_RTCC_CC_TIME_SECT_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g96451441c5fb9fd2c6c266d08f687fd6">_RTCC_CC_TIME_SECT_MASK</a>&nbsp;&nbsp;&nbsp;0x70UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g2bd347f8794366fa88249e9c536b40c1">_RTCC_CC_TIME_SECT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g574976d706a6a87e2365a4f6fe52b7cd">RTCC_CC_TIME_SECT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_TIME_SECT_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g53ec0ebe5fa10cc472d2d6d5bf1c63ff">_RTCC_CC_TIME_MINU_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gd8f9b86022a2030aaf7dce44da73a77a">_RTCC_CC_TIME_MINU_MASK</a>&nbsp;&nbsp;&nbsp;0xF00UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g26ba271435dc3607783d911772813f12">_RTCC_CC_TIME_MINU_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g6ffef024b20eb51c6cd311956950f599">RTCC_CC_TIME_MINU_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_TIME_MINU_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g59fbec4f20100570a3fdda010fa8a311">_RTCC_CC_TIME_MINT_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g1d95892742afd1125216922520896759">_RTCC_CC_TIME_MINT_MASK</a>&nbsp;&nbsp;&nbsp;0x7000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gc035af4705b18e65808579545351748c">_RTCC_CC_TIME_MINT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g0686be26355315db55897a57f2ea5279">RTCC_CC_TIME_MINT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_TIME_MINT_DEFAULT &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gde40bc73653397f29816c9523533e03a">_RTCC_CC_TIME_HOURU_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g99058522294ff55580e3d8cf17c37b8c">_RTCC_CC_TIME_HOURU_MASK</a>&nbsp;&nbsp;&nbsp;0xF0000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g81e3dd84b8426dd08b93ad091d7a1126">_RTCC_CC_TIME_HOURU_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gc5ff71b48e6250b5968b3ed3b4f8c5e5">RTCC_CC_TIME_HOURU_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_TIME_HOURU_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gc7743fd58b803420658871b59ac86d75">_RTCC_CC_TIME_HOURT_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g24ec95b42b5b307f5407da06d7d26a7f">_RTCC_CC_TIME_HOURT_MASK</a>&nbsp;&nbsp;&nbsp;0x300000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g64f2c9a22d1b1d9b9dec8a4ce061556c">_RTCC_CC_TIME_HOURT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gd65d83e848db24513f8b39da957958af">RTCC_CC_TIME_HOURT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_TIME_HOURT_DEFAULT &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gc5147e6206547611b2f4b2a6ace2528f">_RTCC_CC_DATE_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g7b955f9812b06ab17e2a744f9c5c1ce5">_RTCC_CC_DATE_MASK</a>&nbsp;&nbsp;&nbsp;0x00001F3FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g1dfc82682da21ac36053cdadf248e2c7">_RTCC_CC_DATE_DAYU_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gc199fd92ead9ec2eb3756db2dc3f5435">_RTCC_CC_DATE_DAYU_MASK</a>&nbsp;&nbsp;&nbsp;0xFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gb31f9f9072fefd059456c2edf075c0b6">_RTCC_CC_DATE_DAYU_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g9c893ea8e432f6c079f27c732171de0f">RTCC_CC_DATE_DAYU_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_DATE_DAYU_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g9c8b11081104274bf076b16080799593">_RTCC_CC_DATE_DAYT_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g20a2fc8d8946bb4897e37df6225e2a28">_RTCC_CC_DATE_DAYT_MASK</a>&nbsp;&nbsp;&nbsp;0x30UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ga0fa91a2dabc5a7457a56c0b8f24b243">_RTCC_CC_DATE_DAYT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gae3f87735c12147faa8fd0fe0276d4ad">RTCC_CC_DATE_DAYT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_DATE_DAYT_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g8aa05d2f914688c1d9ffdc3e482877d1">_RTCC_CC_DATE_MONTHU_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#ga6bcdf3af2de43dc683667322b1e3cf4">_RTCC_CC_DATE_MONTHU_MASK</a>&nbsp;&nbsp;&nbsp;0xF00UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g148275794b2d8a963499b667513895f6">_RTCC_CC_DATE_MONTHU_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g7e0d75a1fe3a57f149797cd7269055f5">RTCC_CC_DATE_MONTHU_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_DATE_MONTHU_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g175df377512acf6491eebca6f6736c3e">RTCC_CC_DATE_MONTHT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g291df78f2d91fd1224d09eedbfc4d0fa">_RTCC_CC_DATE_MONTHT_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g4a64d109598f42c698afd0c7a0abb6f2">_RTCC_CC_DATE_MONTHT_MASK</a>&nbsp;&nbsp;&nbsp;0x1000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#geb3988ad238126cb26efae7991442544">_RTCC_CC_DATE_MONTHT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g698910c5914435f287d39704f6732e4d">RTCC_CC_DATE_MONTHT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_CC_DATE_MONTHT_DEFAULT &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gdeee5af7f4b3fdc94c9e28a456eb03c6">_RTCC_RET_REG_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g9776de0fadee1dd633ba6b0612b5e7c5">_RTCC_RET_REG_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gf3ba69e6101b813e8baac6c70f0b6df0">_RTCC_RET_REG_REG_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g5b566a71f16db0754816ea63b771210b">_RTCC_RET_REG_REG_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#g8fcb048c1f9412fd1b00ebcce645851f">_RTCC_RET_REG_REG_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__RTCC__BitFields.html#gccc772eaa171081d560362752335f420">RTCC_RET_REG_REG_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_RTCC_RET_REG_REG_DEFAULT &lt;&lt; 0)</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="gc545503f0041984109404d5a9bda947f"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CCV_CCV_DEFAULT" ref="gc545503f0041984109404d5a9bda947f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CCV_CCV_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_CC_CCV 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00629">629</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c3bf0c2ecc1f55fc8b59a05cc962748"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CCV_CCV_MASK" ref="g3c3bf0c2ecc1f55fc8b59a05cc962748" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CCV_CCV_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for CC_CCV 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00628">628</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g1cc9b661b8d697acb512107a5e85ffa0"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CCV_CCV_SHIFT" ref="g1cc9b661b8d697acb512107a5e85ffa0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CCV_CCV_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for CC_CCV 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00627">627</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g35b1c7464a4f07c51300399bb21c04cf"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CCV_MASK" ref="g35b1c7464a4f07c51300399bb21c04cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CCV_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for RTCC_CC_CCV 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00626">626</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gce594a2fc0ef826b9da6d98543b56bd8"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CCV_RESETVALUE" ref="gce594a2fc0ef826b9da6d98543b56bd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CCV_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for RTCC_CC_CCV 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00625">625</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g571bfe1e087769bb32997a06547e2d28"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_CMOA_CLEAR" ref="g571bfe1e087769bb32997a06547e2d28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_CMOA_CLEAR&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode CLEAR for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00554">554</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5a1e7cc213a533e136ee508274f965f5"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_CMOA_DEFAULT" ref="g5a1e7cc213a533e136ee508274f965f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_CMOA_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00551">551</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g1b875f3e4693c9a93089a52beec35f3e"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_CMOA_MASK" ref="g1b875f3e4693c9a93089a52beec35f3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_CMOA_MASK&nbsp;&nbsp;&nbsp;0xCUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for CC_CMOA 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00550">550</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3bbf5e924c61f8b1cd1d409f29c4fdd7"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_CMOA_PULSE" ref="g3bbf5e924c61f8b1cd1d409f29c4fdd7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_CMOA_PULSE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PULSE for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00552">552</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g9e3dd0466114ea1f6d2de8ca68df0b97"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_CMOA_SET" ref="g9e3dd0466114ea1f6d2de8ca68df0b97" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_CMOA_SET&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode SET for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00555">555</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd7282d079ad65eb0a49769e091f4f3fe"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_CMOA_SHIFT" ref="gd7282d079ad65eb0a49769e091f4f3fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_CMOA_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for CC_CMOA 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00549">549</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g9521d7ceb10cc5c5466680257e0654a9"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_CMOA_TOGGLE" ref="g9521d7ceb10cc5c5466680257e0654a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_CMOA_TOGGLE&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TOGGLE for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00553">553</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc134c2cc9bd686621229a8aa398eac5d"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_COMPBASE_CNT" ref="gc134c2cc9bd686621229a8aa398eac5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_COMPBASE_CNT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode CNT for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00605">605</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gcae1c891288121524154f7689bb2e250"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_COMPBASE_DEFAULT" ref="gcae1c891288121524154f7689bb2e250" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_COMPBASE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00604">604</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g73331412df30cd32bddfd8670f397917"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_COMPBASE_MASK" ref="g73331412df30cd32bddfd8670f397917" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_COMPBASE_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for CC_COMPBASE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00603">603</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb31c47bb5c438993e0c5f393700ebb00"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_COMPBASE_PRECNT" ref="gb31c47bb5c438993e0c5f393700ebb00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_COMPBASE_PRECNT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRECNT for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00606">606</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g32da2ee406acb91a985b28d4d54fdefe"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_COMPBASE_SHIFT" ref="g32da2ee406acb91a985b28d4d54fdefe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_COMPBASE_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for CC_COMPBASE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00602">602</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3ba5c81f12f3e7ff4832e909ba4a0120"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_COMPMASK_DEFAULT" ref="g3ba5c81f12f3e7ff4832e909ba4a0120" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_COMPMASK_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00612">612</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ge29c28c478e2c94ff6b18b56011000e3"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_COMPMASK_MASK" ref="ge29c28c478e2c94ff6b18b56011000e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_COMPMASK_MASK&nbsp;&nbsp;&nbsp;0x1F000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for CC_COMPMASK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00611">611</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c558be2bc4bd9f62475d4dc449ada9a"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_COMPMASK_SHIFT" ref="g3c558be2bc4bd9f62475d4dc449ada9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_COMPMASK_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for CC_COMPMASK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00610">610</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gbd1b5b77b82c0dd2ad99413de5107246"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_DAYCC_DEFAULT" ref="gbd1b5b77b82c0dd2ad99413de5107246" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_DAYCC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00617">617</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g095934b4a435f7f040962cb701c4c070"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_DAYCC_MASK" ref="g095934b4a435f7f040962cb701c4c070" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_DAYCC_MASK&nbsp;&nbsp;&nbsp;0x20000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for CC_DAYCC 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00616">616</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g2413080a0b26111b4c1d85ba42632d54"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_DAYCC_MONTH" ref="g2413080a0b26111b4c1d85ba42632d54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_DAYCC_MONTH&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode MONTH for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00618">618</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3f186695e8c72490850f320b55db7187"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_DAYCC_SHIFT" ref="g3f186695e8c72490850f320b55db7187" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_DAYCC_SHIFT&nbsp;&nbsp;&nbsp;17          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for CC_DAYCC 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00615">615</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ge908ae010dd4f004a006610b4b7ce8fb"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_DAYCC_WEEK" ref="ge908ae010dd4f004a006610b4b7ce8fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_DAYCC_WEEK&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WEEK for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00619">619</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g2286785a69f6409ce462e49b4ea0d759"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_ICEDGE_BOTH" ref="g2286785a69f6409ce462e49b4ea0d759" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_ICEDGE_BOTH&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BOTH for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00566">566</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g9034c79443e26663b370f9e93b4db8c1"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_ICEDGE_DEFAULT" ref="g9034c79443e26663b370f9e93b4db8c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_ICEDGE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00563">563</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gffec33c394b23fd5b89495384856aac1"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_ICEDGE_FALLING" ref="gffec33c394b23fd5b89495384856aac1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_ICEDGE_FALLING&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode FALLING for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00565">565</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3fed5d596591b134e96c0a3d76fdce09"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_ICEDGE_MASK" ref="g3fed5d596591b134e96c0a3d76fdce09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_ICEDGE_MASK&nbsp;&nbsp;&nbsp;0x30UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for CC_ICEDGE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00562">562</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gec9a2de4a51da8306cd13c8edb25e151"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_ICEDGE_NONE" ref="gec9a2de4a51da8306cd13c8edb25e151" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_ICEDGE_NONE&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode NONE for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00567">567</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6303ef75d738c34b5159eb0804d5ea0b"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_ICEDGE_RISING" ref="g6303ef75d738c34b5159eb0804d5ea0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_ICEDGE_RISING&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RISING for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00564">564</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gf4b28a9c3cfc4ad4a7f66bf669b64932"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_ICEDGE_SHIFT" ref="gf4b28a9c3cfc4ad4a7f66bf669b64932" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_ICEDGE_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for CC_ICEDGE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00561">561</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4ddd30dd5897cd58df91a93952b88442"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_MASK" ref="g4ddd30dd5897cd58df91a93952b88442" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_MASK&nbsp;&nbsp;&nbsp;0x0003FBFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00538">538</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ge44652d73cf6cf3700d3e5598c97d319"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_MODE_DEFAULT" ref="ge44652d73cf6cf3700d3e5598c97d319" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_MODE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00541">541</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g34dbdcd99eb0b5cd53042fec6a8f9f29"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_MODE_INPUTCAPTURE" ref="g34dbdcd99eb0b5cd53042fec6a8f9f29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_MODE_INPUTCAPTURE&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTCAPTURE for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00543">543</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3d20009d158aeadd89e6b043326d0f04"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_MODE_MASK" ref="g3d20009d158aeadd89e6b043326d0f04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_MODE_MASK&nbsp;&nbsp;&nbsp;0x3UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for CC_MODE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00540">540</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g851769c5550b4ac4c88276cd5579b5de"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_MODE_OFF" ref="g851769c5550b4ac4c88276cd5579b5de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_MODE_OFF&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode OFF for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00542">542</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6aa71540e09a5041abe2c7a974584f02"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_MODE_OUTPUTCOMPARE" ref="g6aa71540e09a5041abe2c7a974584f02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_MODE_OUTPUTCOMPARE&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode OUTPUTCOMPARE for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00544">544</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g47a94f719a8077fad1fcc9c81a782cff"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_MODE_SHIFT" ref="g47a94f719a8077fad1fcc9c81a782cff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_MODE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for CC_MODE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00539">539</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g292f9743504c0fdeb1afe038476ab145"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_PRSSEL_DEFAULT" ref="g292f9743504c0fdeb1afe038476ab145" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_PRSSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00575">575</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g765c9513a19a12b0cb7b0628692b2ce8"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_PRSSEL_MASK" ref="g765c9513a19a12b0cb7b0628692b2ce8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_PRSSEL_MASK&nbsp;&nbsp;&nbsp;0x3C0UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for CC_PRSSEL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00574">574</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g61dd05f784b12be0c8ffedfecd8de915"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_PRSSEL_PRSCH0" ref="g61dd05f784b12be0c8ffedfecd8de915" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_PRSSEL_PRSCH0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH0 for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00576">576</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7e25f0d7dd8307cdbd82353b103caf18"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_PRSSEL_PRSCH1" ref="g7e25f0d7dd8307cdbd82353b103caf18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_PRSSEL_PRSCH1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH1 for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00577">577</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g2e4d795df1dbfb18f71864f2b958e185"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_PRSSEL_PRSCH10" ref="g2e4d795df1dbfb18f71864f2b958e185" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_PRSSEL_PRSCH10&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH10 for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00586">586</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6c9559980685b1032446293c594fc287"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_PRSSEL_PRSCH11" ref="g6c9559980685b1032446293c594fc287" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_PRSSEL_PRSCH11&nbsp;&nbsp;&nbsp;0x0000000BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH11 for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00587">587</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g9d89f68683016283463baad7a60b02e1"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_PRSSEL_PRSCH2" ref="g9d89f68683016283463baad7a60b02e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_PRSSEL_PRSCH2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH2 for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00578">578</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g9cb954bb09831a5451ae76108dbf290f"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_PRSSEL_PRSCH3" ref="g9cb954bb09831a5451ae76108dbf290f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_PRSSEL_PRSCH3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH3 for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00579">579</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7dc0b9ae5899dfb91409985ece427b70"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_PRSSEL_PRSCH4" ref="g7dc0b9ae5899dfb91409985ece427b70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_PRSSEL_PRSCH4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH4 for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00580">580</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd3397344c6b71469644f4dfbeb54e4ed"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_PRSSEL_PRSCH5" ref="gd3397344c6b71469644f4dfbeb54e4ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_PRSSEL_PRSCH5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH5 for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00581">581</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gde0217a6b0ce3739f5922e73a9853fed"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_PRSSEL_PRSCH6" ref="gde0217a6b0ce3739f5922e73a9853fed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_PRSSEL_PRSCH6&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH6 for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00582">582</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a6910400fc7bea6704b71ec9798c775"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_PRSSEL_PRSCH7" ref="g3a6910400fc7bea6704b71ec9798c775" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_PRSSEL_PRSCH7&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH7 for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00583">583</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g218792cc65e8567a84571f9a25a1d87a"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_PRSSEL_PRSCH8" ref="g218792cc65e8567a84571f9a25a1d87a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_PRSSEL_PRSCH8&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH8 for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00584">584</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g84a4f642186e0f72022b09c3c2f2a333"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_PRSSEL_PRSCH9" ref="g84a4f642186e0f72022b09c3c2f2a333" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_PRSSEL_PRSCH9&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH9 for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00585">585</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g0501a299381a839ffb89b18cc733c0e8"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_PRSSEL_SHIFT" ref="g0501a299381a839ffb89b18cc733c0e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_PRSSEL_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for CC_PRSSEL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00573">573</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g48aaa776873808a9f555cbf5a619a0de"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_CTRL_RESETVALUE" ref="g48aaa776873808a9f555cbf5a619a0de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_CTRL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00537">537</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ga0fa91a2dabc5a7457a56c0b8f24b243"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_DATE_DAYT_DEFAULT" ref="ga0fa91a2dabc5a7457a56c0b8f24b243" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_DATE_DAYT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_CC_DATE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00669">669</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g20a2fc8d8946bb4897e37df6225e2a28"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_DATE_DAYT_MASK" ref="g20a2fc8d8946bb4897e37df6225e2a28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_DATE_DAYT_MASK&nbsp;&nbsp;&nbsp;0x30UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for CC_DAYT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00668">668</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g9c8b11081104274bf076b16080799593"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_DATE_DAYT_SHIFT" ref="g9c8b11081104274bf076b16080799593" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_DATE_DAYT_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for CC_DAYT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00667">667</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb31f9f9072fefd059456c2edf075c0b6"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_DATE_DAYU_DEFAULT" ref="gb31f9f9072fefd059456c2edf075c0b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_DATE_DAYU_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_CC_DATE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00665">665</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc199fd92ead9ec2eb3756db2dc3f5435"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_DATE_DAYU_MASK" ref="gc199fd92ead9ec2eb3756db2dc3f5435" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_DATE_DAYU_MASK&nbsp;&nbsp;&nbsp;0xFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for CC_DAYU 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00664">664</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g1dfc82682da21ac36053cdadf248e2c7"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_DATE_DAYU_SHIFT" ref="g1dfc82682da21ac36053cdadf248e2c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_DATE_DAYU_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for CC_DAYU 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00663">663</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7b955f9812b06ab17e2a744f9c5c1ce5"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_DATE_MASK" ref="g7b955f9812b06ab17e2a744f9c5c1ce5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_DATE_MASK&nbsp;&nbsp;&nbsp;0x00001F3FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for RTCC_CC_DATE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00662">662</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="geb3988ad238126cb26efae7991442544"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_DATE_MONTHT_DEFAULT" ref="geb3988ad238126cb26efae7991442544" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_DATE_MONTHT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_CC_DATE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00678">678</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4a64d109598f42c698afd0c7a0abb6f2"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_DATE_MONTHT_MASK" ref="g4a64d109598f42c698afd0c7a0abb6f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_DATE_MONTHT_MASK&nbsp;&nbsp;&nbsp;0x1000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for CC_MONTHT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00677">677</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g291df78f2d91fd1224d09eedbfc4d0fa"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_DATE_MONTHT_SHIFT" ref="g291df78f2d91fd1224d09eedbfc4d0fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_DATE_MONTHT_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for CC_MONTHT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00676">676</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g148275794b2d8a963499b667513895f6"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_DATE_MONTHU_DEFAULT" ref="g148275794b2d8a963499b667513895f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_DATE_MONTHU_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_CC_DATE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00673">673</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ga6bcdf3af2de43dc683667322b1e3cf4"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_DATE_MONTHU_MASK" ref="ga6bcdf3af2de43dc683667322b1e3cf4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_DATE_MONTHU_MASK&nbsp;&nbsp;&nbsp;0xF00UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for CC_MONTHU 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00672">672</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g8aa05d2f914688c1d9ffdc3e482877d1"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_DATE_MONTHU_SHIFT" ref="g8aa05d2f914688c1d9ffdc3e482877d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_DATE_MONTHU_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for CC_MONTHU 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00671">671</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc5147e6206547611b2f4b2a6ace2528f"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_DATE_RESETVALUE" ref="gc5147e6206547611b2f4b2a6ace2528f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_DATE_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for RTCC_CC_DATE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00661">661</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g64f2c9a22d1b1d9b9dec8a4ce061556c"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_TIME_HOURT_DEFAULT" ref="g64f2c9a22d1b1d9b9dec8a4ce061556c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_TIME_HOURT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_CC_TIME 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00657">657</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g24ec95b42b5b307f5407da06d7d26a7f"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_TIME_HOURT_MASK" ref="g24ec95b42b5b307f5407da06d7d26a7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_TIME_HOURT_MASK&nbsp;&nbsp;&nbsp;0x300000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for CC_HOURT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00656">656</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc7743fd58b803420658871b59ac86d75"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_TIME_HOURT_SHIFT" ref="gc7743fd58b803420658871b59ac86d75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_TIME_HOURT_SHIFT&nbsp;&nbsp;&nbsp;20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for CC_HOURT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00655">655</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g81e3dd84b8426dd08b93ad091d7a1126"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_TIME_HOURU_DEFAULT" ref="g81e3dd84b8426dd08b93ad091d7a1126" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_TIME_HOURU_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_CC_TIME 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00653">653</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g99058522294ff55580e3d8cf17c37b8c"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_TIME_HOURU_MASK" ref="g99058522294ff55580e3d8cf17c37b8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_TIME_HOURU_MASK&nbsp;&nbsp;&nbsp;0xF0000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for CC_HOURU 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00652">652</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gde40bc73653397f29816c9523533e03a"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_TIME_HOURU_SHIFT" ref="gde40bc73653397f29816c9523533e03a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_TIME_HOURU_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for CC_HOURU 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00651">651</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb38e63dc3fb6b4ad9795152a6d54381c"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_TIME_MASK" ref="gb38e63dc3fb6b4ad9795152a6d54381c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_TIME_MASK&nbsp;&nbsp;&nbsp;0x003F7F7FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for RTCC_CC_TIME 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00634">634</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc035af4705b18e65808579545351748c"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_TIME_MINT_DEFAULT" ref="gc035af4705b18e65808579545351748c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_TIME_MINT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_CC_TIME 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00649">649</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g1d95892742afd1125216922520896759"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_TIME_MINT_MASK" ref="g1d95892742afd1125216922520896759" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_TIME_MINT_MASK&nbsp;&nbsp;&nbsp;0x7000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for CC_MINT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00648">648</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g59fbec4f20100570a3fdda010fa8a311"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_TIME_MINT_SHIFT" ref="g59fbec4f20100570a3fdda010fa8a311" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_TIME_MINT_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for CC_MINT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00647">647</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g26ba271435dc3607783d911772813f12"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_TIME_MINU_DEFAULT" ref="g26ba271435dc3607783d911772813f12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_TIME_MINU_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_CC_TIME 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00645">645</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd8f9b86022a2030aaf7dce44da73a77a"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_TIME_MINU_MASK" ref="gd8f9b86022a2030aaf7dce44da73a77a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_TIME_MINU_MASK&nbsp;&nbsp;&nbsp;0xF00UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for CC_MINU 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00644">644</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g53ec0ebe5fa10cc472d2d6d5bf1c63ff"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_TIME_MINU_SHIFT" ref="g53ec0ebe5fa10cc472d2d6d5bf1c63ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_TIME_MINU_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for CC_MINU 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00643">643</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gf240221ea5a1f40f10dd67b1f6693430"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_TIME_RESETVALUE" ref="gf240221ea5a1f40f10dd67b1f6693430" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_TIME_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for RTCC_CC_TIME 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00633">633</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g2bd347f8794366fa88249e9c536b40c1"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_TIME_SECT_DEFAULT" ref="g2bd347f8794366fa88249e9c536b40c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_TIME_SECT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_CC_TIME 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00641">641</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g96451441c5fb9fd2c6c266d08f687fd6"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_TIME_SECT_MASK" ref="g96451441c5fb9fd2c6c266d08f687fd6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_TIME_SECT_MASK&nbsp;&nbsp;&nbsp;0x70UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for CC_SECT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00640">640</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5bc943791bbf04c5f4c6cd0fd6b60b40"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_TIME_SECT_SHIFT" ref="g5bc943791bbf04c5f4c6cd0fd6b60b40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_TIME_SECT_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for CC_SECT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00639">639</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4293ea185e53b15c64ef0ac69a78d551"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_TIME_SECU_DEFAULT" ref="g4293ea185e53b15c64ef0ac69a78d551" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_TIME_SECU_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_CC_TIME 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00637">637</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gde6ccc59c14878c2c31d71b3032c91ad"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_TIME_SECU_MASK" ref="gde6ccc59c14878c2c31d71b3032c91ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_TIME_SECU_MASK&nbsp;&nbsp;&nbsp;0xFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for CC_SECU 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00636">636</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g43ad15a09cebdb02437bc24de93fac85"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CC_TIME_SECU_SHIFT" ref="g43ad15a09cebdb02437bc24de93fac85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CC_TIME_SECU_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for CC_SECU 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00635">635</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ga1fe2d02d668569fde83cb7bbd0430f6"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CMD_CLRSTATUS_DEFAULT" ref="ga1fe2d02d668569fde83cb7bbd0430f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CMD_CLRSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_CMD 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00490">490</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g771725e673e59da51f7f6affc7bd8a31"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CMD_CLRSTATUS_MASK" ref="g771725e673e59da51f7f6affc7bd8a31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CMD_CLRSTATUS_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_CLRSTATUS 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00489">489</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb95ed1d897ec4a778f252d4c38de8838"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CMD_CLRSTATUS_SHIFT" ref="gb95ed1d897ec4a778f252d4c38de8838" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CMD_CLRSTATUS_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_CLRSTATUS 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00488">488</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7e22f87a646c68fcf4203520c0d4d84d"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CMD_MASK" ref="g7e22f87a646c68fcf4203520c0d4d84d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CMD_MASK&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for RTCC_CMD 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00486">486</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gddfb6f7b44429a22cd5f2d337cdfb954"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CMD_RESETVALUE" ref="gddfb6f7b44429a22cd5f2d337cdfb954" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CMD_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for RTCC_CMD 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00485">485</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5986458757e5c95118872c7d2f3743e3"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CNT_CNT_DEFAULT" ref="g5986458757e5c95118872c7d2f3743e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CNT_CNT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_CNT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00168">168</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g723e8ffee48f4c483f35064bfa938add"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CNT_CNT_MASK" ref="g723e8ffee48f4c483f35064bfa938add" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CNT_CNT_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_CNT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00167">167</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc838e60b005e194e2c139aca3d60595e"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CNT_CNT_SHIFT" ref="gc838e60b005e194e2c139aca3d60595e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CNT_CNT_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_CNT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00166">166</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g20a980e89bca225fd7219950090e197b"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CNT_MASK" ref="g20a980e89bca225fd7219950090e197b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CNT_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for RTCC_CNT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00165">165</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gda1e4ba36032ec6ddd081d776c099a67"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CNT_RESETVALUE" ref="gda1e4ba36032ec6ddd081d776c099a67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CNT_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for RTCC_CNT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00164">164</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7d070a1aafc99a9bff10c0f6b279c621"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_COMBCNT_CNTLSB_DEFAULT" ref="g7d070a1aafc99a9bff10c0f6b279c621" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_COMBCNT_CNTLSB_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_COMBCNT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00180">180</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g11f8a4f06a97f5695690a375d6cf558b"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_COMBCNT_CNTLSB_MASK" ref="g11f8a4f06a97f5695690a375d6cf558b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_COMBCNT_CNTLSB_MASK&nbsp;&nbsp;&nbsp;0xFFFF8000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_CNTLSB 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00179">179</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g701f3b90e3d83240ecaaf3053a9ac638"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_COMBCNT_CNTLSB_SHIFT" ref="g701f3b90e3d83240ecaaf3053a9ac638" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_COMBCNT_CNTLSB_SHIFT&nbsp;&nbsp;&nbsp;15          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_CNTLSB 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00178">178</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g234f8b57884ff582d6a508e7b4f08792"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_COMBCNT_MASK" ref="g234f8b57884ff582d6a508e7b4f08792" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_COMBCNT_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for RTCC_COMBCNT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00173">173</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gcb801ca1f1286152a9260b6f1e5629a9"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_COMBCNT_PRECNT_DEFAULT" ref="gcb801ca1f1286152a9260b6f1e5629a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_COMBCNT_PRECNT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_COMBCNT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00176">176</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g54f26748ad60128eb056ca0082884f27"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_COMBCNT_PRECNT_MASK" ref="g54f26748ad60128eb056ca0082884f27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_COMBCNT_PRECNT_MASK&nbsp;&nbsp;&nbsp;0x7FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_PRECNT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00175">175</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g715a66f6edba18e84ee6ad65fe6c0b6b"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_COMBCNT_PRECNT_SHIFT" ref="g715a66f6edba18e84ee6ad65fe6c0b6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_COMBCNT_PRECNT_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_PRECNT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00174">174</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g40751001dda443588a73f080c80948b0"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_COMBCNT_RESETVALUE" ref="g40751001dda443588a73f080c80948b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_COMBCNT_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for RTCC_COMBCNT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00172">172</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g007c38b1a7ceb283b1f522fb0a59980d"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CCV1TOP_DEFAULT" ref="g007c38b1a7ceb283b1f522fb0a59980d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CCV1TOP_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00088">88</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g43125d460d84f82c24d077d585d1c669"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CCV1TOP_MASK" ref="g43125d460d84f82c24d077d585d1c669" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CCV1TOP_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_CCV1TOP 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00087">87</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gcabc0404547a799ae6620d1fb9146f03"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CCV1TOP_SHIFT" ref="gcabc0404547a799ae6620d1fb9146f03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CCV1TOP_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_CCV1TOP 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00086">86</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb10d2517e909be96fc5345e4bb774284"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CNTMODE_CALENDAR" ref="gb10d2517e909be96fc5345e4bb774284" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CNTMODE_CALENDAR&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode CALENDAR for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00145">145</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gfc18938606eea9b35309f422f04b5231"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CNTMODE_DEFAULT" ref="gfc18938606eea9b35309f422f04b5231" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CNTMODE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00143">143</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb833361ded38bd3882cc22fffe59f11c"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CNTMODE_MASK" ref="gb833361ded38bd3882cc22fffe59f11c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CNTMODE_MASK&nbsp;&nbsp;&nbsp;0x10000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_CNTMODE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00142">142</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g342b1a0381a776975bd18c40fa1cbd01"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CNTMODE_NORMAL" ref="g342b1a0381a776975bd18c40fa1cbd01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CNTMODE_NORMAL&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode NORMAL for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00144">144</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g01aaa679c0ab63651a5e6e599adf49c6"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CNTMODE_SHIFT" ref="g01aaa679c0ab63651a5e6e599adf49c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CNTMODE_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_CNTMODE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00141">141</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g108b29801984e7a9e5f2b46ed87ba3d0"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CNTPRESC_DEFAULT" ref="g108b29801984e7a9e5f2b46ed87ba3d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CNTPRESC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00092">92</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g731875c0cf34b16918f6f923a27a2420"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CNTPRESC_DIV1" ref="g731875c0cf34b16918f6f923a27a2420" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CNTPRESC_DIV1&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DIV1 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00093">93</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g59d620f3009bfe312b2a0d8bf9892d17"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CNTPRESC_DIV1024" ref="g59d620f3009bfe312b2a0d8bf9892d17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CNTPRESC_DIV1024&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DIV1024 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00103">103</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g53e5b8393f1ca4ab9da3e860ddd69f67"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CNTPRESC_DIV128" ref="g53e5b8393f1ca4ab9da3e860ddd69f67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CNTPRESC_DIV128&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DIV128 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00100">100</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g662c4d49b9a1f949e31b414b7e35c3f0"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CNTPRESC_DIV16" ref="g662c4d49b9a1f949e31b414b7e35c3f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CNTPRESC_DIV16&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DIV16 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00097">97</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4906d61d754e6acf1ffa8094b5bff6a0"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CNTPRESC_DIV16384" ref="g4906d61d754e6acf1ffa8094b5bff6a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CNTPRESC_DIV16384&nbsp;&nbsp;&nbsp;0x0000000EUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DIV16384 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00107">107</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g51e8cb6a2c6baa94886bd7c22a48025c"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CNTPRESC_DIV2" ref="g51e8cb6a2c6baa94886bd7c22a48025c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CNTPRESC_DIV2&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DIV2 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00094">94</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7611ce5836a845d5ef5f6fcee99cd5ed"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CNTPRESC_DIV2048" ref="g7611ce5836a845d5ef5f6fcee99cd5ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CNTPRESC_DIV2048&nbsp;&nbsp;&nbsp;0x0000000BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DIV2048 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00104">104</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6df774bdd865bd4db9080d71052e2aec"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CNTPRESC_DIV256" ref="g6df774bdd865bd4db9080d71052e2aec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CNTPRESC_DIV256&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DIV256 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00101">101</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g264de902d7ee5ca3945920ab1c0062cb"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CNTPRESC_DIV32" ref="g264de902d7ee5ca3945920ab1c0062cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CNTPRESC_DIV32&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DIV32 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00098">98</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g63a968f3e92b3f95a501f00d913411ee"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CNTPRESC_DIV32768" ref="g63a968f3e92b3f95a501f00d913411ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CNTPRESC_DIV32768&nbsp;&nbsp;&nbsp;0x0000000FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DIV32768 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00108">108</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g30b3f12e77857aefb32647bb565507cd"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CNTPRESC_DIV4" ref="g30b3f12e77857aefb32647bb565507cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CNTPRESC_DIV4&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DIV4 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00095">95</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g87d1aa740718e6c256a9531efd69c3c0"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CNTPRESC_DIV4096" ref="g87d1aa740718e6c256a9531efd69c3c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CNTPRESC_DIV4096&nbsp;&nbsp;&nbsp;0x0000000CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DIV4096 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00105">105</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gf948fc9e735b8060e9a3447c13ccef18"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CNTPRESC_DIV512" ref="gf948fc9e735b8060e9a3447c13ccef18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CNTPRESC_DIV512&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DIV512 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00102">102</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gfb41b2886e7a3101c8cacc4a7ebc7329"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CNTPRESC_DIV64" ref="gfb41b2886e7a3101c8cacc4a7ebc7329" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CNTPRESC_DIV64&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DIV64 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00099">99</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g2dbc4c951a03b1daae7bf44438b8c33f"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CNTPRESC_DIV8" ref="g2dbc4c951a03b1daae7bf44438b8c33f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CNTPRESC_DIV8&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DIV8 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00096">96</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gaec08116bb79814fc75cc69a4d03723b"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CNTPRESC_DIV8192" ref="gaec08116bb79814fc75cc69a4d03723b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CNTPRESC_DIV8192&nbsp;&nbsp;&nbsp;0x0000000DUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DIV8192 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00106">106</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g37193153c58b3116e8db7ae515f79e3e"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CNTPRESC_MASK" ref="g37193153c58b3116e8db7ae515f79e3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CNTPRESC_MASK&nbsp;&nbsp;&nbsp;0xF00UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_CNTPRESC 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00091">91</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g1d147561923d3a53cabbbbd29775c471"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CNTPRESC_SHIFT" ref="g1d147561923d3a53cabbbbd29775c471" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CNTPRESC_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_CNTPRESC 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00090">90</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g0cc14e205b927c0d8f4da7981d648276"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CNTTICK_CCV0MATCH" ref="g0cc14e205b927c0d8f4da7981d648276" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CNTTICK_CCV0MATCH&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode CCV0MATCH for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00131">131</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g109a7ca7daf99a0a86ef17d72633df10"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CNTTICK_DEFAULT" ref="g109a7ca7daf99a0a86ef17d72633df10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CNTTICK_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00129">129</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g756f0e8421dd8d0100c3548cbd9382b7"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CNTTICK_MASK" ref="g756f0e8421dd8d0100c3548cbd9382b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CNTTICK_MASK&nbsp;&nbsp;&nbsp;0x1000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_CNTTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00128">128</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g1e2134404bb38f833a7cd22310510719"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CNTTICK_PRESC" ref="g1e2134404bb38f833a7cd22310510719" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CNTTICK_PRESC&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRESC for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00130">130</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g149b7837a40f1639071f847a785864f8"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_CNTTICK_SHIFT" ref="g149b7837a40f1639071f847a785864f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_CNTTICK_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_CNTTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00127">127</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g9c9069303adf451df7ee31202b0b4ee0"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_DEBUGRUN_DEFAULT" ref="g9c9069303adf451df7ee31202b0b4ee0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_DEBUGRUN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00078">78</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g932a394023a3e38b16a60cb537600a98"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_DEBUGRUN_MASK" ref="g932a394023a3e38b16a60cb537600a98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_DEBUGRUN_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_DEBUGRUN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00077">77</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g10d25e56b962b8d91019afea10afe8be"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_DEBUGRUN_SHIFT" ref="g10d25e56b962b8d91019afea10afe8be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_DEBUGRUN_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_DEBUGRUN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00076">76</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7a98ab29b001c4a8f2b0820c64ab901b"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_ENABLE_DEFAULT" ref="g7a98ab29b001c4a8f2b0820c64ab901b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_ENABLE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00073">73</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc755bb616f48a3904583655eb53222f3"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_ENABLE_MASK" ref="gc755bb616f48a3904583655eb53222f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_ENABLE_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_ENABLE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00072">72</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5aadf70c5b06d7a2b7b8d8b297dee298"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_ENABLE_SHIFT" ref="g5aadf70c5b06d7a2b7b8d8b297dee298" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_ENABLE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_ENABLE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00071">71</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gacfec0106db07d4ef897213b03cf3c44"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_LYEARCORRDIS_DEFAULT" ref="gacfec0106db07d4ef897213b03cf3c44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_LYEARCORRDIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00152">152</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5920e35b61e5740d9d2b7477ab5c3013"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_LYEARCORRDIS_MASK" ref="g5920e35b61e5740d9d2b7477ab5c3013" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_LYEARCORRDIS_MASK&nbsp;&nbsp;&nbsp;0x20000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_LYEARCORRDIS 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00151">151</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd664cc1714ece5694f10f5a02b25b9f9"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_LYEARCORRDIS_SHIFT" ref="gd664cc1714ece5694f10f5a02b25b9f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_LYEARCORRDIS_SHIFT&nbsp;&nbsp;&nbsp;17          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_LYEARCORRDIS 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00150">150</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gaae77cb315906f9e21e65f5316460527"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_MASK" ref="gaae77cb315906f9e21e65f5316460527" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_MASK&nbsp;&nbsp;&nbsp;0x00039F35UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00069">69</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c3a296c7342e670931652249d2426c0"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_OSCFDETEN_DEFAULT" ref="g3c3a296c7342e670931652249d2426c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_OSCFDETEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00138">138</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g78262d91068ab302d8f428caa4cd4945"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_OSCFDETEN_MASK" ref="g78262d91068ab302d8f428caa4cd4945" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_OSCFDETEN_MASK&nbsp;&nbsp;&nbsp;0x8000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_OSCFDETEN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00137">137</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e9d50f145cd281010646d2d49016f6b"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_OSCFDETEN_SHIFT" ref="g4e9d50f145cd281010646d2d49016f6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_OSCFDETEN_SHIFT&nbsp;&nbsp;&nbsp;15          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_OSCFDETEN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00136">136</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb9f101f0d809b4acf71479c84f478db1"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_PRECCV0TOP_DEFAULT" ref="gb9f101f0d809b4acf71479c84f478db1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_PRECCV0TOP_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00083">83</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ga50a6de41c3aa686659eb880b4d00cdd"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_PRECCV0TOP_MASK" ref="ga50a6de41c3aa686659eb880b4d00cdd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_PRECCV0TOP_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_PRECCV0TOP 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00082">82</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g30589f5ee72d15eecf5b6d1b7d7fafcf"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_PRECCV0TOP_SHIFT" ref="g30589f5ee72d15eecf5b6d1b7d7fafcf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_PRECCV0TOP_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_PRECCV0TOP 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00081">81</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g03492fdb8e26f57f229c854de3386535"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_CTRL_RESETVALUE" ref="g03492fdb8e26f57f229c854de3386535" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_CTRL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00068">68</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g15702fb90e2f1d291135c1e4b59419a1"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_DATE_DAYOMT_DEFAULT" ref="g15702fb90e2f1d291135c1e4b59419a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_DATE_DAYOMT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_DATE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00220">220</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g96a69786d4028a415c524db47782e57d"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_DATE_DAYOMT_MASK" ref="g96a69786d4028a415c524db47782e57d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_DATE_DAYOMT_MASK&nbsp;&nbsp;&nbsp;0x30UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_DAYOMT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00219">219</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g0265e7b99976939ca491eab4fd8ed66c"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_DATE_DAYOMT_SHIFT" ref="g0265e7b99976939ca491eab4fd8ed66c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_DATE_DAYOMT_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_DAYOMT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00218">218</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g166f14be13a9fc5f61065b3f9e664135"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_DATE_DAYOMU_DEFAULT" ref="g166f14be13a9fc5f61065b3f9e664135" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_DATE_DAYOMU_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_DATE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00216">216</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc35660bff99f2592f46de154255ec9fc"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_DATE_DAYOMU_MASK" ref="gc35660bff99f2592f46de154255ec9fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_DATE_DAYOMU_MASK&nbsp;&nbsp;&nbsp;0xFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_DAYOMU 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00215">215</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7a87df533195b4d25069f4da21e77ec0"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_DATE_DAYOMU_SHIFT" ref="g7a87df533195b4d25069f4da21e77ec0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_DATE_DAYOMU_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_DAYOMU 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00214">214</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gee87c4fe32327c9903259b4d1d70a221"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_DATE_DAYOW_DEFAULT" ref="gee87c4fe32327c9903259b4d1d70a221" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_DATE_DAYOW_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_DATE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00241">241</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g02613d4e063c8be839f9328456793e83"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_DATE_DAYOW_MASK" ref="g02613d4e063c8be839f9328456793e83" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_DATE_DAYOW_MASK&nbsp;&nbsp;&nbsp;0x7000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_DAYOW 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00240">240</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gad402354921073b24d72a81a343d5e81"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_DATE_DAYOW_SHIFT" ref="gad402354921073b24d72a81a343d5e81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_DATE_DAYOW_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_DAYOW 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00239">239</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g440fa77a287dffc87e4b91bb7aebbf8e"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_DATE_MASK" ref="g440fa77a287dffc87e4b91bb7aebbf8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_DATE_MASK&nbsp;&nbsp;&nbsp;0x07FF1F3FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for RTCC_DATE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00213">213</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gef2055256b8aa605731a3bf066c0635f"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_DATE_MONTHT_DEFAULT" ref="gef2055256b8aa605731a3bf066c0635f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_DATE_MONTHT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_DATE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00229">229</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g00cdfeafa4da987a16f1e686f9a9523d"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_DATE_MONTHT_MASK" ref="g00cdfeafa4da987a16f1e686f9a9523d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_DATE_MONTHT_MASK&nbsp;&nbsp;&nbsp;0x1000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_MONTHT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00228">228</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3b429afde82cccb5fa81f700d7fe948b"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_DATE_MONTHT_SHIFT" ref="g3b429afde82cccb5fa81f700d7fe948b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_DATE_MONTHT_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_MONTHT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00227">227</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g694a2f69fd8a8d7c832939f5b8cb1b95"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_DATE_MONTHU_DEFAULT" ref="g694a2f69fd8a8d7c832939f5b8cb1b95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_DATE_MONTHU_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_DATE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00224">224</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gcadef52fa08b97d62174c63998e6edcd"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_DATE_MONTHU_MASK" ref="gcadef52fa08b97d62174c63998e6edcd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_DATE_MONTHU_MASK&nbsp;&nbsp;&nbsp;0xF00UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_MONTHU 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00223">223</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5567eb4c3bc223919674f13bd11b3e10"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_DATE_MONTHU_SHIFT" ref="g5567eb4c3bc223919674f13bd11b3e10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_DATE_MONTHU_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_MONTHU 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00222">222</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3597515ff36fb2980c24416fc6dd466b"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_DATE_RESETVALUE" ref="g3597515ff36fb2980c24416fc6dd466b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_DATE_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for RTCC_DATE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00212">212</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g0fa8f5560be1c50383ff5cc8b66898ba"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_DATE_YEART_DEFAULT" ref="g0fa8f5560be1c50383ff5cc8b66898ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_DATE_YEART_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_DATE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00237">237</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g132f28bd3ee226c0a8d175a9b338ad2f"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_DATE_YEART_MASK" ref="g132f28bd3ee226c0a8d175a9b338ad2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_DATE_YEART_MASK&nbsp;&nbsp;&nbsp;0xF00000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_YEART 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00236">236</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g9e5343978f3ab2600a853bd86c09eb3d"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_DATE_YEART_SHIFT" ref="g9e5343978f3ab2600a853bd86c09eb3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_DATE_YEART_SHIFT&nbsp;&nbsp;&nbsp;20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_YEART 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00235">235</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gfc5cd1426a7934c20a8d1d39bb4ee985"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_DATE_YEARU_DEFAULT" ref="gfc5cd1426a7934c20a8d1d39bb4ee985" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_DATE_YEARU_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_DATE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00233">233</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g1862a23b5778ef4a508b964f1ee84e92"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_DATE_YEARU_MASK" ref="g1862a23b5778ef4a508b964f1ee84e92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_DATE_YEARU_MASK&nbsp;&nbsp;&nbsp;0xF0000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_YEARU 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00232">232</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g73dfa777540329f99f4e96c43e3e3338"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_DATE_YEARU_SHIFT" ref="g73dfa777540329f99f4e96c43e3e3338" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_DATE_YEARU_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_YEARU 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00231">231</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3487e9d981bd5e4e4937810b6cb65b08"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_EM4WUEN_EM4WU_DEFAULT" ref="g3487e9d981bd5e4e4937810b6cb65b08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_EM4WUEN_EM4WU_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_EM4WUEN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00533">533</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd9529bcaa613ab8819c5c7899c261ab5"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_EM4WUEN_EM4WU_MASK" ref="gd9529bcaa613ab8819c5c7899c261ab5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_EM4WUEN_EM4WU_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_EM4WU 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00532">532</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g83fdb3011f4558a2133336bd446e7e8f"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_EM4WUEN_EM4WU_SHIFT" ref="g83fdb3011f4558a2133336bd446e7e8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_EM4WUEN_EM4WU_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_EM4WU 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00531">531</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ga4b0990c100bee84a0304f56011dccc3"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_EM4WUEN_MASK" ref="ga4b0990c100bee84a0304f56011dccc3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_EM4WUEN_MASK&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for RTCC_EM4WUEN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00529">529</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g0962e1b65a5da4af626cf744589ab282"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_EM4WUEN_RESETVALUE" ref="g0962e1b65a5da4af626cf744589ab282" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_EM4WUEN_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for RTCC_EM4WUEN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00528">528</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g0896736f5c4f66256feddf8f14f3f8a8"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_CC0_DEFAULT" ref="g0896736f5c4f66256feddf8f14f3f8a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_CC0_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IEN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00432">432</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5b3d6873a129e5d19f35fa48aac2ed53"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_CC0_MASK" ref="g5b3d6873a129e5d19f35fa48aac2ed53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_CC0_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_CC0 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00431">431</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g41cab8a2e5988b8771ef91e06f95193a"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_CC0_SHIFT" ref="g41cab8a2e5988b8771ef91e06f95193a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_CC0_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_CC0 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00430">430</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6d095478016466c976fb696a717f96d1"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_CC1_DEFAULT" ref="g6d095478016466c976fb696a717f96d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_CC1_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IEN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00437">437</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6c8757f781cc4377f00aa9e24db2a13f"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_CC1_MASK" ref="g6c8757f781cc4377f00aa9e24db2a13f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_CC1_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_CC1 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00436">436</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g670514b4fd63d8cd5d0b0010e0fc4e75"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_CC1_SHIFT" ref="g670514b4fd63d8cd5d0b0010e0fc4e75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_CC1_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_CC1 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00435">435</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g2f79f2f5d693fabffa49526582fb631c"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_CC2_DEFAULT" ref="g2f79f2f5d693fabffa49526582fb631c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_CC2_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IEN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00442">442</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g00298a8665e172295e115e80b977a304"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_CC2_MASK" ref="g00298a8665e172295e115e80b977a304" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_CC2_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_CC2 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00441">441</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7b60c54842637998a99c999033c71ee5"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_CC2_SHIFT" ref="g7b60c54842637998a99c999033c71ee5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_CC2_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_CC2 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00440">440</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g86df3d4c3dcd4acbdd7973f004f89834"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_CNTTICK_DEFAULT" ref="g86df3d4c3dcd4acbdd7973f004f89834" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_CNTTICK_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IEN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00452">452</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5493ee6b4b066ab7e55a1e354f457ea8"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_CNTTICK_MASK" ref="g5493ee6b4b066ab7e55a1e354f457ea8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_CNTTICK_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_CNTTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00451">451</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7840dbb6d6c85021a0931fb6fc97d9ed"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_CNTTICK_SHIFT" ref="g7840dbb6d6c85021a0931fb6fc97d9ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_CNTTICK_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_CNTTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00450">450</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7c15658291ea81a300798b3763a754c6"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_DAYOWOF_DEFAULT" ref="g7c15658291ea81a300798b3763a754c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_DAYOWOF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IEN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00472">472</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gfb62019488075b8671b12ae48fbe01e6"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_DAYOWOF_MASK" ref="gfb62019488075b8671b12ae48fbe01e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_DAYOWOF_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_DAYOWOF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00471">471</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g02d8cba5278478eab96c717167a396f3"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_DAYOWOF_SHIFT" ref="g02d8cba5278478eab96c717167a396f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_DAYOWOF_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_DAYOWOF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00470">470</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5c272de44f6dba03f910ac9a5fa3a517"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_DAYTICK_DEFAULT" ref="g5c272de44f6dba03f910ac9a5fa3a517" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_DAYTICK_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IEN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00467">467</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd139040e2a715a0b176cfdca44869af5"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_DAYTICK_MASK" ref="gd139040e2a715a0b176cfdca44869af5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_DAYTICK_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_DAYTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00466">466</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ge93eacbf178f7df63f41863a61ab5f2b"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_DAYTICK_SHIFT" ref="ge93eacbf178f7df63f41863a61ab5f2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_DAYTICK_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_DAYTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00465">465</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g94c88412b95bd7eeddf011845175c07c"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_HOURTICK_DEFAULT" ref="g94c88412b95bd7eeddf011845175c07c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_HOURTICK_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IEN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00462">462</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd8a461d179568206e751ad5c4ed3a5cc"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_HOURTICK_MASK" ref="gd8a461d179568206e751ad5c4ed3a5cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_HOURTICK_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_HOURTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00461">461</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g1a472acb27b88561c8393f1fcd1fd239"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_HOURTICK_SHIFT" ref="g1a472acb27b88561c8393f1fcd1fd239" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_HOURTICK_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_HOURTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00460">460</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g1e896733947153a8db80e368f78ba8f5"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_MASK" ref="g1e896733947153a8db80e368f78ba8f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_MASK&nbsp;&nbsp;&nbsp;0x000007FFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for RTCC_IEN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00423">423</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gcd8215e5e1d76c5092f6f65e6d3176ba"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_MINTICK_DEFAULT" ref="gcd8215e5e1d76c5092f6f65e6d3176ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_MINTICK_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IEN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00457">457</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g414cf74344962076e4c3832721b406f7"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_MINTICK_MASK" ref="g414cf74344962076e4c3832721b406f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_MINTICK_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_MINTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00456">456</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc2bee80e916dd69cac26f850f5e73ebb"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_MINTICK_SHIFT" ref="gc2bee80e916dd69cac26f850f5e73ebb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_MINTICK_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_MINTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00455">455</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g9eb4c8e284fedee3b88fb3e410af6800"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_MONTHTICK_DEFAULT" ref="g9eb4c8e284fedee3b88fb3e410af6800" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_MONTHTICK_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IEN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00477">477</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g17b0b7d217c958814f1a921df0176ab7"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_MONTHTICK_MASK" ref="g17b0b7d217c958814f1a921df0176ab7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_MONTHTICK_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_MONTHTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00476">476</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc0179c28a940641ff1ac7d8a7a6f323a"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_MONTHTICK_SHIFT" ref="gc0179c28a940641ff1ac7d8a7a6f323a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_MONTHTICK_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_MONTHTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00475">475</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g2ea63ddc02219611d43e03976c493020"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_OF_DEFAULT" ref="g2ea63ddc02219611d43e03976c493020" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_OF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IEN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00427">427</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gf83bdc6f25bd03d25b0d76fddcd97c47"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_OF_MASK" ref="gf83bdc6f25bd03d25b0d76fddcd97c47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_OF_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_OF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00426">426</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3520b124f53e81b508121adc58458d5c"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_OF_SHIFT" ref="g3520b124f53e81b508121adc58458d5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_OF_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_OF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00425">425</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g897c304040b822b497ffa76ae5cc7ead"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_OSCFAIL_DEFAULT" ref="g897c304040b822b497ffa76ae5cc7ead" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_OSCFAIL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IEN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00447">447</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ga86b16ef320d7d9456b4b38841e54f5b"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_OSCFAIL_MASK" ref="ga86b16ef320d7d9456b4b38841e54f5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_OSCFAIL_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_OSCFAIL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00446">446</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd9e38ecd6e940d57b4409c5c23572a45"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_OSCFAIL_SHIFT" ref="gd9e38ecd6e940d57b4409c5c23572a45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_OSCFAIL_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_OSCFAIL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00445">445</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5792394b0604e3a96ce90d61d5d5e818"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IEN_RESETVALUE" ref="g5792394b0604e3a96ce90d61d5d5e818" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IEN_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for RTCC_IEN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00422">422</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g681172194531e181329faeaf10b704b6"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_CC0_DEFAULT" ref="g681172194531e181329faeaf10b704b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_CC0_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00255">255</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc4f15bc1a7b8fb157df7ca53fc204b9d"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_CC0_MASK" ref="gc4f15bc1a7b8fb157df7ca53fc204b9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_CC0_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_CC0 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00254">254</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd20f0aea915c46a6be6750aed8748871"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_CC0_SHIFT" ref="gd20f0aea915c46a6be6750aed8748871" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_CC0_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_CC0 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00253">253</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g56c936020d333e86ee0a3153f8665f0b"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_CC1_DEFAULT" ref="g56c936020d333e86ee0a3153f8665f0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_CC1_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00260">260</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g8b07d3f89d19f4a8321431363dd35277"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_CC1_MASK" ref="g8b07d3f89d19f4a8321431363dd35277" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_CC1_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_CC1 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00259">259</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g31fefb0fab3399aa7e52a3096d60533f"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_CC1_SHIFT" ref="g31fefb0fab3399aa7e52a3096d60533f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_CC1_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_CC1 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00258">258</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6aa2258cf0ed6d38bae8f6fc57120fc9"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_CC2_DEFAULT" ref="g6aa2258cf0ed6d38bae8f6fc57120fc9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_CC2_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00265">265</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g12e0d5ea9bbd6705570ea2c3ca7c5272"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_CC2_MASK" ref="g12e0d5ea9bbd6705570ea2c3ca7c5272" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_CC2_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_CC2 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00264">264</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g0ce871b1853b62a792f2d7dc676f83fe"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_CC2_SHIFT" ref="g0ce871b1853b62a792f2d7dc676f83fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_CC2_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_CC2 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00263">263</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb60fec79dd5111b701743006a11c729e"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_CNTTICK_DEFAULT" ref="gb60fec79dd5111b701743006a11c729e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_CNTTICK_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00275">275</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a063f6507afb51a125e337d47660ea0"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_CNTTICK_MASK" ref="g3a063f6507afb51a125e337d47660ea0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_CNTTICK_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_CNTTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00274">274</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gdaf2f49c8913cece4f01166512a1e222"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_CNTTICK_SHIFT" ref="gdaf2f49c8913cece4f01166512a1e222" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_CNTTICK_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_CNTTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00273">273</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7c74024f6fc6089ba52fc8b758695052"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_DAYOWOF_DEFAULT" ref="g7c74024f6fc6089ba52fc8b758695052" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_DAYOWOF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00295">295</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g68d46045e6c2b2b000a67e93c874234d"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_DAYOWOF_MASK" ref="g68d46045e6c2b2b000a67e93c874234d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_DAYOWOF_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_DAYOWOF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00294">294</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ge3404ee0a4e17e20907aeabdd541f82e"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_DAYOWOF_SHIFT" ref="ge3404ee0a4e17e20907aeabdd541f82e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_DAYOWOF_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_DAYOWOF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00293">293</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5eacff1736764850f4a5bfcfb169fac1"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_DAYTICK_DEFAULT" ref="g5eacff1736764850f4a5bfcfb169fac1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_DAYTICK_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00290">290</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g46fd1b6e8d1342b9271597d750a67527"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_DAYTICK_MASK" ref="g46fd1b6e8d1342b9271597d750a67527" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_DAYTICK_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_DAYTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00289">289</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7184b065ba491e363d7204a68aa38ac0"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_DAYTICK_SHIFT" ref="g7184b065ba491e363d7204a68aa38ac0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_DAYTICK_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_DAYTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00288">288</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g00df12d5662b4d1454aca445e5a885fa"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_HOURTICK_DEFAULT" ref="g00df12d5662b4d1454aca445e5a885fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_HOURTICK_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00285">285</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc87e57327bb70b3bd83bda24a93fa00f"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_HOURTICK_MASK" ref="gc87e57327bb70b3bd83bda24a93fa00f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_HOURTICK_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_HOURTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00284">284</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb2ceca3a17ef7a2419fdb9b02607ce5b"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_HOURTICK_SHIFT" ref="gb2ceca3a17ef7a2419fdb9b02607ce5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_HOURTICK_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_HOURTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00283">283</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g9326a3419b3d943fe1c1e5354ab8dcbb"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_MASK" ref="g9326a3419b3d943fe1c1e5354ab8dcbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_MASK&nbsp;&nbsp;&nbsp;0x000007FFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for RTCC_IF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00246">246</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd8555455f39447ca7cf5ab876d4a8119"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_MINTICK_DEFAULT" ref="gd8555455f39447ca7cf5ab876d4a8119" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_MINTICK_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00280">280</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g8e0535620c7b8392041a143c5d42a2b5"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_MINTICK_MASK" ref="g8e0535620c7b8392041a143c5d42a2b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_MINTICK_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_MINTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00279">279</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g73365ddb508f00908107b8cac2402e98"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_MINTICK_SHIFT" ref="g73365ddb508f00908107b8cac2402e98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_MINTICK_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_MINTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00278">278</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gec0972a4be6dec145509a9f7716875c8"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_MONTHTICK_DEFAULT" ref="gec0972a4be6dec145509a9f7716875c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_MONTHTICK_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00300">300</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gba6dc2e1a6499836d01dfb2ad6617100"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_MONTHTICK_MASK" ref="gba6dc2e1a6499836d01dfb2ad6617100" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_MONTHTICK_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_MONTHTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00299">299</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ga8be51b12fb1cb5a8c33ef2ba9539c8f"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_MONTHTICK_SHIFT" ref="ga8be51b12fb1cb5a8c33ef2ba9539c8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_MONTHTICK_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_MONTHTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00298">298</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5a1f00a2824ec3735fbe7e3ae458d703"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_OF_DEFAULT" ref="g5a1f00a2824ec3735fbe7e3ae458d703" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_OF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00250">250</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g8b7e29d311b9874b790814bc54ad5ffb"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_OF_MASK" ref="g8b7e29d311b9874b790814bc54ad5ffb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_OF_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_OF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00249">249</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g1e6de5e0bb26a9da57cd9b46f1a7391f"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_OF_SHIFT" ref="g1e6de5e0bb26a9da57cd9b46f1a7391f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_OF_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_OF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00248">248</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc9ea0140a3258399b5c23d20569f28d8"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_OSCFAIL_DEFAULT" ref="gc9ea0140a3258399b5c23d20569f28d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_OSCFAIL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00270">270</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ge47ae59ead8beec0b8f9e2014deded9c"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_OSCFAIL_MASK" ref="ge47ae59ead8beec0b8f9e2014deded9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_OSCFAIL_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_OSCFAIL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00269">269</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g1065512e2e0a82d1d36f9770083c0e83"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_OSCFAIL_SHIFT" ref="g1065512e2e0a82d1d36f9770083c0e83" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_OSCFAIL_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_OSCFAIL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00268">268</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gaef58318106b28d3e74e62fef7220766"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IF_RESETVALUE" ref="gaef58318106b28d3e74e62fef7220766" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IF_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for RTCC_IF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00245">245</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4d65d370127bf50392dd89a65e77ef62"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_CC0_DEFAULT" ref="g4d65d370127bf50392dd89a65e77ef62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_CC0_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IFC 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00373">373</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc18d17229fb87509c0f1c445e25bfcb4"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_CC0_MASK" ref="gc18d17229fb87509c0f1c445e25bfcb4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_CC0_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_CC0 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00372">372</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gf2f6099fe84fc9f1244fb6c075ecdc22"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_CC0_SHIFT" ref="gf2f6099fe84fc9f1244fb6c075ecdc22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_CC0_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_CC0 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00371">371</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd7fe4702fb1f103f90afddaf9b76bb30"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_CC1_DEFAULT" ref="gd7fe4702fb1f103f90afddaf9b76bb30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_CC1_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IFC 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00378">378</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7e1502c2c36ba9a3ed58843451e55d99"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_CC1_MASK" ref="g7e1502c2c36ba9a3ed58843451e55d99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_CC1_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_CC1 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00377">377</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g137dfee9e97bbac9f3ca38951a9f560d"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_CC1_SHIFT" ref="g137dfee9e97bbac9f3ca38951a9f560d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_CC1_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_CC1 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00376">376</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gf215a9da8bae3ca1fd0c2c177527a285"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_CC2_DEFAULT" ref="gf215a9da8bae3ca1fd0c2c177527a285" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_CC2_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IFC 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00383">383</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g25a00d2cc5e537674f76b4877f9bbc71"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_CC2_MASK" ref="g25a00d2cc5e537674f76b4877f9bbc71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_CC2_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_CC2 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00382">382</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g0e7ac91deda26d0bcf1006fe201965f1"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_CC2_SHIFT" ref="g0e7ac91deda26d0bcf1006fe201965f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_CC2_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_CC2 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00381">381</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gacb9aaf63d57cedc6c7089d70f28f895"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_CNTTICK_DEFAULT" ref="gacb9aaf63d57cedc6c7089d70f28f895" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_CNTTICK_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IFC 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00393">393</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd28cc1628466e60edcf2f35a13c0c358"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_CNTTICK_MASK" ref="gd28cc1628466e60edcf2f35a13c0c358" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_CNTTICK_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_CNTTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00392">392</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g0b7ec9d6f5d2070de6512cc17e447dcc"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_CNTTICK_SHIFT" ref="g0b7ec9d6f5d2070de6512cc17e447dcc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_CNTTICK_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_CNTTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00391">391</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g19401162c0cd020bacbcbd95583a5b93"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_DAYOWOF_DEFAULT" ref="g19401162c0cd020bacbcbd95583a5b93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_DAYOWOF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IFC 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00413">413</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6fb54b7b4145b52354eccc02852814b8"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_DAYOWOF_MASK" ref="g6fb54b7b4145b52354eccc02852814b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_DAYOWOF_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_DAYOWOF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00412">412</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd42226c1efe608e5a5ac177b593eace7"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_DAYOWOF_SHIFT" ref="gd42226c1efe608e5a5ac177b593eace7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_DAYOWOF_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_DAYOWOF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00411">411</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g862e0a5d440ed216db6631734b5af6c1"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_DAYTICK_DEFAULT" ref="g862e0a5d440ed216db6631734b5af6c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_DAYTICK_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IFC 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00408">408</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6821149c400777623d87a795daded1e9"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_DAYTICK_MASK" ref="g6821149c400777623d87a795daded1e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_DAYTICK_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_DAYTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00407">407</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g05b7204eb6a9b088e4e6f8da5a0ce23a"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_DAYTICK_SHIFT" ref="g05b7204eb6a9b088e4e6f8da5a0ce23a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_DAYTICK_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_DAYTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00406">406</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5fe824ecb9ba72b81438cd6c9088066e"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_HOURTICK_DEFAULT" ref="g5fe824ecb9ba72b81438cd6c9088066e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_HOURTICK_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IFC 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00403">403</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gbe26a9856b4d39fc12a6f11e7601d646"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_HOURTICK_MASK" ref="gbe26a9856b4d39fc12a6f11e7601d646" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_HOURTICK_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_HOURTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00402">402</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc1b97adb6e114ffe14b5a77eef768ff1"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_HOURTICK_SHIFT" ref="gc1b97adb6e114ffe14b5a77eef768ff1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_HOURTICK_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_HOURTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00401">401</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g17f9e79c6a33d6e8586545fef3acda9b"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_MASK" ref="g17f9e79c6a33d6e8586545fef3acda9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_MASK&nbsp;&nbsp;&nbsp;0x000007FFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for RTCC_IFC 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00364">364</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ga5f11a54cfc3f9251d1680231345e16c"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_MINTICK_DEFAULT" ref="ga5f11a54cfc3f9251d1680231345e16c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_MINTICK_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IFC 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00398">398</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7b16c24949219592c18926d58b039b22"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_MINTICK_MASK" ref="g7b16c24949219592c18926d58b039b22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_MINTICK_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_MINTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00397">397</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ge8e95707ab587c302d071169fe59aedb"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_MINTICK_SHIFT" ref="ge8e95707ab587c302d071169fe59aedb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_MINTICK_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_MINTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00396">396</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g49ed65b1cb4e72ba592442e7131a51cc"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_MONTHTICK_DEFAULT" ref="g49ed65b1cb4e72ba592442e7131a51cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_MONTHTICK_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IFC 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00418">418</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd6a7152414fe4a33a07a0b77fc092cd1"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_MONTHTICK_MASK" ref="gd6a7152414fe4a33a07a0b77fc092cd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_MONTHTICK_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_MONTHTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00417">417</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g86422a33875e120c463d8924085b6734"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_MONTHTICK_SHIFT" ref="g86422a33875e120c463d8924085b6734" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_MONTHTICK_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_MONTHTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00416">416</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g10b1d72e1eca2f7ba5397ffa50b5db7d"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_OF_DEFAULT" ref="g10b1d72e1eca2f7ba5397ffa50b5db7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_OF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IFC 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00368">368</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g51e6a42cd7ba34ec890a510d58197c91"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_OF_MASK" ref="g51e6a42cd7ba34ec890a510d58197c91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_OF_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_OF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00367">367</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gacdfba40f3689a79ada7c37589bf290a"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_OF_SHIFT" ref="gacdfba40f3689a79ada7c37589bf290a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_OF_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_OF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00366">366</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4c97e9842715aee22f768828533c256b"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_OSCFAIL_DEFAULT" ref="g4c97e9842715aee22f768828533c256b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_OSCFAIL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IFC 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00388">388</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g034a91b19fac29b7a75b73d07c17eea8"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_OSCFAIL_MASK" ref="g034a91b19fac29b7a75b73d07c17eea8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_OSCFAIL_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_OSCFAIL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00387">387</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7bd59ebb17da9852915e506702b4ce40"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_OSCFAIL_SHIFT" ref="g7bd59ebb17da9852915e506702b4ce40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_OSCFAIL_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_OSCFAIL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00386">386</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g0238377b9add05fe0b097a95eedf3c90"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFC_RESETVALUE" ref="g0238377b9add05fe0b097a95eedf3c90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFC_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for RTCC_IFC 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00363">363</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g67f57a1707025be82d3473e38ccf9328"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_CC0_DEFAULT" ref="g67f57a1707025be82d3473e38ccf9328" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_CC0_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IFS 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00314">314</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g29c7c3a0df2a12474c5b8b1fd0390434"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_CC0_MASK" ref="g29c7c3a0df2a12474c5b8b1fd0390434" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_CC0_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_CC0 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00313">313</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g44fe0f021b7804a45d21ed63cf90b112"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_CC0_SHIFT" ref="g44fe0f021b7804a45d21ed63cf90b112" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_CC0_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_CC0 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00312">312</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ge7e8883655eb7d503342ebe3381779bf"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_CC1_DEFAULT" ref="ge7e8883655eb7d503342ebe3381779bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_CC1_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IFS 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00319">319</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g0876c6a95e1839a2f0ed41ef023715a9"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_CC1_MASK" ref="g0876c6a95e1839a2f0ed41ef023715a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_CC1_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_CC1 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00318">318</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g8d17ec07c889d5b7d0385f2f495560d0"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_CC1_SHIFT" ref="g8d17ec07c889d5b7d0385f2f495560d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_CC1_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_CC1 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00317">317</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g91175fb8586f46a4f809340a7f53d1c8"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_CC2_DEFAULT" ref="g91175fb8586f46a4f809340a7f53d1c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_CC2_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IFS 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00324">324</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6619b96ef4a10baede57354c69036b59"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_CC2_MASK" ref="g6619b96ef4a10baede57354c69036b59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_CC2_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_CC2 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00323">323</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g8dcf6fc55e72828557bb58a07a5b9b01"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_CC2_SHIFT" ref="g8dcf6fc55e72828557bb58a07a5b9b01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_CC2_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_CC2 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00322">322</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6f81100cc0635f917e2f749e491d4017"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_CNTTICK_DEFAULT" ref="g6f81100cc0635f917e2f749e491d4017" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_CNTTICK_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IFS 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00334">334</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g91c2b9bc292cf2ec84770300a94bba6d"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_CNTTICK_MASK" ref="g91c2b9bc292cf2ec84770300a94bba6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_CNTTICK_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_CNTTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00333">333</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd227e1b8eb1e8a831c4d45b55ca5df20"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_CNTTICK_SHIFT" ref="gd227e1b8eb1e8a831c4d45b55ca5df20" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_CNTTICK_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_CNTTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00332">332</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gace7815a93388fbd7ec7e291e4c6a188"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_DAYOWOF_DEFAULT" ref="gace7815a93388fbd7ec7e291e4c6a188" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_DAYOWOF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IFS 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00354">354</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g98de4e65bd4f40f25b0d544bda87e754"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_DAYOWOF_MASK" ref="g98de4e65bd4f40f25b0d544bda87e754" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_DAYOWOF_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_DAYOWOF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00353">353</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb8dd6023a21d194abae29668f0b9f214"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_DAYOWOF_SHIFT" ref="gb8dd6023a21d194abae29668f0b9f214" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_DAYOWOF_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_DAYOWOF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00352">352</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g07d62d40b4d8599186fa160a115703cc"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_DAYTICK_DEFAULT" ref="g07d62d40b4d8599186fa160a115703cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_DAYTICK_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IFS 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00349">349</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g2f692c3e0dfbdfe5d4bff1869733a68e"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_DAYTICK_MASK" ref="g2f692c3e0dfbdfe5d4bff1869733a68e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_DAYTICK_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_DAYTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00348">348</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc7448191af40150128dc6b6b0173f40c"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_DAYTICK_SHIFT" ref="gc7448191af40150128dc6b6b0173f40c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_DAYTICK_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_DAYTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00347">347</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb762adc3d33b79b2083cb5112d65816b"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_HOURTICK_DEFAULT" ref="gb762adc3d33b79b2083cb5112d65816b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_HOURTICK_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IFS 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00344">344</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g56970ad4101efe2fbe181c2d2efba9ad"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_HOURTICK_MASK" ref="g56970ad4101efe2fbe181c2d2efba9ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_HOURTICK_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_HOURTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00343">343</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6b544fd70d1d9b4da2233ca3f2fc2d95"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_HOURTICK_SHIFT" ref="g6b544fd70d1d9b4da2233ca3f2fc2d95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_HOURTICK_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_HOURTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00342">342</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g35ae2f28fe8593be935a395aa9a20c9f"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_MASK" ref="g35ae2f28fe8593be935a395aa9a20c9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_MASK&nbsp;&nbsp;&nbsp;0x000007FFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for RTCC_IFS 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00305">305</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gcd1c203ab0894cc515ee2de357e8e72c"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_MINTICK_DEFAULT" ref="gcd1c203ab0894cc515ee2de357e8e72c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_MINTICK_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IFS 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00339">339</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g47317154ebf17a0e7b17dbbbbd4bf2ef"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_MINTICK_MASK" ref="g47317154ebf17a0e7b17dbbbbd4bf2ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_MINTICK_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_MINTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00338">338</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc63a838cbf51fbdea3a87844c770a655"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_MINTICK_SHIFT" ref="gc63a838cbf51fbdea3a87844c770a655" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_MINTICK_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_MINTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00337">337</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gac793daca33de25ba4f10459bbec9ffb"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_MONTHTICK_DEFAULT" ref="gac793daca33de25ba4f10459bbec9ffb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_MONTHTICK_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IFS 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00359">359</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g29a165b5b4c80ffad9e1703e030a3dc4"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_MONTHTICK_MASK" ref="g29a165b5b4c80ffad9e1703e030a3dc4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_MONTHTICK_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_MONTHTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00358">358</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g0144b80bab0c9c3ce5f48b8f790b46b2"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_MONTHTICK_SHIFT" ref="g0144b80bab0c9c3ce5f48b8f790b46b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_MONTHTICK_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_MONTHTICK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00357">357</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g74a07c2e1af2f34b03dca90c1aa70cb4"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_OF_DEFAULT" ref="g74a07c2e1af2f34b03dca90c1aa70cb4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_OF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IFS 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00309">309</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gcf2d355cceaf76e09fe9b831c0921694"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_OF_MASK" ref="gcf2d355cceaf76e09fe9b831c0921694" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_OF_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_OF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00308">308</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g8b66b1a158adaaa02073ca296c3caf46"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_OF_SHIFT" ref="g8b66b1a158adaaa02073ca296c3caf46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_OF_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_OF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00307">307</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g37d715ac8cdcaeee2c880f245818af7a"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_OSCFAIL_DEFAULT" ref="g37d715ac8cdcaeee2c880f245818af7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_OSCFAIL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_IFS 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00329">329</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g517bcc5c0f26fcad49374c518c853b9f"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_OSCFAIL_MASK" ref="g517bcc5c0f26fcad49374c518c853b9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_OSCFAIL_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_OSCFAIL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00328">328</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gfb333173cca901ff8ddef7b66d254a9c"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_OSCFAIL_SHIFT" ref="gfb333173cca901ff8ddef7b66d254a9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_OSCFAIL_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_OSCFAIL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00327">327</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g0681f567eeee0a8238907145262d65b4"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_IFS_RESETVALUE" ref="g0681f567eeee0a8238907145262d65b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_IFS_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for RTCC_IFS 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00304">304</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd17e1018fd66df3bc85d04acc373eaa3"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_LOCK_LOCKKEY_DEFAULT" ref="gd17e1018fd66df3bc85d04acc373eaa3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_LOCK_LOCKKEY_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_LOCK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00516">516</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gca0b542279abc811b8daf788eec3518b"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_LOCK_LOCKKEY_LOCK" ref="gca0b542279abc811b8daf788eec3518b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_LOCK_LOCKKEY_LOCK&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOCK for RTCC_LOCK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00517">517</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ga302e7c11703ed4f9c458264178a8d87"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_LOCK_LOCKKEY_LOCKED" ref="ga302e7c11703ed4f9c458264178a8d87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_LOCK_LOCKKEY_LOCKED&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOCKED for RTCC_LOCK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00519">519</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc20a2e070c146b278f6d1913e95d8f95"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_LOCK_LOCKKEY_MASK" ref="gc20a2e070c146b278f6d1913e95d8f95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_LOCK_LOCKKEY_MASK&nbsp;&nbsp;&nbsp;0xFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_LOCKKEY 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00515">515</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gf53bc10d847e6bf11518bbff78ea54bc"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_LOCK_LOCKKEY_SHIFT" ref="gf53bc10d847e6bf11518bbff78ea54bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_LOCK_LOCKKEY_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_LOCKKEY 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00514">514</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ga4a0fb64334e4cb325a4743788d581f7"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_LOCK_LOCKKEY_UNLOCK" ref="ga4a0fb64334e4cb325a4743788d581f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_LOCK_LOCKKEY_UNLOCK&nbsp;&nbsp;&nbsp;0x0000AEE8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode UNLOCK for RTCC_LOCK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00520">520</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g06004cc6aa38f7cc5df8c36b6e798c74"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_LOCK_LOCKKEY_UNLOCKED" ref="g06004cc6aa38f7cc5df8c36b6e798c74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_LOCK_LOCKKEY_UNLOCKED&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode UNLOCKED for RTCC_LOCK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00518">518</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="geabfbc48e110cdbcb06f0e4c69500741"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_LOCK_MASK" ref="geabfbc48e110cdbcb06f0e4c69500741" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_LOCK_MASK&nbsp;&nbsp;&nbsp;0x0000FFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for RTCC_LOCK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00513">513</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g9912a542a0f5874df9ad9eb5f902687c"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_LOCK_RESETVALUE" ref="g9912a542a0f5874df9ad9eb5f902687c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_LOCK_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for RTCC_LOCK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00512">512</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g64a668bba02f87ced7e9a9237f729a58"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_POWERDOWN_MASK" ref="g64a668bba02f87ced7e9a9237f729a58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_POWERDOWN_MASK&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for RTCC_POWERDOWN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00504">504</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7f199c72fee24dfb4247355aae3bbb64"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_POWERDOWN_RAM_DEFAULT" ref="g7f199c72fee24dfb4247355aae3bbb64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_POWERDOWN_RAM_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_POWERDOWN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00508">508</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g116d7fa44f7de91ce5a18603ff33ed1d"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_POWERDOWN_RAM_MASK" ref="g116d7fa44f7de91ce5a18603ff33ed1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_POWERDOWN_RAM_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_RAM 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00507">507</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5c9d0be75812396c57c0658b1d7629c9"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_POWERDOWN_RAM_SHIFT" ref="g5c9d0be75812396c57c0658b1d7629c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_POWERDOWN_RAM_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_RAM 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00506">506</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g9674e1a250686af6755ef4988e320243"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_POWERDOWN_RESETVALUE" ref="g9674e1a250686af6755ef4988e320243" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_POWERDOWN_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for RTCC_POWERDOWN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00503">503</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc0bb2c0f6de3a3069b775a4fd7251b08"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_PRECNT_MASK" ref="gc0bb2c0f6de3a3069b775a4fd7251b08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_PRECNT_MASK&nbsp;&nbsp;&nbsp;0x00007FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for RTCC_PRECNT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00157">157</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3808cc9b84bf6ab3ee6c373fd3f6228b"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_PRECNT_PRECNT_DEFAULT" ref="g3808cc9b84bf6ab3ee6c373fd3f6228b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_PRECNT_PRECNT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_PRECNT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00160">160</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6e5899b4f20de52321dbe5b91b79fcf6"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_PRECNT_PRECNT_MASK" ref="g6e5899b4f20de52321dbe5b91b79fcf6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_PRECNT_PRECNT_MASK&nbsp;&nbsp;&nbsp;0x7FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_PRECNT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00159">159</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g8cf8f47468636afb62df5deb1427cdea"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_PRECNT_PRECNT_SHIFT" ref="g8cf8f47468636afb62df5deb1427cdea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_PRECNT_PRECNT_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_PRECNT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00158">158</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g0962bccbd610731da9b7bf246d38fc6c"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_PRECNT_RESETVALUE" ref="g0962bccbd610731da9b7bf246d38fc6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_PRECNT_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for RTCC_PRECNT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00156">156</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g9776de0fadee1dd633ba6b0612b5e7c5"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_RET_REG_MASK" ref="g9776de0fadee1dd633ba6b0612b5e7c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_RET_REG_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for RTCC_RET_REG 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00683">683</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g8fcb048c1f9412fd1b00ebcce645851f"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_RET_REG_REG_DEFAULT" ref="g8fcb048c1f9412fd1b00ebcce645851f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_RET_REG_REG_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_RET_REG 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00686">686</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5b566a71f16db0754816ea63b771210b"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_RET_REG_REG_MASK" ref="g5b566a71f16db0754816ea63b771210b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_RET_REG_REG_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RET_REG 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00685">685</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gf3ba69e6101b813e8baac6c70f0b6df0"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_RET_REG_REG_SHIFT" ref="gf3ba69e6101b813e8baac6c70f0b6df0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_RET_REG_REG_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RET_REG 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00684">684</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gdeee5af7f4b3fdc94c9e28a456eb03c6"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_RET_REG_RESETVALUE" ref="gdeee5af7f4b3fdc94c9e28a456eb03c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_RET_REG_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for RTCC_RET_REG 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00682">682</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g2f31bc6be2cf68ef446d05e07515d663"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_STATUS_MASK" ref="g2f31bc6be2cf68ef446d05e07515d663" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_STATUS_MASK&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for RTCC_STATUS 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00482">482</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5c86f6f9d5c39b88de6491c7099e02c3"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_STATUS_RESETVALUE" ref="g5c86f6f9d5c39b88de6491c7099e02c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_STATUS_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for RTCC_STATUS 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00481">481</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gf7342fbfbb5eaf2d9b810f3e7becf5a5"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_SYNCBUSY_CMD_DEFAULT" ref="gf7342fbfbb5eaf2d9b810f3e7becf5a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_SYNCBUSY_CMD_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_SYNCBUSY 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00499">499</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g392732870c091534af5233354816a924"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_SYNCBUSY_CMD_MASK" ref="g392732870c091534af5233354816a924" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_SYNCBUSY_CMD_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_CMD 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00498">498</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5e7be37ae4da6270c5a071ea0a8c2164"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_SYNCBUSY_CMD_SHIFT" ref="g5e7be37ae4da6270c5a071ea0a8c2164" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_SYNCBUSY_CMD_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_CMD 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00497">497</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g602d588228f7f8574e76ffc287725e2f"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_SYNCBUSY_MASK" ref="g602d588228f7f8574e76ffc287725e2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_SYNCBUSY_MASK&nbsp;&nbsp;&nbsp;0x00000020UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for RTCC_SYNCBUSY 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00495">495</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g92d2f60ff42de5df2f0285a254fa7abe"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_SYNCBUSY_RESETVALUE" ref="g92d2f60ff42de5df2f0285a254fa7abe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_SYNCBUSY_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for RTCC_SYNCBUSY 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00494">494</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g8ea67d473b8f3433c6a417ad1cf52a56"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_TIME_HOURT_DEFAULT" ref="g8ea67d473b8f3433c6a417ad1cf52a56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_TIME_HOURT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_TIME 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00208">208</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g95b542c431671487eb160fd735919ca5"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_TIME_HOURT_MASK" ref="g95b542c431671487eb160fd735919ca5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_TIME_HOURT_MASK&nbsp;&nbsp;&nbsp;0x300000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_HOURT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00207">207</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ga1c8e5bbd7f4be4df572555bf5c204c1"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_TIME_HOURT_SHIFT" ref="ga1c8e5bbd7f4be4df572555bf5c204c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_TIME_HOURT_SHIFT&nbsp;&nbsp;&nbsp;20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_HOURT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00206">206</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5d08e573963a95a567334685f4c4a998"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_TIME_HOURU_DEFAULT" ref="g5d08e573963a95a567334685f4c4a998" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_TIME_HOURU_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_TIME 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00204">204</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gf3af80516534e19161d0c361398e3d7c"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_TIME_HOURU_MASK" ref="gf3af80516534e19161d0c361398e3d7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_TIME_HOURU_MASK&nbsp;&nbsp;&nbsp;0xF0000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_HOURU 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00203">203</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gcc28ffebecb80456ed72344e301964d1"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_TIME_HOURU_SHIFT" ref="gcc28ffebecb80456ed72344e301964d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_TIME_HOURU_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_HOURU 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00202">202</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gca75dfb738ce9e9199bc7c2fc21b3dcf"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_TIME_MASK" ref="gca75dfb738ce9e9199bc7c2fc21b3dcf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_TIME_MASK&nbsp;&nbsp;&nbsp;0x003F7F7FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for RTCC_TIME 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00185">185</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g55392c8bbf9a475af2d1d59c821716d8"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_TIME_MINT_DEFAULT" ref="g55392c8bbf9a475af2d1d59c821716d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_TIME_MINT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_TIME 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00200">200</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4c0559b98c48b213a224cb02fc555362"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_TIME_MINT_MASK" ref="g4c0559b98c48b213a224cb02fc555362" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_TIME_MINT_MASK&nbsp;&nbsp;&nbsp;0x7000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_MINT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00199">199</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g145a1272055d8276a2d30d217010b494"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_TIME_MINT_SHIFT" ref="g145a1272055d8276a2d30d217010b494" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_TIME_MINT_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_MINT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00198">198</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g52d852574d16f9c394cceff2a7730fea"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_TIME_MINU_DEFAULT" ref="g52d852574d16f9c394cceff2a7730fea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_TIME_MINU_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_TIME 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00196">196</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5af48e303d1fb6d4a4311759f808e354"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_TIME_MINU_MASK" ref="g5af48e303d1fb6d4a4311759f808e354" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_TIME_MINU_MASK&nbsp;&nbsp;&nbsp;0xF00UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_MINU 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00195">195</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g217608e72dbe762c298d833a1859865c"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_TIME_MINU_SHIFT" ref="g217608e72dbe762c298d833a1859865c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_TIME_MINU_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_MINU 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00194">194</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g88d22fa099dbaabd3e37e6bcd38c89c3"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_TIME_RESETVALUE" ref="g88d22fa099dbaabd3e37e6bcd38c89c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_TIME_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for RTCC_TIME 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00184">184</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g8df4bed8f2dfbdb8e53a5fac860b995f"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_TIME_SECT_DEFAULT" ref="g8df4bed8f2dfbdb8e53a5fac860b995f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_TIME_SECT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_TIME 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00192">192</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7fbd753a57a933577bfdeca6ae10efef"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_TIME_SECT_MASK" ref="g7fbd753a57a933577bfdeca6ae10efef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_TIME_SECT_MASK&nbsp;&nbsp;&nbsp;0x70UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_SECT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00191">191</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gf791f3dfab4cb49a7086086d8efe935b"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_TIME_SECT_SHIFT" ref="gf791f3dfab4cb49a7086086d8efe935b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_TIME_SECT_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_SECT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00190">190</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g244e0e9cf67f92293282f51d3c2addda"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_TIME_SECU_DEFAULT" ref="g244e0e9cf67f92293282f51d3c2addda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_TIME_SECU_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for RTCC_TIME 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00188">188</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7cd7ed29b4a1892bddfa4843282f95af"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_TIME_SECU_MASK" ref="g7cd7ed29b4a1892bddfa4843282f95af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_TIME_SECU_MASK&nbsp;&nbsp;&nbsp;0xFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for RTCC_SECU 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00187">187</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6e027c8bfa2f21dedcbd3afd80505a01"></a><!-- doxytag: member="efm32pg1b_rtcc.h::_RTCC_TIME_SECU_SHIFT" ref="g6e027c8bfa2f21dedcbd3afd80505a01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RTCC_TIME_SECU_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for RTCC_SECU 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00186">186</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gdc3a1611e7cb0e2161441b6b2f02d896"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CCV_CCV_DEFAULT" ref="gdc3a1611e7cb0e2161441b6b2f02d896" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CCV_CCV_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_CC_CCV_CCV_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_CC_CCV 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00630">630</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb0664fd6ba14d54f59eec14ae97b1939"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_CMOA_CLEAR" ref="gb0664fd6ba14d54f59eec14ae97b1939" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_CMOA_CLEAR&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_CMOA_CLEAR &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode CLEAR for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00559">559</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g749e9f406e319eb34d7b50d1f99d4e05"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_CMOA_DEFAULT" ref="g749e9f406e319eb34d7b50d1f99d4e05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_CMOA_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_CMOA_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00556">556</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6bf067c833dc44cf33ca35fb22097d39"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_CMOA_PULSE" ref="g6bf067c833dc44cf33ca35fb22097d39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_CMOA_PULSE&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_CMOA_PULSE &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PULSE for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00557">557</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5e1863faf37f7221df9a3de10990b429"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_CMOA_SET" ref="g5e1863faf37f7221df9a3de10990b429" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_CMOA_SET&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_CMOA_SET &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode SET for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00560">560</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g2cd2c7ff8d21e503ec897d1d0c45258d"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_CMOA_TOGGLE" ref="g2cd2c7ff8d21e503ec897d1d0c45258d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_CMOA_TOGGLE&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_CMOA_TOGGLE &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TOGGLE for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00558">558</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ga39f1068773af0b7494a5679e0dab8cc"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_COMPBASE" ref="ga39f1068773af0b7494a5679e0dab8cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_COMPBASE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Capture compare channel comparison base. 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00601">601</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g010005fc90e3162b049a82ae22503759"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_COMPBASE_CNT" ref="g010005fc90e3162b049a82ae22503759" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_COMPBASE_CNT&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_COMPBASE_CNT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode CNT for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00608">608</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5f88a9778fb03b95938d43a785bc1ff3"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_COMPBASE_DEFAULT" ref="g5f88a9778fb03b95938d43a785bc1ff3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_COMPBASE_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_COMPBASE_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00607">607</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g411e576aa9a0b7ae25f365d056186106"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_COMPBASE_PRECNT" ref="g411e576aa9a0b7ae25f365d056186106" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_COMPBASE_PRECNT&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_COMPBASE_PRECNT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRECNT for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00609">609</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3686fbf78899b9133d70bcaac23a10e2"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_COMPMASK_DEFAULT" ref="g3686fbf78899b9133d70bcaac23a10e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_COMPMASK_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_COMPMASK_DEFAULT &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00613">613</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gea23f36b8aabf4fadb2a13ba67113dbe"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_DAYCC" ref="gea23f36b8aabf4fadb2a13ba67113dbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_DAYCC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 17)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Day Capture/Compare selection 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00614">614</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gabe5e88264f14a361d1e828934cd5e38"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_DAYCC_DEFAULT" ref="gabe5e88264f14a361d1e828934cd5e38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_DAYCC_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_DAYCC_DEFAULT &lt;&lt; 17)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00620">620</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ga920022017e3f3a4e654f3b15d15f173"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_DAYCC_MONTH" ref="ga920022017e3f3a4e654f3b15d15f173" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_DAYCC_MONTH&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_DAYCC_MONTH &lt;&lt; 17)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode MONTH for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00621">621</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g8c8c82a21b1a94a15df25dcc10a43e37"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_DAYCC_WEEK" ref="g8c8c82a21b1a94a15df25dcc10a43e37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_DAYCC_WEEK&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_DAYCC_WEEK &lt;&lt; 17)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WEEK for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00622">622</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g27b804be072bb16864bc7a4c270ad6a7"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_ICEDGE_BOTH" ref="g27b804be072bb16864bc7a4c270ad6a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_ICEDGE_BOTH&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_ICEDGE_BOTH &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BOTH for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00571">571</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ga43487209c01a2dc9f876877e6cab8b2"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_ICEDGE_DEFAULT" ref="ga43487209c01a2dc9f876877e6cab8b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_ICEDGE_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_ICEDGE_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00568">568</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g553de0fc30762381b4f0988a91a3701f"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_ICEDGE_FALLING" ref="g553de0fc30762381b4f0988a91a3701f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_ICEDGE_FALLING&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_ICEDGE_FALLING &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode FALLING for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00570">570</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gf65c394f4a38da32400c75f47ffb96f4"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_ICEDGE_NONE" ref="gf65c394f4a38da32400c75f47ffb96f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_ICEDGE_NONE&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_ICEDGE_NONE &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode NONE for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00572">572</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc73edbf1861ad7cfb5108366e23a8bfb"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_ICEDGE_RISING" ref="gc73edbf1861ad7cfb5108366e23a8bfb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_ICEDGE_RISING&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_ICEDGE_RISING &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RISING for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00569">569</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4eb25f9741560972ce09a8f77ca5be7b"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_MODE_DEFAULT" ref="g4eb25f9741560972ce09a8f77ca5be7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_MODE_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_MODE_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00545">545</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g35fb9e627fed69c47367df62d77e2efe"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_MODE_INPUTCAPTURE" ref="g35fb9e627fed69c47367df62d77e2efe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_MODE_INPUTCAPTURE&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_MODE_INPUTCAPTURE &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTCAPTURE for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00547">547</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4ee0366a2afc15ffbe1c65095a0e1109"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_MODE_OFF" ref="g4ee0366a2afc15ffbe1c65095a0e1109" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_MODE_OFF&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_MODE_OFF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode OFF for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00546">546</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g039c3d321c7f265fdb2f3322a80bfe34"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_MODE_OUTPUTCOMPARE" ref="g039c3d321c7f265fdb2f3322a80bfe34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_MODE_OUTPUTCOMPARE&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_MODE_OUTPUTCOMPARE &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode OUTPUTCOMPARE for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00548">548</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gabb56f78573ac6b581ab5c641f4a5db0"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_PRSSEL_DEFAULT" ref="gabb56f78573ac6b581ab5c641f4a5db0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_PRSSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_PRSSEL_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00588">588</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6455c0a65c3bd4517de62a320f0b1985"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_PRSSEL_PRSCH0" ref="g6455c0a65c3bd4517de62a320f0b1985" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_PRSSEL_PRSCH0&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_PRSSEL_PRSCH0 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH0 for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00589">589</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd9109a15b86d512755baab7f760821f9"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_PRSSEL_PRSCH1" ref="gd9109a15b86d512755baab7f760821f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_PRSSEL_PRSCH1&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_PRSSEL_PRSCH1 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH1 for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00590">590</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g53c564dd13065057f46e844c3dd4000e"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_PRSSEL_PRSCH10" ref="g53c564dd13065057f46e844c3dd4000e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_PRSSEL_PRSCH10&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_PRSSEL_PRSCH10 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH10 for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00599">599</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gf89c8e9f11112fdd6ca125fa47f2f6df"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_PRSSEL_PRSCH11" ref="gf89c8e9f11112fdd6ca125fa47f2f6df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_PRSSEL_PRSCH11&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_PRSSEL_PRSCH11 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH11 for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00600">600</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g9ba9397b8168dbaae047aff9ddc6a6a3"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_PRSSEL_PRSCH2" ref="g9ba9397b8168dbaae047aff9ddc6a6a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_PRSSEL_PRSCH2&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_PRSSEL_PRSCH2 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH2 for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00591">591</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gbb4a360d6f296b9773067921346bebc8"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_PRSSEL_PRSCH3" ref="gbb4a360d6f296b9773067921346bebc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_PRSSEL_PRSCH3&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_PRSSEL_PRSCH3 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH3 for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00592">592</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7196a5355f753a8003a541af6c8b3200"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_PRSSEL_PRSCH4" ref="g7196a5355f753a8003a541af6c8b3200" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_PRSSEL_PRSCH4&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_PRSSEL_PRSCH4 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH4 for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00593">593</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gba8ed2509bf8353f72b55336f8de1256"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_PRSSEL_PRSCH5" ref="gba8ed2509bf8353f72b55336f8de1256" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_PRSSEL_PRSCH5&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_PRSSEL_PRSCH5 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH5 for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00594">594</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5352cbf717ff2c60109f21a33e78f752"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_PRSSEL_PRSCH6" ref="g5352cbf717ff2c60109f21a33e78f752" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_PRSSEL_PRSCH6&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_PRSSEL_PRSCH6 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH6 for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00595">595</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g428ffd179b0730421df784056c8672f3"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_PRSSEL_PRSCH7" ref="g428ffd179b0730421df784056c8672f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_PRSSEL_PRSCH7&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_PRSSEL_PRSCH7 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH7 for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00596">596</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gcfdb616196f0bd07883a44a8e3b58014"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_PRSSEL_PRSCH8" ref="gcfdb616196f0bd07883a44a8e3b58014" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_PRSSEL_PRSCH8&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_PRSSEL_PRSCH8 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH8 for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00597">597</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g9e58b435b21296cf502a7342390118a7"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_CTRL_PRSSEL_PRSCH9" ref="g9e58b435b21296cf502a7342390118a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_CTRL_PRSSEL_PRSCH9&nbsp;&nbsp;&nbsp;(_RTCC_CC_CTRL_PRSSEL_PRSCH9 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH9 for RTCC_CC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00598">598</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gae3f87735c12147faa8fd0fe0276d4ad"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_DATE_DAYT_DEFAULT" ref="gae3f87735c12147faa8fd0fe0276d4ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_DATE_DAYT_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_CC_DATE_DAYT_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_CC_DATE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00670">670</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g9c893ea8e432f6c079f27c732171de0f"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_DATE_DAYU_DEFAULT" ref="g9c893ea8e432f6c079f27c732171de0f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_DATE_DAYU_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_CC_DATE_DAYU_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_CC_DATE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00666">666</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g175df377512acf6491eebca6f6736c3e"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_DATE_MONTHT" ref="g175df377512acf6491eebca6f6736c3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_DATE_MONTHT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Month, tens. 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00675">675</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g698910c5914435f287d39704f6732e4d"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_DATE_MONTHT_DEFAULT" ref="g698910c5914435f287d39704f6732e4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_DATE_MONTHT_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_CC_DATE_MONTHT_DEFAULT &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_CC_DATE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00679">679</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7e0d75a1fe3a57f149797cd7269055f5"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_DATE_MONTHU_DEFAULT" ref="g7e0d75a1fe3a57f149797cd7269055f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_DATE_MONTHU_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_CC_DATE_MONTHU_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_CC_DATE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00674">674</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd65d83e848db24513f8b39da957958af"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_TIME_HOURT_DEFAULT" ref="gd65d83e848db24513f8b39da957958af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_TIME_HOURT_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_CC_TIME_HOURT_DEFAULT &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_CC_TIME 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00658">658</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc5ff71b48e6250b5968b3ed3b4f8c5e5"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_TIME_HOURU_DEFAULT" ref="gc5ff71b48e6250b5968b3ed3b4f8c5e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_TIME_HOURU_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_CC_TIME_HOURU_DEFAULT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_CC_TIME 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00654">654</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g0686be26355315db55897a57f2ea5279"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_TIME_MINT_DEFAULT" ref="g0686be26355315db55897a57f2ea5279" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_TIME_MINT_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_CC_TIME_MINT_DEFAULT &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_CC_TIME 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00650">650</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6ffef024b20eb51c6cd311956950f599"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_TIME_MINU_DEFAULT" ref="g6ffef024b20eb51c6cd311956950f599" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_TIME_MINU_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_CC_TIME_MINU_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_CC_TIME 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00646">646</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g574976d706a6a87e2365a4f6fe52b7cd"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_TIME_SECT_DEFAULT" ref="g574976d706a6a87e2365a4f6fe52b7cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_TIME_SECT_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_CC_TIME_SECT_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_CC_TIME 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00642">642</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gf74bae92191d3bd3fe2a4b3dd6c8284d"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CC_TIME_SECU_DEFAULT" ref="gf74bae92191d3bd3fe2a4b3dd6c8284d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CC_TIME_SECU_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_CC_TIME_SECU_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_CC_TIME 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00638">638</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb2801c96ae40995c0b370b8540a4600d"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CMD_CLRSTATUS" ref="gb2801c96ae40995c0b370b8540a4600d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CMD_CLRSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear RTCC_STATUS register. 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00487">487</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gcdb0d4325934c8662f6a6cf390759fa1"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CMD_CLRSTATUS_DEFAULT" ref="gcdb0d4325934c8662f6a6cf390759fa1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CMD_CLRSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_CMD_CLRSTATUS_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_CMD 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00491">491</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e0f24cb18fb5c8ba44e3d1f89c0294f"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CNT_CNT_DEFAULT" ref="g4e0f24cb18fb5c8ba44e3d1f89c0294f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CNT_CNT_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_CNT_CNT_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_CNT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00169">169</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3f88059240c11fdd653a0d38722a5a27"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_COMBCNT_CNTLSB_DEFAULT" ref="g3f88059240c11fdd653a0d38722a5a27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_COMBCNT_CNTLSB_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_COMBCNT_CNTLSB_DEFAULT &lt;&lt; 15)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_COMBCNT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00181">181</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g57b99eef6e8c79acd3e21759d4e12225"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_COMBCNT_PRECNT_DEFAULT" ref="g57b99eef6e8c79acd3e21759d4e12225" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_COMBCNT_PRECNT_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_COMBCNT_PRECNT_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_COMBCNT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00177">177</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ga6ecd489aa39c7fb459e23377b4272b7"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_CCV1TOP" ref="ga6ecd489aa39c7fb459e23377b4272b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_CCV1TOP&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CCV1 top value enable 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00085">85</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g1f4e8ebd2efd5c5a988d18c5f9eb0fa6"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_CCV1TOP_DEFAULT" ref="g1f4e8ebd2efd5c5a988d18c5f9eb0fa6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_CCV1TOP_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CCV1TOP_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00089">89</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g11f9a314e2d9114b62542e0d8979bf5c"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_CNTMODE" ref="g11f9a314e2d9114b62542e0d8979bf5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_CNTMODE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Main counter mode 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00140">140</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e32ce04fc25271455480207407e6278"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_CNTMODE_CALENDAR" ref="g4e32ce04fc25271455480207407e6278" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_CNTMODE_CALENDAR&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTMODE_CALENDAR &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode CALENDAR for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00148">148</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="geea51ce8c3a29ac872af85824cb05f30"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_CNTMODE_DEFAULT" ref="geea51ce8c3a29ac872af85824cb05f30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_CNTMODE_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTMODE_DEFAULT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00146">146</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5294c28c98f0902bcc56acb0f0d6fd55"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_CNTMODE_NORMAL" ref="g5294c28c98f0902bcc56acb0f0d6fd55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_CNTMODE_NORMAL&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTMODE_NORMAL &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode NORMAL for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00147">147</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g667842ed34058a7d970787042112b0c2"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_CNTPRESC_DEFAULT" ref="g667842ed34058a7d970787042112b0c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_CNTPRESC_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00109">109</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g10a43e0dd95a99c9efd4bf256028febe"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_CNTPRESC_DIV1" ref="g10a43e0dd95a99c9efd4bf256028febe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_CNTPRESC_DIV1&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV1 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DIV1 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00110">110</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ge89a187a169dee25b4c2392b8d2c628e"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_CNTPRESC_DIV1024" ref="ge89a187a169dee25b4c2392b8d2c628e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_CNTPRESC_DIV1024&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV1024 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DIV1024 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00120">120</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb26be7a0f8b43832c42bdec8059cb44c"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_CNTPRESC_DIV128" ref="gb26be7a0f8b43832c42bdec8059cb44c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_CNTPRESC_DIV128&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV128 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DIV128 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00117">117</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gfb32e67ffc9d01a407ca01bbaaf2cc57"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_CNTPRESC_DIV16" ref="gfb32e67ffc9d01a407ca01bbaaf2cc57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_CNTPRESC_DIV16&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV16 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DIV16 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00114">114</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g796613a3d896a132a997d0653a2bf0e2"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_CNTPRESC_DIV16384" ref="g796613a3d896a132a997d0653a2bf0e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_CNTPRESC_DIV16384&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV16384 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DIV16384 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00124">124</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g639fc6d0a17f394e12ca23c5c81304ff"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_CNTPRESC_DIV2" ref="g639fc6d0a17f394e12ca23c5c81304ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_CNTPRESC_DIV2&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV2 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DIV2 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00111">111</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g55ba4ffc413f5ff6ae2e6be655d511bf"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_CNTPRESC_DIV2048" ref="g55ba4ffc413f5ff6ae2e6be655d511bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_CNTPRESC_DIV2048&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV2048 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DIV2048 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00121">121</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e327bf88d045e8d71892c4d873cc472"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_CNTPRESC_DIV256" ref="g4e327bf88d045e8d71892c4d873cc472" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_CNTPRESC_DIV256&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV256 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DIV256 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00118">118</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g2a38242293225acd503ea3bb2dd5e9bf"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_CNTPRESC_DIV32" ref="g2a38242293225acd503ea3bb2dd5e9bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_CNTPRESC_DIV32&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV32 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DIV32 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00115">115</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g09d2f3be38b3fe06bcd517937d002e9d"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_CNTPRESC_DIV32768" ref="g09d2f3be38b3fe06bcd517937d002e9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_CNTPRESC_DIV32768&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV32768 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DIV32768 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00125">125</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g27a4db6d0dc8cd4ae3161edbeb7cfe80"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_CNTPRESC_DIV4" ref="g27a4db6d0dc8cd4ae3161edbeb7cfe80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_CNTPRESC_DIV4&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV4 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DIV4 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00112">112</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g41e2093e60b2f6c75bab0e152c760675"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_CNTPRESC_DIV4096" ref="g41e2093e60b2f6c75bab0e152c760675" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_CNTPRESC_DIV4096&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV4096 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DIV4096 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00122">122</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc73c9f5f61565afbfe634b83497a3cec"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_CNTPRESC_DIV512" ref="gc73c9f5f61565afbfe634b83497a3cec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_CNTPRESC_DIV512&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV512 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DIV512 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00119">119</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gfa8b162f910aa235c6ffe4b44f1f54cc"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_CNTPRESC_DIV64" ref="gfa8b162f910aa235c6ffe4b44f1f54cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_CNTPRESC_DIV64&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV64 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DIV64 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00116">116</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gfa870ce82c917fd088e2e74f70c76ba0"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_CNTPRESC_DIV8" ref="gfa870ce82c917fd088e2e74f70c76ba0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_CNTPRESC_DIV8&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV8 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DIV8 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00113">113</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g929252e446f13655b28544457584632f"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_CNTPRESC_DIV8192" ref="g929252e446f13655b28544457584632f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_CNTPRESC_DIV8192&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTPRESC_DIV8192 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DIV8192 for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00123">123</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gf2c9184995c990e0bd3c91a30ad6ef22"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_CNTTICK" ref="gf2c9184995c990e0bd3c91a30ad6ef22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_CNTTICK&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Counter prescaler mode. 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00126">126</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc87b78c8e061f936a2387d4780227c28"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_CNTTICK_CCV0MATCH" ref="gc87b78c8e061f936a2387d4780227c28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_CNTTICK_CCV0MATCH&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTTICK_CCV0MATCH &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode CCV0MATCH for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00134">134</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3d1afced30db74b2bf42ad925d39e4c3"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_CNTTICK_DEFAULT" ref="g3d1afced30db74b2bf42ad925d39e4c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_CNTTICK_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTTICK_DEFAULT &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00132">132</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g0fd53b46238f61e4e921d3344bc89b4a"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_CNTTICK_PRESC" ref="g0fd53b46238f61e4e921d3344bc89b4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_CNTTICK_PRESC&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_CNTTICK_PRESC &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRESC for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00133">133</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g27456c2389fcc4300bb91e340e07838a"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_DEBUGRUN" ref="g27456c2389fcc4300bb91e340e07838a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_DEBUGRUN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Debug Mode Run Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00075">75</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gad4bd278a2d4c808c0ed232691f53dbe"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_DEBUGRUN_DEFAULT" ref="gad4bd278a2d4c808c0ed232691f53dbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_DEBUGRUN_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_DEBUGRUN_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00079">79</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb499a6480ec2748c958e4b54baeee1a5"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_ENABLE" ref="gb499a6480ec2748c958e4b54baeee1a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_ENABLE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RTCC Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00070">70</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g2eaae484043790ee888132e50f8980fc"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_ENABLE_DEFAULT" ref="g2eaae484043790ee888132e50f8980fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_ENABLE_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_ENABLE_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00074">74</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g9af0517891daa507aa5cc49645887435"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_LYEARCORRDIS" ref="g9af0517891daa507aa5cc49645887435" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_LYEARCORRDIS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 17)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Leap year correction disabled. 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00149">149</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g227949e59b167642592ae30b35680811"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_LYEARCORRDIS_DEFAULT" ref="g227949e59b167642592ae30b35680811" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_LYEARCORRDIS_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_LYEARCORRDIS_DEFAULT &lt;&lt; 17)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00153">153</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ga76fe1260cb786038f853e1179370e42"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_OSCFDETEN" ref="ga76fe1260cb786038f853e1179370e42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_OSCFDETEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 15)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Oscillator failure detection enable 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00135">135</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc9f219427e81b60d816f0cbfa4d6984f"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_OSCFDETEN_DEFAULT" ref="gc9f219427e81b60d816f0cbfa4d6984f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_OSCFDETEN_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_OSCFDETEN_DEFAULT &lt;&lt; 15)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00139">139</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g441d8da534bc05a15d7a00d7f778678f"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_PRECCV0TOP" ref="g441d8da534bc05a15d7a00d7f778678f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_PRECCV0TOP&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Pre-counter CCV0 top value enable. 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00080">80</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gabdd66c8cd834d2ed7c3736976938463"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_CTRL_PRECCV0TOP_DEFAULT" ref="gabdd66c8cd834d2ed7c3736976938463" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_CTRL_PRECCV0TOP_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_CTRL_PRECCV0TOP_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00084">84</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4f1bda56132a3d9b9fa1645b8422bf30"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_DATE_DAYOMT_DEFAULT" ref="g4f1bda56132a3d9b9fa1645b8422bf30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_DATE_DAYOMT_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_DATE_DAYOMT_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_DATE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00221">221</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g8cd5b330ceb007452d93a1a3896a9835"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_DATE_DAYOMU_DEFAULT" ref="g8cd5b330ceb007452d93a1a3896a9835" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_DATE_DAYOMU_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_DATE_DAYOMU_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_DATE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00217">217</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g49a3e8ac8169a76f27af0ec0a4fd02e1"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_DATE_DAYOW_DEFAULT" ref="g49a3e8ac8169a76f27af0ec0a4fd02e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_DATE_DAYOW_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_DATE_DAYOW_DEFAULT &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_DATE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00242">242</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g16fa3097d6222e15671ebfc950011409"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_DATE_MONTHT" ref="g16fa3097d6222e15671ebfc950011409" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_DATE_MONTHT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Month, tens. 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00226">226</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7186f264dbf6277d75bf2a942d62f25d"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_DATE_MONTHT_DEFAULT" ref="g7186f264dbf6277d75bf2a942d62f25d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_DATE_MONTHT_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_DATE_MONTHT_DEFAULT &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_DATE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00230">230</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g2b670b57cb8274dd9640af1223457e80"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_DATE_MONTHU_DEFAULT" ref="g2b670b57cb8274dd9640af1223457e80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_DATE_MONTHU_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_DATE_MONTHU_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_DATE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00225">225</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3983ed99aa812422b6f8094129d08a7d"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_DATE_YEART_DEFAULT" ref="g3983ed99aa812422b6f8094129d08a7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_DATE_YEART_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_DATE_YEART_DEFAULT &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_DATE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00238">238</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb5c3b2389e073592d5ea74283e7c7430"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_DATE_YEARU_DEFAULT" ref="gb5c3b2389e073592d5ea74283e7c7430" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_DATE_YEARU_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_DATE_YEARU_DEFAULT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_DATE 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00234">234</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gbace8dba6025ad4992878a7358ec8498"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_EM4WUEN_EM4WU" ref="gbace8dba6025ad4992878a7358ec8498" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_EM4WUEN_EM4WU&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
EM4 Wake-up enable 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00530">530</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g8fb70607adc5d9ec9e42e4e0b3439b53"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_EM4WUEN_EM4WU_DEFAULT" ref="g8fb70607adc5d9ec9e42e4e0b3439b53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_EM4WUEN_EM4WU_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_EM4WUEN_EM4WU_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_EM4WUEN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00534">534</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb4da63b524e105ceb83f6807eaecb238"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IEN_CC0" ref="gb4da63b524e105ceb83f6807eaecb238" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IEN_CC0&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CC0 Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00429">429</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g026a00241198ebfd68be8dc833710c0d"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IEN_CC0_DEFAULT" ref="g026a00241198ebfd68be8dc833710c0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IEN_CC0_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IEN_CC0_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IEN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00433">433</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g9b9c0fc3c685ad1d183c6046776510b1"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IEN_CC1" ref="g9b9c0fc3c685ad1d183c6046776510b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IEN_CC1&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CC1 Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00434">434</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gda727abd36a3ef5d6f4d9e8c66b0c438"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IEN_CC1_DEFAULT" ref="gda727abd36a3ef5d6f4d9e8c66b0c438" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IEN_CC1_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IEN_CC1_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IEN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00438">438</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb1b57e1f991fdae95f028ce4895ec633"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IEN_CC2" ref="gb1b57e1f991fdae95f028ce4895ec633" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IEN_CC2&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CC2 Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00439">439</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ga4fe5d54b9a4ecf3037c00aa24b6aa24"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IEN_CC2_DEFAULT" ref="ga4fe5d54b9a4ecf3037c00aa24b6aa24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IEN_CC2_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IEN_CC2_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IEN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00443">443</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g0ac2eb46d864657ccc61e7c7032e11a7"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IEN_CNTTICK" ref="g0ac2eb46d864657ccc61e7c7032e11a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IEN_CNTTICK&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CNTTICK Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00449">449</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g9673de035ec56e58d6a0c548542d0405"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IEN_CNTTICK_DEFAULT" ref="g9673de035ec56e58d6a0c548542d0405" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IEN_CNTTICK_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IEN_CNTTICK_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IEN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00453">453</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g8fd681d49f9f82e4d056b19d09d9014d"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IEN_DAYOWOF" ref="g8fd681d49f9f82e4d056b19d09d9014d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IEN_DAYOWOF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DAYOWOF Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00469">469</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc1f4e79033961f8182b0ee7ed3fe43d9"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IEN_DAYOWOF_DEFAULT" ref="gc1f4e79033961f8182b0ee7ed3fe43d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IEN_DAYOWOF_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IEN_DAYOWOF_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IEN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00473">473</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gcd1bd320d665afa000cef247f2b15e34"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IEN_DAYTICK" ref="gcd1bd320d665afa000cef247f2b15e34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IEN_DAYTICK&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DAYTICK Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00464">464</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g00118e2162f67aebd9a151a239c8c0b7"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IEN_DAYTICK_DEFAULT" ref="g00118e2162f67aebd9a151a239c8c0b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IEN_DAYTICK_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IEN_DAYTICK_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IEN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00468">468</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gbae6e91416679fa8a5a28d15d2bd91f5"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IEN_HOURTICK" ref="gbae6e91416679fa8a5a28d15d2bd91f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IEN_HOURTICK&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
HOURTICK Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00459">459</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb3debddb90bce2b37b32b1bce49cad0d"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IEN_HOURTICK_DEFAULT" ref="gb3debddb90bce2b37b32b1bce49cad0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IEN_HOURTICK_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IEN_HOURTICK_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IEN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00463">463</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g671337a317c32e89898f36842e279d46"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IEN_MINTICK" ref="g671337a317c32e89898f36842e279d46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IEN_MINTICK&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
MINTICK Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00454">454</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gfba58775944c47fb52ab1c41a1ecd400"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IEN_MINTICK_DEFAULT" ref="gfba58775944c47fb52ab1c41a1ecd400" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IEN_MINTICK_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IEN_MINTICK_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IEN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00458">458</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g256162125f8963984425d5f46bc59299"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IEN_MONTHTICK" ref="g256162125f8963984425d5f46bc59299" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IEN_MONTHTICK&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
MONTHTICK Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00474">474</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gbe0bf2022d50407dd4172edb3fde8e51"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IEN_MONTHTICK_DEFAULT" ref="gbe0bf2022d50407dd4172edb3fde8e51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IEN_MONTHTICK_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IEN_MONTHTICK_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IEN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00478">478</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd1cdee5328e3b72c09f18bebf2db0330"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IEN_OF" ref="gd1cdee5328e3b72c09f18bebf2db0330" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IEN_OF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
OF Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00424">424</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g65c673e3cabdfbc197c9e50ca5137bf5"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IEN_OF_DEFAULT" ref="g65c673e3cabdfbc197c9e50ca5137bf5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IEN_OF_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IEN_OF_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IEN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00428">428</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ga376996b6dda11b2d6f73d2c67b59236"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IEN_OSCFAIL" ref="ga376996b6dda11b2d6f73d2c67b59236" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IEN_OSCFAIL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
OSCFAIL Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00444">444</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g376d32464b9f0ec8ef76e29dcbd09f96"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IEN_OSCFAIL_DEFAULT" ref="g376d32464b9f0ec8ef76e29dcbd09f96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IEN_OSCFAIL_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IEN_OSCFAIL_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IEN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00448">448</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g92ef4c14f1c9ffa6ab4b865678acf7f2"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IF_CC0" ref="g92ef4c14f1c9ffa6ab4b865678acf7f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IF_CC0&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00252">252</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gfbf17dc36a4877a5b9dab07dc4a2eb8e"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IF_CC0_DEFAULT" ref="gfbf17dc36a4877a5b9dab07dc4a2eb8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IF_CC0_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IF_CC0_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00256">256</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g8cbf2cd061bdf8f6f3d155c5b2efe135"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IF_CC1" ref="g8cbf2cd061bdf8f6f3d155c5b2efe135" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IF_CC1&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00257">257</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g468d86649289ebf1bdef3f482caaee3c"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IF_CC1_DEFAULT" ref="g468d86649289ebf1bdef3f482caaee3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IF_CC1_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IF_CC1_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00261">261</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb8c78b59cdf2d615108b2125acc530cb"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IF_CC2" ref="gb8c78b59cdf2d615108b2125acc530cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IF_CC2&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00262">262</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb4ca0ac73b33b268ce82807f6370b2f0"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IF_CC2_DEFAULT" ref="gb4ca0ac73b33b268ce82807f6370b2f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IF_CC2_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IF_CC2_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00266">266</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g84dfdc4819f99939581e5e8438600cc1"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IF_CNTTICK" ref="g84dfdc4819f99939581e5e8438600cc1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IF_CNTTICK&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Main counter tick 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00272">272</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ged5a870294b8bc10ec9f4bff3184a10d"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IF_CNTTICK_DEFAULT" ref="ged5a870294b8bc10ec9f4bff3184a10d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IF_CNTTICK_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IF_CNTTICK_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00276">276</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6846cebef6cbade5ae871276e7368c32"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IF_DAYOWOF" ref="g6846cebef6cbade5ae871276e7368c32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IF_DAYOWOF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Day of week overflow 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00292">292</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g1b6553a8d012aef1af8c1037555f5ff3"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IF_DAYOWOF_DEFAULT" ref="g1b6553a8d012aef1af8c1037555f5ff3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IF_DAYOWOF_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IF_DAYOWOF_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00296">296</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gcaae9ac09c64c87469aee87d54da2a75"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IF_DAYTICK" ref="gcaae9ac09c64c87469aee87d54da2a75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IF_DAYTICK&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Day tick 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00287">287</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g99d1850562e39f7cdcf656d31fa7513a"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IF_DAYTICK_DEFAULT" ref="g99d1850562e39f7cdcf656d31fa7513a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IF_DAYTICK_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IF_DAYTICK_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00291">291</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ge8d56e19d5ef1324f94f15b5ea1a180f"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IF_HOURTICK" ref="ge8d56e19d5ef1324f94f15b5ea1a180f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IF_HOURTICK&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Hour tick 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00282">282</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g8977792487f94f179b3209f0cfb5b3ed"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IF_HOURTICK_DEFAULT" ref="g8977792487f94f179b3209f0cfb5b3ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IF_HOURTICK_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IF_HOURTICK_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00286">286</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g02a7daa52c8feff88764a72ed37a3395"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IF_MINTICK" ref="g02a7daa52c8feff88764a72ed37a3395" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IF_MINTICK&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Minute tick 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00277">277</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gbdbda8ee3a046889ce48fe618b922b22"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IF_MINTICK_DEFAULT" ref="gbdbda8ee3a046889ce48fe618b922b22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IF_MINTICK_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IF_MINTICK_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00281">281</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5f88f14ef8321b8b886b58e035f5bcae"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IF_MONTHTICK" ref="g5f88f14ef8321b8b886b58e035f5bcae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IF_MONTHTICK&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Month tick 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00297">297</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g41b0a102291f0e317e9603abca0cb94e"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IF_MONTHTICK_DEFAULT" ref="g41b0a102291f0e317e9603abca0cb94e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IF_MONTHTICK_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IF_MONTHTICK_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00301">301</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd2e5310de83bfdf9cd77557d4545548a"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IF_OF" ref="gd2e5310de83bfdf9cd77557d4545548a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IF_OF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Overflow Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00247">247</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g07c53acda987e28a1b2cd14648ef64a3"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IF_OF_DEFAULT" ref="g07c53acda987e28a1b2cd14648ef64a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IF_OF_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IF_OF_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00251">251</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd23371d97660033b8b0753454dde7558"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IF_OSCFAIL" ref="gd23371d97660033b8b0753454dde7558" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IF_OSCFAIL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Oscillator failure Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00267">267</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb5bfd8d3f660088511eda7cc6f5c4853"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IF_OSCFAIL_DEFAULT" ref="gb5bfd8d3f660088511eda7cc6f5c4853" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IF_OSCFAIL_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IF_OSCFAIL_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IF 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00271">271</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g18713f2a84623811fb180a1bd0898bcd"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFC_CC0" ref="g18713f2a84623811fb180a1bd0898bcd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFC_CC0&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear CC0 Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00370">370</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ga01f37472b1d8eec5d726394860618d0"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFC_CC0_DEFAULT" ref="ga01f37472b1d8eec5d726394860618d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFC_CC0_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IFC_CC0_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IFC 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00374">374</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gfd5bb0ac94cc72536c17f4c80afc5ebf"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFC_CC1" ref="gfd5bb0ac94cc72536c17f4c80afc5ebf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFC_CC1&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear CC1 Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00375">375</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g158b312619fa3f6e2212bd65341dd8a3"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFC_CC1_DEFAULT" ref="g158b312619fa3f6e2212bd65341dd8a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFC_CC1_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IFC_CC1_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IFC 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00379">379</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4776c876dbf5b217775656b850246fdb"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFC_CC2" ref="g4776c876dbf5b217775656b850246fdb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFC_CC2&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear CC2 Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00380">380</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g355fa3bf85d2c9c766adc6d12f3d0e04"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFC_CC2_DEFAULT" ref="g355fa3bf85d2c9c766adc6d12f3d0e04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFC_CC2_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IFC_CC2_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IFC 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00384">384</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ga32cbc188651c9e3d1a25fe75782c7cc"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFC_CNTTICK" ref="ga32cbc188651c9e3d1a25fe75782c7cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFC_CNTTICK&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear CNTTICK Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00390">390</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gea2a3b7b7521bcd670a41ff540baa51f"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFC_CNTTICK_DEFAULT" ref="gea2a3b7b7521bcd670a41ff540baa51f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFC_CNTTICK_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IFC_CNTTICK_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IFC 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00394">394</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7abce222872436953ec4a1b3a4dfd8b0"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFC_DAYOWOF" ref="g7abce222872436953ec4a1b3a4dfd8b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFC_DAYOWOF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear DAYOWOF Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00410">410</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gcf176ce93ce182d324553b0905506ecc"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFC_DAYOWOF_DEFAULT" ref="gcf176ce93ce182d324553b0905506ecc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFC_DAYOWOF_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IFC_DAYOWOF_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IFC 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00414">414</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd2feffe60f4b9c27b93b1e831713979d"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFC_DAYTICK" ref="gd2feffe60f4b9c27b93b1e831713979d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFC_DAYTICK&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear DAYTICK Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00405">405</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g08075ba27cb014c6c26dc1c57d20879c"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFC_DAYTICK_DEFAULT" ref="g08075ba27cb014c6c26dc1c57d20879c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFC_DAYTICK_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IFC_DAYTICK_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IFC 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00409">409</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd2f23b9df9ed19ef7e1627d4dbaa43c4"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFC_HOURTICK" ref="gd2f23b9df9ed19ef7e1627d4dbaa43c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFC_HOURTICK&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear HOURTICK Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00400">400</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gbbb65aed1bc2f60b3be0e63a799dadc3"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFC_HOURTICK_DEFAULT" ref="gbbb65aed1bc2f60b3be0e63a799dadc3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFC_HOURTICK_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IFC_HOURTICK_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IFC 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00404">404</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gdd304e96ddc434e608aa179684c58e0d"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFC_MINTICK" ref="gdd304e96ddc434e608aa179684c58e0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFC_MINTICK&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear MINTICK Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00395">395</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gddb1f3e216ab6eb202ac2f3c7ee11c44"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFC_MINTICK_DEFAULT" ref="gddb1f3e216ab6eb202ac2f3c7ee11c44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFC_MINTICK_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IFC_MINTICK_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IFC 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00399">399</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g133e1acd6f00c915f16c9721882ec9be"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFC_MONTHTICK" ref="g133e1acd6f00c915f16c9721882ec9be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFC_MONTHTICK&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear MONTHTICK Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00415">415</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb1fdd6f1e3074f18a1f8d433fe282c28"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFC_MONTHTICK_DEFAULT" ref="gb1fdd6f1e3074f18a1f8d433fe282c28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFC_MONTHTICK_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IFC_MONTHTICK_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IFC 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00419">419</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g96bed5fc7929d9797c1624ac80b9eb5e"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFC_OF" ref="g96bed5fc7929d9797c1624ac80b9eb5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFC_OF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear OF Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00365">365</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g2fd09a382bbd96abeaf7ca9231fa6e93"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFC_OF_DEFAULT" ref="g2fd09a382bbd96abeaf7ca9231fa6e93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFC_OF_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IFC_OF_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IFC 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00369">369</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g1bd327033d74a845dbfbe3dca4708cfb"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFC_OSCFAIL" ref="g1bd327033d74a845dbfbe3dca4708cfb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFC_OSCFAIL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear OSCFAIL Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00385">385</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g1c62e83665b0920f90a683b7ebb21d3c"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFC_OSCFAIL_DEFAULT" ref="g1c62e83665b0920f90a683b7ebb21d3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFC_OSCFAIL_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IFC_OSCFAIL_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IFC 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00389">389</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ge26e226bcc31802089c9222fc155e3c3"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFS_CC0" ref="ge26e226bcc31802089c9222fc155e3c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFS_CC0&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set CC0 Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00311">311</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5bcd4f9c6d4966e299d8d8f7f3cf2e25"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFS_CC0_DEFAULT" ref="g5bcd4f9c6d4966e299d8d8f7f3cf2e25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFS_CC0_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IFS_CC0_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IFS 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00315">315</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ge30c633973f076418d57a0ca0d5aa305"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFS_CC1" ref="ge30c633973f076418d57a0ca0d5aa305" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFS_CC1&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set CC1 Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00316">316</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gee4523a8d9ac44df25d2ea9734fd6260"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFS_CC1_DEFAULT" ref="gee4523a8d9ac44df25d2ea9734fd6260" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFS_CC1_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IFS_CC1_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IFS 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00320">320</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd7aed8f9f6114af8d689a29f5a1fdbe5"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFS_CC2" ref="gd7aed8f9f6114af8d689a29f5a1fdbe5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFS_CC2&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set CC2 Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00321">321</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5a07148f557b12c1afb4fa2cb5a35fa7"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFS_CC2_DEFAULT" ref="g5a07148f557b12c1afb4fa2cb5a35fa7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFS_CC2_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IFS_CC2_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IFS 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00325">325</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g17e576532ca58f30dbb42875351f68c3"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFS_CNTTICK" ref="g17e576532ca58f30dbb42875351f68c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFS_CNTTICK&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set CNTTICK Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00331">331</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g0f136ebd507220eea2a7796a132f8cf0"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFS_CNTTICK_DEFAULT" ref="g0f136ebd507220eea2a7796a132f8cf0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFS_CNTTICK_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IFS_CNTTICK_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IFS 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00335">335</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5c16b485d8aff2206b6a975d5ba382ea"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFS_DAYOWOF" ref="g5c16b485d8aff2206b6a975d5ba382ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFS_DAYOWOF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set DAYOWOF Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00351">351</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ga33633c8b140de35258f5268a34ffa82"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFS_DAYOWOF_DEFAULT" ref="ga33633c8b140de35258f5268a34ffa82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFS_DAYOWOF_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IFS_DAYOWOF_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IFS 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00355">355</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g614c82725932cd796b5f4f3fb79bb89a"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFS_DAYTICK" ref="g614c82725932cd796b5f4f3fb79bb89a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFS_DAYTICK&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set DAYTICK Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00346">346</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g178310cffa86c721e17260ab90f2c3c2"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFS_DAYTICK_DEFAULT" ref="g178310cffa86c721e17260ab90f2c3c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFS_DAYTICK_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IFS_DAYTICK_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IFS 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00350">350</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g9f6fa3eb83f72e770992334b4b7f4fc5"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFS_HOURTICK" ref="g9f6fa3eb83f72e770992334b4b7f4fc5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFS_HOURTICK&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set HOURTICK Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00341">341</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gedd81066aa47b2806dccb6feb60b61a7"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFS_HOURTICK_DEFAULT" ref="gedd81066aa47b2806dccb6feb60b61a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFS_HOURTICK_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IFS_HOURTICK_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IFS 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00345">345</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gf6ead4d4e0657e2fe20128aa18c07c85"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFS_MINTICK" ref="gf6ead4d4e0657e2fe20128aa18c07c85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFS_MINTICK&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set MINTICK Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00336">336</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g27e6df2d4c4e7de1fc2d259851cc59fb"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFS_MINTICK_DEFAULT" ref="g27e6df2d4c4e7de1fc2d259851cc59fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFS_MINTICK_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IFS_MINTICK_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IFS 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00340">340</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5a162ad9428777cc69493f734e581693"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFS_MONTHTICK" ref="g5a162ad9428777cc69493f734e581693" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFS_MONTHTICK&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set MONTHTICK Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00356">356</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g66488a4dc57999517f5418b450dc2cd1"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFS_MONTHTICK_DEFAULT" ref="g66488a4dc57999517f5418b450dc2cd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFS_MONTHTICK_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IFS_MONTHTICK_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IFS 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00360">360</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g86003ffe3acd31332a3cf513af8fd531"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFS_OF" ref="g86003ffe3acd31332a3cf513af8fd531" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFS_OF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set OF Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00306">306</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g1bcc47ec0fd1c26345cc9bde06da0a78"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFS_OF_DEFAULT" ref="g1bcc47ec0fd1c26345cc9bde06da0a78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFS_OF_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IFS_OF_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IFS 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00310">310</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g1f591480a860bbb1a04582984fa49d8a"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFS_OSCFAIL" ref="g1f591480a860bbb1a04582984fa49d8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFS_OSCFAIL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set OSCFAIL Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00326">326</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g42fa1caf4a9c9f92b301d95f0b7f8f7c"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_IFS_OSCFAIL_DEFAULT" ref="g42fa1caf4a9c9f92b301d95f0b7f8f7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_IFS_OSCFAIL_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_IFS_OSCFAIL_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_IFS 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00330">330</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gf863883506600743d033c7805b3b6ba4"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_LOCK_LOCKKEY_DEFAULT" ref="gf863883506600743d033c7805b3b6ba4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_LOCK_LOCKKEY_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_LOCK_LOCKKEY_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_LOCK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00521">521</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7c8d318cd2054a98d93eb88079aeeb63"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_LOCK_LOCKKEY_LOCK" ref="g7c8d318cd2054a98d93eb88079aeeb63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_LOCK_LOCKKEY_LOCK&nbsp;&nbsp;&nbsp;(_RTCC_LOCK_LOCKKEY_LOCK &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOCK for RTCC_LOCK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00522">522</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g9d6825e55324705388bf32deeb82f0ed"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_LOCK_LOCKKEY_LOCKED" ref="g9d6825e55324705388bf32deeb82f0ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_LOCK_LOCKKEY_LOCKED&nbsp;&nbsp;&nbsp;(_RTCC_LOCK_LOCKKEY_LOCKED &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOCKED for RTCC_LOCK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00524">524</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc82a22c7d02e7fd330e135c349801a9e"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_LOCK_LOCKKEY_UNLOCK" ref="gc82a22c7d02e7fd330e135c349801a9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_LOCK_LOCKKEY_UNLOCK&nbsp;&nbsp;&nbsp;(_RTCC_LOCK_LOCKKEY_UNLOCK &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode UNLOCK for RTCC_LOCK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00525">525</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd699a3d4c6c2b2c9ae4ec07f31e13b55"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_LOCK_LOCKKEY_UNLOCKED" ref="gd699a3d4c6c2b2c9ae4ec07f31e13b55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_LOCK_LOCKKEY_UNLOCKED&nbsp;&nbsp;&nbsp;(_RTCC_LOCK_LOCKKEY_UNLOCKED &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode UNLOCKED for RTCC_LOCK 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00523">523</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g0e616b878ac4b2ef44e2ba0c715ea509"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_POWERDOWN_RAM" ref="g0e616b878ac4b2ef44e2ba0c715ea509" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_POWERDOWN_RAM&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Retention RAM power-down 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00505">505</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gdc7ef2f28f00476cb6f79352d8749a37"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_POWERDOWN_RAM_DEFAULT" ref="gdc7ef2f28f00476cb6f79352d8749a37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_POWERDOWN_RAM_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_POWERDOWN_RAM_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_POWERDOWN 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00509">509</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gaeeae9b1f304794251ef3cbe483c0d32"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_PRECNT_PRECNT_DEFAULT" ref="gaeeae9b1f304794251ef3cbe483c0d32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_PRECNT_PRECNT_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_PRECNT_PRECNT_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_PRECNT 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00161">161</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gccc772eaa171081d560362752335f420"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_RET_REG_REG_DEFAULT" ref="gccc772eaa171081d560362752335f420" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_RET_REG_REG_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_RET_REG_REG_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_RET_REG 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00687">687</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gbf92535429b93fd3018d78aadc10b04f"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_SYNCBUSY_CMD" ref="gbf92535429b93fd3018d78aadc10b04f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_SYNCBUSY_CMD&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CMD Register Busy 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00496">496</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3ac23965766d1b07806707760c1adb2f"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_SYNCBUSY_CMD_DEFAULT" ref="g3ac23965766d1b07806707760c1adb2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_SYNCBUSY_CMD_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_SYNCBUSY_CMD_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_SYNCBUSY 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00500">500</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="gba310e9e2a89d4547df100ebd53f4aa9"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_TIME_HOURT_DEFAULT" ref="gba310e9e2a89d4547df100ebd53f4aa9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_TIME_HOURT_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_TIME_HOURT_DEFAULT &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_TIME 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00209">209</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g1d21bf91d5173e7f9da736d7d669d403"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_TIME_HOURU_DEFAULT" ref="g1d21bf91d5173e7f9da736d7d669d403" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_TIME_HOURU_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_TIME_HOURU_DEFAULT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_TIME 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00205">205</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g63f3f812d3efd149d5481a735264f2b3"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_TIME_MINT_DEFAULT" ref="g63f3f812d3efd149d5481a735264f2b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_TIME_MINT_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_TIME_MINT_DEFAULT &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_TIME 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00201">201</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g8e19af0cf2155514f0a58b6e4424e901"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_TIME_MINU_DEFAULT" ref="g8e19af0cf2155514f0a58b6e4424e901" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_TIME_MINU_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_TIME_MINU_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_TIME 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00197">197</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4a5c866d93285cfa398561406ffa21ea"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_TIME_SECT_DEFAULT" ref="g4a5c866d93285cfa398561406ffa21ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_TIME_SECT_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_TIME_SECT_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_TIME 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00193">193</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<a class="anchor" name="ga295fbb27d6d5d60e17039555a239e92"></a><!-- doxytag: member="efm32pg1b_rtcc.h::RTCC_TIME_SECU_DEFAULT" ref="ga295fbb27d6d5d60e17039555a239e92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCC_TIME_SECU_DEFAULT&nbsp;&nbsp;&nbsp;(_RTCC_TIME_SECU_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for RTCC_TIME 
<p>
Definition at line <a class="el" href="efm32pg1b__rtcc_8h-source.html#l00189">189</a> of file <a class="el" href="efm32pg1b__rtcc_8h-source.html">efm32pg1b_rtcc.h</a>.
</div>
</div><p>
<div id="footer">
<hr size="1"><address style="text-align: right;"><small>
Generated on Thu Sep 10 11:30:48 2015</small> for Silicon Labs EFM32 CMSIS by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a><small> 1.4.7 </small></address></div>
</body>
</html>
