<stg><name>decode</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %instruction_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %instruction

]]></Node>
<StgValue><ssdm name="instruction_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:1 %d_imm_inst_7_V = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction_read, i32 7

]]></Node>
<StgValue><ssdm name="d_imm_inst_7_V"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:2 %d_imm_inst_20_V = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction_read, i32 20

]]></Node>
<StgValue><ssdm name="d_imm_inst_20_V"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3 %opch_V = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %instruction_read, i32 5, i32 6

]]></Node>
<StgValue><ssdm name="opch_V"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4 %opcl_V = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %instruction_read, i32 2, i32 4

]]></Node>
<StgValue><ssdm name="opcl_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
entry:5 %switch_ln72 = switch i2 %opch_V, void %sw.bb7.i.i, i2 0, void %sw.bb.i.i, i2 1, void %sw.bb3.i.i, i2 2, void %_ZL18decode_instructionjP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="switch_ln72"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
sw.bb3.i.i:0 %switch_ln21 = switch i3 %opcl_V, void %_ZL18decode_instructionjP21decoded_instruction_s.exit, i3 0, void %sw.bb.i40.i.i, i3 5, void %sw.bb5.i55.i.i, i3 4, void %sw.bb4.i52.i.i

]]></Node>
<StgValue><ssdm name="switch_ln21"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="1"/>
<literal name="opcl_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
sw.bb4.i52.i.i:0 %br_ln26 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="1"/>
<literal name="opcl_V" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
sw.bb5.i55.i.i:0 %br_ln27 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="1"/>
<literal name="opcl_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i40.i.i:0 %br_ln22 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
sw.bb.i.i:0 %switch_ln6 = switch i3 %opcl_V, void %_ZL18decode_instructionjP21decoded_instruction_s.exit, i3 0, void %sw.bb.i71.i.i, i3 5, void %sw.bb5.i86.i.i, i3 4, void %sw.bb4.i83.i.i

]]></Node>
<StgValue><ssdm name="switch_ln6"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="0"/>
<literal name="opcl_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
sw.bb4.i83.i.i:0 %br_ln11 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="0"/>
<literal name="opcl_V" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
sw.bb5.i86.i.i:0 %br_ln12 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="0"/>
<literal name="opcl_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i71.i.i:0 %br_ln7 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
sw.bb7.i.i:0 %switch_ln51 = switch i3 %opcl_V, void %_ZL18decode_instructionjP21decoded_instruction_s.exit, i3 0, void %sw.bb.i.i.i, i3 1, void %sw.bb1.i.i.i, i3 3, void %sw.bb3.i.i.i

]]></Node>
<StgValue><ssdm name="switch_ln51"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="-1"/>
<literal name="opcl_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
sw.bb3.i.i.i:0 %br_ln55 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="-1"/>
<literal name="opcl_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
sw.bb1.i.i.i:0 %br_ln53 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="-1"/>
<literal name="opcl_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i.i.i:0 %br_ln52 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0" op_16_bw="3" op_17_bw="0" op_18_bw="3" op_19_bw="0" op_20_bw="3" op_21_bw="0" op_22_bw="3" op_23_bw="0" op_24_bw="3" op_25_bw="0">
<![CDATA[
_ZL18decode_instructionjP21decoded_instruction_s.exit:0 %d_i_type_V_write_assign = phi i3 6, void %sw.bb3.i.i.i, i3 2, void %sw.bb1.i.i.i, i3 4, void %sw.bb.i.i.i, i3 5, void %sw.bb5.i55.i.i, i3 1, void %sw.bb4.i52.i.i, i3 3, void %sw.bb.i40.i.i, i3 5, void %sw.bb5.i86.i.i, i3 2, void %sw.bb4.i83.i.i, i3 2, void %sw.bb.i71.i.i, i3 7, void %entry, i3 7, void %sw.bb.i.i, i3 7, void %sw.bb3.i.i, i3 7, void %sw.bb7.i.i

]]></Node>
<StgValue><ssdm name="d_i_type_V_write_assign"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZL18decode_instructionjP21decoded_instruction_s.exit:1 %d_imm_inst_31_V = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction_read, i32 31

]]></Node>
<StgValue><ssdm name="d_imm_inst_31_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZL18decode_instructionjP21decoded_instruction_s.exit:2 %d_imm_inst_11_8_V = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %instruction_read, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="d_imm_inst_11_8_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
_ZL18decode_instructionjP21decoded_instruction_s.exit:3 %switch_ln37 = switch i3 %d_i_type_V_write_assign, void %_ZL16decode_immediatejP21decoded_instruction_s.exit, i3 6, void %sw.bb35.i, i3 5, void %sw.bb31.i, i3 2, void %sw.bb17.i, i3 3, void %sw.bb21.i, i3 4, void %sw.bb26.i

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb26.i:0 %tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %instruction_read, i32 25, i32 30

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="4">
<![CDATA[
sw.bb26.i:1 %ret_V_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i6.i4, i1 %d_imm_inst_31_V, i1 %d_imm_inst_7_V, i6 %tmp_4, i4 %d_imm_inst_11_8_V

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="20" op_0_bw="12">
<![CDATA[
sw.bb26.i:2 %sext_ln42 = sext i12 %ret_V_4

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
sw.bb26.i:3 %br_ln42 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb21.i:0 %tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %instruction_read, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb21.i:1 %tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction_read, i32 7, i32 11

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
sw.bb21.i:2 %ret_V_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %tmp_2, i5 %tmp_3

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="20" op_0_bw="12">
<![CDATA[
sw.bb21.i:3 %sext_ln41 = sext i12 %ret_V_3

]]></Node>
<StgValue><ssdm name="sext_ln41"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
sw.bb21.i:4 %br_ln41 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb17.i:0 %ret_V = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %instruction_read, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="20" op_0_bw="12">
<![CDATA[
sw.bb17.i:1 %sext_ln40 = sext i12 %ret_V

]]></Node>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
sw.bb17.i:2 %br_ln40 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb31.i:0 %ret_V_2 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %instruction_read, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
sw.bb31.i:1 %br_ln43 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb35.i:0 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %instruction_read, i32 12, i32 19

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb35.i:1 %tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %instruction_read, i32 21, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="20" op_0_bw="20" op_1_bw="1" op_2_bw="8" op_3_bw="1" op_4_bw="10">
<![CDATA[
sw.bb35.i:2 %ret_V_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i8.i1.i10, i1 %d_imm_inst_31_V, i8 %tmp, i1 %d_imm_inst_20_V, i10 %tmp_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
sw.bb35.i:3 %br_ln44 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0" op_4_bw="20" op_5_bw="0" op_6_bw="20" op_7_bw="0" op_8_bw="20" op_9_bw="0" op_10_bw="20" op_11_bw="0">
<![CDATA[
_ZL16decode_immediatejP21decoded_instruction_s.exit:0 %d_i_imm_V_write_assign = phi i20 %ret_V_1, void %sw.bb35.i, i20 %ret_V_2, void %sw.bb31.i, i20 %sext_ln42, void %sw.bb26.i, i20 %sext_ln41, void %sw.bb21.i, i20 %sext_ln40, void %sw.bb17.i, i20 0, void %_ZL18decode_instructionjP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="d_i_imm_V_write_assign"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="23" op_0_bw="23" op_1_bw="3">
<![CDATA[
_ZL16decode_immediatejP21decoded_instruction_s.exit:1 %newret = insertvalue i23 <undef>, i3 %d_i_type_V_write_assign

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="23" op_0_bw="23" op_1_bw="20">
<![CDATA[
_ZL16decode_immediatejP21decoded_instruction_s.exit:2 %newret2 = insertvalue i23 %newret, i20 %d_i_imm_V_write_assign

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="23">
<![CDATA[
_ZL16decode_immediatejP21decoded_instruction_s.exit:3 %ret_ln1498 = ret i23 %newret2

]]></Node>
<StgValue><ssdm name="ret_ln1498"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="47" name="instruction" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="instruction"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="49" from="_ssdm_op_Read.ap_auto.i32" to="instruction_read" fromId="48" toId="2">
</dataflow>
<dataflow id="50" from="instruction" to="instruction_read" fromId="47" toId="2">
</dataflow>
<dataflow id="52" from="_ssdm_op_BitSelect.i1.i32.i32" to="d_imm_inst_7_V" fromId="51" toId="3">
</dataflow>
<dataflow id="53" from="instruction_read" to="d_imm_inst_7_V" fromId="2" toId="3">
</dataflow>
<dataflow id="55" from="StgValue_54" to="d_imm_inst_7_V" fromId="54" toId="3">
</dataflow>
<dataflow id="56" from="_ssdm_op_BitSelect.i1.i32.i32" to="d_imm_inst_20_V" fromId="51" toId="4">
</dataflow>
<dataflow id="57" from="instruction_read" to="d_imm_inst_20_V" fromId="2" toId="4">
</dataflow>
<dataflow id="59" from="StgValue_58" to="d_imm_inst_20_V" fromId="58" toId="4">
</dataflow>
<dataflow id="61" from="_ssdm_op_PartSelect.i2.i32.i32.i32" to="opch_V" fromId="60" toId="5">
</dataflow>
<dataflow id="62" from="instruction_read" to="opch_V" fromId="2" toId="5">
</dataflow>
<dataflow id="64" from="StgValue_63" to="opch_V" fromId="63" toId="5">
</dataflow>
<dataflow id="66" from="StgValue_65" to="opch_V" fromId="65" toId="5">
</dataflow>
<dataflow id="68" from="_ssdm_op_PartSelect.i3.i32.i32.i32" to="opcl_V" fromId="67" toId="6">
</dataflow>
<dataflow id="69" from="instruction_read" to="opcl_V" fromId="2" toId="6">
</dataflow>
<dataflow id="71" from="StgValue_70" to="opcl_V" fromId="70" toId="6">
</dataflow>
<dataflow id="73" from="StgValue_72" to="opcl_V" fromId="72" toId="6">
</dataflow>
<dataflow id="74" from="opch_V" to="switch_ln72" fromId="5" toId="7">
</dataflow>
<dataflow id="76" from="StgValue_75" to="switch_ln72" fromId="75" toId="7">
</dataflow>
<dataflow id="78" from="StgValue_77" to="switch_ln72" fromId="77" toId="7">
</dataflow>
<dataflow id="80" from="StgValue_79" to="switch_ln72" fromId="79" toId="7">
</dataflow>
<dataflow id="81" from="opcl_V" to="switch_ln21" fromId="6" toId="8">
</dataflow>
<dataflow id="83" from="StgValue_82" to="switch_ln21" fromId="82" toId="8">
</dataflow>
<dataflow id="85" from="StgValue_84" to="switch_ln21" fromId="84" toId="8">
</dataflow>
<dataflow id="87" from="StgValue_86" to="switch_ln21" fromId="86" toId="8">
</dataflow>
<dataflow id="88" from="opcl_V" to="switch_ln6" fromId="6" toId="12">
</dataflow>
<dataflow id="89" from="StgValue_82" to="switch_ln6" fromId="82" toId="12">
</dataflow>
<dataflow id="90" from="StgValue_84" to="switch_ln6" fromId="84" toId="12">
</dataflow>
<dataflow id="91" from="StgValue_86" to="switch_ln6" fromId="86" toId="12">
</dataflow>
<dataflow id="92" from="opcl_V" to="switch_ln51" fromId="6" toId="16">
</dataflow>
<dataflow id="93" from="StgValue_82" to="switch_ln51" fromId="82" toId="16">
</dataflow>
<dataflow id="95" from="StgValue_94" to="switch_ln51" fromId="94" toId="16">
</dataflow>
<dataflow id="97" from="StgValue_96" to="switch_ln51" fromId="96" toId="16">
</dataflow>
<dataflow id="99" from="StgValue_98" to="d_i_type_V_write_assign" fromId="98" toId="20">
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="-1"/>
<literal name="opcl_V" val="3"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="100" from="br_ln55" to="d_i_type_V_write_assign" fromId="17" toId="20">
</dataflow>
<dataflow id="102" from="StgValue_101" to="d_i_type_V_write_assign" fromId="101" toId="20">
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="-1"/>
<literal name="opcl_V" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="103" from="br_ln53" to="d_i_type_V_write_assign" fromId="18" toId="20">
</dataflow>
<dataflow id="104" from="StgValue_86" to="d_i_type_V_write_assign" fromId="86" toId="20">
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="-1"/>
<literal name="opcl_V" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="105" from="br_ln52" to="d_i_type_V_write_assign" fromId="19" toId="20">
</dataflow>
<dataflow id="106" from="StgValue_84" to="d_i_type_V_write_assign" fromId="84" toId="20">
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="1"/>
<literal name="opcl_V" val="-3"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="107" from="br_ln27" to="d_i_type_V_write_assign" fromId="10" toId="20">
</dataflow>
<dataflow id="108" from="StgValue_94" to="d_i_type_V_write_assign" fromId="94" toId="20">
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="1"/>
<literal name="opcl_V" val="-4"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="109" from="br_ln26" to="d_i_type_V_write_assign" fromId="9" toId="20">
</dataflow>
<dataflow id="110" from="StgValue_96" to="d_i_type_V_write_assign" fromId="96" toId="20">
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="1"/>
<literal name="opcl_V" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="111" from="br_ln22" to="d_i_type_V_write_assign" fromId="11" toId="20">
</dataflow>
<dataflow id="112" from="StgValue_84" to="d_i_type_V_write_assign" fromId="84" toId="20">
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="0"/>
<literal name="opcl_V" val="-3"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="113" from="br_ln12" to="d_i_type_V_write_assign" fromId="14" toId="20">
</dataflow>
<dataflow id="114" from="StgValue_101" to="d_i_type_V_write_assign" fromId="101" toId="20">
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="0"/>
<literal name="opcl_V" val="-4"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="115" from="br_ln11" to="d_i_type_V_write_assign" fromId="13" toId="20">
</dataflow>
<dataflow id="116" from="StgValue_101" to="d_i_type_V_write_assign" fromId="101" toId="20">
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="0"/>
<literal name="opcl_V" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="117" from="br_ln7" to="d_i_type_V_write_assign" fromId="15" toId="20">
</dataflow>
<dataflow id="119" from="StgValue_118" to="d_i_type_V_write_assign" fromId="118" toId="20">
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="-2"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="120" from="switch_ln72" to="d_i_type_V_write_assign" fromId="7" toId="20">
</dataflow>
<dataflow id="121" from="StgValue_118" to="d_i_type_V_write_assign" fromId="118" toId="20">
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="0"/>
<literal name="opcl_V" val="!0"/>
<literal name="opcl_V" val="!5"/>
<literal name="opcl_V" val="!4"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="122" from="switch_ln6" to="d_i_type_V_write_assign" fromId="12" toId="20">
</dataflow>
<dataflow id="123" from="StgValue_118" to="d_i_type_V_write_assign" fromId="118" toId="20">
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="1"/>
<literal name="opcl_V" val="!0"/>
<literal name="opcl_V" val="!5"/>
<literal name="opcl_V" val="!4"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="124" from="switch_ln21" to="d_i_type_V_write_assign" fromId="8" toId="20">
</dataflow>
<dataflow id="125" from="StgValue_118" to="d_i_type_V_write_assign" fromId="118" toId="20">
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="-1"/>
<literal name="opcl_V" val="!0"/>
<literal name="opcl_V" val="!1"/>
<literal name="opcl_V" val="!3"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="126" from="switch_ln51" to="d_i_type_V_write_assign" fromId="16" toId="20">
</dataflow>
<dataflow id="127" from="_ssdm_op_BitSelect.i1.i32.i32" to="d_imm_inst_31_V" fromId="51" toId="21">
</dataflow>
<dataflow id="128" from="instruction_read" to="d_imm_inst_31_V" fromId="2" toId="21">
</dataflow>
<dataflow id="130" from="StgValue_129" to="d_imm_inst_31_V" fromId="129" toId="21">
</dataflow>
<dataflow id="132" from="_ssdm_op_PartSelect.i4.i32.i32.i32" to="d_imm_inst_11_8_V" fromId="131" toId="22">
</dataflow>
<dataflow id="133" from="instruction_read" to="d_imm_inst_11_8_V" fromId="2" toId="22">
</dataflow>
<dataflow id="135" from="StgValue_134" to="d_imm_inst_11_8_V" fromId="134" toId="22">
</dataflow>
<dataflow id="137" from="StgValue_136" to="d_imm_inst_11_8_V" fromId="136" toId="22">
</dataflow>
<dataflow id="138" from="d_i_type_V_write_assign" to="switch_ln37" fromId="20" toId="23">
</dataflow>
<dataflow id="139" from="StgValue_98" to="switch_ln37" fromId="98" toId="23">
</dataflow>
<dataflow id="140" from="StgValue_84" to="switch_ln37" fromId="84" toId="23">
</dataflow>
<dataflow id="141" from="StgValue_101" to="switch_ln37" fromId="101" toId="23">
</dataflow>
<dataflow id="142" from="StgValue_96" to="switch_ln37" fromId="96" toId="23">
</dataflow>
<dataflow id="143" from="StgValue_86" to="switch_ln37" fromId="86" toId="23">
</dataflow>
<dataflow id="145" from="_ssdm_op_PartSelect.i6.i32.i32.i32" to="tmp_4" fromId="144" toId="24">
</dataflow>
<dataflow id="146" from="instruction_read" to="tmp_4" fromId="2" toId="24">
</dataflow>
<dataflow id="148" from="StgValue_147" to="tmp_4" fromId="147" toId="24">
</dataflow>
<dataflow id="150" from="StgValue_149" to="tmp_4" fromId="149" toId="24">
</dataflow>
<dataflow id="152" from="_ssdm_op_BitConcatenate.i12.i1.i1.i6.i4" to="ret_V_4" fromId="151" toId="25">
</dataflow>
<dataflow id="153" from="d_imm_inst_31_V" to="ret_V_4" fromId="21" toId="25">
</dataflow>
<dataflow id="154" from="d_imm_inst_7_V" to="ret_V_4" fromId="3" toId="25">
</dataflow>
<dataflow id="155" from="tmp_4" to="ret_V_4" fromId="24" toId="25">
</dataflow>
<dataflow id="156" from="d_imm_inst_11_8_V" to="ret_V_4" fromId="22" toId="25">
</dataflow>
<dataflow id="157" from="ret_V_4" to="sext_ln42" fromId="25" toId="26">
</dataflow>
<dataflow id="159" from="_ssdm_op_PartSelect.i7.i32.i32.i32" to="tmp_2" fromId="158" toId="28">
</dataflow>
<dataflow id="160" from="instruction_read" to="tmp_2" fromId="2" toId="28">
</dataflow>
<dataflow id="161" from="StgValue_147" to="tmp_2" fromId="147" toId="28">
</dataflow>
<dataflow id="162" from="StgValue_129" to="tmp_2" fromId="129" toId="28">
</dataflow>
<dataflow id="164" from="_ssdm_op_PartSelect.i5.i32.i32.i32" to="tmp_3" fromId="163" toId="29">
</dataflow>
<dataflow id="165" from="instruction_read" to="tmp_3" fromId="2" toId="29">
</dataflow>
<dataflow id="166" from="StgValue_54" to="tmp_3" fromId="54" toId="29">
</dataflow>
<dataflow id="167" from="StgValue_136" to="tmp_3" fromId="136" toId="29">
</dataflow>
<dataflow id="169" from="_ssdm_op_BitConcatenate.i12.i7.i5" to="ret_V_3" fromId="168" toId="30">
</dataflow>
<dataflow id="170" from="tmp_2" to="ret_V_3" fromId="28" toId="30">
</dataflow>
<dataflow id="171" from="tmp_3" to="ret_V_3" fromId="29" toId="30">
</dataflow>
<dataflow id="172" from="ret_V_3" to="sext_ln41" fromId="30" toId="31">
</dataflow>
<dataflow id="174" from="_ssdm_op_PartSelect.i12.i32.i32.i32" to="ret_V" fromId="173" toId="33">
</dataflow>
<dataflow id="175" from="instruction_read" to="ret_V" fromId="2" toId="33">
</dataflow>
<dataflow id="176" from="StgValue_58" to="ret_V" fromId="58" toId="33">
</dataflow>
<dataflow id="177" from="StgValue_129" to="ret_V" fromId="129" toId="33">
</dataflow>
<dataflow id="178" from="ret_V" to="sext_ln40" fromId="33" toId="34">
</dataflow>
<dataflow id="180" from="_ssdm_op_PartSelect.i20.i32.i32.i32" to="ret_V_2" fromId="179" toId="36">
</dataflow>
<dataflow id="181" from="instruction_read" to="ret_V_2" fromId="2" toId="36">
</dataflow>
<dataflow id="183" from="StgValue_182" to="ret_V_2" fromId="182" toId="36">
</dataflow>
<dataflow id="184" from="StgValue_129" to="ret_V_2" fromId="129" toId="36">
</dataflow>
<dataflow id="186" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp" fromId="185" toId="38">
</dataflow>
<dataflow id="187" from="instruction_read" to="tmp" fromId="2" toId="38">
</dataflow>
<dataflow id="188" from="StgValue_182" to="tmp" fromId="182" toId="38">
</dataflow>
<dataflow id="190" from="StgValue_189" to="tmp" fromId="189" toId="38">
</dataflow>
<dataflow id="192" from="_ssdm_op_PartSelect.i10.i32.i32.i32" to="tmp_1" fromId="191" toId="39">
</dataflow>
<dataflow id="193" from="instruction_read" to="tmp_1" fromId="2" toId="39">
</dataflow>
<dataflow id="195" from="StgValue_194" to="tmp_1" fromId="194" toId="39">
</dataflow>
<dataflow id="196" from="StgValue_149" to="tmp_1" fromId="149" toId="39">
</dataflow>
<dataflow id="198" from="_ssdm_op_BitConcatenate.i20.i1.i8.i1.i10" to="ret_V_1" fromId="197" toId="40">
</dataflow>
<dataflow id="199" from="d_imm_inst_31_V" to="ret_V_1" fromId="21" toId="40">
</dataflow>
<dataflow id="200" from="tmp" to="ret_V_1" fromId="38" toId="40">
</dataflow>
<dataflow id="201" from="d_imm_inst_20_V" to="ret_V_1" fromId="4" toId="40">
</dataflow>
<dataflow id="202" from="tmp_1" to="ret_V_1" fromId="39" toId="40">
</dataflow>
<dataflow id="203" from="ret_V_1" to="d_i_imm_V_write_assign" fromId="40" toId="42">
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="-2"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="204" from="br_ln44" to="d_i_imm_V_write_assign" fromId="41" toId="42">
</dataflow>
<dataflow id="205" from="ret_V_2" to="d_i_imm_V_write_assign" fromId="36" toId="42">
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="-3"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="206" from="br_ln43" to="d_i_imm_V_write_assign" fromId="37" toId="42">
</dataflow>
<dataflow id="207" from="sext_ln42" to="d_i_imm_V_write_assign" fromId="26" toId="42">
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="-4"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="208" from="br_ln42" to="d_i_imm_V_write_assign" fromId="27" toId="42">
</dataflow>
<dataflow id="209" from="sext_ln41" to="d_i_imm_V_write_assign" fromId="31" toId="42">
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="3"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="210" from="br_ln41" to="d_i_imm_V_write_assign" fromId="32" toId="42">
</dataflow>
<dataflow id="211" from="sext_ln40" to="d_i_imm_V_write_assign" fromId="34" toId="42">
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="2"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="212" from="br_ln40" to="d_i_imm_V_write_assign" fromId="35" toId="42">
</dataflow>
<dataflow id="214" from="StgValue_213" to="d_i_imm_V_write_assign" fromId="213" toId="42">
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="-1"/>
</and_exp><and_exp><literal name="d_i_type_V_write_assign" val="1"/>
</and_exp><and_exp><literal name="d_i_type_V_write_assign" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="215" from="switch_ln37" to="d_i_imm_V_write_assign" fromId="23" toId="42">
</dataflow>
<dataflow id="217" from="StgValue_216" to="newret" fromId="216" toId="43">
</dataflow>
<dataflow id="218" from="d_i_type_V_write_assign" to="newret" fromId="20" toId="43">
</dataflow>
<dataflow id="219" from="newret" to="newret2" fromId="43" toId="44">
</dataflow>
<dataflow id="220" from="d_i_imm_V_write_assign" to="newret2" fromId="42" toId="44">
</dataflow>
<dataflow id="221" from="newret2" to="ret_ln1498" fromId="44" toId="45">
</dataflow>
<dataflow id="222" from="opch_V" to="StgValue_1" fromId="5" toId="1">
</dataflow>
<dataflow id="223" from="opcl_V" to="StgValue_1" fromId="6" toId="1">
</dataflow>
<dataflow id="224" from="d_i_type_V_write_assign" to="StgValue_1" fromId="20" toId="1">
</dataflow>
</dataflows>


</stg>
