<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: sim/pseudo_inst.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4fedf3bc7458de691f44ea68a2cf9143.html">sim</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">pseudo_inst.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="sim_2pseudo__inst_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2012 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Copyright (c) 2003-2006 The Regents of The University of Michigan</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Authors: Nathan Binkert</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#ifndef __SIM_PSEUDO_INST_HH__</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define __SIM_PSEUDO_INST_HH__</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">class </span><a class="code" href="classThreadContext.html">ThreadContext</a>;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">//We need the &quot;Tick&quot; and &quot;Addr&quot; data types from here</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2types_8hh.html">base/types.hh</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacePseudoInst.html">PseudoInst</a> {</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;uint64_t <a class="code" href="namespacePseudoInst.html#a51e2f30ffb23dfb4aec9ce1d2797a989">pseudoInst</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, uint8_t func, uint8_t subfunc);</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacePseudoInst.html#ab0fdb849b9084c92286ee99ec00e9386">arm</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacePseudoInst.html#a5642bf39df854033ff9b51006ce9f928">quiesce</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacePseudoInst.html#ab91ce093f038b04304b7daff70e77a30">quiesceSkip</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacePseudoInst.html#a19dcaa472dc237c2667a821ea3799354">quiesceNs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, uint64_t <a class="code" href="namespaceArmISA.html#a0929e6a0471942ee7968c26aa92d15ff">ns</a>);</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacePseudoInst.html#a4d5f414f04c02e8a7c3f042922f36380">quiesceCycles</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, uint64_t cycles);</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;uint64_t <a class="code" href="namespacePseudoInst.html#a135a910d41d3dff80786f9792dca3b65">quiesceTime</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;uint64_t <a class="code" href="namespacePseudoInst.html#a60c637e7f937db121c15e6ab01fedf12">readfile</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, uint64_t <a class="code" href="namespaceArmISA.html#a2d396f5e0cc216049797d715fee89de1">len</a>,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    uint64_t <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;uint64_t <a class="code" href="namespacePseudoInst.html#a492f74decfdd302c23f456f351a0f2a6">writefile</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, uint64_t <a class="code" href="namespaceArmISA.html#a2d396f5e0cc216049797d715fee89de1">len</a>,</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    uint64_t <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> filenameAddr);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacePseudoInst.html#a81d306134b1b13175a56afaa35f511dc">loadsymbol</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *xc);</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacePseudoInst.html#a0bf0d3c5ecf75bc2b3f7cc3830395e03">addsymbol</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> symbolAddr);</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;uint64_t <a class="code" href="namespacePseudoInst.html#a565759b230d074dfd3b2f842d125a406">initParam</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *xc, uint64_t key_str1, uint64_t key_str2);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;uint64_t <a class="code" href="namespacePseudoInst.html#a0209f4a30e664e798c5068b2d7f20592">rpns</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacePseudoInst.html#a10047a1d5956417dd951ce54f94cfb71">wakeCPU</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, uint64_t <a class="code" href="namespaceMipsISA.html#a1c59b162dd01876db0d38d9698bdd88e">cpuid</a>);</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacePseudoInst.html#aed430d2f2b1b442a4ae1f755ced20760">m5exit</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> delay);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacePseudoInst.html#ad1ceae0cb0e77b78138b2669bf168be0">m5fail</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> delay, uint64_t code);</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacePseudoInst.html#a01793032db5e66e91e3aa5d25a392da8">resetstats</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> delay, <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> period);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacePseudoInst.html#a9840c8cdfd86454f9a8f460faf2b1e1f">dumpstats</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> delay, <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> period);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacePseudoInst.html#a85640508b9ab623ffc683f4af52b4e99">dumpresetstats</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> delay, <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> period);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacePseudoInst.html#a44f82fefbde55f2e7a5e97890d8287e7">m5checkpoint</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> delay, <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> period);</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacePseudoInst.html#ad85c0a5689ea30b55bdcf083043f3873">debugbreak</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacePseudoInst.html#a3978b8559616978c7adb174607c3979d">switchcpu</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacePseudoInst.html#aaf84e891f7961f5673d67812ce87113c">workbegin</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, uint64_t workid, uint64_t threadid);</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacePseudoInst.html#af6e649aa77a2a745808537ce69fe8b56">workend</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, uint64_t workid, uint64_t threadid);</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacePseudoInst.html#a51f27d8553f9d5f0774eeb4cf5456225">togglesync</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;} <span class="comment">// namespace PseudoInst</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#endif // __SIM_PSEUDO_INST_HH__</span></div><div class="ttc" id="namespacePseudoInst_html_ad1ceae0cb0e77b78138b2669bf168be0"><div class="ttname"><a href="namespacePseudoInst.html#ad1ceae0cb0e77b78138b2669bf168be0">PseudoInst::m5fail</a></div><div class="ttdeci">void m5fail(ThreadContext *tc, Tick delay, uint64_t code)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2pseudo__inst_8cc_source.html#l00313">pseudo_inst.cc:313</a></div></div>
<div class="ttc" id="namespacePseudoInst_html_a19dcaa472dc237c2667a821ea3799354"><div class="ttname"><a href="namespacePseudoInst.html#a19dcaa472dc237c2667a821ea3799354">PseudoInst::quiesceNs</a></div><div class="ttdeci">void quiesceNs(ThreadContext *tc, uint64_t ns)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2pseudo__inst_8cc_source.html#l00256">pseudo_inst.cc:256</a></div></div>
<div class="ttc" id="namespacePseudoInst_html_ab0fdb849b9084c92286ee99ec00e9386"><div class="ttname"><a href="namespacePseudoInst.html#ab0fdb849b9084c92286ee99ec00e9386">PseudoInst::arm</a></div><div class="ttdeci">void arm(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2pseudo__inst_8cc_source.html#l00231">pseudo_inst.cc:231</a></div></div>
<div class="ttc" id="inet_8hh_html_ae32b25ff633168fbdecd8d24293034cd"><div class="ttname"><a href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a></div><div class="ttdeci">ip6_addr_t addr</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00335">inet.hh:335</a></div></div>
<div class="ttc" id="namespacePseudoInst_html_a85640508b9ab623ffc683f4af52b4e99"><div class="ttname"><a href="namespacePseudoInst.html#a85640508b9ab623ffc683f4af52b4e99">PseudoInst::dumpresetstats</a></div><div class="ttdeci">void dumpresetstats(ThreadContext *tc, Tick delay, Tick period)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2pseudo__inst_8cc_source.html#l00463">pseudo_inst.cc:463</a></div></div>
<div class="ttc" id="namespacePseudoInst_html_a135a910d41d3dff80786f9792dca3b65"><div class="ttname"><a href="namespacePseudoInst.html#a135a910d41d3dff80786f9792dca3b65">PseudoInst::quiesceTime</a></div><div class="ttdeci">uint64_t quiesceTime(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2pseudo__inst_8cc_source.html#l00270">pseudo_inst.cc:270</a></div></div>
<div class="ttc" id="namespacePseudoInst_html_ab91ce093f038b04304b7daff70e77a30"><div class="ttname"><a href="namespacePseudoInst.html#ab91ce093f038b04304b7daff70e77a30">PseudoInst::quiesceSkip</a></div><div class="ttdeci">void quiesceSkip(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2pseudo__inst_8cc_source.html#l00249">pseudo_inst.cc:249</a></div></div>
<div class="ttc" id="namespacePseudoInst_html_a44f82fefbde55f2e7a5e97890d8287e7"><div class="ttname"><a href="namespacePseudoInst.html#a44f82fefbde55f2e7a5e97890d8287e7">PseudoInst::m5checkpoint</a></div><div class="ttdeci">void m5checkpoint(ThreadContext *tc, Tick delay, Tick period)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2pseudo__inst_8cc_source.html#l00477">pseudo_inst.cc:477</a></div></div>
<div class="ttc" id="namespacePseudoInst_html_a492f74decfdd302c23f456f351a0f2a6"><div class="ttname"><a href="namespacePseudoInst.html#a492f74decfdd302c23f456f351a0f2a6">PseudoInst::writefile</a></div><div class="ttdeci">uint64_t writefile(ThreadContext *tc, Addr vaddr, uint64_t len, uint64_t offset, Addr filename_addr)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2pseudo__inst_8cc_source.html#l00533">pseudo_inst.cc:533</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a19e4a68ca5c93c6136351d804b432b09"><div class="ttname"><a href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">ArmISA::offset</a></div><div class="ttdeci">Bitfield&lt; 23, 0 &gt; offset</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00154">types.hh:154</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a1c59b162dd01876db0d38d9698bdd88e"><div class="ttname"><a href="namespaceMipsISA.html#a1c59b162dd01876db0d38d9698bdd88e">MipsISA::cpuid</a></div><div class="ttdeci">Bitfield&lt; 28, 21 &gt; cpuid</div><div class="ttdef"><b>Definition:</b> <a href="dt__constants_8hh_source.html#l00094">dt_constants.hh:94</a></div></div>
<div class="ttc" id="namespacePseudoInst_html_a4d5f414f04c02e8a7c3f042922f36380"><div class="ttname"><a href="namespacePseudoInst.html#a4d5f414f04c02e8a7c3f042922f36380">PseudoInst::quiesceCycles</a></div><div class="ttdeci">void quiesceCycles(ThreadContext *tc, uint64_t cycles)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2pseudo__inst_8cc_source.html#l00263">pseudo_inst.cc:263</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="namespacePseudoInst_html_a51f27d8553f9d5f0774eeb4cf5456225"><div class="ttname"><a href="namespacePseudoInst.html#a51f27d8553f9d5f0774eeb4cf5456225">PseudoInst::togglesync</a></div><div class="ttdeci">void togglesync(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2pseudo__inst_8cc_source.html#l00590">pseudo_inst.cc:590</a></div></div>
<div class="ttc" id="namespacePseudoInst_html_a565759b230d074dfd3b2f842d125a406"><div class="ttname"><a href="namespacePseudoInst.html#a565759b230d074dfd3b2f842d125a406">PseudoInst::initParam</a></div><div class="ttdeci">uint64_t initParam(ThreadContext *tc, uint64_t key_str1, uint64_t key_str2)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2pseudo__inst_8cc_source.html#l00390">pseudo_inst.cc:390</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a0929e6a0471942ee7968c26aa92d15ff"><div class="ttname"><a href="namespaceArmISA.html#a0929e6a0471942ee7968c26aa92d15ff">ArmISA::ns</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; ns</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00311">miscregs_types.hh:311</a></div></div>
<div class="ttc" id="namespacePseudoInst_html_a5642bf39df854033ff9b51006ce9f928"><div class="ttname"><a href="namespacePseudoInst.html#a5642bf39df854033ff9b51006ce9f928">PseudoInst::quiesce</a></div><div class="ttdeci">void quiesce(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2pseudo__inst_8cc_source.html#l00242">pseudo_inst.cc:242</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5c8ed81b7d238c9083e1037ba6d61643"><div class="ttname"><a href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="ttdeci">uint64_t Tick</div><div class="ttdoc">Tick count type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="namespacePseudoInst_html_a3978b8559616978c7adb174607c3979d"><div class="ttname"><a href="namespacePseudoInst.html#a3978b8559616978c7adb174607c3979d">PseudoInst::switchcpu</a></div><div class="ttdeci">void switchcpu(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2pseudo__inst_8cc_source.html#l00583">pseudo_inst.cc:583</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a9bab751e4fa25d88bf84ee970a01a641"><div class="ttname"><a href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">MipsISA::vaddr</a></div><div class="ttdeci">vaddr</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00277">pra_constants.hh:277</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a2d396f5e0cc216049797d715fee89de1"><div class="ttname"><a href="namespaceArmISA.html#a2d396f5e0cc216049797d715fee89de1">ArmISA::len</a></div><div class="ttdeci">Bitfield&lt; 18, 16 &gt; len</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00418">miscregs_types.hh:418</a></div></div>
<div class="ttc" id="base_2types_8hh_html"><div class="ttname"><a href="base_2types_8hh.html">types.hh</a></div><div class="ttdoc">Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,16,32,64}_t. </div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="namespacePseudoInst_html_a51e2f30ffb23dfb4aec9ce1d2797a989"><div class="ttname"><a href="namespacePseudoInst.html#a51e2f30ffb23dfb4aec9ce1d2797a989">PseudoInst::pseudoInst</a></div><div class="ttdeci">uint64_t pseudoInst(ThreadContext *tc, uint8_t func, uint8_t subfunc)</div><div class="ttdoc">Execute a decoded M5 pseudo instruction. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2pseudo__inst_8cc_source.html#l00097">pseudo_inst.cc:97</a></div></div>
<div class="ttc" id="namespacePseudoInst_html_ad85c0a5689ea30b55bdcf083043f3873"><div class="ttname"><a href="namespacePseudoInst.html#ad85c0a5689ea30b55bdcf083043f3873">PseudoInst::debugbreak</a></div><div class="ttdeci">void debugbreak(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2pseudo__inst_8cc_source.html#l00576">pseudo_inst.cc:576</a></div></div>
<div class="ttc" id="namespacePseudoInst_html_aaf84e891f7961f5673d67812ce87113c"><div class="ttname"><a href="namespacePseudoInst.html#aaf84e891f7961f5673d67812ce87113c">PseudoInst::workbegin</a></div><div class="ttdeci">void workbegin(ThreadContext *tc, uint64_t workid, uint64_t threadid)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2pseudo__inst_8cc_source.html#l00602">pseudo_inst.cc:602</a></div></div>
<div class="ttc" id="namespacePseudoInst_html_a01793032db5e66e91e3aa5d25a392da8"><div class="ttname"><a href="namespacePseudoInst.html#a01793032db5e66e91e3aa5d25a392da8">PseudoInst::resetstats</a></div><div class="ttdeci">void resetstats(ThreadContext *tc, Tick delay, Tick period)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2pseudo__inst_8cc_source.html#l00435">pseudo_inst.cc:435</a></div></div>
<div class="ttc" id="namespacePseudoInst_html_a60c637e7f937db121c15e6ab01fedf12"><div class="ttname"><a href="namespacePseudoInst.html#a60c637e7f937db121c15e6ab01fedf12">PseudoInst::readfile</a></div><div class="ttdeci">uint64_t readfile(ThreadContext *tc, Addr vaddr, uint64_t len, uint64_t offset)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2pseudo__inst_8cc_source.html#l00491">pseudo_inst.cc:491</a></div></div>
<div class="ttc" id="namespacePseudoInst_html_a10047a1d5956417dd951ce54f94cfb71"><div class="ttname"><a href="namespacePseudoInst.html#a10047a1d5956417dd951ce54f94cfb71">PseudoInst::wakeCPU</a></div><div class="ttdeci">void wakeCPU(ThreadContext *tc, uint64_t cpuid)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2pseudo__inst_8cc_source.html#l00286">pseudo_inst.cc:286</a></div></div>
<div class="ttc" id="namespacePseudoInst_html_a9840c8cdfd86454f9a8f460faf2b1e1f"><div class="ttname"><a href="namespacePseudoInst.html#a9840c8cdfd86454f9a8f460faf2b1e1f">PseudoInst::dumpstats</a></div><div class="ttdeci">void dumpstats(ThreadContext *tc, Tick delay, Tick period)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2pseudo__inst_8cc_source.html#l00449">pseudo_inst.cc:449</a></div></div>
<div class="ttc" id="namespacePseudoInst_html"><div class="ttname"><a href="namespacePseudoInst.html">PseudoInst</a></div><div class="ttdef"><b>Definition:</b> <a href="initparam__keys_8hh_source.html#l00046">initparam_keys.hh:46</a></div></div>
<div class="ttc" id="namespacePseudoInst_html_aed430d2f2b1b442a4ae1f755ced20760"><div class="ttname"><a href="namespacePseudoInst.html#aed430d2f2b1b442a4ae1f755ced20760">PseudoInst::m5exit</a></div><div class="ttdeci">void m5exit(ThreadContext *tc, Tick delay)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2pseudo__inst_8cc_source.html#l00303">pseudo_inst.cc:303</a></div></div>
<div class="ttc" id="namespacePseudoInst_html_a0bf0d3c5ecf75bc2b3f7cc3830395e03"><div class="ttname"><a href="namespacePseudoInst.html#a0bf0d3c5ecf75bc2b3f7cc3830395e03">PseudoInst::addsymbol</a></div><div class="ttdeci">void addsymbol(ThreadContext *tc, Addr addr, Addr symbolAddr)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2pseudo__inst_8cc_source.html#l00373">pseudo_inst.cc:373</a></div></div>
<div class="ttc" id="namespacePseudoInst_html_a81d306134b1b13175a56afaa35f511dc"><div class="ttname"><a href="namespacePseudoInst.html#a81d306134b1b13175a56afaa35f511dc">PseudoInst::loadsymbol</a></div><div class="ttdeci">void loadsymbol(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2pseudo__inst_8cc_source.html#l00321">pseudo_inst.cc:321</a></div></div>
<div class="ttc" id="namespacePseudoInst_html_af6e649aa77a2a745808537ce69fe8b56"><div class="ttname"><a href="namespacePseudoInst.html#af6e649aa77a2a745808537ce69fe8b56">PseudoInst::workend</a></div><div class="ttdeci">void workend(ThreadContext *tc, uint64_t workid, uint64_t threadid)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2pseudo__inst_8cc_source.html#l00665">pseudo_inst.cc:665</a></div></div>
<div class="ttc" id="namespacePseudoInst_html_a0209f4a30e664e798c5068b2d7f20592"><div class="ttname"><a href="namespacePseudoInst.html#a0209f4a30e664e798c5068b2d7f20592">PseudoInst::rpns</a></div><div class="ttdeci">uint64_t rpns(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2pseudo__inst_8cc_source.html#l00279">pseudo_inst.cc:279</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
