// Seed: 3701716626
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  assign module_1.id_3 = 0;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd26,
    parameter id_5 = 32'd34
) (
    output wor id_0,
    output tri0 id_1,
    input wire _id_2,
    output supply1 id_3,
    output wire id_4,
    input tri _id_5,
    input tri id_6,
    input wor id_7
);
  assign id_4 = -1;
  assign id_3 = 1;
  assign id_1 = -1;
  assign id_4 = (id_2);
  wire [id_5 : id_2] id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
