[2025-09-18 05:06:47] START suite=qualcomm_srv trace=srv514_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv514_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2631476 heartbeat IPC: 3.8 cumulative IPC: 3.8 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5055988 cumulative IPC: 3.956 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5055988 cumulative IPC: 3.956 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5055989 heartbeat IPC: 4.125 cumulative IPC: 5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 14379717 heartbeat IPC: 1.073 cumulative IPC: 1.073 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 23615752 heartbeat IPC: 1.083 cumulative IPC: 1.078 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 32904924 heartbeat IPC: 1.077 cumulative IPC: 1.077 (Simulation time: 00 hr 04 min 40 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 42107820 heartbeat IPC: 1.087 cumulative IPC: 1.08 (Simulation time: 00 hr 05 min 50 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 51304243 heartbeat IPC: 1.087 cumulative IPC: 1.081 (Simulation time: 00 hr 06 min 58 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 60536307 heartbeat IPC: 1.083 cumulative IPC: 1.081 (Simulation time: 00 hr 08 min 08 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 69747025 heartbeat IPC: 1.086 cumulative IPC: 1.082 (Simulation time: 00 hr 09 min 20 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 79016161 heartbeat IPC: 1.079 cumulative IPC: 1.082 (Simulation time: 00 hr 10 min 34 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv514_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000020 cycles: 88253486 heartbeat IPC: 1.083 cumulative IPC: 1.082 (Simulation time: 00 hr 11 min 49 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 92371980 cumulative IPC: 1.083 (Simulation time: 00 hr 12 min 57 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 92371980 cumulative IPC: 1.083 (Simulation time: 00 hr 12 min 57 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv514_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.083 instructions: 100000004 cycles: 92371980
CPU 0 Branch Prediction Accuracy: 90.92% MPKI: 15.99 Average ROB Occupancy at Mispredict: 25.84
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3843
BRANCH_INDIRECT: 0.4182
BRANCH_CONDITIONAL: 13.05
BRANCH_DIRECT_CALL: 0.925
BRANCH_INDIRECT_CALL: 0.599
BRANCH_RETURN: 0.6131


====Backend Stall Breakdown====
ROB_STALL: 107772
LQ_STALL: 0
SQ_STALL: 569414


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 180.72
REPLAY_LOAD: 105.72222
NON_REPLAY_LOAD: 26.753963

== Total ==
ADDR_TRANS: 9036
REPLAY_LOAD: 7612
NON_REPLAY_LOAD: 91124

== Counts ==
ADDR_TRANS: 50
REPLAY_LOAD: 72
NON_REPLAY_LOAD: 3406

cpu0->cpu0_STLB TOTAL        ACCESS:    1851120 HIT:    1846922 MISS:       4198 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1851120 HIT:    1846922 MISS:       4198 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 260 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8629061 HIT:    7269912 MISS:    1359149 MSHR_MERGE:      63437
cpu0->cpu0_L2C LOAD         ACCESS:    6753244 HIT:    5675514 MISS:    1077730 MSHR_MERGE:      10135
cpu0->cpu0_L2C RFO          ACCESS:     563640 HIT:     408819 MISS:     154821 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     299321 HIT:     191967 MISS:     107354 MSHR_MERGE:      53302
cpu0->cpu0_L2C WRITE        ACCESS:    1005095 HIT:     993225 MISS:      11870 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7761 HIT:        387 MISS:       7374 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     289861 ISSUED:     195151 USEFUL:       9804 USELESS:      14205
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.84 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14914871 HIT:    8020832 MISS:    6894039 MSHR_MERGE:    1630304
cpu0->cpu0_L1I LOAD         ACCESS:   14914871 HIT:    8020832 MISS:    6894039 MSHR_MERGE:    1630304
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.69 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30879857 HIT:   27108738 MISS:    3771119 MSHR_MERGE:    1582772
cpu0->cpu0_L1D LOAD         ACCESS:   17104930 HIT:   15231199 MISS:    1873731 MSHR_MERGE:     384181
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     511074 HIT:     301920 MISS:     209154 MSHR_MERGE:      81758
cpu0->cpu0_L1D WRITE        ACCESS:   13255252 HIT:   11574879 MISS:    1680373 MSHR_MERGE:    1116733
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8601 HIT:        740 MISS:       7861 MSHR_MERGE:        100
cpu0->cpu0_L1D PREFETCH REQUESTED:     719101 ISSUED:     511074 USEFUL:      26100 USELESS:      42803
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.95 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12378590 HIT:   10497236 MISS:    1881354 MSHR_MERGE:     940287
cpu0->cpu0_ITLB LOAD         ACCESS:   12378590 HIT:   10497236 MISS:    1881354 MSHR_MERGE:     940287
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.096 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28796388 HIT:   27577524 MISS:    1218864 MSHR_MERGE:     308810
cpu0->cpu0_DTLB LOAD         ACCESS:   28796388 HIT:   27577524 MISS:    1218864 MSHR_MERGE:     308810
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.105 cycles
cpu0->LLC TOTAL        ACCESS:    1531606 HIT:    1465934 MISS:      65672 MSHR_MERGE:       2286
cpu0->LLC LOAD         ACCESS:    1067595 HIT:    1048691 MISS:      18904 MSHR_MERGE:        274
cpu0->LLC RFO          ACCESS:     154812 HIT:     125875 MISS:      28937 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      54052 HIT:      40910 MISS:      13142 MSHR_MERGE:       2012
cpu0->LLC WRITE        ACCESS:     247773 HIT:     247433 MISS:        340 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7374 HIT:       3025 MISS:       4349 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 118.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4002
  ROW_BUFFER_MISS:      59036
  AVG DBUS CONGESTED CYCLE: 3.446
Channel 0 WQ ROW_BUFFER_HIT:       1119
  ROW_BUFFER_MISS:      24175
  FULL:          0
Channel 0 REFRESHES ISSUED:       7697

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       502487       426177        97468         2534
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2           55          350          319
  STLB miss resolved @ L2C                0           30           68          175           91
  STLB miss resolved @ LLC                0           76          161         1658          667
  STLB miss resolved @ MEM                0            3          233         2361         2367

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             161576        48242      1216896       167059          500
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           48          118           33
  STLB miss resolved @ L2C                0           34           34           28            8
  STLB miss resolved @ LLC                0           48          122          409           66
  STLB miss resolved @ MEM                0            0           78          228          147
[2025-09-18 05:19:44] END   suite=qualcomm_srv trace=srv514_ap (rc=0)
