stat-name,user,supervisor,hypervisor,machine,total
cycles,634,0,0,0,634
commits,75,0,0,0,75
ins_fetch,85,0,0,0,85
sim_time_milli_sec,0,0,0,0,15
insn_mem_delay,498,0,0,0,498
data_mem_delay,169,0,0,0,169
exec_unit_delay,0,0,0,0,0
load_insn,21,0,0,0,21
store_insn,17,0,0,0,17
atomic_insn,0,0,0,0,0
system_insn,1,0,0,0,1
aritmetic_insn,24,0,0,0,24
cond_branches,0,0,0,0,0
jal_insn,4,0,0,0,4
jalr_insn,4,0,0,0,4
int_mul_insn,0,0,0,0,0
int_div_insn,0,0,0,0,0
fp_load_insn,0,0,0,0,0
fp_store_insn,0,0,0,0,0
fp_add_insn,0,0,0,0,0
fp_mul_insn,0,0,0,0,0
fp_fma_insn,0,0,0,0,0
fp_div_sqrt_insn,0,0,0,0,0
fp_misc_insn,0,0,0,0,0
load_byte_insn,0,0,0,0,0
load_half_word_insn,1,0,0,0,1
load_word_insn,1,0,0,0,1
load_double_word_insn,20,0,0,0,20
itlb_reads,9,0,0,0,9
itlb_hits,9,0,0,0,9
load_tlb_reads,22,0,0,0,22
load_tlb_hits,21,0,0,0,21
store_tlb_reads,20,0,0,0,20
store_tlb_hits,17,0,0,0,17
cond_branches_taken,0,0,0,0,0
cond_branches_pred_correct,0,0,0,0,0
cond_branches_pred_incorrect,0,0,0,0,0
uncond_branches_pred_correct,4,0,0,0,4
uncond_branches_pred_incorrect,4,0,0,0,4
btb_reads,93,0,0,0,93
btb_hits,4,0,0,0,4
btb_inserts,4,0,0,0,4
btb_updates,4,0,0,0,4
int_regfile_reads,0,0,0,0,0
int_regfile_writes,47,0,0,0,47
fp_regfile_reads,0,0,0,0,0
fp_regfile_writes,0,0,0,0,0
csr_reads,1,0,0,0,1
csr_writes,0,0,0,0,0
fu_alu_accesses,74,0,0,0,74
fu_mul_accesses,0,0,0,0,0
fu_div_accesses,0,0,0,0,0
fu_fpu_alu_accesses,0,0,0,0,0
fu_fpu_fma_accesses,0,0,0,0,0
ins_page_walks,0,0,0,0,0
load_page_walks,1,0,0,0,1
store_page_walks,3,0,0,0,3
misaligned_fetch,0,0,0,0,0
fault_fetch,0,0,0,0,0
illegal_instruction,0,0,0,0,0
breakpoint,0,0,0,0,0
misaligned_load,0,0,0,0,0
fault_load,0,0,0,0,0
misaligned_store,0,0,0,0,0
fault_store,0,0,0,0,0
user_ecall,0,0,0,0,0
supervisor_ecall,0,0,0,0,0
hypervisor_ecall,0,0,0,0,0
machine_ecall,0,0,0,0,0
fetch_page_fault,0,0,0,0,0
load_page_fault,0,0,0,0,0
store_page_fault,0,0,0,0,0
user_software_interrupt,0,0,0,0,0
supervisor_software_interrupt,0,0,0,0,0
machine_software_interrupt,0,0,0,0,0
user_timer_interrupt,0,0,0,0,0
supervisor_timer_interrupt,0,0,0,0,0
machine_timer_interrupt,0,0,0,0,0
user_external_interrupt,0,0,0,0,0
supervisor_external_interrupt,0,0,0,0,0
machine_external_interrupt,0,0,0,0,0
pipeline_flush,9,0,0,0,9
L1_icache_reads,85,0,0,0,85
L1_icache_read_misses,7,0,0,0,7
L1_dcache_reads,21,0,0,0,21
L1_dcache_read_misses,1,0,0,0,1
L1_dcache_writes,18,0,0,0,18
L1_dcache_write_misses,2,0,0,0,2
L2_cache_reads,10,0,0,0,10
L2_cache_read_misses,10,0,0,0,10
L2_cache_writes,0,0,0,0,0
L2_cache_write_misses,0,0,0,0,0
