<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › kvm › book3s_emulate.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>book3s_emulate.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License, version 2, as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright SUSE Linux Products GmbH 2009</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Alexander Graf &lt;agraf@suse.de&gt;</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;asm/kvm_ppc.h&gt;</span>
<span class="cp">#include &lt;asm/disassemble.h&gt;</span>
<span class="cp">#include &lt;asm/kvm_book3s.h&gt;</span>
<span class="cp">#include &lt;asm/reg.h&gt;</span>
<span class="cp">#include &lt;asm/switch_to.h&gt;</span>

<span class="cp">#define OP_19_XOP_RFID		18</span>
<span class="cp">#define OP_19_XOP_RFI		50</span>

<span class="cp">#define OP_31_XOP_MFMSR		83</span>
<span class="cp">#define OP_31_XOP_MTMSR		146</span>
<span class="cp">#define OP_31_XOP_MTMSRD	178</span>
<span class="cp">#define OP_31_XOP_MTSR		210</span>
<span class="cp">#define OP_31_XOP_MTSRIN	242</span>
<span class="cp">#define OP_31_XOP_TLBIEL	274</span>
<span class="cp">#define OP_31_XOP_TLBIE		306</span>
<span class="cp">#define OP_31_XOP_SLBMTE	402</span>
<span class="cp">#define OP_31_XOP_SLBIE		434</span>
<span class="cp">#define OP_31_XOP_SLBIA		498</span>
<span class="cp">#define OP_31_XOP_MFSR		595</span>
<span class="cp">#define OP_31_XOP_MFSRIN	659</span>
<span class="cp">#define OP_31_XOP_DCBA		758</span>
<span class="cp">#define OP_31_XOP_SLBMFEV	851</span>
<span class="cp">#define OP_31_XOP_EIOIO		854</span>
<span class="cp">#define OP_31_XOP_SLBMFEE	915</span>

<span class="cm">/* DCBZ is actually 1014, but we patch it to 1010 so we get a trap */</span>
<span class="cp">#define OP_31_XOP_DCBZ		1010</span>

<span class="cp">#define OP_LFS			48</span>
<span class="cp">#define OP_LFD			50</span>
<span class="cp">#define OP_STFS			52</span>
<span class="cp">#define OP_STFD			54</span>

<span class="cp">#define SPRN_GQR0		912</span>
<span class="cp">#define SPRN_GQR1		913</span>
<span class="cp">#define SPRN_GQR2		914</span>
<span class="cp">#define SPRN_GQR3		915</span>
<span class="cp">#define SPRN_GQR4		916</span>
<span class="cp">#define SPRN_GQR5		917</span>
<span class="cp">#define SPRN_GQR6		918</span>
<span class="cp">#define SPRN_GQR7		919</span>

<span class="cm">/* Book3S_32 defines mfsrin(v) - but that messes up our abstract</span>
<span class="cm"> * function pointers, so let&#39;s just disable the define. */</span>
<span class="cp">#undef mfsrin</span>

<span class="k">enum</span> <span class="n">priv_level</span> <span class="p">{</span>
	<span class="n">PRIV_PROBLEM</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">PRIV_SUPER</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">PRIV_HYPER</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">spr_allowed</span><span class="p">(</span><span class="k">struct</span> <span class="n">kvm_vcpu</span> <span class="o">*</span><span class="n">vcpu</span><span class="p">,</span> <span class="k">enum</span> <span class="n">priv_level</span> <span class="n">level</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* PAPR VMs only access supervisor SPRs */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">papr_enabled</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">level</span> <span class="o">&gt;</span> <span class="n">PRIV_SUPER</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

	<span class="cm">/* Limit user space to its own small SPR set */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">shared</span><span class="o">-&gt;</span><span class="n">msr</span> <span class="o">&amp;</span> <span class="n">MSR_PR</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">level</span> <span class="o">&gt;</span> <span class="n">PRIV_PROBLEM</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">kvmppc_core_emulate_op</span><span class="p">(</span><span class="k">struct</span> <span class="n">kvm_run</span> <span class="o">*</span><span class="n">run</span><span class="p">,</span> <span class="k">struct</span> <span class="n">kvm_vcpu</span> <span class="o">*</span><span class="n">vcpu</span><span class="p">,</span>
                           <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">inst</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">advance</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">emulated</span> <span class="o">=</span> <span class="n">EMULATE_DONE</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rt</span> <span class="o">=</span> <span class="n">get_rt</span><span class="p">(</span><span class="n">inst</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">rs</span> <span class="o">=</span> <span class="n">get_rs</span><span class="p">(</span><span class="n">inst</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">ra</span> <span class="o">=</span> <span class="n">get_ra</span><span class="p">(</span><span class="n">inst</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">rb</span> <span class="o">=</span> <span class="n">get_rb</span><span class="p">(</span><span class="n">inst</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">get_op</span><span class="p">(</span><span class="n">inst</span><span class="p">))</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">19</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">get_xop</span><span class="p">(</span><span class="n">inst</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">OP_19_XOP_RFID</span>:
		<span class="k">case</span> <span class="n">OP_19_XOP_RFI</span>:
			<span class="n">kvmppc_set_pc</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">shared</span><span class="o">-&gt;</span><span class="n">srr0</span><span class="p">);</span>
			<span class="n">kvmppc_set_msr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">shared</span><span class="o">-&gt;</span><span class="n">srr1</span><span class="p">);</span>
			<span class="o">*</span><span class="n">advance</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="nl">default:</span>
			<span class="n">emulated</span> <span class="o">=</span> <span class="n">EMULATE_FAIL</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">31</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">get_xop</span><span class="p">(</span><span class="n">inst</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">OP_31_XOP_MFMSR</span>:
			<span class="n">kvmppc_set_gpr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">rt</span><span class="p">,</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">shared</span><span class="o">-&gt;</span><span class="n">msr</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">OP_31_XOP_MTMSRD</span>:
		<span class="p">{</span>
			<span class="n">ulong</span> <span class="n">rs_val</span> <span class="o">=</span> <span class="n">kvmppc_get_gpr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">rs</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">inst</span> <span class="o">&amp;</span> <span class="mh">0x10000</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">ulong</span> <span class="n">new_msr</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">shared</span><span class="o">-&gt;</span><span class="n">msr</span><span class="p">;</span>
				<span class="n">new_msr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">MSR_RI</span> <span class="o">|</span> <span class="n">MSR_EE</span><span class="p">);</span>
				<span class="n">new_msr</span> <span class="o">|=</span> <span class="n">rs_val</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">MSR_RI</span> <span class="o">|</span> <span class="n">MSR_EE</span><span class="p">);</span>
				<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">shared</span><span class="o">-&gt;</span><span class="n">msr</span> <span class="o">=</span> <span class="n">new_msr</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span>
				<span class="n">kvmppc_set_msr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">rs_val</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">case</span> <span class="n">OP_31_XOP_MTMSR</span>:
			<span class="n">kvmppc_set_msr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">kvmppc_get_gpr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">rs</span><span class="p">));</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">OP_31_XOP_MFSR</span>:
		<span class="p">{</span>
			<span class="kt">int</span> <span class="n">srnum</span><span class="p">;</span>

			<span class="n">srnum</span> <span class="o">=</span> <span class="n">kvmppc_get_field</span><span class="p">(</span><span class="n">inst</span><span class="p">,</span> <span class="mi">12</span> <span class="o">+</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">15</span> <span class="o">+</span> <span class="mi">32</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">mmu</span><span class="p">.</span><span class="n">mfsrin</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">u32</span> <span class="n">sr</span><span class="p">;</span>
				<span class="n">sr</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">mmu</span><span class="p">.</span><span class="n">mfsrin</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">srnum</span><span class="p">);</span>
				<span class="n">kvmppc_set_gpr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">rt</span><span class="p">,</span> <span class="n">sr</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">case</span> <span class="n">OP_31_XOP_MFSRIN</span>:
		<span class="p">{</span>
			<span class="kt">int</span> <span class="n">srnum</span><span class="p">;</span>

			<span class="n">srnum</span> <span class="o">=</span> <span class="p">(</span><span class="n">kvmppc_get_gpr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">rb</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">28</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">mmu</span><span class="p">.</span><span class="n">mfsrin</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">u32</span> <span class="n">sr</span><span class="p">;</span>
				<span class="n">sr</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">mmu</span><span class="p">.</span><span class="n">mfsrin</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">srnum</span><span class="p">);</span>
				<span class="n">kvmppc_set_gpr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">rt</span><span class="p">,</span> <span class="n">sr</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">case</span> <span class="n">OP_31_XOP_MTSR</span>:
			<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">mmu</span><span class="p">.</span><span class="n">mtsrin</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span>
				<span class="p">(</span><span class="n">inst</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">,</span>
				<span class="n">kvmppc_get_gpr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">rs</span><span class="p">));</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">OP_31_XOP_MTSRIN</span>:
			<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">mmu</span><span class="p">.</span><span class="n">mtsrin</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span>
				<span class="p">(</span><span class="n">kvmppc_get_gpr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">rb</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">28</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">,</span>
				<span class="n">kvmppc_get_gpr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">rs</span><span class="p">));</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">OP_31_XOP_TLBIE</span>:
		<span class="k">case</span> <span class="n">OP_31_XOP_TLBIEL</span>:
		<span class="p">{</span>
			<span class="n">bool</span> <span class="n">large</span> <span class="o">=</span> <span class="p">(</span><span class="n">inst</span> <span class="o">&amp;</span> <span class="mh">0x00200000</span><span class="p">)</span> <span class="o">?</span> <span class="nb">true</span> <span class="o">:</span> <span class="nb">false</span><span class="p">;</span>
			<span class="n">ulong</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">kvmppc_get_gpr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">rb</span><span class="p">);</span>
			<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">mmu</span><span class="p">.</span><span class="n">tlbie</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">large</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">case</span> <span class="n">OP_31_XOP_EIOIO</span>:
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">OP_31_XOP_SLBMTE</span>:
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">mmu</span><span class="p">.</span><span class="n">slbmte</span><span class="p">)</span>
				<span class="k">return</span> <span class="n">EMULATE_FAIL</span><span class="p">;</span>

			<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">mmu</span><span class="p">.</span><span class="n">slbmte</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span>
					<span class="n">kvmppc_get_gpr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">rs</span><span class="p">),</span>
					<span class="n">kvmppc_get_gpr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">rb</span><span class="p">));</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">OP_31_XOP_SLBIE</span>:
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">mmu</span><span class="p">.</span><span class="n">slbie</span><span class="p">)</span>
				<span class="k">return</span> <span class="n">EMULATE_FAIL</span><span class="p">;</span>

			<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">mmu</span><span class="p">.</span><span class="n">slbie</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span>
					<span class="n">kvmppc_get_gpr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">rb</span><span class="p">));</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">OP_31_XOP_SLBIA</span>:
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">mmu</span><span class="p">.</span><span class="n">slbia</span><span class="p">)</span>
				<span class="k">return</span> <span class="n">EMULATE_FAIL</span><span class="p">;</span>

			<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">mmu</span><span class="p">.</span><span class="n">slbia</span><span class="p">(</span><span class="n">vcpu</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">OP_31_XOP_SLBMFEE</span>:
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">mmu</span><span class="p">.</span><span class="n">slbmfee</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">emulated</span> <span class="o">=</span> <span class="n">EMULATE_FAIL</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">ulong</span> <span class="n">t</span><span class="p">,</span> <span class="n">rb_val</span><span class="p">;</span>

				<span class="n">rb_val</span> <span class="o">=</span> <span class="n">kvmppc_get_gpr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">rb</span><span class="p">);</span>
				<span class="n">t</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">mmu</span><span class="p">.</span><span class="n">slbmfee</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">rb_val</span><span class="p">);</span>
				<span class="n">kvmppc_set_gpr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">rt</span><span class="p">,</span> <span class="n">t</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">OP_31_XOP_SLBMFEV</span>:
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">mmu</span><span class="p">.</span><span class="n">slbmfev</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">emulated</span> <span class="o">=</span> <span class="n">EMULATE_FAIL</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">ulong</span> <span class="n">t</span><span class="p">,</span> <span class="n">rb_val</span><span class="p">;</span>

				<span class="n">rb_val</span> <span class="o">=</span> <span class="n">kvmppc_get_gpr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">rb</span><span class="p">);</span>
				<span class="n">t</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">mmu</span><span class="p">.</span><span class="n">slbmfev</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">rb_val</span><span class="p">);</span>
				<span class="n">kvmppc_set_gpr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">rt</span><span class="p">,</span> <span class="n">t</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">OP_31_XOP_DCBA</span>:
			<span class="cm">/* Gets treated as NOP */</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">OP_31_XOP_DCBZ</span>:
		<span class="p">{</span>
			<span class="n">ulong</span> <span class="n">rb_val</span> <span class="o">=</span> <span class="n">kvmppc_get_gpr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">rb</span><span class="p">);</span>
			<span class="n">ulong</span> <span class="n">ra_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">ulong</span> <span class="n">addr</span><span class="p">,</span> <span class="n">vaddr</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">zeros</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">};</span>
			<span class="n">u32</span> <span class="n">dsisr</span><span class="p">;</span>
			<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">ra</span><span class="p">)</span>
				<span class="n">ra_val</span> <span class="o">=</span> <span class="n">kvmppc_get_gpr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">ra</span><span class="p">);</span>

			<span class="n">addr</span> <span class="o">=</span> <span class="p">(</span><span class="n">ra_val</span> <span class="o">+</span> <span class="n">rb_val</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">31ULL</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">shared</span><span class="o">-&gt;</span><span class="n">msr</span> <span class="o">&amp;</span> <span class="n">MSR_SF</span><span class="p">))</span>
				<span class="n">addr</span> <span class="o">&amp;=</span> <span class="mh">0xffffffff</span><span class="p">;</span>
			<span class="n">vaddr</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>

			<span class="n">r</span> <span class="o">=</span> <span class="n">kvmppc_st</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">addr</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="n">zeros</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">r</span> <span class="o">==</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">r</span> <span class="o">==</span> <span class="o">-</span><span class="n">EPERM</span><span class="p">))</span> <span class="p">{</span>
				<span class="k">struct</span> <span class="n">kvmppc_book3s_shadow_vcpu</span> <span class="o">*</span><span class="n">svcpu</span><span class="p">;</span>

				<span class="n">svcpu</span> <span class="o">=</span> <span class="n">svcpu_get</span><span class="p">(</span><span class="n">vcpu</span><span class="p">);</span>
				<span class="o">*</span><span class="n">advance</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">shared</span><span class="o">-&gt;</span><span class="n">dar</span> <span class="o">=</span> <span class="n">vaddr</span><span class="p">;</span>
				<span class="n">svcpu</span><span class="o">-&gt;</span><span class="n">fault_dar</span> <span class="o">=</span> <span class="n">vaddr</span><span class="p">;</span>

				<span class="n">dsisr</span> <span class="o">=</span> <span class="n">DSISR_ISSTORE</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">r</span> <span class="o">==</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">)</span>
					<span class="n">dsisr</span> <span class="o">|=</span> <span class="n">DSISR_NOHPTE</span><span class="p">;</span>
				<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">r</span> <span class="o">==</span> <span class="o">-</span><span class="n">EPERM</span><span class="p">)</span>
					<span class="n">dsisr</span> <span class="o">|=</span> <span class="n">DSISR_PROTFAULT</span><span class="p">;</span>

				<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">shared</span><span class="o">-&gt;</span><span class="n">dsisr</span> <span class="o">=</span> <span class="n">dsisr</span><span class="p">;</span>
				<span class="n">svcpu</span><span class="o">-&gt;</span><span class="n">fault_dsisr</span> <span class="o">=</span> <span class="n">dsisr</span><span class="p">;</span>
				<span class="n">svcpu_put</span><span class="p">(</span><span class="n">svcpu</span><span class="p">);</span>

				<span class="n">kvmppc_book3s_queue_irqprio</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span>
					<span class="n">BOOK3S_INTERRUPT_DATA_STORAGE</span><span class="p">);</span>
			<span class="p">}</span>

			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="nl">default:</span>
			<span class="n">emulated</span> <span class="o">=</span> <span class="n">EMULATE_FAIL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">emulated</span> <span class="o">=</span> <span class="n">EMULATE_FAIL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">emulated</span> <span class="o">==</span> <span class="n">EMULATE_FAIL</span><span class="p">)</span>
		<span class="n">emulated</span> <span class="o">=</span> <span class="n">kvmppc_emulate_paired_single</span><span class="p">(</span><span class="n">run</span><span class="p">,</span> <span class="n">vcpu</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">emulated</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">kvmppc_set_bat</span><span class="p">(</span><span class="k">struct</span> <span class="n">kvm_vcpu</span> <span class="o">*</span><span class="n">vcpu</span><span class="p">,</span> <span class="k">struct</span> <span class="n">kvmppc_bat</span> <span class="o">*</span><span class="n">bat</span><span class="p">,</span> <span class="n">bool</span> <span class="n">upper</span><span class="p">,</span>
                    <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">upper</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Upper BAT */</span>
		<span class="n">u32</span> <span class="n">bl</span> <span class="o">=</span> <span class="p">(</span><span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7ff</span><span class="p">;</span>
		<span class="n">bat</span><span class="o">-&gt;</span><span class="n">bepi_mask</span> <span class="o">=</span> <span class="p">(</span><span class="o">~</span><span class="n">bl</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">);</span>
		<span class="n">bat</span><span class="o">-&gt;</span><span class="n">bepi</span> <span class="o">=</span> <span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0xfffe0000</span><span class="p">;</span>
		<span class="n">bat</span><span class="o">-&gt;</span><span class="n">vs</span> <span class="o">=</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">bat</span><span class="o">-&gt;</span><span class="n">vp</span> <span class="o">=</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">bat</span><span class="o">-&gt;</span><span class="n">raw</span> <span class="o">=</span> <span class="p">(</span><span class="n">bat</span><span class="o">-&gt;</span><span class="n">raw</span> <span class="o">&amp;</span> <span class="mh">0xffffffff00000000ULL</span><span class="p">)</span> <span class="o">|</span> <span class="n">val</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Lower BAT */</span>
		<span class="n">bat</span><span class="o">-&gt;</span><span class="n">brpn</span> <span class="o">=</span> <span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0xfffe0000</span><span class="p">;</span>
		<span class="n">bat</span><span class="o">-&gt;</span><span class="n">wimg</span> <span class="o">=</span> <span class="p">(</span><span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>
		<span class="n">bat</span><span class="o">-&gt;</span><span class="n">pp</span> <span class="o">=</span> <span class="n">val</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">bat</span><span class="o">-&gt;</span><span class="n">raw</span> <span class="o">=</span> <span class="p">(</span><span class="n">bat</span><span class="o">-&gt;</span><span class="n">raw</span> <span class="o">&amp;</span> <span class="mh">0x00000000ffffffffULL</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">u64</span><span class="p">)</span><span class="n">val</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">kvmppc_bat</span> <span class="o">*</span><span class="nf">kvmppc_find_bat</span><span class="p">(</span><span class="k">struct</span> <span class="n">kvm_vcpu</span> <span class="o">*</span><span class="n">vcpu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">sprn</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">kvmppc_vcpu_book3s</span> <span class="o">*</span><span class="n">vcpu_book3s</span> <span class="o">=</span> <span class="n">to_book3s</span><span class="p">(</span><span class="n">vcpu</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">kvmppc_bat</span> <span class="o">*</span><span class="n">bat</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">sprn</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SPRN_IBAT0U</span> <span class="p">...</span> <span class="n">SPRN_IBAT3L</span>:
		<span class="n">bat</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">vcpu_book3s</span><span class="o">-&gt;</span><span class="n">ibat</span><span class="p">[(</span><span class="n">sprn</span> <span class="o">-</span> <span class="n">SPRN_IBAT0U</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IBAT4U</span> <span class="p">...</span> <span class="n">SPRN_IBAT7L</span>:
		<span class="n">bat</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">vcpu_book3s</span><span class="o">-&gt;</span><span class="n">ibat</span><span class="p">[</span><span class="mi">4</span> <span class="o">+</span> <span class="p">((</span><span class="n">sprn</span> <span class="o">-</span> <span class="n">SPRN_IBAT4U</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span><span class="p">)];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_DBAT0U</span> <span class="p">...</span> <span class="n">SPRN_DBAT3L</span>:
		<span class="n">bat</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">vcpu_book3s</span><span class="o">-&gt;</span><span class="n">dbat</span><span class="p">[(</span><span class="n">sprn</span> <span class="o">-</span> <span class="n">SPRN_DBAT0U</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_DBAT4U</span> <span class="p">...</span> <span class="n">SPRN_DBAT7L</span>:
		<span class="n">bat</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">vcpu_book3s</span><span class="o">-&gt;</span><span class="n">dbat</span><span class="p">[</span><span class="mi">4</span> <span class="o">+</span> <span class="p">((</span><span class="n">sprn</span> <span class="o">-</span> <span class="n">SPRN_DBAT4U</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span><span class="p">)];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">bat</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">kvmppc_core_emulate_mtspr</span><span class="p">(</span><span class="k">struct</span> <span class="n">kvm_vcpu</span> <span class="o">*</span><span class="n">vcpu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">sprn</span><span class="p">,</span> <span class="n">ulong</span> <span class="n">spr_val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">emulated</span> <span class="o">=</span> <span class="n">EMULATE_DONE</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">sprn</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SPRN_SDR1</span>:
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">spr_allowed</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">PRIV_HYPER</span><span class="p">))</span>
			<span class="k">goto</span> <span class="n">unprivileged</span><span class="p">;</span>
		<span class="n">to_book3s</span><span class="p">(</span><span class="n">vcpu</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">sdr1</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_DSISR</span>:
		<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">shared</span><span class="o">-&gt;</span><span class="n">dsisr</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_DAR</span>:
		<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">shared</span><span class="o">-&gt;</span><span class="n">dar</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_HIOR</span>:
		<span class="n">to_book3s</span><span class="p">(</span><span class="n">vcpu</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">hior</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IBAT0U</span> <span class="p">...</span> <span class="n">SPRN_IBAT3L</span>:
	<span class="k">case</span> <span class="n">SPRN_IBAT4U</span> <span class="p">...</span> <span class="n">SPRN_IBAT7L</span>:
	<span class="k">case</span> <span class="n">SPRN_DBAT0U</span> <span class="p">...</span> <span class="n">SPRN_DBAT3L</span>:
	<span class="k">case</span> <span class="n">SPRN_DBAT4U</span> <span class="p">...</span> <span class="n">SPRN_DBAT7L</span>:
	<span class="p">{</span>
		<span class="k">struct</span> <span class="n">kvmppc_bat</span> <span class="o">*</span><span class="n">bat</span> <span class="o">=</span> <span class="n">kvmppc_find_bat</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">sprn</span><span class="p">);</span>

		<span class="n">kvmppc_set_bat</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">bat</span><span class="p">,</span> <span class="o">!</span><span class="p">(</span><span class="n">sprn</span> <span class="o">%</span> <span class="mi">2</span><span class="p">),</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">spr_val</span><span class="p">);</span>
		<span class="cm">/* BAT writes happen so rarely that we&#39;re ok to flush</span>
<span class="cm">		 * everything here */</span>
		<span class="n">kvmppc_mmu_pte_flush</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">kvmppc_mmu_flush_segments</span><span class="p">(</span><span class="n">vcpu</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">case</span> <span class="n">SPRN_HID0</span>:
		<span class="n">to_book3s</span><span class="p">(</span><span class="n">vcpu</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">hid</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_HID1</span>:
		<span class="n">to_book3s</span><span class="p">(</span><span class="n">vcpu</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">hid</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_HID2</span>:
		<span class="n">to_book3s</span><span class="p">(</span><span class="n">vcpu</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">hid</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_HID2_GEKKO</span>:
		<span class="n">to_book3s</span><span class="p">(</span><span class="n">vcpu</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">hid</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="cm">/* HID2.PSE controls paired single on gekko */</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">pvr</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mh">0x00080200</span>:	<span class="cm">/* lonestar 2.0 */</span>
		<span class="k">case</span> <span class="mh">0x00088202</span>:	<span class="cm">/* lonestar 2.2 */</span>
		<span class="k">case</span> <span class="mh">0x70000100</span>:	<span class="cm">/* gekko 1.0 */</span>
		<span class="k">case</span> <span class="mh">0x00080100</span>:	<span class="cm">/* gekko 2.0 */</span>
		<span class="k">case</span> <span class="mh">0x00083203</span>:	<span class="cm">/* gekko 2.3a */</span>
		<span class="k">case</span> <span class="mh">0x00083213</span>:	<span class="cm">/* gekko 2.3b */</span>
		<span class="k">case</span> <span class="mh">0x00083204</span>:	<span class="cm">/* gekko 2.4 */</span>
		<span class="k">case</span> <span class="mh">0x00083214</span>:	<span class="cm">/* gekko 2.4e (8SE) - retail HW2 */</span>
		<span class="k">case</span> <span class="mh">0x00087200</span>:	<span class="cm">/* broadway */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">hflags</span> <span class="o">&amp;</span> <span class="n">BOOK3S_HFLAG_NATIVE_PS</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* Native paired singles */</span>
			<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">spr_val</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">29</span><span class="p">))</span> <span class="p">{</span> <span class="cm">/* HID2.PSE */</span>
				<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">hflags</span> <span class="o">|=</span> <span class="n">BOOK3S_HFLAG_PAIRED_SINGLE</span><span class="p">;</span>
				<span class="n">kvmppc_giveup_ext</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">MSR_FP</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">hflags</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">BOOK3S_HFLAG_PAIRED_SINGLE</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_HID4</span>:
	<span class="k">case</span> <span class="n">SPRN_HID4_GEKKO</span>:
		<span class="n">to_book3s</span><span class="p">(</span><span class="n">vcpu</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">hid</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_HID5</span>:
		<span class="n">to_book3s</span><span class="p">(</span><span class="n">vcpu</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">hid</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="cm">/* guest HID5 set can change is_dcbz32 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">mmu</span><span class="p">.</span><span class="n">is_dcbz32</span><span class="p">(</span><span class="n">vcpu</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="p">(</span><span class="n">mfmsr</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">MSR_HV</span><span class="p">))</span>
			<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">hflags</span> <span class="o">|=</span> <span class="n">BOOK3S_HFLAG_DCBZ32</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_GQR0</span>:
	<span class="k">case</span> <span class="n">SPRN_GQR1</span>:
	<span class="k">case</span> <span class="n">SPRN_GQR2</span>:
	<span class="k">case</span> <span class="n">SPRN_GQR3</span>:
	<span class="k">case</span> <span class="n">SPRN_GQR4</span>:
	<span class="k">case</span> <span class="n">SPRN_GQR5</span>:
	<span class="k">case</span> <span class="n">SPRN_GQR6</span>:
	<span class="k">case</span> <span class="n">SPRN_GQR7</span>:
		<span class="n">to_book3s</span><span class="p">(</span><span class="n">vcpu</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">gqr</span><span class="p">[</span><span class="n">sprn</span> <span class="o">-</span> <span class="n">SPRN_GQR0</span><span class="p">]</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_ICTC</span>:
	<span class="k">case</span> <span class="n">SPRN_THRM1</span>:
	<span class="k">case</span> <span class="n">SPRN_THRM2</span>:
	<span class="k">case</span> <span class="n">SPRN_THRM3</span>:
	<span class="k">case</span> <span class="n">SPRN_CTRLF</span>:
	<span class="k">case</span> <span class="n">SPRN_CTRLT</span>:
	<span class="k">case</span> <span class="n">SPRN_L2CR</span>:
	<span class="k">case</span> <span class="n">SPRN_MMCR0_GEKKO</span>:
	<span class="k">case</span> <span class="n">SPRN_MMCR1_GEKKO</span>:
	<span class="k">case</span> <span class="n">SPRN_PMC1_GEKKO</span>:
	<span class="k">case</span> <span class="n">SPRN_PMC2_GEKKO</span>:
	<span class="k">case</span> <span class="n">SPRN_PMC3_GEKKO</span>:
	<span class="k">case</span> <span class="n">SPRN_PMC4_GEKKO</span>:
	<span class="k">case</span> <span class="n">SPRN_WPAR_GEKKO</span>:
		<span class="k">break</span><span class="p">;</span>
<span class="nl">unprivileged:</span>
	<span class="nl">default:</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;KVM: invalid SPR write: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">sprn</span><span class="p">);</span>
<span class="cp">#ifndef DEBUG_SPR</span>
		<span class="n">emulated</span> <span class="o">=</span> <span class="n">EMULATE_FAIL</span><span class="p">;</span>
<span class="cp">#endif</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">emulated</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">kvmppc_core_emulate_mfspr</span><span class="p">(</span><span class="k">struct</span> <span class="n">kvm_vcpu</span> <span class="o">*</span><span class="n">vcpu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">sprn</span><span class="p">,</span> <span class="n">ulong</span> <span class="o">*</span><span class="n">spr_val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">emulated</span> <span class="o">=</span> <span class="n">EMULATE_DONE</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">sprn</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SPRN_IBAT0U</span> <span class="p">...</span> <span class="n">SPRN_IBAT3L</span>:
	<span class="k">case</span> <span class="n">SPRN_IBAT4U</span> <span class="p">...</span> <span class="n">SPRN_IBAT7L</span>:
	<span class="k">case</span> <span class="n">SPRN_DBAT0U</span> <span class="p">...</span> <span class="n">SPRN_DBAT3L</span>:
	<span class="k">case</span> <span class="n">SPRN_DBAT4U</span> <span class="p">...</span> <span class="n">SPRN_DBAT7L</span>:
	<span class="p">{</span>
		<span class="k">struct</span> <span class="n">kvmppc_bat</span> <span class="o">*</span><span class="n">bat</span> <span class="o">=</span> <span class="n">kvmppc_find_bat</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">sprn</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">sprn</span> <span class="o">%</span> <span class="mi">2</span><span class="p">)</span>
			<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">bat</span><span class="o">-&gt;</span><span class="n">raw</span> <span class="o">&gt;&gt;</span> <span class="mi">32</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">bat</span><span class="o">-&gt;</span><span class="n">raw</span><span class="p">;</span>

		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">case</span> <span class="n">SPRN_SDR1</span>:
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">spr_allowed</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">PRIV_HYPER</span><span class="p">))</span>
			<span class="k">goto</span> <span class="n">unprivileged</span><span class="p">;</span>
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">to_book3s</span><span class="p">(</span><span class="n">vcpu</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">sdr1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_DSISR</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">shared</span><span class="o">-&gt;</span><span class="n">dsisr</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_DAR</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">shared</span><span class="o">-&gt;</span><span class="n">dar</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_HIOR</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">to_book3s</span><span class="p">(</span><span class="n">vcpu</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">hior</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_HID0</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">to_book3s</span><span class="p">(</span><span class="n">vcpu</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">hid</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_HID1</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">to_book3s</span><span class="p">(</span><span class="n">vcpu</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">hid</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_HID2</span>:
	<span class="k">case</span> <span class="n">SPRN_HID2_GEKKO</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">to_book3s</span><span class="p">(</span><span class="n">vcpu</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">hid</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_HID4</span>:
	<span class="k">case</span> <span class="n">SPRN_HID4_GEKKO</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">to_book3s</span><span class="p">(</span><span class="n">vcpu</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">hid</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_HID5</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">to_book3s</span><span class="p">(</span><span class="n">vcpu</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">hid</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_CFAR</span>:
	<span class="k">case</span> <span class="n">SPRN_PURR</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_GQR0</span>:
	<span class="k">case</span> <span class="n">SPRN_GQR1</span>:
	<span class="k">case</span> <span class="n">SPRN_GQR2</span>:
	<span class="k">case</span> <span class="n">SPRN_GQR3</span>:
	<span class="k">case</span> <span class="n">SPRN_GQR4</span>:
	<span class="k">case</span> <span class="n">SPRN_GQR5</span>:
	<span class="k">case</span> <span class="n">SPRN_GQR6</span>:
	<span class="k">case</span> <span class="n">SPRN_GQR7</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">to_book3s</span><span class="p">(</span><span class="n">vcpu</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">gqr</span><span class="p">[</span><span class="n">sprn</span> <span class="o">-</span> <span class="n">SPRN_GQR0</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_THRM1</span>:
	<span class="k">case</span> <span class="n">SPRN_THRM2</span>:
	<span class="k">case</span> <span class="n">SPRN_THRM3</span>:
	<span class="k">case</span> <span class="n">SPRN_CTRLF</span>:
	<span class="k">case</span> <span class="n">SPRN_CTRLT</span>:
	<span class="k">case</span> <span class="n">SPRN_L2CR</span>:
	<span class="k">case</span> <span class="n">SPRN_MMCR0_GEKKO</span>:
	<span class="k">case</span> <span class="n">SPRN_MMCR1_GEKKO</span>:
	<span class="k">case</span> <span class="n">SPRN_PMC1_GEKKO</span>:
	<span class="k">case</span> <span class="n">SPRN_PMC2_GEKKO</span>:
	<span class="k">case</span> <span class="n">SPRN_PMC3_GEKKO</span>:
	<span class="k">case</span> <span class="n">SPRN_PMC4_GEKKO</span>:
	<span class="k">case</span> <span class="n">SPRN_WPAR_GEKKO</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
<span class="nl">unprivileged:</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;KVM: invalid SPR read: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">sprn</span><span class="p">);</span>
<span class="cp">#ifndef DEBUG_SPR</span>
		<span class="n">emulated</span> <span class="o">=</span> <span class="n">EMULATE_FAIL</span><span class="p">;</span>
<span class="cp">#endif</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">emulated</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">u32</span> <span class="nf">kvmppc_alignment_dsisr</span><span class="p">(</span><span class="k">struct</span> <span class="n">kvm_vcpu</span> <span class="o">*</span><span class="n">vcpu</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">inst</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">dsisr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * This is what the spec says about DSISR bits (not mentioned = 0):</span>
<span class="cm">	 *</span>
<span class="cm">	 * 12:13		[DS]	Set to bits 30:31</span>
<span class="cm">	 * 15:16		[X]	Set to bits 29:30</span>
<span class="cm">	 * 17			[X]	Set to bit 25</span>
<span class="cm">	 *			[D/DS]	Set to bit 5</span>
<span class="cm">	 * 18:21		[X]	Set to bits 21:24</span>
<span class="cm">	 *			[D/DS]	Set to bits 1:4</span>
<span class="cm">	 * 22:26			Set to bits 6:10 (RT/RS/FRT/FRS)</span>
<span class="cm">	 * 27:31			Set to bits 11:15 (RA)</span>
<span class="cm">	 */</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">get_op</span><span class="p">(</span><span class="n">inst</span><span class="p">))</span> <span class="p">{</span>
	<span class="cm">/* D-form */</span>
	<span class="k">case</span> <span class="n">OP_LFS</span>:
	<span class="k">case</span> <span class="n">OP_LFD</span>:
	<span class="k">case</span> <span class="n">OP_STFD</span>:
	<span class="k">case</span> <span class="n">OP_STFS</span>:
		<span class="n">dsisr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">inst</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x4000</span><span class="p">;</span>	<span class="cm">/* bit 17 */</span>
		<span class="n">dsisr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">inst</span> <span class="o">&gt;&gt;</span> <span class="mi">17</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3c00</span><span class="p">;</span> <span class="cm">/* bits 18:21 */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="cm">/* X-form */</span>
	<span class="k">case</span> <span class="mi">31</span>:
		<span class="n">dsisr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">inst</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x18000</span><span class="p">;</span> <span class="cm">/* bits 15:16 */</span>
		<span class="n">dsisr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">inst</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span>  <span class="o">&amp;</span> <span class="mh">0x04000</span><span class="p">;</span> <span class="cm">/* bit 17 */</span>
		<span class="n">dsisr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">inst</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)</span>  <span class="o">&amp;</span> <span class="mh">0x03c00</span><span class="p">;</span> <span class="cm">/* bits 18:21 */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;KVM: Unaligned instruction 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">inst</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dsisr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">inst</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x03ff</span><span class="p">;</span> <span class="cm">/* bits 22:31 */</span>

	<span class="k">return</span> <span class="n">dsisr</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">ulong</span> <span class="nf">kvmppc_alignment_dar</span><span class="p">(</span><span class="k">struct</span> <span class="n">kvm_vcpu</span> <span class="o">*</span><span class="n">vcpu</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">inst</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ulong</span> <span class="n">dar</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ulong</span> <span class="n">ra</span> <span class="o">=</span> <span class="n">get_ra</span><span class="p">(</span><span class="n">inst</span><span class="p">);</span>
	<span class="n">ulong</span> <span class="n">rb</span> <span class="o">=</span> <span class="n">get_rb</span><span class="p">(</span><span class="n">inst</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">get_op</span><span class="p">(</span><span class="n">inst</span><span class="p">))</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">OP_LFS</span>:
	<span class="k">case</span> <span class="n">OP_LFD</span>:
	<span class="k">case</span> <span class="n">OP_STFD</span>:
	<span class="k">case</span> <span class="n">OP_STFS</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">ra</span><span class="p">)</span>
			<span class="n">dar</span> <span class="o">=</span> <span class="n">kvmppc_get_gpr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">ra</span><span class="p">);</span>
		<span class="n">dar</span> <span class="o">+=</span> <span class="p">(</span><span class="n">s32</span><span class="p">)((</span><span class="n">s16</span><span class="p">)</span><span class="n">inst</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">31</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">ra</span><span class="p">)</span>
			<span class="n">dar</span> <span class="o">=</span> <span class="n">kvmppc_get_gpr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">ra</span><span class="p">);</span>
		<span class="n">dar</span> <span class="o">+=</span> <span class="n">kvmppc_get_gpr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">rb</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;KVM: Unaligned instruction 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">inst</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">dar</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
