_svd: ../svd/stm32l4p5.svd

_clear_fields: "*"

_derive:
  TIM7: TIM6
  SDMMC2: SDMMC1

_modify:
  DMAMUX1:
    name: DMAMUX
  # The SVD calls ADC1 ADC.
  ADC:
    name: ADC1

_delete:
  - SWPMI1

ADC_Common:
  _include:
    - patches/adc/l4+common.yaml
    - fields/adc/adc_v3_common_l4+.yaml
    - fields/adc/adc_v3_common.yaml

ADC1:
  JSQR:
    _modify:
      JEXTEN:
        bitWidth: 2
  _include:
    - patches/adc/split.yaml
    - patches/adc/offset_en.yaml
    - patches/adc/l4+.yaml
    - fields/adc/adc_v3.yaml
    - fields/adc/adc_v3_l4.yaml
    - fields/adc/awd0_18.yaml
    - collect/adc/v3.yaml
  SQR?:
    SQ*: [0, 18]

ADC[1]:
  _include: collect/adc/derive_sq.yaml

AES:
  _include:
    - patches/aes/fields.yaml
    - patches/aes/l4+.yaml
    - fields/aes/v2.yaml

CAN1:
  _include:
    - fields/can/can.yaml
    - collect/can/can.yaml
    - collect/can/filter_bank.yaml

COMP: {}

CRC:
  INIT:
    _modify:
      CRC_INIT:
        name: INIT
  _include:
    - patches/crc/crc_rename_pol.yaml
    - patches/crc/add_dr8.yaml
    - fields/crc/v3_idr8.yaml

CRS:
  _include:
    - fields/crs/crs.yaml

DAC:
  _include:
    - patches/dac/dac_l4+.yaml
    - fields/dac/l4+.yaml
    - collect/dac/v3.yaml

DBGMCU: {}

DCMI:
  _include:
    - patches/dcmi/dcmi.yaml
    - patches/dcmi/byte.yaml
    - fields/dcmi/v2.yaml
    - collect/dcmi/dcmi.yaml

DFSDM1:
  _strip: DFSDM_
  _include:
    - patches/dfsdm/jchgr.yaml
    - patches/dfsdm/dfsdm_v1.yaml
    - patches/dfsdm/jextsel.yaml
    - fields/dfsdm/v1+.yaml
    - collect/dfsdm/v1.yaml

DMA1:
  _include:
    - fields/dma/v1.yaml
    - collect/dma/v1.yaml

DMA2D:
  _include:
    - patches/dma/dma2d_l4+.yaml

DMAMUX:
  _include:
    - fields/dma/dmamux_v1.yaml
    - collect/dma/dmamux.yaml

EXTI:
  _include:
    - patches/exti/l4+.yaml
    - fields/exti/common.yaml

FIREWALL: {}

FLASH:
  ACR:
    _modify:
      LATENCY:
        bitWidth: 4
  _include:
    - patches/flash/l4+.yaml
    - fields/flash/flash_l4+.yaml

FMC:
  _include:
    - patches/fsmc/bwtr_clean.yaml
    - patches/fsmc/l4+.yaml
    - patches/fsmc/nand.yaml
    - fields/fsmc/sram.yaml
    - fields/fsmc/bcr1.yaml
    - fields/fsmc/nand.yaml
    - collect/fsmc/sram.yaml

FM[C]:
  _include:
    - collect/fsmc/sram_derive.yaml

GPIO[ABCI]:
  _include:
    - fields/gpio/v2/common.yaml
    - collect/gpio/v2.yaml

GPIO[A]:
  _include: collect/gpio/gpioa_afr.yaml
GPIO[BCI]:
  _include: collect/gpio/v2_derive.yaml

HASH:
  _include:
    - patches/hash/hash_l4+.yaml

I2C1:
  _include:
    - fields/i2c/v2.yaml

IWDG:
  _include: patches/16bit.yaml

LPTIM1:
  _add:
    OR:
      description: ??
      addressOffset: 0x20
      resetValue: 0x0
      fields:
        OR_0:
          description: Option register bit 0
          bitOffset: 0
          bitWidth: 1
        OR_1:
          description: Option register bit 1
          bitOffset: 1
          bitWidth: 1
  _include:
    - fields/lptim/v1.yaml

  CR:
    _add:
      COUNTRST:
        description: Counter reset
        bitOffset: 3
        bitWidth: 1
      RSTARE:
        description: Reset after read enable
        bitOffset: 4
        bitWidth: 1

LPUART1:
  _strip: LPUART_
  _include:
    - patches/usart/rename_CR1_ISR_enabled_disabled.yaml
    - fields/usart/v4/lp_wl.yaml

LTDC:
  _include:
    - fields/ltdc/ltdc.yaml
    - collect/ltdc/layer.yaml

MPU:
  _strip: MPU_

OCTOSPI1:
  _include:
    - patches/octospi/l4+.yaml
    - fields/octospi/l4.yaml

OCTOSPIM: {}

OPAMP: {}

#OTG_FS_DEVICE: {}

#OTG_FS_GLOBAL: {}

#OTG_FS_HOST: {}

#OTG_FS_PWRCLK: {}

PSSI: {}

PWR:
  _strip: PWR_
  _include:
    - fields/pwr/pwr_l4+.yaml

RCC:
  CFGR:
    _modify:
      MCOSEL:
        bitWidth: 4
  _include:
    - patches/rcc/l4+.yaml
    - fields/rcc/rcc_l4+.yaml

RNG:
  _include:
    - patches/rng/l4+.yaml
    - fields/rng/v2.yaml

RTC:
  MISR:
    _modify:
      ALRMF:
        name: ALRAMF
  _include:
    - patches/rtc/alarm.yaml
    - patches/rtc/rtc_cr.yaml
    - fields/rtc/v3/common.yaml
  #  - collect/rtc/alarm.yaml

SAI1:
  _include:
    - patches/sai/sai_l4+.yaml
    - patches/sai/sai_v1.yaml
    - fields/sai/sai.yaml
    - collect/sai/ch.yaml

SDMMC1:
  _include:
    - patches/sdio_sdmmc/cardstatus.yaml
    - collect/sdio/respr.yaml
    - collect/sdio/fifo.yaml

SPI1:
  _include:
    - patches/16bit.yaml
    - patches/spi/dr8.yaml
    - patches/spi/rename_dff_tifrfe.yaml
    - fields/spi/spi_common.yaml
    - fields/spi/spi_FRF_FRE.yaml
    - fields/spi/spi_v2_spi.yaml

SYSCFG:
  _include:
    - patches/syscfg/l4+.yaml
    - fields/syscfg/syscfg_l4+.yaml

TIM?:
  _strip: TIM?_

TIM??:
  _strip: TIM??_

TIM[18]:
  _include:
    - patches/tim/sms.yaml
    - patches/tim/ts.yaml
    - patches/tim/ccmr1_alternate.yaml
    - patches/tim/ccmr2_alternate.yaml
    - patches/tim/ccmr3.yaml
    - patches/tim/v2/ocm_bit3.yaml
    - patches/tim/v2/oc5m_bit3.yaml
    - patches/tim/dmab_32.yaml
    - fields/tim/tim_mms_ts_sms.yaml
    - fields/tim/v2/tim1.yaml
    - collect/tim/ccr.yaml
  CR1:
    UIFREMAP:
      Disabled: [0, No remapping. UIF status bit is not copied to TIMx_CNT register bit 31]
      Enabled: [1, Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31]

TIM8:
  _include: collect/tim/tim8_derive.yaml

TIM[25]:
  _include:
    - patches/tim/sms.yaml
    - patches/tim/ts.yaml
    - patches/tim/ccmr1_alternate.yaml
    - patches/tim/ccmr2_alternate.yaml
    - patches/tim/v2/ocm_bit3.yaml
    - fields/tim/tim_mms_ts_sms.yaml
    - fields/tim/v2/tim2.yaml
    - collect/tim/ccr.yaml
  CR1:
    UIFREMAP:
      Disabled: [0, No remapping. UIF status bit is not copied to TIMx_CNT register bit 31]
      Enabled: [1, Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31]

TIM5:
  _include: collect/tim/tim5_derive.yaml

TIM[34]:
  _include:
    - patches/tim/sms.yaml
    - patches/tim/ts.yaml
    - patches/tim/ccmr1_alternate.yaml
    - patches/tim/ccmr2_alternate.yaml
    - patches/tim/v2/ocm_bit3.yaml
    - fields/tim/tim_mms_ts_sms.yaml
    - fields/tim/v2/tim3.yaml
    - collect/tim/ccr.yaml
  CNT:
    _modify:
      CNT:
        bitWidth: 16
  ARR:
    _modify:
      ARR:
        bitWidth: 16
  CR1:
    UIFREMAP:
      Disabled: [0, No remapping. UIF status bit is not copied to TIMx_CNT register bit 31]
      Enabled: [1, Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31]

TIM4:
  _include: collect/tim/tim4_derive.yaml

TIM6:
  _include:
    - fields/tim/v2/tim6.yaml
    - fields/tim/tim_uifremap.yaml

TIM15:
  _include:
    - patches/tim/sms.yaml
    - patches/tim/ts.yaml
    - patches/tim/ccmr1_alternate.yaml
    - patches/tim/v2/ocm1_bit3.yaml
    - fields/tim/v2/tim15.yaml
    - collect/tim/ccr.yaml

TIM1[67]:
  _include:
    - patches/tim/ccmr1_alternate.yaml
    - fields/tim/v2/tim16.yaml
    - collect/tim/ccr.yaml
  CCMR1_Output:
    _modify:
      OC1M_1:
        name: OC1M_3

TIM17:
  _include: collect/tim/tim17_derive.yaml

TSC:
  _include:
    - fields/tsc/tsc.yaml
    - collect/tsc/iogcr.yaml

USART1:
  _strip: USART_
  _include:
    - patches/usart/rename_CR1_ISR_enabled_disabled.yaml
    - fields/usart/v4/B.yaml

VREFBUF: {}

WWDG:
  _include:
    - patches/16bit.yaml
    - fields/wwdg/wwdg.yaml

_include:
  #- patches/usart/merge_BRR_fields.yaml
  #- patches/usart/rename_CR2_DATAINV_field.yaml
  - patches/firewall/l4+.yaml
  - patches/ltdc/rename.yaml
  - patches/octospim/l4+.yaml
  - patches/dbgmcu/l4_apb_fzr_rename.yaml
  - patches/dbgmcu/l4+.yaml
  - fields/dbg/dbg_l4+.yaml
  - patches/usb_otg/otg_fs_l4+.yaml
  - patches/comp/l4xx_comp_reg_rename.yaml
  - fields/comp/comp_l4+.yaml
  - patches/tim/group.yaml
  - patches/pssi/pssi.yaml
  - fields/pssi/pssi.yaml
