// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_latency_ap_fixed_ap_fixed_config4_0_0.h"
#include "dense_latency_ap_fixed_ap_fixed_config2_0_0_0.h"
#include "linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s.h"
#include "linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config5_s.h"
#include "myproject_mul_mul_16s_16s_32_1_1.h"
#include "myproject_mul_mul_16s_16s_26_1_1.h"
#include "myproject_w2_V.h"
#include "myproject_w4_V.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > fc1_input_V;
    sc_in< sc_logic > fc1_input_V_ap_vld;
    sc_out< sc_lv<16> > layer5_out_0_V;
    sc_out< sc_logic > layer5_out_0_V_ap_vld;
    sc_out< sc_lv<16> > loss_layer5_out_V;
    sc_out< sc_logic > loss_layer5_out_V_ap_vld;
    sc_out< sc_lv<16> > const_size_in_1;
    sc_out< sc_logic > const_size_in_1_ap_vld;
    sc_out< sc_lv<16> > const_size_out_1;
    sc_out< sc_logic > const_size_out_1_ap_vld;
    sc_out< sc_lv<1> > layer5_out_ground_truth_V_address0;
    sc_out< sc_logic > layer5_out_ground_truth_V_ce0;
    sc_in< sc_lv<16> > layer5_out_ground_truth_V_q0;
    sc_in< sc_logic > train;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    myproject_w2_V* w2_V_U;
    myproject_w4_V* w4_V_U;
    dense_latency_ap_fixed_ap_fixed_config4_0_0* grp_dense_latency_ap_fixed_ap_fixed_config4_0_0_fu_241;
    dense_latency_ap_fixed_ap_fixed_config2_0_0_0* grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_fu_249;
    linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s* call_ret2_linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s_fu_257;
    linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config5_s* p_Val2_1_linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config5_s_fu_263;
    myproject_mul_mul_16s_16s_32_1_1<1,1,16,16,32>* myproject_mul_mul_16s_16s_32_1_1_U9;
    myproject_mul_mul_16s_16s_32_1_1<1,1,16,16,32>* myproject_mul_mul_16s_16s_32_1_1_U10;
    myproject_mul_mul_16s_16s_32_1_1<1,1,16,16,32>* myproject_mul_mul_16s_16s_32_1_1_U11;
    myproject_mul_mul_16s_16s_26_1_1<1,1,16,16,26>* myproject_mul_mul_16s_16s_26_1_1_U12;
    myproject_mul_mul_16s_16s_26_1_1<1,1,16,16,26>* myproject_mul_mul_16s_16s_26_1_1_U13;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<16> > fc1_input_V_preg;
    sc_signal< sc_lv<16> > fc1_input_V_in_sig;
    sc_signal< sc_logic > fc1_input_V_ap_vld_preg;
    sc_signal< sc_logic > fc1_input_V_ap_vld_in_sig;
    sc_signal< sc_lv<1> > w2_V_address0;
    sc_signal< sc_logic > w2_V_ce0;
    sc_signal< sc_logic > w2_V_we0;
    sc_signal< sc_lv<6> > w2_V_d0;
    sc_signal< sc_lv<6> > w2_V_q0;
    sc_signal< sc_lv<1> > w2_V_address1;
    sc_signal< sc_logic > w2_V_ce1;
    sc_signal< sc_logic > w2_V_we1;
    sc_signal< sc_lv<6> > w2_V_d1;
    sc_signal< sc_lv<6> > w2_V_q1;
    sc_signal< sc_lv<1> > w4_V_address0;
    sc_signal< sc_logic > w4_V_ce0;
    sc_signal< sc_logic > w4_V_we0;
    sc_signal< sc_lv<6> > w4_V_d0;
    sc_signal< sc_lv<6> > w4_V_q0;
    sc_signal< sc_lv<1> > w4_V_address1;
    sc_signal< sc_logic > w4_V_ce1;
    sc_signal< sc_logic > w4_V_we1;
    sc_signal< sc_lv<6> > w4_V_d1;
    sc_signal< sc_lv<6> > w4_V_q1;
    sc_signal< sc_logic > fc1_input_V_blk_n;
    sc_signal< sc_lv<1> > train_read_reg_1666;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<16> > fc1_input_V_read_reg_1670;
    sc_signal< sc_lv<16> > cache2_V_reg_1681;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<16> > layer3_out_0_V_reg_1686;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<16> > layer3_out_1_V_reg_1692;
    sc_signal< sc_lv<16> > p_Val2_4_fu_369_p3;
    sc_signal< sc_lv<16> > p_Val2_4_reg_1698;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<6> > w2_V_load_reg_1704;
    sc_signal< sc_lv<6> > w2_V_load_1_reg_1709;
    sc_signal< sc_lv<16> > layer5_out_grads_0_V_fu_452_p3;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<16> > select_ln340_7_fu_752_p3;
    sc_signal< sc_lv<6> > w4_V_load_reg_1724;
    sc_signal< sc_lv<6> > w4_V_load_1_reg_1729;
    sc_signal< sc_lv<1> > p_Result_4_reg_1734;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<16> > p_Val2_9_fu_797_p2;
    sc_signal< sc_lv<16> > p_Val2_9_reg_1740;
    sc_signal< sc_lv<1> > carry_1_fu_817_p2;
    sc_signal< sc_lv<1> > carry_1_reg_1746;
    sc_signal< sc_lv<1> > p_Result_6_fu_823_p3;
    sc_signal< sc_lv<1> > p_Result_6_reg_1752;
    sc_signal< sc_lv<1> > Range1_all_ones_fu_855_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_reg_1757;
    sc_signal< sc_lv<1> > Range1_all_zeros_fu_861_p2;
    sc_signal< sc_lv<1> > Range1_all_zeros_reg_1763;
    sc_signal< sc_lv<1> > and_ln786_fu_894_p2;
    sc_signal< sc_lv<1> > and_ln786_reg_1768;
    sc_signal< sc_lv<1> > tmp_18_reg_1774;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<16> > add_ln415_fu_941_p2;
    sc_signal< sc_lv<16> > add_ln415_reg_1780;
    sc_signal< sc_lv<1> > and_ln416_fu_961_p2;
    sc_signal< sc_lv<1> > and_ln416_reg_1786;
    sc_signal< sc_lv<1> > tmp_22_fu_967_p3;
    sc_signal< sc_lv<1> > tmp_22_reg_1792;
    sc_signal< sc_lv<1> > icmp_ln879_1_fu_999_p2;
    sc_signal< sc_lv<1> > icmp_ln879_1_reg_1797;
    sc_signal< sc_lv<1> > icmp_ln768_fu_1005_p2;
    sc_signal< sc_lv<1> > icmp_ln768_reg_1803;
    sc_signal< sc_lv<1> > and_ln786_5_fu_1038_p2;
    sc_signal< sc_lv<1> > and_ln786_5_reg_1808;
    sc_signal< sc_lv<1> > tmp_24_reg_1814;
    sc_signal< sc_lv<16> > add_ln415_1_fu_1081_p2;
    sc_signal< sc_lv<16> > add_ln415_1_reg_1820;
    sc_signal< sc_lv<1> > and_ln416_1_fu_1101_p2;
    sc_signal< sc_lv<1> > and_ln416_1_reg_1826;
    sc_signal< sc_lv<1> > tmp_28_fu_1107_p3;
    sc_signal< sc_lv<1> > tmp_28_reg_1832;
    sc_signal< sc_lv<1> > icmp_ln879_3_fu_1139_p2;
    sc_signal< sc_lv<1> > icmp_ln879_3_reg_1837;
    sc_signal< sc_lv<1> > icmp_ln768_1_fu_1145_p2;
    sc_signal< sc_lv<1> > icmp_ln768_1_reg_1843;
    sc_signal< sc_lv<1> > and_ln786_7_fu_1178_p2;
    sc_signal< sc_lv<1> > and_ln786_7_reg_1848;
    sc_signal< sc_lv<16> > tmp_reg_1854;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<16> > tmp_2_reg_1860;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_config4_0_0_fu_241_ap_start;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_config4_0_0_fu_241_ap_done;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_config4_0_0_fu_241_ap_idle;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_config4_0_0_fu_241_ap_ready;
    sc_signal< sc_lv<1> > grp_dense_latency_ap_fixed_ap_fixed_config4_0_0_fu_241_w4_V_address0;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_config4_0_0_fu_241_w4_V_ce0;
    sc_signal< sc_lv<1> > grp_dense_latency_ap_fixed_ap_fixed_config4_0_0_fu_241_w4_V_address1;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_config4_0_0_fu_241_w4_V_ce1;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_fixed_ap_fixed_config4_0_0_fu_241_ap_return;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_fu_249_ap_start;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_fu_249_ap_done;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_fu_249_ap_idle;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_fu_249_ap_ready;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_fu_249_ap_ce;
    sc_signal< sc_lv<1> > grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_fu_249_w2_V_address0;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_fu_249_w2_V_ce0;
    sc_signal< sc_lv<1> > grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_fu_249_w2_V_address1;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_fu_249_w2_V_ce1;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_fu_249_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_fu_249_ap_return_1;
    sc_signal< bool > ap_block_state1_ignore_call15;
    sc_signal< sc_logic > call_ret2_linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s_fu_257_ap_ready;
    sc_signal< sc_lv<16> > call_ret2_linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s_fu_257_ap_return_0;
    sc_signal< sc_lv<16> > call_ret2_linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s_fu_257_ap_return_1;
    sc_signal< sc_logic > p_Val2_1_linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config5_s_fu_263_ap_ready;
    sc_signal< sc_lv<16> > p_Val2_1_linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config5_s_fu_263_ap_return;
    sc_signal< sc_lv<16> > layer4_out_grads_0_V_reg_218;
    sc_signal< sc_lv<16> > storemerge_reg_229;
    sc_signal< sc_logic > grp_dense_latency_ap_fixed_ap_fixed_config4_0_0_fu_241_ap_start_reg;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    sc_signal< sc_logic > ap_NS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<16> > rhs_V_fu_293_p0;
    sc_signal< sc_lv<17> > lhs_V_fu_290_p1;
    sc_signal< sc_lv<17> > rhs_V_fu_293_p1;
    sc_signal< sc_lv<17> > ret_V_fu_297_p2;
    sc_signal< sc_lv<1> > p_Result_1_fu_315_p3;
    sc_signal< sc_lv<1> > p_Result_s_fu_303_p3;
    sc_signal< sc_lv<1> > xor_ln786_fu_323_p2;
    sc_signal< sc_lv<1> > xor_ln340_1_fu_341_p2;
    sc_signal< sc_lv<1> > xor_ln340_fu_335_p2;
    sc_signal< sc_lv<16> > p_Val2_3_fu_311_p1;
    sc_signal< sc_lv<1> > underflow_fu_329_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_347_p2;
    sc_signal< sc_lv<16> > select_ln340_fu_353_p3;
    sc_signal< sc_lv<16> > select_ln388_fu_361_p3;
    sc_signal< sc_lv<17> > r_V_fu_377_p1;
    sc_signal< sc_lv<17> > r_V_4_fu_380_p2;
    sc_signal< sc_lv<1> > p_Result_3_fu_398_p3;
    sc_signal< sc_lv<1> > p_Result_2_fu_386_p3;
    sc_signal< sc_lv<1> > xor_ln786_1_fu_406_p2;
    sc_signal< sc_lv<1> > xor_ln340_3_fu_424_p2;
    sc_signal< sc_lv<1> > xor_ln340_2_fu_418_p2;
    sc_signal< sc_lv<16> > p_Val2_6_fu_394_p1;
    sc_signal< sc_lv<1> > underflow_1_fu_412_p2;
    sc_signal< sc_lv<1> > or_ln340_1_fu_430_p2;
    sc_signal< sc_lv<16> > select_ln340_2_fu_436_p3;
    sc_signal< sc_lv<16> > select_ln388_1_fu_444_p3;
    sc_signal< sc_lv<1> > deleted_zeros_fu_460_p3;
    sc_signal< sc_lv<1> > xor_ln785_fu_469_p2;
    sc_signal< sc_lv<1> > or_ln785_fu_475_p2;
    sc_signal< sc_lv<1> > xor_ln785_1_fu_480_p2;
    sc_signal< sc_lv<1> > and_ln781_fu_465_p2;
    sc_signal< sc_lv<1> > or_ln786_fu_491_p2;
    sc_signal< sc_lv<1> > xor_ln786_2_fu_496_p2;
    sc_signal< sc_lv<1> > underflow_2_fu_502_p2;
    sc_signal< sc_lv<1> > overflow_fu_485_p2;
    sc_signal< sc_lv<1> > or_ln340_3_fu_513_p2;
    sc_signal< sc_lv<1> > or_ln340_2_fu_507_p2;
    sc_signal< sc_lv<1> > or_ln340_4_fu_518_p2;
    sc_signal< sc_lv<16> > select_ln340_4_fu_524_p3;
    sc_signal< sc_lv<16> > select_ln388_2_fu_531_p3;
    sc_signal< sc_lv<16> > select_ln340_5_fu_538_p3;
    sc_signal< sc_lv<15> > trunc_ln708_3_fu_558_p4;
    sc_signal< sc_lv<1> > trunc_ln1118_fu_546_p1;
    sc_signal< sc_lv<16> > zext_ln415_1_fu_580_p1;
    sc_signal< sc_lv<16> > p_Val2_10_fu_568_p1;
    sc_signal< sc_lv<16> > p_Val2_11_fu_584_p2;
    sc_signal< sc_lv<1> > tmp_14_fu_590_p3;
    sc_signal< sc_lv<1> > p_Result_8_fu_572_p3;
    sc_signal< sc_lv<1> > xor_ln416_2_fu_598_p2;
    sc_signal< sc_lv<1> > tmp_17_fu_626_p3;
    sc_signal< sc_lv<1> > xor_ln416_3_fu_640_p2;
    sc_signal< sc_lv<1> > or_ln416_1_fu_646_p2;
    sc_signal< sc_lv<1> > xor_ln779_1_fu_634_p2;
    sc_signal< sc_lv<1> > carry_3_fu_604_p2;
    sc_signal< sc_lv<1> > Range2_all_ones_2_fu_618_p3;
    sc_signal< sc_lv<1> > p_Result_9_fu_610_p3;
    sc_signal< sc_lv<1> > xor_ln785_2_fu_664_p2;
    sc_signal< sc_lv<1> > p_Result_7_fu_550_p3;
    sc_signal< sc_lv<1> > or_ln785_1_fu_670_p2;
    sc_signal< sc_lv<1> > xor_ln785_3_fu_676_p2;
    sc_signal< sc_lv<1> > or_ln416_fu_652_p2;
    sc_signal< sc_lv<1> > and_ln786_2_fu_688_p2;
    sc_signal< sc_lv<1> > and_ln781_1_fu_658_p2;
    sc_signal< sc_lv<1> > and_ln786_3_fu_694_p2;
    sc_signal< sc_lv<1> > or_ln786_1_fu_700_p2;
    sc_signal< sc_lv<1> > xor_ln786_3_fu_706_p2;
    sc_signal< sc_lv<1> > underflow_3_fu_712_p2;
    sc_signal< sc_lv<1> > overflow_1_fu_682_p2;
    sc_signal< sc_lv<1> > or_ln340_6_fu_724_p2;
    sc_signal< sc_lv<1> > or_ln340_5_fu_718_p2;
    sc_signal< sc_lv<1> > or_ln340_7_fu_730_p2;
    sc_signal< sc_lv<16> > select_ln340_6_fu_736_p3;
    sc_signal< sc_lv<16> > select_ln388_3_fu_744_p3;
    sc_signal< sc_lv<32> > r_V_5_fu_1613_p2;
    sc_signal< sc_lv<1> > tmp_8_fu_786_p3;
    sc_signal< sc_lv<16> > zext_ln415_fu_793_p1;
    sc_signal< sc_lv<16> > p_Val2_8_fu_770_p4;
    sc_signal< sc_lv<1> > tmp_9_fu_803_p3;
    sc_signal< sc_lv<1> > p_Result_5_fu_779_p3;
    sc_signal< sc_lv<1> > xor_ln416_1_fu_811_p2;
    sc_signal< sc_lv<5> > tmp_i_fu_831_p4;
    sc_signal< sc_lv<6> > tmp_2_i_fu_846_p4;
    sc_signal< sc_lv<1> > tmp_11_fu_867_p3;
    sc_signal< sc_lv<1> > Range2_all_ones_fu_840_p2;
    sc_signal< sc_lv<1> > xor_ln779_fu_874_p2;
    sc_signal< sc_lv<1> > and_ln779_fu_880_p2;
    sc_signal< sc_lv<1> > deleted_ones_fu_886_p3;
    sc_signal< sc_lv<32> > mul_ln1118_2_fu_1626_p2;
    sc_signal< sc_lv<1> > tmp_20_fu_930_p3;
    sc_signal< sc_lv<16> > trunc_ln708_7_fu_914_p4;
    sc_signal< sc_lv<16> > zext_ln415_2_fu_937_p1;
    sc_signal< sc_lv<1> > tmp_21_fu_947_p3;
    sc_signal< sc_lv<1> > tmp_19_fu_923_p3;
    sc_signal< sc_lv<1> > xor_ln416_fu_955_p2;
    sc_signal< sc_lv<5> > p_Result_3_i8_fu_975_p4;
    sc_signal< sc_lv<6> > p_Result_4_i9_fu_990_p4;
    sc_signal< sc_lv<1> > tmp_23_fu_1011_p3;
    sc_signal< sc_lv<1> > icmp_ln879_fu_984_p2;
    sc_signal< sc_lv<1> > xor_ln779_2_fu_1018_p2;
    sc_signal< sc_lv<1> > and_ln779_1_fu_1024_p2;
    sc_signal< sc_lv<1> > select_ln416_fu_1030_p3;
    sc_signal< sc_lv<32> > mul_ln1118_3_fu_1639_p2;
    sc_signal< sc_lv<1> > tmp_26_fu_1070_p3;
    sc_signal< sc_lv<16> > trunc_ln708_9_fu_1054_p4;
    sc_signal< sc_lv<16> > zext_ln415_3_fu_1077_p1;
    sc_signal< sc_lv<1> > tmp_27_fu_1087_p3;
    sc_signal< sc_lv<1> > tmp_25_fu_1063_p3;
    sc_signal< sc_lv<1> > xor_ln416_4_fu_1095_p2;
    sc_signal< sc_lv<5> > p_Result_3_1_i_fu_1115_p4;
    sc_signal< sc_lv<6> > p_Result_4_1_i_fu_1130_p4;
    sc_signal< sc_lv<1> > tmp_29_fu_1151_p3;
    sc_signal< sc_lv<1> > icmp_ln879_2_fu_1124_p2;
    sc_signal< sc_lv<1> > xor_ln779_3_fu_1158_p2;
    sc_signal< sc_lv<1> > and_ln779_2_fu_1164_p2;
    sc_signal< sc_lv<1> > select_ln416_1_fu_1170_p3;
    sc_signal< sc_lv<1> > select_ln777_fu_1184_p3;
    sc_signal< sc_lv<1> > xor_ln785_4_fu_1193_p2;
    sc_signal< sc_lv<1> > or_ln785_2_fu_1199_p2;
    sc_signal< sc_lv<1> > xor_ln785_5_fu_1204_p2;
    sc_signal< sc_lv<1> > and_ln781_2_fu_1189_p2;
    sc_signal< sc_lv<1> > or_ln786_2_fu_1215_p2;
    sc_signal< sc_lv<1> > xor_ln786_4_fu_1220_p2;
    sc_signal< sc_lv<1> > and_ln786_6_fu_1226_p2;
    sc_signal< sc_lv<1> > and_ln785_fu_1209_p2;
    sc_signal< sc_lv<1> > or_ln340_9_fu_1237_p2;
    sc_signal< sc_lv<1> > or_ln340_8_fu_1231_p2;
    sc_signal< sc_lv<1> > or_ln340_10_fu_1242_p2;
    sc_signal< sc_lv<16> > select_ln340_8_fu_1248_p3;
    sc_signal< sc_lv<16> > select_ln388_4_fu_1255_p3;
    sc_signal< sc_lv<16> > layer2_out_grads_0_V_fu_1262_p3;
    sc_signal< sc_lv<19> > shl_ln1118_1_fu_1270_p3;
    sc_signal< sc_lv<17> > shl_ln1118_2_fu_1282_p3;
    sc_signal< sc_lv<20> > sext_ln1118_1_fu_1278_p1;
    sc_signal< sc_lv<20> > sext_ln1118_2_fu_1290_p1;
    sc_signal< sc_lv<20> > add_ln1118_1_fu_1294_p2;
    sc_signal< sc_lv<21> > shl_ln728_1_fu_1300_p3;
    sc_signal< sc_lv<21> > sext_ln1193_fu_1307_p1;
    sc_signal< sc_lv<21> > sub_ln1193_3_fu_1311_p2;
    sc_signal< sc_lv<1> > select_ln777_1_fu_1328_p3;
    sc_signal< sc_lv<1> > xor_ln785_6_fu_1337_p2;
    sc_signal< sc_lv<1> > or_ln785_3_fu_1343_p2;
    sc_signal< sc_lv<1> > xor_ln785_7_fu_1348_p2;
    sc_signal< sc_lv<1> > and_ln781_3_fu_1333_p2;
    sc_signal< sc_lv<1> > or_ln786_3_fu_1359_p2;
    sc_signal< sc_lv<1> > xor_ln786_5_fu_1364_p2;
    sc_signal< sc_lv<1> > and_ln786_8_fu_1370_p2;
    sc_signal< sc_lv<1> > and_ln785_1_fu_1353_p2;
    sc_signal< sc_lv<1> > or_ln340_12_fu_1381_p2;
    sc_signal< sc_lv<1> > or_ln340_11_fu_1375_p2;
    sc_signal< sc_lv<1> > or_ln340_13_fu_1386_p2;
    sc_signal< sc_lv<16> > select_ln340_10_fu_1392_p3;
    sc_signal< sc_lv<16> > select_ln388_5_fu_1399_p3;
    sc_signal< sc_lv<16> > layer2_out_grads_1_V_fu_1406_p3;
    sc_signal< sc_lv<19> > shl_ln1118_3_fu_1414_p3;
    sc_signal< sc_lv<17> > shl_ln1118_7_fu_1426_p3;
    sc_signal< sc_lv<20> > sext_ln1118_4_fu_1422_p1;
    sc_signal< sc_lv<20> > sext_ln1118_5_fu_1434_p1;
    sc_signal< sc_lv<20> > add_ln1118_3_fu_1438_p2;
    sc_signal< sc_lv<21> > shl_ln728_3_fu_1444_p3;
    sc_signal< sc_lv<21> > sext_ln1193_1_fu_1451_p1;
    sc_signal< sc_lv<21> > sub_ln1193_4_fu_1455_p2;
    sc_signal< sc_lv<26> > mul_ln1118_fu_1652_p2;
    sc_signal< sc_lv<26> > mul_ln1118_4_fu_1659_p2;
    sc_signal< sc_lv<19> > shl_ln_fu_1501_p3;
    sc_signal< sc_lv<17> > shl_ln1118_4_fu_1512_p3;
    sc_signal< sc_lv<20> > sext_ln1118_9_fu_1519_p1;
    sc_signal< sc_lv<20> > sext_ln1118_8_fu_1508_p1;
    sc_signal< sc_lv<20> > add_ln1118_fu_1523_p2;
    sc_signal< sc_lv<21> > shl_ln1_fu_1529_p3;
    sc_signal< sc_lv<21> > sext_ln1193_2_fu_1536_p1;
    sc_signal< sc_lv<21> > sub_ln1193_fu_1540_p2;
    sc_signal< sc_lv<19> > shl_ln1118_5_fu_1557_p3;
    sc_signal< sc_lv<17> > shl_ln1118_6_fu_1568_p3;
    sc_signal< sc_lv<20> > sext_ln1118_12_fu_1575_p1;
    sc_signal< sc_lv<20> > sext_ln1118_11_fu_1564_p1;
    sc_signal< sc_lv<20> > add_ln1118_2_fu_1579_p2;
    sc_signal< sc_lv<21> > shl_ln728_2_fu_1585_p3;
    sc_signal< sc_lv<21> > sext_ln1193_3_fu_1592_p1;
    sc_signal< sc_lv<21> > sub_ln1193_2_fu_1596_p2;
    sc_signal< sc_lv<16> > r_V_5_fu_1613_p0;
    sc_signal< sc_lv<32> > r_V_2_fu_760_p1;
    sc_signal< sc_lv<16> > r_V_5_fu_1613_p1;
    sc_signal< sc_lv<16> > mul_ln1118_2_fu_1626_p0;
    sc_signal< sc_lv<32> > sext_ln1116_fu_900_p1;
    sc_signal< sc_lv<16> > mul_ln1118_3_fu_1639_p0;
    sc_signal< sc_lv<16> > mul_ln1118_fu_1652_p0;
    sc_signal< sc_lv<26> > sext_ln1118_7_fu_1476_p1;
    sc_signal< sc_lv<16> > mul_ln1118_4_fu_1659_p0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_state2;
    static const sc_lv<10> ap_ST_fsm_state3;
    static const sc_lv<10> ap_ST_fsm_state4;
    static const sc_lv<10> ap_ST_fsm_state5;
    static const sc_lv<10> ap_ST_fsm_state6;
    static const sc_lv<10> ap_ST_fsm_state7;
    static const sc_lv<10> ap_ST_fsm_state8;
    static const sc_lv<10> ap_ST_fsm_state9;
    static const sc_lv<10> ap_ST_fsm_state10;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<16> ap_const_lv16_7FFF;
    static const sc_lv<16> ap_const_lv16_8000;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<5> ap_const_lv5_1F;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<6> ap_const_lv6_3F;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<32> ap_const_lv32_14;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_Range1_all_ones_fu_855_p2();
    void thread_Range1_all_zeros_fu_861_p2();
    void thread_Range2_all_ones_2_fu_618_p3();
    void thread_Range2_all_ones_fu_840_p2();
    void thread_add_ln1118_1_fu_1294_p2();
    void thread_add_ln1118_2_fu_1579_p2();
    void thread_add_ln1118_3_fu_1438_p2();
    void thread_add_ln1118_fu_1523_p2();
    void thread_add_ln415_1_fu_1081_p2();
    void thread_add_ln415_fu_941_p2();
    void thread_and_ln416_1_fu_1101_p2();
    void thread_and_ln416_fu_961_p2();
    void thread_and_ln779_1_fu_1024_p2();
    void thread_and_ln779_2_fu_1164_p2();
    void thread_and_ln779_fu_880_p2();
    void thread_and_ln781_1_fu_658_p2();
    void thread_and_ln781_2_fu_1189_p2();
    void thread_and_ln781_3_fu_1333_p2();
    void thread_and_ln781_fu_465_p2();
    void thread_and_ln785_1_fu_1353_p2();
    void thread_and_ln785_fu_1209_p2();
    void thread_and_ln786_2_fu_688_p2();
    void thread_and_ln786_3_fu_694_p2();
    void thread_and_ln786_5_fu_1038_p2();
    void thread_and_ln786_6_fu_1226_p2();
    void thread_and_ln786_7_fu_1178_p2();
    void thread_and_ln786_8_fu_1370_p2();
    void thread_and_ln786_fu_894_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_NS_fsm_state3();
    void thread_ap_block_state1();
    void thread_ap_block_state1_ignore_call15();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_carry_1_fu_817_p2();
    void thread_carry_3_fu_604_p2();
    void thread_const_size_in_1();
    void thread_const_size_in_1_ap_vld();
    void thread_const_size_out_1();
    void thread_const_size_out_1_ap_vld();
    void thread_deleted_ones_fu_886_p3();
    void thread_deleted_zeros_fu_460_p3();
    void thread_fc1_input_V_ap_vld_in_sig();
    void thread_fc1_input_V_blk_n();
    void thread_fc1_input_V_in_sig();
    void thread_grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_fu_249_ap_ce();
    void thread_grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_fu_249_ap_start();
    void thread_grp_dense_latency_ap_fixed_ap_fixed_config4_0_0_fu_241_ap_start();
    void thread_icmp_ln768_1_fu_1145_p2();
    void thread_icmp_ln768_fu_1005_p2();
    void thread_icmp_ln879_1_fu_999_p2();
    void thread_icmp_ln879_2_fu_1124_p2();
    void thread_icmp_ln879_3_fu_1139_p2();
    void thread_icmp_ln879_fu_984_p2();
    void thread_layer2_out_grads_0_V_fu_1262_p3();
    void thread_layer2_out_grads_1_V_fu_1406_p3();
    void thread_layer5_out_0_V();
    void thread_layer5_out_0_V_ap_vld();
    void thread_layer5_out_grads_0_V_fu_452_p3();
    void thread_layer5_out_ground_truth_V_address0();
    void thread_layer5_out_ground_truth_V_ce0();
    void thread_lhs_V_fu_290_p1();
    void thread_loss_layer5_out_V();
    void thread_loss_layer5_out_V_ap_vld();
    void thread_mul_ln1118_2_fu_1626_p0();
    void thread_mul_ln1118_3_fu_1639_p0();
    void thread_mul_ln1118_4_fu_1659_p0();
    void thread_mul_ln1118_fu_1652_p0();
    void thread_or_ln340_10_fu_1242_p2();
    void thread_or_ln340_11_fu_1375_p2();
    void thread_or_ln340_12_fu_1381_p2();
    void thread_or_ln340_13_fu_1386_p2();
    void thread_or_ln340_1_fu_430_p2();
    void thread_or_ln340_2_fu_507_p2();
    void thread_or_ln340_3_fu_513_p2();
    void thread_or_ln340_4_fu_518_p2();
    void thread_or_ln340_5_fu_718_p2();
    void thread_or_ln340_6_fu_724_p2();
    void thread_or_ln340_7_fu_730_p2();
    void thread_or_ln340_8_fu_1231_p2();
    void thread_or_ln340_9_fu_1237_p2();
    void thread_or_ln340_fu_347_p2();
    void thread_or_ln416_1_fu_646_p2();
    void thread_or_ln416_fu_652_p2();
    void thread_or_ln785_1_fu_670_p2();
    void thread_or_ln785_2_fu_1199_p2();
    void thread_or_ln785_3_fu_1343_p2();
    void thread_or_ln785_fu_475_p2();
    void thread_or_ln786_1_fu_700_p2();
    void thread_or_ln786_2_fu_1215_p2();
    void thread_or_ln786_3_fu_1359_p2();
    void thread_or_ln786_fu_491_p2();
    void thread_overflow_1_fu_682_p2();
    void thread_overflow_fu_485_p2();
    void thread_p_Result_1_fu_315_p3();
    void thread_p_Result_2_fu_386_p3();
    void thread_p_Result_3_1_i_fu_1115_p4();
    void thread_p_Result_3_fu_398_p3();
    void thread_p_Result_3_i8_fu_975_p4();
    void thread_p_Result_4_1_i_fu_1130_p4();
    void thread_p_Result_4_i9_fu_990_p4();
    void thread_p_Result_5_fu_779_p3();
    void thread_p_Result_6_fu_823_p3();
    void thread_p_Result_7_fu_550_p3();
    void thread_p_Result_8_fu_572_p3();
    void thread_p_Result_9_fu_610_p3();
    void thread_p_Result_s_fu_303_p3();
    void thread_p_Val2_10_fu_568_p1();
    void thread_p_Val2_11_fu_584_p2();
    void thread_p_Val2_3_fu_311_p1();
    void thread_p_Val2_4_fu_369_p3();
    void thread_p_Val2_6_fu_394_p1();
    void thread_p_Val2_8_fu_770_p4();
    void thread_p_Val2_9_fu_797_p2();
    void thread_r_V_2_fu_760_p1();
    void thread_r_V_4_fu_380_p2();
    void thread_r_V_5_fu_1613_p0();
    void thread_r_V_5_fu_1613_p1();
    void thread_r_V_fu_377_p1();
    void thread_ret_V_fu_297_p2();
    void thread_rhs_V_fu_293_p0();
    void thread_rhs_V_fu_293_p1();
    void thread_select_ln340_10_fu_1392_p3();
    void thread_select_ln340_2_fu_436_p3();
    void thread_select_ln340_4_fu_524_p3();
    void thread_select_ln340_5_fu_538_p3();
    void thread_select_ln340_6_fu_736_p3();
    void thread_select_ln340_7_fu_752_p3();
    void thread_select_ln340_8_fu_1248_p3();
    void thread_select_ln340_fu_353_p3();
    void thread_select_ln388_1_fu_444_p3();
    void thread_select_ln388_2_fu_531_p3();
    void thread_select_ln388_3_fu_744_p3();
    void thread_select_ln388_4_fu_1255_p3();
    void thread_select_ln388_5_fu_1399_p3();
    void thread_select_ln388_fu_361_p3();
    void thread_select_ln416_1_fu_1170_p3();
    void thread_select_ln416_fu_1030_p3();
    void thread_select_ln777_1_fu_1328_p3();
    void thread_select_ln777_fu_1184_p3();
    void thread_sext_ln1116_fu_900_p1();
    void thread_sext_ln1118_11_fu_1564_p1();
    void thread_sext_ln1118_12_fu_1575_p1();
    void thread_sext_ln1118_1_fu_1278_p1();
    void thread_sext_ln1118_2_fu_1290_p1();
    void thread_sext_ln1118_4_fu_1422_p1();
    void thread_sext_ln1118_5_fu_1434_p1();
    void thread_sext_ln1118_7_fu_1476_p1();
    void thread_sext_ln1118_8_fu_1508_p1();
    void thread_sext_ln1118_9_fu_1519_p1();
    void thread_sext_ln1193_1_fu_1451_p1();
    void thread_sext_ln1193_2_fu_1536_p1();
    void thread_sext_ln1193_3_fu_1592_p1();
    void thread_sext_ln1193_fu_1307_p1();
    void thread_shl_ln1118_1_fu_1270_p3();
    void thread_shl_ln1118_2_fu_1282_p3();
    void thread_shl_ln1118_3_fu_1414_p3();
    void thread_shl_ln1118_4_fu_1512_p3();
    void thread_shl_ln1118_5_fu_1557_p3();
    void thread_shl_ln1118_6_fu_1568_p3();
    void thread_shl_ln1118_7_fu_1426_p3();
    void thread_shl_ln1_fu_1529_p3();
    void thread_shl_ln728_1_fu_1300_p3();
    void thread_shl_ln728_2_fu_1585_p3();
    void thread_shl_ln728_3_fu_1444_p3();
    void thread_shl_ln_fu_1501_p3();
    void thread_sub_ln1193_2_fu_1596_p2();
    void thread_sub_ln1193_3_fu_1311_p2();
    void thread_sub_ln1193_4_fu_1455_p2();
    void thread_sub_ln1193_fu_1540_p2();
    void thread_tmp_11_fu_867_p3();
    void thread_tmp_14_fu_590_p3();
    void thread_tmp_17_fu_626_p3();
    void thread_tmp_19_fu_923_p3();
    void thread_tmp_20_fu_930_p3();
    void thread_tmp_21_fu_947_p3();
    void thread_tmp_22_fu_967_p3();
    void thread_tmp_23_fu_1011_p3();
    void thread_tmp_25_fu_1063_p3();
    void thread_tmp_26_fu_1070_p3();
    void thread_tmp_27_fu_1087_p3();
    void thread_tmp_28_fu_1107_p3();
    void thread_tmp_29_fu_1151_p3();
    void thread_tmp_2_i_fu_846_p4();
    void thread_tmp_8_fu_786_p3();
    void thread_tmp_9_fu_803_p3();
    void thread_tmp_i_fu_831_p4();
    void thread_trunc_ln1118_fu_546_p1();
    void thread_trunc_ln708_3_fu_558_p4();
    void thread_trunc_ln708_7_fu_914_p4();
    void thread_trunc_ln708_9_fu_1054_p4();
    void thread_underflow_1_fu_412_p2();
    void thread_underflow_2_fu_502_p2();
    void thread_underflow_3_fu_712_p2();
    void thread_underflow_fu_329_p2();
    void thread_w2_V_address0();
    void thread_w2_V_address1();
    void thread_w2_V_ce0();
    void thread_w2_V_ce1();
    void thread_w2_V_d0();
    void thread_w2_V_d1();
    void thread_w2_V_we0();
    void thread_w2_V_we1();
    void thread_w4_V_address0();
    void thread_w4_V_address1();
    void thread_w4_V_ce0();
    void thread_w4_V_ce1();
    void thread_w4_V_d0();
    void thread_w4_V_d1();
    void thread_w4_V_we0();
    void thread_w4_V_we1();
    void thread_xor_ln340_1_fu_341_p2();
    void thread_xor_ln340_2_fu_418_p2();
    void thread_xor_ln340_3_fu_424_p2();
    void thread_xor_ln340_fu_335_p2();
    void thread_xor_ln416_1_fu_811_p2();
    void thread_xor_ln416_2_fu_598_p2();
    void thread_xor_ln416_3_fu_640_p2();
    void thread_xor_ln416_4_fu_1095_p2();
    void thread_xor_ln416_fu_955_p2();
    void thread_xor_ln779_1_fu_634_p2();
    void thread_xor_ln779_2_fu_1018_p2();
    void thread_xor_ln779_3_fu_1158_p2();
    void thread_xor_ln779_fu_874_p2();
    void thread_xor_ln785_1_fu_480_p2();
    void thread_xor_ln785_2_fu_664_p2();
    void thread_xor_ln785_3_fu_676_p2();
    void thread_xor_ln785_4_fu_1193_p2();
    void thread_xor_ln785_5_fu_1204_p2();
    void thread_xor_ln785_6_fu_1337_p2();
    void thread_xor_ln785_7_fu_1348_p2();
    void thread_xor_ln785_fu_469_p2();
    void thread_xor_ln786_1_fu_406_p2();
    void thread_xor_ln786_2_fu_496_p2();
    void thread_xor_ln786_3_fu_706_p2();
    void thread_xor_ln786_4_fu_1220_p2();
    void thread_xor_ln786_5_fu_1364_p2();
    void thread_xor_ln786_fu_323_p2();
    void thread_zext_ln415_1_fu_580_p1();
    void thread_zext_ln415_2_fu_937_p1();
    void thread_zext_ln415_3_fu_1077_p1();
    void thread_zext_ln415_fu_793_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
