/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [15:0] _03_;
  wire [13:0] _04_;
  reg [38:0] _05_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire [3:0] celloutsig_0_38z;
  wire [4:0] celloutsig_0_40z;
  wire [3:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [6:0] celloutsig_0_48z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_55z;
  wire celloutsig_0_59z;
  wire celloutsig_0_61z;
  wire [7:0] celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [22:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [13:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_44z = !(celloutsig_0_11z ? celloutsig_0_27z : celloutsig_0_18z[4]);
  assign celloutsig_1_1z = !(celloutsig_1_0z[2] ? in_data[187] : celloutsig_1_0z[6]);
  assign celloutsig_0_6z = !(celloutsig_0_1z ? _00_ : celloutsig_0_0z[1]);
  assign celloutsig_1_12z = !(celloutsig_1_1z ? celloutsig_1_5z[1] : celloutsig_1_6z);
  assign celloutsig_0_43z = ~((celloutsig_0_29z | celloutsig_0_25z[3]) & celloutsig_0_14z);
  assign celloutsig_1_4z = ~((celloutsig_1_2z | celloutsig_1_1z) & celloutsig_1_3z[2]);
  assign celloutsig_0_12z = ~((celloutsig_0_2z[5] | _01_) & celloutsig_0_6z);
  assign celloutsig_0_32z = celloutsig_0_11z | celloutsig_0_22z;
  assign celloutsig_0_61z = celloutsig_0_2z[5] | celloutsig_0_55z;
  assign celloutsig_0_65z = celloutsig_0_34z | celloutsig_0_61z;
  assign celloutsig_1_6z = celloutsig_1_1z | in_data[140];
  assign celloutsig_0_9z = celloutsig_0_8z | _02_;
  assign celloutsig_0_13z = in_data[31] | celloutsig_0_0z[2];
  assign celloutsig_0_26z = celloutsig_0_8z | celloutsig_0_7z;
  reg [15:0] _20_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _20_ <= 16'h0000;
    else _20_ <= in_data[73:58];
  assign { _03_[15:5], _01_, _03_[3:0] } = _20_;
  reg [13:0] _21_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _21_ <= 14'h0000;
    else _21_ <= { _03_[11:5], _01_, _03_[3:2], celloutsig_0_1z, celloutsig_0_4z };
  assign { _04_[13:6], _00_, _04_[4:1], _02_ } = _21_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 39'h0000000000;
    else _05_ <= { in_data[188:153], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_17z = { in_data[183:176], celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_14z } & { celloutsig_1_11z[7:1], celloutsig_1_0z };
  assign celloutsig_0_2z = in_data[92:87] & in_data[36:31];
  assign celloutsig_0_42z = { celloutsig_0_34z, celloutsig_0_27z, celloutsig_0_27z, celloutsig_0_1z } / { 1'h1, in_data[12:11], celloutsig_0_34z };
  assign celloutsig_1_14z = { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_12z } / { 1'h1, in_data[146], celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[39:32] / { 1'h1, in_data[72:66] };
  assign celloutsig_0_40z = { celloutsig_0_11z, celloutsig_0_26z, celloutsig_0_34z, celloutsig_0_23z, celloutsig_0_11z } / { 1'h1, celloutsig_0_19z[3:2], celloutsig_0_1z, celloutsig_0_17z };
  assign celloutsig_1_3z = in_data[160:150] / { 1'h1, in_data[104:96], celloutsig_1_2z };
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z } / { 1'h1, celloutsig_1_0z[3], celloutsig_1_4z };
  assign celloutsig_1_9z = { celloutsig_1_3z[8:2], celloutsig_1_6z } / { 1'h1, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_13z = { celloutsig_1_0z[6:5], celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_9z } / { 1'h1, celloutsig_1_9z[3:1], celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_7z = { celloutsig_1_3z[10:2], celloutsig_1_6z } === in_data[163:154];
  assign celloutsig_0_22z = celloutsig_0_4z === in_data[81:79];
  assign celloutsig_0_11z = { _03_[6:5], _01_, _03_[3], celloutsig_0_7z } <= { _03_[12:11], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_21z = { celloutsig_0_2z[5:1], celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_15z } <= { celloutsig_0_16z[6:3], celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_15z };
  assign celloutsig_1_2z = ! { in_data[130:129], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_14z = ! in_data[86:83];
  assign celloutsig_0_23z = ! { celloutsig_0_19z, celloutsig_0_7z };
  assign celloutsig_0_29z = ! { _03_[14:5], _01_, _03_[3:0] };
  assign celloutsig_0_17z = in_data[23:13] || { celloutsig_0_16z, celloutsig_0_14z };
  assign celloutsig_1_19z = celloutsig_1_13z[3] & ~(celloutsig_1_16z);
  assign celloutsig_0_38z = celloutsig_0_26z ? celloutsig_0_0z[6:3] : celloutsig_0_16z[8:5];
  assign celloutsig_1_11z = celloutsig_1_0z[2] ? { celloutsig_1_0z[5:3], 1'h1, celloutsig_1_0z[1], celloutsig_1_5z, celloutsig_1_7z } : { celloutsig_1_9z, celloutsig_1_10z };
  assign celloutsig_0_16z = celloutsig_0_10z ? { celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_15z } : { celloutsig_0_2z[5:1], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_19z = celloutsig_0_2z[4] ? { celloutsig_0_0z[6:2], celloutsig_0_8z } : { celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_0_52z = { celloutsig_0_19z[1:0], celloutsig_0_38z, celloutsig_0_42z, celloutsig_0_13z, celloutsig_0_40z } !== { in_data[55:44], celloutsig_0_6z, celloutsig_0_26z, celloutsig_0_51z, celloutsig_0_27z };
  assign celloutsig_0_27z = { _03_[14:5], _01_, _03_[3:0] } !== { celloutsig_0_0z[4:2], celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_26z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_21z };
  assign celloutsig_0_33z = & { celloutsig_0_18z, _00_, _04_[9:6] };
  assign celloutsig_0_10z = & celloutsig_0_2z[3:1];
  assign celloutsig_0_59z = in_data[49] & celloutsig_0_48z[1];
  assign celloutsig_0_1z = in_data[31] & celloutsig_0_0z[3];
  assign celloutsig_0_34z = | { celloutsig_0_21z, celloutsig_0_11z, _04_[8:6], celloutsig_0_1z };
  assign celloutsig_0_51z = | { celloutsig_0_43z, celloutsig_0_35z, celloutsig_0_33z };
  assign celloutsig_0_55z = | celloutsig_0_35z;
  assign celloutsig_1_10z = | { celloutsig_1_9z, _05_[29:24], celloutsig_1_1z };
  assign celloutsig_1_16z = | { celloutsig_1_12z, in_data[129:125] };
  assign celloutsig_0_7z = | { celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_8z = | { _01_, _03_[6:5], _03_[3:1] };
  assign celloutsig_0_48z = { celloutsig_0_27z, celloutsig_0_44z, celloutsig_0_40z } << { in_data[13], celloutsig_0_32z, celloutsig_0_8z, celloutsig_0_38z };
  assign celloutsig_0_25z = _03_[15:11] << celloutsig_0_19z[5:1];
  assign celloutsig_0_4z = _03_[13:11] - celloutsig_0_2z[4:2];
  assign celloutsig_0_64z = { celloutsig_0_59z, celloutsig_0_1z, celloutsig_0_52z, celloutsig_0_42z, celloutsig_0_28z } - celloutsig_0_16z[7:0];
  assign celloutsig_1_0z = in_data[177:171] - in_data[105:99];
  assign celloutsig_0_18z = { in_data[63:58], celloutsig_0_15z, celloutsig_0_15z } - { celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_12z };
  assign celloutsig_0_35z = in_data[84:82] ~^ { _03_[14:13], celloutsig_0_34z };
  assign celloutsig_1_18z = ~((celloutsig_1_17z[3] & celloutsig_1_11z[6]) | celloutsig_1_10z);
  assign celloutsig_0_15z = ~((_04_[6] & _04_[2]) | celloutsig_0_11z);
  assign celloutsig_0_28z = ~((celloutsig_0_2z[2] & celloutsig_0_10z) | celloutsig_0_6z);
  assign _03_[4] = _01_;
  assign { _04_[5], _04_[0] } = { _00_, _02_ };
  assign { out_data[128], out_data[96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_64z, celloutsig_0_65z };
endmodule
