module mux2_1 (sel, A, B, clk, out);
	input sel, A, B, clk;
	output out;
	
	assign out = (sel == 0)? A : B;

endmodule 
