Determining the location of the ModelSim executable...

Using: C:\intelFPGA_lite\17.1\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off skeleton -c skeleton --vector_source="C:/Users/qnt/Desktop/vga-example/Waveform4.vwf" --testbench_file="C:/Users/qnt/Desktop/vga-example/simulation/qsim/Waveform4.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Tue Apr 16 20:48:07 2019
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off skeleton -c skeleton --vector_source=C:/Users/qnt/Desktop/vga-example/Waveform4.vwf --testbench_file=C:/Users/qnt/Desktop/vga-example/simulation/qsim/Waveform4.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

t bench files

Completed successfully. 

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory="C:/Users/qnt/Desktop/vga-example/simulation/qsim/" skeleton -c skeleton

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Tue Apr 16 20:48:09 2019
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory=C:/Users/qnt/Desktop/vga-example/simulation/qsim/ skeleton -c skeleton
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file skeleton_7_1200mv_85c_slow.vo in folder "C:/Users/qnt/Desktop/vga-example/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file skeleton_7_1200mv_0c_slow.vo in folder "C:/Users/qnt/Desktop/vga-example/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file skeleton_min_1200mv_0c_fast.vo in folder "C:/Users/qnt/Desktop/vga-example/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file skeleton.vo in folder "C:/Users/qnt/Desktop/vga-example/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file skeleton_7_1200mv_85c_v_slow.sdo in folder "C:/Users/qnt/Desktop/vga-example/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file skeleton_7_1200mv_0c_v_slow.sdo in folder "C:/Users/qnt/Desktop/vga-example/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file skeleton_min_1200mv_0c_v_fast.sdo in folder "C:/Users/qnt/Desktop/vga-example/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file skeleton_v.sdo in folder "C:/Users/qnt/Desktop/vga-example/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4738 megabytes
    Info: Processing ended: Tue Apr 16 20:48:14 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/qnt/Desktop/vga-example/simulation/qsim/skeleton.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vsim -c -do skeleton.do

Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do skeleton.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:14 on Apr 16,2019
# vlog -work work skeleton.vo 
# -- Compiling module skeleton_proc

# -- Compiling module hard_block
# 
# Top level modules:
# 	skeleton_proc
# End time: 20:48:15 on Apr 16,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:15 on Apr 16,2019
# vlog -work work Waveform4.vwf.vt 
# -- Compiling module skeleton_proc_vlg_vec_tst
# 
# Top level modules:
# 	skeleton_proc_vlg_vec_tst
# End time: 20:48:15 on Apr 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.skeleton_proc_vlg_vec_tst 
# Start time: 20:48:16 on Apr 16,2019
# Loading work.skeleton_proc_vlg_vec_tst
# Loading work.skeleton_proc
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from skeleton_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 17916 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Loading timing data from skeleton_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /skeleton_proc_vlg_vec_tst File: Waveform4.vwf.vt

# after#26

# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2698 ps, d:2701 ps, 222 ps );
#    Time: 2701 ps  Iteration: 0  Instance: /skeleton_proc_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a20 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2693 ps, d:2707 ps, 222 ps );
#    Time: 2707 ps  Iteration: 0  Instance: /skeleton_proc_vlg_vec_tst/i1/\my_imem|altsyncram_component|auto_generated|ram_block1a25 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2685 ps, d[0]:2730 ps, 222 ps );
#    Time: 2730 ps  Iteration: 1  Instance: /skeleton_proc_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a24 /we_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2730 ps, d:2750 ps, 222 ps );
#    Time: 2750 ps  Iteration: 1  Instance: /skeleton_proc_vlg_vec_tst/i1/\my_imem|altsyncram_component|auto_generated|ram_block1a12 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2698 ps, d:2774 ps, 222 ps );
#    Time: 2774 ps  Iteration: 1  Instance: /skeleton_proc_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a20 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2702 ps, d:2778 ps, 222 ps );
#    Time: 2778 ps  Iteration: 1  Instance: /skeleton_proc_vlg_vec_tst/i1/\my_imem|altsyncram_component|auto_generated|ram_block1a28 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2725 ps, d:2802 ps, 222 ps );
#    Time: 2802 ps  Iteration: 1  Instance: /skeleton_proc_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a2 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2711 ps, d:2802 ps, 222 ps );
#    Time: 2802 ps  Iteration: 1  Instance: /skeleton_proc_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a22 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2703 ps, d:2811 ps, 222 ps );
#    Time: 2811 ps  Iteration: 0  Instance: /skeleton_proc_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a26 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2685 ps, d:2816 ps, 222 ps );
#    Time: 2816 ps  Iteration: 1  Instance: /skeleton_proc_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a24 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2730 ps, d:2831 ps, 222 ps );
#    Time: 2831 ps  Iteration: 0  Instance: /skeleton_proc_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a30 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2715 ps, d:2831 ps, 222 ps );
#    Time: 2831 ps  Iteration: 0  Instance: /skeleton_proc_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a12 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2724 ps, d:2837 ps, 222 ps );
#    Time: 2837 ps  Iteration: 0  Instance: /skeleton_proc_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a28 /datain_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2690 ps, d:2837 ps, 222 ps );
#    Time: 2837 ps  Iteration: 0  Instance: /skeleton_proc_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a6 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2714 ps, d:2840 ps, 222 ps );
#    Time: 2840 ps  Iteration: 1  Instance: /skeleton_proc_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a4 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2730 ps, d:2841 ps, 222 ps );
#    Time: 2841 ps  Iteration: 1  Instance: /skeleton_proc_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a30 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2698 ps, d:2841 ps, 222 ps );
#    Time: 2841 ps  Iteration: 1  Instance: /skeleton_proc_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a20 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2693 ps, d:2851 ps, 222 ps );
#    Time: 2851 ps  Iteration: 1  Instance: /skeleton_proc_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2706 ps, d:2851 ps, 222 ps );
#    Time: 2851 ps  Iteration: 1  Instance: /skeleton_proc_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a14 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2714 ps, d:2855 ps, 222 ps );
#    Time: 2855 ps  Iteration: 1  Instance: /skeleton_proc_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a18 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2727 ps, d:2866 ps, 222 ps );
#    Time: 2866 ps  Iteration: 0  Instance: /skeleton_proc_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a10 /addr_a_register
# Simulation time: 0 ps

# ** Note: $finish    : Waveform4.vwf.vt(56)
#    Time: 1 us  Iteration: 0  Instance: /skeleton_proc_vlg_vec_tst
# End time: 20:48:21 on Apr 16,2019, Elapsed time: 0:00:05
# Errors: 21, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/qnt/Desktop/vga-example/Waveform4.vwf...

Reading C:/Users/qnt/Desktop/vga-example/simulation/qsim/skeleton.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/qnt/Desktop/vga-example/simulation/qsim/skeleton_20190416204821.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.