//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-20732876
// Cuda compilation tools, release 8.0, V8.0.26
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_20
.address_size 64

	// .globl	filterKernel

.visible .entry filterKernel(
	.param .u32 filterKernel_param_0,
	.param .u64 filterKernel_param_1,
	.param .u32 filterKernel_param_2,
	.param .u32 filterKernel_param_3,
	.param .u32 filterKernel_param_4,
	.param .u64 filterKernel_param_5,
	.param .u32 filterKernel_param_6,
	.param .u32 filterKernel_param_7,
	.param .u64 filterKernel_param_8,
	.param .u32 filterKernel_param_9
)
{
	.reg .pred 	%p<11>;
	.reg .f32 	%f<15>;
	.reg .b32 	%r<42>;
	.reg .f64 	%fd<3>;
	.reg .b64 	%rd<14>;


	ld.param.u32 	%r15, [filterKernel_param_0];
	ld.param.u64 	%rd4, [filterKernel_param_1];
	ld.param.u32 	%r16, [filterKernel_param_3];
	ld.param.u32 	%r17, [filterKernel_param_4];
	ld.param.u64 	%rd5, [filterKernel_param_5];
	ld.param.u32 	%r18, [filterKernel_param_7];
	ld.param.u64 	%rd6, [filterKernel_param_8];
	mov.u32 	%r19, %ctaid.x;
	mov.u32 	%r20, %ntid.x;
	mov.u32 	%r21, %tid.x;
	mad.lo.s32 	%r38, %r20, %r19, %r21;
	setp.ge.s32	%p1, %r38, %r15;
	@%p1 bra 	BB0_9;

	shr.u32 	%r22, %r18, 31;
	add.s32 	%r23, %r18, %r22;
	shr.s32 	%r24, %r23, 1;
	cvt.rn.f64.s32	%fd1, %r24;
	cvt.rpi.f64.f64	%fd2, %fd1;
	cvt.rzi.s32.f64	%r2, %fd2;
	mul.lo.s32 	%r25, %r17, %r16;
	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd10, %rd6;
	cvta.to.global.u64 	%rd7, %rd4;

BB0_2:
	mul.lo.s32 	%r4, %r25, %r38;
	add.s32 	%r26, %r38, 1;
	mul.lo.s32 	%r5, %r25, %r26;
	setp.ge.s32	%p2, %r4, %r5;
	mov.u32 	%r39, %r4;
	@%p2 bra 	BB0_8;

BB0_3:
	mov.u32 	%r6, %r39;
	add.s32 	%r28, %r16, 1;
	mul.lo.s32 	%r29, %r2, %r28;
	sub.s32 	%r41, %r6, %r29;
	mad.lo.s32 	%r8, %r2, %r16, %r6;
	setp.gt.s32	%p3, %r41, %r8;
	mov.f32 	%f13, 0f00000000;
	mov.u32 	%r40, 0;
	mov.f32 	%f12, %f13;
	mov.u64 	%rd13, %rd1;
	@%p3 bra 	BB0_7;

BB0_4:
	mov.f32 	%f9, %f13;
	mov.f32 	%f14, %f9;
	mov.u64 	%rd2, %rd13;
	setp.ge.s32	%p4, %r41, %r4;
	setp.lt.s32	%p5, %r41, %r5;
	and.pred  	%p6, %p5, %p4;
	@!%p6 bra 	BB0_6;
	bra.uni 	BB0_5;

BB0_5:
	mul.wide.s32 	%rd8, %r41, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u32 	%r30, [%rd9];
	cvt.rn.f32.s32	%f7, %r30;
	ld.global.f32 	%f8, [%rd2];
	fma.rn.f32 	%f14, %f7, %f8, %f14;

BB0_6:
	mov.f32 	%f13, %f14;
	add.s32 	%r31, %r40, 1;
	setp.eq.s32	%p7, %r31, %r18;
	sub.s32 	%r32, %r16, %r18;
	selp.b32	%r33, %r32, 0, %p7;
	add.s32 	%r34, %r41, %r33;
	add.s32 	%r41, %r34, 1;
	selp.b32	%r40, 0, %r31, %p7;
	add.s64 	%rd3, %rd2, 4;
	setp.le.s32	%p8, %r41, %r8;
	mov.u64 	%rd13, %rd3;
	mov.f32 	%f12, %f13;
	@%p8 bra 	BB0_4;

BB0_7:
	mul.wide.s32 	%rd11, %r6, 4;
	add.s64 	%rd12, %rd10, %rd11;
	cvt.rzi.s32.f32	%r35, %f12;
	st.global.u32 	[%rd12], %r35;
	add.s32 	%r13, %r6, 1;
	setp.lt.s32	%p9, %r13, %r5;
	mov.u32 	%r39, %r13;
	@%p9 bra 	BB0_3;

BB0_8:
	mov.u32 	%r36, %nctaid.x;
	mad.lo.s32 	%r38, %r36, %r20, %r38;
	setp.lt.s32	%p10, %r38, %r15;
	@%p10 bra 	BB0_2;

BB0_9:
	ret;
}


