================================================================================ 
Commit: 5fdeb3734ab53fde68c4f4ef68d1efafbdfa8407 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:23:28 -0800 
-------------------------------------------------------------------------------- 
Update BIOS ID to version 2457_08, and FSP/RC revision to xx.26

Original commit date: 2019-12-03 22:59:36 -0800
Change-Id: I66e501af067a306f0ae89b836f34b49ed3291029
Original commit hash: b5829e98d3374a35417454af3960a2776c1d79c8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 45f4e136d01a2552fbd8fee598937d3dc6030bdf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:23:25 -0800 
-------------------------------------------------------------------------------- 
BIOS switch needs to be added for a programmable recipe to support cold boot PCIe failures

Add WA for Squelch programming(add setup option to select value for Squelch)

Hsd-es-id:1609370219

Impacted Platforms:TGL

Original commit date: 2019-11-20 23:56:00 +0530
Change-Id: I8b98fa4511dec309ad38e5505cf2bc56b1dd2c89
Original commit hash: acf2271834ef0d324bef399a440cfe8861184b69

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.inf
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 8616937ecc70178406b01138b590e9a0b1789125 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:23:22 -0800 
-------------------------------------------------------------------------------- 
[TGL] Integrate latest GOP V1027
Hsd-es-id: 1609381326

Original commit date: 2019-12-04 18:10:19 +0530
Change-Id: Ibffda65d585df1e0bc91edca7ba7501e0c53700d
Original commit hash: 8cfbc8bad9f6ece437d878609ff53b185182934d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 3cee27468c741c646fc9e3ec656d35904a133e90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:23:19 -0800 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/TigerLakeUBoards: [TGL-UP3-DDR4] Warm Reset fails, Hang @ PC-0800 on DDR4 systems.

Temporarily disable SAGV to W/A issue.

Hsd-es-id: 2209732940
Original commit date: 2019-12-05 16:52:11 -0800
Change-Id: I8c68ff244469f2faa837d3a78283cbb6ec4db04b
Original commit hash: ed0325c301a2120b72eeebb2eaeb3c77168f9c22

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h

================================================================================ 
Commit: e45ce72f814cc09f755090fafda7a9cd5a9e4c2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:23:17 -0800 
-------------------------------------------------------------------------------- 
Revert "Temporarily disable SAGV and limit max memory frequency to 2133 on TGL-U/Y, DDR4 and LP4."

This reverts commit aecbc3eee50068a38f0416211b6b59a1a5c61373.

2019-12-05 17:30:13 -0800
Original commit date: 2019-12-05 17:30:13 -0800
Original commit hash: 378e474315ac263c08f147e76e83b1d153542ad7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h

================================================================================ 
Commit: 04413d58f697db7283f140bd56722bddb0dd46a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:23:14 -0800 
-------------------------------------------------------------------------------- 
Update BIOS ID to version 2457_07, and FSP/RC revision to xx.25

Original commit date: 2019-12-03 22:59:36 -0800
Change-Id: Ib48bbed26d6582911d146ad9d8f53bf46f4d82db
Original commit hash: 1eaae172941503b96f3694e48ddd3d6f2396c8d0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 3d08e959b6c972182c2dc454b92b6dcb0e267460 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:23:11 -0800 
-------------------------------------------------------------------------------- 
TigerPlatSamplePackage: Removing BIOS WA of reset issue

Revert the commit b3450ec750a189de1f1246352c59fb67c8d12e26
which disabled Crashlog as WA of reset issue

Hsd-es-id: 1507345323
Original commit date: 2019-11-20 17:51:48 +0800
Change-Id: I6bc2dc2a6c086dda451f8e4daf0c33220e41cb40
Original commit hash: 9ebd51cb3e9115e889fa7c9c1e638b7a35f9b6dd

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/DebugSetup.hfr

================================================================================ 
Commit: cbcf88899027cc89c16bdfe50ce7798df1afc5e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:23:09 -0800 
-------------------------------------------------------------------------------- 
TigerLake A0 Unified (uCode+Punit) Production Patch 0x4a

Hsd-es-id: 14010518404
Original commit date: 2019-12-03 17:21:22 -0800
Change-Id: I7760ecb5e6151d8af8599a6050b76e4e828736aa
Original commit hash: 60213bf3c79df9cfd40ffe42087216841f105554

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 5623bc0856740dc40341532cdd82b799fdd6ff5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:23:07 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL] U-LPDDR4 VDDQ knob does not take. (part 2)

Resolved "FSP Wrapper API" build failure

Hsd-es-id: 14010414176
Original commit date: 2019-12-04 09:40:16 -0800
Change-Id: I8b2348b5f6c802a9622ab013b066dd17cb1d54a1
Original commit hash: 65390c21c106793a2eaf4b012ebb25d50a222d37

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 9e9427d54a2270acf8697b4bbffe00772cbde2fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:23:04 -0800 
-------------------------------------------------------------------------------- 
[TGL][A0][PEG60] Request to update Rx Margining related registers

Program Rx Margining registers

Hsd-es-id:2209850762

Impacted Platforms:TGL, ADL, RKL, SBX

Original commit date: 2019-11-27 17:12:04 +0530
Change-Id: If47e767b580dbff0e11db6abacfec4a5e5252a21
Original commit hash: a22aa2abcec17943a9f972963c4828510e288986

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 731c9a2b0a46367bb4b434e075ee410841faf39e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:23:02 -0800 
-------------------------------------------------------------------------------- 
[TGL-A0][PCIe][doc] Elastic buffer mode for Gen1 and Gen2 should be Nominal Half Full

Program registers for Elastic Buffer mode for Gen1 and Gen2

Hsd-es-id:1608504192

Impacted Platforms:TGL, ADL, RKL, SBX

Original commit date: 2019-11-19 14:46:00 +0530
Change-Id: I01fd7d05af4b4bb3c5b5a9d93ce92144194b6616
Original commit hash: 971d159dd6ca9d80bb293cd2ce7af523be3e2cb2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c

================================================================================ 
Commit: 3d60cf53b0eb938487cf9f018e77b561ff8f779c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:22:59 -0800 
-------------------------------------------------------------------------------- 
[TGL][PEG] change the value of registers according to post silicon characterization

Hsd-es-id:1608870530

Original commit date: 2019-11-12 15:03:00 +0530
Change-Id: Id4b07c846b94d6cefb332e7f2cb0b2aa6398e28c
Original commit hash: 3544e0e5d579135c5c73d6b955f12e3d0fa48c2c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 96ec4484b614679df0c0a996705222f8fe6ecdbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:22:57 -0800 
-------------------------------------------------------------------------------- 
[TGL-A0] PEG60 failed BIOS compliance testing

Hsd-es-id:2208177082

Original commit date: 2019-11-06 10:32:54 +0530
Change-Id: Ie1068ba00f825b62a096db7d1101227ef3760a24
Original commit hash: 2b015896d44c8de2837c5133dcad56c4578a79c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/CpuPcieHob.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PeiDxeSmmPciExpressHelpersLib.inf

================================================================================ 
Commit: 3b71cb723fc971e2da9c6df29e0c78e87d31003f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:22:54 -0800 
-------------------------------------------------------------------------------- 
[TGL_Y_LPDDR4][A2]:Volume Up/Down and Home Buttons are not working after disabling Low power S0 idle capability in BIOS.

1. Rollback the solution c0a87ead5630c67624da0826127d4da5862fdeba
2. Disable the power button (QD5 and QD6 event) to make the slide to shutdown not pop up if the LowPowerS0Idle is disable
3. This solution need base on the EC v1.15v

Hsd-es-id: 1608080232
Original commit date: 2019-11-06 15:35:53 +0800
Change-Id: I0b1010cf0942c48aa2b7f09f293b52e7b39b317b
Original commit hash: c375b80e8443d929f5d1502efe4135e6f8f92cce

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/EC/Asl/EC.ASL
TigerLakePlatSamplePkg/Setup/AcpiSetup.c

================================================================================ 
Commit: 187ac9c383f468a9042669cb000a72ea72819c93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:22:52 -0800 
-------------------------------------------------------------------------------- 
The memory in use with MRC ver. 0.4.4.4 in the latest IFWI WW44.4.01 and under the Memory Configuration is reporting LPDDDR5 instead of DDR4

TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c - convert DDR type to a zero based index
TigerLakePlatSamplePkg/Setup/SaSetup.c - do not convert the index back to a DDR type

Hsd-es-id: <2209593510>
Original commit date: 2019-11-18 10:52:23 -0800
Change-Id: Ib07ea94762ce8b64e78dd1c7a8d04180c65683dd
Original commit hash: b3eb992aba6c9fd17f190e8cf7d69afeffb28a9e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
TigerLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: 44c46b302f70efddb32ac2584d96f5cb449221f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:22:49 -0800 
-------------------------------------------------------------------------------- 
[TGL] Integrate latest GOP V1026
Hsd-es-id: 1809003256

Original commit date: 2019-11-13 11:29:02 +0530
Change-Id: Iac6d69a0a2e1dd6c974d8c90205331dd75770f20
Original commit hash: 51255e79ce379aa4a5b741c29a449f4beeab62c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bin

================================================================================ 
Commit: e30d2a35dc8945f09f8e364917724bdc2522449f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:22:46 -0800 
-------------------------------------------------------------------------------- 
[TGL][PEG]PTOCGE should be set always when ClockGating is enabled

Hsd-es-id:1608193791

Original commit date: 2019-10-24 21:26:20 +0530
Change-Id: Ic432918bfc7eabe4bc9cd555de08bc880cbd60c2
Original commit hash: de68a9b9208c75a2b15f471e9102c682265e0fae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
Release_Notes.docx
