// Seed: 3429263905
module module_0 ();
  wire [1 'b0 : -1] id_1, id_2, id_3;
  logic id_4 = id_3;
  assign id_4 = 1;
  logic id_5;
  assign id_5 = id_4 == -1;
  id_6(
      id_4, -1, id_6 ? -1 : id_5
  );
  bit id_7, id_8, id_9, id_10;
  logic id_11;
  always begin : LABEL_0
    if (1) id_10 = id_1;
    else id_4 <= 1;
  end
  always @(1'h0) id_10.id_7 <= 1;
  assign id_4 = 1 & id_11;
  logic id_12, id_13, id_14 = 1;
  initial id_5 <= id_1;
  localparam id_15 = 1;
endmodule
module module_1 #(
    parameter id_15 = 32'd40,
    parameter id_17 = 32'd26
) (
    input uwire id_0,
    input uwire id_1,
    input wor id_2,
    input wor id_3,
    input uwire id_4,
    input uwire id_5,
    input tri id_6,
    input uwire id_7,
    output logic id_8,
    output logic id_9,
    input supply0 id_10,
    input tri id_11,
    input tri id_12,
    input supply1 id_13,
    output wire id_14
    , _id_17,
    input wand _id_15
);
  always begin : LABEL_0
    id_8 <= id_10;
    id_9 = id_7;
    id_9 <= id_1;
  end
  wire [id_15 : id_17] id_18, id_19;
  module_0 modCall_1 ();
  logic id_20;
  ;
endmodule
