Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu May 28 08:01:07 2020
| Host         : xcosswbld06 running 64-bit Red Hat Enterprise Linux Workstation release 7.4 (Maipo)
| Command      : report_control_sets -verbose -file project_1_wrapper_control_sets_placed.rpt
| Design       : project_1_wrapper
| Device       : xczu28dr
-----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1471 |
|    Minimum number of control sets                        |  1332 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |   139 |
| Unused register locations in slices containing registers |  1437 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1471 |
| >= 0 to < 4        |   203 |
| >= 4 to < 6        |   161 |
| >= 6 to < 8        |   182 |
| >= 8 to < 10       |   101 |
| >= 10 to < 12      |    64 |
| >= 12 to < 14      |    60 |
| >= 14 to < 16      |    21 |
| >= 16              |   679 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2275 |          642 |
| No           | No                    | Yes                    |             224 |           58 |
| No           | Yes                   | No                     |            1860 |          621 |
| Yes          | No                    | No                     |           22181 |         3422 |
| Yes          | No                    | Yes                    |             220 |           37 |
| Yes          | Yes                   | No                     |           12527 |         2699 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|            Clock Signal            |                                                                                                                                       Enable Signal                                                                                                                                      |                                                                                                                   Set/Reset Signal                                                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_ctrl_word_V[39]_i_1_n_0                                                                                                                                                                                                           | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                       |                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/signal_high_adc0[0]_i_1_n_0                                                                                                                           | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                    |                1 |              1 |         1.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m10_couplers/m10_regslice/inst/b.b_pipe/m_payload_i[1]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U71/demod_4x_mul_mul_lbW_DSP48_3_U/E[0]                                                                                                                                                                               | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_chan_rem_V[4]_i_1_n_0                                                                                                                                                                                                                 | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_ctrl_word_V[39]_i_1_n_0                                                                                                                                                                                                           | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                1 |              1 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/sm_count[1]_i_1_n_0                                                                                                                                        | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_bgt_reset_i                                                                                                     |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_ier0                                                                                                                                                                                                                               | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/tmp_278_not_reg_164400                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/cs_ce_ld_enable_i                                                                                                                                                            | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/timer_125ns_count[3]_i_1_n_0                                                                                                                               | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_bgt_reset_i                                                                                                     |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/status[3]_i_2__2_n_0                                                                                                                             | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/p_8_in                                                                                                      |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/hard_bit_inc_V_12_fu_378[3]_i_2_n_0                                                                                                                                                                                                                               | project_1_i/demod/inst/hard_bit_inc_V_12_fu_378[3]_i_1_n_0                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/drpen_por_i_1__2_n_0                                                                                                                             | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/p_8_in                                                                                                      |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                             |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/status[3]_i_2__1_n_0                                                                                                                             | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_5_in                                                                                                      |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                       |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_ier0                                                                                                                                                                                                                               | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[8]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/drpen_por_i_1__1_n_0                                                                                                                             | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_5_in                                                                                                      |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/status[3]_i_2__0_n_0                                                                                                                             | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/p_4_in                                                                                                      |                2 |              2 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                             |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                 | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              2 |         1.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U71/demod_4x_mul_mul_lbW_DSP48_3_U/E[0]                                                                                                                                                                               | project_1_i/demod/inst/grp_demod_func3_fu_508/region_V_2_reg_2486[1]_i_1_n_0                                                                                                                                                                        |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U71/demod_4x_mul_mul_lbW_DSP48_3_U/E[0]                                                                                                                                                                               | project_1_i/demod/inst/grp_demod_func4_fu_530/region_V_reg_2481[1]_i_1_n_0                                                                                                                                                                          |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U71/demod_4x_mul_mul_lbW_DSP48_3_U/E[0]                                                                                                                                                                               | project_1_i/demod/inst/grp_demod_func4_fu_530/region_V_1_reg_2486[1]_i_1_n_0                                                                                                                                                                        |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_13[0]                                                                                                                                                            | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                2 |              2 |         1.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                              | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[1]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[1]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[3]                                                                                                                                                                                   | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                 |                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[8]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[1]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                        |                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_9[0]                                                                                                                                                       | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[1]                                                                                                                                                                                   | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/tmp_283_not_reg_16453[0]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                               | project_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r[0]_i_2_n_0                                                                                                                                  | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r0                                                                                                       |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                |                2 |              2 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                   |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drpen_por_i_i_1_n_0                                                                                                                                       | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                         |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/fg_cal_en_i_1_n_0                                                                                                                                         | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                         |                2 |              2 |         1.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/top_CNTRL_s_axi_U/int_ier0                                                                                                                                                                                                                                        | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_9[0]                                                                                                                                                       | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                2 |              2 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]                                                                                                                                     |                2 |              2 |         1.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/grp_num_diff_fu_333/grp_num_diff_fu_325_ap_ce                                                                                                                                                                                                                     | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/sm_count[1]_i_1__0_n_0                                                                                                                                     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                                     |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/timer_125ns_count[3]_i_1__0_n_0                                                                                                                            | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                                     |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_den_i_1__1_n_0                                                                                                                                         | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                                     |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/p_1_in                                                                                                                                                     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/timer_125ns_count[1]_i_1__0_n_0                                                                                       |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                             | project_1_i/gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_13[0]                                                                                                                                                      | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                2 |              2 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/drpen_por_i_1__0_n_0                                                                                                                             | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/p_4_in                                                                                                      |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/status[3]_i_2_n_0                                                                                                                                | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_3_in                                                                                                      |                2 |              2 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_13[0]                                                                                                                                                      | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[8]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_2[0]                                                                                                                                                       | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/drpen_por_i_1_n_0                                                                                                                                | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_3_in                                                                                                      |                2 |              2 |         1.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/hard_data_reg/inst/axisc_register_slice_0/gen_AB_reg_slice.state[1]_i_1_n_0                                                                                                                                                                                                  | project_1_i/hard_data_reg/inst/areset_r                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/llr_reshape/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r                                                                                                                                                                                                     | project_1_i/llr_reshape/inst/areset_r                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_2[0]                                                                                                                                                       | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                2 |              2 |         1.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1_n_0                                                                                                                                                                                                           | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_6[0]                                                                                                                                                       | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                2 |              2 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_9[0]                                                                                                                                                       | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                2 |              2 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_6[0]                                                                                                                                                       | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpen_por_i_i_1__0_n_0                                                                                                                                    | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                         |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_13[0]                                                                                                                                                      | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                2 |              2 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_2[0]                                                                                                                                                       | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                2 |              2 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/fg_cal_en_i_1__0_n_0                                                                                                                                      | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                         |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_6[0]                                                                                                                                                       | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_ier0                                                                                                                                                                                                                               | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[4]                                                                                                                                                                                   | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[5]                                                                                                                                                                                   | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[6]                                                                                                                                                                                   | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U71/demod_4x_mul_mul_lbW_DSP48_3_U/E[0]                                                                                                                                                                               | project_1_i/demod/inst/grp_demod_func2_fu_486/region_V_reg_2481[1]_i_1__1_n_0                                                                                                                                                                       |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/dec_ctrl_reg/inst/areset_r                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U71/demod_4x_mul_mul_lbW_DSP48_3_U/E[0]                                                                                                                                                                               | project_1_i/demod/inst/grp_demod_func1_fu_464/region_V_4_reg_2486[1]_i_1_n_0                                                                                                                                                                        |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[9]                                                                                                                                                                                   | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/chan_ctrl_reg/inst/axisc_register_slice_0/gen_AB_reg_slice.state[1]_i_1_n_0                                                                                                                                                                                                  | project_1_i/chan_ctrl_reg/inst/areset_r                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_ier0                                                                                                                                                                                                                                  | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_ier0                                                                                                                                                                                                                               | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[8]                                                                                                                                                                                   | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                   |                2 |              2 |         1.00 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/dec_ctrl_reg/inst/axisc_register_slice_0/gen_AB_reg_slice.state[1]_i_1_n_0                                                                                                                                                                                                   | project_1_i/dec_ctrl_reg/inst/areset_r                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                      |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U71/demod_4x_mul_mul_lbW_DSP48_3_U/E[0]                                                                                                                                                                               | project_1_i/demod/inst/grp_demod_func1_fu_464/region_V_reg_2481[1]_i_1__2_n_0                                                                                                                                                                       |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/hard_data_reg/inst/areset_r                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[1]                                                                                                                                                                                   | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/p_1_in                                                                                                                                                     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/timer_125ns_count[1]_i_1_n_0                                                                                          |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[1]                                                                                                                                                                                   | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/src_data_broadcast/inst/broadcaster_core/m_ready_d[1]_i_1_n_0                                                                                                                                                                           |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_den_i_1__0_n_0                                                                                                                                         | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_bgt_reset_i                                                                                                     |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U71/demod_4x_mul_mul_lbW_DSP48_3_U/E[0]                                                                                                                                                                               | project_1_i/demod/inst/grp_demod_func2_fu_486/region_V_3_reg_2486[1]_i_1_n_0                                                                                                                                                                        |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/chan_ctrl_reg/inst/areset_r                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U71/demod_4x_mul_mul_lbW_DSP48_3_U/E[0]                                                                                                                                                                               | project_1_i/demod/inst/grp_demod_func3_fu_508/region_V_reg_2481[1]_i_1__0_n_0                                                                                                                                                                       |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_4[0]                                                                                                                                                             | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                2 |              2 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[3]                                                                                                                                                                                   | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                               | project_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[6]                                                                                                                                                                                   | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[5]                                                                                                                                                                                   | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_0[0]                                                                                                                                                             | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                2 |              2 |         1.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_7[0]                                                                                                                                                             | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                2 |              2 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[4]                                                                                                                                                                                   | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/soft_data_V_data_V_1_state_reg[1]                                                                                                                                                         | project_1_i/demod/inst/neg_llr_2_V_1_reg_16762[11]_i_1_n_0                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/dac_source_i/inst/cdc_arstn_0i/syncstages_ff[4]                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/soft_data_V_data_V_1_state_reg[1]                                                                                                                                                         | project_1_i/demod/inst/neg_llr_2_V_3_reg_17195[11]_i_1_n_0                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/soft_data_V_data_V_1_state_reg[1]                                                                                                                                                         | project_1_i/demod/inst/neg_llr_1_V_reg_16517[11]_i_1_n_0                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/soft_data_V_data_V_1_state_reg[1]                                                                                                                                                         | project_1_i/demod/inst/neg_llr_1_V_3_reg_17186[11]_i_1_n_0                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                        |                3 |              3 |         1.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/soft_data_V_data_V_1_state_reg[1]                                                                                                                                                         | project_1_i/demod/inst/neg_llr_2_V_2_reg_16998[11]_i_1_n_0                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/mod_and_chan_4x_mjbC_U22/mod_and_chan_4x_mjbC_MulnS_0_U/CEA1                                                                                                                                                                         | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m09_couplers/m09_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/soft_data_V_data_V_1_state_reg[1]                                                                                                                                                         | project_1_i/demod/inst/neg_llr_2_V_reg_16526[11]_i_1_n_0                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m09_couplers/m09_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/soft_data_V_data_V_1_state_reg[1]                                                                                                                                                         | project_1_i/demod/inst/neg_llr_1_V_1_reg_16753[11]_i_1_n_0                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                        |                3 |              3 |         1.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/soft_data_V_data_V_1_state_reg[1]                                                                                                                                                         | project_1_i/demod/inst/neg_llr_1_V_2_reg_16989[11]_i_1_n_0                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/mu_adc0[3]_i_1_n_0                                                                                                                                    | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                    |                1 |              3 |         3.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_addr[10]_i_1_n_0                                                                                                                                       | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_bgt_reset_i                                                                                                     |                2 |              3 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/adc_sink_i/inst/cdc_arstn_0i/syncstages_ff[4]                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/axi_intc/U0/INTC_CORE_I/REG_GEN[1].IAR_NORMAL_MODE_GEN.iar[1]_i_1_n_0                                                                                                                                                                   |                1 |              3 |         3.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/FSM_sequential_const_sm_state_adc0[2]_i_1_n_0                                                                                                         | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                    |                2 |              3 |         1.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_addr[10]_i_1__0_n_0                                                                                                                                    | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                                     |                1 |              3 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/axi_intc/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar[0]_i_1_n_0                                                                                                                                                                   |                1 |              3 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_mod_type_V[2]_i_1_n_0                                                                                                                                                                                                                 | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_req_ack/read_ack_tog_reg_1                                                                                                                                   |                2 |              3 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_chan_symbls_V[13]_i_1_n_0                                                                                                                                                                                                             | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                        |                3 |              3 |         1.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_words_V[13]_i_1_n_0                                                                                                                                                                                                            | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                        |                3 |              3 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                                                                                                                                              |                2 |              3 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_11[0]                                                                                                                                                    |                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/tmp_2_reg_637[0]_i_1_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc0[2]_i_1_n_0                                                                                                                           | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                    |                1 |              3 |         3.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_index_adc0[2]_i_1_n_0                                                                                                                          | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                    |                2 |              3 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/CEB2                                                                                                                                                               | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m06_couplers/m06_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_5[0]                                                                                                                                                     |                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                              |                1 |              3 |         3.00 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                          |                1 |              3 |         3.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[12]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_11[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_17[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_5[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                               |                2 |              3 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_5[0]                                                                                                                                                     |                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_11[0]                                                                                                                                                    |                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/FSM_sequential_tc_sm_state_reg[0][0]                                                                                                                   | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                               |                2 |              3 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_328_in                                                                                                                                                                                                                                                          | project_1_i/demod/inst/tmp_579_reg_19567[7]_i_1_n_0                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                        |                3 |              3 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                             | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                               |                1 |              3 |         3.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[10]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |              3 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[11]                                                                                                                                                                                 | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[11]                                                                                                                                                                                 | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                              |                1 |              3 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/sel_tmp33_reg_19504[0]_i_1_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[10]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |              3 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[11]                                                                                                                                                                                 | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                         |                1 |              3 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/soft_data_V_data_V_1_state_reg[1]                                                                                                                                                         | project_1_i/demod/inst/neg_llr_3_V_1_reg_16771[11]_i_1_n_0                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/soft_data_V_data_V_1_state_reg[1]                                                                                                                                                         | project_1_i/demod/inst/neg_llr_3_V_2_reg_17007[11]_i_1_n_0                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/soft_data_V_data_V_1_state_reg[1]                                                                                                                                                         | project_1_i/demod/inst/neg_llr_3_V_3_reg_17204[11]_i_1_n_0                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_2_n_0                                                                                                                                                                                                | project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_0                                                                                                                                                           |                1 |              3 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/soft_data_V_data_V_1_state_reg[1]                                                                                                                                                         | project_1_i/demod/inst/neg_llr_3_V_reg_16535[11]_i_1_n_0                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/soft_data_V_data_V_1_state_reg[1]                                                                                                                                                         | project_1_i/demod/inst/neg_llr_4_V_1_reg_16780[11]_i_1_n_0                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                               |                1 |              3 |         3.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_5[0]                                                                                                                                                     |                                                                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_11[0]                                                                                                                                                    |                                                                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                          |                1 |              3 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/soft_data_V_data_V_1_state_reg[1]                                                                                                                                                         | project_1_i/demod/inst/neg_llr_4_V_reg_16544[11]_i_1_n_0                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/word_cnt_V_6_fu_374[2]_i_2_n_0                                                                                                                                                                                                                                    | project_1_i/demod/inst/word_cnt_V_6_fu_374                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_5[0]                                                                                                                                                     |                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_11[0]                                                                                                                                                    |                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_Val2_1_fu_386[19]_i_1_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_Val2_1_fu_386[7]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                       | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_Val2_1_fu_386[3]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_Val2_1_fu_386[23]_i_1_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                     |                4 |              4 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_sm_state                                                                                                                                              | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                         |                2 |              4 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_sm_state                                                                                                                                              | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                         |                3 |              4 |         1.33 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                    | project_1_i/gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_Val2_1_fu_386[15]_i_1_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_Val2_1_fu_386[11]_i_1_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0[4]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[95]_i_1_n_0                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[127]_i_1_n_0                                                                                                                                                                                                                         | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_chan_rem_V[4]_i_1_n_0                                                                                                                                                                                                                 | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                        |                4 |              4 |         1.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cal_enables[3]_i_1__0_n_0                                                                                                                                 | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                         |                2 |              4 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/mod_and_chan_4x_mjbC_U22/mod_and_chan_4x_mjbC_MulnS_0_U/CEA1                                                                                                                                                                         | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cal_enables[3]_i_1_n_0                                                                                                                                    | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                         |                3 |              4 |         1.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/p_6_fu_2140                                                                                                                                                                                                                                                | project_1_i/mod_and_chan/inst/r_V_reg_1591[95]_i_1_n_0                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_328_in                                                                                                                                                                                                                                                          | project_1_i/demod/inst/tmp_579_reg_19567[59]_i_1_n_0                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_3                                                                                                                                                        | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                3 |              4 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[5]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[6]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_2[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[0]                                                                                                                                                                                   | project_1_i/usp_rf_data_converter_0_i/inst/adc3_end_stage                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[6]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata[15]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_9                                                                                                                                                        | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                4 |              4 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_3                                                                                                                                                        | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                2 |              4 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_15                                                                                                                                                       | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                1 |              4 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_9                                                                                                                                                        | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                2 |              4 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_8                                                                                                                                                                                                | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                2 |              4 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_14                                                                                                                                                                                               | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                3 |              4 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[4]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_20                                                                                                                                                                                               | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                1 |              4 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_15                                                                                                                                                       | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                3 |              4 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_15                                                                                                                                                       | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                1 |              4 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_3                                                                                                                                                        | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                2 |              4 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_9                                                                                                                                                        | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                3 |              4 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_15                                                                                                                                                       | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                2 |              4 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_3                                                                                                                                                        | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                3 |              4 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_9                                                                                                                                                        | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                2 |              4 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_3[0]                                                                                                                                                       | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                2 |              4 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_10[0]                                                                                                                                                      | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                1 |              4 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_0[0]                                                                                                                                                       | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                1 |              4 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_5[0]                                                                                                                                                             | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                2 |              4 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/master_reset_reg_0[0]                                                                                                                                                                            | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/master_reset_reg[0]                                                                                                                                                                              | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                  |                4 |              4 |         1.00 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                     |                4 |              4 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[6]                                                                                                                                                                                   | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[5]                                                                                                                                                                                   | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[4]                                                                                                                                                                                   | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[3]                                                                                                                                                                                   | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                      | project_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[0]                                                                                                                                                                                   | project_1_i/usp_rf_data_converter_0_i/inst/adc3_end_stage                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                        | project_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                      |                1 |              4 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                      | project_1_i/gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                    |                1 |              4 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg[0]                                                                                                                                                               | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                4 |              4 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[5]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_3[0]                                                                                                                                                             | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                2 |              4 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[4]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[3]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_10[0]                                                                                                                                                            | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                2 |              4 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[3]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[4]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[5]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[6]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[3]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_10[0]                                                                                                                                                      | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                2 |              4 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                 | project_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                  |                3 |              4 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                               |                4 |              4 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/user_drp_drdy_i_1__4_n_0                                                                                         |                4 |              4 |         1.00 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_5[0]                                                                                                                                                       | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                3 |              4 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_3[0]                                                                                                                                                       | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                3 |              4 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_10[0]                                                                                                                                                      | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                3 |              4 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_0[0]                                                                                                                                                       | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                3 |              4 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_0[0]                                                                                                                                                       | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                2 |              4 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_5[0]                                                                                                                                                       | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                2 |              4 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_5[0]                                                                                                                                                       | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                2 |              4 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_3[0]                                                                                                                                                       | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                2 |              4 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/FSM_sequential_bgt_sm_state[4]_i_2_n_0                                                                                                                     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_bgt_reset_i                                                                                                     |                2 |              5 |         2.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                             |                1 |              5 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[31]_i_1_n_0                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[127]_i_1_n_0                                                                                                                                                                                                                         | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[2]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[2]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[63]_i_1_n_0                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                    |                5 |              5 |         1.00 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/user_drp_drdy_i_1__3_n_0                                                                                         |                4 |              5 |         1.25 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                             |                2 |              5 |         2.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[2]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/axi_gpio/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_bgt_reset_i                                                                                                     |                3 |              5 |         1.67 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/m08_couplers/m08_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                              |                2 |              5 |         2.50 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_enables_adc0[3]_i_1_n_0                                                                                                                         | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                    |                1 |              5 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/m09_couplers/m09_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                              |                2 |              5 |         2.50 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                     |                4 |              5 |         1.25 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/m10_couplers/m10_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                            |                3 |              5 |         1.67 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/m10_couplers/m10_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                              |                3 |              5 |         1.67 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_drp_control_top/i_adc2_drp_control/FSM_onehot_state[4]_i_1__2_n_0                                                                                                                                                                           | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                2 |              5 |         2.50 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_drp_control_top/i_adc1_drp_control/FSM_onehot_state[4]_i_1__1_n_0                                                                                                                                                                           | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                2 |              5 |         2.50 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/m09_couplers/m09_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                            |                2 |              5 |         2.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_drp_control_top/i_adc0_drp_control/FSM_onehot_state[4]_i_1__0_n_0                                                                                                                                                                           | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |              5 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/E[0]                                                                                                                                                                                      | project_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/q0[11]_i_1_n_0                                                                                                                                       |                1 |              5 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/E[0]                                                                                                                                                                                      | project_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/q0[5]_i_1_n_0                                                                                                                                        |                2 |              5 |         2.50 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/rst_PS_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                     |                4 |              5 |         1.25 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/FSM_sequential_bgt_sm_state[4]_i_2__0_n_0                                                                                                                  | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                                     |                2 |              5 |         2.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[2]                                                                                                                                                                                   | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[2]                                                                                                                                                                                   | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                4 |              5 |         1.25 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V[31]_i_1_n_0                                                                                                                                                                                                                | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/top_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1_n_0                                                                                                                                                                                                                    | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[95]_i_1_n_0                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                            |                3 |              5 |         1.67 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func3_fu_508/demod3_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/E[0]                                                                                                                                                                                      | project_1_i/demod/inst/grp_demod_func4_fu_530/ap_CS_fsm_reg[2]_0                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                     |                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[2]                                                                                                                                                                                   | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                4 |              5 |         1.25 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_drp_control_top/i_dac0_drp_control/FSM_onehot_state[4]_i_2__0_n_0                                                                                                                                                                           | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |              5 |         5.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac_dg_slv_rden_i_2_n_0                                                                                                                                                                                               | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac_dg_slv_rden_i_1_n_0                                                                                                                                                          |                3 |              5 |         1.67 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_drp_control_top/i_adc3_drp_control/FSM_onehot_state[4]_i_1__3_n_0                                                                                                                                                                           | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                2 |              5 |         2.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func3_fu_508/demod3_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/E[0]                                                                                                                                                                                      | project_1_i/demod/inst/grp_demod_func3_fu_508/demod3_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/q0[5]_i_1__0_n_0                                                                                                                                     |                2 |              5 |         2.50 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                            |                2 |              5 |         2.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/hard_bit_inc_V_12_fu_378[7]_i_2_n_0                                                                                                                                                                                                                               | project_1_i/demod/inst/hard_bit_inc_V_12_fu_378[7]_i_1_n_0                                                                                                                                                                                          |                4 |              5 |         1.25 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func2_fu_486/demod2_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/E[0]                                                                                                                                                                                      | project_1_i/demod/inst/grp_demod_func4_fu_530/ap_CS_fsm_reg[2]_1                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                              |                2 |              5 |         2.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func2_fu_486/demod2_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/E[0]                                                                                                                                                                                      | project_1_i/demod/inst/grp_demod_func2_fu_486/demod2_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/q0[5]_i_1__1_n_0                                                                                                                                     |                1 |              5 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                            |                2 |              5 |         2.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/E[0]                                                                                                                                                                                      | project_1_i/demod/inst/grp_demod_func4_fu_530/ap_CS_fsm_reg[2]_2                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                              |                2 |              5 |         2.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/E[0]                                                                                                                                                                                      | project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/q0[5]_i_1__2_n_0                                                                                                                                     |                2 |              5 |         2.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_reg_rden0                                                                                                                                                                                                           | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/adc_ds_slv_rden_i_1_n_0                                                                                                                                                            |                1 |              5 |         5.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_drp_control_top/i_dac1_drp_control/FSM_onehot_state[4]_i_1_n_0                                                                                                                                                                              | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                2 |              5 |         2.50 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                      | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                1 |              5 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/m08_couplers/m08_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                            |                2 |              5 |         2.50 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                             | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                1 |              5 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                              |                4 |              5 |         1.25 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                            |                4 |              5 |         1.25 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                              |                2 |              5 |         2.50 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/m06_couplers/m06_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                            |                3 |              5 |         1.67 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                              |                3 |              5 |         1.67 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                            |                2 |              5 |         2.50 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                              |                2 |              5 |         2.50 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                            |                2 |              5 |         2.50 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                              |                2 |              5 |         2.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc0[3]_i_1_n_0                                                                                                                           | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                    |                1 |              5 |         5.00 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                                     |                4 |              5 |         1.25 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                            |                2 |              5 |         2.50 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                              |                3 |              5 |         1.67 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                         |                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_328_in                                                                                                                                                                                                                                                          | project_1_i/demod/inst/tmp_579_reg_19567[31]_i_1_n_0                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/vbg_ctrl[6]_i_1__0_n_0                                                                                                                                     |                                                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[1]                                                                                                                                                                                     | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/vbg_ctrl[6]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/trim_code[5]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[2]                                                                                                                                                                                     | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/clock_en_count[5]_i_1__1_n_0                                                                                |                2 |              6 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/underflow_36_4_reg_19209[0]_i_1_n_0                                                                                                                                                                                                                               | project_1_i/demod/inst/p_Val2_133_5_reg_18819[5]_i_1_n_0                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/underflow_36_4_reg_19209[0]_i_1_n_0                                                                                                                                                                                                                               | project_1_i/demod/inst/p_Val2_133_4_reg_18539[5]_i_1_n_0                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/underflow_36_4_reg_19209[0]_i_1_n_0                                                                                                                                                                                                                               | project_1_i/demod/inst/p_Val2_129_4_reg_18477[5]_i_1_n_0                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/underflow_36_4_reg_19209[0]_i_1_n_0                                                                                                                                                                                                                               | project_1_i/demod/inst/p_Val2_129_5_reg_18757[5]_i_1_n_0                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/mem_addr[5]_i_1__0_n_0                                                                                                                                    | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                         |                2 |              6 |         3.00 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                             |                5 |              6 |         1.20 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/rst_clk_wiz_300M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | project_1_i/rst_clk_wiz_300M/U0/SEQ/seq_clr                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[15]_i_1_n_0                                                                                                                           | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[21]_i_1__0_n_0                                                                                   |                1 |              6 |         6.00 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/clock_en_count[5]_i_1__4_n_0                                                                                |                2 |              6 |         3.00 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/clock_en_count[5]_i_1__2_n_0                                                                                |                1 |              6 |         6.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/underflow_36_4_reg_19209[0]_i_1_n_0                                                                                                                                                                                                                               | project_1_i/demod/inst/p_Val2_145_5_reg_18943[5]_i_1_n_0                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/clock_en_count[5]_i_1__0_n_0                                                                                |                1 |              6 |         6.00 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/clock_en_count[5]_i_1__3_n_0                                                                                         |                1 |              6 |         6.00 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/clock_en_count[5]_i_1_n_0                                                                                            |                1 |              6 |         6.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/remaining_bits_fu_230[7]_i_2_n_0                                                                                                                                                                                                                           | project_1_i/mod_and_chan/inst/remaining_bits_fu_230[7]_i_1_n_0                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                5 |              6 |         1.20 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                            |                3 |              6 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/fe_status_V_V_0_load_A                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/fe_status_V_V_0_load_B                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/trim_code[5]_i_1__0_n_0                                                                                                                                    |                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/Range1_all_ones_11_1_reg_179480                                                                                                                                                                                                                                   | project_1_i/demod/inst/p_Val2_10_4_reg_18556[5]_i_1_n_0                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/Range1_all_ones_11_1_reg_179480                                                                                                                                                                                                                                   | project_1_i/demod/inst/p_Val2_14_2_reg_18168[5]_i_1_n_0                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/Range1_all_ones_11_1_reg_179480                                                                                                                                                                                                                                   | project_1_i/demod/inst/p_Val2_14_3_reg_18400[5]_i_1_n_0                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/Range1_all_ones_11_1_reg_179480                                                                                                                                                                                                                                   | project_1_i/demod/inst/p_Val2_14_4_reg_18680[5]_i_1_n_0                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/Range1_all_ones_11_1_reg_179480                                                                                                                                                                                                                                   | project_1_i/demod/inst/p_Val2_14_5_reg_18960[5]_i_1_n_0                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/Range1_all_ones_11_1_reg_179480                                                                                                                                                                                                                                   | project_1_i/demod/inst/p_Val2_8_4_reg_18494[5]_i_1_n_0                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/Range1_all_ones_11_1_reg_179480                                                                                                                                                                                                                                   | project_1_i/demod/inst/p_Val2_8_5_reg_18774[5]_i_1_n_0                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/Range1_all_ones_11_1_reg_179480                                                                                                                                                                                                                                   | project_1_i/demod/inst/p_Val2_12_5_reg_18898[5]_i_1_n_0                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/Range1_all_ones_11_1_reg_179480                                                                                                                                                                                                                                   | project_1_i/demod/inst/p_Val2_12_4_reg_18618[5]_i_1_n_0                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/Range1_all_ones_11_1_reg_179480                                                                                                                                                                                                                                   | project_1_i/demod/inst/p_Val2_10_5_reg_18836[5]_i_1_n_0                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/soft_data_V_data_V_1_state_reg[1]                                                                                                                                                         | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/tile_config/drp_req_adc0_i_1_n_0                                                                                                                                       | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                               |                3 |              6 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/E[0]                                                                                                                                                   | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                               |                2 |              6 |         3.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata[7]_i_1_n_0                                                                                                                                                     |                3 |              6 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/rst_PS_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                               | project_1_i/rst_PS_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/underflow_36_4_reg_19209[0]_i_1_n_0                                                                                                                                                                                                                               | project_1_i/demod/inst/p_Val2_139_4_reg_18601[5]_i_1_n_0                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/underflow_36_4_reg_19209[0]_i_1_n_0                                                                                                                                                                                                                               | project_1_i/demod/inst/p_Val2_139_5_reg_18881[5]_i_1_n_0                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/underflow_36_4_reg_19209[0]_i_1_n_0                                                                                                                                                                                                                               | project_1_i/demod/inst/p_Val2_145_2_reg_18151[5]_i_1_n_0                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/underflow_36_4_reg_19209[0]_i_1_n_0                                                                                                                                                                                                                               | project_1_i/demod/inst/p_Val2_145_3_reg_18383[5]_i_1_n_0                                                                                                                                                                                            |                4 |              6 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/underflow_36_4_reg_19209[0]_i_1_n_0                                                                                                                                                                                                                               | project_1_i/demod/inst/p_Val2_145_4_reg_18663[5]_i_1_n_0                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m08_couplers/m08_regslice/inst/ar.ar_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                5 |              6 |         1.20 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m07_couplers/m07_regslice/inst/ar.ar_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/llr_reshape/inst/areset_r                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | project_1_i/rst_clk_wiz_100M/U0/SEQ/seq_clr                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/waddr                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                 | project_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m08_couplers/m08_regslice/inst/aw.aw_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                               | project_1_i/rst_clk_wiz_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/waddr                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m10_couplers/m10_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                           | project_1_i/rst_clk_wiz_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_3                                                                                                                                                                                                | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/syncstages_ff_reg[4]_2                                                                                                                                                           |                1 |              6 |         6.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_6[0]                                                                                                                                                     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                5 |              7 |         1.40 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m10_couplers/m10_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/llr_reshape/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                                                                                                                                                | project_1_i/llr_reshape/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_1_n_0                                                                                                                                                |                2 |              7 |         3.50 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m10_couplers/m10_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_13[0]                                                                                                                                                    | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                6 |              7 |         1.17 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_0[0]                                                                                                                                                                                             | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                4 |              7 |         1.75 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                4 |              7 |         1.75 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                               |                4 |              7 |         1.75 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                3 |              7 |         2.33 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                           |                3 |              7 |         2.33 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_1[0]                                                                                                                                                                                             | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                6 |              7 |         1.17 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_16                                                                                                                                                       | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                5 |              7 |         1.40 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/mod_and_chan_4x_mjbC_U22/mod_and_chan_4x_mjbC_MulnS_0_U/CEA1                                                                                                                                                                         | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_13[0]                                                                                                                                                    | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                4 |              7 |         1.75 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_14                                                                                                                                                       | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                2 |              7 |         3.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_10                                                                                                                                                       | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                4 |              7 |         1.75 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg                                                                                                                                                                                                  | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/syncstages_ff_reg[4]                                                                                                                                                             |                2 |              7 |         3.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_10                                                                                                                                                                                               | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/s_axi_aresetn_3                                                                                                                                                                  |                2 |              7 |         3.50 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_4                                                                                                                                                        | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                5 |              7 |         1.40 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/syncstages_ff_reg[4]_1                                                                                                                                                                                                | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/syncstages_ff_reg[4]_0                                                                                                                                                           |                4 |              7 |         1.75 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                4 |              7 |         1.75 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_15                                                                                                                                                                                               | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                5 |              7 |         1.40 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_10                                                                                                                                                       | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                4 |              7 |         1.75 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_1[0]                                                                                                                                                     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                4 |              7 |         1.75 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                2 |              7 |         3.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_7[0]                                                                                                                                                     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                5 |              7 |         1.40 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_12[0]                                                                                                                                                    | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                4 |              7 |         1.75 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/enc_op_mon/inst/first_V_preg1                                                                                                                                                                                                                                                | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                           |                3 |              7 |         2.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_1[0]                                                                                                                                                     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                4 |              7 |         1.75 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_7[0]                                                                                                                                                     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                4 |              7 |         1.75 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/tmp_116_reg_19046[7]_i_2_n_0                                                                                                                                                                                                                                      | project_1_i/demod/inst/tmp_116_reg_19046[7]_i_1_n_0                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/tmp_115_reg_19034[7]_i_2_n_0                                                                                                                                                                                                                                      | project_1_i/demod/inst/tmp_115_reg_19034[7]_i_1_n_0                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/tmp_114_reg_19022[7]_i_2_n_0                                                                                                                                                                                                                                      | project_1_i/demod/inst/tmp_114_reg_19022[7]_i_1_n_0                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/tmp_64_reg_18999[7]_i_2_n_0                                                                                                                                                                                                                                       | project_1_i/demod/inst/tmp_64_reg_18999[7]_i_1_n_0                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/tmp_65_reg_19010[7]_i_2_n_0                                                                                                                                                                                                                                       | project_1_i/demod/inst/tmp_65_reg_19010[7]_i_1_n_0                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_13[0]                                                                                                                                                    | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                5 |              7 |         1.40 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_12[0]                                                                                                                                                    | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                4 |              7 |         1.75 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/tmp_117_reg_19052[7]_i_2_n_0                                                                                                                                                                                                                                      | project_1_i/demod/inst/tmp_117_reg_19052[7]_i_1_n_0                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/tmp_125_reg_19167[7]_i_2_n_0                                                                                                                                                                                                                                      | project_1_i/demod/inst/tmp_125_reg_19167[7]_i_1_n_0                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/tmp_127_reg_19173[7]_i_2_n_0                                                                                                                                                                                                                                      | project_1_i/demod/inst/tmp_127_reg_19173[7]_i_1_n_0                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/tmp_129_reg_19179[7]_i_2_n_0                                                                                                                                                                                                                                      | project_1_i/demod/inst/tmp_129_reg_19179[7]_i_1_n_0                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/tmp_123_reg_19123[7]_i_2_n_0                                                                                                                                                                                                                                      | project_1_i/demod/inst/tmp_123_reg_19123[7]_i_1_n_0                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/tmp_122_reg_19117[7]_i_2_n_0                                                                                                                                                                                                                                      | project_1_i/demod/inst/tmp_122_reg_19117[7]_i_1_n_0                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/tmp_121_reg_19111[7]_i_2_n_0                                                                                                                                                                                                                                      | project_1_i/demod/inst/tmp_121_reg_19111[7]_i_1_n_0                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/tmp_119_reg_19066[7]_i_2_n_0                                                                                                                                                                                                                                      | project_1_i/demod/inst/tmp_119_reg_19066[7]_i_1_n_0                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/tmp_118_reg_19059[7]_i_2_n_0                                                                                                                                                                                                                                      | project_1_i/demod/inst/tmp_118_reg_19059[7]_i_1_n_0                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_Val2_2_fu_394[47]_i_2_n_0                                                                                                                                                                                                                                       | project_1_i/demod/inst/p_Val2_2_fu_394[47]_i_1_n_0                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U71/demod_4x_mul_mul_lbW_DSP48_3_U/E[0]                                                                                                                                                                               | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                        |                5 |              7 |         1.40 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_7[0]                                                                                                                                                     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                5 |              7 |         1.40 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_2[0]                                                                                                                                                     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                4 |              7 |         1.75 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_6[0]                                                                                                                                                     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                4 |              7 |         1.75 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_keep_V[15]_i_1_n_0                                                                                                                                                                                                             | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                        |                7 |              7 |         1.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_Val2_2_fu_394[135]_i_2_n_0                                                                                                                                                                                                                                      | project_1_i/demod/inst/p_Val2_2_fu_394[135]_i_1_n_0                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_Val2_2_fu_394[143]_i_2_n_0                                                                                                                                                                                                                                      | project_1_i/demod/inst/p_Val2_2_fu_394[143]_i_1_n_0                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_Val2_2_fu_394[39]_i_2_n_0                                                                                                                                                                                                                                       | project_1_i/demod/inst/p_Val2_2_fu_394[39]_i_1_n_0                                                                                                                                                                                                  |                4 |              7 |         1.75 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_2[0]                                                                                                                                                     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                4 |              7 |         1.75 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_Val2_2_fu_394[183]_i_2_n_0                                                                                                                                                                                                                                      | project_1_i/demod/inst/p_Val2_2_fu_394[183]_i_1_n_0                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_Val2_2_fu_394[175]_i_2_n_0                                                                                                                                                                                                                                      | project_1_i/demod/inst/p_Val2_2_fu_394[175]_i_1_n_0                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_Val2_2_fu_394[167]_i_2_n_0                                                                                                                                                                                                                                      | project_1_i/demod/inst/p_Val2_2_fu_394[167]_i_1_n_0                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_Val2_2_fu_394[191]_i_2_n_0                                                                                                                                                                                                                                      | project_1_i/demod/inst/p_Val2_2_fu_394[191]_i_1_n_0                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_Val2_2_fu_394[87]_i_2_n_0                                                                                                                                                                                                                                       | project_1_i/demod/inst/p_Val2_2_fu_394[87]_i_1_n_0                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_Val2_2_fu_394[95]_i_2_n_0                                                                                                                                                                                                                                       | project_1_i/demod/inst/p_Val2_2_fu_394[95]_i_1_n_0                                                                                                                                                                                                  |                4 |              7 |         1.75 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_2[0]                                                                                                                                                     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                4 |              7 |         1.75 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_6[0]                                                                                                                                                     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                5 |              7 |         1.40 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_ctrl_word_V[39]_i_1_n_0                                                                                                                                                                                                           | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                        |                6 |              7 |         1.17 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_16                                                                                                                                                       | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                5 |              7 |         1.40 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice/inst/aw.aw_pipe/m_payload_i[6]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice/inst/ar.ar_pipe/m_payload_i[6]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                     |                1 |              7 |         7.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_12[0]                                                                                                                                                                                            | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                5 |              7 |         1.40 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_14                                                                                                                                                       | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                2 |              7 |         3.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_10                                                                                                                                                       | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                5 |              7 |         1.40 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_14                                                                                                                                                       | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                5 |              7 |         1.40 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_18[0]                                                                                                                                                                                            | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                5 |              7 |         1.40 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[127]_i_1_n_0                                                                                                                                                                                                                         | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                        |                5 |              7 |         1.40 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[95]_i_1_n_0                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                        |                5 |              7 |         1.40 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_13[0]                                                                                                                                                                                            | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                4 |              7 |         1.75 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_19[0]                                                                                                                                                                                            | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                4 |              7 |         1.75 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/mod_and_chan_4x_mjbC_U22/mod_and_chan_4x_mjbC_MulnS_0_U/CEA1                                                                                                                                                                         | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                       |                4 |              7 |         1.75 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_ctrl_word_V[39]_i_1_n_0                                                                                                                                                                                                           | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                        |                6 |              7 |         1.17 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/stats/inst/top_CNTRL_s_axi_U/waddr                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/rdata_ctrl[15]_i_1__0_n_0                                                                                                                                  |                                                                                                                                                                                                                                                     |                4 |              7 |         1.75 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_6[0]                                                                                                                                                                                             | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                5 |              7 |         1.40 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_7[0]                                                                                                                                                                                             | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                5 |              7 |         1.40 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_1[0]                                                                                                                                                     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                4 |              7 |         1.75 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_12[0]                                                                                                                                                    | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                4 |              7 |         1.75 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_13[0]                                                                                                                                                    | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                5 |              7 |         1.40 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_6[0]                                                                                                                                                     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                4 |              7 |         1.75 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_2[0]                                                                                                                                                     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                5 |              7 |         1.40 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/rdata_ctrl[15]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_7[0]                                                                                                                                                     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                5 |              7 |         1.40 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_4                                                                                                                                                        | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                4 |              7 |         1.75 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank0_write[1]                                                                                                                                                                                   | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_9                                                                                                                                                                                                | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                3 |              7 |         2.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_4                                                                                                                                                                                                | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/s_axi_aresetn_0                                                                                                                                                                  |                1 |              7 |         7.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_imag4_fu_403/grp_awgn_imag4_fu_403_ap_ready                                                                                                                                                                                                       | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_8                                                                                                                                                        | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                5 |              7 |         1.40 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_addr[6]_i_1_n_0                                                                                                                                       | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                         |                5 |              7 |         1.40 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_14                                                                                                                                                       | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                4 |              7 |         1.75 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/s_axi_aresetn_8                                                                                                                                                                                                       | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/s_axi_aresetn_7                                                                                                                                                                  |                1 |              7 |         7.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_8                                                                                                                                                        | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                2 |              7 |         3.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_1[0]                                                                                                                                                     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                5 |              7 |         1.40 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/s_axi_aresetn_5                                                                                                                                                                                                       | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/s_axi_aresetn_4                                                                                                                                                                  |                1 |              7 |         7.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_8                                                                                                                                                        | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                2 |              7 |         3.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_4                                                                                                                                                        | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                6 |              7 |         1.17 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_10                                                                                                                                                       | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                6 |              7 |         1.17 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_16                                                                                                                                                       | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                5 |              7 |         1.40 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_12[0]                                                                                                                                                    | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                6 |              7 |         1.17 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_16                                                                                                                                                                                               | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/s_axi_aresetn_6                                                                                                                                                                  |                2 |              7 |         3.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/s_axi_aresetn_2                                                                                                                                                                                                       | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/s_axi_aresetn_1                                                                                                                                                                  |                1 |              7 |         7.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_21                                                                                                                                                                                               | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                5 |              7 |         1.40 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_16                                                                                                                                                       | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                4 |              7 |         1.75 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_8                                                                                                                                                        | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                5 |              7 |         1.40 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_4                                                                                                                                                        | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                4 |              7 |         1.75 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/waddr                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_12[0]                                                                                                                                                      | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                6 |              8 |         1.33 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                    | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                   |                2 |              8 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/adc0_restart_reg_n_0                                                                                                                                                                                                                          | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                            |                2 |              8 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_4[0]                                                                                                                                                       | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                7 |              8 |         1.14 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_adc0_reset_count/count0                                                                                                                                                                                                                     | project_1_i/usp_rf_data_converter_0_i/inst/i_adc0_reset_count/count[7]_i_1__0_n_0                                                                                                                                                                   |                2 |              8 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                      | project_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                           | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                  | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_4[0]                                                                                                                                                       | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                7 |              8 |         1.14 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/awgn_snr_V_reg_1493[7]_i_2_n_0                                                                                                                                                                                                                             | project_1_i/mod_and_chan/inst/awgn_snr_V_reg_1493                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/E[0]                                                                                                                                                                            | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                7 |              8 |         1.14 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_1[0]                                                                                                                                                       | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                7 |              8 |         1.14 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_12[0]                                                                                                                                                      | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                6 |              8 |         1.33 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                          | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |         8.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                       |                2 |              8 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1_n_0                                                                                                                                                                                                           | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                          | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |         8.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                              | project_1_i/gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/ap_NS_fsm1                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_4[0]                                                                                                                                                       | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                4 |              8 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_12[0]                                                                                                                                                      | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                4 |              8 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_1[0]                                                                                                                                                       | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                5 |              8 |         1.60 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[7]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/E[0]                                                                                                                                                                            | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                6 |              8 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_1[0]                                                                                                                                                       | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                5 |              8 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/E[0]                                                                                                                                                                            | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                5 |              8 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[0]                                                                                                                                                                                   | project_1_i/usp_rf_data_converter_0_i/inst/adc3_end_stage                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_inv_sigma_sq_V[16]_i_1_n_0                                                                                                                                                                                                            | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                   | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                2 |              8 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/adc_sink_i/inst/ds_slice_00/s00_ds_status                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[7]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_snr_V[16]_i_1_n_0                                                                                                                                                                                                                     | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U71/demod_4x_mul_mul_lbW_DSP48_3_U/E[0]                                                                                                                                                                               | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                           | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                           |                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                          | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |              8 |         2.67 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/gpio_reset/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/dac0_restart_reg_n_0                                                                                                                                                                                                                          | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                            |                2 |              8 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                 |                2 |              8 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[0]                                                                                                                                                                                  | project_1_i/usp_rf_data_converter_0_i/inst/adc3_end_stage                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                |                2 |              8 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[0]                                                                                                                                                                                  | project_1_i/usp_rf_data_converter_0_i/inst/adc3_end_stage                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[0]                                                                                                                                                                                  | project_1_i/usp_rf_data_converter_0_i/inst/adc3_end_stage                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_12[0]                                                                                                                                                            | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                4 |              8 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_dac0_reset_count/count0                                                                                                                                                                                                                     | project_1_i/usp_rf_data_converter_0_i/inst/i_dac0_reset_count/count[7]_i_1_n_0                                                                                                                                                                      |                2 |              8 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_2[0]                                                                                                                                                             | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                4 |              8 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_6[0]                                                                                                                                                             | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                4 |              8 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/E[0]                                                                                                                                                                            | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                4 |              8 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/const_operation[9]_i_1_n_0                                                                                                                                | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                         |                5 |              9 |         1.80 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_0[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                     |                6 |              9 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_12[0]                                                                                                                                                    |                                                                                                                                                                                                                                                     |                6 |              9 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_6[0]                                                                                                                                                     |                                                                                                                                                                                                                                                     |                6 |              9 |         1.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_2[0]                                                                                                                                                     |                                                                                                                                                                                                                                                     |                4 |              9 |         2.25 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |         4.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_6[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                     |                7 |              9 |         1.29 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_6[0]                                                                                                                                                     |                                                                                                                                                                                                                                                     |                5 |              9 |         1.80 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_1[0]                                                                                                                                                     |                                                                                                                                                                                                                                                     |                5 |              9 |         1.80 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_1[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                     |                6 |              9 |         1.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_6[0]                                                                                                                                                     |                                                                                                                                                                                                                                                     |                6 |              9 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_1[0]                                                                                                                                                     |                                                                                                                                                                                                                                                     |                6 |              9 |         1.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_12[0]                                                                                                                                                    |                                                                                                                                                                                                                                                     |                6 |              9 |         1.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_13[0]                                                                                                                                                    |                                                                                                                                                                                                                                                     |                4 |              9 |         2.25 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/grp_awgn_real1_fu_312_ap_ready                                                                                                                                                                                                       | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_13[0]                                                                                                                                                    |                                                                                                                                                                                                                                                     |                6 |              9 |         1.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_13[0]                                                                                                                                                    |                                                                                                                                                                                                                                                     |                5 |              9 |         1.80 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_snr_V[16]_i_1_n_0                                                                                                                                                                                                                     | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                        |                5 |              9 |         1.80 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_6[0]                                                                                                                                                     |                                                                                                                                                                                                                                                     |                4 |              9 |         2.25 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_7[0]                                                                                                                                                     |                                                                                                                                                                                                                                                     |                6 |              9 |         1.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_12[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                     |                5 |              9 |         1.80 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_2[0]                                                                                                                                                     |                                                                                                                                                                                                                                                     |                7 |              9 |         1.29 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_7[0]                                                                                                                                                     |                                                                                                                                                                                                                                                     |                4 |              9 |         2.25 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_19[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                     |                6 |              9 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_13[0]                                                                                                                                                    |                                                                                                                                                                                                                                                     |                6 |              9 |         1.50 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/Q[5]                                                                                                                 |                4 |              9 |         2.25 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_12[0]                                                                                                                                                    |                                                                                                                                                                                                                                                     |                5 |              9 |         1.80 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_13[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                     |                6 |              9 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_inv_sigma_sq_V[16]_i_1_n_0                                                                                                                                                                                                            | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                        |                5 |              9 |         1.80 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drpaddr_por[10]_i_1_n_0                                                                                                                                   | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                         |                2 |              9 |         4.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/slv_addr_reg[6]                                                                                                                                                          |                6 |              9 |         1.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_1[0]                                                                                                                                                     |                                                                                                                                                                                                                                                     |                5 |              9 |         1.80 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_328_in                                                                                                                                                                                                                                                          | project_1_i/demod/inst/tmp_579_reg_19567[30]_i_1_n_0                                                                                                                                                                                                |                5 |              9 |         1.80 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_328_in                                                                                                                                                                                                                                                          | project_1_i/demod/inst/tmp_579_reg_19567[15]_i_1_n_0                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_7[0]                                                                                                                                                     |                                                                                                                                                                                                                                                     |                6 |              9 |         1.50 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                1 |              9 |         9.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/hard_bit_cnt_V_2_fu_382[8]_i_2_n_0                                                                                                                                                                                                                                | project_1_i/demod/inst/hard_bit_cnt_V_2_fu_382                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |         4.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_keep_V[15]_i_1_n_0                                                                                                                                                                                                             | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                        |                8 |              9 |         1.12 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_2[0]                                                                                                                                                     |                                                                                                                                                                                                                                                     |                6 |              9 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                        |                7 |              9 |         1.29 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_1[0]                                                                                                                                                     |                                                                                                                                                                                                                                                     |                7 |              9 |         1.29 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_18[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                     |                5 |              9 |         1.80 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpaddr_por[10]_i_1__3_n_0                                                                                                                                | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                         |                4 |              9 |         2.25 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_2[0]                                                                                                                                                     |                                                                                                                                                                                                                                                     |                6 |              9 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                               | project_1_i/gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_12[0]                                                                                                                                                    |                                                                                                                                                                                                                                                     |                5 |              9 |         1.80 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_7[0]                                                                                                                                                     |                                                                                                                                                                                                                                                     |                6 |              9 |         1.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/clk2_valid_pulse_reg_7[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                     |                4 |              9 |         2.25 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                1 |             10 |        10.00 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                |                3 |             10 |         3.33 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m06_couplers/m06_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                  |                1 |             10 |        10.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/enc_op_mon/inst/first_V_preg1                                                                                                                                                                                                                                                | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                       |                5 |             10 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                |                2 |             10 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                        |                5 |             10 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                |                2 |             10 |         5.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                  |                2 |             10 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/mod_and_chan_4x_mjbC_U22/mod_and_chan_4x_mjbC_MulnS_0_U/CEA1                                                                                                                                                                         | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                       |                6 |             10 |         1.67 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                |                2 |             10 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |             10 |        10.00 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]    | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             10 |         3.33 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                    | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                2 |             10 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/underflow_36_4_reg_19209[0]_i_1_n_0                                                                                                                                                                                                                               | project_1_i/demod/inst/p_Val2_139_3_reg_17339[7]_i_1_n_0                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/underflow_36_4_reg_19209[0]_i_1_n_0                                                                                                                                                                                                                               | project_1_i/demod/inst/p_Val2_139_2_reg_17142[7]_i_1_n_0                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/underflow_36_4_reg_19209[0]_i_1_n_0                                                                                                                                                                                                                               | project_1_i/demod/inst/p_Val2_139_1_reg_16895[7]_i_1_n_0                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/Range1_all_ones_11_1_reg_179480                                                                                                                                                                                                                                   | project_1_i/demod/inst/p_Val2_10_1_reg_16862[5]_i_1_n_0                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[63]_i_1_n_0                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                        |                6 |             10 |         1.67 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/Range1_all_ones_11_1_reg_179480                                                                                                                                                                                                                                   | project_1_i/demod/inst/p_Val2_14_1_reg_16962[5]_i_1_n_0                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/Range1_all_ones_11_1_reg_179480                                                                                                                                                                                                                                   | project_1_i/demod/inst/p_Val2_10_reg_16626[5]_i_1_n_0                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/Range1_all_ones_11_1_reg_179480                                                                                                                                                                                                                                   | project_1_i/demod/inst/p_Val2_12_2_reg_17159[5]_i_1_n_0                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                | project_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/Range1_all_ones_11_1_reg_179480                                                                                                                                                                                                                                   | project_1_i/demod/inst/p_Val2_12_3_reg_17356[5]_i_1_n_0                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                             | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |        10.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/Range1_all_ones_11_1_reg_179480                                                                                                                                                                                                                                   | project_1_i/demod/inst/p_Val2_14_reg_16726[5]_i_1_n_0                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/Range1_all_ones_11_1_reg_179480                                                                                                                                                                                                                                   | project_1_i/demod/inst/p_Val2_12_1_reg_16912[5]_i_1_n_0                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/Range1_all_ones_11_1_reg_179480                                                                                                                                                                                                                                   | project_1_i/demod/inst/p_Val2_8_1_reg_16812[5]_i_1_n_0                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |             10 |        10.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/Range1_all_ones_11_1_reg_179480                                                                                                                                                                                                                                   | project_1_i/demod/inst/p_Val2_8_2_reg_17059[5]_i_1_n_0                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/Range1_all_ones_11_1_reg_179480                                                                                                                                                                                                                                   | project_1_i/demod/inst/p_Val2_8_3_reg_17256[5]_i_1_n_0                                                                                                                                                                                              |                3 |             10 |         3.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/Range1_all_ones_11_1_reg_179480                                                                                                                                                                                                                                   | project_1_i/demod/inst/p_Val2_8_reg_16576[5]_i_1_n_0                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/Range1_all_ones_11_1_reg_179480                                                                                                                                                                                                                                   | project_1_i/demod/inst/p_Val2_12_reg_16676[5]_i_1_n_0                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[31]_i_1_n_0                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                        |                6 |             10 |         1.67 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/underflow_36_4_reg_19209[0]_i_1_n_0                                                                                                                                                                                                                               | project_1_i/demod/inst/p_Val2_145_1_reg_16945[7]_i_1_n_0                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/underflow_36_4_reg_19209[0]_i_1_n_0                                                                                                                                                                                                                               | project_1_i/demod/inst/p_Val2_129_3_reg_17239[7]_i_1_n_0                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/underflow_36_4_reg_19209[0]_i_1_n_0                                                                                                                                                                                                                               | project_1_i/demod/inst/p_Val2_129_2_reg_17042[7]_i_1_n_0                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/underflow_36_4_reg_19209[0]_i_1_n_0                                                                                                                                                                                                                               | project_1_i/demod/inst/p_Val2_129_1_reg_16795[7]_i_1_n_0                                                                                                                                                                                            |                1 |             10 |        10.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/underflow_36_4_reg_19209[0]_i_1_n_0                                                                                                                                                                                                                               | project_1_i/demod/inst/p_Result_16_reg_16736[2]_i_1_n_0                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                               | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                3 |             10 |         3.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/underflow_36_4_reg_19209[0]_i_1_n_0                                                                                                                                                                                                                               | project_1_i/demod/inst/p_Result_4_reg_16586[2]_i_1_n_0                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/Range1_all_ones_11_1_reg_179480                                                                                                                                                                                                                                   | project_1_i/demod/inst/p_Val2_10_3_reg_17306[5]_i_1_n_0                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/Range1_all_ones_11_1_reg_179480                                                                                                                                                                                                                                   | project_1_i/demod/inst/p_Val2_10_2_reg_17109[5]_i_1_n_0                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/underflow_36_4_reg_19209[0]_i_1_n_0                                                                                                                                                                                                                               | project_1_i/demod/inst/p_Val2_133_1_reg_16845[7]_i_1_n_0                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/underflow_36_4_reg_19209[0]_i_1_n_0                                                                                                                                                                                                                               | project_1_i/demod/inst/p_Val2_133_2_reg_17092[7]_i_1_n_0                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/underflow_36_4_reg_19209[0]_i_1_n_0                                                                                                                                                                                                                               | project_1_i/demod/inst/p_Val2_133_3_reg_17289[7]_i_1_n_0                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/underflow_36_4_reg_19209[0]_i_1_n_0                                                                                                                                                                                                                               | project_1_i/demod/inst/p_Val2_18_reg_16659[7]_i_1_n_0                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/underflow_36_4_reg_19209[0]_i_1_n_0                                                                                                                                                                                                                               | project_1_i/demod/inst/p_Val2_16_reg_16609[7]_i_1_n_0                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                      | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                3 |             10 |         3.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                5 |             11 |         2.20 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_chan_symbls_V[13]_i_1_n_0                                                                                                                                                                                                             | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                        |                9 |             11 |         1.22 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                   | project_1_i/rst_clk_wiz_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_words_V[13]_i_1_n_0                                                                                                                                                                                                            | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                        |                8 |             11 |         1.38 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/soft_data_V_data_V_1_state_reg[1]                                                                                                                                                         | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                        |                4 |             11 |         2.75 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc0[10]_i_1_n_0                                                                                                                           | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                    |                5 |             11 |         2.20 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_sm_reset                                                                                                                                          |                4 |             11 |         2.75 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                        |                4 |             11 |         2.75 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/E[0]                                                                                                                                                                                                                    | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                5 |             12 |         2.40 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_14[0]                                                                                                                                                      | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                8 |             12 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/top_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1_n_0                                                                                                                                                                                                                    | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                        |                7 |             12 |         1.71 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_7[0]                                                                                                                                                       | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                8 |             12 |         1.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_14[0]                                                                                                                                                      | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                6 |             12 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V[31]_i_1_n_0                                                                                                                                                                                                                | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                        |                7 |             12 |         1.71 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                 | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rden_r_reg[0]                                                                                                                                                                                                       | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                 |                                                                                                                                                                                                                                                     |                6 |             12 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_11[0]                                                                                                                                                      | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |               10 |             12 |         1.20 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rden_r_reg_1[0]                                                                                                                                                                                                     | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                5 |             12 |         2.40 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                   |                4 |             12 |         3.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_8[0]                                                                                                                                                       | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                8 |             12 |         1.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_7[0]                                                                                                                                                       | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                8 |             12 |         1.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rden_r_reg_0[0]                                                                                                                                                                                                     | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rden_r_reg_2[0]                                                                                                                                                                                                     | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                6 |             12 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_11[0]                                                                                                                                                      | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                6 |             12 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_8[0]                                                                                                                                                       | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                8 |             12 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/p_s_reg_3160                                                                                                                                                                                                                                                | project_1_i/data_source/inst/top_CNTRL_s_axi_U/SR[0]                                                                                                                                                                                                |                6 |             12 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                                 |                                                                                                                                                                                                                                                     |               10 |             12 |         1.20 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_7[0]                                                                                                                                                       | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                7 |             12 |         1.71 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_8[0]                                                                                                                                                       | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                7 |             12 |         1.71 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                  | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |         6.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                  | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                1 |             12 |        12.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/por_sm_state                                                                                                                                     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/p_4_in                                                                                                      |                4 |             12 |         3.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/por_sm_state                                                                                                                                     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_5_in                                                                                                      |                3 |             12 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[2]_1[0]                                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_8[0]                                                                                                                                                             | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                9 |             12 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                     |                                                                                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/por_sm_state                                                                                                                                     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/p_8_in                                                                                                      |                2 |             12 |         6.00 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                |                3 |             12 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                     |                6 |             12 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/counter_en_reg_reg                                                                                                                                                                               |                                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                |                3 |             12 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                  |                4 |             12 |         3.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                  | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                1 |             12 |        12.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_9[0]                                                                                                                                                             | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                6 |             12 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                4 |             12 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_14[0]                                                                                                                                                            | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                6 |             12 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_11[0]                                                                                                                                                            | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                6 |             12 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/grp_operator_s_fu_337_ap_start_reg0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                     |                6 |             12 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_11[0]                                                                                                                                                      | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                6 |             12 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_pulse_reg_14[0]                                                                                                                                                      | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0]                                                                                                                                      |                7 |             12 |         1.71 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                   | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                1 |             12 |        12.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                     |                6 |             12 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/por_sm_state                                                                                                                                     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_3_in                                                                                                      |                4 |             12 |         3.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                   | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                1 |             12 |        12.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                        |                                                                                                                                                                                                                                                     |                7 |             12 |         1.71 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1_n_0                                                                                                                                                                                                              | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                        |               11 |             13 |         1.18 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_ctrl_word_V[31]_i_1_n_0                                                                                                                                                                                                           | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                        |               10 |             13 |         1.30 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V[63]_i_1_n_0                                                                                                                                                                                                                | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                        |               10 |             13 |         1.30 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/timeout_timer_count[12]_i_2_n_0                                                                                                                                                                                         | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/timeout_timer_count[12]_i_1_n_0                                                                                                                                                    |                4 |             13 |         3.25 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                         |                7 |             13 |         1.86 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_imag4_fu_403/coarseContents_load_1_reg_18660                                                                                                                                                                                                      |                                                                                                                                                                                                                                                     |                3 |             13 |         4.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                   | project_1_i/rst_clk_wiz_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/timeout_timer_count[12]_i_2_n_0                                                                                                                                                                                       | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/timeout_timer_count[12]_i_1_n_0                                                                                                                                                  |                4 |             13 |         3.25 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_real4_fu_390/grp_awgn_real4_fu_390_ap_ready                                                                                                                                                                                                       | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                       |                5 |             14 |         2.80 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                     |                3 |             14 |         4.67 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/i_V_reg_16361[13]_i_1_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                     |                3 |             14 |         4.67 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_2_reg_4520                                                                                                                                                                                                                                                      | project_1_i/demod/inst/p_2_reg_452                                                                                                                                                                                                                  |                7 |             14 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V[31]_i_1_n_0                                                                                                                                                                                                                | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                        |               11 |             14 |         1.27 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_ctrl_word_V[31]_i_1_n_0                                                                                                                                                                                                           | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                        |               11 |             14 |         1.27 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1_n_0                                                                                                                                                                                                           | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                        |                3 |             14 |         4.67 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/symbols_reg_293[13]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                     |                4 |             14 |         3.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/scaleLookup_U/awgn_real1_scaleLibs_rom_U/ap_CS_fsm_reg[3]                                                                                                                                                                            |                                                                                                                                                                                                                                                     |               11 |             14 |         1.27 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/enc_op_mon/inst/first_V_preg1                                                                                                                                                                                                                                                | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                        |                7 |             15 |         2.14 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[31]_i_1_n_0                                                                                                                                                                                                                | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                        |               10 |             15 |         1.50 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                  |                                                                                                                                                                                                                                                     |                5 |             15 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                     | project_1_i/rst_clk_wiz_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                       |                8 |             15 |         1.88 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[63]_i_1_n_0                                                                                                                                                                                                                | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                        |               11 |             15 |         1.36 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                       |                9 |             15 |         1.67 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/grp_awgn_real2_fu_338_ap_ready                                                                                                                                                                                                       | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                        |                4 |             15 |         3.75 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V[31]_i_1_n_0                                                                                                                                                                                                                | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                        |               10 |             15 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/top_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1_n_0                                                                                                                                                                                                                    | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                        |               10 |             15 |         1.50 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_addr_reg[6]_0[6]                                                                                                 |                7 |             15 |         2.14 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac1axi_map_wready_reg_0[0]                                                                                                                                                                                           | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_19[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               12 |             16 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_18[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_17[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_16[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_2[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_15[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/s_axi_wvalid_0[0]                                                                                                                                                                                                     | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_20[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               14 |             16 |         1.14 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_rep_10[0]                                                                                                                                                                                             | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_21[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               13 |             16 |         1.23 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_5[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_43[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_22[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                8 |             16 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_30[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_3[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               13 |             16 |         1.23 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_23[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                8 |             16 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_24[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_25[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               12 |             16 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_rep_9[0]                                                                                                                                                                                              | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_29[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_26[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_27[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                7 |             16 |         2.29 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_28[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               12 |             16 |         1.33 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__8_0[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_6[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                8 |             16 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_7[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_8[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_rep_11[0]                                                                                                                                                                                             | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_9[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                8 |             16 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac2axi_map_wready_reg_0[0]                                                                                                                                                                                           | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_38[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_37[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_reg_rden_reg_n_0                                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_40[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |               13 |             16 |         1.23 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_41[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                6 |             16 |         2.67 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[9]_rep__8_1[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                8 |             16 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_36[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               12 |             16 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_35[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_14[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                8 |             16 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_34[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               12 |             16 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_33[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_32[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_31[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_21[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |               11 |             16 |         1.45 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_42[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg[0]                                                                                                                                                             | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               12 |             16 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_0[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_1[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_10[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                8 |             16 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_11[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_12[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_13[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                6 |             16 |         2.67 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac0axi_map_wready_reg_0[0]                                                                                                                                                                                           | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_12[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                7 |             16 |         2.29 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_20[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                4 |             16 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_2[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_19[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_18[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_17[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                8 |             16 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_16[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_15[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                8 |             16 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_14[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                8 |             16 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_13[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                7 |             16 |         2.29 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_21[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               12 |             16 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_11[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                8 |             16 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_10[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                8 |             16 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_1[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_0[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                7 |             16 |         2.29 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg[0]                                                                                                                                                             | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__4_6[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                4 |             16 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__4_5[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                5 |             16 |         3.20 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__4_4[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                4 |             16 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_3[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                7 |             16 |         2.29 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_38[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_37[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                6 |             16 |         2.67 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_36[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_35[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_34[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_33[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_32[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_31[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_30[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__4_3[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                2 |             16 |         8.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_29[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               12 |             16 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_28[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_27[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_26[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_25[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_24[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                8 |             16 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_23[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                8 |             16 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_22[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                7 |             16 |         2.29 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[1].dg_cell_i/dg_out_r[15]_i_1__0_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[5].dg_cell_i/dg_out_r[15]_i_1__4_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[4].dg_cell_i/dg_out_r[15]_i_1__3_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[14].dg_cell_i/dg_out_r[15]_i_1__13_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[15].dg_cell_i/dg_out_r[15]_i_1__14_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank0_write[0]                                                                                                                                                                                   | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[13].dg_cell_i/dg_out_r[15]_i_1__12_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[7]                                                                                                                                                                                   | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[3].dg_cell_i/dg_out_r[15]_i_1__2_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[2].dg_cell_i/dg_out_r[15]_i_1__1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[6].dg_cell_i/dg_out_r[15]_i_1__5_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[0].dg_cell_i/dg_out_r[15]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[7]                                                                                                                                                                                   | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[11].dg_cell_i/dg_out_r[15]_i_1__10_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[10].dg_cell_i/dg_out_r[15]_i_1__9_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[12].dg_cell_i/dg_out_r[15]_i_1__11_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[7]                                                                                                                                                                                   | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_di[15]_i_1_n_0                                                                                                                                         | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_bgt_reset_i                                                                                                     |                6 |             16 |         2.67 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[7]_1[0]                                                                                                                                                                                                  | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |               12 |             16 |         1.33 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__4_2[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                6 |             16 |         2.67 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__4_14[0]                                                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                3 |             16 |         5.33 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__4_13[0]                                                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                1 |             16 |        16.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__4_12[0]                                                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                7 |             16 |         2.29 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__4_11[0]                                                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                6 |             16 |         2.67 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[7]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__4_10[0]                                                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                6 |             16 |         2.67 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__4_0[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                4 |             16 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[7]_2[0]                                                                                                                                                                                                  | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                6 |             16 |         2.67 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_39[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[6]_53[0]                                                                                                                                                                                                 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                3 |             16 |         5.33 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[5]_9[0]                                                                                                                                                                                                  | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |               11 |             16 |         1.45 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]_rep_8[0]                                                                                                                                                                                              | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |               12 |             16 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[7]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[9].dg_cell_i/dg_out_r[15]_i_1__8_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[8].dg_cell_i/dg_out_r[15]_i_1__7_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[7]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[7].dg_cell_i/dg_out_r[15]_i_1__6_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__0_12[0]                                                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               13 |             16 |         1.23 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_4[0]                                                                                                                                                                                                  | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_5[0]                                                                                                                                                                                                  | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               13 |             16 |         1.23 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_6[0]                                                                                                                                                                                                  | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_7[0]                                                                                                                                                                                                  | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_8[0]                                                                                                                                                                                                  | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_9[0]                                                                                                                                                                                                  | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__0_0[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__0_10[0]                                                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               12 |             16 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__0_11[0]                                                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               12 |             16 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_3[0]                                                                                                                                                                                                  | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               13 |             16 |         1.23 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__0_13[0]                                                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                8 |             16 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__0_14[0]                                                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               13 |             16 |         1.23 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__0_2[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__0_3[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__0_4[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__0_5[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__0_6[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               12 |             16 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__0_7[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               12 |             16 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[7]_7[0]                                                                                                                                                                                                  | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               14 |             16 |         1.14 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[5]_11[0]                                                                                                                                                                                                 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[5]_12[0]                                                                                                                                                                                                 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               12 |             16 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[6]_54[0]                                                                                                                                                                                                 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[6]_55[0]                                                                                                                                                                                                 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               13 |             16 |         1.23 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[6]_56[0]                                                                                                                                                                                                 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[7]_3[0]                                                                                                                                                                                                  | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                8 |             16 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[7]_4[0]                                                                                                                                                                                                  | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               13 |             16 |         1.23 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[7]_5[0]                                                                                                                                                                                                  | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               13 |             16 |         1.23 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[7]_6[0]                                                                                                                                                                                                  | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                7 |             16 |         2.29 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__0_8[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[7]_8[0]                                                                                                                                                                                                  | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_10[0]                                                                                                                                                                                                 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               13 |             16 |         1.23 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_11[0]                                                                                                                                                                                                 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_12[0]                                                                                                                                                                                                 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_13[0]                                                                                                                                                                                                 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_14[0]                                                                                                                                                                                                 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               12 |             16 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_15[0]                                                                                                                                                                                                 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_2[0]                                                                                                                                                                                                  | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_44[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                6 |             16 |         2.67 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[9]_rep__1_16[0]                                                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                6 |             16 |         2.67 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[9]_rep__4_1[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               12 |             16 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[9]_rep__6_1[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               12 |             16 |         1.33 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__4_9[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                3 |             16 |         5.33 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__4_8[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                3 |             16 |         5.33 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__4_7[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                7 |             16 |         2.29 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_42[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_41[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_43[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                8 |             16 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__7_2[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_45[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               14 |             16 |         1.14 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_5[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_40[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_4[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               12 |             16 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_6[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_7[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_8[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                5 |             16 |         3.20 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_9[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                8 |             16 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__2_3[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__0_9[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__2_0[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__2_10[0]                                                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__2_11[0]                                                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__2_12[0]                                                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__2_13[0]                                                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__2_14[0]                                                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                8 |             16 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__2_2[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[5]_10[0]                                                                                                                                                                                                 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__2_4[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__2_5[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                7 |             16 |         2.29 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__2_6[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__2_7[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__2_8[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__2_9[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__6_2[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[8]_rep__7_0[0]                                                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_1[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |               11 |             16 |         1.45 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_17[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |               12 |             16 |         1.33 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_16[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |               12 |             16 |         1.33 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_15[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |               11 |             16 |         1.45 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_14[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |               11 |             16 |         1.45 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_13[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |               11 |             16 |         1.45 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_12[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                8 |             16 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_11[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                7 |             16 |         2.29 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_10[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                9 |             16 |         1.78 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_18[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                9 |             16 |         1.78 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_0[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |               10 |             16 |         1.60 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg[0]                                                                                                                                                             | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |               12 |             16 |         1.33 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                  | project_1_i/rst_clk_wiz_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/FSM_onehot_por_sm_state_reg_n_0_[9]                                                                                                              | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_5_in                                                                                                      |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/FSM_onehot_por_sm_state_reg_n_0_[9]                                                                                                              | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/p_8_in                                                                                                      |                8 |             16 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_Val2_2_fu_394[95]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_Val2_2_fu_394[63]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                     |               12 |             16 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_di[15]_i_1__0_n_0                                                                                                                                      | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                                     |                7 |             16 |         2.29 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_24[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                9 |             16 |         1.78 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_32[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                7 |             16 |         2.29 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_31[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |               12 |             16 |         1.33 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_30[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                7 |             16 |         2.29 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_3[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |               11 |             16 |         1.45 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_29[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |               10 |             16 |         1.60 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_28[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                9 |             16 |         1.78 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_27[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                9 |             16 |         1.78 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_25[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |               10 |             16 |         1.60 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_Val2_2_fu_394[159]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_reg_rden                                                                                                                                                                                                            | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_23[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rd_addr[5]_i_1_n_0                                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_22[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |               13 |             16 |         1.23 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_20[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                8 |             16 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_2[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |               11 |             16 |         1.45 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_19[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc1/E[0]                                                                                                                                                  | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_3_in                                                                                                      |                3 |             16 |         5.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[127]_i_1_n_0                                                                                                                                                                                                                         | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpdi_por_i[15]_i_1__0_n_0                                                                                                                                | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                         |                9 |             16 |         1.78 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func3_fu_508/demod3_REGION_THRES_s_U/demod_func1_demodbkb_rom_U/grp_demod_func3_fu_508_ap_ready                                                                                                                                                         |                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func2_fu_486/demod2_REGION_THRES_11_reg_24660                                                                                                                                                                                                           |                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_39[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/rdata[15]_i_1__3_n_0                                                                                                                                      | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                         |                5 |             16 |         3.20 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_REGION_THRES_s_U/demod_func1_demodbkb_rom_U/grp_demod_func1_fu_464_ap_ready                                                                                                                                                         |                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[95]_i_1_n_0                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/E[0]                                                                                                                                                  | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/p_4_in                                                                                                      |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc3/E[0]                                                                                                                                                  | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_5_in                                                                                                      |                8 |             16 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/E[0]                                                                                                                                                  | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/p_8_in                                                                                                      |                8 |             16 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_REGION_THRES_11_reg_24660                                                                                                                                                                                                           |                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drpdi_por_i[15]_i_1_n_0                                                                                                                                   | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                         |                8 |             16 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func2_fu_486/demod2_REGION_THRES_s_U/demod_func1_demodbkb_rom_U/grp_demod_func2_fu_486_ap_ready                                                                                                                                                         |                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[15]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m09_couplers/m09_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                             |                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                             | project_1_i/rst_clk_wiz_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                             |                1 |             16 |        16.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod4_REGION_THRES_11_reg_24660                                                                                                                                                                                                           |                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/FSM_onehot_por_sm_state_reg_n_0_[9]                                                                                                              | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/p_4_in                                                                                                      |               11 |             16 |         1.45 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data[383]_i_1_n_0                                                                                                                                                                        | project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                                                        |                4 |             16 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod4_REGION_THRES_s_U/demod_func1_demodbkb_rom_U/grp_demod_func4_fu_530_ap_ready                                                                                                                                                         |                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/FSM_onehot_por_sm_state_reg_n_0_[9]                                                                                                              | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_3_in                                                                                                      |                6 |             16 |         2.67 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/rdata[15]_i_1__4_n_0                                                                                                                                      | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                         |                8 |             16 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_26[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                          | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/top_CNTRL_s_axi_U/p_0_in__0                                                                                                                                                                                                                                       | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/top_CNTRL_s_axi_U/p_0_in__0                                                                                                                                                                                                                                       | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/top_CNTRL_s_axi_U/int_n_V[31]_i_1_n_0                                                                                                                                                                                                                             | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/top_CNTRL_s_axi_U/int_n_V[31]_i_1_n_0                                                                                                                                                                                                                             | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func3_fu_508/demod3_REGION_THRES_11_reg_24660                                                                                                                                                                                                           |                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_2[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_12[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_13[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_14[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_15[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_16[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_17[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_18[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_19[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_11[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_20[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               13 |             16 |         1.23 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_21[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_22[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_23[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                7 |             16 |         2.29 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_24[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_25[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_26[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_27[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_45[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_4[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                8 |             16 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_40[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_41[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_42[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               12 |             16 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_43[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                8 |             16 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_44[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |               10 |             16 |         1.60 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_45[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                8 |             16 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_5[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                7 |             16 |         2.29 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_34[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_44[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               12 |             16 |         1.33 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_6[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                9 |             16 |         1.78 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_7[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                9 |             16 |         1.78 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_8[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |               14 |             16 |         1.14 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_0[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                8 |             16 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_1[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               12 |             16 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_10[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_9[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_46[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_45[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               12 |             16 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_44[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               12 |             16 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_28[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_38[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_43[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               12 |             16 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_42[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               12 |             16 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_41[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_40[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_37[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_4[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                8 |             16 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_39[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |               13 |             16 |         1.23 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_4[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               12 |             16 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_39[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                8 |             16 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_38[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                8 |             16 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_37[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |               12 |             16 |         1.33 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_36[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |                9 |             16 |         1.78 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_35[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |               11 |             16 |         1.45 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_33[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4]                                                                                                                     |               14 |             16 |         1.14 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_35[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_29[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               10 |             16 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_3[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_30[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               13 |             16 |         1.23 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_31[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_32[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               12 |             16 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_33[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_34[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_36[0]                                                                                                                                                          | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               12 |             16 |         1.33 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_9[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_8[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                7 |             16 |         2.29 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_6[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                9 |             16 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_5[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |                8 |             16 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/slv_rden_r_reg_7[0]                                                                                                                                                           | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0                                                                                                                          |               11 |             16 |         1.45 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/scaleLookup_U/awgn_real1_scaleLibs_rom_U/scaleLookup_ce0                                                                                                                                                                             |                                                                                                                                                                                                                                                     |                5 |             17 |         3.40 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/mod_and_chan_4x_mjbC_U22/mod_and_chan_4x_mjbC_MulnS_0_U/CEA1                                                                                                                                                                         | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                        |                8 |             17 |         2.12 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[31]_i_1_n_0                                                                                                                                                                                                                | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                        |               15 |             17 |         1.13 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/scaleLookup_U/awgn_real1_scaleLibs_rom_U/scaleLookup_ce0                                                                                                                                                                             |                                                                                                                                                                                                                                                     |                7 |             17 |         2.43 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[63]_i_1_n_0                                                                                                                                                                                                                | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                        |               16 |             17 |         1.06 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/scaleLookup_U/awgn_real1_scaleLibs_rom_U/scaleLookup_ce0                                                                                                                                                                             |                                                                                                                                                                                                                                                     |                5 |             17 |         3.40 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/scaleLookup_U/awgn_real1_scaleLibs_rom_U/scaleLookup_ce0                                                                                                                                                                             |                                                                                                                                                                                                                                                     |                6 |             17 |         2.83 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[63]_i_1_n_0                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                        |               12 |             17 |         1.42 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_imag4_fu_403/scaleLookup_U/awgn_real1_scaleLibs_rom_U/scaleLookup_ce0                                                                                                                                                                             |                                                                                                                                                                                                                                                     |                7 |             17 |         2.43 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/scaleLookup_U/awgn_real1_scaleLibs_rom_U/scaleLookup_ce0                                                                                                                                                                             |                                                                                                                                                                                                                                                     |                7 |             17 |         2.43 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_real4_fu_390/scaleLookup_U/awgn_real1_scaleLibs_rom_U/scaleLookup_ce0                                                                                                                                                                             |                                                                                                                                                                                                                                                     |                9 |             17 |         1.89 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/scaleLookup_U/awgn_real1_scaleLibs_rom_U/scaleLookup_ce0                                                                                                                                                                             |                                                                                                                                                                                                                                                     |                7 |             17 |         2.43 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[31]_i_1_n_0                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                        |               12 |             17 |         1.42 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]              |                                                                                                                                                                                                                                                     |                3 |             18 |         6.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                          |                                                                                                                                                                                                                                                     |                3 |             18 |         6.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V[31]_i_1_n_0                                                                                                                                                                                                                | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                        |               17 |             18 |         1.06 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                        |               11 |             18 |         1.64 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                        |               10 |             18 |         1.80 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_ctrl_word_V[31]_i_1_n_0                                                                                                                                                                                                           | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                        |               14 |             18 |         1.29 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[17]_i_1__0_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                     |                2 |             18 |         9.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[17]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                     |                2 |             18 |         9.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1_n_0                                                                                                                                                                                                           | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                        |                4 |             18 |         4.50 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m04_couplers/m04_regslice/inst/ar.ar_pipe/m_payload_i[17]_i_1__0_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                     |                3 |             18 |         6.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m04_couplers/m04_regslice/inst/aw.aw_pipe/m_payload_i[17]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                     |                4 |             18 |         4.50 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                        | project_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                      |                6 |             19 |         3.17 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                    |                4 |             19 |         4.75 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_ctrl_word_V[31]_i_1_n_0                                                                                                                                                                                                           | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                        |               15 |             19 |         1.27 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_3_in                                                                                                      |                7 |             19 |         2.71 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/p_4_in                                                                                                      |               10 |             19 |         1.90 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V[63]_i_1_n_0                                                                                                                                                                                                                | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                        |               16 |             19 |         1.19 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_5_in                                                                                                      |                8 |             19 |         2.38 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/p_8_in                                                                                                      |                7 |             19 |         2.71 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1_n_0                                                                                                                                                                                                              | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                        |               13 |             19 |         1.46 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                       |               10 |             20 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                         | project_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                           |                5 |             20 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                             | project_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                           |                7 |             20 |         2.86 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_modulate_bits_fu_444/QAM64_LUT_M_imag_V_U/modulate_bits_QAMeOg_rom_U/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                     |                4 |             20 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_modulate_bits_fu_430/QAM64_LUT_M_imag_V_U/modulate_bits_QAMeOg_rom_U/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                     |                6 |             20 |         3.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                  | project_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                8 |             20 |         2.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                              | project_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                7 |             20 |         2.86 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                             | project_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                           |                7 |             20 |         2.86 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                         | project_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                           |                6 |             20 |         3.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                 | project_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                               |                9 |             20 |         2.22 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                             | project_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                               |                6 |             20 |         3.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_modulate_bits_fu_458/QAM64_LUT_M_imag_V_U/modulate_bits_QAMeOg_rom_U/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                     |                4 |             20 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_modulate_bits_fu_416/QAM64_LUT_M_imag_V_U/modulate_bits_QAMeOg_rom_U/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                     |                5 |             20 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val[21]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                                     |                6 |             22 |         3.67 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                  |                5 |             22 |         4.40 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                            |                9 |             23 |         2.56 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                       |               13 |             23 |         1.77 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/soft_data_V_keep_V_1_load_A                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                     |                6 |             24 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                     |                9 |             24 |         2.67 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[767]_i_1_n_0                                                                                                                                                                                                | project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                                                                                                                        |                4 |             24 |         6.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/por_timer_count[0]_i_1__4_n_0                                                                                                                    | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/p_8_in                                                                                                      |                3 |             24 |         8.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                     |               11 |             24 |         2.18 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_count[0]_i_1__3_n_0                                                                                                                             | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                         |                3 |             24 |         8.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_430_in                                                                                                                                                                                                                                                          | project_1_i/demod/inst/soft_word_set_V_20_reg_16319[23]_i_1_n_0                                                                                                                                                                                     |                4 |             24 |         6.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/p_9_in                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                     |                9 |             24 |         2.67 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/por_timer_count[0]_i_1__2_n_0                                                                                                                    | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc3/p_5_in                                                                                                      |                3 |             24 |         8.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/soft_data_V_keep_V_1_load_B                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                     |                5 |             24 |         4.80 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1_n_0                                                                                                                                                                                                           | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                        |                4 |             24 |         6.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                 |                                                                                                                                                                                                                                                     |                7 |             24 |         3.43 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_Val2_s_fu_390[151]_i_2_n_0                                                                                                                                                                                                                                      | project_1_i/demod/inst/p_Val2_s_fu_390[23]_i_1_n_0                                                                                                                                                                                                  |               17 |             24 |         1.41 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                     |               11 |             24 |         2.18 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_count[0]_i_1_n_0                                                                                                                                | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                         |                3 |             24 |         8.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/brmerge52_reg_195430                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                     |               12 |             24 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/por_timer_count[0]_i_1__1_n_0                                                                                                                    | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc2/p_4_in                                                                                                      |                3 |             24 |         8.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data[575]_i_1_n_0                                                                                                                                                                        | project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                                                        |                5 |             24 |         4.80 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/por_timer_count[0]_i_1__0_n_0                                                                                                                    | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/p_3_in                                                                                                      |                3 |             24 |         8.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/p_70_in                                                                                                                                                                                                                                                           | project_1_i/stats/inst/j_V_reg_302                                                                                                                                                                                                                  |                9 |             25 |         2.78 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                        |                9 |             25 |         2.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/adc0_drpaddr[10]_i_1_n_0                                                                                                                              | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                    |               12 |             25 |         2.08 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/grp_num_diff_fu_325_ap_start_reg0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                     |                4 |             25 |         6.25 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                        |               13 |             26 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/j_reg_314[6]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                     |                4 |             26 |         6.50 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                        |               11 |             27 |         2.45 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_imag4_fu_403/grp_awgn_imag4_fu_403_ap_ready                                                                                                                                                                                                       | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                       |                7 |             27 |         3.86 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                  | project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                 |               10 |             27 |         2.70 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                  | project_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                 |               10 |             27 |         2.70 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                  | project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                 |               10 |             27 |         2.70 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                  | project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                 |               10 |             27 |         2.70 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                     |                3 |             28 |         9.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                              | project_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                9 |             28 |         3.11 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                         |                                                                                                                                                                                                                                                     |                6 |             28 |         4.67 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                     |                                                                                                                                                                                                                                                     |                3 |             28 |         9.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                        | project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |               10 |             28 |         2.80 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                     |                7 |             28 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                            | project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                9 |             28 |         3.11 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                  | project_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |               10 |             28 |         2.80 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                     |               10 |             29 |         2.90 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                       |                                                                                                                                                                                                                                                     |                3 |             29 |         9.67 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                        |               12 |             29 |         2.42 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                           |                                                                                                                                                                                                                                                     |                8 |             29 |         3.62 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                     |                3 |             29 |         9.67 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/grp_awgn_imag2_fu_351_ap_ready                                                                                                                                                                                                       | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                        |                8 |             30 |         3.75 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1_n_0                                                                                                                                                                                                           | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                          |                6 |             30 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                  | project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                6 |             30 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                              | project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                6 |             30 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                             |               15 |             30 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/enc_ctrl_out_V_data_V_1_payload_A[39]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                     |                6 |             31 |         5.17 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/enc_ctrl_out_V_data_V_1_load_B                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                     |                6 |             31 |         5.17 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/p_95_in                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                     |               10 |             31 |         3.10 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/dec_op_mon/inst/t_V_reg_124                                                                                                                                                                                                                                                  | project_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                4 |             32 |         8.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                     | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                 |               19 |             32 |         1.68 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/dec_ip_mon/inst/t_V_1_fu_680                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/dec_ip_mon/inst/t_V_1_fu_680                                                                                                                                                                                                                                                 | project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/t_V_1_fu_68                                                                                                                                                                                       |                4 |             32 |         8.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/dec_ip_mon/inst/t_V_reg_124                                                                                                                                                                                                                                                  | project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                4 |             32 |         8.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/dec_op_mon/inst/t_V_1_fu_680                                                                                                                                                                                                                                                 | project_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/t_V_1_fu_68                                                                                                                                                                                       |                4 |             32 |         8.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/dec_op_mon/inst/t_V_1_fu_680                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/dec_ip_mon/inst/first_V_preg1                                                                                                                                                                                                                                                | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[8]                                                                                                                                                                                   | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               17 |             32 |         1.88 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1_n_0                                                                                                                                                                                                           | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[9]                                                                                                                                                                                   | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               18 |             32 |         1.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[10]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               16 |             32 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                     |               28 |             32 |         1.14 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/stats/inst/top_CNTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/ap_CS_fsm_state2                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/dec_ctrl_out_V_data_V_1_payload_A[39]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]_8[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                     |               25 |             32 |         1.28 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/dec_ctrl_out_V_data_V_1_load_B                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                              |               20 |             32 |         1.60 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                              |               21 |             32 |         1.52 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                     |                3 |             32 |        10.67 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                              |               20 |             32 |         1.60 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/t_V_fu_1660                                                                                                                                                                                                                                                 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/t_V_fu_166                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                              |               23 |             32 |         1.39 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[11]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               16 |             32 |         2.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[8]                                                                                                                                                                                   | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               21 |             32 |         1.52 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[9]                                                                                                                                                                                   | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               21 |             32 |         1.52 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                     |                3 |             32 |        10.67 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/enc_ip_mon/inst/t_V_1_fu_680                                                                                                                                                                                                                                                 | project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/t_V_1_fu_68                                                                                                                                                                                       |                4 |             32 |         8.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/enc_ip_mon/inst/t_V_1_fu_680                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[9]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/enc_ip_mon/inst/t_V_reg_124                                                                                                                                                                                                                                                  | project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                4 |             32 |         8.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[10]                                                                                                                                                                                 | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               15 |             32 |         2.13 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[10]                                                                                                                                                                                 | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/dec_op_mon/inst/first_V_preg1                                                                                                                                                                                                                                                | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[9]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               17 |             32 |         1.88 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_300M/U0/peripheral_reset[0]                                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/enc_op_mon/inst/t_V_reg_124                                                                                                                                                                                                                                                  | project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                4 |             32 |         8.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/enc_op_mon/inst/t_V_1_fu_680                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/enc_op_mon/inst/t_V_1_fu_680                                                                                                                                                                                                                                                 | project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/t_V_1_fu_68                                                                                                                                                                                       |                4 |             32 |         8.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m09_couplers/m09_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                     |               20 |             32 |         1.60 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/enc_ip_mon/inst/first_V_preg1                                                                                                                                                                                                                                                | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                     |                2 |             32 |        16.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                     | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                 |               18 |             32 |         1.78 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                     | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                 |               19 |             32 |         1.68 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m06_couplers/m06_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                     |               21 |             32 |         1.52 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m07_couplers/m07_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                     | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                 |               22 |             32 |         1.45 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                  |                                                                                                                                                                                                                                                     |                2 |             32 |        16.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_Val2_2_fu_394[31]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_Val2_2_fu_394[127]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                     |               21 |             32 |         1.52 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[9]                                                                                                                                                                                  | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               16 |             32 |         2.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m08_couplers/m08_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[10]                                                                                                                                                                                 | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m10_couplers/m10_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                     |               20 |             33 |         1.65 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                     |               22 |             33 |         1.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/dec_ctrl_reg/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[32]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                     |                8 |             33 |         4.12 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/dec_ctrl_reg/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                     |                8 |             33 |         4.12 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                              | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               12 |             33 |         2.75 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                     |               10 |             34 |         3.40 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                          |                                                                                                                                                                                                                                                     |                5 |             34 |         6.80 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                     |                7 |             35 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                     |                                                                                                                                                                                                                                                     |                7 |             35 |         5.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                     |                6 |             35 |         5.83 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                     |                6 |             35 |         5.83 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                        |                                                                                                                                                                                                                                                     |                6 |             35 |         5.83 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                  |                                                                                                                                                                                                                                                     |                6 |             35 |         5.83 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                     |               11 |             35 |         3.18 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                     |               26 |             36 |         1.38 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m08_couplers/m08_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                     |                9 |             36 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                     |                9 |             36 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                     |                9 |             36 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                     |                7 |             36 |         5.14 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                     |               10 |             36 |         3.60 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                         |               18 |             37 |         2.06 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                           | project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                         |               10 |             38 |         3.80 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/chan_data_2_V_1_load_A                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                     |                6 |             38 |         6.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/chan_data_1_V_0_load_B                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                     |               14 |             38 |         2.71 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/chan_data_1_V_1_load_B                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                     |                6 |             38 |         6.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/chan_data_1_V_1_load_A                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                     |                6 |             38 |         6.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/chan_data_2_V_1_load_B                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                     |                6 |             38 |         6.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/chan_data_3_V_1_load_A                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                     |                6 |             38 |         6.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/chan_data_3_V_1_load_B                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                     |                6 |             38 |         6.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/chan_data_4_V_1_load_A                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                     |                6 |             38 |         6.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/chan_data_4_V_1_load_B                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                     |                6 |             38 |         6.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/chan_data_1_V_0_load_A                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                     |               14 |             38 |         2.71 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/chan_data_2_V_0_load_A                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                     |               15 |             38 |         2.53 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/chan_data_2_V_0_load_B                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                     |               14 |             38 |         2.71 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/chan_data_3_V_0_load_B                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                     |               10 |             38 |         3.80 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/chan_data_4_V_0_load_A                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                     |               12 |             38 |         3.17 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/chan_data_3_V_0_load_A                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                     |               11 |             38 |         3.45 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/chan_data_4_V_0_load_B                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                     |               12 |             38 |         3.17 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                  | project_1_i/rst_clk_wiz_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                             |               11 |             39 |         3.55 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               12 |             39 |         3.25 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                    | project_1_i/rst_clk_wiz_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                             |                8 |             39 |         4.88 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |                9 |             39 |         4.33 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                              | project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                            |               10 |             40 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                        |               16 |             40 |         2.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/ctrl_in_V_0_load_A                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                     |               11 |             40 |         3.64 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/grp_awgn_imag1_fu_325_ap_ready                                                                                                                                                                                                       | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                        |                9 |             40 |         4.44 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/ctrl_in_V_0_load_B                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                     |               12 |             40 |         3.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/ctrl_out_V_1_load_A                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                     |               10 |             40 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/ctrl_out_V_1_load_B                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                     |                9 |             40 |         4.44 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/grp_awgn_imag2_fu_351_ap_ready                                                                                                                                                                                                       | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                        |               11 |             42 |         3.82 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/grp_awgn_real1_fu_312_ap_ready                                                                                                                                                                                                       | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                        |                9 |             46 |         5.11 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                               |                                                                                                                                                                                                                                                     |                3 |             48 |        16.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                     |                3 |             48 |        16.00 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             |                                                                                                                                                                                                                                                     |                3 |             48 |        16.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                     |                3 |             48 |        16.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_rd_addr[5]_i_1_n_0                                                                                                                                                                                                | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               17 |             49 |         2.88 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                         |               21 |             49 |         2.33 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                               |                                                                                                                                                                                                                                                     |               11 |             52 |         4.73 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                     |               11 |             52 |         4.73 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                     |               14 |             52 |         3.71 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                     |               15 |             52 |         3.47 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                     |                9 |             52 |         5.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                     |               12 |             52 |         4.33 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                 |                                                                                                                                                                                                                                                     |                9 |             52 |         5.78 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                     |               15 |             52 |         3.47 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/grp_awgn_imag3_fu_377_ap_ready                                                                                                                                                                                                       | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                       |               13 |             54 |         4.15 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/grp_awgn_imag2_fu_351_ap_ready                                                                                                                                                                                                       | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                        |               16 |             56 |         3.50 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_430_in                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                     |               21 |             57 |         2.71 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/ctrl_in_V_0_load_B                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                     |               12 |             58 |         4.83 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/chan_ctrl_out_V_1_load_B                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                     |               21 |             58 |         2.76 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/ctrl_in_V_0_load_A                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                     |               12 |             58 |         4.83 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/chan_ctrl_out_V_1_payload_A[63]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                     |               21 |             58 |         2.76 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                     |               10 |             63 |         6.30 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/grp_awgn_real3_fu_364_ap_ready                                                                                                                                                                                                       | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                       |               15 |             63 |         4.20 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/p_3_reg_2780                                                                                                                                                                                                                                                      | project_1_i/stats/inst/p_3_reg_278                                                                                                                                                                                                                  |                8 |             64 |         8.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/hard_data_out_V_data_V_1_load_B                                                                                                                                                                                                                             | project_1_i/data_source/inst/hard_data_out_V_data_V_1_payload_B[127]_i_1_n_0                                                                                                                                                                        |               19 |             64 |         3.37 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/chan_ctrl_reg/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                     |               16 |             64 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/chan_ctrl_reg/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                     |               17 |             64 |         3.76 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        | project_1_i/dac_source_i/inst/slv_rdata[15]_i_1__2_n_0                                                                                                                                                                                              |               33 |             64 |         1.94 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/hard_data_out_V_data_V_1_payload_A[127]_i_2_n_0                                                                                                                                                                                                             | project_1_i/data_source/inst/hard_data_out_V_data_V_1_payload_A[127]_i_1_n_0                                                                                                                                                                        |               16 |             64 |         4.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/grp_awgn_real3_fu_364_ap_ready                                                                                                                                                                                                       | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                       |               14 |             65 |         4.64 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                     |               35 |             69 |         1.97 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                               |                                                                                                                                                                                                                                                     |               26 |             69 |         2.65 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                     |               35 |             69 |         1.97 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]              |                                                                                                                                                                                                                                                     |               19 |             69 |         3.63 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]               |                                                                                                                                                                                                                                                     |               24 |             69 |         2.88 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                     |               24 |             69 |         2.88 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                          |                                                                                                                                                                                                                                                     |               18 |             69 |         3.83 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                           |                                                                                                                                                                                                                                                     |               20 |             69 |         3.45 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func2_fu_486/demod2_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                     |               18 |             70 |         3.89 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                     |               17 |             70 |         4.12 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                     |               14 |             70 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func3_fu_508/demod3_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                     |               17 |             70 |         4.12 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                        |               15 |             72 |         4.80 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/grp_awgn_real1_fu_312_ap_ready                                                                                                                                                                                                       | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                        |               14 |             73 |         5.21 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/grp_awgn_imag3_fu_377_ap_ready                                                                                                                                                                                                       | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                       |               18 |             74 |         4.11 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_GRADIENT_V_0_1_reg_25510                                                                                                                                                                                                            |                                                                                                                                                                                                                                                     |               15 |             80 |         5.33 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func2_fu_486/demod2_GRADIENT_V_0_1_reg_25510                                                                                                                                                                                                            |                                                                                                                                                                                                                                                     |               16 |             80 |         5.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func3_fu_508/demod3_GRADIENT_V_0_1_reg_25510                                                                                                                                                                                                            |                                                                                                                                                                                                                                                     |               21 |             80 |         3.81 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_1_reg_25510                                                                                                                                                                                                            |                                                                                                                                                                                                                                                     |               25 |             80 |         3.20 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/grp_awgn_imag1_fu_325_ap_ready                                                                                                                                                                                                       | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                        |               18 |             88 |         4.89 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                        |               20 |             88 |         4.40 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               27 |             91 |         3.37 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |               37 |             91 |         2.46 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                               | project_1_i/rst_clk_wiz_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                             |               30 |             91 |         3.03 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                 | project_1_i/rst_clk_wiz_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                             |               32 |             91 |         2.84 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                        |               25 |             93 |         3.72 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_imag4_fu_403/grp_awgn_imag4_fu_403_ap_ready                                                                                                                                                                                                       | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                        |               23 |             94 |         4.09 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                  |                                                                                                                                                                                                                                                     |                6 |             96 |        16.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                   |                                                                                                                                                                                                                                                     |                6 |             96 |        16.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/enc_add_keep/inst/din_V_data_V_0_payload_A[127]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                     |               28 |             96 |         3.43 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/enc_add_keep/inst/din_V_data_V_0_load_B                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                     |               28 |             96 |         3.43 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/ap_condition_902                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                     |               35 |             96 |         2.74 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/hard_data_V_V_0_load_A                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                     |               33 |             96 |         2.91 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/hard_data_V_V_0_load_B                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                     |               31 |             96 |         3.10 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/p_3_reg_2810                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                     |               54 |             96 |         1.78 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/enc_add_keep/inst/dout_V_data_V_1_load_B                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                     |               29 |             96 |         3.31 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/enc_add_keep/inst/dout_V_data_V_1_payload_A[127]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                     |               29 |             96 |         3.31 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/p_Val2_10_reg_16210                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                     |               34 |            112 |         3.29 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/grp_awgn_real2_fu_338_ap_ready                                                                                                                                                                                                       | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                       |               20 |            113 |         5.65 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_real4_fu_390/grp_awgn_real4_fu_390_ap_ready                                                                                                                                                                                                       | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                       |               20 |            114 |         5.70 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/p_6_fu_2140                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                     |               40 |            116 |         2.90 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/dec_add_keep/inst/din_V_data_V_0_payload_A[127]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                     |               34 |            128 |         3.76 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/error_data_V_data_V_0_load_A                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                     |               65 |            128 |         1.97 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/dec_add_keep/inst/dout_V_data_V_1_payload_A[127]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                     |               34 |            128 |         3.76 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/hard_data_V_data_V_1_load_B                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                     |               48 |            128 |         2.67 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/hard_data_V_data_V_1_load_A                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                     |               50 |            128 |         2.56 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/grp_operator_s_fu_337/grp_operator_s_fu_337_ap_ready                                                                                                                                                                                                        | project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                       |               25 |            128 |         5.12 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/ap_NS_fsm143_out                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                     |               16 |            128 |         8.00 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/src_data_V_V_0_load_B                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                     |               62 |            128 |         2.06 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/src_data_V_V_0_load_A                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                     |               62 |            128 |         2.06 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/hard_data_V_data_V_0_load_B                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                     |               70 |            128 |         1.83 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_Val2_s_fu_390[151]_i_2_n_0                                                                                                                                                                                                                                      | project_1_i/demod/inst/p_Val2_s_fu_390[151]_i_1_n_0                                                                                                                                                                                                 |               58 |            128 |         2.21 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/hard_data_V_data_V_0_load_A                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                     |               70 |            128 |         1.83 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/dec_add_keep/inst/din_V_data_V_0_load_B                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                     |               34 |            128 |         3.76 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/error_data_V_data_V_0_load_B                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                     |               65 |            128 |         1.97 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/dec_add_keep/inst/dout_V_data_V_1_load_B                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                     |               34 |            128 |         3.76 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/hard_data_reg/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                     |               29 |            129 |         4.45 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/hard_data_reg/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[144]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                     |               29 |            129 |         4.45 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/p_328_in                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                     |               48 |            130 |         2.71 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                          |               33 |            136 |         4.12 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                          |                                                                                                                                                                                                                                                     |               35 |            144 |         4.11 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]              |                                                                                                                                                                                                                                                     |               21 |            144 |         6.86 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]               |                                                                                                                                                                                                                                                     |               25 |            147 |         5.88 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                           |                                                                                                                                                                                                                                                     |               24 |            147 |         6.12 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_NS_fsm1                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                     |               53 |            166 |         3.13 |
|  project_1_i/clk_wiz/inst/clk_out3 | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                   |                                                                                                                                                                                                                                                     |               11 |            176 |        16.00 |
|  project_1_i/PS_0/inst/pl_clk0     | project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                  |                                                                                                                                                                                                                                                     |               11 |            176 |        16.00 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          | project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                        |               34 |            176 |         5.18 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/grp_num_diff_fu_333/grp_num_diff_fu_325_ap_ce                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                     |               40 |            186 |         4.65 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                                                                                             |                                                                                                                                                                                                                                                     |              136 |            192 |         1.41 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/p_81_in                                                                                                                                                                                                                                                           | project_1_i/stats/inst/top_CNTRL_s_axi_U/p_1_reg_239                                                                                                                                                                                                |               29 |            192 |         6.62 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/soft_data_V_data_V_1_load_B                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                     |               73 |            192 |         2.63 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/soft_data_V_data_V_1_load_A                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                     |               74 |            192 |         2.59 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data[383]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                     |              125 |            192 |         1.54 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[767]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                     |              115 |            192 |         1.67 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data[575]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                     |              137 |            192 |         1.40 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/Q[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                     |              146 |            216 |         1.48 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_NS_fsm149_out                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                     |               71 |            224 |         3.15 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/Range1_all_ones_11_1_reg_179480                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                     |               88 |            248 |         2.82 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/llr_reshape/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data                                                                                                                                                                                                          |                                                                                                                                                                                                                                                     |              190 |            257 |         1.35 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          | project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                   |              100 |            266 |         2.66 |
|  project_1_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                     |              170 |            304 |         1.79 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/underflow_36_4_reg_19209[0]_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                     |              111 |            316 |         2.85 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/CEB2                                                                                                                                                               |                                                                                                                                                                                                                                                     |               87 |            573 |         6.59 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/soft_data_V_data_V_1_state_reg[1]                                                                                                                                                         |                                                                                                                                                                                                                                                     |              205 |            734 |         3.58 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/llr_reshape/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_last                                                                                                                                                                                                          |                                                                                                                                                                                                                                                     |              291 |            768 |         2.64 |
|  project_1_i/PS_0/inst/pl_clk0     |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                     |              248 |            956 |         3.85 |
|  project_1_i/clk_wiz/inst/clk_out3 |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                     |              244 |           1018 |         4.17 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U71/demod_4x_mul_mul_lbW_DSP48_3_U/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                     |              487 |           3216 |         6.60 |
|  project_1_i/clk_wiz/inst/clk_out2 | project_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/mod_and_chan_4x_mjbC_U22/mod_and_chan_4x_mjbC_MulnS_0_U/CEA1                                                                                                                                                                         |                                                                                                                                                                                                                                                     |              556 |           4608 |         8.29 |
+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


