Classic Timing Analyzer report for ProjetoCPU
Sat Oct 19 13:17:24 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+---------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                           ; To                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+---------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 17.357 ns                        ; Controle:inst4|ALUSrcA[1]      ; S[30]                           ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 72.20 MHz ( period = 13.850 ns ) ; LS:inst14|LSOut[10]            ; Banco_reg:Reg_Control|Reg27[10] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:B_Control|Saida[0] ; SS:inst15|toWriteData[0]        ; clk        ; clk      ; 187          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                ;                                 ;            ;          ; 187          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+---------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S30F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                     ; To                                                                                                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 72.20 MHz ( period = 13.850 ns )                    ; LS:inst14|LSOut[10]                      ; Banco_reg:Reg_Control|Reg27[10]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.415 ns                ;
; N/A                                     ; 72.22 MHz ( period = 13.846 ns )                    ; LS:inst14|LSOut[30]                      ; Banco_reg:Reg_Control|Reg3[30]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.423 ns                ;
; N/A                                     ; 72.34 MHz ( period = 13.824 ns )                    ; LS:inst14|LSOut[23]                      ; Banco_reg:Reg_Control|Reg8[23]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.412 ns                ;
; N/A                                     ; 73.06 MHz ( period = 13.688 ns )                    ; LS:inst14|LSOut[15]                      ; Banco_reg:Reg_Control|Reg31[15]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.332 ns                ;
; N/A                                     ; 73.20 MHz ( period = 13.662 ns )                    ; LS:inst14|LSOut[18]                      ; Banco_reg:Reg_Control|Reg21[18]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; 73.24 MHz ( period = 13.654 ns )                    ; LS:inst14|LSOut[18]                      ; Banco_reg:Reg_Control|Reg17[18]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.341 ns                ;
; N/A                                     ; 73.30 MHz ( period = 13.643 ns )                    ; Registrador:A_Control|Saida[2]           ; div:inst11|resultLo[31]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.448 ns               ;
; N/A                                     ; 73.37 MHz ( period = 13.630 ns )                    ; Registrador:B_Control|Saida[1]           ; div:inst11|resultLo[31]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.425 ns               ;
; N/A                                     ; 73.39 MHz ( period = 13.626 ns )                    ; LS:inst14|LSOut[18]                      ; Banco_reg:Reg_Control|Reg16[18]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.309 ns                ;
; N/A                                     ; 73.40 MHz ( period = 13.624 ns )                    ; Registrador:A_Control|Saida[2]           ; div:inst11|resultLo[30]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.429 ns               ;
; N/A                                     ; 73.41 MHz ( period = 13.622 ns )                    ; LS:inst14|LSOut[18]                      ; Banco_reg:Reg_Control|Reg0[18]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.307 ns                ;
; N/A                                     ; 73.42 MHz ( period = 13.620 ns )                    ; LS:inst14|LSOut[18]                      ; Banco_reg:Reg_Control|Reg8[18]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.306 ns                ;
; N/A                                     ; 73.47 MHz ( period = 13.611 ns )                    ; Registrador:B_Control|Saida[1]           ; div:inst11|resultLo[30]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.406 ns               ;
; N/A                                     ; 73.70 MHz ( period = 13.569 ns )                    ; Registrador:B_Control|Saida[27]          ; div:inst11|resultLo[31]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.359 ns               ;
; N/A                                     ; 73.80 MHz ( period = 13.550 ns )                    ; Registrador:B_Control|Saida[27]          ; div:inst11|resultLo[30]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.340 ns               ;
; N/A                                     ; 73.84 MHz ( period = 13.542 ns )                    ; LS:inst14|LSOut[3]                       ; Banco_reg:Reg_Control|Reg7[3]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.289 ns                ;
; N/A                                     ; 73.88 MHz ( period = 13.535 ns )                    ; Registrador:A_Control|Saida[2]           ; div:inst11|resultLo[29]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.347 ns               ;
; N/A                                     ; 73.91 MHz ( period = 13.530 ns )                    ; LS:inst14|LSOut[22]                      ; Banco_reg:Reg_Control|Reg5[22]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.244 ns                ;
; N/A                                     ; 73.95 MHz ( period = 13.522 ns )                    ; Registrador:B_Control|Saida[1]           ; div:inst11|resultLo[29]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.324 ns               ;
; N/A                                     ; 73.98 MHz ( period = 13.518 ns )                    ; LS:inst14|LSOut[22]                      ; Banco_reg:Reg_Control|Reg1[22]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.238 ns                ;
; N/A                                     ; 74.18 MHz ( period = 13.481 ns )                    ; Registrador:B_Control|Saida[0]           ; div:inst11|resultLo[31]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.278 ns               ;
; N/A                                     ; 74.25 MHz ( period = 13.468 ns )                    ; Registrador:A_Control|Saida[2]           ; div:inst11|resultLo[28]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.288 ns               ;
; N/A                                     ; 74.28 MHz ( period = 13.462 ns )                    ; Registrador:B_Control|Saida[0]           ; div:inst11|resultLo[30]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.259 ns               ;
; N/A                                     ; 74.29 MHz ( period = 13.461 ns )                    ; Registrador:B_Control|Saida[27]          ; div:inst11|resultLo[29]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.258 ns               ;
; N/A                                     ; 74.32 MHz ( period = 13.455 ns )                    ; Registrador:B_Control|Saida[1]           ; div:inst11|resultLo[28]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.265 ns               ;
; N/A                                     ; 74.38 MHz ( period = 13.444 ns )                    ; Registrador:A_Control|Saida[2]           ; div:inst11|resultLo[26]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.262 ns               ;
; N/A                                     ; 74.39 MHz ( period = 13.443 ns )                    ; Registrador:B_Control|Saida[20]          ; div:inst11|resultLo[31]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.240 ns               ;
; N/A                                     ; 74.42 MHz ( period = 13.437 ns )                    ; Registrador:B_Control|Saida[18]          ; div:inst11|resultLo[31]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.217 ns               ;
; N/A                                     ; 74.43 MHz ( period = 13.436 ns )                    ; Registrador:B_Control|Saida[14]          ; div:inst11|resultLo[31]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.216 ns               ;
; N/A                                     ; 74.45 MHz ( period = 13.431 ns )                    ; Registrador:B_Control|Saida[1]           ; div:inst11|resultLo[26]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.239 ns               ;
; N/A                                     ; 74.46 MHz ( period = 13.430 ns )                    ; LS:inst14|LSOut[10]                      ; Banco_reg:Reg_Control|Reg11[10]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.207 ns                ;
; N/A                                     ; 74.49 MHz ( period = 13.424 ns )                    ; Registrador:B_Control|Saida[20]          ; div:inst11|resultLo[30]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.221 ns               ;
; N/A                                     ; 74.50 MHz ( period = 13.422 ns )                    ; Registrador:A_Control|Saida[2]           ; div:inst11|resultLo[27]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.246 ns               ;
; N/A                                     ; 74.51 MHz ( period = 13.421 ns )                    ; Registrador:B_Control|Saida[4]           ; div:inst11|resultLo[31]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.224 ns               ;
; N/A                                     ; 74.53 MHz ( period = 13.418 ns )                    ; Registrador:B_Control|Saida[18]          ; div:inst11|resultLo[30]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.198 ns               ;
; N/A                                     ; 74.53 MHz ( period = 13.417 ns )                    ; Registrador:B_Control|Saida[14]          ; div:inst11|resultLo[30]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.197 ns               ;
; N/A                                     ; 74.56 MHz ( period = 13.412 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg28[21]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.007 ns                ;
; N/A                                     ; 74.57 MHz ( period = 13.410 ns )                    ; Registrador:B_Control|Saida[6]           ; div:inst11|resultLo[31]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.207 ns               ;
; N/A                                     ; 74.58 MHz ( period = 13.409 ns )                    ; Registrador:B_Control|Saida[1]           ; div:inst11|resultLo[27]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.223 ns               ;
; N/A                                     ; 74.59 MHz ( period = 13.406 ns )                    ; LS:inst14|LSOut[0]                       ; Banco_reg:Reg_Control|Reg23[0]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.229 ns                ;
; N/A                                     ; 74.62 MHz ( period = 13.402 ns )                    ; Registrador:B_Control|Saida[4]           ; div:inst11|resultLo[30]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.205 ns               ;
; N/A                                     ; 74.66 MHz ( period = 13.394 ns )                    ; Registrador:B_Control|Saida[27]          ; div:inst11|resultLo[28]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.199 ns               ;
; N/A                                     ; 74.68 MHz ( period = 13.391 ns )                    ; Registrador:B_Control|Saida[6]           ; div:inst11|resultLo[30]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.188 ns               ;
; N/A                                     ; 74.78 MHz ( period = 13.373 ns )                    ; Registrador:B_Control|Saida[0]           ; div:inst11|resultLo[29]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.177 ns               ;
; N/A                                     ; 74.78 MHz ( period = 13.372 ns )                    ; LS:inst14|LSOut[18]                      ; Banco_reg:Reg_Control|Reg31[18]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.175 ns                ;
; N/A                                     ; 74.79 MHz ( period = 13.370 ns )                    ; Registrador:B_Control|Saida[27]          ; div:inst11|resultLo[26]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.173 ns               ;
; N/A                                     ; 74.84 MHz ( period = 13.362 ns )                    ; LS:inst14|LSOut[0]                       ; Banco_reg:Reg_Control|Reg25[0]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.198 ns                ;
; N/A                                     ; 74.85 MHz ( period = 13.360 ns )                    ; LS:inst14|LSOut[0]                       ; Banco_reg:Reg_Control|Reg11[0]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.197 ns                ;
; N/A                                     ; 74.85 MHz ( period = 13.360 ns )                    ; LS:inst14|LSOut[24]                      ; Banco_reg:Reg_Control|Reg14[24]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.178 ns                ;
; N/A                                     ; 74.87 MHz ( period = 13.356 ns )                    ; LS:inst14|LSOut[18]                      ; Banco_reg:Reg_Control|Reg3[18]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.164 ns                ;
; N/A                                     ; 74.90 MHz ( period = 13.351 ns )                    ; Registrador:B_Control|Saida[17]          ; div:inst11|resultLo[31]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.131 ns               ;
; N/A                                     ; 74.92 MHz ( period = 13.348 ns )                    ; LS:inst14|LSOut[0]                       ; Banco_reg:Reg_Control|Reg29[0]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.191 ns                ;
; N/A                                     ; 74.92 MHz ( period = 13.348 ns )                    ; Registrador:B_Control|Saida[27]          ; div:inst11|resultLo[27]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.157 ns               ;
; N/A                                     ; 74.93 MHz ( period = 13.346 ns )                    ; Registrador:A_Control|Saida[3]           ; div:inst11|resultLo[31]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.152 ns               ;
; N/A                                     ; 74.94 MHz ( period = 13.344 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg19[21]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.972 ns                ;
; N/A                                     ; 74.99 MHz ( period = 13.335 ns )                    ; Registrador:B_Control|Saida[20]          ; div:inst11|resultLo[29]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.139 ns               ;
; N/A                                     ; 75.00 MHz ( period = 13.333 ns )                    ; Registrador:B_Control|Saida[25]          ; div:inst11|resultLo[31]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.124 ns               ;
; N/A                                     ; 75.01 MHz ( period = 13.332 ns )                    ; Registrador:B_Control|Saida[17]          ; div:inst11|resultLo[30]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.112 ns               ;
; N/A                                     ; 75.02 MHz ( period = 13.329 ns )                    ; Registrador:B_Control|Saida[18]          ; div:inst11|resultLo[29]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.116 ns               ;
; N/A                                     ; 75.03 MHz ( period = 13.328 ns )                    ; Registrador:B_Control|Saida[14]          ; div:inst11|resultLo[29]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.115 ns               ;
; N/A                                     ; 75.04 MHz ( period = 13.327 ns )                    ; Registrador:A_Control|Saida[3]           ; div:inst11|resultLo[30]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.133 ns               ;
; N/A                                     ; 75.08 MHz ( period = 13.320 ns )                    ; Registrador:A_Control|Saida[4]           ; div:inst11|resultLo[31]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.126 ns               ;
; N/A                                     ; 75.11 MHz ( period = 13.314 ns )                    ; Registrador:B_Control|Saida[25]          ; div:inst11|resultLo[30]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.105 ns               ;
; N/A                                     ; 75.11 MHz ( period = 13.313 ns )                    ; Registrador:B_Control|Saida[4]           ; div:inst11|resultLo[29]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.123 ns               ;
; N/A                                     ; 75.14 MHz ( period = 13.308 ns )                    ; Registrador:A_Control|Saida[5]~DUPLICATE ; div:inst11|resultLo[31]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.114 ns               ;
; N/A                                     ; 75.15 MHz ( period = 13.306 ns )                    ; Registrador:B_Control|Saida[0]           ; div:inst11|resultLo[28]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.118 ns               ;
; N/A                                     ; 75.18 MHz ( period = 13.302 ns )                    ; Registrador:B_Control|Saida[6]           ; div:inst11|resultLo[29]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.106 ns               ;
; N/A                                     ; 75.18 MHz ( period = 13.301 ns )                    ; Registrador:A_Control|Saida[4]           ; div:inst11|resultLo[30]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.107 ns               ;
; N/A                                     ; 75.25 MHz ( period = 13.289 ns )                    ; Registrador:A_Control|Saida[5]~DUPLICATE ; div:inst11|resultLo[30]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.095 ns               ;
; N/A                                     ; 75.28 MHz ( period = 13.284 ns )                    ; Registrador:B_Control|Saida[16]          ; div:inst11|resultLo[31]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.064 ns               ;
; N/A                                     ; 75.29 MHz ( period = 13.282 ns )                    ; Registrador:B_Control|Saida[0]           ; div:inst11|resultLo[26]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.092 ns               ;
; N/A                                     ; 75.30 MHz ( period = 13.280 ns )                    ; LS:inst14|LSOut[18]                      ; Banco_reg:Reg_Control|Reg28[18]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.114 ns                ;
; N/A                                     ; 75.31 MHz ( period = 13.278 ns )                    ; Registrador:B_Control|Saida[2]           ; div:inst11|resultLo[31]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.083 ns               ;
; N/A                                     ; 75.36 MHz ( period = 13.270 ns )                    ; LS:inst14|LSOut[9]                       ; Banco_reg:Reg_Control|Reg8[9]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.108 ns                ;
; N/A                                     ; 75.37 MHz ( period = 13.268 ns )                    ; Registrador:B_Control|Saida[20]          ; div:inst11|resultLo[28]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.080 ns               ;
; N/A                                     ; 75.39 MHz ( period = 13.265 ns )                    ; Registrador:B_Control|Saida[16]          ; div:inst11|resultLo[30]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.045 ns               ;
; N/A                                     ; 75.40 MHz ( period = 13.262 ns )                    ; Registrador:B_Control|Saida[18]          ; div:inst11|resultLo[28]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.057 ns               ;
; N/A                                     ; 75.41 MHz ( period = 13.261 ns )                    ; Registrador:B_Control|Saida[14]          ; div:inst11|resultLo[28]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.056 ns               ;
; N/A                                     ; 75.41 MHz ( period = 13.260 ns )                    ; Registrador:B_Control|Saida[0]           ; div:inst11|resultLo[27]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.076 ns               ;
; N/A                                     ; 75.42 MHz ( period = 13.259 ns )                    ; Registrador:B_Control|Saida[2]           ; div:inst11|resultLo[30]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.064 ns               ;
; N/A                                     ; 75.46 MHz ( period = 13.252 ns )                    ; LS:inst14|LSOut[15]                      ; Banco_reg:Reg_Control|Reg27[15]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.116 ns                ;
; N/A                                     ; 75.48 MHz ( period = 13.248 ns )                    ; LS:inst14|LSOut[18]                      ; Banco_reg:Reg_Control|Reg14[18]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.119 ns                ;
; N/A                                     ; 75.48 MHz ( period = 13.248 ns )                    ; LS:inst14|LSOut[18]                      ; Banco_reg:Reg_Control|Reg12[18]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.114 ns                ;
; N/A                                     ; 75.49 MHz ( period = 13.246 ns )                    ; LS:inst14|LSOut[18]                      ; Banco_reg:Reg_Control|Reg20[18]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.113 ns                ;
; N/A                                     ; 75.49 MHz ( period = 13.246 ns )                    ; LS:inst14|LSOut[18]                      ; Banco_reg:Reg_Control|Reg4[18]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.113 ns                ;
; N/A                                     ; 75.49 MHz ( period = 13.246 ns )                    ; Registrador:B_Control|Saida[4]           ; div:inst11|resultLo[28]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.064 ns               ;
; N/A                                     ; 75.51 MHz ( period = 13.244 ns )                    ; Registrador:B_Control|Saida[20]          ; div:inst11|resultLo[26]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.054 ns               ;
; N/A                                     ; 75.51 MHz ( period = 13.243 ns )                    ; Registrador:B_Control|Saida[17]          ; div:inst11|resultLo[29]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.030 ns               ;
; N/A                                     ; 75.54 MHz ( period = 13.238 ns )                    ; Registrador:A_Control|Saida[3]           ; div:inst11|resultLo[29]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.051 ns               ;
; N/A                                     ; 75.54 MHz ( period = 13.238 ns )                    ; Registrador:B_Control|Saida[18]          ; div:inst11|resultLo[26]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.031 ns               ;
; N/A                                     ; 75.55 MHz ( period = 13.237 ns )                    ; Registrador:B_Control|Saida[14]          ; div:inst11|resultLo[26]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.030 ns               ;
; N/A                                     ; 75.56 MHz ( period = 13.235 ns )                    ; Registrador:B_Control|Saida[6]           ; div:inst11|resultLo[28]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.047 ns               ;
; N/A                                     ; 75.57 MHz ( period = 13.232 ns )                    ; LS:inst14|LSOut[10]                      ; Banco_reg:Reg_Control|Reg3[10]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.080 ns                ;
; N/A                                     ; 75.57 MHz ( period = 13.232 ns )                    ; LS:inst14|LSOut[13]                      ; Banco_reg:Reg_Control|Reg11[13]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.064 ns                ;
; N/A                                     ; 75.57 MHz ( period = 13.232 ns )                    ; LS:inst14|LSOut[13]                      ; Banco_reg:Reg_Control|Reg15[13]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.064 ns                ;
; N/A                                     ; 75.61 MHz ( period = 13.225 ns )                    ; Registrador:B_Control|Saida[25]          ; div:inst11|resultLo[29]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.023 ns               ;
; N/A                                     ; 75.63 MHz ( period = 13.222 ns )                    ; LS:inst14|LSOut[18]                      ; Banco_reg:Reg_Control|Reg9[18]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.117 ns                ;
; N/A                                     ; 75.63 MHz ( period = 13.222 ns )                    ; Registrador:B_Control|Saida[20]          ; div:inst11|resultLo[27]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.038 ns               ;
; N/A                                     ; 75.63 MHz ( period = 13.222 ns )                    ; Registrador:B_Control|Saida[4]           ; div:inst11|resultLo[26]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.038 ns               ;
; N/A                                     ; 75.64 MHz ( period = 13.220 ns )                    ; LS:inst14|LSOut[18]                      ; Banco_reg:Reg_Control|Reg23[18]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.116 ns                ;
; N/A                                     ; 75.67 MHz ( period = 13.216 ns )                    ; LS:inst14|LSOut[0]                       ; Banco_reg:Reg_Control|Reg14[0]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.132 ns                ;
; N/A                                     ; 75.67 MHz ( period = 13.216 ns )                    ; Registrador:B_Control|Saida[18]          ; div:inst11|resultLo[27]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.015 ns               ;
; N/A                                     ; 75.67 MHz ( period = 13.215 ns )                    ; Registrador:B_Control|Saida[14]          ; div:inst11|resultLo[27]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.014 ns               ;
; N/A                                     ; 75.68 MHz ( period = 13.214 ns )                    ; LS:inst14|LSOut[0]                       ; Banco_reg:Reg_Control|Reg22[0]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.131 ns                ;
; N/A                                     ; 75.68 MHz ( period = 13.214 ns )                    ; LS:inst14|LSOut[0]                       ; Banco_reg:Reg_Control|Reg30[0]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.131 ns                ;
; N/A                                     ; 75.69 MHz ( period = 13.212 ns )                    ; Registrador:A_Control|Saida[4]           ; div:inst11|resultLo[29]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.025 ns               ;
; N/A                                     ; 75.69 MHz ( period = 13.211 ns )                    ; Registrador:B_Control|Saida[6]           ; div:inst11|resultLo[26]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.021 ns               ;
; N/A                                     ; 75.71 MHz ( period = 13.209 ns )                    ; Registrador:B_Control|Saida[15]          ; div:inst11|resultLo[31]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.989 ns               ;
; N/A                                     ; 75.72 MHz ( period = 13.206 ns )                    ; LS:inst14|LSOut[18]                      ; Banco_reg:Reg_Control|Reg13[18]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.109 ns                ;
; N/A                                     ; 75.73 MHz ( period = 13.205 ns )                    ; Registrador:A_Control|Saida[2]           ; div:inst11|resultLo[21]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.014 ns               ;
; N/A                                     ; 75.75 MHz ( period = 13.202 ns )                    ; Registrador:B_Control|Saida[26]          ; div:inst11|resultLo[31]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.999 ns               ;
; N/A                                     ; 75.75 MHz ( period = 13.201 ns )                    ; Registrador:B_Control|Saida[7]~DUPLICATE ; div:inst11|resultLo[31]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.981 ns               ;
; N/A                                     ; 75.76 MHz ( period = 13.200 ns )                    ; Registrador:A_Control|Saida[5]~DUPLICATE ; div:inst11|resultLo[29]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.013 ns               ;
; N/A                                     ; 75.76 MHz ( period = 13.200 ns )                    ; Registrador:B_Control|Saida[4]           ; div:inst11|resultLo[27]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.022 ns               ;
; N/A                                     ; 75.76 MHz ( period = 13.199 ns )                    ; Registrador:A_Control|Saida[6]           ; div:inst11|resultLo[31]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.996 ns               ;
; N/A                                     ; 75.80 MHz ( period = 13.192 ns )                    ; Registrador:B_Control|Saida[1]           ; div:inst11|resultLo[21]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.991 ns               ;
; N/A                                     ; 75.82 MHz ( period = 13.190 ns )                    ; Registrador:B_Control|Saida[15]          ; div:inst11|resultLo[30]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.970 ns               ;
; N/A                                     ; 75.82 MHz ( period = 13.190 ns )                    ; Registrador:A_Control|Saida[2]           ; div:inst11|resultLo[18]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.989 ns               ;
; N/A                                     ; 75.82 MHz ( period = 13.189 ns )                    ; Registrador:B_Control|Saida[6]           ; div:inst11|resultLo[27]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 13.005 ns               ;
; N/A                                     ; 75.83 MHz ( period = 13.188 ns )                    ; LS:inst14|LSOut[11]                      ; Banco_reg:Reg_Control|Reg14[11]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.089 ns                ;
; N/A                                     ; 75.84 MHz ( period = 13.186 ns )                    ; LS:inst14|LSOut[11]                      ; Banco_reg:Reg_Control|Reg28[11]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.080 ns                ;
; N/A                                     ; 75.86 MHz ( period = 13.183 ns )                    ; Registrador:B_Control|Saida[26]          ; div:inst11|resultLo[30]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.980 ns               ;
; N/A                                     ; 75.86 MHz ( period = 13.182 ns )                    ; Registrador:B_Control|Saida[7]~DUPLICATE ; div:inst11|resultLo[30]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.962 ns               ;
; N/A                                     ; 75.87 MHz ( period = 13.180 ns )                    ; Registrador:A_Control|Saida[6]           ; div:inst11|resultLo[30]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.977 ns               ;
; N/A                                     ; 75.89 MHz ( period = 13.177 ns )                    ; Registrador:B_Control|Saida[1]           ; div:inst11|resultLo[18]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.966 ns               ;
; N/A                                     ; 75.90 MHz ( period = 13.176 ns )                    ; LS:inst14|LSOut[15]                      ; Banco_reg:Reg_Control|Reg3[15]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.073 ns                ;
; N/A                                     ; 75.90 MHz ( period = 13.176 ns )                    ; Registrador:B_Control|Saida[16]          ; div:inst11|resultLo[29]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.963 ns               ;
; N/A                                     ; 75.90 MHz ( period = 13.176 ns )                    ; Registrador:B_Control|Saida[17]          ; div:inst11|resultLo[28]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.971 ns               ;
; N/A                                     ; 75.91 MHz ( period = 13.173 ns )                    ; Registrador:B_Control|Saida[11]          ; div:inst11|resultLo[31]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.953 ns               ;
; N/A                                     ; 75.92 MHz ( period = 13.171 ns )                    ; Registrador:A_Control|Saida[3]           ; div:inst11|resultLo[28]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.992 ns               ;
; N/A                                     ; 75.93 MHz ( period = 13.170 ns )                    ; Registrador:B_Control|Saida[2]           ; div:inst11|resultLo[29]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.982 ns               ;
; N/A                                     ; 76.00 MHz ( period = 13.158 ns )                    ; Registrador:B_Control|Saida[25]          ; div:inst11|resultLo[28]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.964 ns               ;
; N/A                                     ; 76.01 MHz ( period = 13.157 ns )                    ; Registrador:B_Control|Saida[22]          ; div:inst11|resultLo[31]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.933 ns               ;
; N/A                                     ; 76.01 MHz ( period = 13.157 ns )                    ; Registrador:B_Control|Saida[8]           ; div:inst11|resultLo[31]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.933 ns               ;
; N/A                                     ; 76.01 MHz ( period = 13.156 ns )                    ; LS:inst14|LSOut[13]                      ; Banco_reg:Reg_Control|Reg29[13]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.053 ns                ;
; N/A                                     ; 76.02 MHz ( period = 13.154 ns )                    ; Registrador:B_Control|Saida[11]          ; div:inst11|resultLo[30]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.934 ns               ;
; N/A                                     ; 76.02 MHz ( period = 13.154 ns )                    ; Registrador:B_Control|Saida[29]          ; div:inst11|resultLo[31]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.934 ns               ;
; N/A                                     ; 76.03 MHz ( period = 13.152 ns )                    ; Registrador:B_Control|Saida[17]          ; div:inst11|resultLo[26]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.945 ns               ;
; N/A                                     ; 76.06 MHz ( period = 13.148 ns )                    ; LS:inst14|LSOut[18]                      ; Banco_reg:Reg_Control|Reg19[18]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.047 ns                ;
; N/A                                     ; 76.06 MHz ( period = 13.147 ns )                    ; Registrador:A_Control|Saida[3]           ; div:inst11|resultLo[26]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.966 ns               ;
; N/A                                     ; 76.07 MHz ( period = 13.146 ns )                    ; LS:inst14|LSOut[13]                      ; Banco_reg:Reg_Control|Reg25[13]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.048 ns                ;
; N/A                                     ; 76.07 MHz ( period = 13.146 ns )                    ; LS:inst14|LSOut[22]                      ; Banco_reg:Reg_Control|Reg28[22]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.040 ns                ;
; N/A                                     ; 76.07 MHz ( period = 13.145 ns )                    ; Registrador:A_Control|Saida[4]           ; div:inst11|resultLo[28]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.966 ns               ;
; N/A                                     ; 76.10 MHz ( period = 13.140 ns )                    ; LS:inst14|LSOut[3]                       ; Banco_reg:Reg_Control|Reg15[3]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.086 ns                ;
; N/A                                     ; 76.10 MHz ( period = 13.140 ns )                    ; LS:inst14|LSOut[12]                      ; Banco_reg:Reg_Control|Reg26[12]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.077 ns                ;
; N/A                                     ; 76.10 MHz ( period = 13.140 ns )                    ; LS:inst14|LSOut[18]                      ; Banco_reg:Reg_Control|Reg7[18]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.070 ns                ;
; N/A                                     ; 76.12 MHz ( period = 13.138 ns )                    ; LS:inst14|LSOut[18]                      ; Banco_reg:Reg_Control|Reg29[18]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.047 ns                ;
; N/A                                     ; 76.12 MHz ( period = 13.138 ns )                    ; Registrador:B_Control|Saida[22]          ; div:inst11|resultLo[30]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.914 ns               ;
; N/A                                     ; 76.12 MHz ( period = 13.138 ns )                    ; Registrador:B_Control|Saida[8]           ; div:inst11|resultLo[30]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.914 ns               ;
; N/A                                     ; 76.13 MHz ( period = 13.135 ns )                    ; Registrador:B_Control|Saida[29]          ; div:inst11|resultLo[30]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.915 ns               ;
; N/A                                     ; 76.13 MHz ( period = 13.135 ns )                    ; Registrador:B_Control|Saida[3]           ; div:inst11|resultLo[31]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.950 ns               ;
; N/A                                     ; 76.14 MHz ( period = 13.134 ns )                    ; Registrador:B_Control|Saida[25]          ; div:inst11|resultLo[26]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.938 ns               ;
; N/A                                     ; 76.14 MHz ( period = 13.133 ns )                    ; Registrador:A_Control|Saida[5]~DUPLICATE ; div:inst11|resultLo[28]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.954 ns               ;
; N/A                                     ; 76.16 MHz ( period = 13.131 ns )                    ; Registrador:B_Control|Saida[24]          ; div:inst11|resultLo[31]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.922 ns               ;
; N/A                                     ; 76.16 MHz ( period = 13.131 ns )                    ; Registrador:B_Control|Saida[27]          ; div:inst11|resultLo[21]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.925 ns               ;
; N/A                                     ; 76.16 MHz ( period = 13.130 ns )                    ; Registrador:B_Control|Saida[30]          ; div:inst11|resultLo[31]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.925 ns               ;
; N/A                                     ; 76.16 MHz ( period = 13.130 ns )                    ; Registrador:B_Control|Saida[17]          ; div:inst11|resultLo[27]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.929 ns               ;
; N/A                                     ; 76.19 MHz ( period = 13.125 ns )                    ; Registrador:A_Control|Saida[3]           ; div:inst11|resultLo[27]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.950 ns               ;
; N/A                                     ; 76.21 MHz ( period = 13.122 ns )                    ; LS:inst14|LSOut[26]                      ; Banco_reg:Reg_Control|Reg10[26]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.048 ns                ;
; N/A                                     ; 76.21 MHz ( period = 13.121 ns )                    ; Registrador:A_Control|Saida[4]           ; div:inst11|resultLo[26]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.940 ns               ;
; N/A                                     ; 76.24 MHz ( period = 13.116 ns )                    ; Registrador:B_Control|Saida[3]           ; div:inst11|resultLo[30]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.931 ns               ;
; N/A                                     ; 76.24 MHz ( period = 13.116 ns )                    ; Registrador:B_Control|Saida[27]          ; div:inst11|resultLo[18]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.900 ns               ;
; N/A                                     ; 76.27 MHz ( period = 13.112 ns )                    ; LS:inst14|LSOut[3]                       ; Banco_reg:Reg_Control|Reg23[3]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.072 ns                ;
; N/A                                     ; 76.27 MHz ( period = 13.112 ns )                    ; Registrador:B_Control|Saida[24]          ; div:inst11|resultLo[30]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.903 ns               ;
; N/A                                     ; 76.27 MHz ( period = 13.112 ns )                    ; Registrador:B_Control|Saida[25]          ; div:inst11|resultLo[27]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.922 ns               ;
; N/A                                     ; 76.27 MHz ( period = 13.111 ns )                    ; Registrador:B_Control|Saida[30]          ; div:inst11|resultLo[30]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.906 ns               ;
; N/A                                     ; 76.28 MHz ( period = 13.109 ns )                    ; Registrador:B_Control|Saida[16]          ; div:inst11|resultLo[28]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.904 ns               ;
; N/A                                     ; 76.28 MHz ( period = 13.109 ns )                    ; Registrador:A_Control|Saida[5]~DUPLICATE ; div:inst11|resultLo[26]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.928 ns               ;
; N/A                                     ; 76.31 MHz ( period = 13.105 ns )                    ; Registrador:A_Control|Saida[2]           ; div:inst11|resultLo[25]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.933 ns               ;
; N/A                                     ; 76.32 MHz ( period = 13.103 ns )                    ; Registrador:B_Control|Saida[2]           ; div:inst11|resultLo[28]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.923 ns               ;
; N/A                                     ; 76.33 MHz ( period = 13.101 ns )                    ; Registrador:B_Control|Saida[15]          ; div:inst11|resultLo[29]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.888 ns               ;
; N/A                                     ; 76.34 MHz ( period = 13.100 ns )                    ; LS:inst14|LSOut[15]                      ; Banco_reg:Reg_Control|Reg29[15]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.027 ns                ;
; N/A                                     ; 76.34 MHz ( period = 13.099 ns )                    ; Registrador:A_Control|Saida[4]           ; div:inst11|resultLo[27]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.924 ns               ;
; N/A                                     ; 76.35 MHz ( period = 13.098 ns )                    ; LS:inst14|LSOut[26]                      ; Banco_reg:Reg_Control|Reg26[26]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.031 ns                ;
; N/A                                     ; 76.35 MHz ( period = 13.098 ns )                    ; LS:inst14|LSOut[26]                      ; Banco_reg:Reg_Control|Reg3[26]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.041 ns                ;
; N/A                                     ; 76.37 MHz ( period = 13.094 ns )                    ; LS:inst14|LSOut[18]                      ; Banco_reg:Reg_Control|Reg1[18]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.035 ns                ;
; N/A                                     ; 76.37 MHz ( period = 13.094 ns )                    ; Registrador:B_Control|Saida[26]          ; div:inst11|resultLo[29]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.898 ns               ;
; N/A                                     ; 76.38 MHz ( period = 13.093 ns )                    ; Registrador:B_Control|Saida[7]~DUPLICATE ; div:inst11|resultLo[29]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.880 ns               ;
; N/A                                     ; 76.38 MHz ( period = 13.092 ns )                    ; Registrador:B_Control|Saida[1]           ; div:inst11|resultLo[25]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.910 ns               ;
; N/A                                     ; 76.39 MHz ( period = 13.091 ns )                    ; Registrador:A_Control|Saida[6]           ; div:inst11|resultLo[29]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.895 ns               ;
; N/A                                     ; 76.41 MHz ( period = 13.087 ns )                    ; Registrador:A_Control|Saida[5]~DUPLICATE ; div:inst11|resultLo[27]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.912 ns               ;
; N/A                                     ; 76.42 MHz ( period = 13.086 ns )                    ; LS:inst14|LSOut[18]                      ; Banco_reg:Reg_Control|Reg5[18]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.031 ns                ;
; N/A                                     ; 76.42 MHz ( period = 13.085 ns )                    ; Registrador:B_Control|Saida[16]          ; div:inst11|resultLo[26]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.878 ns               ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; LS:inst14|LSOut[22]                      ; Banco_reg:Reg_Control|Reg27[22]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.024 ns                ;
; N/A                                     ; 76.44 MHz ( period = 13.082 ns )                    ; LS:inst14|LSOut[26]                      ; Banco_reg:Reg_Control|Reg9[26]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.053 ns                ;
; N/A                                     ; 76.46 MHz ( period = 13.079 ns )                    ; Registrador:B_Control|Saida[2]           ; div:inst11|resultLo[26]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.897 ns               ;
; N/A                                     ; 76.46 MHz ( period = 13.079 ns )                    ; Registrador:A_Control|Saida[2]           ; div:inst11|resultLo[24]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.904 ns               ;
; N/A                                     ; 76.46 MHz ( period = 13.078 ns )                    ; SS:inst15|toWriteData[23]                ; Memoria:MemCtrl|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.041 ns                ;
; N/A                                     ; 76.53 MHz ( period = 13.066 ns )                    ; LS:inst14|LSOut[25]                      ; Banco_reg:Reg_Control|Reg8[25]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.020 ns                ;
; N/A                                     ; 76.53 MHz ( period = 13.066 ns )                    ; Registrador:B_Control|Saida[1]           ; div:inst11|resultLo[24]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.881 ns               ;
; N/A                                     ; 76.54 MHz ( period = 13.065 ns )                    ; Registrador:B_Control|Saida[19]          ; div:inst11|resultLo[31]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.845 ns               ;
; N/A                                     ; 76.54 MHz ( period = 13.065 ns )                    ; Registrador:B_Control|Saida[11]          ; div:inst11|resultLo[29]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.852 ns               ;
; N/A                                     ; 76.55 MHz ( period = 13.064 ns )                    ; LS:inst14|LSOut[18]                      ; Banco_reg:Reg_Control|Reg30[18]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.026 ns                ;
; N/A                                     ; 76.55 MHz ( period = 13.063 ns )                    ; Registrador:B_Control|Saida[16]          ; div:inst11|resultLo[27]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.862 ns               ;
; N/A                                     ; 76.56 MHz ( period = 13.062 ns )                    ; LS:inst14|LSOut[0]                       ; Banco_reg:Reg_Control|Reg4[0]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.059 ns                ;
; N/A                                     ; 76.56 MHz ( period = 13.062 ns )                    ; LS:inst14|LSOut[21]                      ; Banco_reg:Reg_Control|Reg10[21]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.850 ns                ;
; N/A                                     ; 76.56 MHz ( period = 13.062 ns )                    ; Registrador:B_Control|Saida[21]          ; div:inst11|resultLo[31]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.842 ns               ;
; N/A                                     ; 76.57 MHz ( period = 13.060 ns )                    ; LS:inst14|LSOut[0]                       ; Banco_reg:Reg_Control|Reg28[0]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.058 ns                ;
; N/A                                     ; 76.58 MHz ( period = 13.058 ns )                    ; LS:inst14|LSOut[18]                      ; Banco_reg:Reg_Control|Reg6[18]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.023 ns                ;
; N/A                                     ; 76.59 MHz ( period = 13.057 ns )                    ; Registrador:B_Control|Saida[31]          ; div:inst11|resultLo[31]                                                                                                                ; clk        ; clk      ; None                        ; None                      ; 12.829 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                          ;                                                                                                                                        ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                              ;
+------------------------------------------+------------------------------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                     ; To                          ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[0]           ; SS:inst15|toWriteData[0]    ; clk        ; clk      ; None                       ; None                       ; 0.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[0]              ; LS:inst14|LSOut[0]          ; clk        ; clk      ; None                       ; None                       ; 0.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[7]              ; LS:inst14|LSOut[7]          ; clk        ; clk      ; None                       ; None                       ; 0.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[5]           ; SS:inst15|toWriteData[5]    ; clk        ; clk      ; None                       ; None                       ; 0.570 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[6]           ; SS:inst15|toWriteData[6]    ; clk        ; clk      ; None                       ; None                       ; 0.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[2]           ; SS:inst15|toWriteData[2]    ; clk        ; clk      ; None                       ; None                       ; 0.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[1]           ; SS:inst15|toWriteData[1]    ; clk        ; clk      ; None                       ; None                       ; 0.663 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[4]           ; SS:inst15|toWriteData[4]    ; clk        ; clk      ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[4]              ; LS:inst14|LSOut[4]          ; clk        ; clk      ; None                       ; None                       ; 1.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[5]              ; LS:inst14|LSOut[5]          ; clk        ; clk      ; None                       ; None                       ; 1.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[30]             ; SS:inst15|toWriteData[30]   ; clk        ; clk      ; None                       ; None                       ; 1.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[18]             ; LS:inst14|LSOut[18]         ; clk        ; clk      ; None                       ; None                       ; 1.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[18]             ; SS:inst15|toWriteData[18]   ; clk        ; clk      ; None                       ; None                       ; 1.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[16]             ; SS:inst15|toWriteData[16]   ; clk        ; clk      ; None                       ; None                       ; 1.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[9]              ; SS:inst15|toWriteData[9]    ; clk        ; clk      ; None                       ; None                       ; 1.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[2]              ; LS:inst14|LSOut[2]          ; clk        ; clk      ; None                       ; None                       ; 1.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[17]             ; LS:inst14|LSOut[17]         ; clk        ; clk      ; None                       ; None                       ; 1.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[17]             ; SS:inst15|toWriteData[17]   ; clk        ; clk      ; None                       ; None                       ; 1.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[9]              ; LS:inst14|LSOut[9]          ; clk        ; clk      ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[1]              ; LS:inst14|LSOut[1]          ; clk        ; clk      ; None                       ; None                       ; 1.526 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[7]~DUPLICATE ; SS:inst15|toWriteData[7]    ; clk        ; clk      ; None                       ; None                       ; 1.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]              ; LS:inst14|LSOut[21]         ; clk        ; clk      ; None                       ; None                       ; 1.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[3]              ; LS:inst14|LSOut[3]          ; clk        ; clk      ; None                       ; None                       ; 1.581 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]              ; LS:inst14|LSOut[26]         ; clk        ; clk      ; None                       ; None                       ; 1.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]              ; LS:inst14|LSOut[25]         ; clk        ; clk      ; None                       ; None                       ; 1.460 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[25]             ; SS:inst15|toWriteData[25]   ; clk        ; clk      ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]              ; LS:inst14|LSOut[29]         ; clk        ; clk      ; None                       ; None                       ; 1.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]              ; SS:inst15|toWriteData[25]   ; clk        ; clk      ; None                       ; None                       ; 1.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[27]             ; LS:inst14|LSOut[27]         ; clk        ; clk      ; None                       ; None                       ; 1.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]              ; SS:inst15|toWriteData[22]   ; clk        ; clk      ; None                       ; None                       ; 1.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]              ; SS:inst15|toWriteData[23]   ; clk        ; clk      ; None                       ; None                       ; 1.520 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]              ; LS:inst14|LSOut[21]         ; clk        ; clk      ; None                       ; None                       ; 1.738 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]              ; LS:inst14|LSOut[16]         ; clk        ; clk      ; None                       ; None                       ; 1.602 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[8]              ; LS:inst14|LSOut[8]          ; clk        ; clk      ; None                       ; None                       ; 1.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[16]          ; SS:inst15|toWriteData[16]   ; clk        ; clk      ; None                       ; None                       ; 1.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[10]             ; SS:inst15|toWriteData[10]   ; clk        ; clk      ; None                       ; None                       ; 1.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]              ; LS:inst14|LSOut[28]         ; clk        ; clk      ; None                       ; None                       ; 1.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[3]           ; SS:inst15|toWriteData[3]    ; clk        ; clk      ; None                       ; None                       ; 1.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[25]             ; LS:inst14|LSOut[25]         ; clk        ; clk      ; None                       ; None                       ; 1.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]              ; LS:inst14|LSOut[24]         ; clk        ; clk      ; None                       ; None                       ; 1.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[10]             ; LS:inst14|LSOut[10]         ; clk        ; clk      ; None                       ; None                       ; 1.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]              ; SS:inst15|toWriteData[13]   ; clk        ; clk      ; None                       ; None                       ; 1.533 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]              ; LS:inst14|LSOut[17]         ; clk        ; clk      ; None                       ; None                       ; 1.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]              ; LS:inst14|LSOut[30]         ; clk        ; clk      ; None                       ; None                       ; 1.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]              ; SS:inst15|toWriteData[24]   ; clk        ; clk      ; None                       ; None                       ; 1.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]              ; SS:inst15|toWriteData[16]   ; clk        ; clk      ; None                       ; None                       ; 1.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]              ; LS:inst14|LSOut[11]         ; clk        ; clk      ; None                       ; None                       ; 1.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[11]             ; LS:inst14|LSOut[11]         ; clk        ; clk      ; None                       ; None                       ; 1.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]              ; LS:inst14|LSOut[12]         ; clk        ; clk      ; None                       ; None                       ; 1.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[17]          ; SS:inst15|toWriteData[17]   ; clk        ; clk      ; None                       ; None                       ; 1.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[21]             ; LS:inst14|LSOut[21]         ; clk        ; clk      ; None                       ; None                       ; 2.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[8]              ; SS:inst15|toWriteData[8]    ; clk        ; clk      ; None                       ; None                       ; 1.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]              ; LS:inst14|LSOut[23]         ; clk        ; clk      ; None                       ; None                       ; 1.753 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]              ; LS:inst14|LSOut[27]         ; clk        ; clk      ; None                       ; None                       ; 1.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]              ; SS:inst15|toWriteData[14]   ; clk        ; clk      ; None                       ; None                       ; 1.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[31]             ; SS:inst15|toWriteData[31]   ; clk        ; clk      ; None                       ; None                       ; 1.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[30]             ; LS:inst14|LSOut[30]         ; clk        ; clk      ; None                       ; None                       ; 1.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]              ; LS:inst14|LSOut[17]         ; clk        ; clk      ; None                       ; None                       ; 1.850 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[23]             ; LS:inst14|LSOut[23]         ; clk        ; clk      ; None                       ; None                       ; 1.931 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]              ; SS:inst15|toWriteData[27]   ; clk        ; clk      ; None                       ; None                       ; 1.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[10]          ; SS:inst15|toWriteData[10]   ; clk        ; clk      ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]              ; LS:inst14|LSOut[22]         ; clk        ; clk      ; None                       ; None                       ; 1.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]              ; LS:inst14|LSOut[31]         ; clk        ; clk      ; None                       ; None                       ; 1.816 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[24]             ; LS:inst14|LSOut[24]         ; clk        ; clk      ; None                       ; None                       ; 1.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]              ; LS:inst14|LSOut[22]         ; clk        ; clk      ; None                       ; None                       ; 1.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[27]             ; SS:inst15|toWriteData[27]   ; clk        ; clk      ; None                       ; None                       ; 1.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]              ; LS:inst14|LSOut[13]         ; clk        ; clk      ; None                       ; None                       ; 1.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[28]             ; LS:inst14|LSOut[28]         ; clk        ; clk      ; None                       ; None                       ; 2.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[6]              ; LS:inst14|LSOut[6]          ; clk        ; clk      ; None                       ; None                       ; 2.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]              ; SS:inst15|toWriteData[13]   ; clk        ; clk      ; None                       ; None                       ; 1.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]              ; LS:inst14|LSOut[11]         ; clk        ; clk      ; None                       ; None                       ; 1.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[31]             ; LS:inst14|LSOut[31]         ; clk        ; clk      ; None                       ; None                       ; 1.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]              ; SS:inst15|toWriteData[20]   ; clk        ; clk      ; None                       ; None                       ; 1.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]              ; LS:inst14|LSOut[23]         ; clk        ; clk      ; None                       ; None                       ; 1.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]              ; LS:inst14|LSOut[12]         ; clk        ; clk      ; None                       ; None                       ; 1.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]              ; LS:inst14|LSOut[27]         ; clk        ; clk      ; None                       ; None                       ; 1.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[16]             ; LS:inst14|LSOut[16]         ; clk        ; clk      ; None                       ; None                       ; 2.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]              ; SS:inst15|toWriteData[16]   ; clk        ; clk      ; None                       ; None                       ; 1.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[29]             ; LS:inst14|LSOut[29]         ; clk        ; clk      ; None                       ; None                       ; 2.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]              ; LS:inst14|LSOut[20]         ; clk        ; clk      ; None                       ; None                       ; 1.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]              ; LS:inst14|LSOut[20]         ; clk        ; clk      ; None                       ; None                       ; 1.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[26]          ; SS:inst15|toWriteData[26]   ; clk        ; clk      ; None                       ; None                       ; 1.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]              ; SS:inst15|toWriteData[17]   ; clk        ; clk      ; None                       ; None                       ; 1.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]              ; LS:inst14|LSOut[15]         ; clk        ; clk      ; None                       ; None                       ; 1.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]              ; SS:inst15|toWriteData[11]   ; clk        ; clk      ; None                       ; None                       ; 1.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[22]             ; LS:inst14|LSOut[22]         ; clk        ; clk      ; None                       ; None                       ; 2.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[11]             ; SS:inst15|toWriteData[11]   ; clk        ; clk      ; None                       ; None                       ; 1.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]              ; LS:inst14|LSOut[14]         ; clk        ; clk      ; None                       ; None                       ; 2.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]              ; LS:inst14|LSOut[25]         ; clk        ; clk      ; None                       ; None                       ; 2.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]              ; LS:inst14|LSOut[19]         ; clk        ; clk      ; None                       ; None                       ; 1.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[13]             ; LS:inst14|LSOut[13]         ; clk        ; clk      ; None                       ; None                       ; 2.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]              ; LS:inst14|LSOut[15]         ; clk        ; clk      ; None                       ; None                       ; 2.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[11]          ; SS:inst15|toWriteData[11]   ; clk        ; clk      ; None                       ; None                       ; 1.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]              ; LS:inst14|LSOut[8]          ; clk        ; clk      ; None                       ; None                       ; 2.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]              ; LS:inst14|LSOut[8]          ; clk        ; clk      ; None                       ; None                       ; 2.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[12]          ; SS:inst15|toWriteData[12]   ; clk        ; clk      ; None                       ; None                       ; 1.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[23]             ; SS:inst15|toWriteData[23]   ; clk        ; clk      ; None                       ; None                       ; 2.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[27]          ; SS:inst15|toWriteData[27]   ; clk        ; clk      ; None                       ; None                       ; 1.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]              ; SS:inst15|toWriteData[26]   ; clk        ; clk      ; None                       ; None                       ; 1.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]              ; SS:inst15|toWriteData[18]   ; clk        ; clk      ; None                       ; None                       ; 1.835 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[12]             ; LS:inst14|LSOut[12]         ; clk        ; clk      ; None                       ; None                       ; 2.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[20]             ; LS:inst14|LSOut[20]         ; clk        ; clk      ; None                       ; None                       ; 2.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]              ; LS:inst14|LSOut[26]         ; clk        ; clk      ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[24]             ; SS:inst15|toWriteData[24]   ; clk        ; clk      ; None                       ; None                       ; 1.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]              ; SS:inst15|toWriteData[12]   ; clk        ; clk      ; None                       ; None                       ; 1.889 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]              ; LS:inst14|LSOut[9]          ; clk        ; clk      ; None                       ; None                       ; 2.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]              ; SS:inst15|toWriteData[12]   ; clk        ; clk      ; None                       ; None                       ; 1.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]              ; LS:inst14|LSOut[29]         ; clk        ; clk      ; None                       ; None                       ; 2.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]              ; LS:inst14|LSOut[30]         ; clk        ; clk      ; None                       ; None                       ; 2.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]              ; SS:inst15|toWriteData[23]   ; clk        ; clk      ; None                       ; None                       ; 2.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[26]             ; LS:inst14|LSOut[26]         ; clk        ; clk      ; None                       ; None                       ; 2.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]              ; SS:inst15|toWriteData[17]   ; clk        ; clk      ; None                       ; None                       ; 1.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[9]           ; SS:inst15|toWriteData[9]    ; clk        ; clk      ; None                       ; None                       ; 2.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]              ; SS:inst15|toWriteData[25]   ; clk        ; clk      ; None                       ; None                       ; 1.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]              ; SS:inst15|toWriteData[21]   ; clk        ; clk      ; None                       ; None                       ; 1.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]              ; LS:inst14|LSOut[9]          ; clk        ; clk      ; None                       ; None                       ; 2.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]              ; SS:inst15|toWriteData[27]   ; clk        ; clk      ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]              ; SS:inst15|toWriteData[15]   ; clk        ; clk      ; None                       ; None                       ; 1.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[28]             ; SS:inst15|toWriteData[28]   ; clk        ; clk      ; None                       ; None                       ; 2.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[14]             ; LS:inst14|LSOut[14]         ; clk        ; clk      ; None                       ; None                       ; 2.275 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]              ; SS:inst15|toWriteData[18]   ; clk        ; clk      ; None                       ; None                       ; 1.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[20]             ; SS:inst15|toWriteData[20]   ; clk        ; clk      ; None                       ; None                       ; 2.023 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[20]          ; SS:inst15|toWriteData[20]   ; clk        ; clk      ; None                       ; None                       ; 2.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[26]             ; SS:inst15|toWriteData[26]   ; clk        ; clk      ; None                       ; None                       ; 2.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]              ; LS:inst14|LSOut[16]         ; clk        ; clk      ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]              ; LS:inst14|LSOut[13]         ; clk        ; clk      ; None                       ; None                       ; 2.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]              ; SS:inst15|toWriteData[22]   ; clk        ; clk      ; None                       ; None                       ; 1.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]              ; SS:inst15|toWriteData[15]   ; clk        ; clk      ; None                       ; None                       ; 1.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[29]             ; SS:inst15|toWriteData[29]   ; clk        ; clk      ; None                       ; None                       ; 2.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]              ; SS:inst15|toWriteData[19]   ; clk        ; clk      ; None                       ; None                       ; 1.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]              ; SS:inst15|toWriteData[28]   ; clk        ; clk      ; None                       ; None                       ; 1.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[14]             ; SS:inst15|toWriteData[14]   ; clk        ; clk      ; None                       ; None                       ; 2.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]              ; SS:inst15|toWriteData[9]    ; clk        ; clk      ; None                       ; None                       ; 2.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[21]             ; SS:inst15|toWriteData[21]   ; clk        ; clk      ; None                       ; None                       ; 2.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]              ; LS:inst14|LSOut[18]         ; clk        ; clk      ; None                       ; None                       ; 2.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]              ; SS:inst15|toWriteData[21]   ; clk        ; clk      ; None                       ; None                       ; 1.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]              ; LS:inst14|LSOut[10]         ; clk        ; clk      ; None                       ; None                       ; 2.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]              ; LS:inst14|LSOut[10]         ; clk        ; clk      ; None                       ; None                       ; 2.233 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[23]          ; SS:inst15|toWriteData[23]   ; clk        ; clk      ; None                       ; None                       ; 2.259 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]              ; LS:inst14|LSOut[24]         ; clk        ; clk      ; None                       ; None                       ; 2.176 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[14]          ; SS:inst15|toWriteData[14]   ; clk        ; clk      ; None                       ; None                       ; 2.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[22]          ; SS:inst15|toWriteData[22]   ; clk        ; clk      ; None                       ; None                       ; 2.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[22]             ; SS:inst15|toWriteData[22]   ; clk        ; clk      ; None                       ; None                       ; 2.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]              ; SS:inst15|toWriteData[29]   ; clk        ; clk      ; None                       ; None                       ; 2.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[30]          ; SS:inst15|toWriteData[30]   ; clk        ; clk      ; None                       ; None                       ; 2.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]              ; LS:inst14|LSOut[28]         ; clk        ; clk      ; None                       ; None                       ; 2.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[13]             ; SS:inst15|toWriteData[13]   ; clk        ; clk      ; None                       ; None                       ; 2.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[19]             ; LS:inst14|LSOut[19]         ; clk        ; clk      ; None                       ; None                       ; 2.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]              ; SS:inst15|toWriteData[10]   ; clk        ; clk      ; None                       ; None                       ; 2.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]              ; SS:inst15|toWriteData[14]   ; clk        ; clk      ; None                       ; None                       ; 2.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]              ; SS:inst15|toWriteData[31]   ; clk        ; clk      ; None                       ; None                       ; 2.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[8]           ; SS:inst15|toWriteData[8]    ; clk        ; clk      ; None                       ; None                       ; 2.173 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[24]          ; SS:inst15|toWriteData[24]   ; clk        ; clk      ; None                       ; None                       ; 2.178 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]              ; SS:inst15|toWriteData[26]   ; clk        ; clk      ; None                       ; None                       ; 2.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]              ; LS:inst14|LSOut[31]         ; clk        ; clk      ; None                       ; None                       ; 2.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]              ; SS:inst15|toWriteData[8]    ; clk        ; clk      ; None                       ; None                       ; 2.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]              ; SS:inst15|toWriteData[11]   ; clk        ; clk      ; None                       ; None                       ; 2.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]              ; SS:inst15|toWriteData[20]   ; clk        ; clk      ; None                       ; None                       ; 2.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[21]          ; SS:inst15|toWriteData[21]   ; clk        ; clk      ; None                       ; None                       ; 2.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[13]          ; SS:inst15|toWriteData[13]   ; clk        ; clk      ; None                       ; None                       ; 2.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[15]             ; LS:inst14|LSOut[15]         ; clk        ; clk      ; None                       ; None                       ; 2.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[28]          ; SS:inst15|toWriteData[28]   ; clk        ; clk      ; None                       ; None                       ; 2.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[18]          ; SS:inst15|toWriteData[18]   ; clk        ; clk      ; None                       ; None                       ; 2.235 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]              ; SS:inst15|toWriteData[19]   ; clk        ; clk      ; None                       ; None                       ; 2.164 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]              ; LS:inst14|LSOut[18]         ; clk        ; clk      ; None                       ; None                       ; 2.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[19]          ; SS:inst15|toWriteData[19]   ; clk        ; clk      ; None                       ; None                       ; 2.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[25]          ; SS:inst15|toWriteData[25]   ; clk        ; clk      ; None                       ; None                       ; 2.306 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[15]             ; SS:inst15|toWriteData[15]   ; clk        ; clk      ; None                       ; None                       ; 2.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]              ; LS:inst14|LSOut[19]         ; clk        ; clk      ; None                       ; None                       ; 2.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]              ; SS:inst15|toWriteData[28]   ; clk        ; clk      ; None                       ; None                       ; 2.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]              ; SS:inst15|toWriteData[29]   ; clk        ; clk      ; None                       ; None                       ; 2.233 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]              ; SS:inst15|toWriteData[24]   ; clk        ; clk      ; None                       ; None                       ; 2.254 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[12]             ; SS:inst15|toWriteData[12]   ; clk        ; clk      ; None                       ; None                       ; 2.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]              ; SS:inst15|toWriteData[8]    ; clk        ; clk      ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]              ; SS:inst15|toWriteData[10]   ; clk        ; clk      ; None                       ; None                       ; 2.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[19]             ; SS:inst15|toWriteData[19]   ; clk        ; clk      ; None                       ; None                       ; 2.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[15]          ; SS:inst15|toWriteData[15]   ; clk        ; clk      ; None                       ; None                       ; 2.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]              ; SS:inst15|toWriteData[31]   ; clk        ; clk      ; None                       ; None                       ; 2.278 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]              ; SS:inst15|toWriteData[30]   ; clk        ; clk      ; None                       ; None                       ; 2.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[29]          ; SS:inst15|toWriteData[29]   ; clk        ; clk      ; None                       ; None                       ; 2.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]              ; LS:inst14|LSOut[14]         ; clk        ; clk      ; None                       ; None                       ; 2.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[31]          ; SS:inst15|toWriteData[31]   ; clk        ; clk      ; None                       ; None                       ; 2.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]              ; SS:inst15|toWriteData[9]    ; clk        ; clk      ; None                       ; None                       ; 2.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]              ; SS:inst15|toWriteData[30]   ; clk        ; clk      ; None                       ; None                       ; 2.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|ExcpCtrl[0]               ; ExcpMux:inst13|outputMux[0] ; clk        ; clk      ; None                       ; None                       ; 1.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|ExcpCtrl[1]               ; ExcpMux:inst13|outputMux[1] ; clk        ; clk      ; None                       ; None                       ; 1.927 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|ExcpCtrl[0]               ; ExcpMux:inst13|outputMux[1] ; clk        ; clk      ; None                       ; None                       ; 1.999 ns                 ;
+------------------------------------------+------------------------------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+-----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                           ; To        ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+-----------+------------+
; N/A                                     ; None                                                ; 17.357 ns  ; Controle:inst4|ALUSrcA[1]                      ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 17.352 ns  ; Registrador:A_Control|Saida[0]                 ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 17.339 ns  ; Controle:inst4|ALUControl[1]                   ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 17.284 ns  ; Controle:inst4|ALUSrcB[1]                      ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 17.266 ns  ; Controle:inst4|ALUSrcA[0]                      ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 17.262 ns  ; Controle:inst4|ALUControl[2]                   ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 17.143 ns  ; Instr_Reg:IRWrite|Instr15_0[4]                 ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 17.129 ns  ; Controle:inst4|ALUSrcA[1]                      ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 17.125 ns  ; Controle:inst4|ALUSrcB[0]                      ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 17.124 ns  ; Registrador:A_Control|Saida[0]                 ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 17.111 ns  ; Controle:inst4|ALUControl[1]                   ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 17.056 ns  ; Controle:inst4|ALUSrcB[1]                      ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 17.038 ns  ; Controle:inst4|ALUSrcA[0]                      ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 17.037 ns  ; Registrador:PCWrite|Saida[0]                   ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 17.034 ns  ; Controle:inst4|ALUControl[2]                   ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 17.007 ns  ; Controle:inst4|ALUControl[0]                   ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.973 ns  ; Registrador:B_Control|Saida[0]                 ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.915 ns  ; Instr_Reg:IRWrite|Instr15_0[4]                 ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 16.897 ns  ; Controle:inst4|ALUSrcB[0]                      ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 16.880 ns  ; Registrador:B_Control|Saida[1]                 ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.877 ns  ; Instr_Reg:IRWrite|Instr15_0[5]                 ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.850 ns  ; Controle:inst4|ALUSrcA[1]                      ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 16.845 ns  ; Registrador:A_Control|Saida[0]                 ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 16.842 ns  ; Controle:inst4|ALUSrcA[1]                      ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.837 ns  ; Registrador:A_Control|Saida[0]                 ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.832 ns  ; Controle:inst4|ALUControl[1]                   ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 16.824 ns  ; Controle:inst4|ALUControl[1]                   ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.809 ns  ; Registrador:PCWrite|Saida[0]                   ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 16.803 ns  ; Registrador:B_Control|Saida[2]                 ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.793 ns  ; Registrador:A_Control|Saida[1]                 ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.779 ns  ; Controle:inst4|ALUControl[0]                   ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 16.777 ns  ; Controle:inst4|ALUSrcB[1]                      ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 16.774 ns  ; Instr_Reg:IRWrite|Instr15_0[3]~DUPLICATE       ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.769 ns  ; Controle:inst4|ALUSrcB[1]                      ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.759 ns  ; Controle:inst4|ALUSrcA[0]                      ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 16.755 ns  ; Controle:inst4|ALUControl[2]                   ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 16.751 ns  ; Controle:inst4|ALUSrcA[0]                      ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.747 ns  ; Controle:inst4|ALUControl[2]                   ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.745 ns  ; Registrador:B_Control|Saida[0]                 ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 16.680 ns  ; Registrador:PCWrite|Saida[5]                   ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.652 ns  ; Registrador:B_Control|Saida[1]                 ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 16.649 ns  ; Instr_Reg:IRWrite|Instr15_0[5]                 ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 16.648 ns  ; Controle:inst4|ALUSrcB[1]~DUPLICATE            ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.636 ns  ; Instr_Reg:IRWrite|Instr15_0[4]                 ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 16.633 ns  ; Registrador:B_Control|Saida[5]                 ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.628 ns  ; Instr_Reg:IRWrite|Instr15_0[4]                 ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.618 ns  ; Controle:inst4|ALUSrcB[0]                      ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 16.610 ns  ; Controle:inst4|ALUSrcB[0]                      ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.579 ns  ; Controle:inst4|ALUSrcA[1]                      ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 16.575 ns  ; Registrador:B_Control|Saida[2]                 ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 16.574 ns  ; Registrador:A_Control|Saida[0]                 ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 16.565 ns  ; Registrador:A_Control|Saida[1]                 ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 16.561 ns  ; Controle:inst4|ALUControl[1]                   ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 16.546 ns  ; Instr_Reg:IRWrite|Instr15_0[3]~DUPLICATE       ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 16.530 ns  ; Registrador:PCWrite|Saida[0]                   ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 16.522 ns  ; Registrador:PCWrite|Saida[0]                   ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.521 ns  ; Controle:inst4|ALUSrcA[1]                      ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 16.516 ns  ; Registrador:A_Control|Saida[0]                 ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 16.506 ns  ; Controle:inst4|ALUSrcB[1]                      ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 16.503 ns  ; Controle:inst4|ALUControl[1]                   ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 16.500 ns  ; Controle:inst4|ALUControl[0]                   ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 16.492 ns  ; Controle:inst4|ALUControl[0]                   ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.488 ns  ; Controle:inst4|ALUSrcA[0]                      ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 16.484 ns  ; Controle:inst4|ALUControl[2]                   ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 16.476 ns  ; Instr_Reg:IRWrite|Instr15_0[0]                 ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.466 ns  ; Registrador:B_Control|Saida[0]                 ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 16.461 ns  ; Registrador:B_Control|Saida[6]                 ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.458 ns  ; Registrador:B_Control|Saida[0]                 ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.452 ns  ; Registrador:PCWrite|Saida[5]                   ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 16.448 ns  ; Controle:inst4|ALUSrcB[1]                      ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 16.432 ns  ; Registrador:B_Control|Saida[4]                 ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.430 ns  ; Controle:inst4|ALUSrcA[0]                      ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 16.426 ns  ; Controle:inst4|ALUControl[2]                   ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 16.420 ns  ; Controle:inst4|ALUSrcB[1]~DUPLICATE            ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 16.405 ns  ; Registrador:B_Control|Saida[5]                 ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 16.373 ns  ; Registrador:B_Control|Saida[1]                 ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 16.370 ns  ; Instr_Reg:IRWrite|Instr15_0[5]                 ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 16.365 ns  ; Instr_Reg:IRWrite|Instr15_0[4]                 ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 16.365 ns  ; Registrador:PCWrite|Saida[4]                   ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.365 ns  ; Registrador:B_Control|Saida[1]                 ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.362 ns  ; Instr_Reg:IRWrite|Instr15_0[5]                 ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.351 ns  ; Instr_Reg:IRWrite|Instr15_0[2]                 ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.347 ns  ; Controle:inst4|ALUSrcB[0]                      ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 16.307 ns  ; Instr_Reg:IRWrite|Instr15_0[4]                 ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 16.305 ns  ; Registrador:PCWrite|Saida[3]                   ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.296 ns  ; Registrador:B_Control|Saida[2]                 ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 16.289 ns  ; Controle:inst4|ALUSrcB[0]                      ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 16.288 ns  ; Registrador:B_Control|Saida[2]                 ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.286 ns  ; Registrador:A_Control|Saida[1]                 ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 16.278 ns  ; Controle:inst4|ALUSrcA[1]                      ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.278 ns  ; Registrador:A_Control|Saida[1]                 ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.273 ns  ; Registrador:A_Control|Saida[0]                 ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.267 ns  ; Instr_Reg:IRWrite|Instr15_0[3]~DUPLICATE       ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 16.265 ns  ; Registrador:A_Control|Saida[2]                 ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.260 ns  ; Controle:inst4|ALUControl[1]                   ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.259 ns  ; Registrador:PCWrite|Saida[0]                   ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 16.259 ns  ; Instr_Reg:IRWrite|Instr15_0[3]~DUPLICATE       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.248 ns  ; Instr_Reg:IRWrite|Instr15_0[0]                 ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 16.242 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]~DUPLICATE ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.240 ns  ; Registrador:B_Control|Saida[7]~DUPLICATE       ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.233 ns  ; Registrador:B_Control|Saida[6]                 ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 16.229 ns  ; Controle:inst4|ALUControl[0]                   ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 16.205 ns  ; Controle:inst4|ALUSrcB[1]                      ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.204 ns  ; Registrador:B_Control|Saida[4]                 ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 16.204 ns  ; Registrador:MDRReg|Saida[3]                    ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.201 ns  ; Registrador:PCWrite|Saida[0]                   ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 16.195 ns  ; Registrador:B_Control|Saida[0]                 ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 16.187 ns  ; Controle:inst4|ALUSrcA[0]                      ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.183 ns  ; Controle:inst4|ALUControl[2]                   ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.173 ns  ; Registrador:PCWrite|Saida[5]                   ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 16.171 ns  ; Controle:inst4|ALUControl[0]                   ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 16.165 ns  ; Registrador:PCWrite|Saida[5]                   ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.158 ns  ; Registrador:A_Control|Saida[7]                 ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.141 ns  ; Controle:inst4|ALUSrcB[1]~DUPLICATE            ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 16.137 ns  ; Registrador:B_Control|Saida[0]                 ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 16.137 ns  ; Registrador:PCWrite|Saida[4]                   ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 16.133 ns  ; Controle:inst4|ALUSrcB[1]~DUPLICATE            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.132 ns  ; Registrador:PCWrite|Saida[2]                   ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.126 ns  ; Registrador:B_Control|Saida[5]                 ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 16.123 ns  ; Instr_Reg:IRWrite|Instr15_0[2]                 ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 16.118 ns  ; Registrador:B_Control|Saida[5]                 ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.117 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.102 ns  ; Registrador:B_Control|Saida[1]                 ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 16.099 ns  ; Instr_Reg:IRWrite|Instr15_0[5]                 ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 16.077 ns  ; Registrador:PCWrite|Saida[3]                   ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 16.067 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.064 ns  ; Instr_Reg:IRWrite|Instr15_0[4]                 ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.062 ns  ; Registrador:B_Control|Saida[3]                 ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.046 ns  ; Controle:inst4|ALUSrcB[0]                      ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.044 ns  ; Registrador:B_Control|Saida[1]                 ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 16.041 ns  ; Instr_Reg:IRWrite|Instr15_0[5]                 ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 16.037 ns  ; Registrador:A_Control|Saida[2]                 ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 16.034 ns  ; Registrador:A_Control|Saida[3]                 ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.025 ns  ; Registrador:B_Control|Saida[2]                 ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 16.015 ns  ; Registrador:A_Control|Saida[1]                 ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 16.014 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]~DUPLICATE ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 16.012 ns  ; Registrador:B_Control|Saida[7]~DUPLICATE       ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 16.000 ns  ; Registrador:PCWrite|Saida[1]                   ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.999 ns  ; Registrador:MDRReg|Saida[0]                    ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.996 ns  ; Instr_Reg:IRWrite|Instr15_0[3]~DUPLICATE       ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.976 ns  ; Registrador:MDRReg|Saida[3]                    ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 15.969 ns  ; Instr_Reg:IRWrite|Instr15_0[0]                 ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.967 ns  ; Registrador:B_Control|Saida[2]                 ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.961 ns  ; Instr_Reg:IRWrite|Instr15_0[0]                 ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.958 ns  ; Registrador:PCWrite|Saida[0]                   ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.957 ns  ; Registrador:A_Control|Saida[1]                 ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.954 ns  ; Registrador:B_Control|Saida[6]                 ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.946 ns  ; Registrador:B_Control|Saida[6]                 ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.938 ns  ; Instr_Reg:IRWrite|Instr15_0[3]~DUPLICATE       ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.930 ns  ; Registrador:A_Control|Saida[7]                 ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 15.928 ns  ; Controle:inst4|ALUControl[0]                   ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.925 ns  ; Registrador:B_Control|Saida[4]                 ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.917 ns  ; Registrador:B_Control|Saida[4]                 ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.909 ns  ; Instr_Reg:IRWrite|Instr15_0[6]                 ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.904 ns  ; Registrador:PCWrite|Saida[2]                   ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 15.902 ns  ; Registrador:PCWrite|Saida[5]                   ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.902 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.901 ns  ; Registrador:A_Control|Saida[5]                 ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.894 ns  ; Registrador:B_Control|Saida[0]                 ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.889 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]           ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 15.870 ns  ; Controle:inst4|ALUSrcB[1]~DUPLICATE            ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.858 ns  ; Registrador:PCWrite|Saida[4]                   ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.855 ns  ; Registrador:B_Control|Saida[5]                 ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.850 ns  ; Registrador:PCWrite|Saida[4]                   ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.844 ns  ; Registrador:PCWrite|Saida[5]                   ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.844 ns  ; Instr_Reg:IRWrite|Instr15_0[2]                 ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.839 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]           ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 15.836 ns  ; Instr_Reg:IRWrite|Instr15_0[2]                 ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.834 ns  ; Registrador:B_Control|Saida[3]                 ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 15.829 ns  ; Controle:inst4|ALUSrcA[1]                      ; S[18]     ; clk        ;
; N/A                                     ; None                                                ; 15.824 ns  ; Registrador:A_Control|Saida[0]                 ; S[18]     ; clk        ;
; N/A                                     ; None                                                ; 15.812 ns  ; Controle:inst4|ALUSrcB[1]~DUPLICATE            ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.812 ns  ; Controle:inst4|ALUSrcA[1]                      ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.811 ns  ; Controle:inst4|ALUControl[1]                   ; S[18]     ; clk        ;
; N/A                                     ; None                                                ; 15.807 ns  ; Registrador:A_Control|Saida[0]                 ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.806 ns  ; Registrador:A_Control|Saida[3]                 ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 15.801 ns  ; Registrador:B_Control|Saida[1]                 ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.798 ns  ; Registrador:PCWrite|Saida[3]                   ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.798 ns  ; Instr_Reg:IRWrite|Instr15_0[5]                 ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.797 ns  ; Registrador:B_Control|Saida[5]                 ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 15.795 ns  ; Instr_Reg:IRWrite|Instr15_0[7]                 ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.794 ns  ; Controle:inst4|ALUControl[1]                   ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.794 ns  ; Instr_Reg:IRWrite|Instr15_0[15]                ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.790 ns  ; Registrador:PCWrite|Saida[3]                   ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.776 ns  ; Registrador:B_Control|Saida[12]                ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.773 ns  ; Registrador:A_Control|Saida[6]                 ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.772 ns  ; Registrador:PCWrite|Saida[1]                   ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 15.771 ns  ; Registrador:MDRReg|Saida[0]                    ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 15.758 ns  ; Registrador:A_Control|Saida[2]                 ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.756 ns  ; Controle:inst4|ALUSrcA[1]                      ; S[17]     ; clk        ;
; N/A                                     ; None                                                ; 15.756 ns  ; Controle:inst4|ALUSrcB[1]                      ; S[18]     ; clk        ;
; N/A                                     ; None                                                ; 15.751 ns  ; Registrador:A_Control|Saida[0]                 ; S[17]     ; clk        ;
; N/A                                     ; None                                                ; 15.750 ns  ; Registrador:MDRReg|Saida[5]                    ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.750 ns  ; Registrador:A_Control|Saida[2]                 ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.742 ns  ; Registrador:PCWrite|Saida[6]                   ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.739 ns  ; Controle:inst4|ALUSrcB[1]                      ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.738 ns  ; Controle:inst4|ALUControl[1]                   ; S[17]     ; clk        ;
; N/A                                     ; None                                                ; 15.738 ns  ; Controle:inst4|ALUSrcA[0]                      ; S[18]     ; clk        ;
; N/A                                     ; None                                                ; 15.735 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]~DUPLICATE ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.734 ns  ; Controle:inst4|ALUControl[2]                   ; S[18]     ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                ;           ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+-----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Sat Oct 19 13:17:24 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "SS:inst15|toWriteData[24]" is a latch
    Warning: Node "SS:inst15|toWriteData[25]" is a latch
    Warning: Node "SS:inst15|toWriteData[26]" is a latch
    Warning: Node "SS:inst15|toWriteData[27]" is a latch
    Warning: Node "SS:inst15|toWriteData[28]" is a latch
    Warning: Node "SS:inst15|toWriteData[29]" is a latch
    Warning: Node "SS:inst15|toWriteData[30]" is a latch
    Warning: Node "SS:inst15|toWriteData[31]" is a latch
    Warning: Node "SS:inst15|toWriteData[0]" is a latch
    Warning: Node "SS:inst15|toWriteData[1]" is a latch
    Warning: Node "SS:inst15|toWriteData[2]" is a latch
    Warning: Node "SS:inst15|toWriteData[3]" is a latch
    Warning: Node "SS:inst15|toWriteData[4]" is a latch
    Warning: Node "SS:inst15|toWriteData[5]" is a latch
    Warning: Node "SS:inst15|toWriteData[6]" is a latch
    Warning: Node "SS:inst15|toWriteData[7]" is a latch
    Warning: Node "ExcpMux:inst13|outputMux[0]" is a latch
    Warning: Node "ExcpMux:inst13|outputMux[1]" is a latch
    Warning: Node "LS:inst14|LSOut[30]" is a latch
    Warning: Node "LS:inst14|LSOut[31]" is a latch
    Warning: Node "SS:inst15|toWriteData[8]" is a latch
    Warning: Node "SS:inst15|toWriteData[9]" is a latch
    Warning: Node "SS:inst15|toWriteData[10]" is a latch
    Warning: Node "SS:inst15|toWriteData[11]" is a latch
    Warning: Node "SS:inst15|toWriteData[12]" is a latch
    Warning: Node "SS:inst15|toWriteData[13]" is a latch
    Warning: Node "SS:inst15|toWriteData[14]" is a latch
    Warning: Node "SS:inst15|toWriteData[15]" is a latch
    Warning: Node "LS:inst14|LSOut[29]" is a latch
    Warning: Node "LS:inst14|LSOut[28]" is a latch
    Warning: Node "LS:inst14|LSOut[0]" is a latch
    Warning: Node "LS:inst14|LSOut[1]" is a latch
    Warning: Node "LS:inst14|LSOut[2]" is a latch
    Warning: Node "LS:inst14|LSOut[3]" is a latch
    Warning: Node "LS:inst14|LSOut[4]" is a latch
    Warning: Node "LS:inst14|LSOut[5]" is a latch
    Warning: Node "LS:inst14|LSOut[7]" is a latch
    Warning: Node "SS:inst15|toWriteData[16]" is a latch
    Warning: Node "SS:inst15|toWriteData[17]" is a latch
    Warning: Node "SS:inst15|toWriteData[18]" is a latch
    Warning: Node "SS:inst15|toWriteData[19]" is a latch
    Warning: Node "SS:inst15|toWriteData[20]" is a latch
    Warning: Node "SS:inst15|toWriteData[21]" is a latch
    Warning: Node "SS:inst15|toWriteData[22]" is a latch
    Warning: Node "SS:inst15|toWriteData[23]" is a latch
    Warning: Node "LS:inst14|LSOut[27]" is a latch
    Warning: Node "LS:inst14|LSOut[26]" is a latch
    Warning: Node "LS:inst14|LSOut[6]" is a latch
    Warning: Node "LS:inst14|LSOut[24]" is a latch
    Warning: Node "LS:inst14|LSOut[25]" is a latch
    Warning: Node "LS:inst14|LSOut[23]" is a latch
    Warning: Node "LS:inst14|LSOut[22]" is a latch
    Warning: Node "LS:inst14|LSOut[20]" is a latch
    Warning: Node "LS:inst14|LSOut[21]" is a latch
    Warning: Node "LS:inst14|LSOut[18]" is a latch
    Warning: Node "LS:inst14|LSOut[19]" is a latch
    Warning: Node "LS:inst14|LSOut[17]" is a latch
    Warning: Node "LS:inst14|LSOut[16]" is a latch
    Warning: Node "LS:inst14|LSOut[10]" is a latch
    Warning: Node "LS:inst14|LSOut[9]" is a latch
    Warning: Node "LS:inst14|LSOut[13]" is a latch
    Warning: Node "LS:inst14|LSOut[12]" is a latch
    Warning: Node "LS:inst14|LSOut[11]" is a latch
    Warning: Node "LS:inst14|LSOut[14]" is a latch
    Warning: Node "LS:inst14|LSOut[15]" is a latch
    Warning: Node "LS:inst14|LSOut[8]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "LS:inst14|LSOut[31]~1" as buffer
    Info: Detected ripple clock "Controle:inst4|LSControl[0]" as buffer
    Info: Detected ripple clock "Controle:inst4|LSControl[1]" as buffer
    Info: Detected ripple clock "Controle:inst4|ExcpCtrl[1]" as buffer
    Info: Detected gated clock "ExcpMux:inst13|Mux0~0" as buffer
    Info: Detected ripple clock "Controle:inst4|ExcpCtrl[0]" as buffer
    Info: Detected gated clock "SS:inst15|toWriteData[31]~0" as buffer
    Info: Detected ripple clock "Controle:inst4|SSControl[0]" as buffer
    Info: Detected ripple clock "Controle:inst4|SSControl[1]" as buffer
Info: Clock "clk" has Internal fmax of 72.2 MHz between source register "LS:inst14|LSOut[10]" and destination register "Banco_reg:Reg_Control|Reg27[10]" (period= 13.85 ns)
    Info: + Longest register to register delay is 2.415 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y23_N16; Fanout = 2; REG Node = 'LS:inst14|LSOut[10]'
        Info: 2: + IC(0.237 ns) + CELL(0.053 ns) = 0.290 ns; Loc. = LCCOMB_X24_Y23_N14; Fanout = 1; COMB Node = 'DataSrc:inst3|Mux21~1'
        Info: 3: + IC(0.200 ns) + CELL(0.053 ns) = 0.543 ns; Loc. = LCCOMB_X24_Y23_N8; Fanout = 32; COMB Node = 'DataSrc:inst3|Mux21~2'
        Info: 4: + IC(1.563 ns) + CELL(0.309 ns) = 2.415 ns; Loc. = LCFF_X13_Y22_N15; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg27[10]'
        Info: Total cell delay = 0.415 ns ( 17.18 % )
        Info: Total interconnect delay = 2.000 ns ( 82.82 % )
    Info: - Smallest clock skew is -4.420 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.622 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 7; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 2061; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.817 ns) + CELL(0.618 ns) = 2.622 ns; Loc. = LCFF_X13_Y22_N15; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg27[10]'
            Info: Total cell delay = 1.462 ns ( 55.76 % )
            Info: Total interconnect delay = 1.160 ns ( 44.24 % )
        Info: - Longest clock path from clock "clk" to source register is 7.042 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 7; CLK Node = 'clk'
            Info: 2: + IC(1.261 ns) + CELL(0.712 ns) = 2.817 ns; Loc. = LCFF_X17_Y18_N9; Fanout = 25; REG Node = 'Controle:inst4|LSControl[1]'
            Info: 3: + IC(1.094 ns) + CELL(0.225 ns) = 4.136 ns; Loc. = LCCOMB_X20_Y24_N12; Fanout = 1; COMB Node = 'LS:inst14|LSOut[31]~1'
            Info: 4: + IC(1.808 ns) + CELL(0.000 ns) = 5.944 ns; Loc. = CLKCTRL_G13; Fanout = 32; COMB Node = 'LS:inst14|LSOut[31]~1clkctrl'
            Info: 5: + IC(1.045 ns) + CELL(0.053 ns) = 7.042 ns; Loc. = LCCOMB_X24_Y23_N16; Fanout = 2; REG Node = 'LS:inst14|LSOut[10]'
            Info: Total cell delay = 1.834 ns ( 26.04 % )
            Info: Total interconnect delay = 5.208 ns ( 73.96 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 187 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:B_Control|Saida[0]" and destination pin or register "SS:inst15|toWriteData[0]" for clock "clk" (Hold time is 3.655 ns)
    Info: + Largest clock skew is 4.200 ns
        Info: + Longest clock path from clock "clk" to destination register is 6.814 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 7; CLK Node = 'clk'
            Info: 2: + IC(1.248 ns) + CELL(0.712 ns) = 2.804 ns; Loc. = LCFF_X13_Y18_N27; Fanout = 25; REG Node = 'Controle:inst4|SSControl[0]'
            Info: 3: + IC(1.156 ns) + CELL(0.225 ns) = 4.185 ns; Loc. = LCCOMB_X21_Y23_N30; Fanout = 1; COMB Node = 'SS:inst15|toWriteData[31]~0'
            Info: 4: + IC(1.528 ns) + CELL(0.000 ns) = 5.713 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'SS:inst15|toWriteData[31]~0clkctrl'
            Info: 5: + IC(1.048 ns) + CELL(0.053 ns) = 6.814 ns; Loc. = LCCOMB_X25_Y26_N20; Fanout = 1; REG Node = 'SS:inst15|toWriteData[0]'
            Info: Total cell delay = 1.834 ns ( 26.92 % )
            Info: Total interconnect delay = 4.980 ns ( 73.08 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.614 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 7; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 2061; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.809 ns) + CELL(0.618 ns) = 2.614 ns; Loc. = LCFF_X25_Y26_N23; Fanout = 13; REG Node = 'Registrador:B_Control|Saida[0]'
            Info: Total cell delay = 1.462 ns ( 55.93 % )
            Info: Total interconnect delay = 1.152 ns ( 44.07 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.451 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y26_N23; Fanout = 13; REG Node = 'Registrador:B_Control|Saida[0]'
        Info: 2: + IC(0.226 ns) + CELL(0.225 ns) = 0.451 ns; Loc. = LCCOMB_X25_Y26_N20; Fanout = 1; REG Node = 'SS:inst15|toWriteData[0]'
        Info: Total cell delay = 0.225 ns ( 49.89 % )
        Info: Total interconnect delay = 0.226 ns ( 50.11 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clk" to destination pin "S[30]" through register "Controle:inst4|ALUSrcA[1]" is 17.357 ns
    Info: + Longest clock path from clock "clk" to source register is 2.630 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 7; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 2061; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.825 ns) + CELL(0.618 ns) = 2.630 ns; Loc. = LCFF_X21_Y18_N13; Fanout = 32; REG Node = 'Controle:inst4|ALUSrcA[1]'
        Info: Total cell delay = 1.462 ns ( 55.59 % )
        Info: Total interconnect delay = 1.168 ns ( 44.41 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 14.633 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y18_N13; Fanout = 32; REG Node = 'Controle:inst4|ALUSrcA[1]'
        Info: 2: + IC(1.606 ns) + CELL(0.053 ns) = 1.659 ns; Loc. = LCCOMB_X32_Y26_N26; Fanout = 5; COMB Node = 'ALUSrcA:inst5|Mux31~0'
        Info: 3: + IC(0.223 ns) + CELL(0.053 ns) = 1.935 ns; Loc. = LCCOMB_X32_Y26_N30; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[0]~1'
        Info: 4: + IC(0.660 ns) + CELL(0.272 ns) = 2.867 ns; Loc. = LCCOMB_X33_Y24_N24; Fanout = 2; COMB Node = 'Ula32:ALUControl|carry_temp[2]~4'
        Info: 5: + IC(0.238 ns) + CELL(0.272 ns) = 3.377 ns; Loc. = LCCOMB_X33_Y24_N14; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[5]~6DUPLICATE'
        Info: 6: + IC(0.205 ns) + CELL(0.053 ns) = 3.635 ns; Loc. = LCCOMB_X33_Y24_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[7]~7'
        Info: 7: + IC(1.696 ns) + CELL(0.053 ns) = 5.384 ns; Loc. = LCCOMB_X20_Y16_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[9]~8'
        Info: 8: + IC(0.225 ns) + CELL(0.053 ns) = 5.662 ns; Loc. = LCCOMB_X20_Y16_N4; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[11]~9'
        Info: 9: + IC(0.223 ns) + CELL(0.053 ns) = 5.938 ns; Loc. = LCCOMB_X20_Y16_N26; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[13]~10DUPLICATE'
        Info: 10: + IC(0.207 ns) + CELL(0.053 ns) = 6.198 ns; Loc. = LCCOMB_X20_Y16_N12; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[15]~11'
        Info: 11: + IC(0.221 ns) + CELL(0.154 ns) = 6.573 ns; Loc. = LCCOMB_X20_Y16_N16; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[17]~12'
        Info: 12: + IC(0.200 ns) + CELL(0.053 ns) = 6.826 ns; Loc. = LCCOMB_X20_Y16_N20; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[19]~13'
        Info: 13: + IC(0.234 ns) + CELL(0.053 ns) = 7.113 ns; Loc. = LCCOMB_X20_Y16_N10; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[21]~14DUPLICATE'
        Info: 14: + IC(0.214 ns) + CELL(0.053 ns) = 7.380 ns; Loc. = LCCOMB_X20_Y16_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[23]~15'
        Info: 15: + IC(0.563 ns) + CELL(0.053 ns) = 7.996 ns; Loc. = LCCOMB_X21_Y17_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[25]~16'
        Info: 16: + IC(0.225 ns) + CELL(0.053 ns) = 8.274 ns; Loc. = LCCOMB_X21_Y17_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[27]~17'
        Info: 17: + IC(0.238 ns) + CELL(0.053 ns) = 8.565 ns; Loc. = LCCOMB_X21_Y17_N10; Fanout = 7; COMB Node = 'Ula32:ALUControl|carry_temp[29]~18'
        Info: 18: + IC(0.317 ns) + CELL(0.053 ns) = 8.935 ns; Loc. = LCCOMB_X20_Y17_N8; Fanout = 4; COMB Node = 'Ula32:ALUControl|Mux1~0'
        Info: 19: + IC(3.584 ns) + CELL(2.114 ns) = 14.633 ns; Loc. = PIN_L6; Fanout = 0; PIN Node = 'S[30]'
        Info: Total cell delay = 3.554 ns ( 24.29 % )
        Info: Total interconnect delay = 11.079 ns ( 75.71 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 70 warnings
    Info: Peak virtual memory: 4413 megabytes
    Info: Processing ended: Sat Oct 19 13:17:25 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


