// Seed: 2876495453
module module_0 (
    output wor id_0,
    input wor id_1,
    output supply1 id_2,
    input tri id_3,
    input wor id_4,
    input tri1 id_5,
    output tri0 id_6,
    input uwire id_7,
    output tri1 id_8,
    output tri0 id_9,
    input uwire id_10,
    output wire id_11,
    output tri1 id_12,
    input wire id_13,
    output wire id_14,
    input supply1 id_15,
    output tri1 id_16,
    input tri1 id_17,
    output tri0 id_18,
    output tri1 id_19
);
  wire id_21;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input uwire id_2,
    output tri1 id_3,
    output tri id_4,
    output supply0 id_5,
    output tri0 id_6,
    output supply1 id_7,
    input tri1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    input wor id_11,
    input tri id_12,
    output tri1 id_13,
    output supply0 id_14,
    input wand id_15,
    input uwire id_16,
    output supply0 id_17
);
  assign id_5 = 1;
  wire id_19;
  module_0(
      id_4,
      id_10,
      id_6,
      id_9,
      id_0,
      id_8,
      id_4,
      id_9,
      id_17,
      id_3,
      id_9,
      id_17,
      id_13,
      id_10,
      id_4,
      id_10,
      id_4,
      id_12,
      id_4,
      id_14
  );
endmodule
