// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module GenerateProof_tree_expansion (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        root_val,
        iv_val1,
        k_strm_din,
        k_strm_full_n,
        k_strm_write,
        k_strm_num_data_valid,
        k_strm_fifo_cap,
        leaf_strm_din,
        leaf_strm_full_n,
        leaf_strm_write,
        leaf_strm_num_data_valid,
        leaf_strm_fifo_cap
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [127:0] root_val;
input  [127:0] iv_val1;
output  [127:0] k_strm_din;
input   k_strm_full_n;
output   k_strm_write;
input  [2:0] k_strm_num_data_valid;
input  [2:0] k_strm_fifo_cap;
output  [127:0] leaf_strm_din;
input   leaf_strm_full_n;
output   leaf_strm_write;
input  [2:0] leaf_strm_num_data_valid;
input  [2:0] leaf_strm_fifo_cap;

reg ap_done;
reg ap_idle;
reg start_write;
reg[127:0] k_strm_din;
reg k_strm_write;
reg[127:0] leaf_strm_din;
reg leaf_strm_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    k_strm_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    leaf_strm_blk_n;
reg   [127:0] iv_val1_read_reg_81;
reg    ap_block_state1;
reg   [127:0] root_val_read_reg_86;
reg   [127:0] left_reg_92;
reg    ap_block_state2;
wire    grp_PRG3538_fu_60_ap_done;
reg   [127:0] right_reg_97;
wire    grp_PRG3538_fu_60_ap_start;
wire    grp_PRG3538_fu_60_ap_idle;
wire    grp_PRG3538_fu_60_ap_ready;
wire   [127:0] grp_PRG3538_fu_60_ap_return_0;
wire   [127:0] grp_PRG3538_fu_60_ap_return_1;
reg    grp_PRG3538_fu_60_ap_start_reg;
reg    ap_block_state1_ignore_call7;
reg    ap_block_state3;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 grp_PRG3538_fu_60_ap_start_reg = 1'b0;
end

GenerateProof_PRG3538 grp_PRG3538_fu_60(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_PRG3538_fu_60_ap_start),
    .ap_done(grp_PRG3538_fu_60_ap_done),
    .ap_idle(grp_PRG3538_fu_60_ap_idle),
    .ap_ready(grp_PRG3538_fu_60_ap_ready),
    .iv_val(iv_val1_read_reg_81),
    .seed(root_val_read_reg_86),
    .ap_return_0(grp_PRG3538_fu_60_ap_return_0),
    .ap_return_1(grp_PRG3538_fu_60_ap_return_1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((k_strm_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_PRG3538_fu_60_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state1_ignore_call7) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_PRG3538_fu_60_ap_start_reg <= 1'b1;
        end else if ((grp_PRG3538_fu_60_ap_ready == 1'b1)) begin
            grp_PRG3538_fu_60_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        iv_val1_read_reg_81 <= iv_val1;
        root_val_read_reg_86 <= root_val;
    end
end

always @ (posedge ap_clk) begin
    if ((~((grp_PRG3538_fu_60_ap_done == 1'b0) | (1'b1 == ap_block_state2)) & (1'b1 == ap_CS_fsm_state2))) begin
        left_reg_92 <= grp_PRG3538_fu_60_ap_return_0;
        right_reg_97 <= grp_PRG3538_fu_60_ap_return_1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_PRG3538_fu_60_ap_done == 1'b0) | (1'b1 == ap_block_state2))) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state3)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((k_strm_full_n == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((k_strm_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((k_strm_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        k_strm_blk_n = k_strm_full_n;
    end else begin
        k_strm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((k_strm_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        k_strm_din = right_reg_97;
    end else if (((1'b0 == ap_block_state3) & (1'b1 == ap_CS_fsm_state3))) begin
        k_strm_din = left_reg_92;
    end else if ((~((grp_PRG3538_fu_60_ap_done == 1'b0) | (1'b1 == ap_block_state2)) & (1'b1 == ap_CS_fsm_state2))) begin
        k_strm_din = root_val_read_reg_86;
    end else begin
        k_strm_din = 'bx;
    end
end

always @ (*) begin
    if (((~((grp_PRG3538_fu_60_ap_done == 1'b0) | (1'b1 == ap_block_state2)) & (1'b1 == ap_CS_fsm_state2)) | ((k_strm_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((1'b0 == ap_block_state3) & (1'b1 == ap_CS_fsm_state3)))) begin
        k_strm_write = 1'b1;
    end else begin
        k_strm_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        leaf_strm_blk_n = leaf_strm_full_n;
    end else begin
        leaf_strm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3) & (1'b1 == ap_CS_fsm_state3))) begin
        leaf_strm_din = right_reg_97;
    end else if ((~((grp_PRG3538_fu_60_ap_done == 1'b0) | (1'b1 == ap_block_state2)) & (1'b1 == ap_CS_fsm_state2))) begin
        leaf_strm_din = grp_PRG3538_fu_60_ap_return_0;
    end else begin
        leaf_strm_din = 'bx;
    end
end

always @ (*) begin
    if (((~((grp_PRG3538_fu_60_ap_done == 1'b0) | (1'b1 == ap_block_state2)) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_state3) & (1'b1 == ap_CS_fsm_state3)))) begin
        leaf_strm_write = 1'b1;
    end else begin
        leaf_strm_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((grp_PRG3538_fu_60_ap_done == 1'b0) | (1'b1 == ap_block_state2)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((k_strm_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call7 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state2 = ((leaf_strm_full_n == 1'b0) | (k_strm_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((leaf_strm_full_n == 1'b0) | (k_strm_full_n == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign grp_PRG3538_fu_60_ap_start = grp_PRG3538_fu_60_ap_start_reg;

assign start_out = real_start;

endmodule //GenerateProof_tree_expansion
