{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 03 19:59:59 2013 " "Info: Processing started: Mon Jun 03 19:59:59 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu-verilog " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu-verilog" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//10.6.0.1/dlx/merge/qout/vmem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file //10.6.0.1/dlx/merge/qout/vmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 vmem " "Info: Found entity 1: vmem" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//10.6.0.1/dlx/merge/qout/vreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file //10.6.0.1/dlx/merge/qout/vreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 vreg " "Info: Found entity 1: vreg" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//10.6.0.1/dlx/merge/qout/dmem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file //10.6.0.1/dlx/merge/qout/dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Info: Found entity 1: dmem" {  } { { "//10.6.0.1/dlx/merge/qout/dmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/dmem.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//10.6.0.1/dlx/merge/qout/cpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file //10.6.0.1/dlx/merge/qout/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//10.6.0.1/dlx/merge/qout/alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file //10.6.0.1/dlx/merge/qout/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "//10.6.0.1/dlx/merge/qout/alu.v" "" { Text "//10.6.0.1/dlx/merge/qout/alu.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Info: Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "should_jump cpu.v(33) " "Warning (10036): Verilog HDL or VHDL warning at cpu.v(33): object \"should_jump\" assigned a value but never read" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "jump_iq_pos cpu.v(34) " "Warning (10036): Verilog HDL or VHDL warning at cpu.v(34): object \"jump_iq_pos\" assigned a value but never read" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "jump_next_pc cpu.v(35) " "Warning (10036): Verilog HDL or VHDL warning at cpu.v(35): object \"jump_next_pc\" assigned a value but never read" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "headbit cpu.v(48) " "Warning (10036): Verilog HDL or VHDL warning at cpu.v(48): object \"headbit\" assigned a value but never read" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "tailbit cpu.v(49) " "Warning (10036): Verilog HDL or VHDL warning at cpu.v(49): object \"tailbit\" assigned a value but never read" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "inst_opcode cpu.v(72) " "Warning (10036): Verilog HDL or VHDL warning at cpu.v(72): object \"inst_opcode\" assigned a value but never read" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "issuebit_prev cpu.v(94) " "Warning (10036): Verilog HDL or VHDL warning at cpu.v(94): object \"issuebit_prev\" assigned a value but never read" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 cpu-boj.m.v(29) " "Warning (10230): Verilog HDL assignment warning at cpu-boj.m.v(29): truncated value with size 8 to match size of target (5)" {  } { { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ptr.m.v(3) " "Warning (10230): Verilog HDL assignment warning at ptr.m.v(3): truncated value with size 32 to match size of target (3)" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ptr.m.v(4) " "Warning (10230): Verilog HDL assignment warning at ptr.m.v(4): truncated value with size 32 to match size of target (3)" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ptr.m.v(6) " "Warning (10230): Verilog HDL assignment warning at ptr.m.v(6): truncated value with size 32 to match size of target (8)" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ptr.m.v(7) " "Warning (10230): Verilog HDL assignment warning at ptr.m.v(7): truncated value with size 32 to match size of target (8)" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ptr.m.v(23) " "Warning (10230): Verilog HDL assignment warning at ptr.m.v(23): truncated value with size 32 to match size of target (3)" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ptr.m.v(24) " "Warning (10230): Verilog HDL assignment warning at ptr.m.v(24): truncated value with size 32 to match size of target (8)" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dep.m.v(38) " "Warning (10230): Verilog HDL assignment warning at dep.m.v(38): truncated value with size 32 to match size of target (8)" {  } { { "//10.6.0.1/dlx/merge/qout/dep.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/dep.m.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dep.m.v(36) " "Warning (10230): Verilog HDL assignment warning at dep.m.v(36): truncated value with size 32 to match size of target (8)" {  } { { "//10.6.0.1/dlx/merge/qout/dep.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/dep.m.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alu_schedule.m.v(22) " "Warning (10230): Verilog HDL assignment warning at alu_schedule.m.v(22): truncated value with size 32 to match size of target (3)" {  } { { "//10.6.0.1/dlx/merge/qout/alu_schedule.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/alu_schedule.m.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu_schedule.m.v(13) " "Warning (10230): Verilog HDL assignment warning at alu_schedule.m.v(13): truncated value with size 32 to match size of target (8)" {  } { { "//10.6.0.1/dlx/merge/qout/alu_schedule.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/alu_schedule.m.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mem_schedule.m.v(18) " "Warning (10230): Verilog HDL assignment warning at mem_schedule.m.v(18): truncated value with size 32 to match size of target (3)" {  } { { "//10.6.0.1/dlx/merge/qout/mem_schedule.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/mem_schedule.m.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mem_schedule.m.v(36) " "Warning (10230): Verilog HDL assignment warning at mem_schedule.m.v(36): truncated value with size 32 to match size of target (8)" {  } { { "//10.6.0.1/dlx/merge/qout/mem_schedule.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/mem_schedule.m.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vreg vreg:vreg " "Info: Elaborating entity \"vreg\" for hierarchy \"vreg:vreg\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "vreg" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 37 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "headbit global_wires.h.v(1) " "Warning (10036): Verilog HDL or VHDL warning at global_wires.h.v(1): object \"headbit\" assigned a value but never read" {  } { { "//10.6.0.1/dlx/merge/qout/global_wires.h.v" "" { Text "//10.6.0.1/dlx/merge/qout/global_wires.h.v" 1 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "tailbit global_wires.h.v(1) " "Warning (10036): Verilog HDL or VHDL warning at global_wires.h.v(1): object \"tailbit\" assigned a value but never read" {  } { { "//10.6.0.1/dlx/merge/qout/global_wires.h.v" "" { Text "//10.6.0.1/dlx/merge/qout/global_wires.h.v" 1 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "insertbit global_wires.h.v(1) " "Warning (10036): Verilog HDL or VHDL warning at global_wires.h.v(1): object \"insertbit\" assigned a value but never read" {  } { { "//10.6.0.1/dlx/merge/qout/global_wires.h.v" "" { Text "//10.6.0.1/dlx/merge/qout/global_wires.h.v" 1 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alus\[1\].alu " "Info: Elaborating entity \"alu\" for hierarchy \"alu:alus\[1\].alu\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "alus\[1\].alu" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 54 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vmem vmem:vmem " "Info: Elaborating entity \"vmem\" for hierarchy \"vmem:vmem\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "vmem" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "headbit global_wires.h.v(1) " "Warning (10036): Verilog HDL or VHDL warning at global_wires.h.v(1): object \"headbit\" assigned a value but never read" {  } { { "//10.6.0.1/dlx/merge/qout/global_wires.h.v" "" { Text "//10.6.0.1/dlx/merge/qout/global_wires.h.v" 1 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "tailbit global_wires.h.v(1) " "Warning (10036): Verilog HDL or VHDL warning at global_wires.h.v(1): object \"tailbit\" assigned a value but never read" {  } { { "//10.6.0.1/dlx/merge/qout/global_wires.h.v" "" { Text "//10.6.0.1/dlx/merge/qout/global_wires.h.v" 1 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "insertbit global_wires.h.v(1) " "Warning (10036): Verilog HDL or VHDL warning at global_wires.h.v(1): object \"insertbit\" assigned a value but never read" {  } { { "//10.6.0.1/dlx/merge/qout/global_wires.h.v" "" { Text "//10.6.0.1/dlx/merge/qout/global_wires.h.v" 1 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vmem.v(47) " "Warning (10230): Verilog HDL assignment warning at vmem.v(47): truncated value with size 32 to match size of target (3)" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem vmem:vmem\|dmem:dmem " "Info: Elaborating entity \"dmem\" for hierarchy \"vmem:vmem\|dmem:dmem\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "dmem" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 106 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "//10.6.0.1/dlx/merge/qout/pc.v 1 1 " "Warning: Using design file //10.6.0.1/dlx/merge/qout/pc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "//10.6.0.1/dlx/merge/qout/pc.v" "" { Text "//10.6.0.1/dlx/merge/qout/pc.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc " "Info: Elaborating entity \"pc\" for hierarchy \"pc:pc\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "pc" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 135 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_value pc.v(15) " "Warning (10240): Verilog HDL Always Construct warning at pc.v(15): inferring latch(es) for variable \"pc_value\", which holds its previous value in one or more paths through the always construct" {  } { { "//10.6.0.1/dlx/merge/qout/pc.v" "" { Text "//10.6.0.1/dlx/merge/qout/pc.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "pc_value\[1\] pc.v(13) " "Info (10041): Verilog HDL or VHDL info at pc.v(13): inferred latch for \"pc_value\[1\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/pc.v" "" { Text "//10.6.0.1/dlx/merge/qout/pc.v" 13 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "pc_value\[0\] pc.v(13) " "Info (10041): Verilog HDL or VHDL info at pc.v(13): inferred latch for \"pc_value\[0\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/pc.v" "" { Text "//10.6.0.1/dlx/merge/qout/pc.v" 13 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_XZ_EXTEND_SIGNIFICANT" "imem.v(29) " "Warning (10273): Verilog HDL warning at imem.v(29): extended using \"x\" or \"z\"" {  } { { "//10.6.0.1/dlx/merge/qout/imem.v" "" { Text "//10.6.0.1/dlx/merge/qout/imem.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0}
{ "Warning" "WSGN_SEARCH_FILE" "//10.6.0.1/dlx/merge/qout/imem.v 1 1 " "Warning: Using design file //10.6.0.1/dlx/merge/qout/imem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Info: Found entity 1: imem" {  } { { "//10.6.0.1/dlx/merge/qout/imem.v" "" { Text "//10.6.0.1/dlx/merge/qout/imem.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Info: Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "imem" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 137 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_GENERIC_WARNING_WITH_LOC" "can't check case statement for completeness because the case expression has too many possible states imem.v(20) " "Warning (10005): Verilog HDL or VHDL warning at imem.v(20): can't check case statement for completeness because the case expression has too many possible states" {  } { { "//10.6.0.1/dlx/merge/qout/imem.v" "" { Text "//10.6.0.1/dlx/merge/qout/imem.v" 20 0 0 } }  } 0 10005 "Verilog HDL or VHDL warning at %2!s!: %1!s!" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "//10.6.0.1/dlx/merge/qout/decoder.v 1 1 " "Warning: Using design file //10.6.0.1/dlx/merge/qout/decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "//10.6.0.1/dlx/merge/qout/decoder.v" "" { Text "//10.6.0.1/dlx/merge/qout/decoder.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder " "Info: Elaborating entity \"decoder\" for hierarchy \"decoder:decoder\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "decoder" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 138 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "//10.6.0.1/dlx/merge/qout/decoder_signal_generator.v 1 1 " "Warning: Using design file //10.6.0.1/dlx/merge/qout/decoder_signal_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_signal_generator " "Info: Found entity 1: decoder_signal_generator" {  } { { "//10.6.0.1/dlx/merge/qout/decoder_signal_generator.v" "" { Text "//10.6.0.1/dlx/merge/qout/decoder_signal_generator.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_signal_generator decoder:decoder\|decoder_signal_generator:decoder_signal_generator " "Info: Elaborating entity \"decoder_signal_generator\" for hierarchy \"decoder:decoder\|decoder_signal_generator:decoder_signal_generator\"" {  } { { "//10.6.0.1/dlx/merge/qout/decoder.v" "decoder_signal_generator" { Text "//10.6.0.1/dlx/merge/qout/decoder.v" 18 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "//10.6.0.1/dlx/merge/qout/decoder_signal_pack.v 1 1 " "Warning: Using design file //10.6.0.1/dlx/merge/qout/decoder_signal_pack.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_signal_pack " "Info: Found entity 1: decoder_signal_pack" {  } { { "//10.6.0.1/dlx/merge/qout/decoder_signal_pack.v" "" { Text "//10.6.0.1/dlx/merge/qout/decoder_signal_pack.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_signal_pack decoder:decoder\|decoder_signal_pack:decoder_signal_pack " "Info: Elaborating entity \"decoder_signal_pack\" for hierarchy \"decoder:decoder\|decoder_signal_pack:decoder_signal_pack\"" {  } { { "//10.6.0.1/dlx/merge/qout/decoder.v" "decoder_signal_pack" { Text "//10.6.0.1/dlx/merge/qout/decoder.v" 19 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#1 vmem 32 5 " "Warning: Port \"#1\" on the entity instantiation of \"vmem\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  Extra bits will be driven by GND." {  } { { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "vmem" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: The following nets are missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[47\] " "Warning: Net \"ctl_bus\[47\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[47\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[46\] " "Warning: Net \"ctl_bus\[46\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[46\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[45\] " "Warning: Net \"ctl_bus\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[45\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[44\] " "Warning: Net \"ctl_bus\[44\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[44\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[43\] " "Warning: Net \"ctl_bus\[43\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[43\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[42\] " "Warning: Net \"ctl_bus\[42\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[42\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[41\] " "Warning: Net \"ctl_bus\[41\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[41\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[40\] " "Warning: Net \"ctl_bus\[40\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[40\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[39\] " "Warning: Net \"ctl_bus\[39\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[39\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[38\] " "Warning: Net \"ctl_bus\[38\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[38\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[37\] " "Warning: Net \"ctl_bus\[37\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[37\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[36\] " "Warning: Net \"ctl_bus\[36\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[36\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[35\] " "Warning: Net \"ctl_bus\[35\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[35\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[34\] " "Warning: Net \"ctl_bus\[34\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[34\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[33\] " "Warning: Net \"ctl_bus\[33\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[33\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[32\] " "Warning: Net \"ctl_bus\[32\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[32\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[31\] " "Warning: Net \"ctl_bus\[31\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[31\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[30\] " "Warning: Net \"ctl_bus\[30\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[30\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[29\] " "Warning: Net \"ctl_bus\[29\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[29\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[28\] " "Warning: Net \"ctl_bus\[28\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[28\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[27\] " "Warning: Net \"ctl_bus\[27\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[27\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[26\] " "Warning: Net \"ctl_bus\[26\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[26\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[25\] " "Warning: Net \"ctl_bus\[25\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[25\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[24\] " "Warning: Net \"ctl_bus\[24\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[24\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[23\] " "Warning: Net \"ctl_bus\[23\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[23\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[22\] " "Warning: Net \"ctl_bus\[22\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[22\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[21\] " "Warning: Net \"ctl_bus\[21\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[21\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[20\] " "Warning: Net \"ctl_bus\[20\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[20\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[19\] " "Warning: Net \"ctl_bus\[19\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[19\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[18\] " "Warning: Net \"ctl_bus\[18\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[18\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[17\] " "Warning: Net \"ctl_bus\[17\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[17\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[16\] " "Warning: Net \"ctl_bus\[16\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[16\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[15\] " "Warning: Net \"ctl_bus\[15\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[15\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[14\] " "Warning: Net \"ctl_bus\[14\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[14\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[13\] " "Warning: Net \"ctl_bus\[13\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[13\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[12\] " "Warning: Net \"ctl_bus\[12\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[12\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[11\] " "Warning: Net \"ctl_bus\[11\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[11\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[10\] " "Warning: Net \"ctl_bus\[10\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[10\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[9\] " "Warning: Net \"ctl_bus\[9\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[9\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[8\] " "Warning: Net \"ctl_bus\[8\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[8\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[7\] " "Warning: Net \"ctl_bus\[7\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[7\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[6\] " "Warning: Net \"ctl_bus\[6\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[6\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[5\] " "Warning: Net \"ctl_bus\[5\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[5\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[4\] " "Warning: Net \"ctl_bus\[4\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[4\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[3\] " "Warning: Net \"ctl_bus\[3\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[3\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[2\] " "Warning: Net \"ctl_bus\[2\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu.v" "ctl_bus\[2\]" { Text "//10.6.0.1/dlx/merge/qout/cpu.v" 21 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0}  } {  } 0 0 "The following nets are missing source, defaulting to GND" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[0\]\[74\] data_in GND " "Warning: Reduced register \"insts\[0\]\[74\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[0\]\[73\] data_in GND " "Warning: Reduced register \"insts\[0\]\[73\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[0\]\[15\] data_in GND " "Warning: Reduced register \"insts\[0\]\[15\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[1\]\[74\] data_in GND " "Warning: Reduced register \"insts\[1\]\[74\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[1\]\[73\] data_in GND " "Warning: Reduced register \"insts\[1\]\[73\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[1\]\[15\] data_in GND " "Warning: Reduced register \"insts\[1\]\[15\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[2\]\[74\] data_in GND " "Warning: Reduced register \"insts\[2\]\[74\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[2\]\[73\] data_in GND " "Warning: Reduced register \"insts\[2\]\[73\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[2\]\[15\] data_in GND " "Warning: Reduced register \"insts\[2\]\[15\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[3\]\[74\] data_in GND " "Warning: Reduced register \"insts\[3\]\[74\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[3\]\[73\] data_in GND " "Warning: Reduced register \"insts\[3\]\[73\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[3\]\[15\] data_in GND " "Warning: Reduced register \"insts\[3\]\[15\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[4\]\[74\] data_in GND " "Warning: Reduced register \"insts\[4\]\[74\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[4\]\[73\] data_in GND " "Warning: Reduced register \"insts\[4\]\[73\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[4\]\[15\] data_in GND " "Warning: Reduced register \"insts\[4\]\[15\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[5\]\[74\] data_in GND " "Warning: Reduced register \"insts\[5\]\[74\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[5\]\[73\] data_in GND " "Warning: Reduced register \"insts\[5\]\[73\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[5\]\[15\] data_in GND " "Warning: Reduced register \"insts\[5\]\[15\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[6\]\[74\] data_in GND " "Warning: Reduced register \"insts\[6\]\[74\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[6\]\[73\] data_in GND " "Warning: Reduced register \"insts\[6\]\[73\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[6\]\[15\] data_in GND " "Warning: Reduced register \"insts\[6\]\[15\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[74\] data_in GND " "Warning: Reduced register \"insts\[7\]\[74\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[73\] data_in GND " "Warning: Reduced register \"insts\[7\]\[73\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[15\] data_in GND " "Warning: Reduced register \"insts\[7\]\[15\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "imem:imem\|saved_pc\[1\] data_in GND " "Warning: Reduced register \"imem:imem\|saved_pc\[1\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/imem.v" "" { Text "//10.6.0.1/dlx/merge/qout/imem.v" 16 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "imem:imem\|saved_pc\[0\] data_in GND " "Warning: Reduced register \"imem:imem\|saved_pc\[0\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/imem.v" "" { Text "//10.6.0.1/dlx/merge/qout/imem.v" 16 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "imem:imem\|inst\[30\] data_in GND " "Warning: Reduced register \"imem:imem\|inst\[30\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/imem.v" "" { Text "//10.6.0.1/dlx/merge/qout/imem.v" 19 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "imem:imem\|inst\[28\] data_in GND " "Warning: Reduced register \"imem:imem\|inst\[28\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/imem.v" "" { Text "//10.6.0.1/dlx/merge/qout/imem.v" 19 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "imem:imem\|inst\[25\] data_in GND " "Warning: Reduced register \"imem:imem\|inst\[25\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/imem.v" "" { Text "//10.6.0.1/dlx/merge/qout/imem.v" 19 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "imem:imem\|inst\[24\] data_in GND " "Warning: Reduced register \"imem:imem\|inst\[24\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/imem.v" "" { Text "//10.6.0.1/dlx/merge/qout/imem.v" 19 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "imem:imem\|inst\[20\] data_in GND " "Warning: Reduced register \"imem:imem\|inst\[20\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/imem.v" "" { Text "//10.6.0.1/dlx/merge/qout/imem.v" 19 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vmem:vmem\|rob_valid\[0\] data_in GND " "Warning: Reduced register \"vmem:vmem\|rob_valid\[0\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 86 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vmem:vmem\|rob_valid\[1\] data_in GND " "Warning: Reduced register \"vmem:vmem\|rob_valid\[1\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 86 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vmem:vmem\|rob_valid\[2\] data_in GND " "Warning: Reduced register \"vmem:vmem\|rob_valid\[2\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 86 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vmem:vmem\|rob_valid\[3\] data_in GND " "Warning: Reduced register \"vmem:vmem\|rob_valid\[3\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 86 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vmem:vmem\|rob_valid\[4\] data_in GND " "Warning: Reduced register \"vmem:vmem\|rob_valid\[4\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 86 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vmem:vmem\|rob_valid\[5\] data_in GND " "Warning: Reduced register \"vmem:vmem\|rob_valid\[5\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 86 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vmem:vmem\|rob_valid\[6\] data_in GND " "Warning: Reduced register \"vmem:vmem\|rob_valid\[6\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 86 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vmem:vmem\|rob_valid\[7\] data_in GND " "Warning: Reduced register \"vmem:vmem\|rob_valid\[7\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 86 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[4\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[3\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[2\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[1\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[0\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[4\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[3\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[2\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[1\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[4\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[3\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[2\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[0\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[4\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[3\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[2\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[4\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[3\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[1\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[0\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[4\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[3\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[1\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[4\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[3\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[0\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[4\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[3\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[4\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[2\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[1\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[0\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[4\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[2\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[1\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[4\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[2\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[0\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[4\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[2\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[4\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[1\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[0\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[4\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[1\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[4\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[0\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[4\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[3\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[2\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[1\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[0\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[3\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[2\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[1\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[3\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[2\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[0\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[3\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[2\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[3\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[1\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[0\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[3\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[1\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[3\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[0\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[3\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[2\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[1\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[0\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[2\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[1\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[2\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[0\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[2\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[1\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[0\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[1\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[0\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[30\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[30\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[30\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[30\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[29\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[29\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[29\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[29\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[28\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[28\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[28\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[28\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[27\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[27\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[27\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[27\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[26\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[26\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[26\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[26\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[25\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[25\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[25\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[25\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[24\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[24\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[24\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[24\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[23\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[23\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[23\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[23\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[22\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[22\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[22\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[22\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[21\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[21\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[21\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[21\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[20\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[20\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[20\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[20\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[19\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[19\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[19\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[19\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[18\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[18\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[18\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[18\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[17\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[17\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[17\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[17\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[16\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[16\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[16\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[16\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[15\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[15\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[15\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[15\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[14\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[14\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[14\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[14\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[13\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[13\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[13\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[13\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[12\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[12\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[12\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[12\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[11\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[11\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[11\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[11\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[10\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[10\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[10\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[10\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[9\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[9\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[9\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[9\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[8\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[8\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[8\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[7\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[7\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[7\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[6\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[6\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[6\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[5\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[5\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[5\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[1\]\[0\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[1\]\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[0\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[0\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[2\]\[1\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[2\]\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[1\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[1\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[3\]\[1\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[3\]\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[1\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[1\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[3\]\[0\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[3\]\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[0\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[0\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[4\]\[2\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[4\]\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[2\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[2\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[5\]\[2\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[5\]\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[2\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[2\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[5\]\[0\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[5\]\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[0\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[0\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[6\]\[2\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[6\]\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[2\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[2\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[6\]\[1\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[6\]\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[1\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[1\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[7\]\[2\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[7\]\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[2\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[2\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[7\]\[1\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[7\]\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[1\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[1\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[7\]\[0\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[7\]\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[0\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[0\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[8\]\[3\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[8\]\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[3\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[3\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[9\]\[3\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[9\]\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[3\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[3\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[9\]\[0\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[9\]\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[0\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[0\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[10\]\[3\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[10\]\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[3\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[3\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[10\]\[1\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[10\]\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[1\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[1\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[11\]\[3\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[11\]\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[3\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[3\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[11\]\[1\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[11\]\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[1\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[1\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[11\]\[0\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[11\]\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[0\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[0\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[12\]\[3\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[12\]\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[3\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[3\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[12\]\[2\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[12\]\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[2\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[2\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[13\]\[3\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[13\]\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[3\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[3\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[13\]\[2\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[13\]\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[2\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[2\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[13\]\[0\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[13\]\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[0\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[0\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[14\]\[3\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[14\]\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[3\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[3\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[14\]\[2\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[14\]\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[2\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[2\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[14\]\[1\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[14\]\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[1\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[1\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[15\]\[3\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[15\]\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[3\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[3\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[15\]\[2\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[15\]\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[2\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[2\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[15\]\[1\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[15\]\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[1\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[1\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[15\]\[0\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[15\]\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[0\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[0\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[16\]\[4\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[16\]\[4\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[4\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[4\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[17\]\[4\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[17\]\[4\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[4\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[4\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[17\]\[0\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[17\]\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[0\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[0\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[18\]\[4\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[18\]\[4\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[4\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[4\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[18\]\[1\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[18\]\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[1\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[1\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[19\]\[4\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[19\]\[4\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[4\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[4\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[19\]\[1\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[19\]\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[1\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[1\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[19\]\[0\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[19\]\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[0\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[0\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[20\]\[4\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[20\]\[4\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[4\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[4\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[20\]\[2\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[20\]\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[2\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[2\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[21\]\[4\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[21\]\[4\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[4\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[4\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[21\]\[2\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[21\]\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[2\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[2\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[21\]\[0\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[21\]\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[0\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[0\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[22\]\[4\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[22\]\[4\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[4\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[4\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[22\]\[2\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[22\]\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[2\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[2\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[22\]\[1\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[22\]\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[1\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[1\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[23\]\[4\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[23\]\[4\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[4\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[4\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[23\]\[2\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[23\]\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[2\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[2\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[23\]\[1\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[23\]\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[1\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[1\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[23\]\[0\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[23\]\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[0\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[0\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[24\]\[4\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[24\]\[4\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[4\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[4\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[24\]\[3\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[24\]\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[3\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[3\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[25\]\[4\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[25\]\[4\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[4\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[4\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[25\]\[3\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[25\]\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[3\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[3\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[25\]\[0\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[25\]\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[0\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[0\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[26\]\[4\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[26\]\[4\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[4\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[4\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[26\]\[3\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[26\]\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[3\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[3\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[26\]\[1\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[26\]\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[1\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[1\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[27\]\[4\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[27\]\[4\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[4\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[4\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[27\]\[3\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[27\]\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[3\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[3\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[27\]\[1\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[27\]\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[1\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[1\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[27\]\[0\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[27\]\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[0\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[0\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[28\]\[4\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[28\]\[4\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[4\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[4\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[28\]\[3\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[28\]\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[3\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[3\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[28\]\[2\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[28\]\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[2\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[2\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[29\]\[4\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[29\]\[4\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[4\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[4\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[29\]\[3\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[29\]\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[3\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[3\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[29\]\[2\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[29\]\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[2\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[2\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[29\]\[0\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[29\]\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[0\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[0\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[30\]\[4\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[30\]\[4\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[4\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[4\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[30\]\[3\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[30\]\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[3\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[3\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[30\]\[2\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[30\]\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[2\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[2\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[30\]\[1\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[30\]\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[1\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[1\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[31\]\[4\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[31\]\[4\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[4\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[4\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[4\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[4\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[31\]\[3\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[31\]\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[3\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[3\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[3\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[3\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[31\]\[2\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[31\]\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[2\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[2\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[2\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[2\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[31\]\[1\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[31\]\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[1\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[1\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[1\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[1\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "vreg:vreg\|regfile\[31\]\[0\] High " "Info: Power-up level of register \"vreg:vreg\|regfile\[31\]\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[0\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[0\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[0\] clock_enable VCC " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[0\]\" with stuck clock_enable port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[0\]\[25\] data_in GND " "Warning: Reduced register \"insts\[0\]\[25\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[0\]\[20\] data_in GND " "Warning: Reduced register \"insts\[0\]\[20\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[0\]\[19\] data_in GND " "Warning: Reduced register \"insts\[0\]\[19\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[1\]\[25\] data_in GND " "Warning: Reduced register \"insts\[1\]\[25\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[1\]\[20\] data_in GND " "Warning: Reduced register \"insts\[1\]\[20\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[1\]\[19\] data_in GND " "Warning: Reduced register \"insts\[1\]\[19\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[2\]\[25\] data_in GND " "Warning: Reduced register \"insts\[2\]\[25\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[2\]\[20\] data_in GND " "Warning: Reduced register \"insts\[2\]\[20\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[2\]\[19\] data_in GND " "Warning: Reduced register \"insts\[2\]\[19\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[3\]\[25\] data_in GND " "Warning: Reduced register \"insts\[3\]\[25\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[3\]\[20\] data_in GND " "Warning: Reduced register \"insts\[3\]\[20\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[3\]\[19\] data_in GND " "Warning: Reduced register \"insts\[3\]\[19\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[4\]\[25\] data_in GND " "Warning: Reduced register \"insts\[4\]\[25\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[4\]\[20\] data_in GND " "Warning: Reduced register \"insts\[4\]\[20\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[4\]\[19\] data_in GND " "Warning: Reduced register \"insts\[4\]\[19\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[5\]\[25\] data_in GND " "Warning: Reduced register \"insts\[5\]\[25\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[5\]\[20\] data_in GND " "Warning: Reduced register \"insts\[5\]\[20\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[5\]\[19\] data_in GND " "Warning: Reduced register \"insts\[5\]\[19\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[6\]\[25\] data_in GND " "Warning: Reduced register \"insts\[6\]\[25\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[6\]\[20\] data_in GND " "Warning: Reduced register \"insts\[6\]\[20\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[6\]\[19\] data_in GND " "Warning: Reduced register \"insts\[6\]\[19\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[25\] data_in GND " "Warning: Reduced register \"insts\[7\]\[25\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[20\] data_in GND " "Warning: Reduced register \"insts\[7\]\[20\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[19\] data_in GND " "Warning: Reduced register \"insts\[7\]\[19\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[0\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[0\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[0\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[0\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[1\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[1\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[1\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[1\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[2\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[2\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[2\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[2\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[3\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[3\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[3\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[3\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[4\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[4\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[4\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[4\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[5\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[5\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[5\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[5\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[6\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[6\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[6\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[6\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[7\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[7\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[7\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[7\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[8\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[8\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[8\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[8\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[9\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[9\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[9\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[9\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[10\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[10\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[10\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[10\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[11\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[11\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[11\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[11\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[12\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[12\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[12\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[12\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[13\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[13\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[13\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[13\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[14\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[14\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[14\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[14\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[15\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[15\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[15\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[15\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[16\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[16\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[16\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[16\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[17\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[17\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[17\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[17\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[18\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[18\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[18\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[18\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[19\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[19\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[19\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[19\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[20\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[20\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[20\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[20\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[21\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[21\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[21\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[21\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[22\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[22\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[22\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[22\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[23\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[23\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[23\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[23\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[24\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[24\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[24\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[24\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[25\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[25\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[25\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[25\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[26\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[26\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[26\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[26\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[27\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[27\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[27\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[27\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[28\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[28\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[28\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[28\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[29\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[29\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[29\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[29\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[30\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[30\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[30\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[30\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "vreg:vreg\|regfile\[31\]\[31\] " "Warning: No clock transition on \"vreg:vreg\|regfile\[31\]\[31\]\" register due to stuck clock or clock enable" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "vreg:vreg\|regfile\[31\]\[31\] clock_enable GND " "Warning: Reduced register \"vreg:vreg\|regfile\[31\]\[31\]\" with stuck clock_enable port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/vreg.v" "" { Text "//10.6.0.1/dlx/merge/qout/vreg.v" 99 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[0\]\[10\] data_in GND " "Warning: Reduced register \"insts\[0\]\[10\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[0\]\[8\] data_in GND " "Warning: Reduced register \"insts\[0\]\[8\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[1\]\[10\] data_in GND " "Warning: Reduced register \"insts\[1\]\[10\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[1\]\[8\] data_in GND " "Warning: Reduced register \"insts\[1\]\[8\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[2\]\[10\] data_in GND " "Warning: Reduced register \"insts\[2\]\[10\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[2\]\[8\] data_in GND " "Warning: Reduced register \"insts\[2\]\[8\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[3\]\[10\] data_in GND " "Warning: Reduced register \"insts\[3\]\[10\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[3\]\[8\] data_in GND " "Warning: Reduced register \"insts\[3\]\[8\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[4\]\[10\] data_in GND " "Warning: Reduced register \"insts\[4\]\[10\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[4\]\[8\] data_in GND " "Warning: Reduced register \"insts\[4\]\[8\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[5\]\[10\] data_in GND " "Warning: Reduced register \"insts\[5\]\[10\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[5\]\[8\] data_in GND " "Warning: Reduced register \"insts\[5\]\[8\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[6\]\[10\] data_in GND " "Warning: Reduced register \"insts\[6\]\[10\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[6\]\[8\] data_in GND " "Warning: Reduced register \"insts\[6\]\[8\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[10\] data_in GND " "Warning: Reduced register \"insts\[7\]\[10\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[8\] data_in GND " "Warning: Reduced register \"insts\[7\]\[8\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Warning: Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_en~0 " "Warning: Synthesized away node \"vmem:vmem\|write_en~0\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 15 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[31\]~31 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[31\]~31\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[30\]~30 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[30\]~30\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[29\]~29 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[29\]~29\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[28\]~28 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[28\]~28\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[27\]~27 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[27\]~27\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[26\]~26 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[26\]~26\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[25\]~25 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[25\]~25\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[24\]~24 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[24\]~24\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[23\]~23 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[23\]~23\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[22\]~22 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[22\]~22\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[21\]~21 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[21\]~21\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[20\]~20 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[20\]~20\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[19\]~19 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[19\]~19\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[18\]~18 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[18\]~18\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[17\]~17 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[17\]~17\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[16\]~16 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[16\]~16\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[15\]~15 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[15\]~15\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[14\]~14 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[14\]~14\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[13\]~13 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[13\]~13\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[12\]~12 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[12\]~12\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[11\]~11 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[11\]~11\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[10\]~10 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[10\]~10\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[9\]~9 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[9\]~9\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[8\]~8 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[8\]~8\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[7\]~7 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[7\]~7\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[6\]~6 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[6\]~6\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[5\]~5 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[5\]~5\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[4\]~4 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[4\]~4\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[3\]~3 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[3\]~3\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[2\]~2 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[2\]~2\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[1\]~1 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[1\]~1\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vmem:vmem\|write_data\[0\]~0 " "Warning: Synthesized away node \"vmem:vmem\|write_data\[0\]~0\"" {  } { { "//10.6.0.1/dlx/merge/qout/vmem.v" "" { Text "//10.6.0.1/dlx/merge/qout/vmem.v" 17 -1 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 108 -1 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0}  } {  } 0 0 "Synthesized away the following node(s):" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[7\]\[7\] data_in GND " "Warning: Reduced register \"afterbit\[7\]\[7\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "afterbit\[7\]\[0\] High " "Info: Power-up level of register \"afterbit\[7\]\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[7\]\[0\] data_in VCC " "Warning: Reduced register \"afterbit\[7\]\[0\]\" with stuck data_in port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "afterbit\[6\]\[0\] High " "Info: Power-up level of register \"afterbit\[6\]\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[6\]\[0\] data_in VCC " "Warning: Reduced register \"afterbit\[6\]\[0\]\" with stuck data_in port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "afterbit\[5\]\[0\] High " "Info: Power-up level of register \"afterbit\[5\]\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[5\]\[0\] data_in VCC " "Warning: Reduced register \"afterbit\[5\]\[0\]\" with stuck data_in port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "afterbit\[4\]\[0\] High " "Info: Power-up level of register \"afterbit\[4\]\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[4\]\[0\] data_in VCC " "Warning: Reduced register \"afterbit\[4\]\[0\]\" with stuck data_in port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "afterbit\[3\]\[0\] High " "Info: Power-up level of register \"afterbit\[3\]\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[3\]\[0\] data_in VCC " "Warning: Reduced register \"afterbit\[3\]\[0\]\" with stuck data_in port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "afterbit\[2\]\[0\] High " "Info: Power-up level of register \"afterbit\[2\]\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[2\]\[0\] data_in VCC " "Warning: Reduced register \"afterbit\[2\]\[0\]\" with stuck data_in port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[1\]\[2\] data_in GND " "Warning: Reduced register \"afterbit\[1\]\[2\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "afterbit\[1\]\[0\] High " "Info: Power-up level of register \"afterbit\[1\]\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[1\]\[0\] data_in VCC " "Warning: Reduced register \"afterbit\[1\]\[0\]\" with stuck data_in port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[0\]\[1\] data_in GND " "Warning: Reduced register \"afterbit\[0\]\[1\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[0\]\[2\] data_in GND " "Warning: Reduced register \"afterbit\[0\]\[2\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[0\]\[0\] data_in GND " "Warning: Reduced register \"afterbit\[0\]\[0\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "afterbit\[6\]\[2\] High " "Info: Power-up level of register \"afterbit\[6\]\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[6\]\[2\] data_in VCC " "Warning: Reduced register \"afterbit\[6\]\[2\]\" with stuck data_in port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[0\]\[3\] data_in GND " "Warning: Reduced register \"afterbit\[0\]\[3\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[0\]\[4\] data_in GND " "Warning: Reduced register \"afterbit\[0\]\[4\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[0\]\[5\] data_in GND " "Warning: Reduced register \"afterbit\[0\]\[5\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[0\]\[6\] data_in GND " "Warning: Reduced register \"afterbit\[0\]\[6\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[0\]\[7\] data_in GND " "Warning: Reduced register \"afterbit\[0\]\[7\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "afterbit\[6\]\[4\] High " "Info: Power-up level of register \"afterbit\[6\]\[4\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[6\]\[4\] data_in VCC " "Warning: Reduced register \"afterbit\[6\]\[4\]\" with stuck data_in port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[2\]\[4\] data_in GND " "Warning: Reduced register \"afterbit\[2\]\[4\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "afterbit\[7\]\[3\] High " "Info: Power-up level of register \"afterbit\[7\]\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[7\]\[3\] data_in VCC " "Warning: Reduced register \"afterbit\[7\]\[3\]\" with stuck data_in port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "afterbit\[5\]\[1\] High " "Info: Power-up level of register \"afterbit\[5\]\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[5\]\[1\] data_in VCC " "Warning: Reduced register \"afterbit\[5\]\[1\]\" with stuck data_in port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "afterbit\[7\]\[5\] High " "Info: Power-up level of register \"afterbit\[7\]\[5\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[7\]\[5\] data_in VCC " "Warning: Reduced register \"afterbit\[7\]\[5\]\" with stuck data_in port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "afterbit\[7\]\[1\] High " "Info: Power-up level of register \"afterbit\[7\]\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[7\]\[1\] data_in VCC " "Warning: Reduced register \"afterbit\[7\]\[1\]\" with stuck data_in port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[3\]\[5\] data_in GND " "Warning: Reduced register \"afterbit\[3\]\[5\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "afterbit\[3\]\[1\] High " "Info: Power-up level of register \"afterbit\[3\]\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[3\]\[1\] data_in VCC " "Warning: Reduced register \"afterbit\[3\]\[1\]\" with stuck data_in port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "afterbit\[7\]\[6\] High " "Info: Power-up level of register \"afterbit\[7\]\[6\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[7\]\[6\] data_in VCC " "Warning: Reduced register \"afterbit\[7\]\[6\]\" with stuck data_in port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "afterbit\[7\]\[4\] High " "Info: Power-up level of register \"afterbit\[7\]\[4\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[7\]\[4\] data_in VCC " "Warning: Reduced register \"afterbit\[7\]\[4\]\" with stuck data_in port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "afterbit\[7\]\[2\] High " "Info: Power-up level of register \"afterbit\[7\]\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[7\]\[2\] data_in VCC " "Warning: Reduced register \"afterbit\[7\]\[2\]\" with stuck data_in port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[5\]\[6\] data_in GND " "Warning: Reduced register \"afterbit\[5\]\[6\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "afterbit\[5\]\[4\] High " "Info: Power-up level of register \"afterbit\[5\]\[4\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[5\]\[4\] data_in VCC " "Warning: Reduced register \"afterbit\[5\]\[4\]\" with stuck data_in port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "afterbit\[5\]\[2\] High " "Info: Power-up level of register \"afterbit\[5\]\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[5\]\[2\] data_in VCC " "Warning: Reduced register \"afterbit\[5\]\[2\]\" with stuck data_in port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[3\]\[6\] data_in GND " "Warning: Reduced register \"afterbit\[3\]\[6\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[3\]\[4\] data_in GND " "Warning: Reduced register \"afterbit\[3\]\[4\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "afterbit\[3\]\[2\] High " "Info: Power-up level of register \"afterbit\[3\]\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[3\]\[2\] data_in VCC " "Warning: Reduced register \"afterbit\[3\]\[2\]\" with stuck data_in port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[1\]\[6\] data_in GND " "Warning: Reduced register \"afterbit\[1\]\[6\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[1\]\[4\] data_in GND " "Warning: Reduced register \"afterbit\[1\]\[4\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "afterbit\[6\]\[1\] High " "Info: Power-up level of register \"afterbit\[6\]\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[6\]\[1\] data_in VCC " "Warning: Reduced register \"afterbit\[6\]\[1\]\" with stuck data_in port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "afterbit\[4\]\[1\] High " "Info: Power-up level of register \"afterbit\[4\]\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[4\]\[1\] data_in VCC " "Warning: Reduced register \"afterbit\[4\]\[1\]\" with stuck data_in port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "afterbit\[2\]\[1\] High " "Info: Power-up level of register \"afterbit\[2\]\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[2\]\[1\] data_in VCC " "Warning: Reduced register \"afterbit\[2\]\[1\]\" with stuck data_in port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[1\]\[1\] data_in GND " "Warning: Reduced register \"afterbit\[1\]\[1\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "afterbit\[4\]\[2\] High " "Info: Power-up level of register \"afterbit\[4\]\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[4\]\[2\] data_in VCC " "Warning: Reduced register \"afterbit\[4\]\[2\]\" with stuck data_in port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[2\]\[2\] data_in GND " "Warning: Reduced register \"afterbit\[2\]\[2\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "afterbit\[6\]\[3\] High " "Info: Power-up level of register \"afterbit\[6\]\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[6\]\[3\] data_in VCC " "Warning: Reduced register \"afterbit\[6\]\[3\]\" with stuck data_in port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "afterbit\[5\]\[3\] High " "Info: Power-up level of register \"afterbit\[5\]\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[5\]\[3\] data_in VCC " "Warning: Reduced register \"afterbit\[5\]\[3\]\" with stuck data_in port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "afterbit\[4\]\[3\] High " "Info: Power-up level of register \"afterbit\[4\]\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[4\]\[3\] data_in VCC " "Warning: Reduced register \"afterbit\[4\]\[3\]\" with stuck data_in port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[3\]\[3\] data_in GND " "Warning: Reduced register \"afterbit\[3\]\[3\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[2\]\[3\] data_in GND " "Warning: Reduced register \"afterbit\[2\]\[3\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[1\]\[3\] data_in GND " "Warning: Reduced register \"afterbit\[1\]\[3\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[4\]\[4\] data_in GND " "Warning: Reduced register \"afterbit\[4\]\[4\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "afterbit\[6\]\[5\] High " "Info: Power-up level of register \"afterbit\[6\]\[5\]\" is not specified -- using power-up level of High to minimize register" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[6\]\[5\] data_in VCC " "Warning: Reduced register \"afterbit\[6\]\[5\]\" with stuck data_in port to stuck value VCC" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[5\]\[5\] data_in GND " "Warning: Reduced register \"afterbit\[5\]\[5\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[4\]\[5\] data_in GND " "Warning: Reduced register \"afterbit\[4\]\[5\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[2\]\[5\] data_in GND " "Warning: Reduced register \"afterbit\[2\]\[5\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[1\]\[5\] data_in GND " "Warning: Reduced register \"afterbit\[1\]\[5\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[6\]\[6\] data_in GND " "Warning: Reduced register \"afterbit\[6\]\[6\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[4\]\[6\] data_in GND " "Warning: Reduced register \"afterbit\[4\]\[6\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[2\]\[6\] data_in GND " "Warning: Reduced register \"afterbit\[2\]\[6\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[6\]\[7\] data_in GND " "Warning: Reduced register \"afterbit\[6\]\[7\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[5\]\[7\] data_in GND " "Warning: Reduced register \"afterbit\[5\]\[7\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[4\]\[7\] data_in GND " "Warning: Reduced register \"afterbit\[4\]\[7\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[3\]\[7\] data_in GND " "Warning: Reduced register \"afterbit\[3\]\[7\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[2\]\[7\] data_in GND " "Warning: Reduced register \"afterbit\[2\]\[7\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "afterbit\[1\]\[7\] data_in GND " "Warning: Reduced register \"afterbit\[1\]\[7\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "head\[0\] data_in GND " "Warning: Reduced register \"head\[0\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 55 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "head\[1\] data_in GND " "Warning: Reduced register \"head\[1\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 55 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "head\[2\] data_in GND " "Warning: Reduced register \"head\[2\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/ptr.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/ptr.m.v" 55 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "issue_bus\[0\]\[11\] data_in GND " "Warning: Reduced register \"issue_bus\[0\]\[11\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" 27 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "issue_bus\[0\]\[12\] data_in GND " "Warning: Reduced register \"issue_bus\[0\]\[12\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" 27 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "issue_bus\[0\]\[17\] data_in GND " "Warning: Reduced register \"issue_bus\[0\]\[17\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" 27 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "issue_bus\[1\]\[11\] data_in GND " "Warning: Reduced register \"issue_bus\[1\]\[11\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" 27 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "issue_bus\[1\]\[12\] data_in GND " "Warning: Reduced register \"issue_bus\[1\]\[12\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" 27 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "issue_bus\[1\]\[17\] data_in GND " "Warning: Reduced register \"issue_bus\[1\]\[17\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" 27 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "issue_bus\[2\]\[11\] data_in GND " "Warning: Reduced register \"issue_bus\[2\]\[11\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" 27 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "issue_bus\[2\]\[12\] data_in GND " "Warning: Reduced register \"issue_bus\[2\]\[12\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" 27 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "issue_bus\[2\]\[17\] data_in GND " "Warning: Reduced register \"issue_bus\[2\]\[17\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" 27 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "issue_bus\[1\]\[6\] data_in GND " "Warning: Reduced register \"issue_bus\[1\]\[6\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" 27 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "issue_bus\[1\]\[4\] data_in GND " "Warning: Reduced register \"issue_bus\[1\]\[4\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" 27 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "issue_bus\[2\]\[6\] data_in GND " "Warning: Reduced register \"issue_bus\[2\]\[6\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" 27 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "issue_bus\[2\]\[4\] data_in GND " "Warning: Reduced register \"issue_bus\[2\]\[4\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" 27 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "issue_bus\[1\]\[79\] data_in GND " "Warning: Reduced register \"issue_bus\[1\]\[79\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" 27 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "issue_bus\[1\]\[80\] data_in GND " "Warning: Reduced register \"issue_bus\[1\]\[80\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" 27 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "issue_bus\[2\]\[79\] data_in GND " "Warning: Reduced register \"issue_bus\[2\]\[79\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" 27 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "issue_bus\[2\]\[80\] data_in GND " "Warning: Reduced register \"issue_bus\[2\]\[80\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" 27 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "issue_bus\[1\]\[143\] data_in GND " "Warning: Reduced register \"issue_bus\[1\]\[143\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" 27 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "issue_bus\[1\]\[144\] data_in GND " "Warning: Reduced register \"issue_bus\[1\]\[144\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" 27 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "issue_bus\[2\]\[143\] data_in GND " "Warning: Reduced register \"issue_bus\[2\]\[143\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" 27 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "issue_bus\[2\]\[144\] data_in GND " "Warning: Reduced register \"issue_bus\[2\]\[144\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/gen_cmd.m.v" 27 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[0\] data_in GND " "Warning: Reduced register \"insts\[7\]\[0\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[2\] data_in GND " "Warning: Reduced register \"insts\[7\]\[2\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[26\] data_in GND " "Warning: Reduced register \"insts\[7\]\[26\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[27\] data_in GND " "Warning: Reduced register \"insts\[7\]\[27\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[28\] data_in GND " "Warning: Reduced register \"insts\[7\]\[28\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[29\] data_in GND " "Warning: Reduced register \"insts\[7\]\[29\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[30\] data_in GND " "Warning: Reduced register \"insts\[7\]\[30\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[16\] data_in GND " "Warning: Reduced register \"insts\[7\]\[16\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[17\] data_in GND " "Warning: Reduced register \"insts\[7\]\[17\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[18\] data_in GND " "Warning: Reduced register \"insts\[7\]\[18\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[1\] data_in GND " "Warning: Reduced register \"insts\[7\]\[1\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[21\] data_in GND " "Warning: Reduced register \"insts\[7\]\[21\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[22\] data_in GND " "Warning: Reduced register \"insts\[7\]\[22\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[23\] data_in GND " "Warning: Reduced register \"insts\[7\]\[23\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[24\] data_in GND " "Warning: Reduced register \"insts\[7\]\[24\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[46\] data_in GND " "Warning: Reduced register \"insts\[7\]\[46\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[45\] data_in GND " "Warning: Reduced register \"insts\[7\]\[45\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[44\] data_in GND " "Warning: Reduced register \"insts\[7\]\[44\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[43\] data_in GND " "Warning: Reduced register \"insts\[7\]\[43\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[42\] data_in GND " "Warning: Reduced register \"insts\[7\]\[42\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[41\] data_in GND " "Warning: Reduced register \"insts\[7\]\[41\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[40\] data_in GND " "Warning: Reduced register \"insts\[7\]\[40\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[39\] data_in GND " "Warning: Reduced register \"insts\[7\]\[39\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[38\] data_in GND " "Warning: Reduced register \"insts\[7\]\[38\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[37\] data_in GND " "Warning: Reduced register \"insts\[7\]\[37\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[36\] data_in GND " "Warning: Reduced register \"insts\[7\]\[36\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[35\] data_in GND " "Warning: Reduced register \"insts\[7\]\[35\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[34\] data_in GND " "Warning: Reduced register \"insts\[7\]\[34\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[33\] data_in GND " "Warning: Reduced register \"insts\[7\]\[33\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[32\] data_in GND " "Warning: Reduced register \"insts\[7\]\[32\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[31\] data_in GND " "Warning: Reduced register \"insts\[7\]\[31\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[11\] data_in GND " "Warning: Reduced register \"insts\[7\]\[11\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[9\] data_in GND " "Warning: Reduced register \"insts\[7\]\[9\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[7\] data_in GND " "Warning: Reduced register \"insts\[7\]\[7\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[6\] data_in GND " "Warning: Reduced register \"insts\[7\]\[6\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[75\] data_in GND " "Warning: Reduced register \"insts\[7\]\[75\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[76\] data_in GND " "Warning: Reduced register \"insts\[7\]\[76\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[77\] data_in GND " "Warning: Reduced register \"insts\[7\]\[77\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[78\] data_in GND " "Warning: Reduced register \"insts\[7\]\[78\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[79\] data_in GND " "Warning: Reduced register \"insts\[7\]\[79\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[80\] data_in GND " "Warning: Reduced register \"insts\[7\]\[80\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[81\] data_in GND " "Warning: Reduced register \"insts\[7\]\[81\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[82\] data_in GND " "Warning: Reduced register \"insts\[7\]\[82\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[83\] data_in GND " "Warning: Reduced register \"insts\[7\]\[83\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[84\] data_in GND " "Warning: Reduced register \"insts\[7\]\[84\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[85\] data_in GND " "Warning: Reduced register \"insts\[7\]\[85\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[86\] data_in GND " "Warning: Reduced register \"insts\[7\]\[86\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[87\] data_in GND " "Warning: Reduced register \"insts\[7\]\[87\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[88\] data_in GND " "Warning: Reduced register \"insts\[7\]\[88\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[89\] data_in GND " "Warning: Reduced register \"insts\[7\]\[89\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[90\] data_in GND " "Warning: Reduced register \"insts\[7\]\[90\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[91\] data_in GND " "Warning: Reduced register \"insts\[7\]\[91\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[92\] data_in GND " "Warning: Reduced register \"insts\[7\]\[92\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[93\] data_in GND " "Warning: Reduced register \"insts\[7\]\[93\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[94\] data_in GND " "Warning: Reduced register \"insts\[7\]\[94\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[95\] data_in GND " "Warning: Reduced register \"insts\[7\]\[95\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[96\] data_in GND " "Warning: Reduced register \"insts\[7\]\[96\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[97\] data_in GND " "Warning: Reduced register \"insts\[7\]\[97\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[98\] data_in GND " "Warning: Reduced register \"insts\[7\]\[98\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[99\] data_in GND " "Warning: Reduced register \"insts\[7\]\[99\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[100\] data_in GND " "Warning: Reduced register \"insts\[7\]\[100\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[101\] data_in GND " "Warning: Reduced register \"insts\[7\]\[101\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[102\] data_in GND " "Warning: Reduced register \"insts\[7\]\[102\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[103\] data_in GND " "Warning: Reduced register \"insts\[7\]\[103\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "insts\[7\]\[104\] data_in GND " "Warning: Reduced register \"insts\[7\]\[104\]\" with stuck data_in port to stuck value GND" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "pc:pc\|pc_value\[2\]~0 30 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=30) from the following logic: \"pc:pc\|pc_value\[2\]~0\"" {  } { { "//10.6.0.1/dlx/merge/qout/pc.v" "pc_value\[2\]~0" { Text "//10.6.0.1/dlx/merge/qout/pc.v" 18 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus601/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus601/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/quartus601/libraries/megafunctions/lpm_counter.tdf" 233 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "pc:pc\|lpm_counter:pc_value_rtl_0 " "Info: Elaborated megafunction instantiation \"pc:pc\|lpm_counter:pc_value_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus601/libraries/megafunctions/alt_counter_f10ke.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus601/libraries/megafunctions/alt_counter_f10ke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_counter_f10ke " "Info: Found entity 1: alt_counter_f10ke" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/quartus601/libraries/megafunctions/alt_counter_f10ke.tdf" 250 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pc:pc\|lpm_counter:pc_value_rtl_0\|alt_counter_f10ke:wysi_counter pc:pc\|lpm_counter:pc_value_rtl_0 " "Info: Elaborated megafunction instantiation \"pc:pc\|lpm_counter:pc_value_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"pc:pc\|lpm_counter:pc_value_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/quartus601/libraries/megafunctions/lpm_counter.tdf" 410 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pc:pc\|lpm_counter:pc_value_rtl_0 " "Info: Instantiated megafunction \"pc:pc\|lpm_counter:pc_value_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 30 " "Info: Parameter \"LPM_WIDTH\" = \"30\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus601/libraries/megafunctions/lpm_add_sub.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus601/libraries/megafunctions/lpm_add_sub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub " "Info: Found entity 1: lpm_add_sub" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/quartus601/libraries/megafunctions/lpm_add_sub.tdf" 100 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alus\[1\].alu\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:alus\[1\].alu\|lpm_add_sub:Add0\"" {  } { { "//10.6.0.1/dlx/merge/qout/alu.v" "" { Text "//10.6.0.1/dlx/merge/qout/alu.v" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus601/libraries/megafunctions/addcore.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus601/libraries/megafunctions/addcore.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 addcore " "Info: Found entity 1: addcore" {  } { { "addcore.tdf" "" { Text "c:/altera/quartus601/libraries/megafunctions/addcore.tdf" 73 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:alus\[1\].alu\|lpm_add_sub:Add0\|addcore:adder alu:alus\[1\].alu\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:alus\[1\].alu\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"alu:alus\[1\].alu\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/quartus601/libraries/megafunctions/lpm_add_sub.tdf" 266 4 0 } } { "//10.6.0.1/dlx/merge/qout/alu.v" "" { Text "//10.6.0.1/dlx/merge/qout/alu.v" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alus\[1\].alu\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"alu:alus\[1\].alu\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "//10.6.0.1/dlx/merge/qout/alu.v" "" { Text "//10.6.0.1/dlx/merge/qout/alu.v" 26 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus601/libraries/megafunctions/a_csnbuffer.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus601/libraries/megafunctions/a_csnbuffer.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_csnbuffer " "Info: Found entity 1: a_csnbuffer" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus601/libraries/megafunctions/a_csnbuffer.tdf" 10 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:alus\[1\].alu\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node alu:alus\[1\].alu\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:alus\[1\].alu\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"alu:alus\[1\].alu\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/quartus601/libraries/megafunctions/addcore.tdf" 94 2 0 } } { "//10.6.0.1/dlx/merge/qout/alu.v" "" { Text "//10.6.0.1/dlx/merge/qout/alu.v" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alus\[1\].alu\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"alu:alus\[1\].alu\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "//10.6.0.1/dlx/merge/qout/alu.v" "" { Text "//10.6.0.1/dlx/merge/qout/alu.v" 26 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:alus\[1\].alu\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node alu:alus\[1\].alu\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:alus\[1\].alu\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"alu:alus\[1\].alu\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/quartus601/libraries/megafunctions/addcore.tdf" 120 6 0 } } { "//10.6.0.1/dlx/merge/qout/alu.v" "" { Text "//10.6.0.1/dlx/merge/qout/alu.v" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alus\[1\].alu\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"alu:alus\[1\].alu\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "//10.6.0.1/dlx/merge/qout/alu.v" "" { Text "//10.6.0.1/dlx/merge/qout/alu.v" 26 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus601/libraries/megafunctions/altshift.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus601/libraries/megafunctions/altshift.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altshift " "Info: Found entity 1: altshift" {  } { { "altshift.tdf" "" { Text "c:/altera/quartus601/libraries/megafunctions/altshift.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:alus\[1\].alu\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs alu:alus\[1\].alu\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:alus\[1\].alu\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"alu:alus\[1\].alu\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/quartus601/libraries/megafunctions/lpm_add_sub.tdf" 284 2 0 } } { "//10.6.0.1/dlx/merge/qout/alu.v" "" { Text "//10.6.0.1/dlx/merge/qout/alu.v" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alus\[1\].alu\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"alu:alus\[1\].alu\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "//10.6.0.1/dlx/merge/qout/alu.v" "" { Text "//10.6.0.1/dlx/merge/qout/alu.v" 26 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:alus\[1\].alu\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs alu:alus\[1\].alu\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:alus\[1\].alu\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"alu:alus\[1\].alu\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/quartus601/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "//10.6.0.1/dlx/merge/qout/alu.v" "" { Text "//10.6.0.1/dlx/merge/qout/alu.v" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alus\[1\].alu\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"alu:alus\[1\].alu\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "//10.6.0.1/dlx/merge/qout/alu.v" "" { Text "//10.6.0.1/dlx/merge/qout/alu.v" 26 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alus\[1\].alu\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:alus\[1\].alu\|lpm_add_sub:Add1\"" {  } { { "//10.6.0.1/dlx/merge/qout/alu.v" "" { Text "//10.6.0.1/dlx/merge/qout/alu.v" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:alus\[1\].alu\|lpm_add_sub:Add1\|addcore:adder alu:alus\[1\].alu\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:alus\[1\].alu\|lpm_add_sub:Add1\|addcore:adder\", which is child of megafunction instantiation \"alu:alus\[1\].alu\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/quartus601/libraries/megafunctions/lpm_add_sub.tdf" 266 4 0 } } { "//10.6.0.1/dlx/merge/qout/alu.v" "" { Text "//10.6.0.1/dlx/merge/qout/alu.v" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alus\[1\].alu\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"alu:alus\[1\].alu\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Info: Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "//10.6.0.1/dlx/merge/qout/alu.v" "" { Text "//10.6.0.1/dlx/merge/qout/alu.v" 29 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:alus\[1\].alu\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node alu:alus\[1\].alu\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:alus\[1\].alu\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"alu:alus\[1\].alu\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/quartus601/libraries/megafunctions/addcore.tdf" 94 2 0 } } { "//10.6.0.1/dlx/merge/qout/alu.v" "" { Text "//10.6.0.1/dlx/merge/qout/alu.v" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alus\[1\].alu\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"alu:alus\[1\].alu\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Info: Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "//10.6.0.1/dlx/merge/qout/alu.v" "" { Text "//10.6.0.1/dlx/merge/qout/alu.v" 29 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:alus\[1\].alu\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node alu:alus\[1\].alu\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:alus\[1\].alu\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"alu:alus\[1\].alu\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/quartus601/libraries/megafunctions/addcore.tdf" 120 6 0 } } { "//10.6.0.1/dlx/merge/qout/alu.v" "" { Text "//10.6.0.1/dlx/merge/qout/alu.v" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alus\[1\].alu\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"alu:alus\[1\].alu\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Info: Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "//10.6.0.1/dlx/merge/qout/alu.v" "" { Text "//10.6.0.1/dlx/merge/qout/alu.v" 29 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:alus\[1\].alu\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs alu:alus\[1\].alu\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:alus\[1\].alu\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"alu:alus\[1\].alu\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/quartus601/libraries/megafunctions/lpm_add_sub.tdf" 284 2 0 } } { "//10.6.0.1/dlx/merge/qout/alu.v" "" { Text "//10.6.0.1/dlx/merge/qout/alu.v" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alus\[1\].alu\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"alu:alus\[1\].alu\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Info: Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "//10.6.0.1/dlx/merge/qout/alu.v" "" { Text "//10.6.0.1/dlx/merge/qout/alu.v" 29 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|addcore:adder lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/quartus601/libraries/megafunctions/lpm_add_sub.tdf" 266 4 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add0 " "Info: Instantiated megafunction \"lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/quartus601/libraries/megafunctions/addcore.tdf" 94 2 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add0 " "Info: Instantiated megafunction \"lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/quartus601/libraries/megafunctions/addcore.tdf" 120 6 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add0 " "Info: Instantiated megafunction \"lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|altshift:result_ext_latency_ffs lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/quartus601/libraries/megafunctions/lpm_add_sub.tdf" 284 2 0 } } { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add0 " "Info: Instantiated megafunction \"lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/cpu-boj.m.v" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[6\]\[2\] insts\[6\]\[0\] " "Info: Duplicate register \"insts\[6\]\[2\]\" merged to single register \"insts\[6\]\[0\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[5\]\[2\] insts\[5\]\[0\] " "Info: Duplicate register \"insts\[5\]\[2\]\" merged to single register \"insts\[5\]\[0\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[4\]\[2\] insts\[4\]\[0\] " "Info: Duplicate register \"insts\[4\]\[2\]\" merged to single register \"insts\[4\]\[0\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[3\]\[2\] insts\[3\]\[0\] " "Info: Duplicate register \"insts\[3\]\[2\]\" merged to single register \"insts\[3\]\[0\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[2\]\[2\] insts\[2\]\[0\] " "Info: Duplicate register \"insts\[2\]\[2\]\" merged to single register \"insts\[2\]\[0\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[1\]\[2\] insts\[1\]\[0\] " "Info: Duplicate register \"insts\[1\]\[2\]\" merged to single register \"insts\[1\]\[0\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[5\]\[3\] insts\[5\]\[13\] " "Info: Duplicate register \"insts\[5\]\[3\]\" merged to single register \"insts\[5\]\[13\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[0\]\[3\] insts\[0\]\[13\] " "Info: Duplicate register \"insts\[0\]\[3\]\" merged to single register \"insts\[0\]\[13\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[4\]\[3\] insts\[4\]\[13\] " "Info: Duplicate register \"insts\[4\]\[3\]\" merged to single register \"insts\[4\]\[13\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[3\]\[3\] insts\[3\]\[13\] " "Info: Duplicate register \"insts\[3\]\[3\]\" merged to single register \"insts\[3\]\[13\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[7\]\[3\] insts\[7\]\[13\] " "Info: Duplicate register \"insts\[7\]\[3\]\" merged to single register \"insts\[7\]\[13\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[2\]\[3\] insts\[2\]\[13\] " "Info: Duplicate register \"insts\[2\]\[3\]\" merged to single register \"insts\[2\]\[13\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[6\]\[3\] insts\[6\]\[13\] " "Info: Duplicate register \"insts\[6\]\[3\]\" merged to single register \"insts\[6\]\[13\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[1\]\[13\] insts\[1\]\[3\] " "Info: Duplicate register \"insts\[1\]\[13\]\" merged to single register \"insts\[1\]\[3\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "imem:imem\|inst\[27\] imem:imem\|inst\[26\] " "Info: Duplicate register \"imem:imem\|inst\[27\]\" merged to single register \"imem:imem\|inst\[26\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/imem.v" "" { Text "//10.6.0.1/dlx/merge/qout/imem.v" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "imem:imem\|inst\[31\] imem:imem\|inst\[26\] " "Info: Duplicate register \"imem:imem\|inst\[31\]\" merged to single register \"imem:imem\|inst\[26\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/imem.v" "" { Text "//10.6.0.1/dlx/merge/qout/imem.v" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "imem:imem\|inst\[1\] imem:imem\|inst\[29\] " "Info: Duplicate register \"imem:imem\|inst\[1\]\" merged to single register \"imem:imem\|inst\[29\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/imem.v" "" { Text "//10.6.0.1/dlx/merge/qout/imem.v" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "imem:imem\|inst\[0\] imem:imem\|inst\[29\] " "Info: Duplicate register \"imem:imem\|inst\[0\]\" merged to single register \"imem:imem\|inst\[29\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/imem.v" "" { Text "//10.6.0.1/dlx/merge/qout/imem.v" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "imem:imem\|inst\[13\] imem:imem\|inst\[5\] " "Info: Duplicate register \"imem:imem\|inst\[13\]\" merged to single register \"imem:imem\|inst\[5\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/imem.v" "" { Text "//10.6.0.1/dlx/merge/qout/imem.v" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "imem:imem\|inst\[10\] imem:imem\|inst\[4\] " "Info: Duplicate register \"imem:imem\|inst\[10\]\" merged to single register \"imem:imem\|inst\[4\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/imem.v" "" { Text "//10.6.0.1/dlx/merge/qout/imem.v" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "imem:imem\|inst\[14\] imem:imem\|inst\[4\] " "Info: Duplicate register \"imem:imem\|inst\[14\]\" merged to single register \"imem:imem\|inst\[4\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/imem.v" "" { Text "//10.6.0.1/dlx/merge/qout/imem.v" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "imem:imem\|inst\[9\] imem:imem\|inst\[4\] " "Info: Duplicate register \"imem:imem\|inst\[9\]\" merged to single register \"imem:imem\|inst\[4\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/imem.v" "" { Text "//10.6.0.1/dlx/merge/qout/imem.v" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "imem:imem\|inst\[8\] imem:imem\|inst\[4\] " "Info: Duplicate register \"imem:imem\|inst\[8\]\" merged to single register \"imem:imem\|inst\[4\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/imem.v" "" { Text "//10.6.0.1/dlx/merge/qout/imem.v" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "imem:imem\|inst\[6\] imem:imem\|inst\[4\] " "Info: Duplicate register \"imem:imem\|inst\[6\]\" merged to single register \"imem:imem\|inst\[4\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/imem.v" "" { Text "//10.6.0.1/dlx/merge/qout/imem.v" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "imem:imem\|inst\[2\] imem:imem\|inst\[4\] " "Info: Duplicate register \"imem:imem\|inst\[2\]\" merged to single register \"imem:imem\|inst\[4\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/imem.v" "" { Text "//10.6.0.1/dlx/merge/qout/imem.v" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "imem:imem\|inst\[7\] imem:imem\|inst\[3\] " "Info: Duplicate register \"imem:imem\|inst\[7\]\" merged to single register \"imem:imem\|inst\[3\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/imem.v" "" { Text "//10.6.0.1/dlx/merge/qout/imem.v" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "imem:imem\|inst\[15\] imem:imem\|inst\[3\] " "Info: Duplicate register \"imem:imem\|inst\[15\]\" merged to single register \"imem:imem\|inst\[3\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/imem.v" "" { Text "//10.6.0.1/dlx/merge/qout/imem.v" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "imem:imem\|inst\[12\] imem:imem\|inst\[16\] " "Info: Duplicate register \"imem:imem\|inst\[12\]\" merged to single register \"imem:imem\|inst\[16\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/imem.v" "" { Text "//10.6.0.1/dlx/merge/qout/imem.v" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "imem:imem\|inst\[17\] imem:imem\|inst\[21\] " "Info: Duplicate register \"imem:imem\|inst\[17\]\" merged to single register \"imem:imem\|inst\[21\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/imem.v" "" { Text "//10.6.0.1/dlx/merge/qout/imem.v" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[6\]\[22\] insts\[6\]\[16\] " "Info: Duplicate register \"insts\[6\]\[22\]\" merged to single register \"insts\[6\]\[16\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[5\]\[22\] insts\[5\]\[16\] " "Info: Duplicate register \"insts\[5\]\[22\]\" merged to single register \"insts\[5\]\[16\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[4\]\[22\] insts\[4\]\[16\] " "Info: Duplicate register \"insts\[4\]\[22\]\" merged to single register \"insts\[4\]\[16\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[3\]\[22\] insts\[3\]\[16\] " "Info: Duplicate register \"insts\[3\]\[22\]\" merged to single register \"insts\[3\]\[16\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[2\]\[22\] insts\[2\]\[16\] " "Info: Duplicate register \"insts\[2\]\[22\]\" merged to single register \"insts\[2\]\[16\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[1\]\[22\] insts\[1\]\[16\] " "Info: Duplicate register \"insts\[1\]\[22\]\" merged to single register \"insts\[1\]\[16\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[6\]\[43\] insts\[6\]\[21\] " "Info: Duplicate register \"insts\[6\]\[43\]\" merged to single register \"insts\[6\]\[21\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[5\]\[43\] insts\[5\]\[21\] " "Info: Duplicate register \"insts\[5\]\[43\]\" merged to single register \"insts\[5\]\[21\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[4\]\[43\] insts\[4\]\[21\] " "Info: Duplicate register \"insts\[4\]\[43\]\" merged to single register \"insts\[4\]\[21\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[3\]\[43\] insts\[3\]\[21\] " "Info: Duplicate register \"insts\[3\]\[43\]\" merged to single register \"insts\[3\]\[21\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[2\]\[43\] insts\[2\]\[21\] " "Info: Duplicate register \"insts\[2\]\[43\]\" merged to single register \"insts\[2\]\[21\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[1\]\[43\] insts\[1\]\[21\] " "Info: Duplicate register \"insts\[1\]\[43\]\" merged to single register \"insts\[1\]\[21\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[0\]\[22\] insts\[0\]\[16\] " "Info: Duplicate register \"insts\[0\]\[22\]\" merged to single register \"insts\[0\]\[16\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[0\]\[43\] insts\[0\]\[21\] " "Info: Duplicate register \"insts\[0\]\[43\]\" merged to single register \"insts\[0\]\[21\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[6\]\[34\] insts\[6\]\[46\] " "Info: Duplicate register \"insts\[6\]\[34\]\" merged to single register \"insts\[6\]\[46\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[6\]\[38\] insts\[6\]\[46\] " "Info: Duplicate register \"insts\[6\]\[38\]\" merged to single register \"insts\[6\]\[46\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[5\]\[34\] insts\[5\]\[46\] " "Info: Duplicate register \"insts\[5\]\[34\]\" merged to single register \"insts\[5\]\[46\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[5\]\[38\] insts\[5\]\[46\] " "Info: Duplicate register \"insts\[5\]\[38\]\" merged to single register \"insts\[5\]\[46\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[4\]\[34\] insts\[4\]\[46\] " "Info: Duplicate register \"insts\[4\]\[34\]\" merged to single register \"insts\[4\]\[46\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[4\]\[38\] insts\[4\]\[46\] " "Info: Duplicate register \"insts\[4\]\[38\]\" merged to single register \"insts\[4\]\[46\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[3\]\[34\] insts\[3\]\[46\] " "Info: Duplicate register \"insts\[3\]\[34\]\" merged to single register \"insts\[3\]\[46\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[3\]\[38\] insts\[3\]\[46\] " "Info: Duplicate register \"insts\[3\]\[38\]\" merged to single register \"insts\[3\]\[46\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[2\]\[34\] insts\[2\]\[46\] " "Info: Duplicate register \"insts\[2\]\[34\]\" merged to single register \"insts\[2\]\[46\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[2\]\[38\] insts\[2\]\[46\] " "Info: Duplicate register \"insts\[2\]\[38\]\" merged to single register \"insts\[2\]\[46\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[1\]\[34\] insts\[1\]\[46\] " "Info: Duplicate register \"insts\[1\]\[34\]\" merged to single register \"insts\[1\]\[46\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[1\]\[38\] insts\[1\]\[46\] " "Info: Duplicate register \"insts\[1\]\[38\]\" merged to single register \"insts\[1\]\[46\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[0\]\[34\] insts\[0\]\[46\] " "Info: Duplicate register \"insts\[0\]\[34\]\" merged to single register \"insts\[0\]\[46\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[0\]\[38\] insts\[0\]\[46\] " "Info: Duplicate register \"insts\[0\]\[38\]\" merged to single register \"insts\[0\]\[46\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[6\]\[35\] insts\[6\]\[45\] " "Info: Duplicate register \"insts\[6\]\[35\]\" merged to single register \"insts\[6\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[6\]\[41\] insts\[6\]\[45\] " "Info: Duplicate register \"insts\[6\]\[41\]\" merged to single register \"insts\[6\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[6\]\[40\] insts\[6\]\[45\] " "Info: Duplicate register \"insts\[6\]\[40\]\" merged to single register \"insts\[6\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[6\]\[39\] insts\[6\]\[45\] " "Info: Duplicate register \"insts\[6\]\[39\]\" merged to single register \"insts\[6\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[6\]\[37\] insts\[6\]\[45\] " "Info: Duplicate register \"insts\[6\]\[37\]\" merged to single register \"insts\[6\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[6\]\[33\] insts\[6\]\[45\] " "Info: Duplicate register \"insts\[6\]\[33\]\" merged to single register \"insts\[6\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[5\]\[35\] insts\[5\]\[45\] " "Info: Duplicate register \"insts\[5\]\[35\]\" merged to single register \"insts\[5\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[5\]\[41\] insts\[5\]\[45\] " "Info: Duplicate register \"insts\[5\]\[41\]\" merged to single register \"insts\[5\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[5\]\[40\] insts\[5\]\[45\] " "Info: Duplicate register \"insts\[5\]\[40\]\" merged to single register \"insts\[5\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[5\]\[39\] insts\[5\]\[45\] " "Info: Duplicate register \"insts\[5\]\[39\]\" merged to single register \"insts\[5\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[5\]\[37\] insts\[5\]\[45\] " "Info: Duplicate register \"insts\[5\]\[37\]\" merged to single register \"insts\[5\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[5\]\[33\] insts\[5\]\[45\] " "Info: Duplicate register \"insts\[5\]\[33\]\" merged to single register \"insts\[5\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[4\]\[35\] insts\[4\]\[45\] " "Info: Duplicate register \"insts\[4\]\[35\]\" merged to single register \"insts\[4\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[4\]\[41\] insts\[4\]\[45\] " "Info: Duplicate register \"insts\[4\]\[41\]\" merged to single register \"insts\[4\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[4\]\[40\] insts\[4\]\[45\] " "Info: Duplicate register \"insts\[4\]\[40\]\" merged to single register \"insts\[4\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[4\]\[39\] insts\[4\]\[45\] " "Info: Duplicate register \"insts\[4\]\[39\]\" merged to single register \"insts\[4\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[4\]\[37\] insts\[4\]\[45\] " "Info: Duplicate register \"insts\[4\]\[37\]\" merged to single register \"insts\[4\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[4\]\[33\] insts\[4\]\[45\] " "Info: Duplicate register \"insts\[4\]\[33\]\" merged to single register \"insts\[4\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[3\]\[35\] insts\[3\]\[45\] " "Info: Duplicate register \"insts\[3\]\[35\]\" merged to single register \"insts\[3\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[3\]\[41\] insts\[3\]\[45\] " "Info: Duplicate register \"insts\[3\]\[41\]\" merged to single register \"insts\[3\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[3\]\[40\] insts\[3\]\[45\] " "Info: Duplicate register \"insts\[3\]\[40\]\" merged to single register \"insts\[3\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[3\]\[39\] insts\[3\]\[45\] " "Info: Duplicate register \"insts\[3\]\[39\]\" merged to single register \"insts\[3\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[3\]\[37\] insts\[3\]\[45\] " "Info: Duplicate register \"insts\[3\]\[37\]\" merged to single register \"insts\[3\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[3\]\[33\] insts\[3\]\[45\] " "Info: Duplicate register \"insts\[3\]\[33\]\" merged to single register \"insts\[3\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[2\]\[35\] insts\[2\]\[45\] " "Info: Duplicate register \"insts\[2\]\[35\]\" merged to single register \"insts\[2\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[2\]\[41\] insts\[2\]\[45\] " "Info: Duplicate register \"insts\[2\]\[41\]\" merged to single register \"insts\[2\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[2\]\[40\] insts\[2\]\[45\] " "Info: Duplicate register \"insts\[2\]\[40\]\" merged to single register \"insts\[2\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[2\]\[39\] insts\[2\]\[45\] " "Info: Duplicate register \"insts\[2\]\[39\]\" merged to single register \"insts\[2\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[2\]\[37\] insts\[2\]\[45\] " "Info: Duplicate register \"insts\[2\]\[37\]\" merged to single register \"insts\[2\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[2\]\[33\] insts\[2\]\[45\] " "Info: Duplicate register \"insts\[2\]\[33\]\" merged to single register \"insts\[2\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[1\]\[35\] insts\[1\]\[45\] " "Info: Duplicate register \"insts\[1\]\[35\]\" merged to single register \"insts\[1\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[1\]\[41\] insts\[1\]\[45\] " "Info: Duplicate register \"insts\[1\]\[41\]\" merged to single register \"insts\[1\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[1\]\[40\] insts\[1\]\[45\] " "Info: Duplicate register \"insts\[1\]\[40\]\" merged to single register \"insts\[1\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[1\]\[39\] insts\[1\]\[45\] " "Info: Duplicate register \"insts\[1\]\[39\]\" merged to single register \"insts\[1\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[1\]\[37\] insts\[1\]\[45\] " "Info: Duplicate register \"insts\[1\]\[37\]\" merged to single register \"insts\[1\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[1\]\[33\] insts\[1\]\[45\] " "Info: Duplicate register \"insts\[1\]\[33\]\" merged to single register \"insts\[1\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[0\]\[35\] insts\[0\]\[45\] " "Info: Duplicate register \"insts\[0\]\[35\]\" merged to single register \"insts\[0\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[0\]\[41\] insts\[0\]\[45\] " "Info: Duplicate register \"insts\[0\]\[41\]\" merged to single register \"insts\[0\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[0\]\[40\] insts\[0\]\[45\] " "Info: Duplicate register \"insts\[0\]\[40\]\" merged to single register \"insts\[0\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[0\]\[39\] insts\[0\]\[45\] " "Info: Duplicate register \"insts\[0\]\[39\]\" merged to single register \"insts\[0\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[0\]\[37\] insts\[0\]\[45\] " "Info: Duplicate register \"insts\[0\]\[37\]\" merged to single register \"insts\[0\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[0\]\[33\] insts\[0\]\[45\] " "Info: Duplicate register \"insts\[0\]\[33\]\" merged to single register \"insts\[0\]\[45\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[6\]\[36\] insts\[6\]\[44\] " "Info: Duplicate register \"insts\[6\]\[36\]\" merged to single register \"insts\[6\]\[44\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[5\]\[36\] insts\[5\]\[44\] " "Info: Duplicate register \"insts\[5\]\[36\]\" merged to single register \"insts\[5\]\[44\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[4\]\[36\] insts\[4\]\[44\] " "Info: Duplicate register \"insts\[4\]\[36\]\" merged to single register \"insts\[4\]\[44\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[3\]\[36\] insts\[3\]\[44\] " "Info: Duplicate register \"insts\[3\]\[36\]\" merged to single register \"insts\[3\]\[44\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[2\]\[36\] insts\[2\]\[44\] " "Info: Duplicate register \"insts\[2\]\[36\]\" merged to single register \"insts\[2\]\[44\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[1\]\[36\] insts\[1\]\[44\] " "Info: Duplicate register \"insts\[1\]\[36\]\" merged to single register \"insts\[1\]\[44\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[0\]\[36\] insts\[0\]\[44\] " "Info: Duplicate register \"insts\[0\]\[36\]\" merged to single register \"insts\[0\]\[44\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[6\]\[31\] insts\[6\]\[32\] " "Info: Duplicate register \"insts\[6\]\[31\]\" merged to single register \"insts\[6\]\[32\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[5\]\[31\] insts\[5\]\[32\] " "Info: Duplicate register \"insts\[5\]\[31\]\" merged to single register \"insts\[5\]\[32\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[4\]\[31\] insts\[4\]\[32\] " "Info: Duplicate register \"insts\[4\]\[31\]\" merged to single register \"insts\[4\]\[32\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[3\]\[31\] insts\[3\]\[32\] " "Info: Duplicate register \"insts\[3\]\[31\]\" merged to single register \"insts\[3\]\[32\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[2\]\[31\] insts\[2\]\[32\] " "Info: Duplicate register \"insts\[2\]\[31\]\" merged to single register \"insts\[2\]\[32\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[1\]\[31\] insts\[1\]\[32\] " "Info: Duplicate register \"insts\[1\]\[31\]\" merged to single register \"insts\[1\]\[32\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "insts\[0\]\[31\] insts\[0\]\[32\] " "Info: Duplicate register \"insts\[0\]\[31\]\" merged to single register \"insts\[0\]\[32\]\"" {  } { { "//10.6.0.1/dlx/merge/qout/iq.m.v" "" { Text "//10.6.0.1/dlx/merge/qout/iq.m.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Warning" "WCDB_SGAT