// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2020, The Linux Foundation. All rights reserved.
 */

#include <linux/clk.h>
#include <linux/clk-provider.h>
#include <linux/kernel.h>
#include <linux/mfd/syscon.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/of_device.h>
#include <linux/platform_device.h>
#include <linux/regmap.h>

#include "clk-debug.h"
#include "common.h"

static struct measure_clk_data debug_mux_priv = {
	.ctl_reg = 0x62038,
	.status_reg = 0x6203C,
	.xo_div4_cbcr = 0x6200C,
};

static const char *const apss_cc_debug_mux_parent_names[] = {
	"measure_only_apcs_gold_post_acd_clk",
	"measure_only_apcs_goldplus_post_acd_clk",
	"measure_only_apcs_l3_post_acd_clk",
	"measure_only_apcs_silver_post_acd_clk",
};

static int apss_cc_debug_mux_sels[] = {
	0x25,		/* measure_only_apcs_gold_post_acd_clk */
	0x61,		/* measure_only_apcs_goldplus_post_acd_clk */
	0x41,		/* measure_only_apcs_l3_post_acd_clk */
	0x21,		/* measure_only_apcs_silver_post_acd_clk */
};

static int apss_cc_debug_mux_pre_divs[] = {
	0x8,		/* measure_only_apcs_gold_post_acd_clk */
	0x8,		/* measure_only_apcs_goldplus_post_acd_clk */
	0x4,		/* measure_only_apcs_l3_post_acd_clk */
	0x4,		/* measure_only_apcs_silver_post_acd_clk */
};

static struct clk_debug_mux apss_cc_debug_mux = {
	.priv = &debug_mux_priv,
	.debug_offset = 0x18,
	.post_div_offset = 0x18,
	.cbcr_offset = 0x0,
	.src_sel_mask = 0x7F0,
	.src_sel_shift = 4,
	.post_div_mask = 0x7800,
	.post_div_shift = 11,
	.post_div_val = 1,
	.mux_sels = apss_cc_debug_mux_sels,
	.pre_div_vals = apss_cc_debug_mux_pre_divs,
	.hw.init = &(struct clk_init_data){
		.name = "apss_cc_debug_mux",
		.ops = &clk_debug_mux_ops,
		.parent_names = apss_cc_debug_mux_parent_names,
		.num_parents = ARRAY_SIZE(apss_cc_debug_mux_parent_names),
		.flags = CLK_IS_MEASURE,
	},
};

static const char *const cam_cc_debug_mux_parent_names[] = {
	"cam_cc_bps_ahb_clk",
	"cam_cc_bps_areg_clk",
	"cam_cc_bps_axi_clk",
	"cam_cc_bps_clk",
	"cam_cc_camnoc_axi_clk",
	"cam_cc_camnoc_dcd_xo_clk",
	"cam_cc_cci_0_clk",
	"cam_cc_cci_1_clk",
	"cam_cc_core_ahb_clk",
	"cam_cc_cpas_ahb_clk",
	"cam_cc_csi0phytimer_clk",
	"cam_cc_csi1phytimer_clk",
	"cam_cc_csi2phytimer_clk",
	"cam_cc_csi3phytimer_clk",
	"cam_cc_csi4phytimer_clk",
	"cam_cc_csi5phytimer_clk",
	"cam_cc_csiphy0_clk",
	"cam_cc_csiphy1_clk",
	"cam_cc_csiphy2_clk",
	"cam_cc_csiphy3_clk",
	"cam_cc_csiphy4_clk",
	"cam_cc_csiphy5_clk",
	"cam_cc_gdsc_clk",
	"cam_cc_icp_ahb_clk",
	"cam_cc_icp_clk",
	"cam_cc_ife_0_ahb_clk",
	"cam_cc_ife_0_areg_clk",
	"cam_cc_ife_0_axi_clk",
	"cam_cc_ife_0_clk",
	"cam_cc_ife_0_cphy_rx_clk",
	"cam_cc_ife_0_csid_clk",
	"cam_cc_ife_0_dsp_clk",
	"cam_cc_ife_1_ahb_clk",
	"cam_cc_ife_1_areg_clk",
	"cam_cc_ife_1_axi_clk",
	"cam_cc_ife_1_clk",
	"cam_cc_ife_1_cphy_rx_clk",
	"cam_cc_ife_1_csid_clk",
	"cam_cc_ife_1_dsp_clk",
	"cam_cc_ife_2_ahb_clk",
	"cam_cc_ife_2_areg_clk",
	"cam_cc_ife_2_axi_clk",
	"cam_cc_ife_2_clk",
	"cam_cc_ife_2_cphy_rx_clk",
	"cam_cc_ife_2_csid_clk",
	"cam_cc_ife_lite_ahb_clk",
	"cam_cc_ife_lite_axi_clk",
	"cam_cc_ife_lite_clk",
	"cam_cc_ife_lite_cphy_rx_clk",
	"cam_cc_ife_lite_csid_clk",
	"cam_cc_ipe_0_ahb_clk",
	"cam_cc_ipe_0_areg_clk",
	"cam_cc_ipe_0_axi_clk",
	"cam_cc_ipe_0_clk",
	"cam_cc_jpeg_clk",
	"cam_cc_mclk0_clk",
	"cam_cc_mclk1_clk",
	"cam_cc_mclk2_clk",
	"cam_cc_mclk3_clk",
	"cam_cc_mclk4_clk",
	"cam_cc_mclk5_clk",
	"cam_cc_sleep_clk",
};

static int cam_cc_debug_mux_sels[] = {
	0x18,		/* cam_cc_bps_ahb_clk */
	0x17,		/* cam_cc_bps_areg_clk */
	0x16,		/* cam_cc_bps_axi_clk */
	0x14,		/* cam_cc_bps_clk */
	0x3C,		/* cam_cc_camnoc_axi_clk */
	0x3D,		/* cam_cc_camnoc_dcd_xo_clk */
	0x39,		/* cam_cc_cci_0_clk */
	0x3A,		/* cam_cc_cci_1_clk */
	0x40,		/* cam_cc_core_ahb_clk */
	0x3B,		/* cam_cc_cpas_ahb_clk */
	0x8,		/* cam_cc_csi0phytimer_clk */
	0xA,		/* cam_cc_csi1phytimer_clk */
	0xC,		/* cam_cc_csi2phytimer_clk */
	0xE,		/* cam_cc_csi3phytimer_clk */
	0x10,		/* cam_cc_csi4phytimer_clk */
	0x12,		/* cam_cc_csi5phytimer_clk */
	0x9,		/* cam_cc_csiphy0_clk */
	0xB,		/* cam_cc_csiphy1_clk */
	0xD,		/* cam_cc_csiphy2_clk */
	0xF,		/* cam_cc_csiphy3_clk */
	0x11,		/* cam_cc_csiphy4_clk */
	0x13,		/* cam_cc_csiphy5_clk */
	0x41,		/* cam_cc_gdsc_clk */
	0x36,		/* cam_cc_icp_ahb_clk */
	0x35,		/* cam_cc_icp_clk */
	0x26,		/* cam_cc_ife_0_ahb_clk */
	0x1F,		/* cam_cc_ife_0_areg_clk */
	0x25,		/* cam_cc_ife_0_axi_clk */
	0x1E,		/* cam_cc_ife_0_clk */
	0x24,		/* cam_cc_ife_0_cphy_rx_clk */
	0x22,		/* cam_cc_ife_0_csid_clk */
	0x21,		/* cam_cc_ife_0_dsp_clk */
	0x2E,		/* cam_cc_ife_1_ahb_clk */
	0x29,		/* cam_cc_ife_1_areg_clk */
	0x2D,		/* cam_cc_ife_1_axi_clk */
	0x27,		/* cam_cc_ife_1_clk */
	0x2C,		/* cam_cc_ife_1_cphy_rx_clk */
	0x2B,		/* cam_cc_ife_1_csid_clk */
	0x2A,		/* cam_cc_ife_1_dsp_clk */
	0x54,		/* cam_cc_ife_2_ahb_clk */
	0x37,		/* cam_cc_ife_2_areg_clk */
	0x53,		/* cam_cc_ife_2_axi_clk */
	0x7,		/* cam_cc_ife_2_clk */
	0x52,		/* cam_cc_ife_2_cphy_rx_clk */
	0x51,		/* cam_cc_ife_2_csid_clk */
	0x32,		/* cam_cc_ife_lite_ahb_clk */
	0x49,		/* cam_cc_ife_lite_axi_clk */
	0x2F,		/* cam_cc_ife_lite_clk */
	0x31,		/* cam_cc_ife_lite_cphy_rx_clk */
	0x30,		/* cam_cc_ife_lite_csid_clk */
	0x1D,		/* cam_cc_ipe_0_ahb_clk */
	0x1C,		/* cam_cc_ipe_0_areg_clk */
	0x1B,		/* cam_cc_ipe_0_axi_clk */
	0x19,		/* cam_cc_ipe_0_clk */
	0x33,		/* cam_cc_jpeg_clk */
	0x1,		/* cam_cc_mclk0_clk */
	0x2,		/* cam_cc_mclk1_clk */
	0x3,		/* cam_cc_mclk2_clk */
	0x4,		/* cam_cc_mclk3_clk */
	0x5,		/* cam_cc_mclk4_clk */
	0x6,		/* cam_cc_mclk5_clk */
	0x42,		/* cam_cc_sleep_clk */
};

static struct clk_debug_mux cam_cc_debug_mux = {
	.priv = &debug_mux_priv,
	.debug_offset = 0xd000,
	.post_div_offset = 0xd004,
	.cbcr_offset = 0xd008,
	.src_sel_mask = 0xFF,
	.src_sel_shift = 0,
	.post_div_mask = 0xF,
	.post_div_shift = 0,
	.post_div_val = 4,
	.mux_sels = cam_cc_debug_mux_sels,
	.hw.init = &(struct clk_init_data){
		.name = "cam_cc_debug_mux",
		.ops = &clk_debug_mux_ops,
		.parent_names = cam_cc_debug_mux_parent_names,
		.num_parents = ARRAY_SIZE(cam_cc_debug_mux_parent_names),
		.flags = CLK_IS_MEASURE,
	},
};

static const char *const disp_cc_debug_mux_parent_names[] = {
	"disp_cc_mdss_ahb_clk",
	"disp_cc_mdss_byte0_clk",
	"disp_cc_mdss_byte0_intf_clk",
	"disp_cc_mdss_byte1_clk",
	"disp_cc_mdss_byte1_intf_clk",
	"disp_cc_mdss_dp_aux_clk",
	"disp_cc_mdss_dp_link_clk",
	"disp_cc_mdss_dp_link_intf_clk",
	"disp_cc_mdss_dp_pixel1_clk",
	"disp_cc_mdss_dp_pixel_clk",
	"disp_cc_mdss_esc0_clk",
	"disp_cc_mdss_esc1_clk",
	"disp_cc_mdss_mdp_clk",
	"disp_cc_mdss_mdp_lut_clk",
	"disp_cc_mdss_non_gdsc_ahb_clk",
	"disp_cc_mdss_pclk0_clk",
	"disp_cc_mdss_pclk1_clk",
	"disp_cc_mdss_rot_clk",
	"disp_cc_mdss_rscc_ahb_clk",
	"disp_cc_mdss_rscc_vsync_clk",
	"disp_cc_mdss_vsync_clk",
	"disp_cc_sleep_clk",
	"disp_cc_xo_clk",
};

static int disp_cc_debug_mux_sels[] = {
	0x1F,		/* disp_cc_mdss_ahb_clk */
	0x13,		/* disp_cc_mdss_byte0_clk */
	0x14,		/* disp_cc_mdss_byte0_intf_clk */
	0x15,		/* disp_cc_mdss_byte1_clk */
	0x16,		/* disp_cc_mdss_byte1_intf_clk */
	0x1E,		/* disp_cc_mdss_dp_aux_clk */
	0x19,		/* disp_cc_mdss_dp_link_clk */
	0x1A,		/* disp_cc_mdss_dp_link_intf_clk */
	0x1D,		/* disp_cc_mdss_dp_pixel1_clk */
	0x1C,		/* disp_cc_mdss_dp_pixel_clk */
	0x17,		/* disp_cc_mdss_esc0_clk */
	0x18,		/* disp_cc_mdss_esc1_clk */
	0xF,		/* disp_cc_mdss_mdp_clk */
	0x11,		/* disp_cc_mdss_mdp_lut_clk */
	0x20,		/* disp_cc_mdss_non_gdsc_ahb_clk */
	0xD,		/* disp_cc_mdss_pclk0_clk */
	0xE,		/* disp_cc_mdss_pclk1_clk */
	0x10,		/* disp_cc_mdss_rot_clk */
	0x22,		/* disp_cc_mdss_rscc_ahb_clk */
	0x21,		/* disp_cc_mdss_rscc_vsync_clk */
	0x12,		/* disp_cc_mdss_vsync_clk */
	0x2B,		/* disp_cc_sleep_clk */
	0x2A,		/* disp_cc_xo_clk */
};

static struct clk_debug_mux disp_cc_debug_mux = {
	.priv = &debug_mux_priv,
	.debug_offset = 0x7000,
	.post_div_offset = 0x5008,
	.cbcr_offset = 0x500c,
	.src_sel_mask = 0xFF,
	.src_sel_shift = 0,
	.post_div_mask = 0xF,
	.post_div_shift = 0,
	.post_div_val = 4,
	.mux_sels = disp_cc_debug_mux_sels,
	.hw.init = &(struct clk_init_data){
		.name = "disp_cc_debug_mux",
		.ops = &clk_debug_mux_ops,
		.parent_names = disp_cc_debug_mux_parent_names,
		.num_parents = ARRAY_SIZE(disp_cc_debug_mux_parent_names),
		.flags = CLK_IS_MEASURE,
	},
};

static const char *const gcc_debug_mux_parent_names[] = {
	"apss_cc_debug_mux",
	"cam_cc_debug_mux",
	"core_bi_pll_test_se",
	"disp_cc_debug_mux",
	"gcc_aggre_noc_pcie_0_axi_clk",
	"gcc_aggre_noc_pcie_1_axi_clk",
	"gcc_aggre_ufs_phy_axi_clk",
	"gcc_aggre_usb3_prim_axi_clk",
	"gcc_camera_ahb_clk",
	"gcc_camera_hf_axi_clk",
	"gcc_camera_sf_axi_clk",
	"gcc_camera_xo_clk",
	"gcc_cfg_noc_usb3_prim_axi_clk",
	"gcc_cpuss_ahb_clk",
	"gcc_ddrss_gpu_axi_clk",
	"gcc_disp_ahb_clk",
	"gcc_disp_gpll0_clk_src",
	"gcc_disp_hf_axi_clk",
	"gcc_disp_sf_axi_clk",
	"gcc_disp_xo_clk",
	"gcc_gp1_clk",
	"gcc_gp2_clk",
	"gcc_gp3_clk",
	"gcc_gpu_cfg_ahb_clk",
	"gcc_gpu_gpll0_clk_src",
	"gcc_gpu_gpll0_div_clk_src",
	"gcc_gpu_memnoc_gfx_clk",
	"gcc_gpu_snoc_dvm_gfx_clk",
	"gcc_pcie0_phy_rchng_clk",
	"gcc_pcie1_phy_rchng_clk",
	"gcc_pcie_0_aux_clk",
	"gcc_pcie_0_cfg_ahb_clk",
	"gcc_pcie_0_mstr_axi_clk",
	"gcc_pcie_0_pipe_clk",
	"gcc_pcie_0_slv_axi_clk",
	"gcc_pcie_0_slv_q2a_axi_clk",
	"gcc_pcie_1_aux_clk",
	"gcc_pcie_1_cfg_ahb_clk",
	"gcc_pcie_1_mstr_axi_clk",
	"gcc_pcie_1_pipe_clk",
	"gcc_pcie_1_slv_axi_clk",
	"gcc_pcie_1_slv_q2a_axi_clk",
	"gcc_pcie_throttle_core_clk",
	"gcc_pdm2_clk",
	"gcc_pdm_ahb_clk",
	"gcc_pdm_xo4_clk",
	"gcc_qmip_camera_nrt_ahb_clk",
	"gcc_qmip_camera_rt_ahb_clk",
	"gcc_qmip_disp_ahb_clk",
	"gcc_qmip_video_cvp_ahb_clk",
	"gcc_qmip_video_vcodec_ahb_clk",
	"gcc_qupv3_wrap0_core_2x_clk",
	"gcc_qupv3_wrap0_core_clk",
	"gcc_qupv3_wrap0_s0_clk",
	"gcc_qupv3_wrap0_s1_clk",
	"gcc_qupv3_wrap0_s2_clk",
	"gcc_qupv3_wrap0_s3_clk",
	"gcc_qupv3_wrap0_s4_clk",
	"gcc_qupv3_wrap0_s5_clk",
	"gcc_qupv3_wrap0_s6_clk",
	"gcc_qupv3_wrap0_s7_clk",
	"gcc_qupv3_wrap1_core_2x_clk",
	"gcc_qupv3_wrap1_core_clk",
	"gcc_qupv3_wrap1_s0_clk",
	"gcc_qupv3_wrap1_s1_clk",
	"gcc_qupv3_wrap1_s2_clk",
	"gcc_qupv3_wrap1_s3_clk",
	"gcc_qupv3_wrap1_s4_clk",
	"gcc_qupv3_wrap1_s5_clk",
	"gcc_qupv3_wrap1_s6_clk",
	"gcc_qupv3_wrap1_s7_clk",
	"gcc_qupv3_wrap_0_m_ahb_clk",
	"gcc_qupv3_wrap_0_s_ahb_clk",
	"gcc_qupv3_wrap_1_m_ahb_clk",
	"gcc_qupv3_wrap_1_s_ahb_clk",
	"gcc_sdcc1_ahb_clk",
	"gcc_sdcc1_apps_clk",
	"gcc_sdcc1_ice_core_clk",
	"gcc_sdcc2_ahb_clk",
	"gcc_sdcc2_apps_clk",
	"gcc_sdcc4_ahb_clk",
	"gcc_sdcc4_apps_clk",
	"gcc_sys_noc_cpuss_ahb_clk",
	"gcc_throttle_pcie_ahb_clk",
	"gcc_titan_nrt_throttle_core_clk",
	"gcc_titan_rt_throttle_core_clk",
	"gcc_ufs_phy_ahb_clk",
	"gcc_ufs_phy_axi_clk",
	"gcc_ufs_phy_ice_core_clk",
	"gcc_ufs_phy_phy_aux_clk",
	"gcc_ufs_phy_rx_symbol_0_clk",
	"gcc_ufs_phy_rx_symbol_1_clk",
	"gcc_ufs_phy_tx_symbol_0_clk",
	"gcc_ufs_phy_unipro_core_clk",
	"gcc_usb30_prim_master_clk",
	"gcc_usb30_prim_mock_utmi_clk",
	"gcc_usb30_prim_sleep_clk",
	"gcc_usb3_prim_phy_aux_clk",
	"gcc_usb3_prim_phy_com_aux_clk",
	"gcc_usb3_prim_phy_pipe_clk",
	"gcc_video_ahb_clk",
	"gcc_video_axi0_clk",
	"gcc_video_axi1_clk",
	"gcc_video_cvp_throttle_core_clk",
	"gcc_video_mvp_throttle_core_clk",
	"gcc_video_xo_clk",
	"gpu_cc_debug_mux",
	"mc_cc_debug_mux",
	"measure_only_cnoc_clk",
	"measure_only_ipa_2x_clk",
	"measure_only_memnoc_clk",
	"measure_only_snoc_clk",
	"pcie_0_pipe_clk",
	"pcie_1_pipe_clk",
	"ufs_phy_rx_symbol_0_clk",
	"ufs_phy_rx_symbol_1_clk",
	"ufs_phy_tx_symbol_0_clk",
	"usb3_phy_wrapper_gcc_usb30_pipe_clk",
	"video_cc_debug_mux",
};

static int gcc_debug_mux_sels[] = {
	0xE3,		/* apss_cc_debug_mux */
	0x4D,		/* cam_cc_debug_mux */
	0x5,		/* core_bi_pll_test_se */
	0x53,		/* disp_cc_debug_mux */
	0x122,		/* gcc_aggre_noc_pcie_0_axi_clk */
	0x123,		/* gcc_aggre_noc_pcie_1_axi_clk */
	0x125,		/* gcc_aggre_ufs_phy_axi_clk */
	0x124,		/* gcc_aggre_usb3_prim_axi_clk */
	0x45,		/* gcc_camera_ahb_clk */
	0x48,		/* gcc_camera_hf_axi_clk */
	0x4A,		/* gcc_camera_sf_axi_clk */
	0x4C,		/* gcc_camera_xo_clk */
	0x1B,		/* gcc_cfg_noc_usb3_prim_axi_clk */
	0xDE,		/* gcc_cpuss_ahb_clk */
	0xC3,		/* gcc_ddrss_gpu_axi_clk */
	0x4E,		/* gcc_disp_ahb_clk */
	0x44,		/* gcc_disp_gpll0_clk_src */
	0x50,		/* gcc_disp_hf_axi_clk */
	0x51,		/* gcc_disp_sf_axi_clk */
	0x52,		/* gcc_disp_xo_clk */
	0xEE,		/* gcc_gp1_clk */
	0xEF,		/* gcc_gp2_clk */
	0xF0,		/* gcc_gp3_clk */
	0x13A,		/* gcc_gpu_cfg_ahb_clk */
	0x141,		/* gcc_gpu_gpll0_clk_src */
	0x142,		/* gcc_gpu_gpll0_div_clk_src */
	0x13D,		/* gcc_gpu_memnoc_gfx_clk */
	0x140,		/* gcc_gpu_snoc_dvm_gfx_clk */
	0xF7,		/* gcc_pcie0_phy_rchng_clk */
	0x100,		/* gcc_pcie1_phy_rchng_clk */
	0xF5,		/* gcc_pcie_0_aux_clk */
	0xF4,		/* gcc_pcie_0_cfg_ahb_clk */
	0xF3,		/* gcc_pcie_0_mstr_axi_clk */
	0xF6,		/* gcc_pcie_0_pipe_clk */
	0xF2,		/* gcc_pcie_0_slv_axi_clk */
	0xF1,		/* gcc_pcie_0_slv_q2a_axi_clk */
	0xFE,		/* gcc_pcie_1_aux_clk */
	0xFD,		/* gcc_pcie_1_cfg_ahb_clk */
	0xFC,		/* gcc_pcie_1_mstr_axi_clk */
	0xFF,		/* gcc_pcie_1_pipe_clk */
	0xFB,		/* gcc_pcie_1_slv_axi_clk */
	0xFA,		/* gcc_pcie_1_slv_q2a_axi_clk */
	0x2F,		/* gcc_pcie_throttle_core_clk */
	0x9A,		/* gcc_pdm2_clk */
	0x98,		/* gcc_pdm_ahb_clk */
	0x99,		/* gcc_pdm_xo4_clk */
	0x46,		/* gcc_qmip_camera_nrt_ahb_clk */
	0x47,		/* gcc_qmip_camera_rt_ahb_clk */
	0x4F,		/* gcc_qmip_disp_ahb_clk */
	0x55,		/* gcc_qmip_video_cvp_ahb_clk */
	0x56,		/* gcc_qmip_video_vcodec_ahb_clk */
	0x83,		/* gcc_qupv3_wrap0_core_2x_clk */
	0x82,		/* gcc_qupv3_wrap0_core_clk */
	0x84,		/* gcc_qupv3_wrap0_s0_clk */
	0x85,		/* gcc_qupv3_wrap0_s1_clk */
	0x86,		/* gcc_qupv3_wrap0_s2_clk */
	0x87,		/* gcc_qupv3_wrap0_s3_clk */
	0x88,		/* gcc_qupv3_wrap0_s4_clk */
	0x89,		/* gcc_qupv3_wrap0_s5_clk */
	0x8A,		/* gcc_qupv3_wrap0_s6_clk */
	0x8B,		/* gcc_qupv3_wrap0_s7_clk */
	0x8F,		/* gcc_qupv3_wrap1_core_2x_clk */
	0x8E,		/* gcc_qupv3_wrap1_core_clk */
	0x90,		/* gcc_qupv3_wrap1_s0_clk */
	0x91,		/* gcc_qupv3_wrap1_s1_clk */
	0x92,		/* gcc_qupv3_wrap1_s2_clk */
	0x93,		/* gcc_qupv3_wrap1_s3_clk */
	0x94,		/* gcc_qupv3_wrap1_s4_clk */
	0x95,		/* gcc_qupv3_wrap1_s5_clk */
	0x96,		/* gcc_qupv3_wrap1_s6_clk */
	0x97,		/* gcc_qupv3_wrap1_s7_clk */
	0x80,		/* gcc_qupv3_wrap_0_m_ahb_clk */
	0x81,		/* gcc_qupv3_wrap_0_s_ahb_clk */
	0x8C,		/* gcc_qupv3_wrap_1_m_ahb_clk */
	0x8D,		/* gcc_qupv3_wrap_1_s_ahb_clk */
	0x153,		/* gcc_sdcc1_ahb_clk */
	0x154,		/* gcc_sdcc1_apps_clk */
	0x155,		/* gcc_sdcc1_ice_core_clk */
	0x7D,		/* gcc_sdcc2_ahb_clk */
	0x7C,		/* gcc_sdcc2_apps_clk */
	0x7F,		/* gcc_sdcc4_ahb_clk */
	0x7E,		/* gcc_sdcc4_apps_clk */
	0xA,		/* gcc_sys_noc_cpuss_ahb_clk */
	0x39,		/* gcc_throttle_pcie_ahb_clk */
	0x4B,		/* gcc_titan_nrt_throttle_core_clk */
	0x49,		/* gcc_titan_rt_throttle_core_clk */
	0x104,		/* gcc_ufs_phy_ahb_clk */
	0x103,		/* gcc_ufs_phy_axi_clk */
	0x10A,		/* gcc_ufs_phy_ice_core_clk */
	0x10B,		/* gcc_ufs_phy_phy_aux_clk */
	0x106,		/* gcc_ufs_phy_rx_symbol_0_clk */
	0x10C,		/* gcc_ufs_phy_rx_symbol_1_clk */
	0x105,		/* gcc_ufs_phy_tx_symbol_0_clk */
	0x109,		/* gcc_ufs_phy_unipro_core_clk */
	0x6F,		/* gcc_usb30_prim_master_clk */
	0x71,		/* gcc_usb30_prim_mock_utmi_clk */
	0x70,		/* gcc_usb30_prim_sleep_clk */
	0x72,		/* gcc_usb3_prim_phy_aux_clk */
	0x73,		/* gcc_usb3_prim_phy_com_aux_clk */
	0x74,		/* gcc_usb3_prim_phy_pipe_clk */
	0x54,		/* gcc_video_ahb_clk */
	0x57,		/* gcc_video_axi0_clk */
	0x59,		/* gcc_video_axi1_clk */
	0x5A,		/* gcc_video_cvp_throttle_core_clk */
	0x58,		/* gcc_video_mvp_throttle_core_clk */
	0x5B,		/* gcc_video_xo_clk */
	0x13C,		/* gpu_cc_debug_mux */
	0xCD,		/* mc_cc_debug_mux or ddrss_gcc_debug_clk */
	0x17,		/* measure_only_cnoc_clk */
	0x128,		/* measure_only_ipa_2x_clk */
	0xC9,		/* measure_only_memnoc_clk */
	0x9,		/* measure_only_snoc_clk */
	0xF8,		/* pcie_0_pipe_clk */
	0x101,		/* pcie_1_pipe_clk */
	0x108,		/* ufs_phy_rx_symbol_0_clk */
	0x10D,		/* ufs_phy_rx_symbol_1_clk */
	0x107,		/* ufs_phy_tx_symbol_0_clk */
	0x78,		/* usb3_phy_wrapper_gcc_usb30_pipe_clk */
	0x5C,		/* video_cc_debug_mux */
};

static struct clk_debug_mux gcc_debug_mux = {
	.priv = &debug_mux_priv,
	.debug_offset = 0x62000,
	.post_div_offset = 0x62004,
	.cbcr_offset = 0x62008,
	.src_sel_mask = 0x3FF,
	.src_sel_shift = 0,
	.post_div_mask = 0xF,
	.post_div_shift = 0,
	.post_div_val = 2,
	.mux_sels = gcc_debug_mux_sels,
	.hw.init = &(struct clk_init_data){
		.name = "gcc_debug_mux",
		.ops = &clk_debug_mux_ops,
		.parent_names = gcc_debug_mux_parent_names,
		.num_parents = ARRAY_SIZE(gcc_debug_mux_parent_names),
		.flags = CLK_IS_MEASURE,
	},
};

static const char *const gpu_cc_debug_mux_parent_names[] = {
	"gpu_cc_ahb_clk",
	"gpu_cc_cb_clk",
	"gpu_cc_crc_ahb_clk",
	"gpu_cc_cx_gmu_clk",
	"gpu_cc_cx_snoc_dvm_clk",
	"gpu_cc_cxo_aon_clk",
	"gpu_cc_cxo_clk",
	"gpu_cc_gx_gmu_clk",
	"gpu_cc_hub_aon_clk",
	"gpu_cc_hub_cx_int_clk",
	"gpu_cc_mnd1x_0_gfx3d_clk",
	"gpu_cc_mnd1x_1_gfx3d_clk",
	"gpu_cc_sleep_clk",
	"measure_only_gpu_cc_cx_gfx3d_clk",
	"measure_only_gpu_cc_cx_gfx3d_slv_clk",
	"measure_only_gpu_cc_gx_gfx3d_clk",
};

static int gpu_cc_debug_mux_sels[] = {
	0x12,		/* gpu_cc_ahb_clk */
	0x26,		/* gpu_cc_cb_clk */
	0x13,		/* gpu_cc_crc_ahb_clk */
	0x1A,		/* gpu_cc_cx_gmu_clk */
	0x17,		/* gpu_cc_cx_snoc_dvm_clk */
	0xB,		/* gpu_cc_cxo_aon_clk */
	0x1B,		/* gpu_cc_cxo_clk */
	0x11,		/* gpu_cc_gx_gmu_clk */
	0x27,		/* gpu_cc_hub_aon_clk */
	0x1C,		/* gpu_cc_hub_cx_int_clk */
	0x21,		/* gpu_cc_mnd1x_0_gfx3d_clk */
	0x22,		/* gpu_cc_mnd1x_1_gfx3d_clk */
	0x18,		/* gpu_cc_sleep_clk */
	0x1D,		/* measure_only_gpu_cc_cx_gfx3d_clk */
	0x1E,		/* measure_only_gpu_cc_cx_gfx3d_slv_clk */
	0xD,		/* measure_only_gpu_cc_gx_gfx3d_clk */
};

static struct clk_debug_mux gpu_cc_debug_mux = {
	.priv = &debug_mux_priv,
	.debug_offset = 0x1568,
	.post_div_offset = 0x10fc,
	.cbcr_offset = 0x1100,
	.src_sel_mask = 0xFF,
	.src_sel_shift = 0,
	.post_div_mask = 0xF,
	.post_div_shift = 0,
	.post_div_val = 2,
	.mux_sels = gpu_cc_debug_mux_sels,
	.hw.init = &(struct clk_init_data){
		.name = "gpu_cc_debug_mux",
		.ops = &clk_debug_mux_ops,
		.parent_names = gpu_cc_debug_mux_parent_names,
		.num_parents = ARRAY_SIZE(gpu_cc_debug_mux_parent_names),
		.flags = CLK_IS_MEASURE,
	},
};

static const char *const video_cc_debug_mux_parent_names[] = {
	"video_cc_ahb_clk",
	"video_cc_mvs0_clk",
	"video_cc_mvs0c_clk",
	"video_cc_mvs1_clk",
	"video_cc_mvs1_div2_clk",
	"video_cc_mvs1c_clk",
	"video_cc_sleep_clk",
	"video_cc_xo_clk",
};

static int video_cc_debug_mux_sels[] = {
	0x7,		/* video_cc_ahb_clk */
	0x3,		/* video_cc_mvs0_clk */
	0x1,		/* video_cc_mvs0c_clk */
	0x5,		/* video_cc_mvs1_clk */
	0x8,		/* video_cc_mvs1_div2_clk */
	0x9,		/* video_cc_mvs1c_clk */
	0xC,		/* video_cc_sleep_clk */
	0xB,		/* video_cc_xo_clk */
};

static struct clk_debug_mux video_cc_debug_mux = {
	.priv = &debug_mux_priv,
	.debug_offset = 0xa4c,
	.post_div_offset = 0xe9c,
	.cbcr_offset = 0xebc,
	.src_sel_mask = 0x3F,
	.src_sel_shift = 0,
	.post_div_mask = 0xF,
	.post_div_shift = 0,
	.post_div_val = 3,
	.mux_sels = video_cc_debug_mux_sels,
	.hw.init = &(struct clk_init_data){
		.name = "video_cc_debug_mux",
		.ops = &clk_debug_mux_ops,
		.parent_names = video_cc_debug_mux_parent_names,
		.num_parents = ARRAY_SIZE(video_cc_debug_mux_parent_names),
		.flags = CLK_IS_MEASURE,
	},
};

static const char *const mc_cc_debug_mux_parent_names[] = {
	"measure_only_mccc_clk",
};

static struct clk_debug_mux mc_cc_debug_mux = {
	.period_offset = 0x50,
	.hw.init = &(struct clk_init_data){
		.name = "mc_cc_debug_mux",
		.ops = &clk_debug_mux_ops,
		.parent_names = mc_cc_debug_mux_parent_names,
		.num_parents = ARRAY_SIZE(mc_cc_debug_mux_parent_names),
		.flags = CLK_IS_MEASURE,
	},
};

static struct mux_regmap_names mux_list[] = {
	{ .mux = &apss_cc_debug_mux, .regmap_name = "qcom,apsscc" },
	{ .mux = &cam_cc_debug_mux, .regmap_name = "qcom,camcc" },
	{ .mux = &disp_cc_debug_mux, .regmap_name = "qcom,dispcc" },
	{ .mux = &gcc_debug_mux, .regmap_name = "qcom,gcc" },
	{ .mux = &gpu_cc_debug_mux, .regmap_name = "qcom,gpucc" },
	{ .mux = &mc_cc_debug_mux, .regmap_name = "qcom,mccc" },
	{ .mux = &video_cc_debug_mux, .regmap_name = "qcom,videocc" },
};

static struct clk_dummy measure_only_apcs_gold_post_acd_clk = {
	.rrate = 1000,
	.hw.init = &(struct clk_init_data){
		.name = "measure_only_apcs_gold_post_acd_clk",
		.ops = &clk_dummy_ops,
	},
};

static struct clk_dummy measure_only_apcs_goldplus_post_acd_clk = {
	.rrate = 1000,
	.hw.init = &(struct clk_init_data){
		.name = "measure_only_apcs_goldplus_post_acd_clk",
		.ops = &clk_dummy_ops,
	},
};

static struct clk_dummy measure_only_apcs_l3_post_acd_clk = {
	.rrate = 1000,
	.hw.init = &(struct clk_init_data){
		.name = "measure_only_apcs_l3_post_acd_clk",
		.ops = &clk_dummy_ops,
	},
};

static struct clk_dummy measure_only_apcs_silver_post_acd_clk = {
	.rrate = 1000,
	.hw.init = &(struct clk_init_data){
		.name = "measure_only_apcs_silver_post_acd_clk",
		.ops = &clk_dummy_ops,
	},
};

static struct clk_dummy measure_only_cnoc_clk = {
	.rrate = 1000,
	.hw.init = &(struct clk_init_data){
		.name = "measure_only_cnoc_clk",
		.ops = &clk_dummy_ops,
	},
};

static struct clk_dummy measure_only_gpu_cc_cx_gfx3d_clk = {
	.rrate = 1000,
	.hw.init = &(struct clk_init_data){
		.name = "measure_only_gpu_cc_cx_gfx3d_clk",
		.ops = &clk_dummy_ops,
	},
};

static struct clk_dummy measure_only_gpu_cc_cx_gfx3d_slv_clk = {
	.rrate = 1000,
	.hw.init = &(struct clk_init_data){
		.name = "measure_only_gpu_cc_cx_gfx3d_slv_clk",
		.ops = &clk_dummy_ops,
	},
};

static struct clk_dummy measure_only_gpu_cc_gx_gfx3d_clk = {
	.rrate = 1000,
	.hw.init = &(struct clk_init_data){
		.name = "measure_only_gpu_cc_gx_gfx3d_clk",
		.ops = &clk_dummy_ops,
	},
};

static struct clk_dummy measure_only_mccc_clk = {
	.rrate = 1000,
	.hw.init = &(struct clk_init_data){
		.name = "measure_only_mccc_clk",
		.ops = &clk_dummy_ops,
	},
};

static struct clk_dummy measure_only_ipa_2x_clk = {
	.rrate = 1000,
	.hw.init = &(struct clk_init_data){
		.name = "measure_only_ipa_2x_clk",
		.ops = &clk_dummy_ops,
	},
};

static struct clk_dummy measure_only_memnoc_clk = {
	.rrate = 1000,
	.hw.init = &(struct clk_init_data){
		.name = "measure_only_memnoc_clk",
		.ops = &clk_dummy_ops,
	},
};

static struct clk_dummy measure_only_snoc_clk = {
	.rrate = 1000,
	.hw.init = &(struct clk_init_data){
		.name = "measure_only_snoc_clk",
		.ops = &clk_dummy_ops,
	},
};

static struct clk_hw *debugcc_shima_hws[] = {
	&measure_only_apcs_gold_post_acd_clk.hw,
	&measure_only_apcs_goldplus_post_acd_clk.hw,
	&measure_only_apcs_l3_post_acd_clk.hw,
	&measure_only_apcs_silver_post_acd_clk.hw,
	&measure_only_cnoc_clk.hw,
	&measure_only_gpu_cc_cx_gfx3d_clk.hw,
	&measure_only_gpu_cc_cx_gfx3d_slv_clk.hw,
	&measure_only_gpu_cc_gx_gfx3d_clk.hw,
	&measure_only_mccc_clk.hw,
	&measure_only_ipa_2x_clk.hw,
	&measure_only_memnoc_clk.hw,
	&measure_only_snoc_clk.hw,
};

static const struct of_device_id clk_debug_match_table[] = {
	{ .compatible = "qcom,shima-debugcc" },
	{ }
};

static int clk_debug_shima_probe(struct platform_device *pdev)
{
	struct clk *clk;
	int ret = 0, i;

	BUILD_BUG_ON(ARRAY_SIZE(apss_cc_debug_mux_parent_names) !=
		ARRAY_SIZE(apss_cc_debug_mux_sels));
	BUILD_BUG_ON(ARRAY_SIZE(cam_cc_debug_mux_parent_names) !=
		ARRAY_SIZE(cam_cc_debug_mux_sels));
	BUILD_BUG_ON(ARRAY_SIZE(disp_cc_debug_mux_parent_names) !=
		ARRAY_SIZE(disp_cc_debug_mux_sels));
	BUILD_BUG_ON(ARRAY_SIZE(gcc_debug_mux_parent_names) !=
		ARRAY_SIZE(gcc_debug_mux_sels));
	BUILD_BUG_ON(ARRAY_SIZE(gpu_cc_debug_mux_parent_names) !=
		ARRAY_SIZE(gpu_cc_debug_mux_sels));
	BUILD_BUG_ON(ARRAY_SIZE(video_cc_debug_mux_parent_names) !=
		ARRAY_SIZE(video_cc_debug_mux_sels));

	clk = devm_clk_get(&pdev->dev, "xo_clk_src");
	if (IS_ERR(clk)) {
		if (PTR_ERR(clk) != -EPROBE_DEFER)
			dev_err(&pdev->dev, "Unable to get xo clock\n");
		return PTR_ERR(clk);
	}

	debug_mux_priv.cxo = clk;

	for (i = 0; i < ARRAY_SIZE(mux_list); i++) {
		ret = map_debug_bases(pdev, mux_list[i].regmap_name,
				      mux_list[i].mux);
		if (ret == -EBADR)
			continue;
		else if (ret)
			return ret;

		clk = devm_clk_register(&pdev->dev, &mux_list[i].mux->hw);
		if (IS_ERR(clk)) {
			dev_err(&pdev->dev, "Unable to register %s, err:(%d)\n",
				clk_hw_get_name(&mux_list[i].mux->hw),
				PTR_ERR(clk));
			return PTR_ERR(clk);
		}
	}

	for (i = 0; i < ARRAY_SIZE(debugcc_shima_hws); i++) {
		clk = devm_clk_register(&pdev->dev, debugcc_shima_hws[i]);
		if (IS_ERR(clk)) {
			dev_err(&pdev->dev, "Unable to register %s, err:(%d)\n",
				clk_hw_get_name(debugcc_shima_hws[i]),
				PTR_ERR(clk));
			return PTR_ERR(clk);
		}
	}

	ret = clk_debug_measure_register(&gcc_debug_mux.hw);
	if (ret) {
		dev_err(&pdev->dev, "Could not register Measure clocks\n");
		return ret;
	}

	dev_info(&pdev->dev, "Registered debug measure clocks\n");

	return ret;
}

static struct platform_driver clk_debug_driver = {
	.probe = clk_debug_shima_probe,
	.driver = {
		.name = "shima-debugcc",
		.of_match_table = clk_debug_match_table,
	},
};

static int __init clk_debug_shima_init(void)
{
	return platform_driver_register(&clk_debug_driver);
}
fs_initcall(clk_debug_shima_init);

MODULE_DESCRIPTION("QTI DEBUG CC SHIMA Driver");
MODULE_LICENSE("GPL v2");
MODULE_ALIAS("platform:debugcc-shima");
