irun(64): 15.20-s086: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s086: Started on Nov 10, 2022 at 19:35:37 IST
irun
	+access+rwc
	basic_ram.sv
	basic_ram_tb.sv
	+gui
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

-------------------------------------
Relinquished control to SimVision...
ncsim> 
ncsim> source /home/installs/INCISIVE152/tools/inca/files/ncsimrc
ncsim> database -open waves -into waves.shm -default
Created default SHM database waves
ncsim> probe -create -shm basic_ram_tb.addr_col basic_ram_tb.addr_row basic_ram_tb.bank_selector basic_ram_tb.clk basic_ram_tb.cs basic_ram_tb.datain basic_ram_tb.dataout basic_ram_tb.mem1 basic_ram_tb.mem2 basic_ram_tb.oe basic_ram_tb.we
Created probe 1
ncsim> run
Simulation complete via $finish(1) at time 200 NS + 0
./basic_ram_tb.sv:35 	 #200 $finish;
ncsim> ^C
ncsim> exit
...Regained control from SimVision
-------------------------------------
TOOL:	irun(64)	15.20-s086: Exiting on Nov 10, 2022 at 19:48:03 IST  (total: 00:12:26)
