=====
SETUP
9.136
11.690
20.826
clk_ibuf
0.000
0.982
counter_8_s0
1.226
1.684
n780_s10
2.503
3.602
n231_s6
4.743
5.775
n231_s3
5.781
6.813
n231_s7
6.818
7.640
reset_s0
11.690
=====
SETUP
9.590
11.236
20.826
clk_ibuf
0.000
0.982
counter_18_s0
1.226
1.684
n758_s14
2.107
3.139
n758_s8
4.604
5.230
n758_s6
6.725
7.824
sclk_s1
11.236
=====
SETUP
9.910
11.272
21.182
clk_ibuf
0.000
0.982
counter_18_s0
1.226
1.684
n758_s14
2.107
3.139
n758_s8
4.604
5.230
n758_s6
6.725
7.824
bitNumber_3_s3
9.124
9.749
bitNumber_2_s1
11.272
=====
SETUP
9.910
11.272
21.182
clk_ibuf
0.000
0.982
counter_18_s0
1.226
1.684
n758_s14
2.107
3.139
n758_s8
4.604
5.230
n758_s6
6.725
7.824
bitNumber_3_s3
9.124
9.749
bitNumber_3_s1
11.272
=====
SETUP
10.218
10.964
21.182
clk_ibuf
0.000
0.982
counter_8_s0
1.226
1.684
reset_s6
3.340
4.372
reset_s3
5.182
6.214
n792_s11
6.708
7.334
state_0_s5
9.185
9.810
state_0_s0
10.964
=====
SETUP
10.580
10.603
21.182
clk_ibuf
0.000
0.982
counter_8_s0
1.226
1.684
n305_s7
3.340
4.372
n305_s4
4.862
5.894
n305_s2
5.900
6.932
n305_s1
6.937
7.739
reset_s0
10.603
=====
SETUP
10.728
10.455
21.182
clk_ibuf
0.000
0.982
counter_18_s0
1.226
1.684
n758_s14
2.107
3.139
n758_s8
4.604
5.230
n758_s6
6.725
7.824
bitNumber_3_s3
9.124
9.749
bitNumber_0_s1
10.455
=====
SETUP
10.728
10.455
21.182
clk_ibuf
0.000
0.982
counter_18_s0
1.226
1.684
n758_s14
2.107
3.139
n758_s8
4.604
5.230
n758_s6
6.725
7.824
bitNumber_3_s3
9.124
9.749
bitNumber_1_s1
10.455
=====
SETUP
10.860
9.966
20.826
clk_ibuf
0.000
0.982
counter_8_s0
1.226
1.684
reset_s6
3.340
4.372
reset_s3
5.182
6.214
n792_s11
6.708
7.334
n785_s9
8.867
9.966
counter_7_s0
9.966
=====
SETUP
10.860
9.966
20.826
clk_ibuf
0.000
0.982
counter_8_s0
1.226
1.684
reset_s6
3.340
4.372
reset_s3
5.182
6.214
n792_s11
6.708
7.334
n770_s9
8.867
9.966
counter_22_s0
9.966
=====
SETUP
10.884
9.942
20.826
clk_ibuf
0.000
0.982
counter_8_s0
1.226
1.684
reset_s6
3.340
4.372
reset_s3
5.182
6.214
n792_s11
6.708
7.334
n778_s9
8.843
9.942
counter_14_s0
9.942
=====
SETUP
10.887
10.296
21.182
clk_ibuf
0.000
0.982
counter_18_s0
1.226
1.684
n758_s14
2.107
3.139
n758_s8
4.604
5.230
state_0_s6
6.725
7.757
state_2_s4
8.566
9.592
state_2_s1
10.296
=====
SETUP
10.895
9.931
20.826
clk_ibuf
0.000
0.982
counter_8_s0
1.226
1.684
reset_s6
3.340
4.372
reset_s3
5.182
6.214
n792_s11
6.708
7.334
n775_s9
8.832
9.931
counter_17_s0
9.931
=====
SETUP
10.984
10.199
21.182
clk_ibuf
0.000
0.982
counter_8_s0
1.226
1.684
reset_s6
3.340
4.372
reset_s3
5.182
6.214
reset_s2
6.708
7.333
reset_s0
10.199
=====
SETUP
11.014
9.812
20.826
clk_ibuf
0.000
0.982
counter_14_s0
1.226
1.684
reset_s7
2.842
3.874
n769_s11
5.349
6.381
n769_s10
6.392
7.491
n768_s9
8.780
9.812
counter_24_s0
9.812
=====
SETUP
11.034
9.792
20.826
clk_ibuf
0.000
0.982
counter_8_s0
1.226
1.684
reset_s6
3.340
4.372
reset_s3
5.182
6.214
n792_s11
6.708
7.334
n787_s9
8.693
9.792
counter_5_s0
9.792
=====
SETUP
11.076
9.749
20.826
clk_ibuf
0.000
0.982
counter_18_s0
1.226
1.684
n758_s14
2.107
3.139
n758_s8
4.604
5.230
n758_s6
6.725
7.824
n792_s7
8.650
9.749
counter_0_s0
9.749
=====
SETUP
11.136
10.046
21.182
clk_ibuf
0.000
0.982
counter_18_s0
1.226
1.684
n758_s14
2.107
3.139
n758_s8
4.604
5.230
n758_s6
6.725
7.824
state_1_s3
8.650
9.676
state_1_s1
10.046
=====
SETUP
11.197
9.628
20.826
clk_ibuf
0.000
0.982
counter_8_s0
1.226
1.684
reset_s6
3.340
4.372
reset_s3
5.182
6.214
n792_s11
6.708
7.334
n789_s9
8.529
9.628
counter_3_s0
9.628
=====
SETUP
11.200
9.626
20.826
clk_ibuf
0.000
0.982
counter_8_s0
1.226
1.684
reset_s6
3.340
4.372
reset_s3
5.182
6.214
n792_s11
6.708
7.334
n774_s9
8.527
9.626
counter_18_s0
9.626
=====
SETUP
11.267
9.559
20.826
clk_ibuf
0.000
0.982
counter_8_s0
1.226
1.684
reset_s6
3.340
4.372
reset_s3
5.182
6.214
n792_s11
6.708
7.334
n769_s12
8.527
9.559
counter_23_s0
9.559
=====
SETUP
11.365
9.817
21.182
clk_ibuf
0.000
0.982
counter_18_s0
1.226
1.684
n758_s14
2.107
3.139
n758_s8
4.604
5.230
n759_s4
6.725
7.786
sdin_s0
9.817
=====
SETUP
11.432
9.394
20.826
clk_ibuf
0.000
0.982
counter_8_s0
1.226
1.684
reset_s6
3.340
4.372
reset_s3
5.182
6.214
n792_s11
6.708
7.334
n786_s9
8.362
9.394
counter_6_s0
9.394
=====
SETUP
11.540
9.286
20.826
clk_ibuf
0.000
0.982
counter_8_s0
1.226
1.684
reset_s6
3.340
4.372
reset_s3
5.182
6.214
n792_s11
6.708
7.334
n772_s9
8.187
9.286
counter_20_s0
9.286
=====
SETUP
11.540
9.286
20.826
clk_ibuf
0.000
0.982
counter_8_s0
1.226
1.684
reset_s6
3.340
4.372
reset_s3
5.182
6.214
n792_s11
6.708
7.334
n771_s9
8.187
9.286
counter_21_s0
9.286
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
bitNumber_3_s1
1.029
1.362
n743_s13
1.365
1.737
bitNumber_3_s1
1.737
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
counter_2_s0
1.029
1.362
n790_s11
1.366
1.738
counter_2_s0
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
counter_5_s0
1.029
1.362
n787_s9
1.366
1.738
counter_5_s0
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
counter_7_s0
1.029
1.362
n785_s9
1.366
1.738
counter_7_s0
1.738
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
commandIndex_3_s2
1.029
1.362
n652_s3
1.367
1.739
commandIndex_3_s2
1.739
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
counter_0_s0
1.029
1.362
n792_s7
1.367
1.739
counter_0_s0
1.739
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
counter_6_s0
1.029
1.362
n786_s9
1.367
1.739
counter_6_s0
1.739
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
counter_10_s0
1.029
1.362
n782_s9
1.367
1.739
counter_10_s0
1.739
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
counter_15_s0
1.029
1.362
n777_s9
1.367
1.739
counter_15_s0
1.739
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
counter_16_s0
1.029
1.362
n776_s9
1.367
1.739
counter_16_s0
1.739
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
counter_19_s0
1.029
1.362
n773_s9
1.367
1.739
counter_19_s0
1.739
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
counter_24_s0
1.029
1.362
n768_s9
1.367
1.739
counter_24_s0
1.739
=====
HOLD
0.711
1.740
1.029
clk_ibuf
0.000
0.844
counter_22_s0
1.029
1.362
n770_s9
1.368
1.740
counter_22_s0
1.740
=====
HOLD
0.715
1.744
1.029
clk_ibuf
0.000
0.844
commandIndex_7_s1
1.029
1.362
n648_s0
1.372
1.744
commandIndex_7_s1
1.744
=====
HOLD
0.729
1.757
1.029
clk_ibuf
0.000
0.844
pixelCounter_2_s0
1.029
1.362
n717_s
1.363
1.757
pixelCounter_2_s0
1.757
=====
HOLD
0.730
1.759
1.029
clk_ibuf
0.000
0.844
pixelCounter_6_s0
1.029
1.362
n713_s
1.365
1.759
pixelCounter_6_s0
1.759
=====
HOLD
0.730
1.759
1.029
clk_ibuf
0.000
0.844
pixelCounter_8_s0
1.029
1.362
n711_s
1.365
1.759
pixelCounter_8_s0
1.759
=====
HOLD
0.852
1.880
1.029
clk_ibuf
0.000
0.844
pixelCounter_1_s0
1.029
1.362
n718_s
1.363
1.880
pixelCounter_1_s0
1.880
=====
HOLD
0.892
1.921
1.029
clk_ibuf
0.000
0.844
cs_s4
1.029
1.362
n741_s14
1.365
1.921
cs_s4
1.921
=====
HOLD
0.893
1.922
1.029
clk_ibuf
0.000
0.844
bitNumber_1_s1
1.029
1.362
n745_s13
1.366
1.922
bitNumber_1_s1
1.922
=====
HOLD
0.894
1.923
1.029
clk_ibuf
0.000
0.844
counter_11_s0
1.029
1.362
n781_s9
1.367
1.923
counter_11_s0
1.923
=====
HOLD
0.894
1.923
1.029
clk_ibuf
0.000
0.844
counter_18_s0
1.029
1.362
n774_s9
1.367
1.923
counter_18_s0
1.923
=====
HOLD
0.898
1.927
1.029
clk_ibuf
0.000
0.844
commandIndex_6_s0
1.029
1.362
n649_s1
1.371
1.927
commandIndex_6_s0
1.927
=====
HOLD
0.940
1.969
1.029
clk_ibuf
0.000
0.844
counter_23_s0
1.029
1.362
n769_s12
1.597
1.969
counter_23_s0
1.969
=====
HOLD
0.944
1.973
1.029
clk_ibuf
0.000
0.844
bitNumber_2_s1
1.029
1.362
n744_s13
1.601
1.973
bitNumber_2_s1
1.973
