verilog xil_defaultlib --include "../../../../Demo.srcs/sources_1/bd/Demo/ipshared/ec67/hdl" --include "../../../../Demo.srcs/sources_1/bd/Demo/ipshared/8c62/hdl" --include "../../../../Demo.srcs/sources_1/bd/Demo/ip/Demo_processing_system7_0_0" \
"../../../../Demo.srcs/sources_1/bd/Demo/ipshared/b541/src/PWM_Controller_Int.v" \
"../../../../Demo.srcs/sources_1/bd/Demo/ipshared/b541/hdl/PwmIp_Demo_v1_0_S00_AXI.v" \
"../../../../Demo.srcs/sources_1/bd/Demo/ipshared/b541/hdl/PwmIp_Demo_v1_0.v" \
"../../../../Demo.srcs/sources_1/bd/Demo/ip/Demo_PwmIp_Demo_0_1/sim/Demo_PwmIp_Demo_0_1.v" \
"../../../../Demo.srcs/sources_1/bd/Demo/ip/Demo_processing_system7_0_0/sim/Demo_processing_system7_0_0.v" \
"../../../../Demo.srcs/sources_1/bd/Demo/ip/Demo_util_reduced_logic_0_0/sim/Demo_util_reduced_logic_0_0.v" \
"../../../../Demo.srcs/sources_1/bd/Demo/ip/Demo_auto_pc_0/sim/Demo_auto_pc_0.v" \
"../../../../Demo.srcs/sources_1/bd/Demo/sim/Demo.v" \

verilog xil_defaultlib "glbl.v"

nosort
