INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 03:05:49 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.450ns period=4.900ns})
  Destination:            load0/data_tehb/dataReg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.450ns period=4.900ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.900ns  (clk rise@4.900ns - clk rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 1.065ns (23.233%)  route 3.519ns (76.767%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.383 - 4.900 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2054, unset)         0.508     0.508    mem_controller4/read_arbiter/data/clk
    SLICE_X16Y114        FDRE                                         r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y114        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=96, routed)          0.504     1.266    mem_controller4/read_arbiter/data/sel_prev
    SLICE_X12Y114        LUT5 (Prop_lut5_I2_O)        0.043     1.309 r  mem_controller4/read_arbiter/data/data_tehb/hist_loadAddr[8]_INST_0_i_1/O
                         net (fo=21, routed)          0.508     1.817    cmpi4/load0_dataOut[8]
    SLICE_X9Y116         LUT6 (Prop_lut6_I3_O)        0.043     1.860 r  cmpi4/Memory[3][0]_i_14/O
                         net (fo=1, routed)           0.000     1.860    cmpi4/Memory[3][0]_i_14_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     2.048 r  cmpi4/Memory_reg[3][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.048    cmpi4/Memory_reg[3][0]_i_8_n_0
    SLICE_X9Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.097 r  cmpi4/Memory_reg[3][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.097    cmpi4/Memory_reg[3][0]_i_4_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     2.204 r  cmpi4/Memory_reg[3][0]_i_2/CO[2]
                         net (fo=9, routed)           0.229     2.432    buffer69/fifo/result[0]
    SLICE_X9Y120         LUT4 (Prop_lut4_I1_O)        0.123     2.555 r  buffer69/fifo/Head[1]_i_5/O
                         net (fo=3, routed)           0.222     2.778    mem_controller4/read_arbiter/data/transmitValue_reg_24
    SLICE_X9Y120         LUT5 (Prop_lut5_I1_O)        0.043     2.821 f  mem_controller4/read_arbiter/data/transmitValue_i_2__45/O
                         net (fo=4, routed)           0.238     3.059    fork14/control/generateBlocks[0].regblock/transmitValue_reg_10
    SLICE_X10Y120        LUT6 (Prop_lut6_I1_O)        0.043     3.102 r  fork14/control/generateBlocks[0].regblock/transmitValue_i_2__21/O
                         net (fo=2, routed)           0.439     3.541    fork13/control/generateBlocks[0].regblock/Empty_i_2__19
    SLICE_X14Y120        LUT2 (Prop_lut2_I1_O)        0.043     3.584 r  fork13/control/generateBlocks[0].regblock/transmitValue_i_8__0/O
                         net (fo=2, routed)           0.415     3.999    fork13/control/generateBlocks[0].regblock/transmitValue_reg_0
    SLICE_X15Y120        LUT6 (Prop_lut6_I0_O)        0.043     4.042 r  fork13/control/generateBlocks[0].regblock/transmitValue_i_6__5/O
                         net (fo=9, routed)           0.170     4.212    fork9/control/generateBlocks[1].regblock/anyBlockStop
    SLICE_X15Y121        LUT3 (Prop_lut3_I2_O)        0.043     4.255 r  fork9/control/generateBlocks[1].regblock/fullReg_i_3__0/O
                         net (fo=6, routed)           0.392     4.647    load0/data_tehb/control/transmitValue_reg_0
    SLICE_X15Y117        LUT6 (Prop_lut6_I2_O)        0.043     4.690 r  load0/data_tehb/control/dataReg[31]_i_1__1/O
                         net (fo=32, routed)          0.402     5.092    load0/data_tehb/control_n_7
    SLICE_X12Y113        FDRE                                         r  load0/data_tehb/dataReg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.900     4.900 r  
                                                      0.000     4.900 r  clk (IN)
                         net (fo=2054, unset)         0.483     5.383    load0/data_tehb/clk
    SLICE_X12Y113        FDRE                                         r  load0/data_tehb/dataReg_reg[4]/C
                         clock pessimism              0.000     5.383    
                         clock uncertainty           -0.035     5.347    
    SLICE_X12Y113        FDRE (Setup_fdre_C_CE)      -0.169     5.178    load0/data_tehb/dataReg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.178    
                         arrival time                          -5.092    
  -------------------------------------------------------------------
                         slack                                  0.086    




