@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MO231 :"c:\users\ariadna gracida\desktop\shiftfull\shiftfull0\source\shiftrl00.vhdl":24:2:24:3|Found counter in view:work.shiftRL00(shiftrl0) instance barrelcount[3:0] 
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: MT611 :|Automatically generated clock div00|oscout_derived_clock is not used and is being removed
@N: FX1056 |Writing EDF file: C:\Users\Ariadna Gracida\Desktop\barrelfull\barrelfull0\barrelfull00_barrelfull0.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
