/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [35:0] _01_;
  wire [2:0] _02_;
  reg [5:0] _03_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [20:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_59z;
  wire [4:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [1:0] _04_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _04_ <= 2'h0;
    else _04_ <= { celloutsig_0_1z[1], celloutsig_0_17z };
  assign { _02_[2], _02_[0] } = _04_;
  assign celloutsig_1_19z = !(celloutsig_1_9z[6] ? in_data[158] : celloutsig_1_4z);
  assign celloutsig_0_9z = !(celloutsig_0_6z ? celloutsig_0_8z[4] : celloutsig_0_6z);
  assign celloutsig_0_17z = !(celloutsig_0_2z ? celloutsig_0_1z[6] : celloutsig_0_5z[4]);
  assign celloutsig_0_18z = !(celloutsig_0_17z ? celloutsig_0_0z : celloutsig_0_13z[8]);
  assign celloutsig_0_0z = ~(in_data[61] | in_data[2]);
  assign celloutsig_0_6z = ~(celloutsig_0_3z | celloutsig_0_4z[16]);
  assign celloutsig_1_8z = ~(in_data[120] | in_data[156]);
  assign celloutsig_0_20z = ~(celloutsig_0_2z | celloutsig_0_18z);
  assign celloutsig_0_7z = ~((celloutsig_0_5z[4] | celloutsig_0_2z) & celloutsig_0_5z[4]);
  assign celloutsig_0_21z = ~((celloutsig_0_1z[7] | celloutsig_0_12z) & 1'h0);
  assign celloutsig_0_52z = ~((celloutsig_0_20z | celloutsig_0_11z[2]) & (celloutsig_0_7z | celloutsig_0_6z));
  assign celloutsig_1_0z = ~((in_data[110] | in_data[183]) & (in_data[162] | in_data[119]));
  assign celloutsig_1_10z = ~((celloutsig_1_8z | celloutsig_1_5z[6]) & (celloutsig_1_2z | celloutsig_1_2z));
  assign celloutsig_0_23z = ~((celloutsig_0_17z | 1'h0) & (celloutsig_0_21z | celloutsig_0_20z));
  assign celloutsig_1_2z = ~(celloutsig_1_0z ^ celloutsig_1_1z);
  assign celloutsig_0_2z = ~(celloutsig_0_1z[4] ^ in_data[91]);
  always_ff @(posedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _03_ <= 6'h00;
    else _03_ <= { celloutsig_1_3z[6:4], celloutsig_1_3z[4], celloutsig_1_3z[2:1] };
  reg [3:0] _22_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _22_ <= 4'h0;
    else _22_ <= { celloutsig_0_11z, celloutsig_0_12z };
  assign { _00_, _01_[17:15] } = _22_;
  assign celloutsig_0_12z = { in_data[28:26], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_1z[7:1], 1'h0 } <= { celloutsig_0_4z[9:1], celloutsig_0_1z[7:1], 1'h0 };
  assign celloutsig_0_3z = { celloutsig_0_1z[3:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } < { celloutsig_0_1z[7], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_14z = celloutsig_1_6z[10:2] < { celloutsig_1_3z[10:4], celloutsig_1_3z[4], celloutsig_1_0z };
  assign celloutsig_1_15z = { celloutsig_1_3z[2:1], celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_5z } < { celloutsig_1_9z[6], celloutsig_1_3z[11:4], celloutsig_1_3z[4], celloutsig_1_3z[2:1], celloutsig_1_1z, celloutsig_1_14z };
  assign celloutsig_1_18z = { celloutsig_1_5z[5:0], celloutsig_1_9z[6:2], celloutsig_1_8z, celloutsig_1_9z[0] } < { celloutsig_1_3z[11:4], celloutsig_1_3z[4], celloutsig_1_3z[2], celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_10z };
  assign celloutsig_0_59z = celloutsig_0_52z & ~(celloutsig_0_6z);
  assign celloutsig_1_1z = in_data[111] & ~(in_data[125]);
  assign celloutsig_1_4z = celloutsig_1_2z & ~(celloutsig_1_3z[9]);
  assign celloutsig_0_27z = celloutsig_0_23z & ~(celloutsig_0_22z[2]);
  assign celloutsig_0_60z = _02_[0] ? celloutsig_0_5z[4:1] : { _02_[2], celloutsig_0_27z, celloutsig_0_12z, celloutsig_0_18z };
  assign { celloutsig_1_3z[11:4], celloutsig_1_3z[2:1] } = celloutsig_1_0z ? { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, 1'h1, celloutsig_1_2z } : { in_data[139:133], celloutsig_1_2z, 1'h0, celloutsig_1_1z };
  assign celloutsig_1_6z = celloutsig_1_1z ? { in_data[127:119], celloutsig_1_2z, celloutsig_1_2z } : { celloutsig_1_3z[11:4], celloutsig_1_3z[4], celloutsig_1_3z[2:1] };
  assign { celloutsig_1_9z[6:2], celloutsig_1_9z[0] } = celloutsig_1_2z ? { _03_[5:2], celloutsig_1_4z, celloutsig_1_8z } : { in_data[112:108], celloutsig_1_4z };
  assign celloutsig_0_8z = celloutsig_0_2z ? in_data[69:65] : { celloutsig_0_1z[7:4], 1'h0 };
  assign celloutsig_0_11z = celloutsig_0_9z ? { celloutsig_0_7z, celloutsig_0_6z, 1'h1 } : { celloutsig_0_5z[4:3], celloutsig_0_6z };
  assign celloutsig_0_4z = { in_data[27:21], celloutsig_0_0z, celloutsig_0_1z[7:1], 1'h0, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z } <<< { in_data[48:36], celloutsig_0_1z[7:1], 1'h0 };
  assign celloutsig_0_22z = { _00_, _01_[17:15] } <<< { celloutsig_0_10z[4], celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_17z };
  assign celloutsig_0_5z = { in_data[69:66], celloutsig_0_0z } ^ { in_data[74:71], celloutsig_0_2z };
  assign celloutsig_1_5z = { in_data[137:132], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z } ^ in_data[191:183];
  assign celloutsig_0_10z = in_data[39:34] ^ celloutsig_0_4z[12:7];
  assign celloutsig_0_13z = celloutsig_0_4z[16:6] ^ { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_0_1z[7:1] = { in_data[38:33], celloutsig_0_0z } ^ in_data[59:53];
  assign { _01_[23:18], _01_[14], _01_[5:2] } = { celloutsig_0_9z, celloutsig_0_22z, _00_, celloutsig_0_7z, celloutsig_0_22z };
  assign _02_[1] = 1'h0;
  assign celloutsig_0_1z[0] = 1'h0;
  assign { celloutsig_1_3z[3], celloutsig_1_3z[0] } = { celloutsig_1_3z[4], celloutsig_1_1z };
  assign celloutsig_1_9z[1] = celloutsig_1_8z;
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
