wb_dma_ch_pri_enc/wire_pri27_out 1.892784 -0.308208 0.704510 -1.040187 1.459605 1.063501 -0.071356 0.548802 -0.064693 -0.420442 -0.432111 4.362844 -0.534344 -1.939749 0.313468 0.424986 -0.530762 -0.691301 0.534164 -0.039881
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 1.097431 -2.649555 -0.989438 -3.475339 1.944810 -0.831674 -3.096356 0.355146 2.015369 -1.231614 -3.147578 1.129680 -0.438202 -1.359587 0.832842 1.831304 1.744810 -1.551284 1.574820 1.478681
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.032251 0.663316 0.445716 0.744909 0.759448 -0.346818 -0.218704 -0.103209 -1.110166 0.173887 0.938425 2.411848 0.407080 -1.033945 -0.814316 -2.071633 -1.804086 -0.313612 -1.521061 0.800351
wb_dma_ch_sel/always_5/stmt_1/expr_1 -3.148798 2.394180 -1.688989 -0.918373 3.383393 -2.360290 -2.610275 0.783778 1.837325 1.093772 -1.002853 1.811867 -0.983891 -3.773803 1.293383 -0.769116 1.642301 -1.460205 -1.550653 2.439984
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -0.489032 1.983688 0.749265 -0.551048 -0.599444 -2.350902 2.922923 -1.895119 -0.703473 -0.320255 -2.535937 -0.057444 -1.034511 -0.844157 -2.503548 -1.825293 -1.629027 -0.591175 -0.106663 -2.403326
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 1.168566 -1.129977 2.732600 -2.549413 -0.511459 1.208297 0.171052 -1.112278 -1.377666 -3.136438 0.217166 4.440011 -0.474681 -0.651322 -2.931918 0.031809 -0.472471 -0.079220 -1.485854 -1.375829
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.646016 -1.796846 0.782844 -2.413282 -1.154981 0.901839 0.711462 -0.144183 -0.113245 -2.971471 -1.382903 1.569584 -0.735590 -0.609153 0.743589 2.021954 1.177062 -0.596971 0.173053 -1.166299
wb_dma_ch_rf/assign_1_ch_adr0 -0.936990 2.538175 -1.189609 -1.506102 -5.746765 -0.791829 4.276827 -1.526805 -0.890654 -1.393552 -0.364818 -1.357006 3.165992 0.990485 3.862460 0.270088 0.548117 -0.442677 -3.836589 -0.027457
wb_dma_ch_rf/reg_ch_busy -0.921298 3.682076 1.941062 -0.700314 -0.368246 -3.188345 2.371896 -3.164311 -0.278443 0.575522 -2.785407 -1.965989 -2.093346 -0.753938 -2.985298 -3.658688 -1.575098 -0.952502 -1.869911 -1.046647
wb_dma_wb_slv/always_5 -0.690990 1.287602 -2.856750 4.597511 -3.090086 -1.410745 -0.848650 1.303579 -1.256384 -0.319850 0.505891 -1.879159 -0.207341 -1.856808 1.433787 0.167538 0.630276 -1.456652 7.086330 -0.160400
wb_dma_wb_slv/always_4 -1.323503 0.072749 -0.246215 0.396514 -8.452014 -1.182728 -2.154487 -0.128794 -1.076051 0.079686 -2.552380 -2.030238 3.734926 1.440514 -0.022497 -2.365278 0.426061 -5.046615 1.623571 7.167716
wb_dma_wb_slv/always_3 0.307673 -0.110619 -1.452947 -2.429474 -2.255617 -2.454877 0.245210 -3.061279 -4.404322 -1.763763 -2.554175 -0.517397 2.619294 2.753948 -1.342972 -2.278259 -1.268817 0.550245 -2.690814 -0.103421
wb_dma_wb_slv/always_1 -0.488295 3.948106 0.034804 -0.292945 -5.074233 -4.193803 -1.323089 -0.016580 -1.506505 -1.192685 -2.388744 0.345293 5.131898 0.256220 0.303783 -4.914886 -4.039435 -2.394401 -2.115967 4.356853
wb_dma_ch_sel/always_44/case_1/cond -1.282720 0.394092 -0.533794 -2.734539 -7.494816 -2.151132 4.018919 -2.396940 -0.437939 -4.269868 -1.918431 0.428788 2.558237 0.303882 2.247886 2.187595 0.987103 -1.154083 -1.023781 -0.384427
wb_dma_rf/wire_ch0_csr -0.782309 2.456955 -0.890647 1.077236 -1.160957 -3.912408 2.130223 1.989617 0.225804 1.946903 -3.063478 -2.408251 3.139292 0.368173 -1.389489 -4.438928 -2.946273 0.437382 -3.351660 1.216884
wb_dma_de/wire_done 1.735084 0.981010 -0.116350 -1.585402 3.614567 1.426872 -2.782398 2.429677 -0.016569 0.487568 -1.936009 -0.717071 -0.535618 -1.204258 -0.586823 -2.607798 0.653995 -1.331414 -1.228699 1.008848
wb_dma_ch_pri_enc/wire_pri11_out 1.914220 -0.308327 0.721767 -1.070885 1.484382 1.107149 -0.018208 0.544524 -0.053814 -0.464133 -0.380017 4.614783 -0.482021 -2.011395 0.298767 0.388618 -0.643936 -0.735067 0.583319 -0.068406
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 0.219198 1.053877 1.764967 -1.737622 4.446914 2.379429 -3.006263 1.615909 -0.363948 0.139423 0.162559 -1.967395 -1.360217 0.506192 -4.852713 -3.155683 0.682167 0.701901 -1.759335 -1.348793
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.213929 -0.911964 2.162977 -1.985153 1.655407 2.298549 -0.238591 -0.175349 0.672428 -0.854594 0.604934 0.470769 -1.694584 0.965032 -3.442141 1.653805 1.193497 1.612425 1.084237 -3.045614
wb_dma_de/always_13/stmt_1 0.093748 3.142673 -1.462165 -1.692006 3.070490 -1.968323 -0.378763 0.031220 1.194427 1.024938 -3.532878 1.567689 -0.853395 -2.678187 2.813055 0.679360 1.151414 -0.012015 -1.218238 0.382619
wb_dma_de/always_4/if_1 1.679697 4.169475 0.474988 -0.705471 2.129485 1.962140 -1.158532 2.283864 -0.817988 0.068392 -1.209445 0.194910 -1.079152 -2.261757 -0.159252 -2.473207 0.673856 -0.839381 0.173034 -0.693634
wb_dma_ch_arb/input_req -0.225858 -2.938135 -0.400050 -0.882906 -0.624120 -0.232428 2.497816 1.782580 -2.863637 -2.218897 -4.227805 2.202888 1.605657 0.946582 -4.757555 -0.116869 -1.415932 -1.069013 -1.262678 -3.688674
wb_dma_ch_pri_enc/wire_pri20_out 1.905370 -0.244115 0.669069 -1.017831 1.451420 1.112578 -0.074160 0.569765 -0.051997 -0.403351 -0.375910 4.386247 -0.531335 -1.986560 0.303721 0.358330 -0.548383 -0.701858 0.589458 -0.058019
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.530138 2.162381 -2.921827 1.137613 -1.179862 0.770352 1.287566 2.295987 -0.752506 -0.335569 -0.775125 -1.688031 0.706611 -1.112254 1.955727 0.929826 1.833747 -0.205247 2.704699 -2.229483
wb_dma_ch_rf/always_26/if_1/if_1 -0.436753 2.168025 -0.908964 0.253793 2.277106 -4.348649 -2.361351 -1.029924 -1.432252 -0.781467 -3.696249 1.152093 -1.578620 -1.633669 1.365333 -0.075243 0.142679 0.359626 -2.345392 0.965927
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -0.526067 -0.686951 3.306503 -1.502642 -0.451461 0.808000 0.395625 -0.816018 0.733990 0.252814 -1.262158 0.072051 -1.112835 0.982630 -0.728832 -0.291451 0.023142 -1.036751 -4.935170 1.942318
wb_dma_ch_sel/assign_145_req_p0/expr_1 0.018558 2.509495 -0.797838 1.096479 -1.751764 -0.098051 -0.282866 0.443142 -0.793018 -0.620136 -2.080382 -2.172212 -1.930612 -1.436086 0.964914 0.923575 2.661911 -1.055346 3.134912 -0.976342
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.887077 -0.831968 0.436972 -0.977559 1.949535 1.752232 0.002671 0.927836 0.809738 -0.426079 -0.058525 0.116035 -1.581613 -0.289902 -0.320071 1.590559 1.098261 0.681801 1.623966 -2.064698
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -2.415485 -0.100344 0.810190 0.908036 0.188809 -0.662235 -0.185937 0.490833 0.548202 1.592055 0.153852 0.913711 -0.510612 -0.362830 -0.842704 -0.937051 -0.457253 -1.462328 -2.088029 2.182137
wb_dma_ch_sel/wire_ch_sel -0.639834 5.024034 -0.455843 -2.256512 -1.720695 -2.952824 2.550651 -2.229813 -0.608449 -0.618499 -3.045120 -0.159699 2.536579 -0.368416 -1.396074 -1.748322 -0.857839 0.977715 -1.884744 -2.447946
wb_dma_rf/inst_u19 1.180776 1.845429 -2.209255 0.120164 0.048675 1.635190 1.343492 2.650775 -0.907412 -0.783833 -1.232599 2.627514 0.284060 -2.934722 2.195227 1.229723 1.235253 -0.906163 2.945717 -2.153463
wb_dma_rf/inst_u18 1.121984 1.832302 -2.257652 0.152734 -0.086015 1.573128 1.339420 2.585568 -0.898451 -0.704355 -1.211303 2.615820 0.353677 -2.903713 2.225985 1.167915 1.178434 -0.948894 2.892653 -2.018799
wb_dma_rf/inst_u17 1.161072 1.878892 -2.253001 0.146782 -0.016643 1.662361 1.437550 2.652305 -0.918923 -0.780106 -1.245676 2.670403 0.326691 -3.005363 2.248935 1.236887 1.216190 -0.922599 2.954099 -2.173600
wb_dma_rf/inst_u16 1.224927 1.851050 -2.211027 0.187367 0.046230 1.667595 1.366061 2.709463 -0.874233 -0.698222 -1.145371 2.740990 0.262978 -3.048432 2.271032 1.176149 1.075976 -0.970469 3.103068 -2.084435
wb_dma_rf/inst_u15 1.137736 1.817082 -2.174684 0.011214 0.019051 1.630580 1.377120 2.559246 -0.887406 -0.751596 -1.354759 2.599716 0.327051 -2.849079 2.172313 1.277903 1.253116 -0.917651 2.718553 -2.116614
wb_dma_rf/inst_u14 1.128395 1.806128 -2.171462 0.105346 -0.134837 1.557925 1.460879 2.441791 -0.933655 -0.728087 -1.247855 2.829131 0.327534 -2.945732 2.290663 1.280489 1.124480 -0.972101 2.740891 -1.976682
wb_dma_rf/inst_u13 1.257947 1.849367 -2.213253 0.095326 0.122668 1.783154 1.405351 2.727605 -0.852131 -0.795526 -1.167596 2.772011 0.234364 -3.042419 2.250469 1.343391 1.268094 -0.875018 3.096743 -2.323558
wb_dma_rf/inst_u12 1.191446 1.810019 -2.210674 0.099015 0.092804 1.738212 1.348976 2.646148 -0.876823 -0.774627 -1.166677 2.654960 0.266698 -2.930219 2.155833 1.285168 1.289976 -0.868609 2.977401 -2.196808
wb_dma_rf/inst_u11 1.123351 1.866058 -2.232644 0.162032 -0.084073 1.587449 1.338301 2.590726 -0.950493 -0.703330 -1.255818 2.540380 0.356144 -2.873171 2.218088 1.188143 1.180509 -0.972895 2.882085 -2.024616
wb_dma_rf/inst_u10 1.097411 1.908668 -2.274097 0.136944 -0.081126 1.593381 1.412689 2.624348 -0.905481 -0.757880 -1.259312 2.604740 0.335475 -2.948278 2.255397 1.229792 1.236500 -0.932348 2.922882 -2.150560
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 2.618287 6.735341 1.050181 0.493880 -0.151396 4.623673 -2.110176 3.737088 -1.863483 1.956031 1.224919 -2.558623 2.340312 1.944112 -1.273225 -3.487454 0.162577 1.099711 1.038845 -0.558439
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 0.816040 -3.805419 0.080350 -0.042330 -2.426417 1.482156 2.936513 -1.569364 -0.131660 1.833176 -4.285065 1.392873 -2.849907 0.468804 2.176977 5.402450 3.484603 -2.349106 0.202854 1.192308
wb_dma/input_wb1_ack_i -0.477195 -0.281900 -0.015215 0.459096 0.165151 -1.479685 -0.353607 1.263199 -3.510536 -1.507874 -2.721334 2.553822 -1.195426 -1.083939 -1.739362 -2.531765 -1.470626 -2.094904 -5.082703 0.213945
wb_dma/wire_slv0_we 0.190106 0.831833 -1.130537 -2.679353 -2.654456 -2.907154 0.255924 -3.795345 -4.267673 -1.436977 -3.069280 -1.837108 2.205372 2.847107 -1.724162 -3.041714 -0.768365 0.256534 -3.214243 0.386269
wb_dma_ch_rf/reg_ch_sz_inf -0.312906 1.634110 1.816789 0.099298 0.383886 -0.900959 -0.537755 -1.473690 0.646970 0.910337 0.385665 -2.109324 -1.650862 0.118441 -0.236863 -2.155250 -0.418632 -0.337531 -1.919738 1.657788
wb_dma_ch_rf -0.971721 0.445437 0.886721 -1.579633 -3.149549 -2.281310 0.073008 -2.297635 -2.380787 -0.495193 -3.941873 -2.207348 1.571021 1.776242 -1.939141 -2.692823 -0.014685 -0.657499 -6.515037 2.295280
wb_dma_ch_sel/wire_gnt_p1_d 0.048726 0.648258 0.437736 0.706144 0.738588 -0.325880 -0.234091 -0.095097 -1.112625 0.170743 0.955797 2.432659 0.375458 -1.021454 -0.774488 -2.021167 -1.770063 -0.310576 -1.471494 0.767383
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond 0.112986 0.711872 0.468154 0.747326 0.806577 -0.323072 -0.219449 -0.024818 -1.106238 0.197554 0.983677 2.622626 0.412932 -1.098790 -0.813820 -2.086988 -1.824480 -0.322604 -1.426710 0.766869
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 0.216564 1.524459 0.613011 -3.972310 2.403412 0.666132 -4.184056 0.862118 1.269837 -1.098617 -2.952786 -2.535912 -1.310336 -0.413577 -2.622744 -0.737640 2.968532 -0.629362 0.820362 -0.250307
wb_dma_ch_sel/input_ch1_txsz 1.194597 -2.468772 -0.429970 -1.032360 0.992903 -1.085454 -1.740721 -0.015530 -0.068846 0.383555 -1.304505 3.386056 1.583131 -0.766757 0.328813 -1.187072 -1.546700 -1.937511 -2.026424 3.580945
wb_dma/wire_ch3_txsz 1.824986 -1.031152 0.208054 -1.841039 0.660908 1.475186 0.161267 0.641780 1.129083 -0.604836 -1.417119 1.874631 -0.955208 -0.879323 1.141477 2.605091 1.303676 -0.371648 2.124214 -0.854513
wb_dma_ch_sel/assign_7_pri2 0.865021 -0.780792 0.425049 -0.946600 1.942701 1.730320 -0.031437 0.901434 0.789878 -0.430612 -0.043928 0.150004 -1.573985 -0.302410 -0.290939 1.514039 1.074408 0.627981 1.547040 -2.024194
wb_dma_ch_pri_enc/inst_u30 1.872294 -0.317824 0.684877 -1.079725 1.339353 1.045942 -0.015350 0.508214 -0.032164 -0.420912 -0.484301 4.337800 -0.479233 -1.881053 0.322142 0.437564 -0.505623 -0.689381 0.546681 -0.040323
wb_dma/assign_3_dma_nd 0.949282 2.192340 -1.675514 -0.628210 2.279210 3.549847 -0.561029 4.272573 -0.652737 -0.794869 -1.140647 -2.059826 -0.495155 -0.730634 -0.559136 0.735378 2.770761 0.865347 3.197993 -4.413239
wb_dma_ch_rf/assign_6_pointer 1.562888 -1.631500 5.998203 -3.405804 -0.018049 2.505175 2.087549 -1.201329 1.583053 0.930507 -3.668205 1.987325 -2.440732 2.268291 -2.082442 2.183267 -0.016152 -0.488661 -4.944705 0.513006
wb_dma_ch_rf/wire_ch_adr0_dewe -0.698416 -0.608811 -1.040187 0.979037 -1.873337 -1.116830 1.974715 -1.013381 0.550317 0.078685 0.391334 0.411875 -0.207691 -0.712675 2.348034 1.641454 0.112525 -0.478082 1.331119 0.188591
wb_dma_ch_pri_enc/always_2/if_1/cond 1.894931 -0.328871 0.653747 -1.040113 1.462334 1.078305 -0.084482 0.533815 -0.049286 -0.417874 -0.426497 4.404696 -0.509441 -1.982689 0.313013 0.394753 -0.515168 -0.706631 0.555324 -0.074434
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 2.850388 -0.930475 1.614097 -1.684058 0.414535 1.381183 2.389868 0.384397 1.014383 0.791749 -3.556556 2.210955 -1.442814 0.290016 1.451813 2.878125 -0.029782 -0.398132 0.276477 -0.773613
wb_dma_ch_sel/input_ch0_txsz 0.799724 1.719197 -1.054364 -3.149506 2.641455 -0.066787 -4.043992 1.895451 1.265045 -0.738081 -3.844201 -3.019490 -1.128388 -1.559555 0.317364 -1.062615 2.837563 -1.609722 0.876495 0.834023
wb_dma_ch_sel/always_2 0.978368 2.106415 -1.597496 -0.729378 2.358416 3.554988 -0.573458 4.227996 -0.630845 -0.803753 -1.216169 -1.907053 -0.513555 -0.739367 -0.536974 0.824913 2.798885 0.895893 3.041983 -4.382067
wb_dma_ch_sel/always_3 1.201434 -1.308756 -0.593310 -3.401694 2.188762 3.227258 -2.083465 2.862529 0.319589 -1.063848 -2.585238 -0.687810 0.511178 0.917091 -2.555391 1.758567 2.970057 0.280501 1.607829 -2.492704
wb_dma_rf/input_de_txsz_we 1.465680 0.109714 -0.321948 0.257711 3.631778 1.203107 -3.512800 2.747996 2.008243 0.998210 -0.015282 -4.867997 -2.282621 -0.693885 0.134549 -1.905686 0.962846 -0.934806 3.514903 0.750741
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.633866 -1.821397 0.790803 -2.447485 -1.146391 0.914333 0.752685 -0.182785 -0.100742 -2.975934 -1.343899 1.652136 -0.749850 -0.640765 0.776814 2.048430 1.131020 -0.574153 0.212567 -1.207979
wb_dma_ch_sel/assign_145_req_p0 0.094151 2.511098 -0.632448 1.074207 -1.521984 -0.099445 -0.359845 0.393809 -0.698839 -0.523026 -1.980868 -2.217327 -2.186517 -1.477555 0.914555 0.860242 2.640000 -1.067961 3.121980 -0.929829
wb_dma_de/always_3/if_1/if_1/cond -0.748026 -0.078147 -0.001446 1.802329 -1.159376 -1.140526 -1.515184 -0.591106 -1.640421 -0.533430 -0.206785 -0.361496 -0.458169 0.085119 -1.823232 -0.372056 0.185142 -0.256920 1.089115 0.220673
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.655145 -1.812576 0.794261 -2.395332 -1.148654 0.973188 0.691487 -0.103507 -0.165745 -3.083686 -1.283624 1.553389 -0.766307 -0.660380 0.660691 2.008610 1.155263 -0.544715 0.201432 -1.239379
wb_dma_rf/always_1/case_1 -3.896885 5.368981 3.012281 -3.307667 -4.083705 -3.851832 0.526224 0.467867 -2.225972 -3.151397 -1.998762 -1.479634 0.452913 1.098971 -0.224677 -6.788907 -2.879521 -2.498274 -7.415240 4.132738
wb_dma_rf/always_2/if_1/if_1/stmt_1 -2.642569 1.254451 1.526428 0.958524 -1.337944 -1.798150 1.508208 0.142437 -0.232774 0.712302 -0.851898 0.431137 -1.524543 -0.824098 -1.062329 -2.547793 -1.713814 -2.415672 -1.362682 1.729558
wb_dma_ch_sel/assign_99_valid/expr_1 -3.134693 3.265517 -2.383666 -1.800575 -4.415495 0.221322 -1.039341 -1.812425 -1.890386 -1.501335 -1.262221 -2.732488 2.318155 0.812973 -0.675162 1.585245 5.842502 0.327178 -1.190721 -0.561569
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.581778 2.178894 -3.022800 1.182926 -1.397302 0.712116 1.430727 2.232449 -0.783592 -0.312587 -0.839154 -1.735784 0.813923 -1.102089 2.091269 0.972421 1.865998 -0.244121 2.674362 -2.213151
wb_dma_wb_slv/reg_slv_adr -0.470920 3.890426 0.114410 -0.364873 -5.061733 -4.455859 -1.210510 -0.340700 -1.629325 -1.427826 -2.578376 0.377870 4.720215 0.069375 0.279761 -4.972186 -4.041712 -2.520008 -2.240067 4.289899
wb_dma_ch_sel/assign_8_pri2 0.898173 -0.783278 0.399605 -0.981461 1.914845 1.710503 0.006347 0.920443 0.782802 -0.435079 -0.025869 0.139529 -1.530314 -0.348769 -0.259531 1.569319 1.100668 0.619420 1.638708 -1.999230
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -0.292351 1.692510 1.847989 0.057820 0.415548 -0.872357 -0.545928 -1.496251 0.669146 0.873814 0.383267 -2.169444 -1.660055 0.124984 -0.244547 -2.204071 -0.437354 -0.313945 -1.942341 1.651236
wb_dma_wb_mast/wire_wb_cyc_o 0.109958 0.700772 0.528384 0.757576 0.879853 -0.317522 -0.235278 -0.065706 -1.130939 0.174965 1.045762 2.718164 0.382750 -1.170371 -0.857346 -2.169798 -1.913844 -0.359289 -1.512508 0.807738
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -0.076677 -1.314068 0.561877 -0.998977 -1.044914 -0.474319 0.158465 -1.971920 -1.448266 -0.992157 -1.231139 -0.844035 -0.084054 1.199836 -0.647430 -0.443494 -0.183894 -0.038538 -2.744482 0.174565
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.854268 -0.233206 0.666936 -1.044351 1.375244 1.039050 -0.021982 0.521148 -0.104461 -0.445614 -0.477350 4.414631 -0.450014 -1.969609 0.303124 0.337030 -0.589824 -0.746625 0.493668 -0.028006
wb_dma/wire_paused -2.405789 -0.157117 0.949057 0.856317 0.198094 -0.719916 -0.079947 0.403934 0.586686 1.561708 0.204055 0.858250 -0.612874 -0.282711 -0.902479 -1.015490 -0.572121 -1.445107 -2.134845 2.136109
wb_dma_ch_rf/always_8/stmt_1/expr_1 -0.903452 3.681907 2.101872 -0.755278 -0.306417 -3.155995 2.475241 -3.236012 -0.157599 0.628228 -2.677845 -2.024691 -2.319031 -0.758752 -2.883191 -3.691948 -1.638899 -0.972303 -1.918192 -0.937591
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 0.092467 0.758935 0.434523 0.753189 0.842821 -0.304048 -0.218536 -0.007828 -1.158244 0.161306 1.014794 2.616647 0.445929 -1.172528 -0.784673 -2.120226 -1.850205 -0.355764 -1.445705 0.746181
wb_dma/wire_ch1_adr1 -0.623196 -0.144972 1.821048 -1.120382 -0.178018 0.655077 -0.285774 -1.052319 -0.085560 -0.442102 0.636610 0.371107 -0.183155 1.294703 -3.246873 0.132313 0.124710 0.958010 -0.439524 -1.062299
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -2.233359 1.198817 -1.547625 -0.812573 -0.971289 -0.487164 0.333942 -1.143782 -0.629984 3.283779 -3.049219 0.470174 2.985993 1.287897 -2.265843 0.275767 1.827025 -1.130327 -3.574114 1.092526
wb_dma_ch_arb/always_2/block_1/case_1/if_3 0.936225 -1.817024 2.441314 -3.338098 -1.378058 1.460534 0.354997 -1.189033 -0.299056 -3.398281 -0.732716 1.851398 -0.837290 0.585502 -2.377086 1.927087 1.227967 0.271226 -0.350222 -2.060426
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.159611 1.072864 -4.266092 3.098273 -2.008382 -0.486473 -0.347045 3.128677 -2.176437 -0.757756 -1.257680 -2.486464 3.182421 -0.314903 -0.970421 -0.145315 0.996950 0.108509 3.865726 -2.353482
wb_dma_ch_arb/always_2/block_1/case_1/if_1 -0.026276 -1.228321 -1.414428 -0.238513 -3.323559 0.994144 0.235100 1.646487 -2.215400 -3.935402 -1.664212 -0.301648 2.131956 0.386970 -3.128499 1.947140 1.811690 0.418820 3.450943 -4.157701
wb_dma_ch_arb/always_2/block_1/case_1/if_4 1.640092 -1.858537 0.819812 -2.477619 -1.179167 0.945809 0.760297 -0.172047 -0.113420 -3.071957 -1.332842 1.650919 -0.816400 -0.677719 0.714298 2.052956 1.199610 -0.564897 0.223915 -1.237765
wb_dma_ch_sel/always_39/case_1/stmt_4 0.825535 -0.751606 0.392903 -0.951873 1.872823 1.676025 0.015961 0.873498 0.749591 -0.412707 -0.034308 0.067133 -1.520723 -0.286524 -0.335395 1.458100 1.060350 0.634919 1.471012 -1.963272
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.851959 -0.358374 0.726577 -1.031231 1.348164 1.007072 -0.068486 0.495028 0.004726 -0.421005 -0.384545 4.318262 -0.549896 -1.891128 0.326926 0.436438 -0.560640 -0.699970 0.590568 0.008282
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.300388 1.013215 -4.105185 3.106990 -2.162706 -0.639201 -0.242619 2.855790 -2.269827 -0.820948 -1.195399 -2.451332 3.132488 -0.163066 -1.051954 -0.159326 0.900819 0.157245 3.521099 -2.323486
wb_dma_ch_pri_enc/wire_pri14_out 1.873666 -0.285489 0.605788 -1.101434 1.313613 1.041394 -0.019991 0.520623 -0.033226 -0.430669 -0.591471 4.350909 -0.455160 -1.935093 0.357768 0.530224 -0.429448 -0.768617 0.609820 -0.047867
wb_dma_ch_sel/always_39/case_1/stmt_1 0.964870 2.141937 -1.609969 -0.669727 2.311220 3.543870 -0.568193 4.235891 -0.609092 -0.835303 -1.215155 -2.026287 -0.505700 -0.736545 -0.559576 0.756943 2.783127 0.883547 3.091563 -4.395108
wb_dma_rf/wire_ch6_csr -0.034553 0.133396 -0.142657 -0.339019 -2.054061 -0.476146 -0.920538 -0.848149 -1.587462 -0.052469 -2.775716 -2.282205 1.845802 1.521398 -0.525330 -0.369662 1.778275 0.133978 -5.688844 1.773361
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 0.829088 2.152558 -1.973111 1.983852 -0.028934 1.067015 -1.315275 3.183949 -0.193297 0.130761 0.487477 -1.988348 0.441016 -1.398495 0.999740 -1.040950 0.370996 -0.686197 5.166727 -0.718836
wb_dma_wb_if/input_wb_we_i 3.047870 0.625230 -3.451615 6.655139 -1.109887 1.024931 -1.146829 3.096876 -1.948484 4.164989 1.718542 0.186836 2.620269 -0.825464 2.704602 -2.262260 -2.742171 -2.594936 6.437771 2.323154
wb_dma_ch_sel/assign_141_req_p0 0.157513 2.558828 -0.804497 1.057936 -1.523790 -0.023670 -0.348552 0.527559 -0.731850 -0.529138 -2.144345 -2.194300 -1.987163 -1.514471 0.935663 0.839662 2.660178 -1.112191 3.197684 -0.934343
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.508151 1.187887 -4.457142 1.660421 -0.905310 0.762109 1.057241 3.881090 -0.587597 -0.258217 -0.697663 -2.289288 3.654010 -0.469293 0.714961 0.257252 0.860706 0.506052 3.339436 -2.820330
wb_dma_ch_sel_checker 0.970154 -0.304885 -0.165291 -0.870620 -1.250282 -0.254179 0.184872 -0.293841 0.360455 -0.216035 -1.412099 1.831235 0.587675 -0.606228 1.511055 1.119870 0.197357 -1.059460 0.537584 1.212150
wb_dma_ch_rf/reg_ch_dis -0.525427 3.102983 -1.421440 -0.153421 2.314580 -2.909542 -1.970029 -0.447439 -0.271157 0.557225 -3.631995 1.221850 -1.389889 -2.569894 1.078411 0.312620 1.378384 -0.123961 -0.267169 0.487824
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 2.151393 -1.046604 3.169943 -2.638989 0.253622 1.980422 1.950342 -0.617824 0.963325 0.378930 -2.857593 2.512443 -1.522958 1.423709 -1.648139 2.950570 0.211841 0.497296 0.031935 -1.750677
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.214506 0.959977 -4.227019 3.181161 -2.152707 -0.573311 -0.275080 3.004787 -2.231282 -0.750512 -1.175974 -2.428753 3.223652 -0.200158 -0.984582 -0.212072 0.845656 0.128836 3.738216 -2.312968
wb_dma_ch_rf/wire_pointer_we -0.092208 -1.246108 0.558282 -1.002525 -1.085744 -0.517353 0.153967 -1.939605 -1.460790 -0.985687 -1.280868 -0.906759 -0.062284 1.213278 -0.625862 -0.490307 -0.139769 -0.025676 -2.775156 0.188376
wb_dma_ch_sel/always_46/case_1/stmt_1 1.456236 0.172398 -0.988001 1.616515 0.084478 1.919865 0.717099 0.438452 -0.079633 3.175152 0.971479 -1.099081 1.354087 0.973190 1.627542 -0.259942 -0.096617 -0.100088 -0.123827 0.595980
wb_dma_wb_slv/always_3/stmt_1 0.364457 -0.138059 -1.740975 -2.364189 -2.517076 -2.534982 0.450553 -3.119569 -4.611342 -1.565643 -2.942951 -0.864709 2.702688 2.930718 -1.409202 -2.346078 -1.131094 0.288410 -2.575717 -0.123394
wb_dma_ch_rf/always_2/if_1/if_1 2.201995 -0.939588 3.183932 -2.584360 0.110131 1.864392 1.964127 -0.637247 0.915375 0.441543 -2.948604 2.502827 -1.462168 1.405705 -1.513398 2.861336 0.114771 0.379083 -0.122153 -1.524809
wb_dma_pri_enc_sub/assign_1_pri_out 1.830430 -0.302382 0.650990 -1.045227 1.354353 1.034546 -0.009574 0.512999 -0.058921 -0.412007 -0.453904 4.379805 -0.449121 -1.900888 0.316690 0.376712 -0.590639 -0.699012 0.494069 0.004487
wb_dma_ch_sel/input_ch0_adr0 0.031750 1.187434 -1.642205 -0.701199 -6.714495 -1.371579 1.295355 -1.487294 0.991946 -1.806478 -0.730382 -0.385865 2.971781 -0.196822 4.216695 2.905738 1.768996 -0.519515 2.688216 1.796872
wb_dma_ch_sel/input_ch0_adr1 -0.752570 -0.064685 -0.013973 1.769628 -1.224130 -1.214163 -1.489380 -0.659324 -1.684746 -0.520121 -0.225746 -0.380487 -0.386135 0.118401 -1.815336 -0.442967 0.164884 -0.249395 0.974124 0.257933
wb_dma_wb_slv/assign_4 -1.871010 -1.922767 -1.201639 0.392629 -1.018049 -2.638724 0.354319 1.836039 -2.581077 -1.231172 -1.520195 -2.045906 0.301206 1.436978 -3.091029 -3.873108 -1.436668 -0.857642 -4.423575 0.299276
wb_dma_wb_mast/input_wb_data_i -0.232292 -0.726948 0.613474 0.035252 -1.457918 -2.222129 -0.034846 -0.160271 -1.843316 0.270332 -4.595227 -1.477503 -0.130249 3.555212 -0.065994 -0.659858 -1.223831 -1.856565 -5.561243 2.162127
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 0.952930 -1.820351 2.400967 -3.316860 -1.388498 1.481601 0.397769 -1.182079 -0.234691 -3.318434 -0.760867 1.902609 -0.806652 0.543899 -2.326926 2.021038 1.251872 0.275918 -0.245019 -2.120988
wb_dma_de/wire_adr1_cnt_next1 -1.572210 0.772267 -1.214287 -0.909298 1.836250 -0.002434 -0.916872 0.405198 0.557357 -0.254923 1.244990 0.892212 3.191880 0.897648 -3.335925 0.744140 0.330697 3.485764 0.307820 -2.794875
wb_dma_ch_sel/inst_u2 0.077308 0.698211 0.475727 0.747993 0.775623 -0.334772 -0.217862 -0.066531 -1.132513 0.164524 1.016135 2.524993 0.387871 -1.057410 -0.832327 -2.142395 -1.861185 -0.307721 -1.476347 0.760563
wb_dma_ch_sel/inst_u1 -0.562850 -1.789731 -2.466434 -1.829683 -1.845608 -0.728024 1.129978 1.107048 -0.989300 -2.310860 -4.861255 0.873808 4.231291 1.993593 -3.091324 4.107292 1.907008 1.855494 0.766905 -4.329867
wb_dma_ch_sel/inst_u0 1.918653 -0.355901 0.720876 -1.129123 1.529022 1.158679 -0.038315 0.571171 0.020783 -0.451968 -0.423167 4.402886 -0.622817 -1.971024 0.310860 0.514488 -0.480436 -0.687916 0.665264 -0.143108
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.835275 -0.313957 0.655772 -1.077200 1.224081 0.978507 -0.015508 0.469677 -0.049797 -0.460140 -0.529904 4.425992 -0.403429 -1.919170 0.354196 0.406139 -0.558703 -0.767619 0.500558 0.064548
wb_dma/wire_adr0 -1.319299 0.559945 -0.434112 -2.826036 -7.452894 -2.192766 3.970634 -2.319124 -0.423881 -4.162928 -2.090364 0.324437 2.445495 0.302127 2.333706 1.941676 0.933484 -1.339063 -1.239880 -0.172777
wb_dma/wire_adr1 -1.325252 -0.225770 1.755007 0.647332 -1.360950 -0.486318 -1.669283 -1.670695 -1.658826 -0.912666 0.360960 0.050015 -0.539315 1.374078 -4.783753 -0.198414 0.260688 0.692130 0.463401 -0.743392
wb_dma_ch_sel/assign_131_req_p0/expr_1 -0.331717 0.369363 0.010682 0.022113 -3.057791 0.214020 -0.130861 0.353393 -1.557607 -3.068101 -1.126927 -2.273342 0.812246 0.516258 -3.293605 0.083853 1.465286 0.311024 1.973943 -2.841030
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.686831 -1.900401 0.805283 -2.443006 -1.165321 0.921960 0.778081 -0.190730 -0.142740 -3.109926 -1.306098 1.755077 -0.785298 -0.688604 0.791382 2.099068 1.117539 -0.578388 0.222411 -1.233426
wb_dma_ch_rf/assign_18_pointer_we -0.100130 -1.384322 0.606971 -0.941706 -1.034878 -0.490808 0.120653 -1.972188 -1.379493 -0.910491 -1.138404 -0.826972 -0.134560 1.195242 -0.608823 -0.487389 -0.192717 -0.036445 -2.780289 0.274728
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 1.438023 0.135967 -0.980875 1.573866 0.206884 1.814062 0.579648 0.453807 -0.182849 3.133168 0.703048 -1.052919 1.284143 0.912779 1.415570 -0.308641 -0.054748 -0.200097 -0.153746 0.591685
wb_dma_ch_sel/wire_req_p0 -0.496422 -3.625092 -0.587623 -1.612355 -1.507194 -0.246543 2.826093 1.608512 -1.957367 -2.339820 -5.297183 -0.097285 1.380940 2.237526 -4.316972 1.537701 -0.123462 -0.836360 -0.556296 -4.226742
wb_dma_ch_sel/wire_req_p1 0.132857 0.639678 0.497242 0.734741 0.849289 -0.308660 -0.235438 -0.071689 -1.096178 0.176849 0.993316 2.549391 0.307200 -1.056587 -0.793330 -2.025016 -1.790788 -0.318295 -1.418178 0.770724
wb_dma/wire_ndnr 1.284309 -1.395748 -0.577359 -3.383957 2.188632 3.222748 -2.212856 2.901867 0.322731 -1.041557 -2.593235 -0.693909 0.554954 1.009121 -2.672769 1.713852 2.902820 0.310712 1.753208 -2.457942
wb_dma_de/reg_mast0_drdy_r 1.189940 -4.518008 -1.465211 -1.640519 0.186725 -0.297604 0.421002 -0.121741 2.323721 -0.137509 -1.859874 1.263195 -0.432512 -0.605118 3.036911 3.943393 1.380606 -1.371722 2.071481 1.022226
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.899314 -0.285802 0.655439 -1.060474 1.346021 1.104366 -0.058896 0.556063 -0.072425 -0.464885 -0.492549 4.382145 -0.494255 -1.969704 0.348115 0.486279 -0.450722 -0.707330 0.617078 -0.042939
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -0.769499 2.452021 -1.290058 -1.575268 -5.560852 -0.557636 4.255474 -1.323981 -1.016994 -1.343098 -0.581456 -1.366859 3.264899 1.034319 3.731733 0.228758 0.578835 -0.474595 -3.794370 -0.255834
wb_dma_ch_sel/assign_137_req_p0 0.127050 2.505877 -0.651630 1.076768 -1.526767 -0.095324 -0.410889 0.457454 -0.715256 -0.490663 -2.007805 -2.237059 -2.107315 -1.470470 0.931434 0.736975 2.582293 -1.097290 3.193813 -0.836497
wb_dma_rf/wire_pointer2 0.980727 -0.255377 -0.146642 -0.823636 -1.232294 -0.237671 0.189476 -0.260192 0.340888 -0.211164 -1.324405 1.798986 0.575955 -0.577868 1.462120 1.075312 0.191000 -0.994449 0.612892 1.119594
wb_dma_rf/wire_pointer3 2.929167 -0.975050 1.633813 -1.704908 0.388631 1.367717 2.406626 0.330080 1.065632 0.839075 -3.643969 2.305064 -1.426445 0.242242 1.493370 2.860505 -0.088562 -0.454953 0.214567 -0.685631
wb_dma_rf/wire_pointer0 0.485089 -1.716080 4.904826 -3.551021 0.029166 2.492403 0.334887 -1.090088 1.763228 -0.364722 -1.580182 1.847173 -2.082242 1.207049 -2.339703 1.828743 1.058780 -0.545852 -3.482026 0.562069
wb_dma_rf/wire_pointer1 1.867136 -1.049638 0.204456 -1.804687 0.658587 1.434886 0.160524 0.638094 1.134286 -0.622874 -1.438990 1.941929 -0.907119 -0.882015 1.172048 2.612457 1.266837 -0.408226 2.097947 -0.809579
wb_dma_rf/wire_sw_pointer0 -0.068208 0.003072 0.163821 -0.046429 0.303650 -1.844465 -0.507376 -0.453910 -1.398679 -1.542498 -0.961678 0.276939 -0.275680 0.364937 0.503689 -0.418379 -0.869203 0.447244 -2.623454 0.240432
wb_dma_de/always_21/stmt_1 1.167729 -4.694451 -1.550026 -1.611759 0.226743 -0.259330 0.399824 -0.052219 2.431040 -0.131923 -1.807279 1.198012 -0.467642 -0.613337 3.163374 4.033219 1.452741 -1.407657 2.264208 1.084100
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 0.526654 -0.156037 -1.073776 -4.095158 2.060045 1.572251 -3.748014 2.366951 0.618935 -1.948018 -3.354416 -0.497623 0.353182 -0.414027 -2.493885 1.277154 3.309705 -0.341635 2.622697 -1.784602
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 1.343840 3.453474 -0.196655 1.207013 -0.902924 -0.213927 -1.618576 1.203242 0.756231 0.812027 -0.412687 -2.320616 -0.709079 -1.745563 2.143450 -2.195341 0.077248 -1.950358 3.461694 2.146261
wb_dma_ch_arb/input_advance 0.904852 2.059589 -1.596305 -0.750508 2.367971 3.589788 -0.534662 4.156158 -0.617525 -0.840233 -1.188342 -1.978924 -0.516234 -0.678631 -0.599913 0.791699 2.817151 0.922632 2.934882 -4.397802
wb_dma_de/always_7/stmt_1 0.656570 0.610800 -0.399142 -1.547200 3.980511 1.933452 -2.708737 2.738699 0.740152 0.479060 -1.667090 -4.983296 -1.491199 0.433619 -1.204920 -1.561144 2.313033 -0.015447 -0.388607 -0.857256
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 1.165628 1.783995 -2.187184 0.074353 -0.033605 1.630701 1.421797 2.514816 -0.919328 -0.763942 -1.178699 2.795740 0.312037 -2.921108 2.228746 1.267471 1.169716 -0.871273 2.817908 -2.159840
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 1.703462 -1.838418 0.789377 -2.411450 -1.106696 1.021112 0.695007 -0.110457 -0.142603 -3.021888 -1.264868 1.648850 -0.766653 -0.661269 0.690334 2.038096 1.177406 -0.554627 0.316169 -1.273237
wb_dma_de/always_3/if_1/cond -0.712871 -0.043536 0.013286 1.762378 -1.164669 -1.174033 -1.458599 -0.650062 -1.601808 -0.478148 -0.204921 -0.358011 -0.408240 0.155824 -1.725427 -0.435905 0.124937 -0.235076 0.917020 0.290929
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond -0.480530 1.030335 -4.346529 1.623374 -0.934471 0.698575 1.253522 3.705044 -0.488484 -0.206529 -0.601933 -2.038321 3.521777 -0.470697 0.915196 0.443513 0.787012 0.502807 3.310250 -2.734827
wb_dma_ch_sel/assign_101_valid -3.106272 3.222834 -2.282469 -1.665144 -4.259233 0.243776 -0.991682 -1.922233 -1.928019 -1.235718 -1.190456 -2.693817 2.177209 0.803439 -0.583986 1.515535 5.842904 0.330399 -1.442460 -0.408015
wb_dma_ch_sel/assign_98_valid -3.050046 3.491294 -2.304040 -1.745230 -4.310145 0.310110 -0.858402 -1.717202 -1.726628 -1.313897 -1.007412 -2.765814 2.287884 0.784113 -0.364535 1.483203 5.699938 0.395565 -1.146630 -0.568619
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.638855 2.211263 -3.044025 1.133787 -1.463158 0.656261 1.425123 2.183450 -0.807352 -0.306237 -0.858266 -1.745433 0.808227 -1.071743 2.064158 1.001996 1.913039 -0.250228 2.541350 -2.180869
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.251364 0.909200 -4.275145 3.119953 -2.089458 -0.628352 -0.306225 3.070580 -2.156512 -0.754482 -1.224557 -2.541023 3.236917 -0.236588 -0.996614 -0.200379 0.867790 0.143935 3.744564 -2.291412
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.876624 -0.317831 0.634527 -1.074142 1.355997 1.097875 -0.049385 0.519341 -0.052919 -0.447873 -0.477885 4.291864 -0.465697 -1.884405 0.348171 0.472713 -0.456834 -0.665729 0.583964 -0.069888
wb_dma_rf/wire_ch7_csr -0.115969 -0.135712 -0.079238 -0.422740 -2.163202 -0.617564 -0.750248 -1.112126 -1.499519 -0.040901 -2.875800 -2.240083 1.791435 1.636261 -0.424130 -0.140366 1.847374 0.182382 -6.110139 1.797123
wb_dma_ch_sel/reg_csr 3.422179 0.633187 0.646740 0.751203 -0.948041 -0.013368 1.299589 2.109809 0.564890 1.281679 -2.552348 -2.839943 2.455403 0.952665 2.675948 -2.393746 -2.428315 -0.122755 -4.459643 2.337126
wb_dma_de/reg_next_state -2.460221 2.454076 -0.638786 -0.129810 -0.253318 -0.445745 1.772157 -0.040452 -0.326401 4.991497 -3.609834 0.116756 1.344757 1.654467 -2.775462 -1.030152 0.261774 -1.789652 -1.592802 0.943151
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 4.831495 4.821703 0.118433 -1.963921 -1.818865 5.978247 1.685084 5.157937 0.284409 2.811600 -2.713370 -1.448411 4.020519 3.421054 2.798529 1.198202 0.647110 0.835571 2.043895 -1.223992
wb_dma_de/always_11/stmt_1/expr_1 -0.781641 -0.082973 -0.012357 1.779455 -1.221449 -1.184288 -1.462345 -0.599525 -1.635587 -0.533264 -0.232307 -0.368229 -0.361728 0.131037 -1.783365 -0.386204 0.174871 -0.221805 1.002906 0.232446
wb_dma_ch_rf/input_ptr_set 1.883634 -1.052164 0.231069 -1.826757 0.722276 1.489546 0.160253 0.685308 1.168885 -0.605675 -1.453370 1.948592 -0.988226 -0.933594 1.151379 2.634712 1.297827 -0.373814 2.190976 -0.888942
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -1.274478 -0.218909 1.764094 0.635556 -1.283855 -0.431340 -1.744089 -1.614149 -1.671799 -0.946478 0.378605 0.070366 -0.582689 1.352125 -4.829685 -0.203415 0.309313 0.704207 0.603479 -0.801043
wb_dma_ch_sel/assign_12_pri3 1.870233 -1.054215 0.236484 -1.837061 0.645033 1.433273 0.198389 0.619948 1.140756 -0.600522 -1.422567 1.969294 -0.954379 -0.932281 1.172383 2.654597 1.289450 -0.381261 2.162762 -0.841359
wb_dma_de/assign_65_done/expr_1/expr_1 1.590167 3.967699 0.517665 -0.780021 2.057076 1.924648 -1.007653 2.141439 -0.813435 0.020158 -1.233729 0.224538 -1.045387 -2.132497 -0.196546 -2.372145 0.649078 -0.774271 -0.149211 -0.641485
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 1.855900 -1.012385 0.223655 -1.827482 0.658999 1.471267 0.184813 0.650430 1.121296 -0.597754 -1.498465 1.928846 -0.899684 -0.918922 1.171671 2.600434 1.308327 -0.396892 2.150820 -0.835364
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 0.088625 0.756199 0.477941 0.787130 0.879672 -0.302666 -0.220263 -0.006807 -1.134783 0.202885 1.068104 2.654636 0.408473 -1.172816 -0.830003 -2.151162 -1.895344 -0.306220 -1.459921 0.763231
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.513521 1.093532 -4.280304 1.503422 -0.954678 0.672827 1.170556 3.720522 -0.608249 -0.260506 -0.825953 -2.097314 3.600353 -0.449877 0.807781 0.267396 0.784034 0.419979 3.015991 -2.619006
assert_wb_dma_ch_sel/input_valid 0.890061 -0.780401 0.398169 -0.978118 1.901629 1.720454 0.013393 0.904116 0.796400 -0.415200 -0.056628 0.168993 -1.572876 -0.314564 -0.282179 1.541947 1.077487 0.626364 1.583393 -2.008856
wb_dma/input_wb0_stb_i -0.749843 1.294999 -2.696012 4.582882 -3.142936 -1.488326 -0.845080 1.180633 -1.344727 -0.315992 0.516632 -1.926819 -0.156641 -1.746982 1.286969 0.042642 0.534822 -1.460487 6.729552 -0.034434
wb_dma/wire_ch1_csr 0.600390 0.585301 -1.144789 1.340958 -1.199185 -1.305812 -2.387198 -0.824584 -0.934974 1.159693 -2.545673 -2.637325 1.827836 0.664841 1.530183 -0.010622 1.875553 0.837591 -4.751233 3.419147
wb_dma_rf/assign_5_pause_req -0.664961 3.508051 2.117267 0.432434 -0.275465 -1.882771 4.767045 -0.708570 -0.286574 2.365480 -4.525961 1.665116 -2.656283 -2.013213 -1.149552 -2.318244 -2.224069 -2.662455 -2.503072 -0.442483
wb_dma_de/always_12/stmt_1 1.619921 4.028041 0.670061 -0.686534 2.262657 1.925583 -1.044170 2.099575 -0.761735 0.046036 -0.953574 0.455580 -1.179766 -2.265622 -0.284198 -2.520057 0.519725 -0.714881 -0.083081 -0.671425
wb_dma_wb_if/wire_wb_ack_o -0.906920 -1.573876 0.136922 0.468411 -0.049633 -2.107520 -0.355764 0.190235 -1.672403 -1.003928 -2.323913 -0.331508 -2.044251 0.124099 -1.259839 -1.347898 -0.839655 -1.604550 -3.791300 0.409074
wb_dma_ch_rf/always_5/if_1/block_1 -0.076923 -1.315611 0.547673 -0.940279 -1.077737 -0.500265 0.162012 -1.955623 -1.455537 -0.993223 -1.179600 -0.911164 -0.181104 1.152655 -0.587848 -0.476255 -0.120090 -0.058315 -2.702190 0.183307
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 1.194272 1.873826 -2.244178 0.218747 -0.037733 1.581528 1.330408 2.619525 -0.895334 -0.705026 -1.227311 2.661497 0.372829 -2.982584 2.272361 1.155873 1.171190 -0.994569 2.985745 -2.025274
wb_dma_ch_arb/assign_1_gnt -0.385117 -1.185342 -2.322986 -1.209875 -1.209904 -0.698359 0.914322 1.324715 -2.061726 -2.277521 -4.241621 3.094638 4.649438 0.882360 -3.860779 2.620495 0.704679 1.557191 -0.041794 -3.975278
wb_dma_rf/input_dma_err 1.216620 1.881456 -2.245495 0.027167 0.032663 1.753175 1.377408 2.684320 -0.965837 -0.772032 -1.247552 2.663382 0.391226 -2.881076 2.121530 1.230897 1.226655 -0.874654 2.829108 -2.242963
wb_dma/wire_wb0_addr_o -0.843825 -0.118156 0.060416 1.805627 -1.286242 -1.253644 -1.517348 -0.738935 -1.687557 -0.568470 -0.227380 -0.375636 -0.384706 0.188602 -1.902470 -0.427245 0.093461 -0.227530 0.888522 0.275920
wb_dma_de/assign_73_dma_busy/expr_1 -0.105914 2.573961 2.564844 -1.483312 1.312223 -1.607416 2.306023 -2.469177 0.527657 0.041908 -2.321452 -1.848110 -3.672591 -0.896539 -3.193991 -2.232577 -0.820032 -0.249336 -0.257443 -2.680074
wb_dma/input_dma_nd_i 0.903861 2.128621 -1.580439 -0.757616 2.420867 3.549935 -0.519029 4.204954 -0.633923 -0.809489 -1.192786 -1.956221 -0.516125 -0.698709 -0.644268 0.778315 2.780499 0.928998 2.863915 -4.458023
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -0.966984 0.968641 0.795040 1.038396 -1.491359 -2.094891 1.463098 -2.533562 1.241894 0.945780 0.708700 -1.639161 -1.888933 -0.641199 2.145708 -0.439167 -0.310825 -0.809495 -0.599293 1.882873
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -0.971297 1.032908 0.840451 1.047285 -1.439035 -2.007231 1.435838 -2.517288 1.266605 0.965915 0.742574 -1.724052 -1.877455 -0.622087 2.097276 -0.513112 -0.287401 -0.811422 -0.646281 1.842364
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond 0.079929 0.673821 0.495017 0.753655 0.765423 -0.400923 -0.210523 -0.099747 -1.144763 0.199342 1.016696 2.551343 0.363931 -1.049398 -0.810580 -2.142825 -1.874816 -0.348200 -1.532751 0.824555
wb_dma_de/always_14/stmt_1/expr_1/expr_1 1.248674 1.840533 -2.172908 0.086900 0.048784 1.650141 1.285914 2.618058 -0.939783 -0.749004 -1.254938 2.762141 0.361302 -2.945267 2.160693 1.156977 1.163316 -0.927449 2.848928 -2.055282
wb_dma_ch_sel/assign_3_pri0 0.942460 2.117170 -1.604787 -0.704087 2.338926 3.552144 -0.570243 4.176342 -0.663769 -0.835128 -1.213415 -2.035353 -0.463097 -0.651595 -0.614838 0.793742 2.804299 0.899631 2.956036 -4.394214
wb_dma_de/always_23/block_1/stmt_8 -0.753237 -0.130246 0.019110 1.723286 -1.160499 -1.165123 -1.484394 -0.591052 -1.609929 -0.577021 -0.261479 -0.375345 -0.410863 0.130922 -1.794019 -0.402292 0.196209 -0.263962 0.976910 0.207629
wb_dma_ch_arb/always_2/block_1/stmt_1 -0.530086 -1.311275 -2.176143 -1.108450 -1.328467 -0.893729 0.988392 0.998649 -2.097616 -2.344859 -3.904908 3.222173 4.556372 0.853667 -3.815262 2.527383 0.560798 1.593397 -0.289386 -3.904498
wb_dma_de/always_23/block_1/stmt_1 -2.518026 2.738794 -0.698470 -0.109508 -0.181822 -0.337268 1.851753 0.147844 -0.190555 4.839407 -3.542785 0.372281 1.230785 1.289158 -2.643797 -0.901806 0.349081 -1.767655 -1.090965 0.750464
wb_dma_de/always_23/block_1/stmt_2 1.604967 0.433789 -0.559817 -2.344301 2.804234 1.741497 -2.467560 2.551076 0.982445 0.273404 -2.918405 -3.129200 -0.887013 -0.141848 0.189884 -0.564030 2.407905 -0.939472 0.114105 0.187750
wb_dma_de/always_23/block_1/stmt_4 1.183348 1.069451 -0.532487 -2.171900 0.719383 -1.101968 0.126579 0.615364 1.786371 0.785914 -5.448023 -2.191628 -1.746191 -0.953444 2.786087 0.951351 1.627810 -1.945840 0.121703 1.014941
wb_dma_de/always_23/block_1/stmt_5 3.949541 0.552364 -1.965584 -1.469904 1.773075 4.113532 -1.023362 5.209096 0.173342 0.304211 -2.799099 0.209637 1.471389 -0.055093 1.587649 1.653164 1.535728 -0.680727 4.498767 -1.924068
wb_dma_de/always_23/block_1/stmt_6 0.775365 2.268280 -2.037485 2.081715 -0.093695 1.018337 -1.319325 3.244606 -0.208124 0.127228 0.514568 -2.057118 0.453124 -1.417683 1.032183 -1.080948 0.383860 -0.714552 5.313848 -0.781411
wb_dma_rf/inst_u25 1.234048 1.807095 -2.174449 0.148053 0.029107 1.626492 1.370219 2.597684 -0.897763 -0.719550 -1.135737 2.859747 0.267609 -3.013861 2.228267 1.233428 1.076865 -0.961432 2.972572 -2.051857
wb_dma_wb_mast/input_mast_go 0.103385 0.744890 0.455416 0.744388 0.844323 -0.301078 -0.218740 -0.025673 -1.168068 0.154328 1.053372 2.692464 0.440902 -1.166883 -0.839332 -2.133314 -1.882490 -0.301642 -1.491669 0.729689
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 0.032148 2.815713 0.921642 1.307761 0.514306 -0.534055 -1.095973 0.206242 0.570850 0.791948 0.885026 -3.239261 -1.659781 -0.719860 0.311080 -2.919868 -0.581226 -0.601985 0.740685 1.091737
wb_dma_ch_sel/assign_125_de_start/expr_1 -3.963607 2.485221 -1.490355 0.749340 2.129548 -3.578928 -3.733492 -0.059529 0.223364 0.657147 -1.238615 1.686898 -1.328272 -3.597245 -0.557801 -1.158342 1.639257 -1.613093 -0.792640 2.607166
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -2.777148 1.749854 1.223695 0.227987 -0.390525 -2.916573 2.432288 -1.297710 -0.290080 1.262640 -2.595056 0.551049 -1.294364 -1.004268 -3.274286 -2.646975 -1.818948 -2.035069 -2.261627 -0.164444
wb_dma_ch_sel/assign_151_req_p0 0.125944 2.404237 -0.743475 0.945355 -1.416289 -0.041822 -0.348078 0.490464 -0.675426 -0.541785 -2.154204 -2.189175 -2.108392 -1.466670 0.941958 0.860846 2.686733 -1.109669 3.092068 -0.917346
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 1.250996 -1.140234 -2.860328 -0.680347 1.548543 1.161499 -0.390659 2.925460 -0.156580 -0.275945 -1.897428 1.573300 0.865967 -1.918970 1.782814 1.024927 1.193465 -1.390560 1.721424 -0.494102
wb_dma_wb_mast/reg_mast_dout -0.310281 -0.621836 0.630510 0.081159 -1.560530 -2.243829 -0.027322 -0.125313 -1.880957 0.272548 -4.508060 -1.628232 -0.058075 3.696447 -0.085049 -0.772654 -1.298701 -1.921907 -5.585155 2.185506
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -0.741749 2.619800 -1.172723 -1.576933 -5.587057 -0.585385 4.043015 -1.278059 -1.032750 -1.372278 -0.448305 -1.409653 3.295277 1.050961 3.589934 0.076929 0.565078 -0.393453 -3.817267 -0.115768
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.115757 0.678911 0.453870 0.747724 0.812452 -0.327941 -0.222549 -0.077659 -1.155952 0.180414 1.008488 2.596731 0.365025 -1.111852 -0.835284 -2.104542 -1.865360 -0.337597 -1.489695 0.793929
wb_dma_ch_sel/assign_100_valid -3.129130 3.147174 -2.210174 -1.745825 -4.109742 0.164434 -0.952025 -1.996212 -1.890919 -1.553869 -1.011487 -2.544635 1.956460 0.619417 -0.565080 1.537728 5.726804 0.428286 -1.479500 -0.633854
wb_dma_ch_sel/assign_131_req_p0 -0.266703 0.384131 0.203115 -0.033848 -3.006511 0.154787 -0.181252 0.254651 -1.486641 -3.096297 -1.102732 -2.223119 0.638758 0.413612 -3.208381 -0.026360 1.373785 0.183834 1.872811 -2.669433
wb_dma_ch_sel/assign_135_req_p0/expr_1 0.022931 2.564450 -0.769455 1.163615 -1.537836 -0.059197 -0.357032 0.509346 -0.718618 -0.515966 -1.956831 -2.261601 -2.116520 -1.541933 0.949329 0.803390 2.673602 -1.087049 3.223675 -0.990090
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.550320 2.290885 -3.003351 1.166575 -1.301483 0.741416 1.290069 2.319600 -0.819984 -0.353444 -0.789251 -1.790519 0.817493 -1.090751 1.969858 0.839857 1.846662 -0.191709 2.740244 -2.199301
wb_dma_ch_rf/input_dma_done_all 1.534204 0.490264 -0.610503 -2.263992 2.635714 1.692458 -2.437487 2.524560 0.995358 0.258525 -2.904945 -3.281203 -0.861526 -0.116417 0.238643 -0.549500 2.454660 -0.960021 0.255036 0.170521
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 4.908852 -2.195399 -1.170465 -2.006853 2.794313 3.310520 -0.472385 5.032759 0.750879 2.140918 -5.549965 -0.406611 1.517474 2.049214 1.528720 1.603175 0.029290 -1.260446 1.423788 -0.155896
wb_dma_pri_enc_sub/wire_pri_out 1.866868 -0.234372 0.656823 -1.015478 1.366113 1.004611 -0.093239 0.546697 -0.128763 -0.419742 -0.468685 4.435836 -0.441816 -1.947734 0.314407 0.293710 -0.621067 -0.750756 0.480339 0.057364
wb_dma_ch_rf/input_wb_rf_din 0.331693 0.000805 -0.804913 0.150493 -8.144266 -0.940367 -3.775445 -1.667070 -0.885143 0.214993 -2.139896 -4.109725 4.160186 2.252094 0.988409 -1.765043 1.846143 -3.856726 1.374453 7.655264
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 1.758691 0.972615 -0.144809 -1.607435 3.501261 1.345291 -2.773088 2.360885 -0.104754 0.499170 -2.009987 -0.484416 -0.438605 -1.214263 -0.517365 -2.614176 0.584789 -1.384131 -1.317538 1.150189
wb_dma_ch_sel/assign_157_req_p0/expr_1 0.096281 2.522963 -0.704636 0.998588 -1.670475 -0.134211 -0.350937 0.351697 -0.740753 -0.543874 -2.148242 -2.160833 -2.021929 -1.428814 0.905835 0.807168 2.620996 -1.153105 2.996969 -0.803570
wb_dma_ch_sel/assign_139_req_p0 0.151670 2.489836 -0.706731 1.067406 -1.578021 -0.111178 -0.408753 0.464264 -0.702207 -0.513349 -2.103121 -2.135602 -2.083010 -1.512787 0.971757 0.836901 2.601368 -1.163762 3.168562 -0.841925
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.112135 0.773806 0.488639 0.815184 0.871346 -0.376044 -0.198333 -0.060997 -1.226229 0.170911 1.044395 2.744885 0.437904 -1.186032 -0.872237 -2.260474 -1.998502 -0.338246 -1.527158 0.795329
wb_dma_ch_sel/always_38/case_1 -3.789068 2.398744 -1.595815 0.667234 2.349806 -3.439543 -3.870627 0.053016 0.370811 0.601514 -1.112079 1.511862 -1.375683 -3.595192 -0.327838 -1.012613 1.810217 -1.489594 -0.629291 2.443862
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -3.531696 1.168952 -2.098770 -0.899772 -1.429969 -0.439982 1.041672 -1.031536 -1.357355 2.141372 -2.967465 1.488619 2.772126 0.241634 -2.790199 0.929727 2.732723 -0.881969 -3.733041 -0.191694
wb_dma/constraint_wb0_cyc_o 0.143353 0.686313 0.508320 0.758407 0.924274 -0.272163 -0.216929 -0.056463 -1.113900 0.157525 1.067233 2.730539 0.310122 -1.180763 -0.774256 -2.093382 -1.873673 -0.325387 -1.377760 0.772140
wb_dma/input_wb0_addr_i -0.665237 2.229403 0.048443 0.297825 -4.019592 -4.445656 -1.801390 -0.072369 -2.320499 -1.559785 -3.004919 -0.098325 2.656851 0.679830 -0.649099 -4.265318 -3.550698 -2.440888 -4.089805 3.252097
wb_dma_de/input_mast1_drdy 0.633382 2.313025 -0.638845 -0.788893 0.286413 0.711211 0.165233 1.515794 -2.108773 -0.635740 -1.597833 3.027220 1.622763 -1.431759 -0.217626 -1.417191 -0.318370 -0.554805 -2.170531 -0.435140
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -0.254916 1.644275 1.821426 0.052703 0.407868 -0.862160 -0.528054 -1.487340 0.641944 0.881065 0.343490 -2.103178 -1.640778 0.101139 -0.268063 -2.113742 -0.378211 -0.268904 -1.893700 1.653126
wb_dma_wb_if/input_wb_ack_i -1.110187 -1.867289 -0.479057 0.999806 -0.997519 -1.790568 -1.278300 0.516488 -4.469534 0.180331 -5.672718 -0.665829 -2.484763 2.270234 -1.517544 -1.498079 -0.027597 -3.844276 -6.420429 2.335639
wb_dma_ch_sel/wire_pri_out 1.881761 -0.252705 0.668751 -1.006251 1.361465 1.011969 -0.021446 0.529545 -0.109596 -0.437419 -0.460163 4.531753 -0.396106 -2.012496 0.347735 0.324085 -0.660238 -0.784080 0.502642 0.064190
wb_dma_ch_rf/assign_3_ch_am0 1.457884 0.201162 -1.017435 1.674639 0.174490 1.870729 0.686724 0.408726 -0.099498 3.198245 0.929218 -1.064776 1.336515 0.973581 1.558571 -0.283754 -0.116406 -0.131940 -0.101864 0.594127
wb_dma_rf/input_ch_sel 1.484572 -1.002703 1.828560 -2.031997 0.100962 -3.131250 4.519890 -3.144516 2.247637 1.793995 -5.722352 -0.502754 -3.217497 -0.208370 0.657954 0.538615 -1.571989 -2.048146 -0.897527 0.067481
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -1.614790 2.503253 -0.466626 -1.534297 -3.577469 -0.805825 5.454494 -1.576124 -1.224630 -0.693795 0.277942 -1.315981 0.758068 0.490661 3.961239 -1.284152 -0.527807 -1.235783 -5.530190 -0.463493
wb_dma_de/always_23/block_1/case_1 -2.606379 2.846405 -0.613539 -0.131011 -0.227654 -0.342949 2.060981 0.059267 -0.387583 5.034177 -3.630090 0.189228 1.238814 1.465279 -2.866458 -1.204629 0.289927 -1.830447 -1.536361 0.724040
wb_dma/wire_pause_req -0.732757 3.786263 2.063139 0.642373 -0.227600 -1.848009 4.813229 -0.635541 -0.358883 2.630119 -4.425085 1.639613 -2.623018 -2.175964 -1.162355 -2.612263 -2.268309 -2.780077 -2.452772 -0.372823
wb_dma_wb_if/input_mast_go 0.133582 0.638616 0.488438 0.740700 0.861069 -0.296770 -0.224653 -0.061619 -1.084738 0.176113 0.988474 2.625895 0.357718 -1.124217 -0.779870 -2.104025 -1.877796 -0.364127 -1.452363 0.756223
wb_dma_ch_rf/input_de_csr 2.782576 -3.818564 0.777287 -2.460588 1.712914 0.811473 0.457270 0.713478 1.669415 1.148328 -4.277002 1.004103 -0.636372 1.236591 1.037715 2.552269 0.098328 -0.966599 -0.862150 0.945775
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.841047 -0.254484 0.689185 -0.985561 1.389543 1.018669 -0.067857 0.493200 -0.085392 -0.402143 -0.359671 4.415367 -0.456714 -1.955448 0.264974 0.263188 -0.657700 -0.719431 0.462904 0.009998
wb_dma_de/input_mast0_din 4.152485 -5.213074 -0.471509 -1.362143 0.571967 0.522615 1.801672 1.085972 2.619459 2.555336 -4.213581 1.785952 0.569729 1.661743 4.050714 3.771979 -1.312582 -1.983721 1.370838 2.253316
wb_dma_pri_enc_sub/always_3 1.853964 -0.321151 0.694730 -1.020416 1.372860 1.039253 -0.050498 0.526089 -0.072711 -0.414304 -0.446505 4.373470 -0.528507 -1.943488 0.308488 0.393032 -0.557006 -0.702070 0.516906 -0.010497
wb_dma_pri_enc_sub/always_1 1.819458 -0.232799 0.673488 -1.035880 1.327082 0.965421 -0.040934 0.507161 -0.120737 -0.417248 -0.448906 4.381438 -0.433336 -1.938311 0.302813 0.292925 -0.621338 -0.776034 0.429571 0.096468
wb_dma_ch_sel/reg_adr0 -1.360630 0.522850 -0.619369 -2.735620 -7.465914 -2.155169 4.050022 -2.401303 -0.443806 -4.162127 -1.864094 0.411089 2.668621 0.310055 2.332298 2.139565 1.012623 -1.152328 -1.133417 -0.333370
wb_dma_ch_sel/reg_adr1 -1.235628 -0.191248 1.711244 0.685748 -1.272832 -0.395485 -1.760639 -1.546751 -1.713462 -0.908238 0.326985 0.055018 -0.578545 1.309001 -4.819590 -0.217464 0.362896 0.635853 0.716522 -0.817975
wb_dma_ch_sel/assign_1_pri0 1.016151 2.082779 -1.608479 -0.722751 2.385573 3.612355 -0.546856 4.224437 -0.610191 -0.795955 -1.188492 -1.944279 -0.523584 -0.722336 -0.564567 0.820689 2.783901 0.870141 3.132314 -4.399355
wb_dma_ch_pri_enc/wire_pri26_out 1.810349 -0.278510 0.678860 -1.035314 1.381041 0.980152 -0.042407 0.477242 -0.108690 -0.438127 -0.450610 4.369823 -0.454437 -1.937890 0.258900 0.303662 -0.601277 -0.737425 0.431068 -0.015363
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.589503 2.203046 -2.987546 1.047944 -1.262571 0.760052 1.395329 2.280339 -0.783643 -0.323715 -0.886774 -1.683930 0.758924 -1.090127 2.009159 0.983498 1.892421 -0.184029 2.586945 -2.267005
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 1.496261 4.112340 0.602847 -0.776648 2.138921 1.930770 -1.034980 2.131420 -0.842977 0.052337 -1.161729 0.070385 -1.053146 -2.024153 -0.309341 -2.482342 0.741629 -0.697920 -0.353294 -0.732433
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 3.972833 2.673262 -3.721469 3.406565 -6.051622 0.524623 -0.948992 3.741493 0.850940 2.912436 -1.583475 -3.170357 6.219894 0.761490 4.890194 -0.814668 -0.797635 -2.938157 8.459117 4.160491
wb_dma/wire_ptr_set 1.872087 -1.026287 0.186507 -1.844392 0.652299 1.469140 0.172019 0.646101 1.113210 -0.622184 -1.457723 1.909894 -0.907420 -0.932626 1.193480 2.625191 1.304209 -0.415153 2.160455 -0.845021
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.891453 -0.392038 0.731495 -1.072482 1.461144 1.140217 -0.038577 0.527333 -0.001275 -0.461497 -0.418107 4.280146 -0.596161 -1.888938 0.302372 0.485412 -0.450290 -0.676095 0.604935 -0.111244
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 1.773659 0.935501 -0.177148 -1.628114 3.695698 1.494056 -2.788880 2.525686 0.023867 0.457941 -2.050391 -0.710188 -0.592700 -1.248102 -0.499336 -2.408838 0.793588 -1.321873 -1.010044 0.908190
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.622177 2.120877 -2.910939 1.034987 -1.260441 0.725636 1.449719 2.162152 -0.810079 -0.358071 -0.847241 -1.610920 0.775778 -1.043820 1.952722 0.989160 1.868763 -0.173491 2.444012 -2.200312
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 0.094910 2.839795 -2.013478 0.229003 0.489082 1.927580 -0.550649 3.309439 -1.407330 -0.388208 -1.082645 -2.119267 1.003814 -0.373911 -0.280218 -0.695129 1.745991 0.292527 1.472774 -2.443777
wb_dma_de/reg_ptr_set -1.006814 -0.182315 -1.517917 -2.860922 2.340377 -3.438707 -2.103239 -2.522217 3.679422 -0.189168 -1.613622 0.466025 -1.742575 -2.534552 3.490537 2.727489 2.616262 -0.164391 0.636907 2.005183
wb_dma/wire_dma_nd 0.976732 2.073435 -1.603223 -0.748525 2.323615 3.575252 -0.551407 4.218682 -0.639417 -0.847067 -1.188330 -1.988208 -0.532353 -0.687371 -0.572237 0.781662 2.783650 0.901616 3.004998 -4.383562
wb_dma_rf/assign_3_csr -2.505962 -0.171114 0.882168 0.989163 0.197034 -0.742445 -0.195529 0.441924 0.637944 1.627977 0.268311 0.878712 -0.584816 -0.320739 -0.875780 -1.009893 -0.549809 -1.497352 -2.160064 2.288473
wb_dma_rf/assign_4_dma_abort 1.200833 1.906319 -2.196828 -0.055327 0.167622 1.815900 1.310532 2.691372 -0.927500 -0.760293 -1.369734 2.603507 0.271025 -2.914324 2.099307 1.328809 1.402139 -0.832802 2.817712 -2.294245
wb_dma_ch_sel/assign_123_valid 0.780252 2.759094 -0.824630 -0.565732 -0.389085 1.072290 1.045289 1.189373 0.800017 -0.050843 -1.789695 -1.995157 -1.654983 -1.656213 2.696316 1.090255 2.511034 -0.874606 2.314198 -1.204512
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 0.108797 1.805247 -3.409081 0.578693 0.903374 1.822661 -0.682679 4.799863 -1.189065 -0.313519 -1.162117 -2.544558 3.889536 0.294246 -1.500542 -1.364450 0.684333 0.967961 1.801586 -2.991115
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -0.323485 1.669337 1.862667 0.093236 0.366762 -0.940037 -0.544993 -1.549476 0.654512 0.914639 0.372972 -2.193001 -1.644565 0.151211 -0.242510 -2.248121 -0.436637 -0.317103 -2.023598 1.697800
wb_dma_rf/wire_ch4_csr -0.090152 -0.064947 -0.137549 -0.437693 -2.066316 -0.582857 -0.948852 -1.074565 -1.605348 -0.129366 -2.911047 -2.169524 1.912120 1.671251 -0.770740 -0.128708 1.868071 0.283431 -5.874951 1.569345
wb_dma_ch_rf/always_1/stmt_1/expr_1 -1.016281 0.993961 0.784085 1.085519 -1.516814 -2.092210 1.477934 -2.584615 1.254732 0.942739 0.785287 -1.774860 -1.836176 -0.582052 2.143765 -0.459800 -0.306709 -0.797173 -0.620329 1.888357
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -0.689984 2.567832 -1.232910 -1.421888 -5.347919 -0.519105 4.156424 -1.320921 -1.072832 -1.179484 -0.440984 -1.365213 3.187620 0.990867 3.706026 0.138506 0.574464 -0.392509 -3.833455 -0.232149
wb_dma_ch_pri_enc/wire_pri0_out 1.860452 -0.271614 0.647908 -1.017352 1.371727 1.038513 -0.039651 0.501528 -0.081518 -0.434855 -0.443931 4.409975 -0.463871 -1.986774 0.301695 0.390765 -0.551170 -0.737749 0.536687 -0.029837
wb_dma_ch_rf/assign_10_ch_enable -3.674580 1.443376 -2.372519 -0.798172 -1.682331 -0.475258 1.271779 -1.053128 -1.500686 2.185632 -2.972063 1.127885 3.089172 0.468400 -2.729550 1.081832 2.931319 -0.545416 -3.880427 -0.557173
wb_dma_wb_slv/reg_slv_we 0.244273 -0.037418 -1.501205 -2.418728 -2.298355 -2.621086 0.354900 -3.266518 -4.844203 -1.759193 -3.138317 -0.588593 2.453369 2.684067 -1.726065 -2.559000 -1.222629 0.247519 -3.115634 -0.180059
wb_dma_de/input_txsz 0.335417 2.149347 0.929165 -3.317280 3.034960 0.276328 -4.319926 0.786404 0.012734 -0.959427 -2.123746 0.231996 -0.665889 -1.524032 -3.379706 -2.815203 1.079551 -1.046598 -0.758882 0.609536
wb_dma_wb_if/wire_mast_dout -0.008588 -0.892849 0.599791 -0.144470 -1.405219 -2.080203 0.077688 -0.142896 -1.600632 0.398282 -4.588844 -1.406171 0.010319 3.595971 0.155523 -0.490952 -1.226736 -1.864979 -5.451428 2.237786
wb_dma_ch_rf/wire_ch_enable -3.607913 1.067950 -2.126767 -0.883413 -1.321520 -0.305194 1.052355 -0.889700 -1.207745 2.068036 -2.834259 1.464482 2.549270 0.220812 -2.593439 1.227080 2.904882 -0.780230 -3.464409 -0.395690
wb_dma_rf/wire_csr_we 1.733635 3.742599 2.216931 0.533040 -1.033568 -0.254935 4.464750 0.171241 -0.848116 0.609308 -2.955964 0.729527 -3.064124 -1.729221 1.811698 -1.962884 -2.168420 -1.836400 -0.311185 -0.555179
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 0.078447 0.751206 0.452241 0.749829 0.761042 -0.360437 -0.219554 -0.097318 -1.216623 0.167554 0.985450 2.611538 0.479992 -1.064795 -0.848740 -2.219711 -1.878542 -0.331939 -1.623290 0.819207
wb_dma_ch_sel_checker/input_dma_busy 0.958078 -0.267713 -0.175695 -0.838819 -1.171487 -0.227262 0.194900 -0.271765 0.352748 -0.190925 -1.319293 1.701510 0.554725 -0.559874 1.435263 1.065125 0.214637 -0.974319 0.567600 1.093006
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.044435 0.762473 0.458680 0.752467 0.751994 -0.387564 -0.224034 -0.054640 -1.224317 0.183348 0.974712 2.580842 0.518780 -1.064266 -0.847990 -2.268134 -1.888708 -0.342121 -1.590638 0.804688
wb_dma_ch_rf/assign_9_ch_txsz 0.385227 2.181152 2.289857 -4.521880 2.377745 -1.205184 -5.931194 -2.380642 -0.636445 -2.927334 -2.041941 0.174831 -1.932675 -1.197846 -3.592302 -2.691603 0.739614 -1.148592 -0.858875 0.883470
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.650903 -1.852969 0.806257 -2.404305 -1.127032 0.983139 0.790188 -0.171392 -0.114375 -3.026675 -1.281181 1.640411 -0.788815 -0.633118 0.770144 2.120799 1.183011 -0.536700 0.304671 -1.248065
wb_dma_de/assign_65_done 1.774963 1.035145 -0.141670 -1.502488 3.555510 1.418004 -2.695177 2.486743 -0.033108 0.397999 -1.865304 -0.682308 -0.599395 -1.316716 -0.449588 -2.471728 0.675752 -1.297656 -0.921120 0.953115
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 -0.162029 1.444515 -2.813699 -0.051086 1.866053 -2.067621 -1.430317 1.018812 -0.866074 -0.171844 -3.984828 2.876854 -0.052337 -2.543153 1.160494 1.940166 1.470034 -0.087881 1.530941 -0.820984
wb_dma_de/always_2/if_1/if_1 -1.009008 2.247131 -2.195194 -1.000637 -1.088901 -0.480947 0.989783 -1.971041 -1.487026 -0.474612 0.353273 -0.362750 4.040606 1.098409 1.044375 1.009900 1.708718 2.991232 -5.466971 -1.926829
wb_dma_wb_mast/assign_2_mast_pt_out -1.100454 -1.607677 0.178434 0.657321 -0.022661 -2.302467 -0.476307 0.204233 -1.843320 -1.058233 -2.270904 -0.380873 -2.334392 0.094754 -1.495859 -1.499267 -0.897921 -1.705788 -3.826143 0.412573
wb_dma_ch_sel/assign_156_req_p0/expr_1 0.114399 2.519715 -0.703918 0.986765 -1.434960 0.054603 -0.294283 0.503816 -0.705639 -0.603483 -2.101613 -2.132195 -2.103150 -1.522591 0.868168 0.923047 2.755252 -1.020848 3.118973 -1.084394
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.878739 -0.220022 0.656057 -1.004414 1.413502 1.092191 -0.068497 0.602925 -0.064266 -0.457248 -0.437277 4.398250 -0.512425 -1.983308 0.294305 0.407458 -0.497314 -0.715366 0.662241 -0.101624
wb_dma_ch_rf/always_9/stmt_1/expr_1 1.179185 1.776622 -2.201691 0.134749 0.010094 1.705140 1.426024 2.599668 -0.875609 -0.771428 -1.126949 2.709363 0.300114 -2.911165 2.245564 1.370730 1.250817 -0.858210 2.986231 -2.204124
wb_dma_ch_sel/assign_112_valid 0.760092 2.747683 -0.811404 -0.525197 -0.446561 1.130657 1.142375 1.183081 0.861062 -0.073584 -1.743324 -1.941428 -1.675748 -1.662154 2.778554 1.213388 2.549639 -0.799869 2.378057 -1.304743
wb_dma_de/always_23/block_1/case_1/block_8 0.404987 -3.041907 -1.916375 -2.525808 0.377764 -1.941620 -1.196626 -0.540945 2.528947 -1.140404 -2.788502 1.487220 -0.772961 -2.128783 2.945621 3.276477 1.824168 -1.980773 2.755514 1.457923
wb_dma_de/always_23/block_1/case_1/block_9 0.408567 -3.223704 -1.938984 -2.616530 0.300566 -1.901173 -1.238550 -0.587086 2.523267 -1.160473 -2.858831 1.498549 -0.646282 -1.968896 2.916216 3.317245 1.806178 -1.963711 2.587070 1.564598
wb_dma_ch_rf/assign_28_this_ptr_set 2.915195 -0.968451 1.638140 -1.699744 0.422831 1.412324 2.411637 0.391517 1.037284 0.862405 -3.590281 2.190054 -1.428536 0.321877 1.457446 2.866208 -0.037328 -0.399995 0.199707 -0.745995
wb_dma_ch_rf/always_22 1.395337 0.168703 -0.979408 1.514914 0.194245 1.854009 0.674414 0.462794 -0.100211 3.037925 0.870922 -1.011634 1.264735 0.915172 1.518577 -0.240943 -0.103861 -0.121823 -0.113614 0.510391
wb_dma_de/always_23/block_1/case_1/block_1 -2.895038 1.909004 -1.210836 -0.178513 0.010941 1.083746 -0.362665 1.836433 -0.075137 4.872914 -2.646832 0.516416 2.245131 1.960204 -1.293114 0.195111 1.927666 -1.653022 -2.284387 2.573762
wb_dma_de/always_23/block_1/case_1/block_2 -2.725164 1.842254 0.989438 0.117004 -0.196034 -2.759634 2.455635 -1.116811 -0.161689 1.369660 -2.734381 0.691898 -1.250014 -1.156377 -3.201996 -2.466489 -1.593015 -1.998765 -1.956796 -0.383997
wb_dma_de/always_23/block_1/case_1/block_3 0.661703 4.086340 -1.718705 -1.445646 1.633302 1.901948 -1.481672 3.805962 -0.628520 1.964936 -0.729870 -0.609017 5.166173 2.136159 -1.463330 -2.539518 -0.502310 1.037325 -0.507349 -0.634628
wb_dma_de/always_23/block_1/case_1/block_4 1.151330 3.644784 -1.737610 -2.731431 2.497558 2.540586 -0.455168 4.128160 0.693656 2.005142 -0.535739 -0.301460 5.430355 1.891093 -0.362149 -2.145241 -0.664658 1.225571 -1.239424 -0.879638
wb_dma_ch_rf/always_27 -0.499213 2.970867 -1.266918 0.011585 1.982405 -3.003190 -1.826793 -0.567431 -0.468329 0.589955 -3.698874 1.182070 -1.184846 -2.406222 0.879865 0.006424 1.072313 -0.266239 -0.540362 0.760382
wb_dma_de/always_23/block_1/case_1/block_7 0.009401 -4.961743 -1.065524 -1.599322 -1.194703 -0.645042 -0.165316 -1.830434 0.647823 1.095761 -5.655185 0.635069 -2.281191 -0.033511 1.794717 4.578165 3.851633 -3.241111 -0.161398 3.087219
wb_dma/assign_4_dma_rest 1.164983 -0.043682 1.407199 -0.020818 -0.117583 0.056905 2.182611 -0.238585 0.007946 1.402345 -2.170913 0.506856 -0.539951 1.116128 0.388395 0.494316 -1.226487 -0.033872 -1.708400 0.026374
wb_dma_ch_rf/always_23/if_1 -1.298504 -0.206391 1.833408 0.604234 -1.309860 -0.453679 -1.755245 -1.642760 -1.704026 -0.920513 0.327152 0.032488 -0.589676 1.374060 -4.940458 -0.257050 0.283619 0.667936 0.530401 -0.798096
wb_dma_ch_sel/reg_ndr_r 0.905760 2.050313 -1.550653 -0.788971 2.339051 3.533798 -0.510310 4.103788 -0.679019 -0.861726 -1.256369 -1.943769 -0.478993 -0.620991 -0.669123 0.779397 2.797257 0.932514 2.711657 -4.402088
wb_dma_de/assign_66_dma_done/expr_1 0.112567 3.054365 -1.325432 -1.768903 3.149399 -1.986949 -0.477400 -0.023973 1.243090 0.999470 -3.441866 1.422896 -0.926972 -2.623740 2.706176 0.506964 1.092157 -0.050735 -1.290140 0.450513
wb_dma_ch_sel/reg_req_r 1.386463 -3.001193 -0.589598 -2.418064 -0.091125 -1.919404 0.921455 -0.789009 2.384192 0.323818 -4.856973 1.630616 -0.934213 -0.672771 3.207856 3.547340 0.534922 -1.908712 0.739981 1.649081
wb_dma_ch_rf/reg_pointer_r -0.614873 -1.357512 3.214203 -2.372543 -1.737902 0.177541 0.315757 -2.299780 -0.844375 -0.688451 -2.829393 -1.006115 -0.641294 1.971922 -1.158372 -0.925221 0.079756 -1.208536 -7.221419 2.174317
wb_dma_ch_sel/assign_105_valid 0.827422 2.782477 -0.685938 -0.661432 -0.316890 1.113310 1.008211 1.116033 0.865196 -0.037243 -1.834533 -1.948646 -1.753025 -1.678119 2.704435 1.158838 2.584775 -0.854666 2.156925 -1.152576
wb_dma_ch_pri_enc/wire_pri5_out 1.869842 -0.282952 0.662080 -1.041257 1.385468 1.081817 -0.057718 0.554514 -0.072206 -0.418391 -0.474830 4.440557 -0.435365 -1.980445 0.297824 0.379610 -0.557284 -0.741341 0.597164 -0.018533
wb_dma_ch_sel/always_39/case_1 0.968790 2.008421 -1.556077 -0.776524 2.336553 3.528292 -0.506631 4.131307 -0.621468 -0.839659 -1.184422 -1.897958 -0.537654 -0.686155 -0.652912 0.841755 2.755732 0.950167 2.916762 -4.397395
wb_dma_ch_sel/always_6 0.471534 -3.166250 -1.956416 -2.624042 0.351883 -1.906942 -1.338471 -0.523459 2.541727 -1.157717 -2.836415 1.473668 -0.625394 -2.008883 2.916317 3.277709 1.851157 -1.977553 2.680611 1.593212
wb_dma_ch_sel/always_7 1.964034 -3.980687 -0.528974 -2.689367 2.108901 0.902463 -1.612583 0.997947 1.889897 -0.192012 -2.303301 0.907947 -0.302914 -0.008891 0.877610 2.432711 1.368462 -0.996036 1.054085 0.881921
wb_dma_ch_sel/always_4 -1.606366 3.192208 -2.695815 -0.141866 2.194731 -3.018637 -3.865166 -0.284804 -0.472829 -0.932977 -1.723534 0.891339 -0.853807 -3.696727 0.630007 -0.239939 2.489528 -0.233708 1.317530 0.420183
wb_dma_ch_sel/always_5 -3.281780 2.423127 -1.570935 -0.948538 3.369441 -2.497435 -2.569380 0.595947 1.805488 1.146049 -1.015169 1.884159 -0.821849 -3.658780 1.147317 -0.833964 1.530990 -1.360803 -1.901548 2.552561
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -0.619399 4.931473 -0.491875 -2.075807 -1.974620 -3.083727 2.743814 -2.329560 -0.887649 -0.625687 -3.319518 -0.662006 2.552606 -0.234511 -1.695333 -2.073648 -1.021892 0.854329 -2.092552 -2.546026
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -1.209452 0.909179 -4.203348 3.133770 -2.052363 -0.579951 -0.236708 2.989310 -2.171724 -0.687868 -1.161538 -2.413427 3.167771 -0.249093 -0.980388 -0.177552 0.871961 0.113232 3.728611 -2.274007
wb_dma_ch_sel/always_1 1.313020 -2.905169 -0.606543 -2.268947 -0.065252 -1.942506 0.946854 -0.822144 2.360040 0.355329 -4.721812 1.606690 -1.004118 -0.775353 3.211796 3.447760 0.502295 -1.929861 0.839621 1.617835
wb_dma_ch_arb/always_2/block_1/case_1/cond 1.812548 -1.010070 0.215470 -1.801465 0.677530 1.446103 0.142757 0.664634 1.107124 -0.597791 -1.402670 1.829276 -0.932610 -0.912083 1.113959 2.560401 1.307561 -0.366489 2.154785 -0.847082
wb_dma_ch_sel/always_8 2.864230 -0.961880 1.605859 -1.673838 0.258300 1.269808 2.482172 0.286615 0.991286 0.855733 -3.666695 2.233429 -1.354995 0.334528 1.532590 2.841824 -0.062851 -0.468306 0.146109 -0.645606
wb_dma_ch_sel/always_9 1.806691 -0.997124 0.215760 -1.845466 0.610172 1.401592 0.185591 0.589480 1.077627 -0.623145 -1.475217 1.913339 -0.897879 -0.858097 1.159801 2.534160 1.271992 -0.421442 2.025810 -0.779463
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.869973 -0.238077 0.679458 -0.994302 1.476663 1.094588 -0.065306 0.578353 -0.098922 -0.420789 -0.356994 4.431478 -0.559259 -2.045646 0.283741 0.341847 -0.559842 -0.681421 0.635755 -0.057548
wb_dma_de/assign_67_dma_done_all 1.590457 0.438469 -0.467605 -2.267051 2.737971 1.622228 -2.483886 2.438009 0.976806 0.292654 -2.916243 -3.250664 -0.908900 -0.088565 0.174154 -0.632085 2.355540 -0.991453 0.032021 0.258003
wb_dma_ch_rf/wire_ch_txsz 0.382935 2.252405 2.324561 -4.613261 2.469383 -1.146674 -6.070002 -2.495269 -0.673515 -3.106927 -1.997854 0.103601 -1.952645 -1.152495 -3.747084 -2.649142 0.828178 -0.947945 -0.832009 0.704820
wb_dma_ch_sel/assign_99_valid -3.152149 3.354398 -2.458074 -1.652657 -4.354209 0.289614 -0.852978 -1.779014 -1.970252 -1.406724 -1.187440 -2.682827 2.394536 0.789079 -0.680504 1.586436 5.845533 0.470678 -1.313791 -0.782386
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -1.299360 -0.266965 1.788891 0.631983 -1.306483 -0.458155 -1.683777 -1.638313 -1.661132 -0.962789 0.447607 0.120785 -0.602659 1.366646 -4.905820 -0.165573 0.239077 0.735540 0.594593 -0.870961
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -1.077478 0.402627 -2.902976 -1.595415 -1.965459 -1.078641 1.628149 -0.817985 -1.610278 1.851826 -2.071980 -1.318793 4.386611 2.344823 -2.795787 -1.653303 1.033887 0.326231 -2.262321 0.048962
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 0.072230 3.240411 -0.680844 4.567003 -3.099967 -2.842299 -1.349680 -0.550965 -1.423486 0.515100 0.623865 0.469819 -0.815975 -3.338574 1.674406 -3.019538 -1.566589 -3.044851 4.085751 3.401277
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 1.011466 -1.939757 2.532466 -3.532092 -1.329480 1.621669 0.456896 -1.157678 -0.290743 -3.499627 -0.834561 1.884661 -0.918172 0.629795 -2.559805 2.184503 1.377461 0.382740 -0.281661 -2.349297
wb_dma/wire_ch2_txsz 1.937376 -3.927289 -0.555770 -2.655023 2.134681 0.931220 -1.578448 0.999919 1.849864 -0.166164 -2.285715 0.836895 -0.317344 -0.001040 0.834902 2.385976 1.373024 -0.972777 1.048617 0.829822
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 1.086701 4.060133 -1.816622 -2.909539 2.505131 2.597130 -0.419064 4.210263 0.684766 2.122831 -0.638178 -0.336525 5.653156 1.902965 -0.320897 -2.274123 -0.592146 1.265485 -1.412433 -0.862250
wb_dma_de/always_23/block_1 -2.475778 2.881326 -0.645632 -0.209041 -0.016840 -0.466996 1.894496 0.159395 -0.287362 4.887918 -3.690304 0.531104 1.281917 1.218126 -2.710608 -1.141853 0.117336 -1.783349 -1.330357 0.729697
wb_dma_ch_rf/always_22/if_1 1.473508 0.158848 -1.002256 1.599350 0.208775 1.869678 0.603990 0.443737 -0.137807 3.088606 0.792157 -1.052992 1.297114 0.929100 1.520296 -0.247038 -0.051527 -0.139860 -0.046115 0.570713
wb_dma_de/wire_mast1_dout 2.338972 -4.075640 -1.063838 -0.868780 2.161936 0.462599 -2.416562 1.849036 1.198770 1.736889 -1.358241 -0.510103 2.065166 2.070429 0.554302 -0.234441 -1.278929 -1.187245 0.094400 2.796274
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -0.163788 -1.259436 0.497296 -0.927972 -1.147600 -0.583116 0.119678 -1.960762 -1.530287 -0.942050 -1.351478 -1.011494 -0.045097 1.227479 -0.651984 -0.586694 -0.157454 -0.111482 -2.928005 0.307829
wb_dma_de/always_8/stmt_1 1.577460 4.076919 0.679823 -0.833235 2.213867 1.906842 -1.044839 2.108013 -0.926171 0.056681 -1.204680 0.438839 -1.070379 -2.130113 -0.350681 -2.569271 0.549323 -0.757050 -0.482369 -0.627838
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -0.030019 -1.392824 0.637737 -0.948596 -0.976187 -0.473902 0.100031 -1.942706 -1.436149 -0.914239 -1.267966 -0.909860 -0.210602 1.174180 -0.600461 -0.520032 -0.152560 -0.098736 -2.880284 0.284102
wb_dma_ch_rf/wire_ch_done_we 0.984874 0.426078 -1.172939 -0.599996 1.736908 0.147215 -0.839037 1.449806 0.496356 0.525206 -1.615742 -0.319231 -0.653106 -1.912682 1.759566 -1.042710 0.708533 -1.831048 -0.002473 1.288482
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.630001 2.207396 -2.908575 1.060435 -1.210882 0.809137 1.427346 2.299055 -0.828675 -0.339284 -0.799841 -1.736192 0.746452 -1.061246 1.895688 0.955774 1.878033 -0.137971 2.491892 -2.349617
wb_dma_wb_slv/wire_wb_ack_o -1.109374 -1.657720 0.197074 0.662440 0.027823 -2.160343 -0.494139 0.187124 -1.763155 -1.005545 -2.123087 -0.473865 -2.283243 0.145945 -1.455707 -1.438663 -0.859231 -1.591968 -3.782499 0.426943
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 0.982284 -1.841793 2.354416 -3.420509 -1.405967 1.494285 0.422734 -1.138357 -0.252797 -3.429895 -0.810993 1.932519 -0.824357 0.552936 -2.322309 2.153408 1.324427 0.323158 -0.209632 -2.202719
wb_dma_de/reg_ld_desc_sel -1.687812 7.032063 1.353451 -1.957409 0.555795 3.083134 4.699713 1.835642 0.033137 1.604053 0.651806 -4.204212 -2.273353 0.805803 0.862277 -2.482004 1.007684 -0.102072 -2.108057 -3.755171
wb_dma_ch_sel/assign_154_req_p0/expr_1 0.070759 2.558246 -0.666009 1.059627 -1.632328 -0.126651 -0.314906 0.369773 -0.662691 -0.512398 -2.089633 -2.296898 -2.148080 -1.467788 1.040030 0.822725 2.658618 -1.163140 3.145119 -0.803787
wb_dma_de/assign_83_wr_ack 1.716795 1.180526 -0.303535 -1.568036 3.510876 1.466419 -2.745673 2.635340 -0.151791 0.420587 -2.021028 -0.718604 -0.404995 -1.289560 -0.482471 -2.567408 0.797656 -1.318841 -1.043865 0.916171
wb_dma/wire_dma_done_all 1.643740 0.553898 -0.492133 -2.360765 2.858677 1.787891 -2.439391 2.511530 1.098385 0.261575 -2.844496 -3.251015 -1.058588 -0.225535 0.261520 -0.538832 2.498618 -0.933862 0.289304 0.094342
assert_wb_dma_rf/input_ch0_am1 -0.076618 -0.041121 0.153543 -0.142418 0.301237 -1.817016 -0.499157 -0.503305 -1.359477 -1.543179 -1.042756 0.319629 -0.228455 0.394671 0.484976 -0.367337 -0.825785 0.425717 -2.764049 0.223933
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 0.444302 -3.303558 -1.987409 -2.592164 0.244519 -1.958537 -1.192638 -0.593088 2.582228 -1.095125 -2.857255 1.502413 -0.588506 -1.953593 3.047507 3.405127 1.805147 -2.013073 2.673516 1.636294
wb_dma_ch_sel/input_ch0_csr -0.133293 2.601794 -0.154568 1.511790 -0.045618 -2.139840 -1.104333 2.147987 1.070818 2.186819 -2.592562 -0.985777 2.238225 -0.207277 1.842755 -1.476713 -1.216408 0.122620 -3.969744 3.219607
wb_dma_ch_arb/reg_state -0.390399 -1.384098 -2.196219 -1.221671 -1.371790 -0.814446 0.820567 1.135554 -2.072842 -2.343368 -4.218760 3.002513 4.643729 0.996352 -3.833777 2.599709 0.700056 1.551234 -0.273364 -3.749219
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 0.786072 3.732790 -1.761911 -1.454337 1.709677 1.925341 -1.653072 3.786891 -0.500543 1.787974 -0.714995 -0.320458 5.151378 2.019938 -1.473758 -2.149632 -0.376829 1.147043 -0.210613 -0.681312
wb_dma_ch_sel/assign_153_req_p0/expr_1 0.088222 2.590154 -0.746326 1.121788 -1.630216 -0.088550 -0.284100 0.412147 -0.678957 -0.541826 -1.997676 -2.205894 -2.041258 -1.533406 1.016560 0.839535 2.609930 -1.101997 3.174117 -0.897704
wb_dma_wb_mast -1.193035 -1.876967 -0.702510 2.039792 -1.361876 -2.179898 -1.802175 0.650863 -4.583207 0.315593 -6.175731 -1.270039 -1.705812 2.779758 -2.751106 -1.225128 -0.183127 -3.195829 -5.255516 1.792587
wb_dma_ch_sel/assign_124_valid 0.807610 2.680636 -0.888479 -0.464112 -0.384197 1.187534 1.035759 1.289729 0.868557 -0.102987 -1.739109 -2.018410 -1.738082 -1.752007 2.774559 1.246862 2.589266 -0.826394 2.632468 -1.363654
wb_dma_de/always_18/stmt_1 -1.927695 -2.638969 -0.805604 2.327859 -2.188117 0.159833 -2.745696 -1.532116 -3.088634 0.351636 -1.534064 -1.333182 -1.849667 0.730180 -2.759757 1.250342 3.913309 -1.866332 0.341707 1.896905
wb_dma_ch_rf/wire_ch_csr_dewe 4.935788 -2.073581 -1.270099 -2.067140 2.734541 3.378004 -0.449970 5.099223 0.714391 2.138989 -5.706524 -0.401102 1.660650 2.059091 1.528432 1.654623 0.131830 -1.242627 1.439893 -0.222658
wb_dma_ch_pri_enc/input_pri2 1.816583 -1.038063 0.263812 -1.790916 0.708262 1.458398 0.178636 0.612434 1.135796 -0.593564 -1.401811 1.835737 -0.987888 -0.868350 1.081503 2.575270 1.274805 -0.339062 2.103122 -0.886739
wb_dma_ch_pri_enc/input_pri3 1.738896 -0.982754 0.219233 -1.739526 0.637901 1.370965 0.149057 0.584951 1.032871 -0.577693 -1.410813 1.780306 -0.898867 -0.837349 1.033027 2.444639 1.284147 -0.379711 1.982948 -0.825138
wb_dma_ch_pri_enc/input_pri0 0.910067 -0.816948 0.391704 -0.988147 1.949545 1.730309 0.002131 0.938484 0.800740 -0.417016 -0.013872 0.146374 -1.574746 -0.339129 -0.299205 1.564703 1.093384 0.663485 1.634485 -2.062972
wb_dma_ch_pri_enc/input_pri1 1.933476 -0.376449 0.670391 -1.090159 1.422285 1.106114 -0.056696 0.530210 0.007874 -0.439209 -0.498319 4.442560 -0.533692 -1.989605 0.377660 0.518317 -0.483060 -0.725140 0.658554 -0.056457
wb_dma_wb_if/input_slv_pt_in -1.021063 -1.727506 0.157847 0.672935 -0.014572 -2.179945 -0.429337 0.213392 -1.746615 -1.082943 -2.155202 -0.329277 -2.381165 0.051244 -1.408140 -1.311776 -0.867773 -1.635601 -3.585755 0.299557
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.677970 -0.660666 -1.077479 0.989387 -1.851604 -1.146616 1.989031 -0.996901 0.612991 0.074344 0.289335 0.431537 -0.195686 -0.751996 2.443630 1.727690 0.143297 -0.546949 1.352120 0.197469
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 1.119034 1.926289 -2.284516 0.065058 -0.052546 1.650410 1.383142 2.615919 -0.975227 -0.782522 -1.291440 2.621987 0.425900 -2.868818 2.212684 1.254321 1.284002 -0.879529 2.733204 -2.160812
wb_dma/wire_de_adr1_we -0.701330 -0.086562 0.024316 1.744326 -1.161751 -1.151564 -1.482421 -0.598341 -1.625813 -0.546889 -0.267648 -0.346584 -0.404865 0.140825 -1.769480 -0.386298 0.151244 -0.239919 1.009852 0.235469
wb_dma_ch_sel/assign_6_pri1 1.948894 -0.299372 0.621735 -1.063253 1.497577 1.166199 -0.058176 0.624612 0.029248 -0.457084 -0.422494 4.405658 -0.602870 -2.024746 0.378925 0.502348 -0.496561 -0.671503 0.821183 -0.131881
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 0.889500 -0.821572 0.376334 -0.961810 1.932788 1.722722 -0.001983 0.926527 0.796240 -0.399339 -0.015187 0.158276 -1.524088 -0.328079 -0.306505 1.550445 1.072095 0.624324 1.601765 -1.986680
wb_dma_ch_sel/assign_129_req_p0/expr_1 -0.111244 2.443019 -1.249292 1.666903 1.594722 1.199477 -2.533816 3.357271 -1.354085 -0.350824 -0.944824 -4.787904 0.511592 0.239024 -3.688322 -2.347858 1.292551 1.012106 2.506336 -2.854061
wb_dma_rf/wire_csr -2.419013 -0.118756 0.858416 0.904473 0.185625 -0.641694 -0.205698 0.493366 0.595295 1.600824 0.202198 0.786358 -0.542077 -0.316079 -0.863805 -1.020472 -0.543255 -1.503173 -2.074770 2.228193
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -0.715536 -0.602103 -0.997270 0.983160 -1.871693 -1.180950 1.956519 -1.077488 0.545717 0.089778 0.337528 0.383465 -0.150624 -0.687117 2.279924 1.594447 0.101077 -0.464889 1.181378 0.237644
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 0.324527 -2.514079 -1.634472 -1.690419 0.709790 -2.399242 -1.330529 -0.813592 1.411052 -0.891594 -1.731525 3.710352 -0.140601 -2.910369 2.305766 1.320084 0.052479 -2.300478 1.240891 2.432232
wb_dma_ch_sel/always_37/if_1 -0.292261 4.906112 -0.498180 -3.338817 -1.479286 -2.395382 4.007068 -1.898605 0.410025 -0.434479 -3.047779 -0.519828 2.922852 -0.268929 -0.229795 -1.843567 -1.211633 0.886900 -2.849980 -2.536351
wb_dma_de/always_6/if_1/cond 1.504518 1.039882 -0.988043 -1.524624 2.127192 -0.894687 -4.657434 1.732280 2.437572 -0.278997 -2.339466 -2.716113 -1.691149 -2.531126 1.593193 -1.289109 1.522978 -2.498866 4.465114 2.410659
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 0.774910 4.028789 -1.977594 -1.516938 1.607207 1.948177 -1.625734 3.944899 -0.625328 1.805963 -0.876181 -0.533540 5.354454 2.007645 -1.444694 -2.249744 -0.261971 1.133821 -0.257612 -0.838949
wb_dma_ch_rf/always_8/stmt_1 -0.864752 3.636354 2.184436 -0.666792 -0.300755 -3.248071 2.506326 -3.232591 -0.159603 0.625293 -2.546074 -1.958194 -2.379695 -0.758767 -2.835412 -3.771725 -1.778214 -0.954103 -1.868089 -0.942352
wb_dma_ch_sel/assign_108_valid 0.791574 2.822637 -0.901364 -0.614353 -0.542846 1.015889 1.106078 1.191710 0.769435 -0.058007 -1.986974 -1.891651 -1.547033 -1.679975 2.755830 1.191350 2.587881 -0.897128 2.265571 -1.195126
wb_dma_ch_pri_enc/wire_pri9_out 1.865828 -0.253601 0.653817 -1.025995 1.412999 1.083002 -0.102166 0.589952 -0.055443 -0.410124 -0.402575 4.272530 -0.520213 -1.951524 0.323221 0.399259 -0.502370 -0.687887 0.611467 -0.061970
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.686275 -1.769985 0.764290 -2.445022 -1.005326 0.970464 0.667643 -0.084845 -0.066803 -2.896779 -1.437653 1.657051 -0.860355 -0.711672 0.769682 2.040395 1.175140 -0.621319 0.314959 -1.155223
wb_dma_ch_sel/wire_pri2 1.874398 -1.030115 0.241367 -1.846523 0.651636 1.442659 0.177006 0.604294 1.101829 -0.624662 -1.431618 1.956593 -0.910035 -0.926361 1.155574 2.616230 1.314098 -0.396815 2.089766 -0.810738
wb_dma_ch_sel/wire_pri3 1.873028 -1.027500 0.257409 -1.846204 0.723794 1.463524 0.151029 0.635484 1.143743 -0.617367 -1.404431 1.916135 -0.935439 -0.886728 1.155829 2.610565 1.278739 -0.367837 2.142458 -0.874258
wb_dma_ch_sel/wire_pri0 0.942526 2.071610 -1.591047 -0.757023 2.380410 3.535908 -0.548120 4.204284 -0.649495 -0.832260 -1.198132 -2.049665 -0.509567 -0.649524 -0.648682 0.787459 2.806725 0.920588 2.935023 -4.449151
wb_dma_ch_sel/wire_pri1 1.843292 -0.235229 0.641862 -1.047820 1.478558 1.060894 -0.086241 0.557985 -0.099394 -0.412422 -0.438943 4.394289 -0.491105 -1.995615 0.254514 0.376084 -0.549858 -0.735135 0.509108 -0.046316
wb_dma_de/always_4/if_1/if_1/cond/expr_1 1.519072 3.345739 0.250364 -1.532086 1.490834 2.271808 -0.833034 2.164013 0.358600 -0.146221 -2.091192 -2.289788 -1.621267 -1.065328 0.490287 -0.365672 2.423372 -0.340856 1.232307 -1.505387
wb_dma_rf/input_ptr_set 1.859027 -1.028337 0.196514 -1.818304 0.705700 1.452320 0.156369 0.665646 1.158961 -0.610576 -1.440294 1.915947 -0.953602 -0.924188 1.183779 2.583966 1.293569 -0.413154 2.194656 -0.862968
wb_dma_rf/always_2/if_1/if_1 -0.574391 3.106233 2.763163 1.213968 -1.114704 -0.934202 4.035089 0.638940 -0.308811 1.894442 -2.811491 1.424058 -3.214690 -1.781054 0.858412 -2.578004 -2.447546 -3.188733 -2.092972 1.548411
wb_dma_de/assign_77_read_hold 0.051076 0.707249 0.475277 0.752636 0.783471 -0.406680 -0.234989 -0.101979 -1.174179 0.210144 0.995450 2.601835 0.406143 -1.108184 -0.828596 -2.179612 -1.910051 -0.348627 -1.605613 0.850127
wb_dma_pri_enc_sub/input_valid 0.052082 0.693351 0.496430 0.766845 0.726342 -0.411017 -0.210612 -0.133406 -1.170051 0.191653 0.971567 2.489955 0.444759 -1.020239 -0.830420 -2.195360 -1.884050 -0.347059 -1.628774 0.848177
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.945382 -0.341523 0.741815 -1.072384 1.505025 1.098286 -0.074818 0.531355 -0.013194 -0.426590 -0.368146 4.526908 -0.581031 -2.005984 0.339322 0.424998 -0.608972 -0.711552 0.628715 -0.002173
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 0.961766 0.994526 -2.988271 -0.194305 2.646460 3.428601 -0.664461 5.613747 -0.417925 -0.721515 -1.051409 -2.374804 2.386852 -0.044502 -1.798736 0.085430 1.639454 1.574723 3.481475 -4.898359
wb_dma_ch_rf/always_27/stmt_1 -0.468946 2.784980 -1.266544 0.008536 2.229887 -2.867074 -1.883880 -0.497301 -0.226233 0.607518 -3.518799 1.102195 -1.504862 -2.463801 0.977366 0.318756 1.240671 -0.183818 -0.149075 0.578289
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -1.033528 -3.121074 -0.484881 -0.422624 -0.356706 -2.244470 -0.281721 1.566619 -3.371814 -1.325149 -4.210171 -2.575785 3.743925 2.116617 -4.860610 -5.961664 -2.222368 -2.248928 -9.115134 2.243498
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 0.424284 -3.163241 -1.883146 -2.540073 0.237163 -1.869102 -1.232922 -0.562937 2.506575 -1.109643 -2.802336 1.410387 -0.635321 -1.905591 2.956704 3.282685 1.799418 -1.985039 2.634189 1.629305
wb_dma_ch_sel/wire_valid -3.703430 1.383316 -2.171613 -0.889178 -1.515670 -0.644323 1.144334 -1.104044 -1.296770 2.192269 -2.991749 1.283594 2.938262 0.381718 -2.615350 0.869069 2.704591 -0.764459 -3.948165 -0.249656
wb_dma_ch_sel/assign_162_req_p1/expr_1 0.109383 0.749691 0.465851 0.769272 0.836996 -0.343402 -0.212643 -0.023706 -1.132514 0.180354 1.004508 2.607033 0.389368 -1.115124 -0.788472 -2.132844 -1.825218 -0.308663 -1.467814 0.760670
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 0.860946 -0.813154 0.420347 -0.959663 1.891552 1.677064 -0.018465 0.924737 0.794869 -0.412805 -0.048953 0.066894 -1.542468 -0.288125 -0.333119 1.474718 1.106851 0.649759 1.523402 -1.998253
wb_dma_de/wire_chunk_cnt_is_0_d 1.690161 4.102948 0.516446 -0.708083 2.214801 2.008526 -1.088655 2.249460 -0.721919 0.066365 -1.129252 0.245864 -1.160185 -2.293550 -0.107128 -2.420742 0.669068 -0.758516 0.127988 -0.653560
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 1.656264 -1.827479 0.790310 -2.416387 -1.094105 0.965034 0.757244 -0.113912 -0.131096 -3.005706 -1.318585 1.521021 -0.779543 -0.601707 0.741623 2.076616 1.207230 -0.542691 0.191148 -1.259738
wb_dma_ch_sel/assign_109_valid 0.838691 2.715694 -0.847009 -0.650352 -0.391192 1.135718 1.154644 1.150915 0.906940 -0.039470 -1.857738 -1.891964 -1.776929 -1.752058 2.836784 1.292382 2.629156 -0.879663 2.377556 -1.245062
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.815308 -0.228472 0.592000 -1.023006 1.258683 0.976662 -0.049522 0.493815 -0.164788 -0.400239 -0.519356 4.342034 -0.361330 -1.918686 0.312900 0.317929 -0.566813 -0.730710 0.453265 0.060006
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.787199 2.188405 -1.482769 4.547863 -4.034880 -2.388980 0.786227 0.707426 -1.758937 -1.166286 0.013174 -2.103075 -1.693409 -2.182606 1.081493 -1.477250 -0.951198 -2.166899 7.198248 -0.413682
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.291277 1.066114 -4.242936 3.120976 -2.132059 -0.543420 -0.182977 3.002469 -2.158548 -0.757813 -1.141032 -2.414014 3.156320 -0.288043 -0.849963 -0.118886 0.965046 0.147976 3.721709 -2.350925
wb_dma_de/assign_75_mast1_dout 2.422473 -4.043024 -1.160304 -0.797730 2.144433 0.592803 -2.472778 1.963797 1.263431 1.876232 -1.289813 -0.556541 2.145485 2.092138 0.664179 -0.183889 -1.227868 -1.189709 0.325249 2.876365
wb_dma/constraint_csr -0.328579 1.705904 1.873240 0.084140 0.369842 -0.933022 -0.539683 -1.548531 0.608399 0.877301 0.393674 -2.195009 -1.631858 0.172139 -0.265477 -2.257050 -0.471603 -0.307304 -2.068043 1.709537
wb_dma_ch_rf/always_5/if_1 -0.135229 -1.321083 0.596498 -0.921036 -1.118903 -0.547451 0.173070 -2.031752 -1.486215 -0.931894 -1.259360 -0.943419 -0.086576 1.235337 -0.612295 -0.549560 -0.186738 -0.090546 -2.932666 0.280794
wb_dma_ch_pri_enc/wire_pri21_out 1.842855 -0.261492 0.685418 -0.997137 1.487752 1.066394 -0.079199 0.538114 -0.136942 -0.405043 -0.401937 4.459290 -0.475509 -1.992005 0.228896 0.320156 -0.596495 -0.738389 0.461336 -0.031990
wb_dma_ch_sel/assign_157_req_p0 0.050129 2.526496 -0.707273 1.156004 -1.542657 -0.025695 -0.426124 0.493062 -0.808821 -0.558412 -1.984125 -2.292596 -2.158381 -1.467531 0.808961 0.867370 2.746233 -1.004567 3.264580 -1.022282
wb_dma_wb_mast/assign_1/expr_1 1.700802 -4.101243 -2.233355 2.210833 1.886541 -0.947027 -4.169074 2.859896 -1.304453 1.395161 -0.567994 1.009428 4.679996 1.470373 -2.902022 -3.095822 -3.626220 -1.175579 0.928553 2.977474
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.609739 2.278692 -2.999496 1.147868 -1.284856 0.774426 1.353593 2.284406 -0.838623 -0.344426 -0.851072 -1.809407 0.826543 -1.039202 1.931635 0.882755 1.879772 -0.203098 2.606712 -2.269829
wb_dma_de/reg_mast1_adr -3.144108 -0.101670 -3.140632 -0.301238 1.150215 -2.510388 3.294660 -0.045348 0.622941 -0.206586 -0.558619 2.060272 1.957363 -0.906878 0.184496 1.727028 -0.312774 1.253460 -0.417566 -3.190893
wb_dma_ch_pri_enc/wire_pri17_out 1.945943 -0.283817 0.615941 -1.086908 1.360545 1.093096 0.007934 0.549933 -0.040962 -0.472544 -0.466358 4.458296 -0.463042 -2.009003 0.428785 0.543103 -0.488233 -0.751096 0.704156 -0.066473
wb_dma_ch_sel/assign_141_req_p0/expr_1 0.126447 2.374439 -0.641227 1.022811 -1.577615 -0.066554 -0.228810 0.384223 -0.665932 -0.571451 -2.032880 -2.131071 -2.144301 -1.482405 0.969130 0.956891 2.611138 -1.070123 3.216386 -0.978354
wb_dma_ch_sel/input_ch2_csr 0.543190 0.355425 -1.215841 1.220387 -1.377253 -1.539266 -2.598005 -0.803184 -0.933618 1.082091 -2.763751 -2.746086 2.063637 0.755790 1.435943 -0.184511 1.801042 0.603728 -4.874511 3.678917
wb_dma_ch_rf/assign_13_ch_txsz_we 0.278113 1.161677 0.663828 -4.126017 2.245591 0.563634 -4.035604 0.645125 1.319080 -1.158233 -3.047917 -2.251480 -1.223564 -0.304390 -2.523706 -0.508590 2.889191 -0.650720 0.693988 -0.141956
wb_dma_ch_sel/assign_130_req_p0 -0.138662 2.282054 -1.224668 1.662697 1.571101 1.150684 -2.534225 3.345818 -1.399624 -0.348084 -0.913612 -4.729165 0.561683 0.291542 -3.735415 -2.384827 1.208605 0.996160 2.417049 -2.808172
wb_dma_ch_arb/always_1/if_1/stmt_2 -0.388621 -1.319612 -2.308034 -1.134894 -1.188872 -0.868976 0.931414 1.215985 -2.085098 -2.313913 -4.136107 3.120372 4.556252 0.803945 -3.566862 2.528156 0.593239 1.516656 -0.279219 -3.806709
wb_dma_ch_sel/assign_106_valid 0.806239 2.797051 -0.816882 -0.468302 -0.382784 1.179496 1.039062 1.266790 0.862253 -0.060009 -1.693028 -2.122900 -1.744144 -1.707190 2.739663 1.195052 2.623023 -0.804730 2.561430 -1.351205
wb_dma_ch_pri_enc/wire_pri28_out 1.785296 -0.261513 0.666017 -1.001865 1.174948 0.929242 -0.009004 0.407625 -0.173853 -0.410446 -0.473853 4.410005 -0.339929 -1.895992 0.326054 0.291789 -0.617796 -0.736652 0.358435 0.112689
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 0.865648 -0.776110 0.388782 -0.941671 1.924404 1.696041 -0.025549 0.900973 0.762852 -0.389930 -0.048078 0.071822 -1.519221 -0.300301 -0.336894 1.492386 1.045423 0.653537 1.577337 -1.989538
wb_dma_ch_rf/always_10/if_1/if_1/block_1 1.109548 1.927357 -2.299473 0.189266 -0.062693 1.714143 1.437505 2.671937 -0.952491 -0.731803 -1.176217 2.585832 0.343682 -2.955962 2.263442 1.274160 1.236440 -0.898579 2.963389 -2.250349
wb_dma_ch_rf/always_11/if_1/if_1 0.979951 2.639548 -0.997521 0.040391 3.141935 3.129573 -0.733411 3.937566 -1.784277 -0.600993 -0.088550 0.747964 -0.100683 -1.762964 -1.462361 -1.395105 0.792262 0.588255 1.281147 -3.473633
wb_dma_wb_if/wire_slv_adr -0.382673 3.996270 0.274394 -0.289426 -5.093110 -4.194957 -1.300324 -0.191470 -1.564930 -1.382843 -2.490529 0.282970 4.796746 0.166289 0.326875 -4.903406 -4.029284 -2.396065 -2.238064 4.261155
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 1.431872 0.158229 -0.992968 1.579771 0.253642 1.840958 0.588366 0.438155 -0.176854 3.077505 0.751461 -1.045057 1.234673 0.902075 1.448007 -0.313428 -0.062290 -0.163513 -0.148699 0.529621
wb_dma_ch_sel/input_ch1_csr 0.683120 0.301841 -1.384323 1.361498 -1.156181 -1.241578 -2.479411 -0.717197 -0.708942 1.282975 -2.335780 -2.835466 2.091978 0.736581 1.662879 0.032012 1.893706 0.809813 -4.536072 3.457490
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 0.097094 0.695441 0.494108 0.755570 0.812693 -0.320624 -0.222646 -0.055842 -1.161562 0.184049 1.036746 2.637685 0.413992 -1.133423 -0.837569 -2.137754 -1.886701 -0.323662 -1.500082 0.782886
wb_dma/wire_pt1_sel_i 2.384125 -4.756109 -2.685884 -0.159508 2.343321 0.605263 -2.530858 3.619091 1.403042 1.828393 -1.066156 -1.157500 4.876101 2.515997 -0.451934 -0.789216 -2.138530 -0.511746 1.309036 2.048146
wb_dma_ch_sel/always_47/case_1/stmt_1 -1.192044 1.796668 -1.321614 -0.440076 1.852096 -0.656938 -0.476684 -0.399499 0.514966 0.098831 0.719353 1.171264 0.393102 -0.851013 0.781020 1.422972 1.288616 2.160221 -0.182437 -1.323724
wb_dma/wire_pt1_sel_o -0.553999 -0.309974 1.365586 0.074068 0.295180 -0.143945 0.231051 -0.579093 -2.319217 -0.730513 -2.648240 0.167865 2.082483 -0.476018 -2.995837 -2.738593 -0.133470 -1.336304 -6.852017 1.323729
wb_dma_ch_sel/assign_127_req_p0/expr_1 0.918783 2.067905 -1.613136 -0.705560 2.259986 3.508242 -0.549911 4.126388 -0.673078 -0.817254 -1.188472 -2.029271 -0.463769 -0.677893 -0.591096 0.777779 2.797076 0.884204 2.924516 -4.362128
wb_dma_ch_pri_enc/inst_u16 1.816635 -0.197602 0.656144 -1.005245 1.216848 0.938562 -0.026054 0.491377 -0.123989 -0.417460 -0.481401 4.322937 -0.377495 -1.939544 0.334670 0.325179 -0.565894 -0.750526 0.458487 0.092240
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -0.753100 -0.058279 -0.067790 1.781527 -1.181146 -1.132921 -1.467994 -0.585259 -1.593018 -0.515270 -0.174518 -0.353577 -0.405151 0.038762 -1.682422 -0.340045 0.168273 -0.239987 1.152029 0.178182
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -1.270447 -0.284855 1.768585 0.652237 -1.315270 -0.460911 -1.737606 -1.638900 -1.667413 -0.938424 0.306899 0.088375 -0.569272 1.356665 -4.835171 -0.208409 0.273740 0.664988 0.535887 -0.802656
wb_dma_ch_sel/always_48/case_1 -0.477701 -1.526058 -2.141036 -1.241809 -1.347605 -0.897968 0.955510 1.035001 -2.084010 -2.323028 -4.210147 3.105883 4.602080 1.031551 -3.890638 2.548791 0.578592 1.495241 -0.466520 -3.724808
wb_dma_ch_sel/input_ch7_csr -0.175571 0.028717 0.042978 -0.394458 -2.021441 -0.616120 -1.123103 -1.161498 -1.714391 -0.243172 -2.883194 -2.307917 1.466143 1.429468 -0.821202 -0.284116 2.075079 0.211688 -6.092359 1.709070
assert_wb_dma_rf/input_ch0_txsz 0.259664 0.779697 1.159750 -1.842539 -0.152988 -1.567907 -2.307429 -2.871628 -0.912100 -2.193548 -1.083795 0.155508 -1.223087 -0.216372 -0.459507 -0.206664 0.052823 -0.450203 -0.404502 0.399027
assert_wb_dma_rf 0.188044 0.768295 1.125390 -1.882163 0.077044 -3.177525 -2.657304 -2.986034 -2.319918 -3.494890 -2.330664 0.293269 -1.100922 0.382816 -0.153544 -0.664766 -0.702723 -0.069493 -3.264545 0.554448
wb_dma_ch_rf/reg_ch_am0_r 1.431131 0.158681 -0.964438 1.532647 0.183756 1.784903 0.635867 0.447942 -0.191955 2.982447 0.695864 -1.033786 1.215313 0.878990 1.442981 -0.307435 -0.063297 -0.195858 -0.128914 0.544266
wb_dma_ch_rf/always_4/if_1 -0.518672 -1.540733 3.002236 -2.384235 -1.429708 0.089900 0.225872 -2.243971 -0.925061 -0.693634 -2.932703 -0.951546 -0.637030 1.951172 -1.212674 -0.842923 0.073356 -1.158640 -7.145728 2.002134
wb_dma_de/always_4/if_1/if_1/stmt_1 1.523516 3.444287 0.170113 -1.530620 1.399275 2.285421 -0.862726 2.223812 0.297493 -0.107454 -2.167285 -2.289774 -1.578965 -1.121190 0.576693 -0.430224 2.474095 -0.450001 1.248952 -1.423131
wb_dma_de/always_14/stmt_1/expr_1 1.178131 1.748324 -2.159685 0.114631 0.027685 1.604737 1.391488 2.540252 -0.807184 -0.737630 -1.181308 2.709688 0.225917 -2.932984 2.259999 1.295830 1.130715 -0.944361 2.931141 -2.075956
wb_dma_de/wire_use_ed 5.604468 4.924012 -1.322422 -1.435895 -0.973790 5.700401 1.778074 6.245809 0.529981 3.110407 -3.218459 -1.672424 4.046804 2.306504 5.532682 1.197840 0.625535 0.251267 2.141216 -0.561905
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -2.663006 1.690172 1.137021 0.161593 -0.306083 -2.813980 2.344223 -1.219531 -0.256641 1.169992 -2.648097 0.643318 -1.285956 -1.098385 -3.285823 -2.560323 -1.733943 -1.941873 -2.025210 -0.314713
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.785369 -0.181987 0.611303 -1.055403 1.175763 0.912501 -0.012617 0.460113 -0.149819 -0.455248 -0.548007 4.363882 -0.330744 -1.914731 0.356354 0.314856 -0.545343 -0.810499 0.385456 0.122167
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.573557 2.228935 -3.006459 1.163900 -1.319699 0.711562 1.359177 2.273690 -0.836147 -0.330764 -0.880771 -1.738439 0.783175 -1.093050 1.979845 0.912717 1.879875 -0.247941 2.699060 -2.207710
wb_dma_ch_sel/always_7/stmt_1/expr_1 1.865226 -3.896344 -0.502846 -2.634560 2.023236 0.853867 -1.543643 0.931618 1.814428 -0.221760 -2.253825 0.805217 -0.269520 0.062870 0.784661 2.335759 1.315721 -0.956213 0.891799 0.857149
wb_dma_ch_sel/input_nd_i 0.962536 1.966754 -1.522124 -0.853200 2.430670 3.616951 -0.518771 4.117899 -0.587131 -0.849622 -1.209705 -1.889947 -0.595176 -0.657098 -0.660739 0.879239 2.811148 0.946307 2.931507 -4.471585
assert_wb_dma_ch_sel/input_req_i 0.868894 -0.811668 0.422718 -0.960910 1.990149 1.770636 -0.013452 0.930991 0.786947 -0.438683 -0.030810 0.083939 -1.588828 -0.305602 -0.302344 1.525649 1.114171 0.659402 1.643090 -2.066183
wb_dma_ch_rf/reg_ch_rl -0.969460 0.963804 0.701632 1.048574 -1.599698 -2.042430 1.520028 -2.507863 1.228448 0.966458 0.730029 -1.691214 -1.784652 -0.588817 2.131405 -0.412485 -0.286851 -0.787985 -0.604568 1.835247
wb_dma_de/reg_paused -2.396653 -0.202701 0.776956 0.901168 0.154291 -0.639191 -0.258782 0.490732 0.562199 1.525910 0.131650 0.809054 -0.518981 -0.305113 -0.857885 -0.922505 -0.440165 -1.443352 -2.102866 2.234890
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 1.595765 1.143466 -0.186524 -1.577821 3.426398 1.333024 -2.737064 2.415376 -0.107868 0.444765 -1.988926 -0.994392 -0.485571 -1.091669 -0.608878 -2.646993 0.725979 -1.261059 -1.279298 1.008849
wb_dma_wb_if/wire_mast_drdy -0.251583 -3.644443 -3.098641 0.028146 0.382636 2.091235 -1.483893 1.528514 -1.752172 0.452449 -2.655577 0.618709 -0.703581 -1.087189 0.357517 2.132985 4.354137 -2.788965 0.492678 1.244694
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 0.106119 -1.428270 -0.659475 0.107483 -0.061897 0.448667 2.053995 -0.160995 1.376642 -0.333669 0.340163 0.532112 -1.715258 -1.037396 2.101159 3.212242 1.173890 0.096518 2.864788 -1.765095
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 1.901111 -3.935342 -0.490920 -2.683656 2.051005 0.888665 -1.538259 0.962313 1.802797 -0.228286 -2.315934 0.782842 -0.323830 0.090222 0.764701 2.379536 1.375451 -0.923037 0.893431 0.821568
wb_dma_ch_sel/assign_100_valid/expr_1 -3.168130 3.349474 -2.324696 -1.623536 -4.538043 0.223526 -0.934085 -1.902765 -1.982378 -1.366090 -1.058146 -2.830494 2.316039 0.888330 -0.542287 1.458122 5.730743 0.312090 -1.300941 -0.449631
wb_dma_wb_if/inst_u1 -1.579937 -1.336110 0.714294 -0.696398 -1.608719 -1.150663 0.001664 -1.265042 -3.287081 -0.958234 -3.337633 -0.378404 1.931348 1.404563 -2.971482 -2.404737 -0.572895 -1.954119 -6.558040 1.632087
wb_dma_wb_if/inst_u0 -1.045343 -1.985452 -0.715998 1.968697 -1.308813 -2.242092 -1.820822 0.737386 -4.640689 0.421687 -6.533176 -1.216146 -1.794608 2.842113 -2.672143 -1.281309 -0.237388 -3.420480 -5.557760 1.962185
wb_dma_ch_sel -1.348741 0.813917 0.262974 0.244862 -1.846734 -1.649519 1.126217 -1.282084 -0.714320 1.692798 -3.937942 -1.708781 1.015637 0.570863 -2.343924 -1.185176 0.699215 -1.038758 -4.993176 1.081931
wb_dma_rf/input_de_csr_we 4.948532 -2.429664 -1.203309 -1.976873 2.771408 3.318853 -0.570702 4.998749 0.845056 2.113583 -5.427832 -0.348222 1.595377 2.070783 1.567536 1.630684 -0.035186 -1.319298 1.521517 0.050111
wb_dma_rf/wire_ch0_adr0 0.533340 3.432921 -2.284686 0.161066 -5.020434 0.133646 1.844569 -0.579636 0.372561 0.843906 0.439108 -2.147386 3.751318 0.570137 5.681601 1.165125 1.452039 0.302820 -0.277121 1.719725
wb_dma_rf/wire_ch0_adr1 -0.387073 0.892111 1.236990 -0.364771 -1.119459 -2.530774 -3.619331 -3.285307 -2.459926 -2.625537 -1.561772 -0.085650 -1.615180 -0.101376 -2.151851 -0.589782 0.238943 -0.713941 0.210514 0.527142
wb_dma_de/always_9/stmt_1/expr_1 -0.027424 1.439608 -0.759158 -0.600699 2.393433 0.487219 -2.707497 2.043799 0.151745 0.975178 -1.524688 -4.984086 -0.272052 0.534883 -0.700879 -2.924773 1.278630 -0.604745 -1.525072 0.938532
wb_dma_ch_sel/always_42/case_1/cond 1.738171 -0.334811 1.180568 -1.240635 2.004711 -0.186942 1.905651 0.091933 0.668736 1.792705 -3.652668 0.660863 -1.787938 -0.285511 1.644919 -0.277409 -0.793890 -1.300787 -3.874525 1.223977
wb_dma_wb_slv/input_wb_cyc_i -0.854299 -3.053001 -0.767161 1.587520 -1.244034 -2.176819 -0.673926 1.921123 -2.337936 -1.448434 -3.200849 -4.626843 2.431563 1.428172 -3.154466 -4.346429 -1.390708 -2.470104 -4.228253 1.853502
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 1.636009 -1.847306 0.831687 -2.407573 -1.169229 0.963113 0.766097 -0.183992 -0.111167 -3.018064 -1.263492 1.643884 -0.798308 -0.628426 0.714113 2.043328 1.138682 -0.541168 0.240296 -1.222690
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 2.089350 -0.999082 3.193161 -2.545314 0.111091 1.896834 1.978214 -0.651165 0.813490 0.365407 -2.814786 2.425116 -1.450452 1.511448 -1.739406 2.813156 0.118106 0.530837 -0.214421 -1.693041
wb_dma_de/reg_tsz_cnt 0.328923 2.228322 1.113499 -3.415867 3.156044 0.430351 -4.376162 0.853988 0.105940 -0.924956 -2.158433 0.016215 -0.905040 -1.418544 -3.491165 -2.789186 1.259414 -1.002423 -0.799405 0.453319
wb_dma_ch_sel/reg_ndr 0.940393 2.182408 -1.655082 -0.669075 2.265289 3.506311 -0.565142 4.248446 -0.665517 -0.821377 -1.253032 -2.132015 -0.432213 -0.692371 -0.602827 0.713711 2.801124 0.894995 3.075386 -4.364879
wb_dma_de/assign_83_wr_ack/expr_1 1.691816 1.340006 -0.230878 -1.413606 3.550272 1.391217 -2.761490 2.541302 -0.054702 0.489822 -1.812992 -0.822890 -0.559226 -1.409955 -0.444680 -2.670182 0.652861 -1.299820 -0.867166 0.904483
wb_dma_de/reg_de_txsz_we 1.439445 -0.003973 -0.382273 0.312206 3.513222 1.184971 -3.472311 2.739219 1.951278 1.017806 0.053539 -4.887625 -2.101823 -0.587243 0.089328 -1.923204 0.932335 -0.932599 3.536202 0.740874
wb_dma_ch_rf/reg_pointer_sr -0.105433 -1.362700 0.638772 -0.916311 -1.056553 -0.525823 0.147128 -1.997359 -1.447714 -0.900834 -1.206376 -0.924589 -0.189680 1.188404 -0.657618 -0.607725 -0.197345 -0.117908 -2.899429 0.313757
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 0.886968 -0.776824 0.413413 -0.963802 1.923181 1.692685 -0.000725 0.919280 0.807357 -0.428024 -0.050201 0.139142 -1.555593 -0.321147 -0.331955 1.512373 1.076689 0.665181 1.537901 -1.988428
wb_dma_rf/input_de_adr1_we -0.751556 -0.109999 0.021994 1.728890 -1.173256 -1.189577 -1.497024 -0.616546 -1.616546 -0.527600 -0.198107 -0.355327 -0.431529 0.136310 -1.760173 -0.387646 0.129461 -0.224733 0.969994 0.233877
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 1.257267 3.891225 -1.880916 -2.955175 2.649598 2.792753 -0.389528 4.393153 0.860754 2.185907 -0.503366 -0.284735 5.613278 1.920523 -0.042329 -2.041450 -0.572222 1.304113 -1.107112 -0.876155
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.834850 -0.307887 0.670512 -1.035382 1.429754 1.090739 -0.031646 0.497473 -0.023044 -0.449081 -0.417764 4.263169 -0.501306 -1.894595 0.291096 0.393245 -0.534300 -0.687802 0.524676 -0.078701
wb_dma_ch_sel/always_43/case_1/cond 0.261825 2.015039 1.013410 -3.471521 3.162493 0.391312 -4.314038 0.764670 0.097830 -1.068611 -2.057292 0.163541 -0.830662 -1.444163 -3.515298 -2.536076 1.320148 -0.856137 -0.699590 0.308740
wb_dma_ch_rf/reg_ch_adr0_r -0.835719 2.612550 -1.108745 -1.629328 -5.508254 -0.625368 4.218388 -1.384453 -0.994441 -1.329104 -0.460306 -1.364021 3.163597 0.995669 3.728197 0.116053 0.523785 -0.450138 -3.934318 -0.107113
wb_dma_ch_pri_enc/input_valid 0.067562 0.743720 0.538708 0.767102 0.797389 -0.388966 -0.246954 -0.112301 -1.165854 0.203340 1.030043 2.649449 0.379000 -1.093046 -0.858795 -2.244490 -1.949596 -0.343190 -1.598908 0.847030
wb_dma_ch_pri_enc/reg_pri_out1 1.883393 -0.231895 0.681724 -1.041481 1.460270 1.065930 -0.068068 0.561766 -0.152803 -0.431400 -0.397195 4.503619 -0.453668 -1.969476 0.216107 0.300320 -0.619351 -0.719366 0.490277 -0.049188
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -1.309474 -2.625209 -0.789670 0.609203 -1.153104 1.241036 -1.371372 -0.980182 -1.619073 0.812782 -1.336517 -1.073564 -1.381909 0.734354 -1.172789 1.524676 3.741287 -1.673611 -0.865336 1.799210
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.650900 -0.581832 -0.984965 0.941759 -1.745805 -1.089920 1.863659 -0.941979 0.537051 0.060747 0.336943 0.390767 -0.211518 -0.676360 2.232309 1.572833 0.139598 -0.491292 1.229461 0.154901
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 1.142543 -0.029128 1.409873 0.037444 -0.173846 0.043925 2.201511 -0.234012 0.035931 1.468697 -2.233242 0.444464 -0.608309 1.113047 0.394400 0.455882 -1.251373 -0.054199 -1.781349 0.096258
wb_dma_ch_arb/always_2/block_1/case_1/if_2 1.095548 -0.985707 2.815165 -2.528815 -0.552645 1.236720 0.187383 -1.157532 -1.457961 -3.143701 0.290671 4.497746 -0.428419 -0.628236 -3.101344 -0.103245 -0.560829 -0.078596 -1.531995 -1.368168
wb_dma_ch_sel/input_req_i 1.314396 -2.851961 -0.571761 -2.256182 -0.151483 -2.028846 1.050595 -0.841296 2.346688 0.362596 -4.792456 1.598443 -1.003418 -0.708301 3.203413 3.416507 0.420013 -1.953437 0.790338 1.602263
wb_dma_rf/assign_4_dma_abort/expr_1 1.158059 1.939300 -2.228394 0.110523 0.014529 1.672626 1.324371 2.694528 -0.911571 -0.734688 -1.299820 2.527362 0.333255 -2.943009 2.193099 1.161162 1.238227 -0.914007 2.950529 -2.177904
wb_dma_rf/always_1/case_1/stmt_8 -0.837604 5.588795 0.644512 -1.942099 -0.642817 0.611969 1.396595 1.970116 0.143129 -0.614254 0.921951 -1.463149 -0.116648 -0.240455 2.852623 -2.432956 -0.291224 0.073294 -1.572222 0.184138
wb_dma_ch_rf/wire_ptr_inv 0.169338 -0.888602 2.163795 -1.945634 1.650163 2.268226 -0.277553 -0.198629 0.617123 -0.859431 0.602420 0.438662 -1.626529 0.993138 -3.507349 1.554349 1.163126 1.608985 0.982038 -3.021646
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 1.554722 1.448467 -0.713146 0.725222 -0.625177 0.066970 -0.761343 1.046617 -0.983023 0.188334 -0.285207 3.618377 1.438625 -2.283501 1.088062 -1.477490 -1.204555 -1.767405 1.491113 1.818859
wb_dma_ch_sel/assign_138_req_p0 0.045513 2.571372 -0.756724 1.069807 -1.597123 -0.095531 -0.311331 0.455086 -0.748740 -0.589925 -2.083901 -2.180083 -2.085757 -1.505691 0.983737 0.852640 2.677660 -1.120031 3.197150 -0.979068
wb_dma_rf/always_1/case_1/stmt_1 -2.383410 -0.190839 0.833480 0.909287 0.207106 -0.674947 -0.194799 0.438617 0.619058 1.551681 0.211922 0.777247 -0.581255 -0.328067 -0.839300 -1.020162 -0.549590 -1.489091 -2.069146 2.212662
wb_dma_rf/always_1/case_1/stmt_6 -1.487313 1.055605 -0.529537 0.344391 -2.847757 -2.051310 2.473781 1.155921 -1.721693 -1.045833 0.273618 -2.033599 1.709138 0.812015 -2.130905 -4.716393 -2.461400 -0.260792 -0.129346 -0.003273
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.285919 0.964832 -4.157756 3.054762 -2.102421 -0.554820 -0.285405 2.973204 -2.275723 -0.793934 -1.299103 -2.473089 3.228600 -0.162989 -1.133445 -0.183567 0.957401 0.199354 3.534341 -2.353128
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 0.878393 -0.806029 0.423539 -0.932550 1.947282 1.707137 0.023701 0.946312 0.795228 -0.419846 0.000100 0.171022 -1.560719 -0.336511 -0.278295 1.520907 1.082471 0.639626 1.605010 -2.024935
wb_dma_ch_sel/always_43/case_1 0.332236 2.016537 1.025270 -3.299001 3.048963 0.350518 -4.326687 0.733304 0.114454 -0.969996 -2.073055 0.043424 -0.801965 -1.360058 -3.419751 -2.685257 1.175753 -0.967477 -0.714138 0.522378
wb_dma_ch_sel/assign_9_pri2 1.830680 -1.020264 0.233286 -1.818828 0.578056 1.399250 0.155183 0.568774 1.111350 -0.625654 -1.464825 1.949143 -0.878973 -0.873783 1.172058 2.559066 1.294429 -0.450840 2.063302 -0.703636
wb_dma_pri_enc_sub/always_1/case_1 1.884125 -0.317764 0.670039 -1.091354 1.321099 1.044230 -0.047597 0.511174 -0.060529 -0.440401 -0.475691 4.486187 -0.442765 -1.971861 0.353318 0.414931 -0.573335 -0.747697 0.533639 0.035543
wb_dma_rf/always_2/if_1 -0.715569 3.230968 2.628797 1.387829 -1.154767 -0.766577 3.965648 0.794263 -0.333104 1.996891 -2.686369 1.407191 -3.041050 -1.824611 0.939267 -2.613116 -2.325294 -3.152332 -2.119815 1.624497
wb_dma/wire_dma_abort 1.268876 1.892988 -2.264830 0.023907 0.118891 1.787665 1.361269 2.753628 -0.875096 -0.745454 -1.313007 2.729682 0.273924 -3.027068 2.237384 1.320539 1.291876 -0.929952 3.047246 -2.264825
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 0.306718 -3.166134 -2.025889 -2.528576 0.210790 -2.032881 -1.233907 -0.645657 2.497542 -1.182374 -2.695007 1.382333 -0.597030 -1.988441 2.984644 3.332146 1.821766 -1.922155 2.705781 1.582188
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.723266 -1.880625 0.847033 -2.495316 -1.011089 1.000425 0.764895 -0.153817 -0.067685 -3.042740 -1.341862 1.685325 -0.856695 -0.661923 0.730184 2.136416 1.183776 -0.562807 0.252872 -1.267264
wb_dma_wb_if/input_wb_stb_i -0.651401 1.185045 -2.780746 4.527775 -3.055564 -1.405497 -0.819666 1.236018 -1.209641 -0.358490 0.561108 -1.805857 -0.229429 -1.833040 1.385352 0.219640 0.554035 -1.458102 6.999877 -0.126380
wb_dma_rf/input_de_txsz 0.777537 0.623882 -0.455850 -1.539725 4.113350 2.068431 -2.772810 2.956594 0.792522 0.499993 -1.699627 -4.960054 -1.530258 0.367354 -1.143693 -1.516549 2.304956 -0.025252 -0.126902 -0.953871
wb_dma_ch_pri_enc/wire_pri3_out 1.858000 -0.222868 0.647074 -0.995785 1.409796 1.072963 -0.065486 0.580307 -0.098770 -0.442766 -0.417189 4.386014 -0.451245 -1.986335 0.285272 0.334864 -0.602551 -0.719307 0.538346 -0.033119
wb_dma_ch_sel/wire_gnt_p1 0.100619 0.768206 0.471752 0.775266 0.770963 -0.337345 -0.230975 -0.069183 -1.169863 0.158641 1.030300 2.604645 0.471804 -1.129506 -0.815235 -2.176107 -1.894044 -0.331626 -1.514363 0.789241
wb_dma_ch_sel/wire_gnt_p0 -0.643061 -1.834930 -2.557002 -2.029465 -1.646940 -0.689771 1.124508 1.128789 -0.955352 -2.467625 -4.959989 1.059684 4.288159 1.890711 -3.212734 4.265136 2.014224 2.038090 0.639012 -4.620203
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.191760 1.075037 -4.189218 3.102515 -2.107075 -0.538513 -0.295749 3.052494 -2.193294 -0.718905 -1.204998 -2.471874 3.190056 -0.288376 -0.956123 -0.264943 0.860327 0.077387 3.749622 -2.276486
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 0.938527 -0.841217 0.415960 -0.987221 1.991531 1.778257 0.026687 0.962916 0.844518 -0.467470 -0.034542 0.136638 -1.613045 -0.345093 -0.319107 1.586523 1.123359 0.694761 1.678254 -2.094759
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -2.401438 -0.171231 0.837164 0.906667 0.183356 -0.657677 -0.189205 0.509078 0.576213 1.620854 0.167315 0.870373 -0.507112 -0.339277 -0.839256 -0.989585 -0.529195 -1.523620 -2.050347 2.251072
wb_dma/input_wb0_err_i 1.137691 1.836604 -2.281884 0.149497 0.018793 1.616831 1.366713 2.641787 -0.913844 -0.721445 -1.242839 2.647341 0.340321 -2.943377 2.191574 1.240670 1.230269 -0.900304 2.934331 -2.136397
wb_dma_ch_sel/always_44/case_1/stmt_4 -1.554331 -0.954051 1.065015 -2.125708 -0.986401 -1.071420 2.891943 -1.077705 -1.714406 -2.833418 -1.543707 0.863705 -0.701505 0.383988 -1.953776 -0.757501 -0.684241 -0.881794 -4.118254 -2.229042
wb_dma_ch_sel/always_44/case_1/stmt_1 -0.022476 1.069932 -1.558635 -0.631826 -6.780695 -1.612276 1.235963 -1.654478 1.056742 -1.809886 -0.733876 -0.290424 2.911948 -0.277966 4.183607 2.930553 1.706593 -0.558515 2.787161 2.006102
wb_dma_wb_mast/wire_wb_data_o 2.422263 -4.107012 -1.159786 -0.850113 2.190714 0.618213 -2.422795 2.026009 1.280663 1.845846 -1.328773 -0.495694 2.164058 2.101571 0.695474 -0.148950 -1.259636 -1.180499 0.339700 2.842004
wb_dma_de/always_6/if_1/if_1/stmt_1 0.216898 1.145085 1.833100 -1.717339 4.626958 2.344020 -3.114242 1.643885 -0.417826 0.195027 0.215651 -1.872164 -1.422020 0.428057 -4.983715 -3.418394 0.531228 0.623972 -1.896304 -1.252133
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 0.097097 0.682156 0.512549 0.735432 0.829244 -0.319309 -0.241517 -0.087569 -1.099490 0.176723 1.009813 2.552598 0.341407 -1.118110 -0.801320 -2.132607 -1.864838 -0.344482 -1.481849 0.774167
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 0.850549 -0.788474 0.399167 -0.910061 1.920317 1.681389 -0.009412 0.932711 0.796771 -0.435669 0.002419 0.060613 -1.559611 -0.303799 -0.307400 1.515743 1.059953 0.676047 1.554595 -1.998412
wb_dma_ch_sel/always_38/case_1/cond -1.668448 2.961243 -2.702500 -0.249510 2.298629 -3.168253 -4.022201 -0.350091 -0.306982 -0.831480 -1.814811 0.678835 -0.852198 -3.606619 0.629285 -0.391816 2.462082 -0.369334 1.127094 0.702602
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 1.167207 -2.644074 -0.970541 -3.491143 2.001381 -0.793822 -3.145629 0.368156 2.003912 -1.224022 -3.141805 1.166294 -0.490714 -1.368379 0.845291 1.870644 1.784086 -1.534544 1.644047 1.479185
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 0.744387 0.716075 -0.358399 -1.556054 4.125049 2.091392 -2.710712 2.850907 0.780140 0.490902 -1.579857 -4.949407 -1.621747 0.401915 -1.147322 -1.543937 2.349628 0.050254 -0.278207 -0.964795
wb_dma_de/assign_4_use_ed 5.504549 4.879623 -1.334712 -1.381747 -1.273860 5.504010 1.789463 6.204027 0.444744 2.884626 -3.338374 -1.603550 3.955258 2.150471 5.410427 1.170398 0.667946 0.100082 2.417575 -0.574351
assert_wb_dma_wb_if/assert_a_wb_stb -0.475594 -1.171853 1.501757 -0.169207 0.091355 0.019998 0.318823 -0.536031 -1.064274 -0.700157 -2.257293 -1.216848 1.623669 0.272202 -2.348305 -1.583291 0.279502 -1.056712 -5.528421 1.172283
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 0.559120 3.605599 0.453629 -0.675870 2.672755 2.478571 -1.028552 2.416288 0.016877 0.111454 -0.705808 -4.091860 -2.230511 -0.459104 -0.939740 -1.564183 2.129136 0.589211 0.606916 -2.457263
wb_dma_ch_sel/assign_132_req_p0 -0.333254 0.375329 0.079636 -0.057733 -3.116848 0.200792 -0.000583 0.263699 -1.497316 -3.161987 -1.090531 -2.236937 0.644516 0.439721 -3.128220 0.153280 1.524376 0.249720 1.956990 -2.854032
wb_dma_ch_rf/always_25/if_1 -1.172072 1.491036 -0.986142 -0.376595 2.037260 -2.367348 -0.954290 -0.812063 -0.925698 -1.389243 -0.219740 1.370488 0.051871 -0.323873 1.195428 0.854597 0.319393 2.375865 -2.845565 -0.844846
wb_dma_de/wire_rd_ack 1.705947 1.168925 -0.092608 -1.635518 3.547171 1.369446 -2.670236 2.414894 -0.061383 0.456225 -1.997365 -0.602440 -0.528640 -1.262180 -0.513134 -2.585392 0.683818 -1.325154 -1.283457 0.952285
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.694988 2.163906 -2.896746 1.075494 -1.333642 0.727409 1.443242 2.141085 -0.875338 -0.360717 -0.830081 -1.701791 0.825760 -0.965258 1.866429 0.936822 1.882601 -0.146276 2.343146 -2.281357
wb_dma/wire_slv0_adr -0.557843 5.291173 0.394575 -0.445725 -5.191721 -4.752042 -1.505887 -1.003135 -1.340348 -0.841200 -2.808786 -0.917922 4.598554 0.148516 0.209791 -5.708631 -3.621857 -2.521010 -2.588725 4.796955
wb_dma_wb_slv/input_wb_stb_i -0.653350 1.387455 -2.893931 4.630523 -3.064425 -1.367888 -0.886487 1.416804 -1.294944 -0.368481 0.525908 -1.918115 -0.190477 -1.909508 1.399427 0.163604 0.625469 -1.431085 7.284155 -0.242910
wb_dma_ch_sel/assign_96_valid/expr_1 -0.681307 4.671646 -3.037487 1.283952 -2.510589 0.182101 -1.361889 -0.499503 -1.560587 2.044337 -1.755698 -1.279151 2.509027 -0.518479 2.577982 1.167611 4.156189 0.711128 -0.895541 1.910878
wb_dma_ch_sel/always_4/stmt_1 -1.473399 2.927741 -2.669962 -0.219795 2.439592 -2.931671 -3.998091 -0.213807 -0.293656 -0.810746 -1.724021 0.932133 -0.969976 -3.720071 0.741731 -0.190096 2.483531 -0.350096 1.421090 0.600183
wb_dma_rf/wire_pointer2_s -0.113261 -1.268573 0.546685 -0.923818 -1.126803 -0.524315 0.141390 -2.000923 -1.504762 -0.987486 -1.218310 -0.930942 -0.050076 1.202595 -0.641898 -0.488015 -0.156612 -0.033405 -2.822129 0.181336
wb_dma_de/reg_chunk_dec 1.623864 4.159697 0.637657 -0.739975 2.149539 1.982179 -1.046347 2.126589 -0.769558 0.084969 -1.058752 0.273697 -1.134321 -2.169918 -0.222582 -2.520224 0.610736 -0.730005 -0.168064 -0.682730
wb_dma_de/reg_chunk_cnt_is_0_r 1.534048 3.422511 0.236266 -1.469391 1.462150 2.283767 -0.890974 2.189974 0.362878 -0.108508 -2.007259 -2.432363 -1.670046 -1.086599 0.524248 -0.473531 2.454076 -0.353839 1.293391 -1.438789
wb_dma_ch_sel/assign_158_req_p1/expr_1 0.051221 0.812500 0.460628 0.811876 0.781640 -0.418476 -0.220398 -0.098743 -1.270413 0.206319 1.034016 2.620377 0.510934 -1.093773 -0.860280 -2.302624 -1.969811 -0.378206 -1.627770 0.832717
wb_dma/wire_wb0_cyc_o 0.067014 0.697996 0.485511 0.755991 0.735441 -0.404918 -0.231768 -0.127044 -1.191690 0.168729 1.000705 2.509973 0.434475 -1.048396 -0.837993 -2.183366 -1.891742 -0.317433 -1.603405 0.821722
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 1.675386 -1.835178 0.798629 -2.436253 -1.144222 0.936344 0.775629 -0.178729 -0.128857 -3.054164 -1.298919 1.696230 -0.814885 -0.667902 0.733370 2.088977 1.164002 -0.575156 0.263778 -1.213306
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -0.475304 0.199453 -2.961680 -1.653608 -1.363163 -0.023700 0.715869 -1.013409 -1.873734 1.403326 -3.259092 0.884348 4.338834 1.974557 -1.746295 1.353077 1.722389 0.119612 -1.856589 -1.023029
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 1.225533 -1.656859 0.197491 -2.084505 -1.468428 0.345638 2.469523 1.037965 -0.228102 -1.326670 -4.004223 0.735973 3.160741 1.368182 -2.929003 0.474915 -0.787991 -0.098760 -1.476183 -2.200498
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -1.294809 -0.250952 1.752630 0.675841 -1.292726 -0.428378 -1.713951 -1.652217 -1.642409 -0.896788 0.467248 0.054512 -0.651287 1.343241 -4.782266 -0.182253 0.301396 0.704766 0.628595 -0.789908
wb_dma_ch_rf/reg_ch_adr1_r -1.242969 -0.289377 1.828279 0.549707 -1.282963 -0.388938 -1.652702 -1.690554 -1.597583 -0.938813 0.366780 0.152581 -0.662916 1.335369 -4.838669 -0.154300 0.266173 0.663266 0.516716 -0.813556
wb_dma/input_wb0_cyc_i -0.424557 -4.297026 -4.190666 2.917448 -0.821587 -2.771761 -2.004014 4.900753 -1.772607 -0.514668 -1.563951 -4.478267 2.715213 2.060736 -2.093323 -3.806688 -2.465430 -1.835137 1.342583 1.155003
wb_dma_ch_sel/always_8/stmt_1 2.858890 -0.890050 1.576300 -1.754970 0.332876 1.322877 2.312434 0.330559 1.003517 0.803452 -3.574335 2.236905 -1.324264 0.242860 1.523100 2.835983 -0.019670 -0.464692 0.146448 -0.632013
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 2.902737 -3.813691 0.890419 -2.532941 1.880260 0.830657 0.634404 0.706353 1.697341 1.225594 -4.410388 1.113780 -0.738382 1.271749 1.052126 2.563803 0.009878 -0.960754 -0.983585 0.903162
wb_dma_wb_slv -1.556892 -1.250684 0.482226 -0.738947 -1.753452 -1.201958 -0.044393 -1.293514 -3.399292 -0.968282 -3.086187 -0.429117 2.289471 1.627491 -2.669686 -2.469214 -0.600197 -1.676111 -6.762696 1.770214
wb_dma_de/inst_u0 -1.083396 2.275940 -2.159394 -1.032382 -1.090832 -0.606480 1.003124 -2.154688 -1.396247 -0.497697 0.512767 -0.298462 4.022870 1.127955 1.228461 1.027236 1.661089 3.061228 -5.689104 -1.763314
wb_dma_de/inst_u1 -1.602120 0.864771 -1.221962 -1.004413 2.016654 -0.005581 -0.981603 0.357284 0.647950 -0.208998 1.206707 1.059338 3.217827 0.857386 -3.326668 0.837455 0.410181 3.662237 0.218573 -2.880343
wb_dma_pri_enc_sub/input_pri_in 1.859126 -0.334356 0.689665 -1.062453 1.385822 1.040959 -0.020875 0.539492 -0.041136 -0.429082 -0.396633 4.390729 -0.532010 -1.937282 0.329813 0.398090 -0.576752 -0.720478 0.591022 -0.039756
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 1.351200 0.028435 -0.334065 0.212170 3.358281 1.010663 -3.357922 2.547554 1.911305 0.992336 -0.104283 -4.888691 -2.052877 -0.523771 0.085680 -1.892084 0.928537 -0.972589 3.266770 0.789145
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 1.616849 -1.757156 0.761219 -2.344599 -1.183603 0.867766 0.699107 -0.174169 -0.148302 -2.959294 -1.246758 1.559647 -0.765047 -0.666874 0.798680 1.982127 1.096857 -0.582391 0.214508 -1.112058
wb_dma_ch_sel/assign_146_req_p0/expr_1 0.004671 2.519132 -0.586851 1.056636 -1.697273 -0.189709 -0.283024 0.247211 -0.790706 -0.547015 -2.010770 -2.166756 -2.075543 -1.350727 0.882248 0.805217 2.618032 -1.076486 2.882318 -0.841545
wb_dma_ch_sel/assign_101_valid/expr_1 -3.151945 3.256305 -2.261724 -1.718550 -4.353218 0.193227 -0.971091 -1.855737 -1.925115 -1.477135 -1.240671 -2.832917 2.175564 0.790150 -0.802107 1.381394 5.750199 0.307945 -1.311726 -0.625517
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 0.844571 -0.779889 0.411389 -0.923746 1.868185 1.692969 -0.010450 0.898485 0.754159 -0.421199 -0.043160 0.143180 -1.504204 -0.296724 -0.315387 1.491362 1.057098 0.652741 1.544553 -1.974618
wb_dma_de/reg_de_adr1_we -0.722525 -0.101470 0.052877 1.655143 -1.137396 -1.158676 -1.449167 -0.667112 -1.611428 -0.540919 -0.282726 -0.270890 -0.434630 0.131984 -1.737364 -0.420762 0.135938 -0.266485 0.853541 0.286532
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 -0.463845 1.655836 -2.962588 -0.056947 1.610155 -2.335213 -1.407609 0.772272 -1.112695 -0.226222 -4.134912 2.824051 0.230195 -2.465364 1.035443 1.811340 1.517865 -0.062666 1.056684 -0.769807
wb_dma_ch_sel/always_46/case_1 1.488286 0.157333 -1.051645 1.677104 0.214745 1.915998 0.654728 0.410651 -0.188494 3.206704 0.842787 -1.092882 1.345001 0.973284 1.545909 -0.273053 -0.075203 -0.160430 -0.144433 0.584878
wb_dma_ch_rf/assign_11_ch_csr_we -1.047155 0.410356 -2.923862 -1.585698 -1.964208 -1.089796 1.711294 -0.695535 -1.698122 1.846804 -2.144665 -1.606261 4.529961 2.520520 -3.025778 -1.898227 0.915570 0.427476 -2.411744 -0.143165
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 0.640122 -2.012244 1.500205 -1.725620 3.667563 0.251866 -2.192632 -0.292239 2.209111 0.840198 -0.501414 -3.029707 -2.672235 0.680286 -0.814494 -0.783153 0.718179 -0.248682 -1.450535 1.291381
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.638695 -1.854608 0.792416 -2.375273 -1.140210 0.938748 0.735883 -0.166820 -0.099155 -2.965405 -1.276685 1.655502 -0.760841 -0.671219 0.733001 2.055563 1.123214 -0.560737 0.278868 -1.179330
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -1.236979 0.908647 -4.269541 3.305852 -2.239397 -0.698157 -0.261255 2.911510 -2.160233 -0.727404 -1.095215 -2.462766 3.110619 -0.304152 -0.867229 -0.139980 0.815304 0.018494 3.994609 -2.207906
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.579916 2.247767 -2.989787 1.197881 -1.339436 0.784328 1.361432 2.276586 -0.776524 -0.340241 -0.745047 -1.750635 0.790866 -1.115153 2.044351 0.947772 1.868441 -0.209712 2.771931 -2.229901
wb_dma/wire_de_adr0_we -0.682232 -0.648652 -1.057153 1.018640 -1.917126 -1.196339 2.016401 -1.047762 0.604485 0.052309 0.369866 0.406310 -0.179891 -0.739154 2.403065 1.669569 0.095127 -0.488409 1.321176 0.224422
wb_dma_wb_slv/wire_rf_sel -1.340335 -0.052880 -0.718966 4.303584 -2.506232 -3.395715 0.455562 0.855802 -3.020971 -1.927897 -1.974769 -2.213115 -4.240143 -1.639264 -0.501643 -2.070475 -1.356737 -3.020631 2.295587 -0.659241
assert_wb_dma_wb_if -0.517342 -1.039024 1.623001 -0.381117 0.083119 -0.020735 0.370642 -0.707649 -1.047028 -0.670727 -2.342580 -1.233796 1.709541 0.406193 -2.390241 -1.621234 0.282248 -0.927902 -5.857061 1.200076
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 0.825095 -0.752457 0.402222 -0.952633 1.863765 1.666969 0.025758 0.911075 0.755087 -0.416842 -0.018297 0.096021 -1.532367 -0.273749 -0.338902 1.500732 1.088118 0.648472 1.549145 -2.002097
wb_dma_ch_sel/assign_120_valid 0.896857 2.745388 -0.842349 -0.683343 -0.407594 1.156091 1.124841 1.211387 0.891774 -0.079431 -1.942741 -1.769400 -1.718397 -1.806680 2.868730 1.335477 2.660750 -0.901029 2.367767 -1.245644
wb_dma/wire_wb1s_data_o 2.389441 -4.152545 -1.204516 -0.794204 2.208831 0.541799 -2.445742 2.002900 1.285624 1.839176 -1.277369 -0.553526 2.165687 2.070061 0.639504 -0.210181 -1.272938 -1.210740 0.287703 2.866239
wb_dma_de/wire_adr0_cnt_next1 -1.091712 2.119717 -2.196891 -0.988048 -1.162949 -0.615365 1.013630 -2.204619 -1.460270 -0.496695 0.464148 -0.281612 3.952100 1.067765 1.201190 1.056343 1.660975 2.942976 -5.565271 -1.758018
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 0.877534 -0.754655 0.362156 -0.906524 1.872145 1.679323 0.010696 0.916361 0.769970 -0.425384 0.005757 0.102453 -1.508687 -0.307942 -0.306732 1.490416 1.053084 0.632203 1.602278 -1.975154
wb_dma/wire_pt0_sel_o 2.389909 -4.898433 -2.696793 -0.214864 2.370077 0.486944 -2.548119 3.588785 1.391356 1.748795 -1.193643 -1.112076 4.953598 2.582837 -0.517999 -0.853522 -2.243227 -0.495946 1.170200 2.079391
wb_dma/wire_pt0_sel_i -0.664528 -0.252529 1.490110 0.064992 0.178195 -0.381830 0.366474 -0.848532 -2.427716 -0.914391 -2.620780 0.376218 1.926644 -0.653872 -3.021971 -2.791485 -0.166078 -1.419899 -7.077904 1.326747
wb_dma_ch_rf/always_11 1.050766 2.741481 -1.052195 0.104286 3.193700 3.179800 -0.801353 4.096603 -1.741000 -0.591847 -0.078919 0.598861 -0.166720 -1.827209 -1.414589 -1.443144 0.808137 0.569994 1.569845 -3.523243
wb_dma_ch_rf/always_10 1.178685 1.871090 -2.153281 0.048207 -0.081640 1.626861 1.438719 2.518810 -0.961515 -0.772683 -1.250205 2.838934 0.428082 -2.908760 2.201372 1.194738 1.093732 -0.964757 2.691679 -2.030308
wb_dma_ch_rf/always_17 0.330381 1.903412 0.992052 -3.314055 3.069973 0.294134 -4.333455 0.760088 0.161650 -0.992593 -1.979518 0.037909 -0.793205 -1.370436 -3.348253 -2.695073 1.107195 -0.948262 -0.654906 0.591126
wb_dma_ch_rf/always_19 -0.272493 1.636074 1.809853 0.054339 0.326983 -0.930555 -0.491700 -1.563679 0.645022 0.912547 0.361471 -2.129390 -1.664350 0.139003 -0.251034 -2.131446 -0.408646 -0.338607 -1.953899 1.684412
wb_dma_ch_rf/input_de_csr_we 4.838297 -2.311460 -1.213918 -2.034005 2.694883 3.267360 -0.526833 4.993721 0.771558 2.092674 -5.564986 -0.505262 1.670518 2.119405 1.508807 1.611448 0.062745 -1.293849 1.357994 -0.005266
wb_dma_ch_sel/assign_147_req_p0 0.086227 2.452106 -0.747757 1.133211 -1.656246 -0.145790 -0.458378 0.435093 -0.793869 -0.600632 -2.052038 -2.154025 -2.012742 -1.481615 0.836031 0.775908 2.559986 -1.088663 3.223262 -0.874874
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.237927 1.036440 -4.385187 3.273066 -2.113475 -0.575861 -0.304993 3.129151 -2.162359 -0.674056 -1.131130 -2.535733 3.251648 -0.274530 -0.895151 -0.226817 0.884398 0.074140 3.978332 -2.303869
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 0.322326 1.218473 -0.969962 1.220176 0.066473 0.359879 -0.572059 1.763520 -0.078211 -0.088511 0.414660 -1.176717 0.025013 -0.816269 0.546909 -0.704713 -0.084193 -0.267533 2.676394 -0.581139
wb_dma_wb_if/wire_slv_dout -1.425550 0.051543 -0.166960 0.287991 -8.352926 -1.293156 -2.058700 -0.168765 -1.227585 -0.055599 -2.795232 -1.980695 3.721173 1.510516 -0.274969 -2.510369 0.285016 -5.056418 1.235439 7.036199
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond -2.170951 0.980537 -0.526286 -0.476213 1.706452 -1.837170 -2.196761 1.189017 1.357162 1.023154 -1.770971 0.687617 -1.335881 -3.125167 0.609610 -2.152228 0.523881 -3.462283 -1.257127 3.551036
wb_dma/wire_pointer 2.187952 -1.076433 3.264142 -2.632116 0.174735 1.930016 2.005800 -0.682515 0.936079 0.452129 -2.924756 2.511352 -1.526087 1.482172 -1.596969 2.969204 0.095662 0.452250 -0.148633 -1.631648
wb_dma_de/assign_75_mast1_dout/expr_1 2.386744 -4.224712 -1.085036 -0.823217 2.211359 0.521520 -2.449483 1.964313 1.310441 1.821651 -1.276126 -0.584303 2.097045 2.156267 0.615440 -0.227401 -1.320247 -1.194497 0.234276 2.928415
wb_dma/wire_ch3_csr 0.777941 0.265560 -1.065909 1.166006 -1.192982 -1.261578 -2.518255 -0.803928 -0.780593 1.104158 -2.759739 -2.755654 1.827269 0.716144 1.485696 0.058834 1.962690 0.763665 -4.867500 3.528934
wb_dma_ch_rf/assign_27_ptr_inv 0.259432 -0.924910 2.113951 -1.993201 1.665845 2.277122 -0.296946 -0.158151 0.675285 -0.857723 0.566414 0.500132 -1.615290 0.947571 -3.386609 1.605672 1.145130 1.573382 1.072892 -2.967890
wb_dma_de/reg_adr1_inc -0.747445 -0.088854 0.056753 1.763825 -1.251019 -1.190875 -1.491437 -0.680227 -1.641191 -0.544984 -0.261224 -0.348240 -0.412173 0.168877 -1.827183 -0.417606 0.115098 -0.276680 0.885401 0.317981
wb_dma_ch_sel/input_ch6_csr -0.108933 -0.030457 -0.258633 -0.239898 -2.085101 -0.524042 -0.855437 -0.985186 -1.647439 -0.035137 -2.865614 -2.051837 1.837540 1.457465 -0.507464 -0.054801 2.028632 0.237320 -5.844623 1.683623
wb_dma_de/input_mast0_err 1.224859 1.789340 -2.190605 0.021214 0.072735 1.680294 1.360079 2.631661 -0.938091 -0.733511 -1.287355 2.789970 0.286851 -2.917549 2.190944 1.307128 1.246768 -0.901608 2.768373 -2.169863
wb_dma_de/assign_68_de_txsz/expr_1 -0.100568 1.895655 -0.800753 -2.264925 3.914949 0.218878 -4.169988 2.137138 1.001168 -0.502788 -2.398546 -4.648200 -1.777242 -0.971333 -1.058021 -2.075030 2.598312 -0.588713 0.414651 -0.273660
wb_dma/wire_ch2_csr 0.649014 0.536549 -1.163759 1.252109 -1.145212 -1.288231 -2.426059 -0.854398 -0.870641 1.107093 -2.509254 -2.729827 1.831628 0.619171 1.608035 -0.064979 1.900456 0.901030 -4.888237 3.381154
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.831656 -0.227709 0.680976 -0.980297 1.218564 0.942671 -0.045596 0.455832 -0.163447 -0.406294 -0.478116 4.438468 -0.316707 -1.913396 0.299728 0.259843 -0.677694 -0.778321 0.388946 0.113279
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 0.840228 -0.753288 0.372163 -0.909038 1.880132 1.694503 -0.017820 0.923388 0.767585 -0.397434 -0.008413 0.124767 -1.562753 -0.291644 -0.288015 1.479746 1.032706 0.657650 1.563647 -1.984262
wb_dma_rf/input_ndnr 1.282789 -1.324069 -0.645140 -3.357526 2.103552 3.153380 -2.224577 2.896553 0.304943 -1.090867 -2.587033 -0.749583 0.607148 0.930874 -2.606680 1.725721 2.941006 0.266374 1.818007 -2.466156
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 0.844804 -0.757007 0.423526 -0.926424 1.906861 1.681155 -0.009166 0.942167 0.790637 -0.398799 -0.049577 0.045115 -1.552599 -0.278405 -0.314146 1.521362 1.082374 0.667238 1.551674 -2.035240
wb_dma_de/always_19/stmt_1 -3.088758 -0.091965 -3.186518 -0.195270 0.999353 -2.407389 3.410325 -0.012487 0.666332 -0.209626 -0.418401 1.958829 2.069304 -0.829476 0.265579 1.750911 -0.363370 1.315204 -0.316903 -3.261762
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 1.094149 2.342906 0.765048 0.059201 -0.977072 -0.521136 -1.032305 -0.478499 0.891294 0.941989 -0.795442 -1.237990 -0.780399 -1.015595 1.606765 -1.482928 0.158139 -1.690389 0.984696 2.703653
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 3.732115 5.233427 -0.447581 -0.318175 -1.948218 2.316053 -1.651919 1.018216 0.973824 3.502412 0.348994 2.001933 4.793183 0.486762 2.722546 -0.565149 -0.064992 -0.216614 3.063095 3.407785
wb_dma_ch_sel/assign_139_req_p0/expr_1 0.055825 2.389862 -0.672575 1.107949 -1.598080 -0.146524 -0.368910 0.367310 -0.769163 -0.571550 -2.081969 -2.199526 -2.113518 -1.419082 0.864098 0.851726 2.602707 -1.087670 3.040718 -0.910851
wb_dma_de/assign_78_mast0_go/expr_1 0.116923 0.685163 0.488751 0.726774 0.858152 -0.331744 -0.208830 -0.094224 -1.123873 0.193610 1.020345 2.656479 0.355641 -1.130032 -0.797453 -2.152840 -1.857303 -0.322836 -1.496426 0.802154
wb_dma/assign_6_pt1_sel_i 2.425837 -4.909998 -2.757460 -0.142766 2.476599 0.588673 -2.593216 3.688656 1.445175 1.801102 -1.108938 -1.062334 4.874559 2.492114 -0.494308 -0.710997 -2.164749 -0.510900 1.465066 2.006293
wb_dma/wire_mast1_adr -3.136461 -0.123652 -3.035750 -0.402274 1.154126 -2.592367 3.449188 -0.192294 0.715516 -0.243365 -0.639667 2.119513 1.833721 -0.973178 0.264842 1.734044 -0.390197 1.204526 -0.660379 -3.129512
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.157356 0.676798 0.458702 0.742007 0.895687 -0.320079 -0.220051 -0.024745 -1.122534 0.200412 1.051142 2.712148 0.381627 -1.163238 -0.774563 -2.099124 -1.871083 -0.331391 -1.436569 0.790433
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 1.199244 1.946112 -2.280478 0.143473 0.003696 1.691604 1.274457 2.725583 -0.947079 -0.745756 -1.293931 2.607764 0.385036 -2.969563 2.226984 1.172994 1.185662 -0.950961 2.981745 -2.081919
wb_dma_rf/input_dma_busy -0.844983 3.732356 2.013319 -0.725237 -0.308015 -3.180405 2.373765 -3.173877 -0.185750 0.610992 -2.704561 -2.019357 -2.291338 -0.807290 -2.855645 -3.725382 -1.644483 -0.989432 -1.756416 -0.932805
wb_dma_de/reg_adr1_cnt -2.212307 0.839064 -1.226652 0.789895 0.821769 -1.081799 -2.325079 -0.198724 -0.902622 -0.718978 0.974716 0.664225 2.633267 0.830720 -4.698105 0.520105 0.591678 3.249574 1.340638 -2.559896
wb_dma_ch_sel/always_42/case_1/stmt_4 2.884125 -3.712690 0.909901 -2.474056 1.695888 0.761220 0.754381 0.621536 1.651776 1.216897 -4.461620 1.218608 -0.719617 1.254138 1.134248 2.589179 -0.049719 -0.990070 -1.080842 0.939819
wb_dma_ch_sel/always_42/case_1/stmt_2 1.876489 -2.935159 -0.028603 -1.782960 2.683126 0.502728 -1.634999 0.832225 0.531948 -0.063467 -1.153296 3.396583 0.152646 -1.093835 -0.054490 0.086374 -0.539007 -1.259698 -0.557601 1.580031
wb_dma_ch_sel/always_42/case_1/stmt_3 1.969853 -3.895183 -0.443917 -2.665573 2.081683 0.994041 -1.485929 0.940534 1.839619 -0.243364 -2.215291 0.939794 -0.389350 -0.016566 0.822626 2.435361 1.347231 -0.940699 1.086771 0.750728
wb_dma_ch_sel/always_42/case_1/stmt_1 2.254721 -0.161187 -0.447457 0.052446 -1.317748 0.023665 -0.063254 2.430237 1.567541 0.067988 -1.436384 -5.489834 2.538726 1.383766 2.782029 -1.644015 -0.711450 0.072105 -2.641174 1.843132
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -0.599617 -1.448162 3.075905 -2.344982 -1.705893 0.215879 0.360505 -2.227237 -0.830788 -0.674011 -2.838646 -0.892810 -0.676547 1.891147 -1.114964 -0.780738 0.155634 -1.277661 -6.903342 2.074232
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 0.243745 1.970716 -3.563608 4.879875 -4.346184 -1.751358 -2.394937 1.687082 -0.023168 0.162124 0.130383 -4.268185 3.857901 -0.584058 0.288052 -0.549075 0.464554 -0.060967 7.557597 0.923316
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.068168 0.779535 0.464188 0.792868 0.819973 -0.323773 -0.206073 -0.070497 -1.238079 0.163808 1.023115 2.733385 0.429738 -1.181744 -0.856892 -2.243334 -1.934568 -0.319518 -1.529747 0.799552
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 3.516279 4.345500 -1.610311 0.047661 -1.698349 1.987453 -1.775753 2.484978 1.090929 3.202353 0.186840 1.375670 7.131603 0.905697 1.420404 -1.513526 -1.137168 0.157044 3.612129 2.851647
wb_dma_ch_sel/always_3/stmt_1/expr_1 1.154052 -1.359072 -0.673487 -3.353570 2.125483 3.118359 -2.221591 2.862082 0.259719 -1.013154 -2.601439 -0.929078 0.641509 1.109481 -2.666914 1.592494 2.929123 0.288019 1.470742 -2.355516
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.560846 -1.773332 0.793424 -2.365804 -1.120274 0.864469 0.712771 -0.177902 -0.154096 -2.894661 -1.367492 1.518131 -0.792684 -0.594009 0.662537 1.914023 1.124003 -0.600534 0.046954 -1.105389
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 0.129278 1.727868 -3.508656 0.826043 0.781352 1.767869 -0.755569 4.875979 -1.147938 -0.310453 -0.965003 -2.583774 3.918829 0.225832 -1.440523 -1.345592 0.603617 0.937044 2.216013 -2.945747
wb_dma/wire_txsz 0.352874 2.019682 1.003476 -3.375667 2.999690 0.347866 -4.348055 0.786508 0.187147 -0.945743 -2.084051 -0.053613 -0.826985 -1.394000 -3.323024 -2.585359 1.259399 -0.961392 -0.569135 0.538190
wb_dma_de/always_14/stmt_1 1.178430 1.903212 -2.245708 0.220082 -0.043086 1.611039 1.336706 2.665319 -0.928624 -0.730899 -1.181786 2.662884 0.408187 -2.977299 2.217775 1.128370 1.112237 -0.917309 2.964587 -2.074978
wb_dma_wb_slv/reg_rf_ack -0.676924 1.279141 -2.755529 4.549634 -3.055360 -1.405757 -0.785501 1.312419 -1.246100 -0.325649 0.546007 -1.814298 -0.202862 -1.846677 1.428773 0.142385 0.519972 -1.441979 7.025700 -0.154167
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 -1.488037 3.038380 -2.603023 -0.294066 2.263132 -3.084304 -3.959008 -0.324830 -0.337519 -0.846140 -1.934040 0.816443 -0.847761 -3.675657 0.657523 -0.379819 2.396966 -0.413965 1.172756 0.741809
wb_dma/wire_de_csr_we 4.813692 -2.117919 -1.238483 -1.969872 2.615355 3.226475 -0.383523 5.011030 0.704129 2.190310 -5.587558 -0.581029 1.782189 2.208163 1.483325 1.512679 -0.027470 -1.233849 1.180946 -0.052826
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.154500 1.040388 -4.245117 3.148913 -2.010878 -0.462105 -0.280838 3.128864 -2.175693 -0.645774 -1.153561 -2.538116 3.299788 -0.199381 -0.945459 -0.253933 0.852088 0.130748 3.734647 -2.267645
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -1.274153 -0.218547 -0.597442 4.189276 -2.361002 -3.305140 0.467351 0.942956 -3.058474 -2.033944 -2.010247 -2.149850 -4.306623 -1.618531 -0.625624 -2.034847 -1.439319 -3.012445 2.139557 -0.747178
wb_dma/wire_ch1_txsz 1.167837 -2.529454 -0.511943 -0.944990 1.109660 -1.079012 -1.824932 0.069421 0.005407 0.433887 -1.193105 3.245807 1.544719 -0.727755 0.327103 -1.177214 -1.497214 -1.927619 -1.907230 3.574195
wb_dma_rf/inst_u9 1.228028 1.756874 -2.095085 0.042473 0.198423 1.719668 1.349555 2.598458 -0.842925 -0.720816 -1.142913 2.846566 0.264078 -2.979664 2.160865 1.253489 1.091255 -0.911371 2.841765 -2.112787
wb_dma_rf/inst_u8 1.198434 1.818189 -2.175471 0.140134 -0.066006 1.647489 1.384808 2.612211 -0.876370 -0.717100 -1.185830 2.626275 0.349946 -2.885666 2.232628 1.224022 1.140403 -0.904110 2.950655 -2.077597
wb_dma_rf/inst_u7 -0.091161 0.182518 -0.315054 -0.359668 -2.002848 -0.468186 -0.921305 -0.959975 -1.532434 0.107967 -2.792032 -2.407842 1.758551 1.575655 -0.311206 -0.159059 2.040275 0.181382 -5.793764 1.750948
wb_dma_rf/inst_u6 -0.130961 -0.043268 -0.098618 -0.254426 -2.063090 -0.747865 -0.832894 -1.133362 -1.570656 -0.081802 -2.882697 -2.168521 1.732133 1.465722 -0.605121 -0.250495 1.752529 0.221737 -5.966787 1.720213
wb_dma_rf/inst_u5 -0.104801 -0.044604 -0.067195 -0.503572 -1.935825 -0.647229 -0.878905 -1.228808 -1.632128 -0.180506 -2.859901 -1.966055 1.691859 1.426775 -0.735936 -0.243077 1.822624 0.197472 -6.048121 1.593896
wb_dma_rf/inst_u4 -0.021065 -0.223718 -0.300978 -0.402923 -2.074583 -0.521549 -0.901497 -0.985000 -1.496283 -0.002189 -2.973019 -2.129388 1.828861 1.584405 -0.475061 -0.008538 1.939846 0.026715 -5.630430 1.713608
wb_dma_rf/inst_u3 -0.126310 -0.051193 0.013988 -0.435498 -2.162402 -0.621193 -0.703508 -1.292962 -1.621538 -0.158713 -2.931421 -2.116179 1.628591 1.554023 -0.645828 -0.149201 1.863052 0.152292 -5.981595 1.590130
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.612078 2.126647 -2.984611 1.173487 -1.428797 0.688258 1.417654 2.189062 -0.805483 -0.291026 -0.794577 -1.688848 0.808784 -1.086257 2.028435 0.997726 1.821268 -0.232103 2.654928 -2.145289
wb_dma_rf/inst_u1 -0.153054 0.141066 -0.150647 -0.366985 -1.911705 -0.630087 -0.955510 -1.032857 -1.634346 -0.137971 -2.819976 -2.034361 1.654535 1.270167 -0.648056 -0.314200 1.893902 0.117598 -5.834990 1.655236
wb_dma_rf/inst_u0 -1.270983 1.203448 1.194556 -1.149714 -3.059253 -2.409743 -0.101890 -1.437541 -1.872016 -0.465220 -3.693355 -1.948219 1.394042 1.548321 -2.222549 -2.659522 -0.020739 -0.970255 -6.135443 2.452128
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 0.851184 3.824373 -1.833111 -1.521714 1.632021 2.101403 -1.589851 4.011795 -0.606592 1.893895 -0.794771 -0.600778 5.262256 2.179595 -1.400467 -2.324504 -0.329914 0.998811 -0.341033 -0.598523
wb_dma_inc30r/assign_2_out -2.231407 3.240901 -1.142472 -1.165618 2.929232 0.122505 -0.873320 1.057542 0.370531 -0.036780 2.391709 0.044647 3.062574 0.805238 -2.228905 -0.681296 -0.001358 4.438370 -1.889330 -2.931215
wb_dma/wire_mast1_din 2.305760 -4.040316 -1.163039 -0.776610 2.120614 0.483247 -2.456231 1.880893 1.205938 1.774959 -1.256235 -0.589928 2.125600 2.110376 0.555547 -0.250343 -1.284142 -1.208428 0.181182 2.903129
wb_dma_ch_sel/assign_2_pri0 0.963531 2.045891 -1.525888 -0.731216 2.390603 3.563097 -0.520077 4.170880 -0.637126 -0.838567 -1.129040 -1.967879 -0.518120 -0.673435 -0.639617 0.776044 2.737718 0.953970 2.890764 -4.413605
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.234589 1.063849 -4.257069 3.061041 -2.171529 -0.529822 -0.154741 3.010081 -2.126338 -0.694267 -1.206318 -2.483102 3.324967 -0.233386 -0.886811 -0.179044 0.890458 0.142364 3.699907 -2.280350
wb_dma_rf/input_de_adr0_we -0.667911 -0.574408 -1.033249 1.042486 -1.880903 -1.124931 1.965541 -0.992339 0.593296 0.039952 0.471485 0.355623 -0.178155 -0.696888 2.320867 1.660890 0.113013 -0.443473 1.372169 0.131896
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.734335 -1.930887 0.832515 -2.474710 -1.104924 1.013872 0.786430 -0.153695 -0.074093 -3.015366 -1.332219 1.752974 -0.816059 -0.688684 0.754090 2.201273 1.214260 -0.556160 0.297301 -1.290612
wb_dma_wb_mast/always_1/if_1/stmt_1 -0.132831 -0.755280 0.622580 0.018485 -1.440710 -2.101983 0.132615 -0.060152 -1.643728 0.250358 -4.357448 -1.452936 -0.066667 3.552781 0.108757 -0.554582 -1.319283 -1.783342 -5.267994 2.036924
wb_dma_ch_sel/always_48/case_1/cond 1.823034 -0.261558 0.690814 -0.971751 1.415602 1.056109 -0.066931 0.500712 -0.107082 -0.400874 -0.380247 4.379263 -0.538511 -1.967307 0.280004 0.331286 -0.586712 -0.693812 0.515748 -0.011051
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.281618 1.093728 -4.179385 3.145152 -2.211101 -0.585250 -0.215239 2.899204 -2.186883 -0.763794 -1.127127 -2.488520 3.115078 -0.309484 -0.844731 -0.131337 0.949161 0.120734 3.766447 -2.303556
wb_dma_rf/input_wb_rf_we 0.297897 0.639682 -1.260225 -2.443781 -2.344107 -2.816783 0.254861 -3.682076 -4.101639 -1.106841 -3.032658 -1.795857 2.082354 2.738125 -1.500790 -2.877070 -0.783296 0.214234 -3.008740 0.423257
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.874894 -0.287961 0.690297 -1.056584 1.429715 1.042417 -0.063206 0.507720 -0.105131 -0.436282 -0.413539 4.506282 -0.466925 -2.003422 0.314372 0.366861 -0.598872 -0.740427 0.506335 0.016105
wb_dma/assign_7_pt0_sel_i -0.539684 -0.267671 1.355515 0.090778 0.358269 -0.269037 0.134314 -0.609576 -2.375548 -0.695023 -2.607461 0.328169 2.142142 -0.467147 -3.072397 -2.972811 -0.323679 -1.389736 -7.080056 1.501408
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.253386 -0.868278 2.113157 -1.955248 1.599613 2.302927 -0.270908 -0.115038 0.658351 -0.823527 0.539943 0.400950 -1.683613 0.910184 -3.296393 1.602279 1.236909 1.521015 1.078820 -2.921068
wb_dma_wb_mast/wire_mast_pt_out -1.118239 -1.494256 0.087089 0.731635 -0.227961 -2.306460 -0.383214 0.155784 -1.769108 -1.040149 -2.084902 -0.440116 -2.162025 0.092312 -1.351382 -1.511263 -0.934211 -1.653533 -3.577482 0.435389
assert_wb_dma_ch_arb/input_state 0.121453 2.930101 -2.029749 0.236849 0.499243 1.958225 -0.544825 3.365023 -1.391075 -0.414033 -1.125011 -2.136779 0.996544 -0.418496 -0.242355 -0.687497 1.761875 0.291275 1.574940 -2.524545
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 0.843392 -0.752773 0.375882 -0.927908 1.924307 1.690701 -0.020350 0.919075 0.776597 -0.429904 -0.020708 0.095543 -1.540916 -0.292965 -0.318491 1.496853 1.058363 0.667475 1.540121 -1.987203
wb_dma_de/always_8/stmt_1/expr_1 1.613284 4.115213 0.545568 -0.752940 2.226331 1.987212 -1.086835 2.222842 -0.801249 0.060790 -1.119809 0.171302 -1.148289 -2.140963 -0.296800 -2.459076 0.707881 -0.686437 -0.060499 -0.779920
wb_dma/wire_ch0_csr -0.106031 3.060603 -0.609044 1.370227 0.918924 -2.953207 -0.033539 0.905164 1.230623 3.057154 -3.581490 -1.045548 2.153789 -0.675116 0.379354 -1.502201 -1.319564 0.449662 -3.942634 1.499015
wb_dma_de/assign_69_de_adr0/expr_1 -0.706286 2.716004 -1.274975 -1.458986 -5.687938 -0.520508 4.195316 -1.304130 -1.044461 -1.233292 -0.486553 -1.487957 3.396636 1.079966 3.733774 0.181477 0.621848 -0.351790 -3.691580 -0.203787
wb_dma_wb_slv/wire_pt_sel -1.014061 -3.358915 -0.566792 -0.382185 -0.297588 -2.230874 -0.323035 1.666145 -3.393199 -1.260169 -4.289738 -2.561093 4.038233 2.181456 -5.101431 -5.998937 -2.233669 -2.293055 -9.139694 2.291475
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -0.503046 2.615679 1.953396 1.368320 0.376975 0.206177 2.669560 1.258165 0.403035 3.047136 -2.097975 1.853089 -2.319166 -1.687875 1.296371 -1.333364 -1.197648 -2.520399 -2.724604 1.856284
wb_dma_ch_sel/wire_de_start -4.009343 2.415634 -1.606401 0.807481 2.179888 -3.601243 -3.919235 0.001509 0.342661 0.741695 -1.118916 1.510010 -1.255041 -3.544063 -0.348857 -1.139790 1.695245 -1.610298 -0.785424 2.757053
wb_dma_wb_mast/assign_3_mast_drdy -0.178668 -3.785469 -3.228258 -0.099378 0.425442 2.354816 -1.497288 1.563344 -1.761691 0.447248 -2.829071 0.771526 -0.749152 -1.183966 0.391843 2.477356 4.713052 -2.851281 0.665511 1.142811
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 1.610963 0.317096 -0.597937 -2.336767 2.759820 1.625428 -2.544553 2.468570 1.086212 0.274973 -3.029789 -3.261403 -0.850854 -0.111019 0.261845 -0.612202 2.406799 -1.035879 0.117479 0.349127
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.602501 2.255668 -3.111988 1.206911 -1.404486 0.756173 1.443995 2.311328 -0.803483 -0.324053 -0.795560 -1.675157 0.767035 -1.187120 2.172014 1.042054 1.936955 -0.235390 2.870880 -2.301940
wb_dma_de/always_5/stmt_1 1.526441 3.386598 0.160188 -1.513835 1.245211 2.174864 -0.809667 2.163922 0.297267 -0.160818 -2.186658 -2.271424 -1.487245 -1.099498 0.583870 -0.356918 2.440938 -0.469310 1.269963 -1.345635
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.098919 0.716149 0.494273 0.797196 0.830516 -0.369690 -0.201566 -0.061945 -1.201914 0.173084 1.047791 2.715913 0.448743 -1.156044 -0.845471 -2.232476 -1.941288 -0.330935 -1.564059 0.823127
wb_dma_de/input_mast1_err 1.182525 1.896070 -2.247683 0.031939 0.065426 1.715952 1.284842 2.669042 -0.912341 -0.736981 -1.321399 2.665677 0.339859 -2.959915 2.158202 1.250751 1.235663 -0.928992 2.927391 -2.155119
wb_dma_de/reg_mast0_adr -1.972937 -2.731922 -0.851913 2.356883 -2.207315 0.221792 -2.814581 -1.559016 -3.196901 0.387161 -1.556443 -1.408138 -1.855981 0.774404 -2.903383 1.262120 4.087561 -1.868322 0.324712 2.007001
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 1.171525 -4.460511 -1.551920 -1.617922 0.155819 -0.267377 0.475044 -0.098391 2.402060 -0.150163 -1.844365 1.222050 -0.506794 -0.690433 3.142177 4.017517 1.456965 -1.414096 2.291572 1.005871
wb_dma_ch_rf/assign_15_ch_am0_we 1.480240 0.163987 -1.017045 1.592489 0.202727 1.895382 0.686438 0.422284 -0.156201 3.167263 0.819982 -1.038198 1.246224 0.905702 1.546428 -0.305972 -0.104671 -0.174815 -0.090519 0.592064
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 1.867811 -1.033565 0.228416 -1.825245 0.647649 1.467752 0.199464 0.623032 1.153517 -0.615230 -1.415676 1.938487 -0.921595 -0.922234 1.183813 2.606415 1.272318 -0.403605 2.170751 -0.815899
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 0.875452 -0.769295 0.383421 -0.943166 1.912952 1.688720 -0.027937 0.932873 0.773963 -0.390718 -0.045296 0.089410 -1.516768 -0.291291 -0.315747 1.449468 1.067664 0.626663 1.552559 -1.977925
wb_dma_rf/inst_u2 0.444757 -0.757051 0.009838 -0.841088 -2.427490 -0.297084 -1.002092 -2.174601 -2.334118 -0.459686 -3.026384 -2.471329 1.742920 1.908462 -0.328357 -0.384472 1.634181 0.339185 -6.378397 1.729887
wb_dma_ch_rf/wire_ch_adr1_dewe -0.733062 -0.153616 0.031152 1.645956 -1.174161 -1.181008 -1.453539 -0.667109 -1.609609 -0.516067 -0.322079 -0.276077 -0.402048 0.152362 -1.817968 -0.408356 0.133403 -0.277012 0.811083 0.250471
wb_dma_ch_rf/always_17/if_1 0.344530 2.039589 1.050688 -3.471493 3.143384 0.515996 -4.314960 0.834796 0.133408 -1.009617 -2.120617 0.039637 -0.858956 -1.331148 -3.510158 -2.500954 1.358824 -0.868803 -0.618303 0.242093
wb_dma_de/assign_71_de_csr 3.034425 -3.763864 0.887413 -2.464706 1.949031 0.999159 0.610860 0.859747 1.726183 1.288208 -4.355904 1.099136 -0.809471 1.251518 1.079557 2.614896 0.020459 -0.896335 -0.806383 0.806125
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 0.084738 0.674268 0.502150 0.744709 0.837985 -0.346654 -0.209345 -0.068526 -1.132243 0.186351 1.020525 2.636692 0.395658 -1.109904 -0.857501 -2.161696 -1.886717 -0.312818 -1.523901 0.804044
wb_dma_ch_sel/always_42/case_1 3.376077 0.696530 0.649204 0.921530 -0.935237 -0.021057 1.437996 2.367306 0.662363 1.245113 -2.551715 -2.884100 2.524505 0.984080 2.658700 -2.334514 -2.574371 0.108730 -4.439704 2.121095
wb_dma_ch_sel/always_1/stmt_1/expr_1 1.519017 -2.898442 -0.583480 -2.392851 -0.006988 -1.789262 0.990845 -0.687360 2.369547 0.352114 -4.960476 1.785945 -1.064714 -0.834751 3.256486 3.634678 0.549891 -1.976928 0.936319 1.537600
wb_dma_ch_sel/always_6/stmt_1 0.409249 -3.251947 -2.099499 -2.553246 0.100582 -2.043662 -1.179220 -0.641941 2.631577 -1.159734 -2.839868 1.531623 -0.594819 -2.117476 3.230520 3.474038 1.867714 -2.072034 2.884544 1.703366
wb_dma_ch_rf/reg_ch_chk_sz_r 1.563283 4.094133 0.650946 -0.764676 2.150937 1.874369 -1.021656 2.104611 -0.848231 0.078979 -1.218596 0.220839 -1.067917 -2.063575 -0.317677 -2.548252 0.571919 -0.737207 -0.387592 -0.621844
wb_dma_ch_sel/always_3/stmt_1 1.192046 -1.249447 -0.593109 -3.406302 2.126060 3.216477 -2.231169 2.884480 0.288180 -1.048582 -2.650517 -0.763528 0.563911 0.976319 -2.710970 1.662983 2.981754 0.254671 1.715932 -2.491587
wb_dma/wire_pointer2_s -0.042101 -1.339319 0.510157 -0.994621 -1.049849 -0.529399 0.093998 -1.946913 -1.492929 -0.997974 -1.362982 -0.905089 -0.099559 1.169992 -0.671661 -0.538760 -0.153067 -0.078865 -2.852985 0.236528
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.836245 -0.208733 0.672244 -0.937212 1.388657 1.013246 -0.093456 0.522128 -0.125667 -0.418213 -0.355542 4.436253 -0.456241 -1.998782 0.267813 0.254529 -0.629692 -0.696794 0.475536 0.036519
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -1.060336 -1.685103 0.159531 0.687640 0.012516 -2.140669 -0.494390 0.260778 -1.748577 -1.104231 -2.192629 -0.389371 -2.439653 0.027167 -1.440169 -1.302463 -0.787537 -1.685337 -3.520670 0.247346
wb_dma_ch_rf/input_de_txsz 0.658298 0.828515 -0.401784 -1.380697 3.914831 1.851527 -2.729120 2.750450 0.793216 0.553542 -1.583961 -5.178427 -1.587978 0.384107 -1.080900 -1.691984 2.265653 -0.020901 -0.231519 -0.793802
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.636799 -1.856026 0.835550 -2.429700 -1.205319 0.867638 0.770731 -0.220632 -0.136161 -3.042211 -1.391301 1.655620 -0.757932 -0.655440 0.787722 2.027868 1.105448 -0.628128 0.121235 -1.084331
wb_dma_wb_if/input_pt_sel_i 0.594861 -2.259072 0.474512 -0.692813 0.954985 -0.266081 -0.813421 0.364660 -1.195359 -0.359982 -3.262542 -0.862684 4.294465 0.919902 -2.705418 -3.099563 -1.367521 -1.610672 -6.379572 2.385214
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.564527 2.156852 -2.901461 1.104943 -1.233630 0.810118 1.379079 2.239668 -0.767637 -0.365677 -0.779050 -1.637555 0.719363 -1.078465 1.967425 0.956943 1.847499 -0.172800 2.621967 -2.260728
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 1.817621 -1.037473 0.214558 -1.766576 0.619301 1.388519 0.200408 0.603092 1.094429 -0.605273 -1.406644 1.875975 -0.904318 -0.891343 1.138493 2.559933 1.275617 -0.371763 2.055837 -0.785020
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 0.512664 -6.234663 -1.134354 -1.873667 0.904580 2.032722 -2.820337 -0.175570 0.152153 0.631818 -3.239654 -0.218889 -1.675272 0.773219 -0.464278 3.537683 4.779072 -2.465488 -0.028440 2.648388
wb_dma/wire_mast0_go 0.070730 0.678144 0.436571 0.731414 0.756867 -0.387900 -0.245169 -0.072888 -1.122963 0.198229 0.959872 2.506708 0.437629 -1.060307 -0.824677 -2.129174 -1.832047 -0.342153 -1.527091 0.769482
wb_dma_ch_rf/always_1/stmt_1 -0.999234 1.043962 0.841829 1.080701 -1.468376 -2.066266 1.430739 -2.506532 1.198518 0.980758 0.780619 -1.775073 -1.850584 -0.593159 2.072083 -0.602171 -0.351927 -0.812104 -0.732397 1.894151
wb_dma_ch_rf/always_10/if_1 1.120810 1.895777 -2.212154 0.090728 0.106466 1.664671 1.416012 2.637866 -0.960517 -0.741418 -1.196019 2.791964 0.316631 -2.966936 2.114647 1.202944 1.197622 -0.889079 2.708567 -2.145699
wb_dma_ch_sel/assign_165_req_p1 0.103259 0.645754 0.476662 0.727563 0.832336 -0.311474 -0.242782 -0.066815 -1.096530 0.158823 0.966189 2.508000 0.349500 -1.051245 -0.760103 -2.006252 -1.784388 -0.340192 -1.441606 0.782076
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 1.643698 4.122617 0.470368 -0.716617 2.196493 2.020560 -1.096268 2.295058 -0.815656 0.060457 -1.111331 0.137648 -1.068849 -2.196020 -0.236306 -2.449844 0.700824 -0.724589 0.043148 -0.780013
wb_dma_de/always_23/block_1/case_1/block_8/if_2 0.925968 -3.743146 -0.316186 -1.825333 3.243177 1.040734 -1.740751 1.177034 1.467456 -0.006427 -1.000126 -0.978560 -0.838261 0.708745 -0.664963 1.273669 1.114396 0.031523 0.232786 -0.198315
wb_dma_de/always_23/block_1/case_1/block_8/if_3 0.402197 -3.154045 -1.938551 -2.458303 0.154371 -1.955386 -1.126080 -0.656788 2.527573 -1.120618 -2.734840 1.522188 -0.698896 -2.013795 3.080356 3.382402 1.805880 -2.015256 2.737197 1.611763
wb_dma_de/always_23/block_1/case_1/block_8/if_1 1.934906 -3.951416 -0.453922 -2.674522 2.094096 0.897215 -1.588497 0.943739 1.837213 -0.197022 -2.253895 0.829733 -0.311177 0.079407 0.780444 2.360481 1.328925 -0.941632 0.936464 0.853644
wb_dma_ch_sel/always_2/stmt_1 0.952905 2.122672 -1.600911 -0.758778 2.365492 3.588984 -0.546989 4.221321 -0.650339 -0.804847 -1.178655 -1.993976 -0.452683 -0.632446 -0.641373 0.784834 2.804424 0.930807 2.922822 -4.431716
wb_dma_ch_sel/assign_115_valid 0.839683 2.714597 -0.963401 -0.513108 -0.465418 1.123774 1.061631 1.224371 0.899268 -0.062336 -1.747081 -1.806801 -1.629806 -1.814567 2.855482 1.334280 2.595609 -0.882679 2.701612 -1.237980
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 1.635585 5.017940 1.090588 -3.319716 4.481322 2.963381 2.467499 3.050446 0.545844 4.318220 -1.808815 0.515797 0.604122 2.005905 1.678875 -2.479792 -1.646517 0.112383 -4.634517 -0.547431
wb_dma/wire_de_txsz -0.088456 1.807301 -0.779314 -2.315230 4.025997 0.239609 -4.179622 2.167176 1.032131 -0.474688 -2.403773 -4.660732 -1.834129 -0.965299 -1.096579 -2.045529 2.572323 -0.563430 0.322652 -0.287855
wb_dma_wb_slv/input_slv_pt_in -1.008002 -1.685907 0.128249 0.678916 0.019421 -2.102033 -0.447447 0.243763 -1.696227 -1.051496 -2.025785 -0.418471 -2.239839 0.115665 -1.428677 -1.310523 -0.834787 -1.529424 -3.482491 0.253628
assert_wb_dma_ch_sel/input_ch0_csr 0.848139 -0.740967 0.408447 -0.925804 1.879141 1.647438 -0.016639 0.872429 0.782991 -0.415835 -0.039592 0.132410 -1.519786 -0.329035 -0.297780 1.482125 1.039677 0.620675 1.527093 -1.938271
wb_dma_de/always_23/block_1/case_1/block_7/if_1 -0.272018 -4.970503 -1.456766 -2.727681 0.739369 0.370275 -4.237160 -0.782334 0.314306 -0.392803 -4.116888 0.104506 -1.887592 -0.522140 -0.574830 3.033371 5.127947 -2.991383 0.491446 3.108526
wb_dma_ch_sel/assign_149_req_p0 0.062105 2.421697 -0.656918 1.001869 -1.559245 -0.126000 -0.354839 0.350326 -0.774527 -0.600760 -2.165018 -2.198707 -2.087204 -1.403215 0.869593 0.850508 2.627927 -1.098165 2.948984 -0.897267
wb_dma_de/wire_adr0_cnt_next -1.087022 2.213375 -2.218240 -1.045384 -1.113221 -0.614688 0.921837 -2.062783 -1.542784 -0.553366 0.293060 -0.387383 3.978703 1.042184 1.077020 0.904928 1.678708 2.853229 -5.665058 -1.760214
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 -2.888959 1.898218 -1.375862 -0.134356 -0.195999 1.063093 -0.366457 2.004451 -0.100503 4.713799 -2.666596 0.496554 2.393245 1.768244 -1.126492 0.139231 1.919728 -1.834988 -2.019709 2.699914
wb_dma_ch_rf/always_23/if_1/block_1 -1.247969 -0.179055 1.681377 0.662975 -1.366611 -0.456665 -1.629558 -1.591072 -1.681787 -0.948674 0.274922 0.105233 -0.592676 1.224951 -4.666160 -0.132369 0.342122 0.649877 0.672110 -0.830483
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.668150 -1.865583 0.770510 -2.436039 -1.070329 0.998082 0.712834 -0.149171 -0.118074 -3.048349 -1.271132 1.627009 -0.755735 -0.648880 0.731315 2.102142 1.177292 -0.532861 0.239922 -1.243790
wb_dma_rf/wire_ch0_txsz 0.757711 1.641787 0.545624 -4.012442 1.898945 -1.634614 -5.481521 -1.622302 0.556630 -2.754594 -2.852000 -2.460988 -2.215500 -1.320092 -0.073601 -1.244395 1.849896 -1.481220 0.762823 1.268285
wb_dma_ch_sel/assign_134_req_p0/expr_1 -0.250010 0.365465 0.096821 -0.010606 -2.976496 0.156347 -0.149998 0.278852 -1.472241 -3.101464 -1.147651 -2.223173 0.545024 0.346153 -3.124474 0.165129 1.496848 0.234479 2.046365 -2.796843
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 1.529109 -0.350857 0.224746 -1.653280 -1.122038 -1.232871 2.489056 -0.969501 1.800187 0.002406 -4.092214 2.815610 -1.842104 -1.763389 3.564983 3.859328 0.483610 -1.514320 2.128144 0.003977
wb_dma_de/always_6/if_1/if_1 0.338192 1.856988 1.023767 -3.448107 2.968331 0.314217 -4.276572 0.625897 0.187400 -1.018796 -2.144573 0.085582 -0.700595 -1.280260 -3.372686 -2.520687 1.270397 -0.922155 -0.750450 0.518908
wb_dma_ch_sel/assign_128_req_p0 -0.075152 2.524714 -1.163404 1.615250 1.657473 1.229696 -2.551593 3.309568 -1.318326 -0.258305 -0.889719 -4.848896 0.387941 0.260591 -3.596399 -2.409338 1.256226 0.993407 2.401414 -2.746355
wb_dma_de/assign_77_read_hold/expr_1 0.095244 0.714229 0.479823 0.770388 0.846549 -0.335535 -0.212458 -0.093700 -1.162865 0.179049 1.029510 2.668230 0.394188 -1.123027 -0.815444 -2.152847 -1.889173 -0.336431 -1.504477 0.810752
wb_dma_de/wire_de_adr0 -0.780493 2.621279 -1.294913 -1.482565 -5.671307 -0.690081 4.017101 -1.342638 -1.071576 -1.375757 -0.599276 -1.471196 3.317807 0.990650 3.677965 0.204010 0.650254 -0.423949 -3.752018 -0.110744
wb_dma_de/wire_de_adr1 -0.647134 -0.168633 1.759147 -1.034358 -0.181134 0.591604 -0.283335 -1.085396 -0.141982 -0.446676 0.660881 0.356640 -0.156986 1.298619 -3.238692 0.081605 0.083916 0.960498 -0.542489 -1.014071
wb_dma_wb_mast/always_4 0.061288 0.684448 0.560607 0.731291 0.833011 -0.410185 -0.211452 -0.100409 -1.142961 0.202744 1.033551 2.640302 0.374000 -1.097354 -0.853621 -2.181283 -1.943549 -0.322937 -1.582947 0.808485
wb_dma_wb_mast/always_1 -0.062019 -0.942519 0.604235 -0.080683 -1.365101 -2.166883 0.123470 -0.148255 -1.520831 0.407126 -4.550441 -1.488457 -0.046114 3.601338 0.171432 -0.517298 -1.351579 -1.930652 -5.306726 2.216498
wb_dma_rf/wire_ch3_csr 0.648224 0.234284 -1.230322 1.253641 -1.265757 -1.201739 -2.443704 -0.756821 -0.920104 1.108698 -2.586861 -2.755066 1.873226 0.736826 1.444568 0.050821 2.020671 0.743756 -4.694585 3.405132
wb_dma_ch_rf/reg_ptr_valid 2.166092 -1.002847 3.233163 -2.649367 0.193543 2.013485 2.011781 -0.616020 0.895795 0.472597 -2.914428 2.427900 -1.487996 1.543680 -1.690100 2.916970 0.149859 0.514040 -0.191728 -1.720497
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.845663 -0.288886 0.720998 -1.038283 1.339543 0.980825 -0.068815 0.472506 -0.057705 -0.415103 -0.420845 4.316665 -0.433184 -1.892468 0.298973 0.297926 -0.633785 -0.726143 0.467675 0.051839
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.193723 0.975755 -4.156359 3.161089 -1.984836 -0.454991 -0.309014 3.100205 -2.182246 -0.739663 -1.125715 -2.481068 3.184010 -0.195912 -1.100130 -0.235195 0.827607 0.175149 3.763630 -2.401013
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -1.141389 0.961262 -4.121409 3.095818 -1.964114 -0.438906 -0.235783 3.036547 -2.131668 -0.672420 -1.104704 -2.421142 3.114434 -0.215906 -0.937627 -0.203945 0.838322 0.127249 3.724374 -2.335201
wb_dma_ch_sel/always_9/stmt_1 1.876077 -1.065972 0.212726 -1.854454 0.608723 1.407497 0.198928 0.581204 1.135033 -0.599389 -1.524655 1.962561 -0.917546 -0.882400 1.196312 2.601076 1.288127 -0.435145 2.048621 -0.780074
wb_dma_rf/assign_6_csr_we/expr_1 1.737688 3.828601 2.026464 0.590012 -1.207859 -0.343133 4.361200 0.159403 -0.779382 0.636897 -2.969026 0.520661 -3.010788 -1.785733 2.021522 -1.890765 -2.033540 -1.911357 0.027970 -0.434371
wb_dma_ch_sel/assign_154_req_p0 0.005673 2.583513 -0.768481 1.055128 -1.579363 -0.058977 -0.345936 0.486655 -0.787518 -0.525172 -2.063091 -2.335052 -2.037056 -1.465931 0.899298 0.806974 2.714351 -1.082175 3.082253 -0.937520
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 1.311468 -0.087943 -0.226097 0.271785 3.508114 1.000065 -3.406335 2.527975 1.940534 1.001715 0.071703 -4.909039 -2.141219 -0.477080 0.015329 -2.021324 0.796883 -0.895578 3.091833 0.862459
wb_dma/wire_ch5_csr -0.013900 -0.034657 -0.182548 -0.444677 -1.990287 -0.557861 -0.904472 -1.196186 -1.484837 0.027460 -2.804811 -2.113887 1.807071 1.517373 -0.447997 -0.011946 1.967850 0.285387 -5.951439 1.711039
wb_dma_ch_pri_enc/wire_pri10_out 1.839752 -0.248537 0.624067 -1.064118 1.376483 1.037591 -0.059379 0.546426 -0.108557 -0.455942 -0.492189 4.366060 -0.427004 -1.970649 0.324980 0.358876 -0.549425 -0.736195 0.522572 -0.027417
wb_dma_ch_rf/assign_20_ch_done_we 1.076744 0.467313 -1.201541 -0.759823 1.864404 0.362508 -0.795266 1.527248 0.545929 0.491883 -1.743082 -0.332176 -0.781822 -1.930669 1.711350 -0.835942 0.949046 -1.761025 0.082322 1.036454
wb_dma_wb_mast/input_wb_ack_i -1.209193 -2.086057 -0.507447 1.010160 -1.126840 -2.002876 -1.300500 0.486041 -4.563083 0.185015 -5.929443 -0.908327 -2.532068 2.572930 -1.654202 -1.543934 -0.105729 -3.936331 -6.742626 2.448757
wb_dma_ch_rf/always_17/if_1/block_1/if_1 0.247502 2.022139 0.958034 -3.318005 2.912750 0.237441 -4.325669 0.682633 0.008364 -0.951733 -2.135293 -0.081276 -0.606200 -1.246858 -3.491513 -2.771494 1.176401 -0.945640 -0.862035 0.552026
wb_dma_rf/input_dma_rest 1.123667 -0.087942 1.462613 -0.035270 -0.132673 -0.007640 2.208435 -0.286591 0.025700 1.404748 -2.182261 0.506794 -0.566982 1.177362 0.333569 0.448387 -1.277458 -0.018025 -1.857079 0.041788
wb_dma_ch_sel/always_5/stmt_1 -3.335733 2.633486 -1.938326 -0.839113 3.364200 -2.595043 -2.587784 0.774909 1.863470 1.104488 -1.019966 1.904415 -0.814773 -3.945566 1.488772 -0.642455 1.722975 -1.434604 -1.426213 2.372515
wb_dma_ch_sel/always_40/case_1 2.234112 -1.026278 3.309412 -2.579349 0.077972 1.947190 2.104980 -0.730447 0.916954 0.478452 -2.921082 2.521451 -1.487525 1.558329 -1.555693 2.912061 0.025893 0.500357 -0.232680 -1.627630
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.599677 -0.182488 1.716765 -1.031341 -0.185935 0.640562 -0.228221 -1.042111 -0.091319 -0.443164 0.593696 0.373168 -0.155465 1.217306 -3.083242 0.191884 0.162286 0.922341 -0.426732 -1.044542
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.591657 2.255411 -3.051700 1.080542 -1.207616 0.783005 1.371616 2.341987 -0.835042 -0.333007 -0.908576 -1.710452 0.780508 -1.088380 1.974960 0.970742 1.955101 -0.148683 2.601019 -2.346360
wb_dma/wire_de_csr 2.959206 -3.822745 0.854906 -2.548587 1.869679 0.893613 0.582999 0.745369 1.711790 1.204823 -4.411210 1.198168 -0.739735 1.193579 1.066761 2.643955 0.063815 -0.965951 -0.877126 0.826512
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -2.791493 1.738759 -1.287935 -0.039309 -0.034126 0.937684 -0.337990 1.752958 -0.045889 4.799295 -2.522804 0.626814 2.306489 1.835903 -1.073249 0.087773 1.715919 -1.758614 -2.197170 2.763844
wb_dma_ch_sel/always_37/if_1/if_1 -0.371509 4.684716 -0.644723 -3.316864 -1.174070 -2.552696 3.747702 -1.979536 0.416307 -0.404258 -3.081405 -0.257862 3.066602 -0.352186 -0.346043 -1.696575 -1.176758 1.027401 -3.130494 -2.497478
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.114464 0.720331 0.432344 0.784369 0.785838 -0.324878 -0.222087 -0.029957 -1.178277 0.164703 1.024298 2.669227 0.402418 -1.164260 -0.805171 -2.138530 -1.874649 -0.352466 -1.474127 0.763297
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 1.849440 -1.053105 0.234972 -1.830366 0.595944 1.409935 0.184590 0.606279 1.079826 -0.596177 -1.457630 1.905054 -0.918293 -0.903253 1.172260 2.553837 1.266250 -0.382889 2.091167 -0.805900
wb_dma_de/always_23/block_1/case_1/block_9/if_2 0.442559 -3.218417 -1.912135 -2.640742 0.302206 -1.945947 -1.299021 -0.616384 2.568645 -1.136868 -2.834797 1.520961 -0.626870 -1.954843 2.961532 3.302646 1.846097 -2.006705 2.646767 1.677334
wb_dma_ch_rf/always_10/if_1/if_1 1.184030 1.909069 -2.239578 -0.019244 0.129285 1.778828 1.367198 2.709783 -0.917548 -0.755140 -1.349558 2.696657 0.285336 -2.968548 2.218235 1.357864 1.366873 -0.857803 2.903690 -2.270103
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.829910 -0.342456 0.745038 -1.020792 1.346633 0.993898 -0.040466 0.485975 -0.049352 -0.419828 -0.396961 4.347588 -0.484059 -1.937566 0.297027 0.382511 -0.600654 -0.711695 0.514333 0.060545
wb_dma_ch_sel/input_ch3_adr0 -1.599400 -1.020325 1.083124 -2.031691 -1.009617 -1.117174 2.876932 -1.128814 -1.748835 -2.801728 -1.486044 0.844271 -0.695244 0.408973 -1.948933 -0.784447 -0.747586 -0.850101 -4.174172 -2.186683
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 1.324579 -2.884886 -0.629120 -2.325897 -0.044702 -1.965029 0.897936 -0.835278 2.398159 0.304797 -4.741259 1.664266 -1.035847 -0.814522 3.179983 3.468942 0.514178 -1.936589 0.921692 1.657891
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 1.861686 -1.044322 0.204623 -1.836639 0.598610 1.435971 0.188541 0.627638 1.108995 -0.638535 -1.439405 1.934357 -0.917789 -0.889290 1.179469 2.625450 1.314040 -0.421348 2.113537 -0.799534
wb_dma_de/wire_de_txsz -0.063242 1.935914 -0.851025 -2.279792 3.899345 0.245249 -4.159613 2.195905 1.012938 -0.499286 -2.428512 -4.617574 -1.759528 -1.038075 -0.995514 -2.000779 2.589457 -0.605183 0.438390 -0.274325
wb_dma_rf/input_de_adr1 -0.646027 -0.125597 1.799956 -1.084361 -0.207549 0.674255 -0.276609 -1.067639 -0.102214 -0.413879 0.588435 0.359871 -0.184949 1.284057 -3.254290 0.105156 0.139492 0.930691 -0.415335 -1.094393
wb_dma_rf/input_de_adr0 -1.673086 2.573479 -0.442120 -1.568814 -3.547807 -0.941877 5.308914 -1.508052 -1.170459 -0.761654 0.060652 -1.304818 0.695616 0.405083 3.904790 -1.301387 -0.470932 -1.284411 -5.468935 -0.351445
wb_dma_de/always_2/if_1 -1.838866 4.033019 -2.115557 -1.995383 -3.717510 -1.420488 3.594070 -1.796913 -0.657642 -1.292014 -0.165390 -0.327293 3.110223 0.135621 4.219270 1.202280 1.671770 1.145882 -4.180995 -1.032830
wb_dma_ch_sel/assign_102_valid 0.837705 2.828691 -0.885252 -0.604757 -0.368178 1.166762 1.073356 1.246656 0.882161 -0.081792 -1.872834 -1.980398 -1.774986 -1.788791 2.817992 1.242565 2.656652 -0.886706 2.525596 -1.288496
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -1.121472 -0.495248 -3.529908 -1.458161 -2.416311 -0.803246 1.778849 -0.015991 -2.427804 1.296594 -2.167535 -0.464502 5.254239 2.603598 -3.007665 -1.280487 0.785362 0.335160 -2.033993 -0.467969
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.595470 -1.757622 0.816685 -2.415110 -1.216586 0.880110 0.755392 -0.146329 -0.202013 -3.085515 -1.328929 1.539248 -0.747636 -0.656080 0.696778 1.893881 1.150441 -0.600139 0.096647 -1.198424
wb_dma_wb_mast/assign_4_mast_err 1.106269 1.836058 -2.208172 0.102285 -0.102809 1.544446 1.438896 2.550418 -0.963681 -0.731687 -1.318812 2.687148 0.376820 -2.921656 2.207965 1.223144 1.200129 -0.941163 2.730579 -2.066045
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 1.276836 -4.489011 -1.512637 -1.607957 0.374370 -0.148244 0.354788 0.029229 2.432452 -0.102013 -1.792388 1.204850 -0.533888 -0.692484 3.040407 3.972705 1.452283 -1.360095 2.317759 0.888822
wb_dma_ch_rf/always_2/if_1 2.183326 -0.969878 3.279556 -2.617532 0.146266 1.935055 2.021884 -0.662263 0.931728 0.451457 -2.911386 2.513090 -1.498226 1.510885 -1.664810 2.890464 0.059002 0.489238 -0.185984 -1.663646
wb_dma/input_wb1_err_i 1.214397 1.821158 -2.208463 0.153950 -0.013346 1.609485 1.336350 2.603971 -0.876138 -0.740073 -1.195007 2.652546 0.303918 -2.959464 2.274940 1.293019 1.202675 -0.966513 2.987332 -2.061513
wb_dma_ch_sel/assign_133_req_p0/expr_1 -0.212941 0.393572 0.210035 -0.025996 -2.865459 0.081123 -0.263768 0.298836 -1.474557 -2.968719 -1.228105 -2.245201 0.540923 0.365656 -3.116613 -0.105520 1.345793 0.098182 1.774567 -2.478093
wb_dma_ch_sel/assign_136_req_p0/expr_1 0.006830 2.521687 -0.696517 1.023734 -1.692648 -0.211438 -0.349012 0.294258 -0.704045 -0.561607 -2.197215 -2.217350 -2.101464 -1.475551 0.970875 0.815314 2.667573 -1.147515 2.947848 -0.774252
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.613735 2.222598 -3.017248 1.248107 -1.403180 0.712636 1.443529 2.267901 -0.821660 -0.306717 -0.731620 -1.759817 0.765753 -1.094866 2.093437 0.955926 1.828422 -0.233311 2.735465 -2.242223
wb_dma_ch_sel/assign_121_valid 0.800057 2.845274 -0.719927 -0.647517 -0.266424 1.171534 0.965818 1.240761 0.815351 -0.044914 -1.874272 -2.066115 -1.743928 -1.630970 2.589545 1.080208 2.581308 -0.810300 2.220731 -1.291987
wb_dma_ch_sel/assign_4_pri1 0.967915 -0.069292 0.825959 -0.160156 2.686619 1.329591 -0.237308 0.866803 -0.417111 -0.233984 0.987619 2.750277 -1.065458 -1.397648 -1.124458 -0.615682 -0.797974 0.325517 0.062890 -1.189394
wb_dma_de/always_2/if_1/cond -1.788529 1.191347 -2.392892 0.473040 0.012480 -1.773092 1.474075 -1.372686 1.069123 0.106446 0.996716 1.565120 0.190183 -1.636478 3.118599 3.123619 1.479555 1.618392 1.239538 -1.161137
wb_dma_ch_rf/reg_ch_csr_r -2.481813 0.347873 -2.124349 -0.870200 -1.067466 -0.141074 0.755002 -0.340588 -1.144593 2.785475 -2.998836 1.536626 3.621628 1.483501 -2.451340 0.942072 1.665508 -0.927432 -3.247357 0.280524
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.934628 -0.323018 0.660149 -1.077395 1.339275 1.060203 -0.021806 0.540305 -0.039778 -0.429597 -0.485093 4.468340 -0.474698 -1.971356 0.409242 0.492251 -0.500804 -0.752044 0.617896 -0.001016
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.264478 0.996216 -4.373081 3.293965 -2.041285 -0.439607 -0.246866 3.187508 -2.159970 -0.760495 -1.015579 -2.472304 3.244715 -0.294022 -0.967816 -0.085487 0.930138 0.257649 4.062524 -2.529009
wb_dma_wb_if/wire_slv_we 0.197932 0.068441 -1.699594 -2.387730 -2.288729 -2.462968 0.193905 -3.031549 -4.648672 -1.697157 -2.690985 -0.693227 2.692101 2.819403 -1.360047 -2.386791 -1.078354 0.462382 -2.885069 -0.159466
wb_dma_de/assign_70_de_adr1 -0.557435 -0.185218 1.815787 -1.149554 -0.150992 0.711938 -0.251928 -1.058298 -0.052075 -0.434214 0.582731 0.455600 -0.171303 1.291780 -3.180390 0.213131 0.174912 0.992104 -0.422354 -1.088356
wb_dma_ch_sel/always_38/case_1/stmt_4 2.025987 -4.124408 -0.499168 -2.765715 2.181144 0.938468 -1.584206 0.984401 1.939514 -0.201736 -2.348068 0.964856 -0.319346 0.031103 0.890462 2.536412 1.391640 -0.964226 1.018306 0.885418
wb_dma_ch_sel/reg_ch_sel_r -0.335276 4.868650 -0.574522 -3.426290 -1.203951 -2.443429 3.770494 -1.919490 0.434112 -0.456558 -2.991674 -0.391151 2.923950 -0.394739 -0.275330 -1.790827 -1.125950 1.021609 -2.914241 -2.543487
wb_dma_ch_sel/always_38/case_1/stmt_1 -4.007984 1.663408 -1.879818 0.076716 1.571421 -3.300410 -3.655399 0.033615 1.431567 0.502983 -1.846118 -0.711569 -1.598549 -2.441163 0.322805 0.766423 3.140638 -1.187423 0.590909 1.974957
wb_dma_ch_sel/always_38/case_1/stmt_3 1.987086 -4.075967 -0.555199 -2.773057 2.071515 0.890136 -1.600143 0.946742 1.858861 -0.219610 -2.425003 0.878130 -0.246987 0.122038 0.849946 2.427956 1.384063 -1.015413 0.904058 0.935370
wb_dma_ch_sel/always_38/case_1/stmt_2 2.005695 -3.103625 -0.105181 -1.905228 2.822202 0.574722 -1.754457 0.926621 0.632888 -0.025650 -1.324379 3.380501 0.129670 -1.033303 -0.007051 0.263704 -0.439996 -1.252876 -0.448507 1.549910
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.071794 0.662246 0.565994 0.744322 0.837005 -0.397450 -0.238035 -0.104835 -1.129025 0.177582 1.067448 2.654706 0.354508 -1.117277 -0.851866 -2.224429 -1.976449 -0.332571 -1.565440 0.833369
wb_dma_ch_pri_enc/wire_pri30_out 1.872020 -0.310060 0.745547 -1.075053 1.476244 1.006766 -0.042187 0.489137 -0.131720 -0.438851 -0.467484 4.435985 -0.492281 -1.963564 0.238349 0.319306 -0.660534 -0.704834 0.379075 -0.009830
wb_dma_ch_sel/reg_ch_sel_d -0.366419 -1.451565 -2.137026 -1.191758 -1.007419 -0.669981 0.928979 1.258018 -1.959563 -2.240754 -4.063300 3.306540 4.420714 0.833970 -3.852512 2.599085 0.549363 1.533429 -0.059481 -3.935135
wb_dma_ch_rf/assign_14_ch_adr0_we -0.762518 2.597830 -1.438596 -1.504763 -5.653541 -0.538344 4.186246 -1.303519 -0.959725 -1.258128 -0.549401 -1.334448 3.519897 1.009520 3.771145 0.459032 0.728204 -0.295927 -3.493251 -0.314148
wb_dma_rf/wire_ch1_csr 0.585431 0.505808 -1.186976 1.199975 -1.281245 -1.417772 -2.479821 -0.867614 -0.859412 1.172647 -2.427237 -2.736320 2.003329 0.709001 1.672535 -0.170169 1.780411 0.723449 -4.972200 3.665299
wb_dma_inc30r/always_1/stmt_1/expr_1 -0.828725 0.853746 -0.826122 -1.343570 -1.823703 -0.631462 -2.478126 -3.082606 0.673754 -1.273422 0.750201 1.054597 3.629914 1.068771 -1.821456 3.815257 3.069622 4.091845 0.350014 -0.944641
wb_dma_rf/wire_pause_req -0.719518 3.540950 2.062613 0.709562 -0.301517 -1.899170 4.827514 -0.527274 -0.361449 2.339794 -4.316948 1.755787 -2.626343 -2.210314 -1.153464 -2.483264 -2.376656 -2.792166 -2.219649 -0.509552
wb_dma_ch_sel/assign_95_valid -1.524514 2.454069 -4.956006 0.416058 -1.640088 -0.064574 -4.169081 -0.171756 -1.111079 1.158365 -0.422598 -2.435024 3.950803 -0.515031 2.334159 0.662556 5.243109 0.279767 -0.546494 3.183705
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.157480 -0.870595 2.171014 -2.002765 1.648272 2.250586 -0.307954 -0.207715 0.650482 -0.847407 0.545157 0.383963 -1.667664 1.030817 -3.564059 1.516143 1.158783 1.562591 0.952531 -2.962276
wb_dma_ch_rf/reg_ch_stop 1.236232 1.781724 -2.104953 0.037163 0.125900 1.651366 1.311401 2.598066 -0.837676 -0.721043 -1.219798 2.715812 0.217277 -2.962077 2.163287 1.259251 1.142788 -0.897110 2.835510 -2.073366
wb_dma_ch_sel/assign_146_req_p0 0.057774 2.494500 -0.595914 1.020395 -1.498933 -0.101090 -0.390015 0.368083 -0.768197 -0.535830 -2.048095 -2.200782 -2.109198 -1.401974 0.809952 0.649204 2.549544 -1.108768 2.856569 -0.785693
wb_dma_ch_sel/always_45/case_1/stmt_1 -0.753268 -0.128361 0.044749 1.769776 -1.182290 -1.204270 -1.490440 -0.659916 -1.646214 -0.546345 -0.262230 -0.329282 -0.414127 0.149913 -1.824695 -0.395998 0.147422 -0.255554 0.938428 0.258136
wb_dma_de/input_dma_abort 1.214745 1.813544 -2.256832 0.148887 0.031550 1.700089 1.322052 2.649832 -0.825936 -0.740719 -1.232876 2.628746 0.257930 -2.983869 2.288400 1.319967 1.212276 -0.912677 3.035246 -2.121983
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.882511 -0.364315 0.692807 -1.057916 1.413241 1.036102 -0.066320 0.472618 -0.071754 -0.428405 -0.439307 4.375673 -0.513101 -1.946934 0.279709 0.400072 -0.542944 -0.713526 0.527304 -0.018208
wb_dma_de/input_adr1 -0.780552 -0.065093 -0.046239 1.829121 -1.182094 -1.172342 -1.531282 -0.597711 -1.672418 -0.547956 -0.178826 -0.380384 -0.424787 0.094423 -1.791478 -0.366892 0.170807 -0.257831 1.100590 0.182749
wb_dma_de/input_adr0 -1.361859 0.277311 -0.646471 -2.532976 -7.475937 -2.290783 3.924712 -2.396406 -0.403500 -4.207393 -1.878027 0.415340 2.512544 0.201870 2.347339 2.211169 1.025835 -1.247608 -0.885923 -0.246902
wb_dma_ch_arb/reg_next_state -0.291796 -1.246029 -2.223708 -1.193291 -0.913849 -0.718702 0.844572 1.331765 -2.027538 -2.223763 -4.149677 3.230861 4.463442 0.816786 -3.799938 2.415241 0.534520 1.550561 -0.196479 -3.869461
wb_dma_wb_mast/input_wb_err_i 1.220152 1.937985 -2.245821 0.071649 0.023283 1.704103 1.327709 2.709153 -0.940800 -0.755635 -1.283911 2.637528 0.376178 -2.951287 2.155569 1.187652 1.197094 -0.921309 2.898230 -2.121508
wb_dma_wb_if/wire_wbs_data_o 2.310701 -3.967399 -1.184092 -0.837992 2.138980 0.519658 -2.385270 1.986732 1.210762 1.754929 -1.305870 -0.575583 2.115570 2.067689 0.596660 -0.256900 -1.236316 -1.155845 0.244602 2.738662
wb_dma_de/assign_73_dma_busy -0.103641 2.629789 2.659945 -1.477304 1.289980 -1.714176 2.400254 -2.573353 0.547426 0.092214 -2.310025 -1.950672 -3.778606 -0.876079 -3.142835 -2.349642 -0.882118 -0.236453 -0.403259 -2.685201
wb_dma_de/always_22/if_1 -2.623628 2.703547 -0.729075 -0.259526 -0.348979 -0.440649 1.870888 0.174147 -0.284033 4.794629 -3.688669 0.283385 1.573328 1.553276 -2.837783 -1.003416 0.253723 -1.740921 -1.369566 0.772943
wb_dma_rf/wire_ch2_csr 0.915317 0.247041 -1.112127 1.197156 -1.238706 -1.160415 -2.388391 -0.846427 -0.777560 1.245281 -2.601120 -2.675039 1.995613 0.775690 1.584127 0.064151 1.828437 0.770089 -4.915334 3.535636
wb_dma_de/input_de_start -3.888848 2.351590 -1.569818 0.676547 2.305965 -3.532859 -3.734498 0.061829 0.330727 0.760879 -1.217327 1.677308 -1.265264 -3.515443 -0.430213 -1.057879 1.617583 -1.569521 -0.862427 2.575833
wb_dma_pri_enc_sub/always_3/if_1 1.857473 -0.254885 0.590292 -1.043648 1.410257 1.106742 -0.069601 0.591587 -0.052354 -0.420484 -0.450596 4.290992 -0.475589 -1.914184 0.301309 0.442160 -0.467847 -0.672721 0.615066 -0.147468
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -0.000344 2.791564 0.882034 1.248331 0.401355 -0.599624 -1.091261 0.169100 0.516753 0.811089 0.774395 -3.225620 -1.567784 -0.677158 0.247576 -2.884737 -0.562732 -0.569495 0.625028 1.145372
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.225395 0.963731 -4.275076 3.303240 -2.102149 -0.606187 -0.426146 3.114606 -2.274341 -0.733799 -1.177208 -2.551570 3.231976 -0.282623 -1.126981 -0.292337 0.879972 0.065126 3.954923 -2.288370
wb_dma_ch_sel/assign_132_req_p0/expr_1 -0.177321 0.283057 -0.101094 0.081480 -3.002914 0.352833 -0.131454 0.523978 -1.434150 -3.089994 -1.057575 -2.251147 0.693110 0.359684 -3.058556 0.300046 1.578146 0.263301 2.416534 -2.894367
wb_dma_ch_rf/always_25/if_1/if_1 -1.228445 1.434080 -1.080001 -0.423713 1.794724 -2.343895 -0.929246 -0.798328 -1.033435 -1.414964 -0.364104 1.188373 0.249920 -0.178617 1.088469 0.908769 0.408683 2.301467 -2.869306 -0.845491
wb_dma_ch_sel/assign_98_valid/expr_1 -3.241238 3.165463 -2.237196 -1.736475 -4.403427 0.117947 -0.842876 -2.050865 -1.952601 -1.529657 -1.022258 -2.612810 2.147169 0.749608 -0.560525 1.477368 5.679359 0.339833 -1.663954 -0.444853
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -2.185285 1.351571 -1.362504 -0.847655 -0.923564 -0.465551 0.497766 -1.165704 -0.477238 3.364235 -2.961726 0.352323 2.792427 1.339860 -2.221550 0.186922 1.762269 -1.042182 -3.516992 1.003603
wb_dma_ch_sel/reg_pointer 2.180094 -1.003714 3.285087 -2.638136 0.117929 1.934065 2.031176 -0.661369 0.897161 0.410240 -2.924024 2.528781 -1.497473 1.485874 -1.641378 2.900705 0.088187 0.469691 -0.137197 -1.674761
wb_dma_wb_if/input_wb_err_i 1.226979 1.826497 -2.133981 -0.105465 0.166967 1.802809 1.346434 2.661077 -0.914326 -0.786920 -1.312662 2.687295 0.338614 -2.838708 2.071450 1.298626 1.284668 -0.805462 2.717683 -2.252300
wb_dma_rf/input_de_csr 2.951551 -3.737058 0.923900 -2.493093 1.740883 0.821522 0.722817 0.669575 1.688007 1.264555 -4.459837 1.156932 -0.682773 1.276292 1.104371 2.596463 -0.044193 -0.997746 -1.010990 0.962360
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 0.076087 0.696708 0.448124 0.727576 0.766303 -0.335364 -0.218487 -0.081010 -1.124819 0.207257 0.998208 2.510280 0.373949 -1.073730 -0.807304 -2.100780 -1.836041 -0.340523 -1.464409 0.765657
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -0.097819 -1.291978 0.635508 -0.864723 -1.015435 -0.483212 0.170777 -1.968338 -1.394494 -0.923607 -1.163281 -0.948907 -0.184318 1.137574 -0.575816 -0.533821 -0.188348 -0.065166 -2.758908 0.258622
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.901002 -0.327190 0.642954 -1.058962 1.391669 1.112586 -0.082689 0.541363 -0.051518 -0.435550 -0.451872 4.432519 -0.502796 -1.945137 0.380524 0.494834 -0.492430 -0.728858 0.646078 -0.034784
wb_dma_ch_sel/assign_165_req_p1/expr_1 0.099567 0.695178 0.450615 0.726930 0.782514 -0.344086 -0.210889 -0.102607 -1.171252 0.192393 0.994643 2.585069 0.419719 -1.060030 -0.811325 -2.157147 -1.849083 -0.327693 -1.543531 0.812082
wb_dma_ch_rf/input_de_adr0_we -0.713222 -0.626078 -1.057516 1.019827 -1.918769 -1.161714 1.984891 -1.065814 0.559440 0.069490 0.380829 0.409184 -0.199363 -0.732187 2.377276 1.727743 0.128735 -0.481101 1.330309 0.209220
wb_dma_ch_sel/assign_161_req_p1 0.111198 0.667790 0.495269 0.751521 0.824609 -0.363851 -0.230936 -0.095470 -1.120623 0.188604 0.979828 2.547345 0.365241 -1.075423 -0.804542 -2.120394 -1.875887 -0.326870 -1.491641 0.778354
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -2.572133 0.374014 -2.134034 -0.899233 -1.178615 -0.281017 0.764431 -0.450001 -1.074835 2.663613 -2.954183 1.418925 3.477851 1.423388 -2.395442 0.881044 1.640895 -1.032122 -3.041574 0.285684
wb_dma_ch_sel/assign_129_req_p0 -0.119879 2.349994 -1.208747 1.623479 1.612580 1.250514 -2.611486 3.405897 -1.424700 -0.300794 -0.962708 -4.841096 0.480671 0.316597 -3.761888 -2.479889 1.254550 0.937932 2.289896 -2.733422
wb_dma_de/wire_de_ack 1.507381 -3.124340 -0.496433 -2.490802 0.131351 -1.803554 1.004318 -0.807289 2.494011 0.260552 -4.816607 1.860771 -1.197873 -0.802834 3.252733 3.735854 0.533074 -1.907648 0.966742 1.483511
wb_dma_ch_arb -0.403076 0.222997 -0.898927 -1.081390 -0.617204 -1.202276 0.490738 0.134707 -1.323345 -1.470266 -3.695158 1.417364 3.188715 0.790852 -3.800147 1.127648 0.583108 1.570105 -1.250208 -2.830923
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 1.712841 -1.913223 0.798978 -2.521989 -1.152592 0.951274 0.752376 -0.170401 -0.082741 -3.038391 -1.460338 1.795242 -0.747010 -0.667435 0.782163 2.205963 1.190726 -0.603695 0.241599 -1.183639
wb_dma_pri_enc_sub/always_3/if_1/cond 0.070815 0.764925 0.507276 0.807138 0.885120 -0.380676 -0.242249 -0.049161 -1.207014 0.163666 1.089628 2.770518 0.398897 -1.172049 -0.885555 -2.271386 -1.955164 -0.326674 -1.564428 0.789445
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.244609 -0.928353 2.158134 -1.950670 1.723083 2.336447 -0.286926 -0.125671 0.665140 -0.851018 0.624030 0.479773 -1.693055 0.966622 -3.542637 1.630203 1.163852 1.645252 1.152333 -3.104153
wb_dma/wire_de_txsz_we 1.442938 -0.067170 -0.305378 0.229305 3.558099 1.137385 -3.417816 2.619398 1.914729 0.968518 -0.024275 -4.750279 -2.186121 -0.542852 0.044160 -1.872419 0.888214 -0.924371 3.314296 0.720669
wb_dma_ch_pri_enc/wire_pri16_out 1.884321 -0.273705 0.709521 -1.084433 1.435392 1.078720 -0.056264 0.529523 -0.094050 -0.466856 -0.401139 4.440059 -0.506231 -1.968352 0.225370 0.356680 -0.585666 -0.699456 0.491977 -0.089266
wb_dma_ch_pri_enc 1.888019 -0.366383 0.690614 -1.065335 1.351635 1.082970 -0.006636 0.514128 -0.031051 -0.455018 -0.390333 4.333559 -0.529857 -1.901309 0.300304 0.459502 -0.528422 -0.688576 0.578850 -0.054530
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 0.924674 -0.811995 0.417064 -0.995422 1.958618 1.721301 0.014986 0.911684 0.804114 -0.426514 -0.061578 0.173698 -1.552841 -0.303550 -0.296946 1.569547 1.089330 0.652981 1.592071 -2.013695
wb_dma_ch_rf/always_11/if_1/if_1/cond 1.043258 2.728951 -1.137862 -0.015997 3.069353 3.203806 -0.756805 4.091808 -1.767856 -0.644480 -0.237009 0.478250 -0.076972 -1.698596 -1.379694 -1.289308 1.007509 0.596926 1.482826 -3.617748
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.199568 0.980896 -4.216661 3.157277 -2.053919 -0.504247 -0.264633 3.010066 -2.172200 -0.769448 -1.120329 -2.418354 3.178446 -0.245598 -1.032000 -0.115643 0.921490 0.183998 3.853859 -2.418736
wb_dma_ch_pri_enc/wire_pri7_out 1.805756 -0.299791 0.689895 -1.013571 1.313537 0.999225 -0.031398 0.456377 -0.110703 -0.415769 -0.454614 4.318887 -0.437424 -1.861989 0.266548 0.323677 -0.576686 -0.719851 0.425432 0.046502
wb_dma_ch_sel/always_6/stmt_1/expr_1 0.430663 -3.125769 -1.974768 -2.492623 0.235258 -1.844418 -1.112671 -0.545318 2.468673 -1.154397 -2.680123 1.481170 -0.560530 -1.973707 2.940128 3.354774 1.796138 -1.877690 2.774510 1.428416
wb_dma_wb_if/wire_mast_err 1.133633 1.817613 -2.207338 0.156873 -0.076488 1.653049 1.350418 2.591597 -0.874492 -0.758863 -1.160202 2.570917 0.350017 -2.830987 2.252165 1.298309 1.197289 -0.905369 2.960500 -2.098623
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 0.174077 1.466965 0.650122 -4.093676 2.233271 0.482745 -4.175160 0.667262 1.285371 -1.141528 -3.006588 -2.513605 -1.239837 -0.365442 -2.593146 -0.785764 2.908322 -0.711895 0.707991 -0.076016
wb_dma_wb_if/input_wb_cyc_i -1.027894 -3.054685 -0.816570 1.741602 -1.156638 -2.097408 -0.686060 1.826792 -2.148028 -1.438752 -2.898411 -4.811456 2.371484 1.274433 -3.084636 -4.125752 -1.167465 -2.374232 -3.842822 1.734347
wb_dma_ch_sel/assign_97_valid -2.004894 4.372331 -4.641714 0.448447 -3.669545 0.091728 -3.012195 -0.526499 -0.883013 0.531061 -0.928502 -4.133632 3.117937 -0.185209 2.890268 2.048432 6.621086 0.843789 1.095087 1.646535
wb_dma/wire_mast0_drdy -0.546491 -3.074776 -0.949781 -0.980077 0.614607 1.275141 -1.468621 -1.167308 -0.946180 1.417885 -2.880725 -0.175002 -2.176839 -0.514712 0.056061 1.265275 4.471723 -2.947169 -2.990747 3.256952
wb_dma_ch_pri_enc/wire_pri8_out 1.879503 -0.308044 0.648675 -1.063889 1.331316 1.012224 -0.060495 0.513165 -0.096011 -0.431966 -0.521947 4.415778 -0.470281 -1.949688 0.355063 0.440849 -0.512762 -0.752501 0.494694 0.056336
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.822503 -0.242540 0.591574 -1.030645 1.361941 1.074746 -0.040671 0.601162 -0.143008 -0.461594 -0.436735 4.340353 -0.459991 -1.933994 0.281213 0.362587 -0.518994 -0.726481 0.542195 -0.079527
wb_dma_wb_if/wire_pt_sel_o 0.447278 -2.204429 0.459565 -0.712416 0.815499 -0.509109 -0.765584 0.214874 -1.461433 -0.394846 -3.440516 -0.782014 4.527390 1.030186 -2.969970 -3.329595 -1.511075 -1.626596 -6.953360 2.477254
wb_dma_de/assign_77_read_hold/expr_1/expr_1 0.070946 0.687127 0.429289 0.740284 0.813973 -0.350899 -0.205492 -0.061812 -1.163859 0.159111 0.985002 2.583616 0.393793 -1.088430 -0.809704 -2.110905 -1.859194 -0.346078 -1.454808 0.735467
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.657244 -1.833399 0.823782 -2.360937 -1.230521 0.888341 0.754090 -0.204507 -0.125340 -3.006440 -1.251131 1.622118 -0.737212 -0.635778 0.755676 2.010998 1.091873 -0.582098 0.178955 -1.152880
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.807700 -0.253368 0.660035 -1.025786 1.345466 0.996599 -0.025641 0.520013 -0.126806 -0.433530 -0.456095 4.367986 -0.420429 -1.918693 0.228739 0.316998 -0.575424 -0.730014 0.438672 0.021451
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -1.259623 -0.245398 1.731592 0.666309 -1.325096 -0.435246 -1.714806 -1.596506 -1.649449 -0.982099 0.445110 0.075136 -0.617018 1.308489 -4.809289 -0.096698 0.313818 0.714563 0.760030 -0.870811
wb_dma_ch_pri_enc/wire_pri22_out 1.892659 -0.268185 0.637508 -1.007377 1.387587 1.044016 -0.054437 0.542193 -0.076333 -0.428241 -0.416171 4.502779 -0.461605 -2.036797 0.340908 0.365132 -0.600391 -0.746831 0.556260 0.003689
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.667157 -1.894238 0.862915 -2.453815 -1.052935 0.979720 0.723183 -0.193204 -0.051856 -2.987952 -1.259134 1.634530 -0.854623 -0.626191 0.694181 2.120052 1.154280 -0.523558 0.221387 -1.271746
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.638855 2.156997 -2.959675 1.028094 -1.292340 0.741158 1.352909 2.232208 -0.822003 -0.319319 -0.958500 -1.725333 0.822270 -1.022435 1.894410 0.913431 1.892962 -0.208249 2.364438 -2.187560
wb_dma_ch_sel/assign_143_req_p0/expr_1 0.108722 2.344251 -0.731961 1.071143 -1.605947 -0.069882 -0.449826 0.466515 -0.634165 -0.567417 -2.008921 -2.157853 -2.111805 -1.486763 0.991512 0.954751 2.692770 -1.129417 3.377119 -0.865261
wb_dma_ch_sel/assign_135_req_p0 -0.018609 2.461015 -0.707997 1.111158 -1.622550 -0.104407 -0.332210 0.362790 -0.818047 -0.578738 -2.016200 -2.246716 -2.011547 -1.360779 0.853701 0.779751 2.600832 -1.071725 2.962755 -0.877611
wb_dma_ch_sel/wire_gnt_p0_d -0.606744 -1.891463 -2.224055 -2.079015 -1.763502 -0.625095 1.219388 0.979150 -1.034917 -2.487533 -4.991308 1.106791 3.997941 1.981538 -3.376890 4.227689 1.988633 1.904399 0.519382 -4.577766
wb_dma_de/assign_20_adr0_cnt_next 1.510960 0.150784 -0.997118 1.624810 0.259336 1.927886 0.641192 0.448709 -0.159560 3.195203 0.809132 -1.072331 1.265123 0.948932 1.526161 -0.289588 -0.104656 -0.171517 -0.094069 0.588226
wb_dma_wb_if/inst_check_wb_dma_wb_if -0.558222 -1.244403 1.510268 -0.279901 0.158141 -0.168739 0.363099 -0.563709 -1.136964 -0.670535 -2.483740 -1.310125 1.967284 0.402937 -2.568953 -1.902567 0.152196 -1.007039 -6.173053 1.266278
wb_dma_ch_sel/assign_153_req_p0 0.068076 2.501936 -0.649314 1.158341 -1.547627 -0.145531 -0.404738 0.388617 -0.751310 -0.539956 -2.017398 -2.182624 -2.185210 -1.503605 0.915801 0.793430 2.622600 -1.148242 3.112876 -0.841658
wb_dma_de/assign_82_rd_ack/expr_1 1.626350 1.064468 -0.009580 -1.584928 3.624697 1.339694 -2.770209 2.351168 -0.072330 0.480896 -1.840415 -0.834688 -0.554889 -1.126228 -0.677709 -2.760952 0.552868 -1.242805 -1.496216 1.072453
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 1.058995 0.448000 -1.027239 -0.696051 1.842206 0.220587 -0.810840 1.387236 0.616678 0.521150 -1.660741 -0.328421 -0.866451 -1.941960 1.782651 -0.923503 0.786993 -1.788603 0.000042 1.262053
wb_dma_de/reg_de_csr_we 4.908207 -2.182538 -1.106553 -2.035769 2.615375 3.292341 -0.389801 4.963960 0.782896 2.120279 -5.557087 -0.355004 1.627718 2.096959 1.544680 1.537709 -0.062062 -1.296861 1.374023 -0.047679
wb_dma/wire_wb0_ack_o -0.965207 -1.664942 0.257349 0.477334 0.164346 -2.012217 -0.460030 0.179166 -1.604783 -0.987373 -2.191402 -0.358741 -2.297040 0.128872 -1.448334 -1.305091 -0.757594 -1.567485 -3.712956 0.319404
wb_dma_ch_sel/always_9/stmt_1/expr_1 1.803726 -1.010764 0.236755 -1.820170 0.603074 1.404562 0.173444 0.614794 1.069775 -0.594464 -1.445208 1.906550 -0.893487 -0.863686 1.150929 2.535668 1.259018 -0.405863 2.054829 -0.757771
wb_dma_ch_pri_enc/wire_pri23_out 1.865517 -0.268863 0.669156 -1.041579 1.423065 1.034645 -0.047677 0.537191 -0.067299 -0.404054 -0.445191 4.270706 -0.515262 -1.932379 0.291555 0.375815 -0.519700 -0.702375 0.527678 -0.050643
wb_dma_ch_sel/assign_103_valid 0.881600 2.800354 -0.863169 -0.608210 -0.427110 1.192765 1.097229 1.247933 0.848215 -0.071883 -1.876605 -1.899241 -1.703648 -1.762256 2.834184 1.313586 2.660484 -0.825656 2.510274 -1.351387
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -1.020271 1.016000 0.753466 1.103805 -1.582336 -2.122592 1.508528 -2.571680 1.214846 0.968343 0.762509 -1.696241 -1.850381 -0.618130 2.183115 -0.453568 -0.283451 -0.803654 -0.654287 1.909966
wb_dma_rf/wire_ch1_txsz 1.152235 -2.423096 -0.440885 -0.977651 1.073802 -1.119521 -1.746215 0.001715 -0.070272 0.384839 -1.203694 3.413802 1.519453 -0.832667 0.324211 -1.249249 -1.596467 -1.941615 -2.009920 3.561859
wb_dma_de/always_23/block_1/stmt_13 -1.823556 1.052185 -2.082057 -2.013016 0.749991 -4.895366 -2.099566 -3.247674 2.997775 0.213221 -1.535722 0.577464 -0.310400 -2.523285 3.999170 1.492445 1.860538 -0.562409 -0.515549 3.535599
wb_dma_de/always_23/block_1/stmt_14 -1.153043 7.318348 2.074295 -2.593255 1.749089 3.981584 3.286676 2.519077 -0.535745 1.320272 0.594802 -4.313145 -1.944180 1.325720 -0.929223 -3.586185 0.837877 0.489772 -2.949725 -4.129653
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 1.136868 0.856573 1.553872 -2.458538 3.277803 2.050021 -3.003315 1.406757 -0.072745 0.064212 -1.201608 -0.414749 -0.726211 -0.029931 -3.529033 -2.407454 0.762735 -0.391442 -1.290796 0.006484
wb_dma_ch_rf/assign_25_ch_adr0_dewe -0.703118 -0.588109 -1.029565 1.010422 -1.860318 -1.147045 1.967233 -1.006207 0.570922 0.045196 0.353266 0.393790 -0.182600 -0.740994 2.306717 1.662650 0.121539 -0.493419 1.314672 0.189279
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.869609 -0.209714 0.619440 -1.019864 1.327551 1.034787 -0.053998 0.547401 -0.083721 -0.409088 -0.426776 4.379854 -0.414969 -1.998421 0.369886 0.367760 -0.580734 -0.738887 0.625819 0.003141
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 1.542042 3.400653 0.079850 -1.515359 1.379549 2.275866 -0.855157 2.246386 0.285778 -0.124695 -2.139578 -2.273723 -1.479834 -1.076577 0.557059 -0.331465 2.487147 -0.398493 1.389330 -1.456505
wb_dma_ch_rf/input_ch_sel 1.500784 -0.824810 1.949159 -1.921114 -0.103535 -3.250813 4.669324 -3.270107 2.166559 1.699376 -5.661726 -0.523299 -3.324799 -0.257644 0.835873 0.385752 -1.732670 -2.088084 -0.986274 0.155832
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.606539 -0.132950 1.780614 -1.116970 -0.136979 0.688437 -0.303933 -1.038612 -0.064614 -0.407367 0.617435 0.350439 -0.138374 1.280326 -3.209404 0.144500 0.185440 0.948410 -0.442393 -1.052101
wb_dma_ch_pri_enc/wire_pri4_out 1.857819 -0.269032 0.668583 -1.038269 1.407055 1.060322 -0.066649 0.556407 -0.046047 -0.416720 -0.480121 4.375757 -0.506344 -1.933945 0.353516 0.407370 -0.533888 -0.745243 0.571212 -0.014404
wb_dma_ch_rf/wire_ch_txsz_we 0.188896 1.397685 0.739694 -3.978716 2.350414 0.581738 -4.078454 0.769229 1.230000 -1.128115 -2.883596 -2.398787 -1.250224 -0.336455 -2.725998 -0.808042 2.778931 -0.613954 0.679418 -0.252858
wb_dma_de/assign_70_de_adr1/expr_1 -0.636544 -0.147832 1.781217 -1.038535 -0.202324 0.641431 -0.303978 -1.074752 -0.101467 -0.438813 0.636962 0.327876 -0.129941 1.273167 -3.193915 0.081427 0.134395 0.910577 -0.507446 -1.011953
wb_dma_ch_sel/assign_116_valid 0.825949 2.649529 -0.904142 -0.505472 -0.548217 1.083273 1.118433 1.172224 0.867306 -0.127441 -1.733921 -1.802328 -1.703414 -1.754631 2.852928 1.356818 2.560009 -0.891121 2.592034 -1.225164
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 0.342664 -0.327954 -1.298367 -1.660423 -1.142738 -1.418086 0.435434 -0.919924 1.876325 -1.533137 -1.949447 2.513279 -1.356126 -3.016589 3.410666 3.613171 1.849838 -1.466847 4.005240 -0.060818
wb_dma_ch_rf/always_22/if_1/if_1/cond 1.465055 0.134560 -0.995502 1.574981 0.173030 1.881202 0.702348 0.453644 -0.108194 3.064678 0.824415 -1.017087 1.258510 0.904514 1.540873 -0.261884 -0.089669 -0.157195 -0.086547 0.535514
wb_dma_wb_mast/wire_wb_addr_o -0.630663 -0.994825 -1.549480 2.309096 -0.827647 -1.100486 -1.698379 1.104068 -1.428315 -0.400894 -0.137972 -0.946074 2.537493 0.698411 -2.904584 -1.105978 -0.883648 0.437774 1.759756 -0.365818
wb_dma_ch_rf/reg_ch_csr_r2 0.978282 2.769881 -1.046164 0.030690 3.176347 3.160908 -0.762436 4.046608 -1.798471 -0.622917 -0.134054 0.561035 -0.127551 -1.713630 -1.501023 -1.457746 0.851196 0.607011 1.316605 -3.608463
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -1.198204 1.398657 -0.979178 -0.440207 1.998938 -2.266314 -0.927297 -0.861357 -0.951837 -1.407062 -0.212004 1.371656 0.087662 -0.273657 1.066051 0.923389 0.401254 2.414633 -2.880448 -0.908083
wb_dma_ch_sel/assign_11_pri3 0.894943 -0.743077 0.390137 -0.918083 1.914340 1.714105 -0.018741 0.943057 0.788438 -0.435265 -0.040735 0.132385 -1.536595 -0.339631 -0.281678 1.523456 1.082740 0.625170 1.586482 -1.970459
wb_dma_de -2.062990 1.570990 -0.879939 -0.849855 -1.726673 -0.979426 1.502769 -1.537389 -1.009154 2.768992 -3.514908 -0.196963 1.909972 1.375579 -2.173213 -0.607865 1.055924 -1.447091 -3.169810 0.913568
wb_dma_wb_slv/wire_wb_data_o -1.317682 -0.070327 -1.472012 0.265487 -1.598296 -0.998144 0.952410 1.630811 -1.084407 -0.301529 1.087317 -1.854854 2.946955 1.323103 -2.040797 -3.269478 -1.148979 0.688339 -0.714671 0.187014
wb_dma_inc30r/always_1/stmt_1 -1.409172 2.349890 -2.345137 -0.915834 -0.376055 -0.642618 -2.538286 -0.723935 0.563386 -1.088612 1.973895 -0.324171 6.265297 1.440212 -1.803541 1.658434 1.602240 5.641105 -0.973487 -1.812510
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.140235 0.677460 0.538428 0.720249 0.860041 -0.313702 -0.210401 -0.086282 -1.109104 0.207176 1.041980 2.701936 0.329112 -1.151060 -0.799971 -2.136862 -1.875382 -0.330076 -1.462989 0.810453
wb_dma_ch_sel/assign_127_req_p0 1.003754 2.086977 -1.624186 -0.789949 2.424525 3.621948 -0.553185 4.249105 -0.618061 -0.840499 -1.257142 -1.902322 -0.496891 -0.740075 -0.593358 0.879050 2.836092 0.926194 3.021221 -4.458384
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.870513 -0.292507 0.725514 -0.991995 1.490947 1.065410 -0.069776 0.533703 -0.086244 -0.421129 -0.338637 4.441144 -0.547526 -1.977036 0.240758 0.326642 -0.607503 -0.705273 0.503279 -0.053267
wb_dma_ch_sel/assign_94_valid -3.988425 2.355597 -1.722356 0.741712 2.195010 -3.550185 -3.786767 -0.045837 0.343238 0.657086 -1.096561 1.581620 -1.204344 -3.519969 -0.380021 -0.976198 1.794330 -1.471429 -0.786619 2.512041
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 0.319374 1.952134 1.182387 -3.544220 3.030962 0.380008 -4.249176 0.664795 0.212174 -1.012138 -2.168365 0.103480 -0.882773 -1.317341 -3.385573 -2.528952 1.252142 -0.976489 -0.770509 0.481759
wb_dma_ch_pri_enc/wire_pri12_out 1.921113 -0.323732 0.678600 -1.062439 1.376745 1.103038 -0.073301 0.514302 -0.028924 -0.432083 -0.474423 4.352664 -0.515357 -1.936586 0.378043 0.476923 -0.510975 -0.746276 0.584047 -0.026610
wb_dma_ch_rf/always_20/if_1/block_1 -0.828398 2.651606 -1.203958 -1.622235 -5.661953 -0.678633 4.198061 -1.338427 -1.053380 -1.295351 -0.725385 -1.453193 3.182996 0.983948 3.799076 0.068280 0.603951 -0.665748 -3.924743 0.019549
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.678050 -1.807910 0.805140 -2.435181 -1.132540 0.994081 0.719420 -0.129199 -0.087345 -3.018470 -1.361867 1.643354 -0.759383 -0.628830 0.746999 2.080145 1.146296 -0.568469 0.246177 -1.228260
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 1.916369 2.553792 -1.219484 -0.870094 1.777624 2.821303 -0.559381 3.710763 -1.504735 -0.835394 -1.589314 2.328850 0.573009 -2.283951 -0.064579 -0.366732 1.046429 -0.468560 1.780437 -2.381460
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -0.342847 1.680664 1.893565 0.089712 0.352044 -0.988867 -0.539515 -1.592285 0.657825 0.932349 0.402501 -2.216617 -1.693858 0.131966 -0.277764 -2.278072 -0.474066 -0.324959 -2.043513 1.752390
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 2.936081 -0.940720 1.711828 -1.739729 0.387408 1.349779 2.481084 0.342445 1.012102 0.872994 -3.644492 2.273158 -1.377234 0.360549 1.410636 2.790280 -0.155965 -0.421599 0.071526 -0.685710
wb_dma_wb_if/input_slv_din -1.288970 -0.118866 -1.544742 0.334916 -1.661015 -0.989233 0.865953 1.613193 -1.060252 -0.273248 1.202607 -1.859632 2.973379 1.323056 -1.897062 -3.262001 -1.177423 0.640560 -0.484809 0.263809
wb_dma_ch_sel/assign_94_valid/expr_1 -3.769649 2.318272 -1.612942 0.572932 2.416918 -3.401392 -4.043316 0.098170 0.350308 0.678194 -1.261953 1.612597 -1.223747 -3.545321 -0.396573 -1.038481 1.811260 -1.534456 -0.792343 2.655797
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 1.377599 3.535056 -0.138627 1.203636 -0.955323 -0.270761 -1.612236 1.197582 0.761096 0.844537 -0.470010 -2.403619 -0.703452 -1.756722 2.130214 -2.319176 0.052546 -2.029046 3.386511 2.261485
wb_dma_de/always_21 1.234042 -4.542430 -1.491160 -1.671602 0.344715 -0.193610 0.315005 -0.008551 2.411079 -0.158076 -1.917149 1.224226 -0.487535 -0.665775 3.001859 3.939629 1.432268 -1.431512 2.200698 1.037012
wb_dma_de/always_22 -2.448361 2.772977 -0.638803 -0.222601 -0.119176 -0.252510 1.923603 0.200537 -0.271558 4.917445 -3.674623 0.127688 1.307654 1.479482 -2.741594 -1.052636 0.313517 -1.709910 -1.482628 0.652202
wb_dma_de/always_23 -2.509898 2.608070 -0.645056 -0.207427 -0.075480 -0.482301 1.821629 0.192241 -0.268744 4.817267 -3.920539 0.443352 1.118162 1.307734 -2.842000 -1.004413 0.238221 -1.899618 -1.141002 0.759154
wb_dma_ch_pri_enc/wire_pri1_out 1.862856 -0.299178 0.680171 -1.069860 1.374580 1.003793 -0.073942 0.519479 -0.153646 -0.418688 -0.506585 4.523326 -0.411444 -1.974577 0.258091 0.329430 -0.620259 -0.778522 0.361977 0.073409
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.135493 0.672472 0.482140 0.703818 0.852893 -0.308044 -0.241130 -0.048664 -1.101879 0.160248 1.009594 2.577973 0.377134 -1.129451 -0.785157 -2.068647 -1.823747 -0.330407 -1.393239 0.738694
wb_dma_de/assign_78_mast0_go 0.052843 0.707070 0.482324 0.772450 0.784138 -0.351753 -0.229087 -0.106277 -1.142588 0.173989 1.020701 2.619120 0.401971 -1.094685 -0.813214 -2.159618 -1.887586 -0.336698 -1.544543 0.779713
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -0.757561 -0.096929 0.069730 1.738962 -1.179092 -1.242628 -1.483396 -0.685581 -1.663022 -0.497228 -0.236445 -0.362925 -0.431456 0.170839 -1.822721 -0.441319 0.120526 -0.292966 0.848001 0.323769
wb_dma_de/wire_dma_done 0.083500 3.213255 -1.423014 -1.638962 3.291898 -1.993842 -0.582856 0.087962 1.271076 1.066870 -3.306469 1.303476 -0.980918 -2.650735 2.782434 0.500685 1.083597 0.071763 -1.140755 0.374185
wb_dma_ch_sel/assign_150_req_p0/expr_1 0.117292 2.497757 -0.788971 1.033013 -1.494409 -0.000323 -0.412516 0.506061 -0.743281 -0.544329 -2.114967 -2.218989 -2.076737 -1.515267 0.918735 0.907056 2.743227 -1.071646 3.181963 -0.974194
wb_dma_rf/input_wb_rf_adr -0.534373 4.893800 0.454968 -0.366497 -4.976697 -4.601478 -1.420219 -0.746754 -1.184532 -0.825476 -2.624160 -0.929705 4.384380 0.137545 0.137266 -5.636637 -3.692875 -2.517786 -2.448111 4.701540
wb_dma_wb_if -1.545660 -0.933221 0.837400 -0.286156 -1.739665 -1.385526 -0.133572 -0.874454 -3.484614 -0.768563 -3.934531 -0.930717 1.638598 2.884507 -2.259441 -2.011040 -0.859927 -2.080737 -7.302256 1.906083
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 4.906358 -2.208678 -1.161957 -2.083906 2.730354 3.353147 -0.424175 5.012776 0.727745 2.144395 -5.626175 -0.391020 1.538281 2.109494 1.543117 1.686706 0.084361 -1.224462 1.309427 -0.189361
wb_dma_ch_pri_enc/wire_pri25_out 1.922850 -0.285765 0.704482 -1.022282 1.477272 1.109030 -0.042897 0.566590 -0.014214 -0.423109 -0.368497 4.478190 -0.552291 -2.010396 0.333053 0.429185 -0.548282 -0.697691 0.671211 -0.028624
wb_dma_wb_mast/reg_mast_cyc 0.040710 0.724574 0.498904 0.775589 0.761434 -0.397834 -0.239161 -0.109943 -1.200642 0.184612 1.024543 2.609113 0.420663 -1.094279 -0.860831 -2.237628 -1.907290 -0.356243 -1.576577 0.841856
wb_dma_ch_rf/input_wb_rf_we 0.409605 0.264180 -1.593652 -2.815025 -1.542103 -2.273999 -0.667746 -3.603861 -3.692387 -0.933036 -2.453584 -1.493872 2.739467 2.976943 -1.221402 -1.917088 -0.113289 0.911007 -3.568155 0.347344
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -0.765271 2.572688 -1.278168 -1.370091 -5.832540 -0.519233 4.367936 -1.415738 -0.996000 -1.181875 -0.319095 -1.406997 3.378462 1.080271 3.853455 0.311812 0.577361 -0.423276 -3.615428 -0.210079
wb_dma_de/always_6/if_1 0.383319 2.127301 1.034339 -3.355511 3.011235 0.450922 -4.307731 0.813388 0.207406 -1.007318 -2.087262 -0.012565 -0.887435 -1.432713 -3.301370 -2.544582 1.317219 -0.933200 -0.458990 0.407062
wb_dma_wb_slv/always_4/stmt_1 -1.462402 0.177401 -0.357280 0.478073 -8.496370 -1.279282 -2.171371 -0.302012 -1.168963 0.169278 -2.621230 -2.014352 3.822295 1.381340 -0.133043 -2.409958 0.551143 -5.040125 1.474631 7.168406
wb_dma_de/assign_3_ptr_valid 2.218589 -1.090168 3.411803 -2.712586 0.315140 2.045771 1.978728 -0.639536 0.978064 0.409762 -2.850511 2.552140 -1.648251 1.498156 -1.768686 2.878781 0.066870 0.530372 -0.161859 -1.754660
wb_dma_wb_mast/input_pt_sel 2.555012 -4.195722 -2.460526 0.552870 3.094733 0.344128 -2.666138 3.648010 0.440500 1.994093 -0.211699 1.408074 5.211240 1.316686 -0.931630 -2.566699 -3.779409 -0.892803 0.299693 2.723464
wb_dma_ch_pri_enc/wire_pri15_out 1.937339 -0.306004 0.640260 -1.100465 1.466366 1.132793 -0.052413 0.582045 -0.010471 -0.463129 -0.465830 4.374084 -0.562364 -2.004327 0.372319 0.506154 -0.479937 -0.729534 0.696360 -0.108686
wb_dma_wb_slv/input_wb_we_i 2.976409 0.806929 -3.405972 6.542398 -1.216781 1.016544 -0.996717 3.019328 -2.031128 4.076234 1.767048 0.257004 2.790620 -0.794555 2.673101 -2.329852 -2.769334 -2.509736 6.230686 2.244827
wb_dma_de/reg_tsz_cnt_is_0_r 0.732620 0.774070 -0.439889 -1.504001 4.054327 2.041309 -2.653461 2.909807 0.725381 0.440630 -1.640182 -4.947913 -1.535351 0.349165 -1.110138 -1.517595 2.362093 0.013736 -0.176379 -1.035203
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 2.151016 5.852139 -0.290827 -2.759462 4.222475 3.920286 -1.473446 3.876083 0.864233 3.411231 1.013898 -0.947115 1.871177 0.933653 2.462311 -3.028658 0.140253 0.715725 -1.810067 0.802702
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.802651 -0.252129 0.666304 -1.012024 1.309351 0.999153 -0.054428 0.480635 -0.118703 -0.440676 -0.483413 4.293098 -0.414580 -1.889633 0.283388 0.367189 -0.547208 -0.717102 0.429478 0.041628
wb_dma/wire_mast1_drdy 0.660482 2.348629 -0.634457 -0.765902 0.350206 0.704646 0.136116 1.542797 -2.089309 -0.609450 -1.569382 3.142919 1.560737 -1.548348 -0.121196 -1.447205 -0.355701 -0.636589 -1.984960 -0.392942
wb_dma_ch_rf/wire_ch_csr_we -0.929768 0.373713 -2.865610 -1.404791 -2.245842 -1.007863 1.572948 -0.760293 -1.774531 1.968606 -2.204388 -1.602818 4.473798 2.516733 -2.769374 -1.893750 1.011453 0.141176 -2.413126 0.305936
wb_dma_ch_pri_enc/inst_u9 1.870376 -0.338401 0.717495 -1.020905 1.448615 1.033744 -0.061005 0.517700 -0.036665 -0.430365 -0.314326 4.393341 -0.598875 -1.974221 0.285275 0.395586 -0.600819 -0.709198 0.596379 -0.022939
wb_dma_ch_rf/assign_8_ch_csr -2.058575 0.169101 -0.863703 0.198126 -2.733861 -2.036616 2.353670 0.005362 -1.266759 1.737447 -2.934047 -2.387744 2.346450 1.187368 -3.476391 -3.160858 0.267131 -0.608827 -4.910810 1.287872
wb_dma_ch_rf/wire_this_ptr_set 2.902918 -0.989926 1.688560 -1.729363 0.434333 1.417647 2.434351 0.345173 1.058726 0.813774 -3.506013 2.268003 -1.455639 0.294087 1.426739 2.862978 -0.050481 -0.376353 0.218921 -0.774892
wb_dma_ch_pri_enc/inst_u5 1.970426 -0.269302 0.674140 -1.084663 1.462419 1.105948 -0.085961 0.593419 -0.078185 -0.416454 -0.441205 4.664164 -0.495122 -2.068757 0.358766 0.391849 -0.623417 -0.752110 0.572135 0.041163
wb_dma_ch_pri_enc/inst_u4 1.922040 -0.277749 0.675414 -1.013446 1.451672 1.108510 -0.036094 0.568016 -0.030825 -0.408616 -0.367397 4.453664 -0.547335 -2.020583 0.316557 0.430072 -0.573082 -0.721187 0.683645 -0.043955
wb_dma_ch_pri_enc/inst_u7 1.891304 -0.296662 0.677943 -1.063773 1.398288 1.089061 -0.033653 0.539310 -0.041609 -0.438472 -0.439235 4.482583 -0.482925 -1.987118 0.329436 0.436239 -0.580956 -0.736098 0.604659 -0.003905
wb_dma_ch_pri_enc/inst_u6 1.869884 -0.273280 0.672914 -1.042886 1.339138 1.028031 -0.020989 0.532880 -0.095380 -0.434291 -0.479200 4.470093 -0.465436 -2.013150 0.364080 0.381591 -0.557426 -0.773201 0.544136 0.043052
wb_dma_ch_pri_enc/inst_u1 1.957841 -0.354902 0.660144 -1.129551 1.451302 1.127386 -0.037937 0.547858 -0.046713 -0.473104 -0.497229 4.441569 -0.517702 -1.961507 0.329278 0.476407 -0.504704 -0.741341 0.580923 -0.062277
wb_dma_ch_pri_enc/inst_u0 1.885967 -0.207175 0.697062 -0.996500 1.398789 1.039918 -0.084272 0.540981 -0.109064 -0.399927 -0.428003 4.457471 -0.451940 -2.007198 0.322356 0.346906 -0.616899 -0.765671 0.580541 0.000716
wb_dma_ch_pri_enc/inst_u3 1.851752 -0.276738 0.687006 -1.022883 1.398632 1.053838 -0.054792 0.527198 -0.065312 -0.409525 -0.418414 4.469758 -0.478204 -1.991605 0.302165 0.346933 -0.582877 -0.727888 0.495020 -0.009699
wb_dma_ch_pri_enc/inst_u2 1.871850 -0.259424 0.675865 -1.013573 1.406037 1.033616 -0.069679 0.553868 -0.150010 -0.413200 -0.388671 4.511178 -0.424404 -1.995324 0.307811 0.330554 -0.628920 -0.727132 0.474979 -0.007649
wb_dma/wire_de_start -3.777133 2.484500 -1.472772 0.752752 2.289688 -3.454311 -3.936868 0.032427 0.275065 0.652427 -1.191795 1.402959 -1.407354 -3.569317 -0.463835 -1.195803 1.713345 -1.583711 -0.673559 2.611871
wb_dma_ch_sel/assign_130_req_p0/expr_1 -0.077080 2.392105 -1.072723 1.563491 1.815255 1.230997 -2.603062 3.352955 -1.358131 -0.332790 -0.905696 -4.766873 0.197104 0.173197 -3.724862 -2.455849 1.268042 0.953083 2.369139 -2.841891
wb_dma_rf/wire_ch_stop 1.178983 1.838414 -2.259942 0.196126 -0.048229 1.639682 1.400665 2.603963 -0.880929 -0.686787 -1.184869 2.634150 0.320175 -2.915652 2.312649 1.276947 1.165641 -0.954191 3.002910 -2.068679
wb_dma/wire_mast0_dout -0.010897 -0.876803 0.671909 -0.117493 -1.367008 -2.102932 0.105769 -0.159214 -1.611592 0.379347 -4.572621 -1.315735 -0.132187 3.576619 0.152416 -0.489322 -1.331591 -1.908278 -5.359417 2.224770
wb_dma_ch_rf/input_de_adr0 -1.662588 2.510447 -0.463203 -1.489028 -3.647195 -0.933077 5.382154 -1.620127 -1.255369 -0.789653 0.220924 -1.322499 0.730405 0.455014 3.950798 -1.323324 -0.485535 -1.255435 -5.533524 -0.390779
wb_dma_ch_rf/input_de_adr1 -0.648296 -0.165606 1.818416 -1.071165 -0.208153 0.693594 -0.239000 -1.087410 -0.089071 -0.465077 0.672237 0.404000 -0.144727 1.292712 -3.258147 0.118091 0.086924 0.995145 -0.488708 -1.069372
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.074712 0.762829 0.476396 0.757618 0.816175 -0.334402 -0.237348 -0.070119 -1.210399 0.179521 0.994853 2.657326 0.436650 -1.141993 -0.833236 -2.181726 -1.893291 -0.356936 -1.547998 0.765580
wb_dma_wb_if/input_wbs_data_i -0.231895 -0.800279 0.642743 -0.061840 -1.366406 -2.136062 -0.108687 -0.054082 -1.856805 0.067785 -4.418736 -1.284252 -0.129615 3.533777 -0.095733 -0.627353 -1.296175 -1.909346 -5.430379 2.052449
wb_dma_de/reg_tsz_dec -0.056272 1.377622 -0.901831 -0.619491 2.355501 0.432483 -2.820788 2.110205 0.092480 0.883399 -1.656890 -5.138049 -0.076735 0.617724 -0.788493 -2.890058 1.383967 -0.651111 -1.503614 0.957887
wb_dma_ch_sel/input_ch0_am0 1.516164 0.168394 -1.066476 1.752147 0.119080 1.944713 0.743449 0.430594 -0.121109 3.334750 0.951126 -1.096595 1.399237 0.978753 1.650229 -0.253725 -0.103603 -0.136876 -0.065301 0.594528
wb_dma_ch_sel/input_ch0_am1 -1.136428 1.751284 -1.311446 -0.394492 1.840558 -0.646659 -0.468595 -0.402034 0.476274 0.076872 0.791994 1.141809 0.433775 -0.832547 0.758219 1.426580 1.247618 2.143082 -0.188162 -1.289317
wb_dma_ch_sel/assign_162_req_p1 0.038169 0.777191 0.394734 0.792114 0.722858 -0.385950 -0.229380 -0.076799 -1.256472 0.157501 0.995533 2.607490 0.524708 -1.091152 -0.847824 -2.214502 -1.874395 -0.365266 -1.624340 0.822688
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 0.969893 -3.783006 -0.286743 -1.877898 3.403988 1.174492 -1.720845 1.248160 1.522989 -0.031434 -0.975209 -0.854376 -0.985244 0.630539 -0.648761 1.367706 1.137898 0.044067 0.374471 -0.347170
wb_dma_rf/wire_ch5_csr -0.043555 -0.008753 -0.053873 -0.318365 -2.130032 -0.561646 -0.843142 -1.015730 -1.563833 -0.092315 -2.829771 -2.146974 1.779773 1.563601 -0.587363 -0.210538 1.755648 0.162738 -5.716893 1.634723
wb_dma_ch_rf/wire_ch_am1_we -1.127418 1.406372 -0.997816 -0.384459 2.082364 -2.300360 -0.970173 -0.812610 -1.002816 -1.461493 -0.187070 1.369172 -0.008976 -0.312414 1.147646 0.944189 0.326107 2.435282 -2.830096 -0.983946
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 0.072591 0.690201 0.526365 0.771099 0.764922 -0.396003 -0.208870 -0.117445 -1.221408 0.164699 0.983289 2.621412 0.443168 -1.074708 -0.879963 -2.217070 -1.950139 -0.356547 -1.653090 0.853219
wb_dma_ch_rf/always_2/if_1/if_1/block_1 2.252577 -1.057968 3.260222 -2.675421 0.362475 2.083431 2.029524 -0.558800 0.968671 0.428388 -2.898846 2.513273 -1.640403 1.465291 -1.648705 2.985485 0.162901 0.541450 -0.078109 -1.809778
wb_dma_inc30r/wire_out -1.335732 1.381095 -2.204412 -1.120732 -1.272933 0.035311 0.515779 -1.276264 -1.469137 -0.725355 0.708163 -0.699527 6.187442 2.354614 -2.210882 0.408415 1.002066 3.887873 -4.666610 -2.935617
wb_dma_ch_pri_enc/reg_pri_out 1.822435 -0.282893 0.679961 -1.024776 1.355010 0.989770 -0.019669 0.495526 -0.135951 -0.437382 -0.447589 4.361266 -0.421844 -1.929595 0.291743 0.354367 -0.586984 -0.706840 0.433475 0.007777
wb_dma/input_wb0_we_i 2.891706 0.774913 -3.474352 6.563007 -1.176645 0.932010 -1.022088 3.005311 -2.049720 4.043184 1.666161 0.294043 2.707814 -0.821026 2.607362 -2.338103 -2.755145 -2.536695 6.258357 2.201614
wb_dma_de/always_2/if_1/if_1/stmt_1 -0.985690 2.068550 -2.134133 -1.061686 -0.923166 -0.399408 1.089993 -1.953133 -1.440880 -0.413857 0.419667 -0.342862 3.836658 1.119720 1.147445 0.977899 1.642048 2.884233 -5.593806 -1.875691
wb_dma_ch_rf/wire_ch_txsz_dewe 1.571721 -0.115502 -0.357734 0.180695 3.726518 1.272108 -3.562666 2.831352 2.040683 0.985591 -0.095288 -4.874153 -2.233064 -0.640494 0.136529 -1.796402 1.018484 -0.959905 3.653877 0.692831
wb_dma_de/always_22/if_1/stmt_2 -2.666376 2.523273 -0.693685 -0.218756 -0.149029 -0.364526 1.823316 0.101550 -0.307239 4.778579 -3.622410 0.332213 1.252084 1.416854 -2.921925 -0.937971 0.416329 -1.749630 -1.363835 0.684554
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 0.778127 2.170570 -1.944037 2.093834 -0.057970 1.023387 -1.301876 3.138535 -0.168018 0.097559 0.595340 -2.006836 0.395553 -1.395212 1.028704 -1.089369 0.305193 -0.671725 5.269834 -0.731183
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.815303 -0.300013 0.654678 -1.039973 1.328494 1.039778 -0.022597 0.524553 -0.038657 -0.426281 -0.448459 4.281912 -0.495324 -1.875664 0.295391 0.402651 -0.522529 -0.691131 0.557943 -0.066192
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -1.106712 1.587797 -1.073895 -0.455015 1.949212 -2.336133 -1.039657 -0.830752 -0.967491 -1.468711 -0.287736 1.364314 0.059129 -0.416507 1.250343 0.866430 0.381245 2.268986 -2.619176 -0.828959
wb_dma_ch_sel/assign_149_req_p0/expr_1 0.122486 2.430776 -0.741415 0.996006 -1.558153 -0.114133 -0.347417 0.415938 -0.652360 -0.531682 -2.200820 -2.197530 -2.157025 -1.520934 1.046913 0.956883 2.734621 -1.172472 3.226867 -0.852932
wb_dma/wire_de_ack 1.454356 -2.973762 -0.533871 -2.367842 -0.033785 -1.899535 1.012481 -0.777256 2.402570 0.374982 -4.813443 1.767287 -1.025104 -0.739381 3.258276 3.573676 0.419426 -1.942786 0.814472 1.592616
wb_dma_wb_mast/always_1/if_1 -0.094252 -0.811112 0.553250 0.093939 -1.388768 -1.989088 0.067600 0.021743 -1.741194 0.252590 -4.365185 -1.338625 -0.126826 3.487094 0.132273 -0.463264 -1.288890 -1.856328 -5.123623 1.944039
wb_dma_wb_if/wire_wb_cyc_o 0.108817 0.767076 0.467902 0.780070 0.805536 -0.345516 -0.195981 -0.058062 -1.200445 0.161761 1.022552 2.654123 0.428560 -1.162414 -0.827093 -2.191421 -1.884016 -0.346093 -1.480239 0.763937
wb_dma_ch_sel/assign_143_req_p0 0.041091 2.567877 -0.751817 1.083485 -1.630368 -0.150766 -0.325065 0.375741 -0.758874 -0.522615 -2.103520 -2.202995 -2.028772 -1.439092 0.963794 0.805141 2.637706 -1.082211 2.986723 -0.919796
wb_dma_wb_mast/wire_mast_err 1.237552 1.805386 -2.197207 0.179125 0.000916 1.666959 1.386397 2.613764 -0.891120 -0.723297 -1.087365 2.784216 0.333577 -2.953397 2.260722 1.273546 1.112120 -0.888064 3.062366 -2.144266
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 0.887227 -0.790516 0.396398 -0.947789 1.865760 1.660321 0.004827 0.885919 0.782955 -0.414896 -0.017334 0.115046 -1.504125 -0.304246 -0.301717 1.493526 1.038133 0.637591 1.588751 -1.971681
wb_dma/wire_slv0_dout -1.314934 0.971726 0.046765 0.031090 -8.559628 -1.887403 -2.207862 -1.026429 -0.766356 0.303168 -3.081896 -3.145634 3.402208 1.396214 -0.125681 -3.150949 0.640892 -5.228757 1.164592 7.674927
wb_dma_ch_sel/reg_am1 -1.177110 1.896885 -1.390827 -0.454083 1.957213 -0.624450 -0.531492 -0.386383 0.515452 0.044681 0.742484 1.214466 0.410364 -0.955665 0.807119 1.470232 1.383631 2.196983 -0.103088 -1.364764
wb_dma_ch_sel/input_next_ch 0.132780 3.150192 -1.413628 -1.647852 3.314250 -1.912503 -0.565117 0.178993 1.242595 0.997089 -3.406660 1.314584 -1.067081 -2.677825 2.694804 0.475232 1.098643 -0.011192 -1.120065 0.326185
wb_dma_de/always_9 0.002336 1.582518 -0.851003 -0.594303 2.396352 0.462101 -2.778415 2.152947 0.075859 0.918204 -1.668703 -5.159536 -0.183451 0.563212 -0.738289 -2.989473 1.330485 -0.662696 -1.539724 0.943976
wb_dma_de/always_8 1.624616 4.096982 0.560956 -0.751253 2.187294 1.997961 -1.050017 2.190755 -0.805891 0.021391 -1.087604 0.215330 -1.165853 -2.157766 -0.229203 -2.386185 0.700453 -0.674819 -0.082615 -0.791658
wb_dma_wb_mast/always_1/if_1/cond -0.206787 -0.715780 0.604270 0.001719 -1.306714 -2.166173 0.027162 -0.134601 -1.730138 0.317152 -4.413143 -1.542177 -0.139214 3.590118 -0.047008 -0.720864 -1.342205 -1.817541 -5.392803 2.067197
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.212186 0.889158 -4.220324 3.114967 -2.042697 -0.487398 -0.265261 3.110216 -2.190367 -0.754348 -1.160879 -2.459875 3.313906 -0.130107 -1.096055 -0.164150 0.871263 0.252441 3.697234 -2.394072
wb_dma_rf/always_1/case_1/stmt_12 -0.247856 -0.945234 3.310474 -1.581419 -0.423726 0.829719 0.386644 -0.858208 0.907276 0.292893 -1.322780 0.264025 -1.114578 0.984264 -0.465020 -0.101656 -0.058411 -1.122156 -4.864243 2.095626
wb_dma_rf/always_1/case_1/stmt_13 -0.139667 0.025214 0.133395 -0.069322 0.322594 -1.863278 -0.535404 -0.457137 -1.419824 -1.507289 -1.042171 0.241738 -0.221696 0.403426 0.520992 -0.444564 -0.804841 0.438226 -2.796598 0.293406
wb_dma_de/always_3 -2.200037 0.770433 -1.217656 0.776274 0.785554 -1.052724 -2.326207 -0.177057 -0.984664 -0.722950 0.933665 0.668069 2.663594 0.872925 -4.796127 0.476524 0.648309 3.239048 1.303786 -2.595844
wb_dma_de/always_2 -1.724250 4.128748 -2.238202 -1.891786 -3.797501 -1.278117 3.535425 -1.692569 -0.684871 -1.273655 -0.169502 -0.323129 3.231848 0.103255 4.300625 1.261797 1.712499 1.149889 -3.956516 -1.111110
wb_dma_de/always_5 1.551941 3.384758 0.128835 -1.440680 1.313003 2.286438 -0.846974 2.226858 0.325531 -0.133665 -2.119668 -2.327554 -1.529723 -1.072039 0.587405 -0.369291 2.475384 -0.414204 1.486284 -1.435860
wb_dma_de/always_4 1.612424 4.017862 0.604921 -0.785700 2.064722 1.919392 -1.007588 2.052079 -0.850635 0.066521 -1.213372 0.292730 -1.085900 -2.126477 -0.269268 -2.404365 0.673229 -0.735760 -0.229900 -0.619089
wb_dma_de/always_7 0.744019 0.691920 -0.398728 -1.578910 4.064565 1.995691 -2.708438 2.780997 0.795442 0.517901 -1.661012 -4.968436 -1.599313 0.333660 -1.079923 -1.517993 2.372978 -0.016432 -0.268978 -0.877011
wb_dma_de/always_6 0.349033 1.988801 1.040026 -3.391804 2.955512 0.322135 -4.299232 0.717706 0.148199 -1.000031 -2.157990 0.029029 -0.768358 -1.344614 -3.384469 -2.610992 1.204738 -0.985311 -0.613492 0.541871
wb_dma_ch_sel/input_ch3_txsz 1.781370 -0.993986 0.237592 -1.748279 0.653220 1.440854 0.173304 0.604467 1.070028 -0.620332 -1.385540 1.804808 -0.926367 -0.867696 1.092933 2.496848 1.290394 -0.365235 2.083544 -0.819362
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -0.334318 1.676523 1.876156 0.099272 0.305385 -0.970569 -0.547675 -1.573969 0.636115 0.902067 0.363258 -2.178042 -1.643711 0.164809 -0.275863 -2.214716 -0.446854 -0.319007 -2.010019 1.718597
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 0.032565 0.704589 0.439710 0.765887 0.714304 -0.413734 -0.228733 -0.086298 -1.210372 0.186907 0.941299 2.519870 0.449350 -1.041307 -0.847362 -2.183432 -1.861059 -0.327869 -1.599788 0.795408
wb_dma_ch_rf/always_11/if_1 1.046360 2.680413 -1.127596 0.020381 3.087090 3.195344 -0.780595 4.087611 -1.726371 -0.634470 -0.185779 0.458476 -0.114891 -1.720039 -1.346112 -1.284204 0.946246 0.597249 1.571321 -3.606842
wb_dma_ch_sel/assign_147_req_p0/expr_1 0.003579 2.568575 -0.733323 1.188396 -1.559914 -0.137963 -0.353177 0.453192 -0.760540 -0.531777 -2.012398 -2.298822 -2.163156 -1.530429 0.946900 0.795126 2.643368 -1.110444 3.227392 -0.924057
wb_dma_ch_sel/always_45/case_1/cond -1.213179 -0.182822 1.703948 0.628308 -1.304604 -0.383981 -1.676967 -1.555361 -1.648182 -0.934688 0.346105 0.073330 -0.602915 1.266808 -4.738054 -0.141943 0.343179 0.688648 0.728494 -0.881017
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -0.730737 -0.118266 -0.009795 1.745259 -1.162908 -1.185066 -1.543092 -0.631216 -1.667558 -0.536666 -0.301733 -0.364427 -0.423260 0.107135 -1.818413 -0.426823 0.153536 -0.263143 0.997338 0.243465
wb_dma_de/assign_68_de_txsz -0.079987 1.851410 -1.039354 -2.294878 3.801942 0.247789 -4.182052 2.273968 0.984718 -0.589914 -2.585498 -4.551544 -1.710021 -1.109368 -0.950339 -1.840501 2.772486 -0.652802 0.622332 -0.349989
wb_dma_de/always_23/block_1/case_1/block_10/if_2 0.501915 -3.197644 -1.983044 -2.617922 0.307575 -1.885000 -1.223326 -0.529292 2.552850 -1.116980 -2.849814 1.528943 -0.629658 -2.000103 3.013727 3.403885 1.857128 -1.983366 2.777987 1.529812
wb_dma_ch_rf/always_20/if_1 -0.885816 2.365581 -1.198391 -1.514106 -5.565784 -0.718822 4.112159 -1.424053 -1.200668 -1.463416 -0.591155 -1.419457 3.192579 1.069464 3.427463 0.098356 0.529876 -0.405110 -4.027221 -0.237648
wb_dma/input_wb0s_data_i -0.170733 -0.861760 0.569179 -0.069904 -1.544242 -2.170628 0.184281 -0.208715 -1.657787 0.394756 -4.539765 -1.516034 0.110119 3.687306 0.146656 -0.544654 -1.308749 -1.825042 -5.696468 2.280431
wb_dma_de/reg_dma_done_d 1.285857 1.652836 -0.230611 -1.235395 1.437456 -1.347539 -0.173402 0.652075 0.694198 0.880546 -4.294480 0.202938 -1.391806 -2.070019 2.057444 -0.984677 -0.112737 -2.209388 -0.832061 1.629101
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -0.711477 -0.711475 -1.108765 1.067834 -2.034920 -1.229973 2.093284 -1.104080 0.599180 0.027397 0.380500 0.449008 -0.234366 -0.753896 2.531570 1.811983 0.143438 -0.533205 1.445127 0.212473
wb_dma_wb_slv/assign_1_rf_sel -1.364113 -0.305442 -0.722693 4.267791 -2.650707 -3.430572 0.258423 0.826845 -3.113527 -2.007390 -2.071779 -2.240009 -3.956430 -1.432589 -0.679336 -2.076463 -1.400287 -3.014230 2.062173 -0.498459
wb_dma_ch_rf/assign_23_ch_csr_dewe 4.844231 -2.281596 -1.130856 -2.050081 2.643572 3.237973 -0.389152 4.905870 0.721441 2.154705 -5.658617 -0.384378 1.631395 2.141689 1.472559 1.648832 0.042060 -1.285898 1.209160 -0.059185
wb_dma_de/always_4/if_1/if_1/cond 1.611232 4.112141 0.581396 -0.604878 2.116009 1.891521 -1.087124 2.121036 -0.826874 0.100795 -0.996499 0.222672 -1.133591 -2.214413 -0.272114 -2.593047 0.527942 -0.734080 -0.037152 -0.591041
wb_dma_ch_sel/assign_376_gnt_p1 0.061340 0.721751 0.429307 0.776097 0.779921 -0.378983 -0.258775 -0.067089 -1.174790 0.180892 0.949686 2.525378 0.414460 -1.077611 -0.799216 -2.164344 -1.835802 -0.341499 -1.546550 0.824978
wb_dma_de/wire_wr_ack 1.739723 1.164511 -0.281264 -1.517641 3.500463 1.451749 -2.715358 2.554050 -0.060497 0.421569 -1.922669 -0.785572 -0.527804 -1.308649 -0.441566 -2.489051 0.796513 -1.305178 -0.847117 0.858199
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 0.967134 -3.785763 -0.321808 -1.861102 3.347244 1.147031 -1.757542 1.242675 1.521179 -0.027496 -0.979631 -0.945408 -0.899580 0.671419 -0.677549 1.344062 1.178206 0.043082 0.321613 -0.292750
wb_dma_ch_arb/always_1 -0.379382 -1.121286 -2.266918 -1.217935 -1.193615 -0.723914 1.038113 1.228825 -2.027646 -2.245480 -4.122215 3.409741 4.576738 0.736472 -3.711908 2.627689 0.674482 1.522754 -0.122273 -3.909454
wb_dma_ch_arb/always_2 -0.314390 -1.283080 -2.149303 -1.429740 -1.208565 -0.721568 1.136675 1.157300 -2.013261 -2.264953 -4.284795 3.176570 4.591062 0.992087 -3.637210 2.639832 0.670349 1.569621 -0.615901 -3.887189
wb_dma/wire_ch0_txsz 0.859993 1.564077 -1.125976 -3.283302 2.555540 -0.010921 -3.935900 1.917168 1.208521 -0.750947 -4.029349 -2.753893 -0.971758 -1.545067 0.401940 -0.808550 2.940878 -1.623373 0.798297 0.842775
wb_dma_de/always_19 -3.006409 -0.047368 -3.102762 -0.354261 1.296764 -2.304993 3.220990 0.080428 0.669829 -0.233858 -0.375230 2.004083 2.113597 -0.798577 0.083450 1.684169 -0.338743 1.457558 -0.351789 -3.354331
wb_dma_de/always_18 -2.037217 -2.773731 -0.800698 2.340469 -2.265667 0.079824 -2.862482 -1.688719 -3.203149 0.377286 -1.655723 -1.360435 -1.928218 0.781413 -2.910295 1.213719 4.033176 -2.020828 0.115531 2.148565
wb_dma_de/always_15 1.667664 0.422141 -0.549687 -2.267537 2.650519 1.654313 -2.497301 2.489176 1.033844 0.300767 -2.940887 -3.137089 -0.854299 -0.185949 0.312562 -0.534271 2.399659 -1.031213 0.272170 0.348322
wb_dma_de/always_14 1.174024 1.914850 -2.238602 0.132652 -0.030357 1.655616 1.403621 2.667211 -0.919076 -0.745747 -1.244990 2.716380 0.365378 -3.005969 2.251260 1.190052 1.166022 -0.948735 2.916232 -2.113218
wb_dma_de/always_11 -0.772533 -0.111926 0.006199 1.733595 -1.211300 -1.240348 -1.516169 -0.652218 -1.681813 -0.562233 -0.324253 -0.326811 -0.399491 0.163811 -1.827055 -0.420083 0.152251 -0.244596 0.882765 0.259061
wb_dma_de/always_13 0.048420 3.336056 -1.521397 -1.710825 3.110669 -1.978481 -0.556993 0.191809 1.048867 0.976358 -3.640224 1.199548 -0.775965 -2.610684 2.590948 0.304822 1.145014 -0.050428 -1.423315 0.349069
wb_dma_de/always_12 1.614476 4.128463 0.692170 -0.768918 2.207053 1.883120 -1.100567 2.106107 -0.780333 0.128697 -1.145408 0.151090 -1.224336 -2.152267 -0.303293 -2.592908 0.601622 -0.779060 -0.248593 -0.554420
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 0.550116 4.118052 0.242634 2.807159 -3.373389 -2.808936 1.723816 -0.540269 -0.467463 0.063737 0.160508 0.412069 -1.517570 -3.688519 3.161601 -3.984094 -2.965973 -3.543323 3.603787 2.876341
wb_dma_ch_sel/assign_155_req_p0/expr_1 0.091548 2.449627 -0.678242 1.015115 -1.484253 -0.101565 -0.360968 0.421170 -0.701709 -0.511485 -2.061532 -2.148818 -2.041900 -1.432934 0.892719 0.762746 2.576015 -1.093602 2.942451 -0.806320
wb_dma_ch_pri_enc/wire_pri13_out 1.876701 -0.262497 0.679461 -1.037571 1.436401 1.040781 -0.044481 0.501443 -0.070930 -0.424609 -0.368198 4.444730 -0.460892 -1.940512 0.271349 0.329102 -0.579370 -0.684194 0.489879 -0.008056
wb_dma_de/reg_read_r 1.525444 0.539586 -0.645407 -2.382952 2.672716 1.642340 -2.547414 2.503819 0.942910 0.267567 -3.102461 -3.347640 -0.811121 -0.116521 0.164973 -0.606443 2.512548 -1.008050 0.089557 0.238252
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 1.996648 -0.566850 -1.988503 -1.697277 3.179696 2.227463 -2.308222 3.944424 -0.766553 -0.438974 -2.452535 1.367387 1.224793 -1.312727 -0.329997 -0.494634 1.137466 -1.055735 0.568672 -0.579116
wb_dma/assign_9_slv0_pt_in -1.099126 -1.686963 0.153321 0.750743 -0.009116 -2.123813 -0.462167 0.232046 -1.769157 -1.076295 -2.069529 -0.475287 -2.354524 0.095943 -1.457478 -1.339690 -0.794420 -1.572196 -3.516965 0.272321
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 0.397563 -3.133819 -1.978048 -2.534421 0.301395 -1.860865 -1.182529 -0.576012 2.560909 -1.143992 -2.703935 1.438506 -0.700277 -2.013050 2.971332 3.391958 1.843407 -1.929096 2.823968 1.463366
wb_dma_ch_rf/always_17/if_1/block_1 0.324306 1.967887 1.099696 -3.410376 3.158624 0.337687 -4.280325 0.669672 0.152570 -0.905350 -2.093792 0.109635 -0.927074 -1.400652 -3.348876 -2.699192 1.187250 -0.988824 -0.896326 0.632347
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -3.521114 1.191013 -2.203043 -0.798668 -1.523960 -0.487167 1.118088 -1.082615 -1.331563 2.338257 -2.849336 1.216745 3.150696 0.573221 -2.689016 0.959873 2.689690 -0.587826 -3.973411 -0.205629
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 1.529392 3.443646 0.119980 -1.570765 1.416062 2.351007 -0.790183 2.300839 0.293184 -0.147123 -2.186207 -2.297966 -1.521386 -1.057384 0.500868 -0.325966 2.541854 -0.390437 1.269728 -1.572187
wb_dma_de/assign_20_adr0_cnt_next/expr_1 1.502242 0.173395 -1.026976 1.584983 0.147494 1.917476 0.698063 0.428377 -0.126938 3.168503 0.833562 -1.091837 1.328600 0.947234 1.555571 -0.252051 -0.077928 -0.137625 -0.096879 0.571773
wb_dma_ch_pri_enc/wire_pri2_out 1.938548 -0.309579 0.622648 -1.038242 1.418742 1.145037 -0.064033 0.624809 -0.014932 -0.444269 -0.428799 4.452950 -0.541876 -2.001736 0.390953 0.503257 -0.501253 -0.701148 0.781977 -0.074108
wb_dma_de/always_11/stmt_1 -0.734317 -0.053570 0.003587 1.773173 -1.243721 -1.160165 -1.463294 -0.625985 -1.630410 -0.545528 -0.257441 -0.379954 -0.437008 0.099826 -1.789777 -0.378412 0.152875 -0.265980 1.036836 0.246230
wb_dma_ch_rf/wire_ch_adr1_we -1.196857 -0.263967 1.784319 0.581563 -1.287441 -0.400254 -1.694317 -1.647254 -1.609325 -0.963942 0.336840 0.199024 -0.632280 1.308859 -4.732565 -0.095435 0.320764 0.696197 0.584152 -0.830637
wb_dma_ch_sel_checker/input_ch_sel 0.981217 -0.248537 -0.186782 -0.903226 -1.249819 -0.264388 0.206258 -0.321291 0.359696 -0.220581 -1.402608 1.776377 0.595283 -0.593555 1.468993 1.069631 0.211367 -1.018088 0.553343 1.169115
wb_dma_ch_sel/input_ch1_adr1 -0.629433 -0.186109 1.834009 -1.086118 -0.207162 0.645616 -0.276365 -1.132901 -0.114021 -0.431285 0.654169 0.396794 -0.169617 1.314734 -3.261398 0.129902 0.106382 0.978210 -0.533027 -1.012051
wb_dma/wire_slv0_pt_in -1.006019 -1.666766 0.264480 0.602130 0.288583 -2.025724 -0.510334 0.215305 -1.694149 -1.006902 -2.034125 -0.431623 -2.407632 0.096656 -1.516632 -1.338539 -0.766932 -1.505316 -3.733989 0.226331
wb_dma_rf/always_2/if_1/if_1/cond 1.658011 3.917098 1.985583 0.486380 -1.259324 -0.382373 4.449608 0.205115 -0.859321 0.614228 -3.169693 0.565423 -2.939452 -1.774043 1.896207 -1.950113 -1.953043 -1.945894 -0.132609 -0.533418
wb_dma_pri_enc_sub/reg_pri_out_d 1.859397 -0.248110 0.682508 -1.000857 1.321319 0.987967 -0.051268 0.495784 -0.121984 -0.417527 -0.404085 4.463415 -0.431660 -1.940580 0.316628 0.312457 -0.657745 -0.788906 0.481512 0.110475
wb_dma_ch_pri_enc/always_4/case_1 1.853931 -0.243266 0.696451 -1.002859 1.424790 1.030204 -0.067807 0.535813 -0.095838 -0.402251 -0.393596 4.422893 -0.515222 -2.002002 0.297738 0.346543 -0.605457 -0.714527 0.561325 -0.026722
wb_dma_ch_pri_enc/wire_pri29_out 1.915624 -0.267519 0.681682 -1.057519 1.412239 1.063959 -0.015702 0.508502 -0.092965 -0.417263 -0.427737 4.595760 -0.447318 -2.037552 0.368487 0.366276 -0.625127 -0.761961 0.564324 0.027873
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 2.009034 -4.105370 -0.540416 -2.752045 2.168062 0.931795 -1.606816 1.013447 1.893225 -0.220676 -2.365767 0.937910 -0.287471 0.061044 0.820422 2.404220 1.327407 -0.995185 0.929894 0.882264
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 0.340604 2.111074 1.113669 -3.354598 3.033472 0.389296 -4.302619 0.741005 0.056231 -0.899053 -2.069990 -0.042153 -0.771486 -1.292031 -3.468531 -2.820088 1.119567 -0.954082 -0.897759 0.566463
wb_dma_de/wire_read_hold 0.043540 0.692825 0.509976 0.723045 0.745679 -0.363127 -0.214549 -0.126249 -1.113663 0.187260 0.965839 2.498644 0.380025 -1.030325 -0.837003 -2.135380 -1.878780 -0.337217 -1.537410 0.819882
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -1.254835 -0.336532 1.658036 0.704433 -1.260911 -0.428329 -1.723275 -1.559276 -1.635029 -1.012794 0.406964 0.101111 -0.604712 1.289331 -4.735368 -0.063864 0.346588 0.713703 0.778558 -0.897054
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 0.879576 -0.752855 0.380656 -0.945970 1.858367 1.681092 -0.022221 0.898215 0.755056 -0.406776 -0.051682 0.110394 -1.522003 -0.276861 -0.323480 1.516276 1.041776 0.625391 1.535469 -1.935428
wb_dma_ch_rf/wire_sw_pointer -0.536946 2.278584 -0.917184 0.240202 2.134204 -4.325009 -2.256040 -1.022465 -1.538431 -0.786985 -3.785475 1.149611 -1.507232 -1.572768 1.308377 -0.145819 0.151478 0.355000 -2.689435 0.956951
wb_dma/wire_slv0_din -4.342751 4.321050 2.858199 -2.306589 -3.911550 -1.000862 3.475799 2.765031 -0.265345 -0.227844 -0.494399 -1.775201 0.912184 1.169280 -0.857323 -6.513872 -2.500830 -2.513622 -6.469771 3.466725
wb_dma_ch_rf/input_dma_err 1.178776 1.828042 -2.287131 0.157658 -0.104944 1.695678 1.405113 2.656353 -0.875155 -0.761464 -1.229938 2.495692 0.327774 -2.893724 2.295914 1.374164 1.334592 -0.891625 3.120149 -2.209753
wb_dma_ch_sel/assign_158_req_p1 0.053397 0.777447 0.435350 0.774461 0.764322 -0.349777 -0.241007 -0.060588 -1.202283 0.202332 0.986532 2.571562 0.473068 -1.079153 -0.829869 -2.188119 -1.877949 -0.318553 -1.516953 0.779347
wb_dma_ch_rf/assign_17_ch_am1_we -1.141801 1.452057 -1.049047 -0.382732 1.893483 -2.300422 -0.959571 -0.830539 -1.021759 -1.401285 -0.283002 1.283629 0.135166 -0.253179 1.144470 0.908133 0.367620 2.320243 -2.736441 -0.877431
wb_dma_ch_rf/assign_7_pointer_s -0.149362 -1.242265 0.505969 -0.988649 -1.102500 -0.594531 0.097565 -1.937489 -1.537774 -0.978551 -1.357941 -0.953153 -0.057117 1.167299 -0.667467 -0.580788 -0.137330 -0.085408 -2.860050 0.251419
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.867913 -0.294469 0.682780 -1.073271 1.374325 1.064238 -0.046912 0.514174 -0.034726 -0.443789 -0.471984 4.295116 -0.508791 -1.903543 0.319987 0.459892 -0.511539 -0.740785 0.535689 -0.020879
wb_dma_wb_slv/always_5/stmt_1 -0.666844 1.266908 -2.836804 4.656166 -3.195271 -1.444931 -0.854840 1.314512 -1.342946 -0.378997 0.542643 -1.924934 -0.167998 -1.793445 1.410638 0.123840 0.500932 -1.502387 7.081771 -0.091995
wb_dma_ch_sel/assign_161_req_p1/expr_1 0.137273 0.697678 0.463420 0.760365 0.904303 -0.318825 -0.231440 -0.048016 -1.138388 0.185763 1.050701 2.682408 0.370348 -1.154810 -0.810232 -2.143018 -1.898623 -0.319898 -1.428743 0.782979
wb_dma_wb_mast/assign_1 1.700415 -4.237960 -2.230590 2.084558 1.990126 -0.945953 -3.993301 2.846115 -1.205115 1.303124 -0.535572 1.208169 4.721238 1.425358 -2.924755 -3.029266 -3.724405 -1.097245 0.860365 2.841470
wb_dma_ch_sel/input_de_ack 1.363386 -3.028930 -0.620240 -2.383838 0.007145 -1.944571 0.873961 -0.819187 2.404347 0.294407 -4.741183 1.715076 -1.055775 -0.824106 3.207047 3.504493 0.553591 -1.969519 0.888462 1.670717
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.184727 0.990351 -4.342907 3.236370 -2.078419 -0.475115 -0.299369 3.182605 -2.126706 -0.749775 -1.097145 -2.517344 3.324735 -0.224876 -1.013289 -0.184363 0.856866 0.175464 4.057487 -2.405909
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 0.987959 1.979676 -1.516286 -0.750603 2.434969 3.623591 -0.562123 4.183951 -0.559218 -0.843538 -1.168742 -1.993080 -0.580342 -0.674465 -0.639542 0.824844 2.803375 0.950268 2.996396 -4.417268
wb_dma_ch_sel/reg_valid_sel -3.914079 2.544905 -1.643617 0.739670 2.409939 -3.490627 -3.831793 0.145955 0.391017 0.716150 -1.057484 1.659492 -1.312239 -3.724348 -0.229727 -1.087099 1.762658 -1.491373 -0.724862 2.576432
wb_dma_de/assign_63_chunk_cnt_is_0_d 1.601862 4.206548 0.502769 -0.669596 2.067812 1.963017 -1.089491 2.179678 -0.811925 0.076162 -1.113050 0.050529 -1.110624 -2.168270 -0.183031 -2.499082 0.739475 -0.756789 -0.034676 -0.660141
wb_dma_de/assign_64_tsz_cnt_is_0_d 1.099204 1.023453 1.391522 -2.428642 3.096674 2.013574 -2.903711 1.444120 -0.092475 -0.026347 -1.132266 -0.308732 -0.572930 -0.112720 -3.392243 -2.277668 0.859651 -0.357265 -1.107099 -0.153075
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -0.104041 -1.275811 0.487305 -0.901890 -1.042950 -0.492885 0.142904 -1.868627 -1.439736 -0.931257 -1.233071 -0.952277 -0.085971 1.144048 -0.608821 -0.530311 -0.131306 -0.097868 -2.700006 0.201357
wb_dma_wb_mast/always_4/stmt_1 0.123633 0.691317 0.498649 0.761490 0.855676 -0.337962 -0.209671 -0.070619 -1.148471 0.189311 1.062608 2.652477 0.335756 -1.127172 -0.789875 -2.102612 -1.908047 -0.320202 -1.461569 0.776033
wb_dma_ch_sel/assign_375_gnt_p0 -0.665305 -1.834910 -2.319946 -2.076846 -1.865630 -0.763427 1.077566 0.993719 -1.157197 -2.446453 -5.269696 0.827605 4.204944 2.118674 -3.490210 4.081536 2.067153 1.826703 0.339107 -4.411418
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.021769 0.687945 0.533900 0.788522 0.782599 -0.418556 -0.228515 -0.155481 -1.209439 0.204827 1.015689 2.603457 0.417281 -1.049951 -0.890123 -2.278782 -1.968446 -0.362509 -1.694374 0.892803
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.233695 0.866075 -4.219583 3.121014 -1.959733 -0.480520 -0.245432 3.048373 -2.089616 -0.703362 -0.961188 -2.395535 3.282920 -0.187493 -1.043795 -0.170459 0.799031 0.291243 3.722478 -2.417160
wb_dma/inst_u2 -1.993632 1.505169 -0.602092 -0.766209 -1.855984 -0.946797 1.640836 -1.520085 -0.986256 2.621900 -3.273075 -0.042188 1.901662 1.347924 -2.375883 -0.738196 0.722134 -1.493977 -2.971620 0.789527
wb_dma/inst_u1 -1.579587 1.210279 0.263894 -0.035304 -1.911587 -1.766895 1.260552 -1.413846 -0.807002 1.634196 -4.036586 -1.515324 1.084430 0.526797 -2.390203 -1.269990 0.767665 -0.990667 -5.374893 1.044239
wb_dma/inst_u0 -1.075616 0.503059 0.873086 -1.556410 -3.261405 -2.190076 0.054958 -2.155571 -2.483993 -0.677442 -3.980027 -2.233860 1.648209 1.746969 -2.053381 -2.728244 -0.058268 -0.713489 -6.583403 2.090738
wb_dma/inst_u4 0.131889 -2.741946 0.145357 1.426373 0.230220 -0.715220 -0.561252 1.480348 -2.717289 -1.781917 -3.482750 -0.799309 1.503181 -0.078733 -2.780032 -2.280375 -1.120213 -2.340604 -4.987071 0.481574
wb_dma_ch_rf/assign_2_ch_adr1 -0.800771 0.900452 2.617084 -1.247740 -1.132096 -1.885536 -4.083083 -4.059423 -2.567572 -2.984886 -1.277837 0.101991 -1.814329 0.915008 -4.885518 -0.399888 0.573341 0.118696 0.010212 -0.487035
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.649075 -1.894607 0.808100 -2.448309 -1.123472 0.974583 0.738519 -0.193105 -0.059305 -3.001797 -1.314742 1.641692 -0.768063 -0.573500 0.716746 2.172689 1.171100 -0.511816 0.214890 -1.253018
wb_dma_ch_rf/wire_pointer_s -0.090421 -1.261358 0.653399 -0.894470 -1.037755 -0.523963 0.104843 -1.961726 -1.376858 -0.900066 -1.146713 -0.887414 -0.173613 1.142018 -0.589954 -0.532788 -0.206908 -0.067844 -2.726110 0.311196
wb_dma_ch_sel/always_40/case_1/stmt_1 1.194521 -1.175455 1.925536 -2.816468 0.390816 1.991429 -0.051094 -0.480881 0.985825 -1.042039 -0.809834 2.278582 -1.049411 0.328666 -1.939208 2.719465 1.409146 0.528571 1.646110 -1.793792
wb_dma_ch_sel/always_40/case_1/stmt_2 1.882449 -1.036154 0.243387 -1.822402 0.702922 1.484993 0.164026 0.649185 1.115789 -0.634024 -1.425393 1.913182 -0.958915 -0.924428 1.148257 2.576208 1.319941 -0.378207 2.143482 -0.840924
wb_dma_ch_sel/always_40/case_1/stmt_3 0.969020 -0.261780 -0.183743 -0.852115 -1.278072 -0.247819 0.199466 -0.317137 0.322954 -0.172408 -1.369958 1.854700 0.613585 -0.590910 1.477128 1.086466 0.203995 -1.018922 0.583886 1.197295
wb_dma_ch_sel/always_40/case_1/stmt_4 2.906637 -1.022957 1.654008 -1.719300 0.488180 1.390027 2.363560 0.376866 1.048569 0.847215 -3.553937 2.244532 -1.426931 0.321304 1.402017 2.862019 -0.061140 -0.402382 0.213267 -0.775603
wb_dma_pri_enc_sub 1.869700 -0.304761 0.706349 -1.078017 1.364775 1.038274 -0.074418 0.510494 -0.018294 -0.422171 -0.461824 4.407555 -0.501845 -1.920149 0.309958 0.419104 -0.566318 -0.753363 0.550831 0.015711
wb_dma_ch_rf/reg_ch_am1_r -1.210843 1.440468 -0.973453 -0.380244 1.859817 -2.337978 -0.871662 -0.850020 -0.962347 -1.380078 -0.268540 1.278410 0.079442 -0.225762 1.061914 0.830894 0.287557 2.315915 -2.890248 -0.867823
wb_dma_de/assign_72_dma_err 1.134163 1.858083 -2.244787 0.129037 -0.046342 1.583200 1.342385 2.642889 -0.872355 -0.740863 -1.293335 2.599969 0.303173 -2.932736 2.290891 1.284134 1.258083 -0.980684 2.985669 -2.061406
wb_dma_de/reg_ptr_adr_low -1.344361 -2.694247 -0.714776 0.619573 -1.063556 1.268165 -1.343149 -1.076052 -1.546547 0.857825 -1.285220 -1.081923 -1.517430 0.731198 -1.232932 1.593129 3.814049 -1.607423 -0.890407 1.782556
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.695021 -1.932796 0.840414 -2.422940 -1.001153 1.067736 0.773360 -0.114179 -0.078913 -3.075726 -1.236249 1.598144 -0.879591 -0.600156 0.700702 2.160053 1.190467 -0.463498 0.301915 -1.407156
wb_dma_de/reg_state -2.614736 2.987098 -0.669634 -0.279518 -0.121562 -0.388508 1.835239 0.164760 -0.186198 4.972272 -3.768094 0.154147 1.118257 1.362133 -2.787832 -1.025495 0.479766 -1.804973 -1.251182 0.703040
wb_dma_ch_rf/always_26/if_1 -0.426179 2.104173 -0.802957 0.254476 2.074867 -4.219123 -2.099585 -1.030848 -1.445860 -0.840710 -3.542496 1.325541 -1.606166 -1.586381 1.424224 -0.073362 0.018574 0.322562 -2.418771 0.919042
wb_dma_de/always_23/block_1/case_1/block_5/if_1 1.579869 4.961763 1.297438 -3.324994 4.430085 2.954224 2.678845 2.972543 0.467722 4.244926 -1.779575 0.752005 0.563960 2.056014 1.508736 -2.506214 -1.818391 0.139356 -4.819198 -0.654738
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 0.421961 -3.191279 -1.924743 -2.503397 0.147772 -1.920987 -1.156118 -0.633852 2.506390 -1.173231 -2.686759 1.460657 -0.558797 -1.937898 2.977256 3.386168 1.784014 -1.903423 2.710286 1.551216
wb_dma_ch_sel/assign_113_valid 0.887533 2.668201 -0.934811 -0.517903 -0.365675 1.153488 1.036524 1.298873 0.905287 -0.067402 -1.866045 -1.888222 -1.705401 -1.811404 2.839413 1.247471 2.597214 -0.940200 2.605536 -1.232074
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -0.685444 -0.631029 -1.045701 0.985614 -1.810904 -1.143527 1.934632 -0.988992 0.584117 0.076948 0.306504 0.434962 -0.200296 -0.775909 2.384583 1.707531 0.152920 -0.530450 1.352463 0.214480
wb_dma_inc30r/always_1 -1.528363 2.399640 -2.235972 -0.970569 -0.355249 -0.661557 -2.442537 -0.696587 0.494002 -1.037205 1.855008 -0.490563 6.131211 1.498056 -1.877283 1.418873 1.559725 5.468937 -1.223350 -1.762915
wb_dma_de/always_23/block_1/case_1/cond -2.540383 2.565913 -0.652147 -0.222893 -0.276875 -0.392421 1.911136 0.070580 -0.345523 4.840616 -3.891660 0.448901 1.273190 1.377434 -2.833526 -0.925706 0.393516 -1.888822 -1.426470 0.852291
wb_dma_ch_sel/assign_128_req_p0/expr_1 -0.032617 2.382482 -1.122732 1.659247 1.630861 1.184066 -2.551309 3.316059 -1.300661 -0.262648 -0.879274 -4.757983 0.383126 0.281953 -3.607506 -2.382289 1.226811 0.986178 2.418545 -2.740850
wb_dma_de/always_8/stmt_1/expr_1/expr_1 1.489188 3.393417 0.109986 -1.559359 1.337748 2.257241 -0.856569 2.216188 0.220191 -0.137819 -2.267788 -2.335358 -1.422580 -1.027187 0.516346 -0.400145 2.525630 -0.438553 1.178446 -1.404928
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 1.847733 -1.055232 0.212787 -1.849100 0.655388 1.445616 0.160414 0.652821 1.102420 -0.592874 -1.449522 1.927057 -0.907715 -0.896684 1.166767 2.599351 1.306017 -0.399304 2.101719 -0.840393
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -0.848784 -0.584107 1.034705 -2.651171 2.357508 -0.491356 -1.451034 -1.001137 0.194910 0.774917 -2.200030 -3.253361 -0.463855 2.020922 -1.859842 -1.894240 1.086500 0.099898 -6.783698 1.544349
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 -0.160096 -1.082013 -1.535276 -0.095190 -3.379758 0.880942 0.170660 1.676851 -2.229687 -3.937971 -1.613686 -0.431254 2.237077 0.376223 -3.206325 1.840803 1.848791 0.422834 3.467521 -4.139622
wb_dma_ch_sel/assign_148_req_p0 0.069966 2.455288 -0.725155 1.101888 -1.454071 -0.001613 -0.487056 0.516218 -0.780519 -0.610939 -2.006579 -2.264992 -2.126221 -1.448834 0.805961 0.823155 2.666702 -1.024448 3.252999 -1.009663
wb_dma/wire_ndr 0.916971 2.017096 -1.523412 -0.774708 2.320928 3.558074 -0.543338 4.144838 -0.647339 -0.824614 -1.193685 -1.933449 -0.494816 -0.643085 -0.677577 0.771235 2.776062 0.923324 2.809740 -4.378001
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 1.837934 -1.031756 0.219303 -1.887606 0.569144 1.406627 0.167941 0.620537 1.119885 -0.604454 -1.505505 1.963888 -0.890880 -0.883603 1.183766 2.594550 1.334282 -0.407990 2.086927 -0.791989
wb_dma_pri_enc_sub/always_3/if_1/if_1 1.822554 -0.240691 0.658435 -1.035131 1.417597 1.047566 -0.065565 0.566694 -0.151481 -0.409740 -0.405975 4.327289 -0.450066 -1.946451 0.236114 0.279215 -0.555243 -0.688744 0.470354 -0.050008
wb_dma_ch_sel/always_8/stmt_1/expr_1 2.798306 -0.900221 1.588156 -1.725885 0.394661 1.374047 2.391944 0.347626 0.995630 0.811321 -3.596124 2.107520 -1.375440 0.365537 1.358091 2.784453 -0.028118 -0.365956 0.077625 -0.803143
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 0.998978 -1.853870 2.537875 -3.409216 -1.334950 1.526287 0.417339 -1.196871 -0.245693 -3.384240 -0.684768 1.952522 -0.904990 0.557329 -2.355654 2.029067 1.233527 0.299171 -0.244161 -2.082866
wb_dma_rf/input_dma_done_all 1.644984 0.572693 -0.581788 -2.270552 2.816541 1.825194 -2.555058 2.625376 1.037349 0.302798 -2.924925 -3.409396 -0.983238 -0.197579 0.242817 -0.558699 2.552112 -0.947979 0.362485 0.089811
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -0.079963 -1.282472 0.547116 -0.901212 -1.042965 -0.475908 0.109311 -1.899363 -1.459527 -0.929232 -1.239416 -0.941065 -0.152605 1.099536 -0.620978 -0.561427 -0.145124 -0.129054 -2.746600 0.246277
wb_dma_de/assign_66_dma_done 0.230190 3.156882 -1.510260 -1.725919 3.329847 -1.898799 -0.648193 0.259251 1.277038 1.014693 -3.596120 1.392626 -0.981058 -2.802638 2.789201 0.521277 1.182336 -0.167829 -1.026125 0.457647
wb_dma/wire_ch4_csr -0.186653 0.169018 -0.125016 -0.192825 -2.270584 -0.741272 -0.827566 -1.175333 -1.753499 -0.131812 -2.953432 -2.259596 1.620585 1.379207 -0.574160 -0.325590 1.949613 0.067824 -5.997764 1.734493
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.108118 0.693993 0.444845 0.736292 0.822941 -0.348881 -0.235716 -0.043770 -1.167654 0.190973 1.015813 2.599530 0.387983 -1.106954 -0.801205 -2.148278 -1.839927 -0.358262 -1.479345 0.787048
wb_dma_ch_sel/input_ch3_csr 0.705232 0.360153 -1.142926 1.126330 -1.435834 -1.508051 -2.657874 -0.967158 -0.859493 1.012588 -2.792776 -2.659763 2.146129 0.726158 1.590124 -0.040905 1.882374 0.728055 -5.125953 3.808514
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.619440 -1.778992 0.791898 -2.392198 -1.108076 0.935051 0.749030 -0.138259 -0.134087 -2.991828 -1.272219 1.575860 -0.721429 -0.639093 0.719466 2.054092 1.173257 -0.523425 0.207055 -1.229532
wb_dma_de/wire_adr1_cnt_next -1.574972 0.846283 -1.159550 -0.890352 2.004022 0.020082 -1.022226 0.333248 0.631527 -0.209558 1.386174 0.994112 3.059778 0.823167 -3.252753 0.858424 0.447006 3.616161 0.440141 -2.832225
wb_dma/wire_de_adr0 -0.761874 2.428466 -1.219175 -1.381288 -5.682043 -0.649538 4.179466 -1.509281 -0.982288 -1.277085 -0.425545 -1.321168 3.303834 1.034195 3.648239 0.291301 0.564104 -0.375087 -3.691540 -0.144622
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.845257 -0.292961 0.652194 -1.055275 1.336149 1.034004 -0.040329 0.515868 -0.059577 -0.431606 -0.439984 4.316669 -0.455005 -1.899145 0.302438 0.411509 -0.526751 -0.697088 0.524049 -0.010227
wb_dma_de/reg_adr0_cnt -1.862564 4.215375 -2.374269 -2.003434 -3.654578 -1.375755 3.480301 -1.752089 -0.603752 -1.229197 -0.163003 -0.264269 3.324257 0.079834 4.372316 1.367605 1.853921 1.323897 -4.090979 -1.142866
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.861531 -0.246410 0.646416 -0.958570 1.451218 1.041174 -0.063690 0.538594 -0.163378 -0.378244 -0.405457 4.410516 -0.460209 -2.011798 0.262813 0.271011 -0.607769 -0.728804 0.472468 0.007560
wb_dma/wire_am0 1.507644 0.172736 -1.015472 1.621948 0.239408 1.926658 0.640502 0.465602 -0.128691 3.240396 0.870311 -1.053537 1.367553 0.950447 1.556421 -0.279888 -0.114449 -0.142626 -0.102500 0.585535
wb_dma/wire_am1 -1.182406 1.760697 -1.279758 -0.454060 1.856270 -0.662290 -0.475942 -0.443156 0.483805 0.066836 0.752518 1.150089 0.381364 -0.851830 0.706757 1.381219 1.258005 2.159355 -0.208483 -1.283450
wb_dma_ch_sel/assign_137_req_p0/expr_1 0.019243 2.614787 -0.773538 1.129488 -1.622137 -0.098673 -0.396629 0.507785 -0.786842 -0.525620 -2.142044 -2.369275 -2.050016 -1.470631 0.920563 0.799391 2.711825 -1.116778 3.133439 -0.914033
wb_dma_ch_sel/assign_140_req_p0/expr_1 0.077008 2.541616 -0.708891 1.139129 -1.583013 -0.097342 -0.365878 0.460462 -0.726526 -0.500974 -1.969385 -2.317663 -2.090985 -1.456321 0.965210 0.767404 2.612413 -1.087193 3.187167 -0.854416
wb_dma_ch_rf/always_22/if_1/if_1 1.461359 0.137158 -0.940548 1.502752 0.300943 1.793854 0.543038 0.433354 -0.172650 3.033540 0.612428 -1.019929 1.153667 0.860159 1.378128 -0.353075 -0.070259 -0.251067 -0.191189 0.576074
wb_dma_de/assign_69_de_adr0 -0.698016 2.537066 -1.270143 -1.533772 -5.743021 -0.544566 4.119514 -1.428005 -1.060333 -1.387961 -0.528568 -1.459033 3.332707 1.014309 3.794932 0.320524 0.736223 -0.408003 -3.809277 -0.172366
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.631811 2.159828 -2.990524 1.085245 -1.295563 0.703096 1.445662 2.188504 -0.789314 -0.351921 -0.824808 -1.736872 0.772991 -1.011289 1.981349 0.954389 1.863329 -0.190182 2.512425 -2.203461
wb_dma_de/wire_mast0_go 0.078611 0.747129 0.427211 0.764883 0.830341 -0.351164 -0.205373 -0.037426 -1.147128 0.188132 1.000207 2.587252 0.361648 -1.131051 -0.772993 -2.108740 -1.810982 -0.359616 -1.401785 0.751053
wb_dma_wb_slv/input_slv_din -1.241933 -0.113847 -1.504643 0.244136 -1.672978 -0.983981 0.879448 1.574251 -1.101774 -0.336812 1.050269 -1.743897 2.974211 1.325331 -1.949684 -3.124610 -1.081765 0.630947 -0.540415 0.187152
wb_dma_de/always_3/if_1/if_1 -2.155928 0.829836 -1.158643 0.658691 0.859892 -0.999650 -2.304181 -0.223521 -0.923741 -0.749836 0.938977 0.787201 2.623446 0.833079 -4.774368 0.526916 0.594260 3.235085 1.325068 -2.585942
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.694401 -1.827493 0.810064 -2.512923 -1.075387 0.957769 0.715241 -0.129506 -0.145785 -3.072229 -1.446996 1.695678 -0.793515 -0.661010 0.721851 2.058040 1.202616 -0.602255 0.136270 -1.195291
wb_dma_ch_sel/always_47/case_1 -1.184699 1.866122 -1.386889 -0.455526 1.966896 -0.628843 -0.521312 -0.360725 0.491379 0.047461 0.696298 1.222670 0.420861 -0.895325 0.796678 1.475869 1.382343 2.189628 -0.088556 -1.425161
wb_dma_ch_sel/assign_152_req_p0 -0.037999 2.641887 -0.734461 1.138862 -1.644250 -0.141249 -0.287603 0.439948 -0.799858 -0.551682 -2.016035 -2.389805 -2.119409 -1.463910 0.909850 0.778743 2.666725 -1.052554 3.079622 -1.013680
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 0.376744 -3.160637 -2.023751 -2.464800 0.142687 -1.980942 -1.076881 -0.622736 2.540510 -1.155551 -2.727800 1.503661 -0.627738 -2.071628 3.159632 3.424618 1.828273 -1.989562 2.914435 1.557955
wb_dma_de/reg_de_adr0_we -0.694131 -0.620408 -1.053348 0.986542 -1.865677 -1.175749 1.932725 -1.035118 0.614543 0.069042 0.347795 0.396560 -0.190745 -0.722107 2.367710 1.670819 0.133386 -0.504765 1.305141 0.189169
wb_dma_ch_sel/assign_114_valid 0.823259 2.693847 -0.765947 -0.547166 -0.431088 1.044262 1.141018 1.066550 0.969655 -0.052127 -1.734521 -1.873605 -1.773454 -1.744442 2.844945 1.252424 2.537285 -0.851730 2.455250 -1.161309
wb_dma_ch_rf/assign_4_ch_am1 -1.116482 1.485639 -1.030378 -0.420074 2.019448 -2.256743 -0.935931 -0.766362 -0.958828 -1.415455 -0.233578 1.395798 0.078893 -0.324070 1.141498 0.928634 0.350430 2.377970 -2.752296 -0.962846
wb_dma_de/wire_dma_done_all 1.585122 0.499288 -0.696609 -2.381254 2.733966 1.715760 -2.575002 2.580323 1.008283 0.242174 -3.125049 -3.330657 -0.839783 -0.172784 0.241658 -0.497699 2.606355 -1.025673 0.216888 0.235216
wb_dma_de/assign_6_adr0_cnt_next -0.823577 2.652448 0.024594 -0.290767 1.110546 0.143520 0.035015 0.779282 -0.204664 0.167224 1.323662 -1.030242 0.120099 0.009600 0.825601 -1.551116 -0.335875 1.194671 -2.308128 -0.364004
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.226273 0.962582 -4.270385 3.210807 -2.137136 -0.573825 -0.286107 3.022332 -2.204780 -0.757699 -1.162432 -2.400420 3.139318 -0.301837 -0.944742 -0.130383 0.922971 0.079687 3.887758 -2.275772
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 -3.981219 2.574114 -1.743250 0.690127 2.253206 -3.607552 -3.884020 0.061678 0.393811 0.663414 -1.221661 1.305325 -1.243207 -3.603906 -0.326887 -1.163617 1.768939 -1.558938 -0.596823 2.565568
wb_dma_wb_slv/input_wb_data_i -1.563769 0.110448 -0.190934 0.209270 -8.440148 -1.320059 -2.165488 -0.263610 -1.160310 0.023957 -2.901212 -1.858623 3.718306 1.446052 -0.145227 -2.331891 0.551274 -5.105718 0.988107 7.239476
wb_dma_de/input_nd 0.906511 2.011005 -1.530048 -0.804894 2.355953 3.581820 -0.443353 4.079061 -0.659263 -0.854738 -1.183502 -1.862457 -0.536843 -0.660124 -0.634826 0.833304 2.781841 0.966385 2.850423 -4.457219
wb_dma_ch_sel/assign_126_ch_sel -0.576660 5.031482 -0.656949 -1.958816 -2.039641 -2.981001 2.878825 -2.269759 -0.754643 -0.359597 -3.188379 -0.566678 2.731616 -0.137598 -1.355343 -1.694256 -0.932891 1.040503 -1.926913 -2.575403
wb_dma/wire_mast1_err 1.093794 1.873081 -2.190734 0.161669 -0.078694 1.591926 1.400934 2.574881 -0.932633 -0.698415 -1.112759 2.697994 0.371098 -2.903975 2.204401 1.157833 1.068513 -0.904132 2.813512 -2.044610
wb_dma_de/wire_ptr_valid 2.271885 -0.924586 3.225132 -2.676670 0.216054 1.951412 2.023137 -0.535088 0.877358 0.506151 -3.138854 2.441638 -1.520367 1.474062 -1.579161 2.859193 0.114145 0.378946 -0.250141 -1.599204
wb_dma/wire_ch_sel 1.366437 -0.717414 1.879755 -1.934238 0.070208 -3.257549 4.536172 -3.220523 2.116083 1.759469 -5.637241 -0.766412 -3.303162 -0.213805 0.516811 0.267897 -1.667614 -1.992887 -1.105618 -0.016650
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 0.966912 -1.771921 2.413740 -3.372606 -1.349364 1.469953 0.374553 -1.146863 -0.211633 -3.249403 -0.880750 1.921476 -0.863596 0.537747 -2.292514 1.987865 1.237573 0.221969 -0.277808 -1.973220
wb_dma_de/always_12/stmt_1/expr_1 1.571324 4.164048 0.500276 -0.796015 2.129213 1.955009 -0.987466 2.178764 -0.883804 0.057935 -1.206710 0.246827 -1.081631 -2.185021 -0.210020 -2.421654 0.738692 -0.758906 -0.151939 -0.755210
wb_dma/wire_dma_req 1.377426 -2.901026 -0.610123 -2.295677 -0.079826 -1.911277 1.050191 -0.776734 2.373125 0.241731 -4.725424 1.789463 -1.124222 -0.927241 3.320712 3.577682 0.555430 -1.944520 1.066899 1.528456
wb_dma_ch_sel/assign_136_req_p0 0.013871 2.605668 -0.867386 1.118907 -1.487137 -0.062025 -0.414523 0.577936 -0.802122 -0.540937 -2.091742 -2.329755 -2.010889 -1.490610 0.858120 0.767065 2.727322 -1.024390 3.104341 -1.071116
wb_dma_ch_rf/assign_5_sw_pointer -0.474102 2.277702 -0.757711 0.145296 2.175777 -4.250167 -2.081827 -1.109100 -1.339261 -0.749591 -3.723718 1.202574 -1.739791 -1.622297 1.482904 0.056678 0.228559 0.350554 -2.536243 0.881626
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 1.943353 -3.922494 -0.542636 -2.654018 2.060436 0.901593 -1.562358 0.960369 1.804151 -0.226233 -2.274395 0.864325 -0.310311 0.010773 0.830052 2.395113 1.368173 -0.965942 1.052004 0.848679
wb_dma_ch_rf/always_25/if_1/if_1/cond -1.185240 1.549927 -1.074630 -0.412067 2.082087 -2.403325 -1.057474 -0.840866 -0.960333 -1.397809 -0.315188 1.418457 0.058434 -0.372964 1.242024 0.893407 0.349214 2.351217 -2.936553 -0.852907
wb_dma_ch_sel/assign_97_valid/expr_1 -1.983735 4.210992 -4.500193 0.374103 -3.134921 0.257197 -3.250596 -0.493100 -0.951404 0.612021 -1.005550 -4.062691 2.791191 -0.241229 2.610337 2.001233 6.756734 0.806652 0.833589 1.553552
wb_dma_de/always_9/stmt_1 -0.056860 1.512010 -0.754716 -0.587568 2.354192 0.478105 -2.737719 1.998376 0.099479 0.953570 -1.517630 -5.075861 -0.278546 0.585080 -0.737632 -2.939582 1.330673 -0.604799 -1.588562 0.988037
wb_dma_de/input_pause_req -0.757768 3.758099 2.143044 0.645803 -0.118874 -1.754564 4.846868 -0.566211 -0.362133 2.461625 -4.382883 1.293818 -2.869953 -2.095703 -1.193779 -2.539576 -2.168829 -2.704404 -2.494714 -0.623436
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 0.407657 -3.105649 -1.976986 -2.495134 0.114497 -2.007618 -1.151303 -0.578774 2.512953 -1.106189 -2.808486 1.516313 -0.578786 -2.029280 3.078440 3.349519 1.761853 -1.992697 2.719607 1.597879
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 3.035422 -3.911341 0.909456 -2.535356 1.866745 0.902666 0.703346 0.735711 1.810768 1.238563 -4.378089 1.227266 -0.871565 1.228566 1.173256 2.728864 0.037585 -0.984863 -0.799392 0.919530
wb_dma_de/wire_dma_busy -0.074353 2.695912 2.492419 -1.452653 1.412643 -1.624302 2.383720 -2.495758 0.626328 0.210662 -2.395550 -1.995329 -3.785361 -0.977844 -3.221452 -2.244090 -0.739959 -0.271667 -0.166084 -2.800625
wb_dma_ch_sel/always_37/if_1/if_1/cond 1.832823 -3.877598 -0.484682 -2.582272 2.062854 0.863800 -1.536583 0.919751 1.783633 -0.185905 -2.209785 0.738842 -0.301799 0.087830 0.755313 2.251674 1.308728 -0.919725 0.894269 0.837478
wb_dma_ch_pri_enc/always_2/if_1 1.766756 -0.259977 0.687348 -1.013440 1.297474 0.965862 -0.067163 0.482267 -0.169995 -0.393818 -0.426196 4.270510 -0.383680 -1.852320 0.246141 0.247407 -0.615029 -0.739069 0.367719 0.041626
wb_dma_de/always_6/if_1/stmt_1 -0.709165 1.415964 0.815698 -3.241737 3.464253 0.827809 -4.246654 1.015089 0.868314 -0.906776 -1.708630 -4.185051 -1.640423 0.448253 -4.121037 -1.777115 2.599302 0.332442 -0.090684 -1.203273
wb_dma_ch_rf/input_de_txsz_we 1.390552 -0.004949 -0.359397 0.263006 3.577019 1.130144 -3.473924 2.707424 1.974468 1.004612 0.011485 -4.881417 -2.207701 -0.579749 0.101055 -1.935788 0.904644 -0.966998 3.445039 0.761956
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.102734 0.736659 0.460353 0.792338 0.850551 -0.304571 -0.217297 -0.020381 -1.138500 0.190719 1.028451 2.610037 0.392629 -1.134497 -0.776883 -2.135683 -1.871542 -0.306752 -1.454952 0.727886
wb_dma_wb_if/input_wb_addr_i -0.770718 2.328527 -0.226963 0.222225 -4.215846 -4.495961 -1.766371 0.222605 -2.300373 -1.719763 -2.848111 -0.206484 2.905429 0.683085 -0.507363 -4.298830 -3.573940 -2.346683 -3.631698 3.160238
wb_dma_ch_sel/always_7/stmt_1 1.924683 -4.013769 -0.500663 -2.713793 2.078992 0.852220 -1.606494 0.940276 1.827102 -0.182203 -2.340781 0.877731 -0.271766 0.114446 0.806279 2.340950 1.326776 -1.005549 0.814794 0.922876
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -3.586642 1.402548 -2.212497 -0.916304 -1.624763 -0.551726 1.163708 -1.062899 -1.383328 2.096613 -3.133022 1.457362 2.956950 0.369511 -2.586210 1.170196 2.870590 -0.715890 -3.782468 -0.318591
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 4.965233 -1.621309 -0.868351 -1.303876 3.454242 3.034240 -0.683816 5.054235 -0.381131 2.366079 -4.635081 1.860725 2.089477 1.135781 0.762322 -0.474496 -1.710786 -1.617819 -0.077418 0.654326
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.205926 1.029625 -4.328892 3.278176 -2.159758 -0.483955 -0.345132 3.113444 -2.222283 -0.750375 -1.081360 -2.591422 3.225831 -0.260406 -1.042078 -0.161405 0.936544 0.134906 4.130486 -2.410406
wb_dma_ch_rf/always_4/if_1/block_1 -0.529579 -1.456835 2.910518 -2.111559 -1.521295 0.249027 0.318540 -2.062961 -0.801854 -0.546149 -2.685364 -0.927629 -0.778465 1.759094 -1.027611 -0.797250 0.160350 -1.244393 -6.623301 2.009422
wb_dma_de/reg_dma_abort_r 1.230075 1.722437 -2.204561 0.016985 0.077218 1.712502 1.384925 2.650968 -0.815291 -0.765610 -1.257540 2.604757 0.227197 -2.868999 2.255614 1.446317 1.317989 -0.868837 2.995131 -2.219572
wb_dma_ch_sel/input_ch2_txsz 1.945164 -3.957707 -0.527515 -2.706152 2.161364 0.920200 -1.626202 1.027862 1.845101 -0.204201 -2.297550 0.905263 -0.319455 0.002628 0.809161 2.406308 1.365864 -0.973684 0.997481 0.827942
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.129434 0.703448 0.464267 0.733568 0.903673 -0.299850 -0.215675 -0.053284 -1.072572 0.181857 1.057288 2.643252 0.319412 -1.160104 -0.781240 -2.099880 -1.849454 -0.333969 -1.358167 0.727908
wb_dma_ch_sel/input_ch5_csr 0.042097 0.116800 -0.056529 -0.526947 -2.141651 -0.483447 -0.846700 -1.058157 -1.527865 -0.090031 -2.844201 -1.986891 1.839609 1.540491 -0.427301 -0.157368 1.852513 0.199403 -5.974947 1.794820
wb_dma_ch_sel/assign_150_req_p0 0.085817 2.513421 -0.749936 1.215921 -1.729426 -0.190564 -0.468039 0.454818 -0.824370 -0.598477 -2.148568 -2.236168 -2.005127 -1.484694 0.901696 0.776341 2.599717 -1.162765 3.223013 -0.801776
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.082576 0.700917 0.497324 0.744187 0.797496 -0.337696 -0.231582 -0.093881 -1.142184 0.176584 1.023931 2.559406 0.387320 -1.071565 -0.798565 -2.127841 -1.864167 -0.348901 -1.513960 0.781627
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -0.697527 -0.594854 -1.047215 1.006683 -1.915655 -1.205648 2.011775 -1.042933 0.573607 0.054014 0.360111 0.387947 -0.170811 -0.713919 2.353951 1.661663 0.141070 -0.512052 1.242035 0.209369
wb_dma_ch_sel/assign_155_req_p0 0.096846 2.566350 -0.715477 0.958728 -1.587291 -0.016650 -0.214190 0.455770 -0.672521 -0.560485 -2.031004 -2.217542 -1.997542 -1.463673 1.045621 0.844420 2.665135 -1.052505 3.086654 -0.966321
wb_dma_ch_sel/always_43/case_1/stmt_4 1.842036 -1.053103 0.242933 -1.819073 0.655734 1.454871 0.166030 0.611819 1.128320 -0.598608 -1.374472 1.884421 -0.930564 -0.871691 1.139861 2.584790 1.272012 -0.385629 2.121853 -0.813286
wb_dma_ch_sel/always_43/case_1/stmt_3 1.932009 -4.085988 -0.525137 -2.698441 2.127755 0.884302 -1.590397 0.974643 1.905133 -0.200317 -2.301994 0.837654 -0.341516 0.074852 0.792333 2.473197 1.383281 -0.919858 1.014793 0.828549
wb_dma_ch_sel/always_43/case_1/stmt_2 1.140438 -2.500072 -0.431252 -0.982587 0.968305 -1.065161 -1.775789 -0.016209 -0.068016 0.386391 -1.276535 3.258596 1.588972 -0.701650 0.337421 -1.194016 -1.498134 -1.909256 -2.038630 3.579101
wb_dma_ch_sel/always_43/case_1/stmt_1 0.840989 1.778123 -1.003652 -3.094725 2.687232 0.118026 -3.907768 1.919860 1.264011 -0.746706 -3.734155 -2.967589 -1.201563 -1.600222 0.293887 -0.957351 2.914355 -1.492207 1.033052 0.664418
wb_dma_de/always_19/stmt_1/expr_1 -3.215108 -0.004153 -3.141822 -0.299746 1.166653 -2.514629 3.405169 -0.099743 0.659165 -0.190015 -0.450726 2.046589 1.943944 -0.916829 0.275614 1.784424 -0.341049 1.351191 -0.480715 -3.268183
wb_dma_ch_rf/wire_ch_err_we 1.131537 1.871209 -2.259051 0.195345 -0.138672 1.546217 1.375219 2.570937 -0.940279 -0.749392 -1.210283 2.590695 0.410557 -2.872964 2.214214 1.139446 1.146519 -0.944981 2.898674 -2.011450
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -0.608622 1.928692 0.793944 -0.695893 -0.404454 -2.353681 2.992093 -2.007588 -0.716147 -0.289384 -2.481665 -0.052279 -1.110418 -0.758220 -2.676038 -1.823487 -1.619555 -0.444859 -0.348405 -2.549755
wb_dma_rf/wire_ch1_adr1 -0.622602 -0.127647 1.757747 -1.071696 -0.166434 0.668868 -0.265936 -1.059876 -0.069281 -0.409842 0.575993 0.372380 -0.167907 1.260629 -3.174570 0.099860 0.113584 0.963595 -0.486662 -1.052085
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 2.218779 3.498112 0.870203 1.158626 -3.524804 4.564764 0.411337 1.150179 -1.969775 4.039427 -1.754282 -1.204427 0.648136 2.626846 1.107274 0.742904 2.627221 -1.189838 0.297223 2.229808
assert_wb_dma_wb_if/input_pt_sel_i -0.526567 -1.127500 1.573057 -0.344868 0.012330 -0.064759 0.429991 -0.690599 -1.117495 -0.764439 -2.473160 -1.105631 1.583056 0.283583 -2.374714 -1.489911 0.319048 -1.039480 -5.704660 1.071483
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond -0.574711 1.148142 -4.426977 1.610084 -0.965953 0.623171 1.137269 3.791120 -0.586727 -0.284384 -0.811123 -2.252700 3.659597 -0.451876 0.722431 0.242505 0.806090 0.421633 3.196903 -2.747209
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.095157 0.774469 0.471759 0.777843 0.812592 -0.355679 -0.214229 -0.077515 -1.250054 0.184497 1.037346 2.731204 0.460343 -1.154600 -0.881937 -2.250619 -1.951408 -0.344129 -1.616019 0.815039
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 1.775310 -0.985455 0.202826 -1.753445 0.614843 1.400029 0.182021 0.590664 1.042770 -0.603220 -1.391146 1.820654 -0.888637 -0.840802 1.078963 2.444152 1.266796 -0.361815 2.020590 -0.797306
wb_dma_rf/input_paused -2.446743 -0.153104 0.818510 0.856730 0.070853 -0.661955 -0.124877 0.512875 0.503633 1.547966 0.080078 0.851488 -0.457260 -0.251417 -0.948495 -0.999243 -0.500496 -1.483170 -2.111400 2.152660
wb_dma/wire_mast0_adr -2.035362 -2.735097 -0.803413 2.331307 -2.240505 0.206229 -2.816685 -1.570483 -3.216950 0.375600 -1.591675 -1.381933 -1.865855 0.804734 -2.965526 1.225162 4.007717 -1.855525 0.135989 1.942747
wb_dma_ch_pri_enc/inst_u8 1.843295 -0.170106 0.673323 -0.990615 1.447088 1.017266 -0.025628 0.551318 -0.157255 -0.399014 -0.363509 4.494723 -0.426482 -2.020271 0.212932 0.223995 -0.669965 -0.709102 0.395098 0.006272
wb_dma_ch_sel/assign_148_req_p0/expr_1 0.115697 2.516629 -0.795519 1.029359 -1.622577 -0.064823 -0.411668 0.525769 -0.753934 -0.545408 -2.174464 -2.203387 -2.008308 -1.473304 0.942233 0.869766 2.705978 -1.184632 3.256590 -0.889950
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -0.038153 2.845462 0.953725 1.299794 0.471914 -0.622513 -1.150171 0.192362 0.556125 0.812859 0.852537 -3.394714 -1.639993 -0.666442 0.239509 -3.021751 -0.565474 -0.563736 0.590435 1.154929
wb_dma_ch_arb/always_2/block_1 -0.337771 -1.425186 -2.229523 -1.185342 -1.222719 -0.673025 1.070142 1.241388 -2.074231 -2.378280 -4.040059 3.150577 4.548213 0.950602 -3.818913 2.678541 0.587758 1.638203 -0.134245 -4.119318
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 1.711956 0.565093 -0.617862 -2.421968 2.852057 1.798266 -2.426680 2.572033 1.070789 0.212948 -3.044737 -3.149236 -0.989575 -0.293341 0.303414 -0.402338 2.577702 -0.944820 0.360197 0.047841
wb_dma_ch_sel/always_40/case_1/cond 2.244030 -1.149785 3.356812 -2.754749 0.141607 1.921942 2.113724 -0.780509 0.943217 0.454512 -3.001975 2.631173 -1.515588 1.552292 -1.600414 3.003211 0.023140 0.467405 -0.344164 -1.627759
wb_dma_ch_rf/assign_22_ch_err_we 1.246747 1.764136 -2.202990 0.102847 0.026543 1.717688 1.369197 2.630046 -0.835262 -0.736951 -1.205534 2.760841 0.265941 -2.955240 2.303392 1.357418 1.215426 -0.947336 3.005747 -2.121367
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.307286 0.985004 -4.254841 3.152343 -2.131085 -0.549271 -0.161169 2.991320 -2.198028 -0.798181 -1.143496 -2.496770 3.224288 -0.241699 -0.998915 -0.108228 0.913045 0.188170 3.757659 -2.478919
wb_dma_ch_rf/wire_pointer 1.440176 -1.319286 5.848335 -3.285992 -0.002669 2.496093 2.068662 -1.074720 1.565947 0.898896 -3.425414 1.954632 -2.331872 2.084079 -2.133212 1.972384 -0.052827 -0.399776 -4.670141 0.324339
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.809425 -0.281578 0.696911 -1.023280 1.403143 1.003401 -0.047563 0.490657 -0.117402 -0.386513 -0.401442 4.293249 -0.480617 -1.879592 0.240307 0.345693 -0.564474 -0.706179 0.428126 -0.011454
wb_dma_ch_pri_enc/wire_pri19_out 1.820524 -0.291640 0.691993 -1.038043 1.321735 1.009454 -0.034289 0.511704 -0.090754 -0.434757 -0.411074 4.390533 -0.433441 -1.933210 0.308773 0.354600 -0.563387 -0.712586 0.489731 -0.001626
wb_dma_ch_sel/assign_5_pri1 0.919229 -0.089231 0.845424 -0.167955 2.667704 1.301728 -0.263105 0.788534 -0.365021 -0.218629 0.968512 2.562318 -1.121653 -1.313443 -1.155311 -0.663345 -0.774031 0.291973 -0.008959 -1.138934
wb_dma_rf/inst_u26 1.196856 1.922824 -2.202625 0.160849 0.099108 1.751629 1.367423 2.701806 -0.946266 -0.719815 -1.146421 2.735047 0.280758 -2.989089 2.216456 1.198055 1.189272 -0.905203 2.979260 -2.188535
wb_dma_rf/inst_u27 1.194399 1.807240 -2.221520 0.110905 -0.050118 1.676122 1.361759 2.583026 -0.909013 -0.729916 -1.209656 2.619105 0.339845 -2.879522 2.232088 1.285184 1.189439 -0.913395 2.915331 -2.072462
wb_dma_de/always_23/block_1/case_1/block_10 0.343616 -3.131567 -2.053329 -2.454592 0.079538 -2.020076 -1.188054 -0.623715 2.513756 -1.174117 -2.728909 1.424529 -0.561971 -1.998424 3.092021 3.357608 1.843260 -1.995846 2.825687 1.610222
wb_dma_de/always_23/block_1/case_1/block_11 1.192756 -4.419106 -1.496053 -1.596360 0.195689 -0.299916 0.385639 -0.064460 2.325266 -0.096605 -1.854892 1.201806 -0.434004 -0.619399 2.983626 3.836592 1.358233 -1.407375 2.114649 1.030609
wb_dma_rf/inst_u22 1.242264 1.811013 -2.164910 0.073969 0.088175 1.685987 1.296528 2.669911 -0.877090 -0.759819 -1.238369 2.688033 0.295750 -2.991534 2.192416 1.268832 1.221902 -0.931343 2.998224 -2.085715
wb_dma_rf/inst_u23 1.108086 1.814311 -2.196784 0.143474 -0.100404 1.571858 1.435347 2.526128 -0.909946 -0.741242 -1.141548 2.707888 0.354316 -2.897053 2.221665 1.246438 1.157374 -0.897296 2.874791 -2.115102
wb_dma_rf/inst_u20 1.192591 1.841795 -2.156068 0.139690 0.064287 1.700967 1.409505 2.649575 -0.846703 -0.710607 -1.104448 2.722383 0.218205 -2.978206 2.234761 1.260759 1.162307 -0.899778 3.000148 -2.195874
wb_dma_de/assign_86_de_ack 1.439133 -3.007128 -0.486216 -2.399896 0.050350 -1.879917 0.976522 -0.798957 2.393731 0.366057 -4.765093 1.659628 -1.040745 -0.643729 3.132557 3.495072 0.434981 -1.855245 0.748257 1.567419
wb_dma_rf/inst_u28 1.119698 1.806584 -2.217201 0.066285 -0.004493 1.706188 1.441169 2.592660 -0.854122 -0.768027 -1.198954 2.597919 0.280788 -2.864728 2.222482 1.397935 1.319576 -0.832642 2.904916 -2.224548
wb_dma_rf/inst_u29 1.128571 1.926798 -2.163622 0.100664 0.137532 1.704082 1.310447 2.695225 -0.925199 -0.702415 -1.220814 2.584605 0.242605 -2.965616 2.121584 1.142167 1.200903 -0.894604 2.840562 -2.163860
wb_dma_ch_sel/always_1/stmt_1 1.335589 -3.026523 -0.613809 -2.275233 -0.042358 -2.025733 0.981587 -0.807627 2.396827 0.262120 -4.730952 1.716253 -1.060350 -0.844064 3.245917 3.517493 0.418066 -1.981500 0.894291 1.626906
wb_dma_de/always_6/if_1/if_1/cond/expr_1 -0.195893 -1.160317 1.171364 -0.805961 1.813141 -1.414605 -2.176302 -1.209131 1.404707 1.266207 -0.461403 -3.086652 -1.198646 0.935749 -0.532917 -2.311770 -0.356567 -0.890087 -3.015956 3.247667
wb_dma_ch_sel/assign_142_req_p0/expr_1 0.039466 2.476817 -0.701368 1.027125 -1.475146 -0.079225 -0.459290 0.472182 -0.843888 -0.584058 -2.191262 -2.144767 -2.105488 -1.452884 0.710437 0.846239 2.729714 -1.091112 3.077255 -1.004542
wb_dma_rf/inst_check_wb_dma_rf 0.095198 0.877449 1.231916 -1.742048 0.047645 -3.117527 -2.639780 -2.861303 -2.157164 -3.263396 -2.182816 0.247128 -1.207677 0.256751 -0.001805 -0.786528 -0.725153 -0.231624 -3.167367 0.763863
wb_dma_rf/reg_wb_rf_dout -3.844726 5.473816 2.908373 -3.330100 -4.057866 -3.880520 0.471531 0.296536 -2.117060 -3.027408 -1.985155 -1.461077 0.497822 1.027573 -0.007654 -6.629474 -2.742248 -2.519009 -7.260367 4.160985
wb_dma/input_dma_req_i 1.512946 -2.875069 -0.519348 -2.450305 0.130165 -1.835120 0.930902 -0.697675 2.403434 0.299904 -4.883758 1.792943 -1.124978 -0.847544 3.183815 3.571938 0.538490 -1.952535 0.932442 1.500596
wb_dma_de/input_am1 -1.160476 1.901055 -1.382812 -0.454560 1.914281 -0.663471 -0.524689 -0.365635 0.469025 0.095855 0.715760 1.154629 0.429385 -0.888622 0.769678 1.391005 1.335998 2.172817 -0.172196 -1.292433
wb_dma_de/input_am0 1.464223 0.205349 -1.032927 1.662087 0.188245 1.922787 0.683394 0.460148 -0.150906 3.186372 0.867760 -1.079717 1.308715 0.916224 1.526409 -0.288513 -0.089579 -0.140736 -0.088992 0.541240
wb_dma_ch_sel/reg_next_start -3.394399 2.493539 -1.786084 -0.866487 3.202664 -2.694884 -2.602188 0.476841 1.762593 1.039336 -0.877621 1.643614 -0.742265 -3.624868 1.246740 -0.849438 1.574539 -1.277518 -1.835395 2.497250
wb_dma_ch_sel/input_ch4_csr -0.218193 -0.179228 -0.038591 -0.458854 -2.184374 -0.656240 -0.865851 -1.185877 -1.606789 -0.090768 -2.867586 -2.370332 1.823795 1.765088 -0.755199 -0.246174 1.878971 0.196038 -6.243170 1.783454
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 0.875147 -0.807927 0.401696 -0.981810 1.887661 1.711673 -0.008047 0.908342 0.768154 -0.408205 -0.081288 0.145336 -1.520298 -0.295176 -0.301697 1.500880 1.093685 0.640607 1.538903 -2.000199
wb_dma_ch_sel/assign_107_valid 0.783454 2.788387 -0.860935 -0.608628 -0.445673 1.097099 1.111874 1.160705 0.811492 -0.050126 -1.853804 -2.038570 -1.688593 -1.633408 2.710694 1.184847 2.657895 -0.833933 2.286603 -1.259186
wb_dma/wire_next_ch 0.144442 3.059614 -1.408124 -1.720604 3.125972 -1.937956 -0.492028 0.072935 1.197662 1.025025 -3.449140 1.391836 -0.777273 -2.541840 2.689333 0.542032 1.062754 -0.005433 -1.245796 0.391320
wb_dma_rf/wire_ch2_txsz 1.855752 -3.828609 -0.546036 -2.599380 1.896991 0.763501 -1.576483 0.886085 1.766381 -0.150163 -2.311694 0.802867 -0.162168 0.070197 0.811662 2.259991 1.304490 -0.997656 0.836084 0.975716
wb_dma_ch_rf/wire_ch_am0 1.477535 0.158454 -0.989704 1.553114 0.268969 1.849166 0.570496 0.438284 -0.161363 3.100939 0.746312 -1.012554 1.219094 0.886024 1.475245 -0.284349 -0.070670 -0.161747 -0.164344 0.575674
wb_dma_ch_rf/wire_ch_am1 -1.096996 1.414406 -0.946642 -0.323024 1.991378 -2.214590 -0.900375 -0.764591 -0.932864 -1.358587 -0.164144 1.361392 -0.011048 -0.314443 1.099871 0.906868 0.319650 2.269090 -2.636983 -0.858613
wb_dma/wire_ch6_csr -0.045618 -0.040455 -0.118624 -0.397043 -2.191633 -0.628065 -0.882327 -1.177014 -1.573486 -0.057746 -2.881727 -1.979264 1.842350 1.504989 -0.481800 -0.134318 1.836339 0.156765 -5.872003 1.806212
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.858311 -0.214365 0.617441 -1.001649 1.363038 0.999843 -0.080440 0.545179 -0.140253 -0.427063 -0.426139 4.367347 -0.437649 -1.968333 0.295183 0.331920 -0.605593 -0.707069 0.501538 -0.015368
wb_dma_de/input_csr 4.749093 1.273369 -3.765928 -0.433092 -0.471214 3.428097 1.576170 6.681776 0.691881 3.225762 -3.012957 -0.352663 7.126401 1.887708 4.979523 -0.005692 -1.565950 -0.461149 1.332152 1.074522
wb_dma_de/reg_read 1.743240 1.094024 -0.119055 -1.639485 3.629319 1.450114 -2.706677 2.502701 -0.003827 0.424687 -1.962081 -0.669568 -0.667666 -1.306569 -0.479887 -2.444168 0.736535 -1.279313 -1.017156 0.863262
wb_dma/input_wb1_cyc_i -0.573514 -1.014990 1.581680 -0.357516 0.081261 -0.072645 0.427915 -0.680551 -1.122749 -0.781947 -2.460798 -1.235904 1.701765 0.260084 -2.406317 -1.676571 0.324260 -1.045529 -5.969501 1.119229
wb_dma_ch_rf/wire_ch_adr0_we -0.805266 2.471118 -1.261624 -1.440502 -5.643120 -0.719030 4.188905 -1.399975 -1.068555 -1.298433 -0.642138 -1.459804 3.223326 0.987990 3.695625 0.167008 0.595510 -0.571684 -3.847729 -0.078047
wb_dma_ch_sel/assign_140_req_p0 -0.011812 2.537268 -0.706244 1.167432 -1.641261 -0.182146 -0.349387 0.323858 -0.746211 -0.572082 -1.978300 -2.230543 -2.153368 -1.479371 0.928733 0.844342 2.627608 -1.134786 3.180773 -0.843825
wb_dma_rf/wire_ch3_txsz 1.825237 -1.047345 0.197126 -1.782737 0.635434 1.446931 0.189978 0.642763 1.121729 -0.606584 -1.378748 1.905630 -0.929402 -0.919032 1.168533 2.625118 1.303083 -0.350810 2.127642 -0.820410
wb_dma_rf/input_wb_rf_din -1.671153 1.153330 0.211787 0.159228 -8.717855 -1.836351 -1.992790 -1.030849 -0.778115 0.624539 -3.171973 -3.214585 3.386676 1.600587 -0.165167 -3.220530 0.600090 -5.316604 0.580845 7.810692
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -0.823415 2.477504 -1.071468 -1.578765 -5.582655 -0.741503 4.199300 -1.473608 -1.086603 -1.392642 -0.579094 -1.312931 3.056180 0.975228 3.608225 0.045308 0.432840 -0.547348 -3.985900 -0.064683
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -0.755110 -0.101221 0.030370 1.711868 -1.160029 -1.163328 -1.466483 -0.660349 -1.636423 -0.550368 -0.222153 -0.337371 -0.414360 0.123390 -1.828518 -0.382351 0.136806 -0.239253 0.890689 0.246483
wb_dma_pri_enc_sub/reg_pri_out_d1 1.887385 -0.224403 0.607719 -1.045943 1.330478 1.040537 -0.043509 0.556585 -0.142935 -0.408951 -0.487857 4.449333 -0.398538 -1.962300 0.307946 0.340181 -0.535707 -0.742576 0.495360 -0.008125
wb_dma_ch_rf/always_19/if_1/block_1 -0.383789 1.724677 2.006410 0.084758 0.412028 -1.047035 -0.584184 -1.651188 0.647419 0.956403 0.425733 -2.266179 -1.715230 0.220191 -0.319697 -2.433279 -0.548440 -0.328712 -2.267492 1.880011
wb_dma_ch_rf/always_2 2.280231 -0.990824 3.267942 -2.635959 0.162426 1.974594 2.096711 -0.627526 0.909642 0.492569 -3.013604 2.574106 -1.442321 1.521748 -1.496553 2.938461 0.078007 0.493440 -0.181438 -1.668264
wb_dma_ch_rf/always_1 -1.009230 1.016659 0.896794 1.034386 -1.492244 -2.123574 1.364563 -2.618224 1.222160 0.966772 0.724382 -1.798748 -1.936741 -0.555605 2.017560 -0.602169 -0.341700 -0.844452 -0.844153 1.979600
wb_dma_de/input_mast0_drdy -0.515860 -3.178274 -0.998115 -0.964393 0.779969 1.408370 -1.577627 -1.136504 -0.973700 1.551492 -2.867666 -0.214047 -2.230115 -0.513735 0.045598 1.298986 4.619730 -2.944791 -2.978537 3.267419
wb_dma_ch_rf/always_6 -2.414684 0.462406 -1.966302 -0.810128 -1.048088 -0.257483 0.813548 -0.319105 -1.158038 2.775180 -3.037528 1.654030 3.512321 1.345152 -2.395920 0.615871 1.324593 -1.134604 -3.466335 0.460780
wb_dma_ch_rf/always_5 -0.095452 -1.225268 0.434250 -0.913533 -1.058668 -0.535173 0.117193 -1.848700 -1.468443 -0.888831 -1.295469 -0.979212 -0.032625 1.175225 -0.582462 -0.558664 -0.098860 -0.085484 -2.704000 0.260803
wb_dma_ch_rf/always_4 -0.441591 -1.582007 3.077862 -2.359080 -1.409332 0.321740 0.246319 -2.160014 -0.776471 -0.666643 -2.882292 -0.912953 -0.851113 1.812651 -1.016031 -0.666767 0.208955 -1.221716 -6.904742 2.060157
wb_dma_ch_rf/always_9 1.190702 1.888230 -2.158039 0.073339 0.120676 1.702714 1.364561 2.694577 -0.949054 -0.731442 -1.224530 2.751376 0.268629 -2.976104 2.136900 1.160270 1.138890 -0.893406 2.817532 -2.166188
wb_dma_ch_rf/always_8 -0.812760 3.703488 2.146487 -0.667798 -0.209382 -3.207787 2.468843 -3.216170 -0.134476 0.585878 -2.544694 -1.908834 -2.383271 -0.877935 -2.825693 -3.742312 -1.741964 -0.944904 -1.664549 -1.045594
assert_wb_dma_rf/input_wb_rf_dout 0.173382 0.961266 1.209931 -1.987008 0.078358 -3.213171 -2.754927 -3.135871 -2.233852 -3.556143 -2.195071 0.379502 -1.188132 0.205680 -0.044011 -0.665082 -0.690584 -0.049888 -3.029552 0.564977
wb_dma/wire_wb1_addr_o 0.164109 -0.918273 -1.679219 0.706495 0.312417 0.057790 -0.246546 1.809899 0.170693 0.148617 0.087642 -0.585558 2.958966 0.512391 -1.040116 -0.678923 -1.038925 0.610818 1.036774 -0.578966
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.955728 -0.353197 0.709023 -1.109375 1.382827 1.097294 -0.071336 0.522344 -0.002180 -0.433385 -0.494176 4.466749 -0.518390 -1.948285 0.386981 0.484575 -0.519405 -0.728064 0.604010 0.007168
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.638660 2.145447 -2.995547 1.092104 -1.347183 0.703852 1.476495 2.182148 -0.820560 -0.336572 -0.841704 -1.618799 0.774132 -1.085530 2.011718 1.053368 1.891486 -0.194601 2.537879 -2.266764
wb_dma_wb_slv/always_5/stmt_1/expr_1 -0.622584 1.356227 -2.783469 4.527800 -3.024798 -1.360466 -0.872167 1.364880 -1.260585 -0.316213 0.467319 -1.929110 -0.120215 -1.805752 1.317768 0.057357 0.565111 -1.428806 6.935534 -0.140779
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 0.528783 -0.121968 -1.590936 -2.508455 -2.377855 -2.426476 0.364570 -3.080741 -4.626603 -1.590622 -3.037944 -0.609954 2.737237 2.859776 -1.478824 -2.388933 -1.202346 0.389970 -2.843161 -0.058641
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -0.534787 1.981134 -2.365753 5.331216 -2.268977 -1.699471 -1.078590 1.286908 -2.351599 -0.128552 1.539698 0.601215 0.182559 -2.933598 0.635707 -1.943703 -1.225183 -1.794387 5.612197 0.606694
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 0.886750 -0.780447 0.392520 -0.939680 1.895520 1.678592 -0.025602 0.916703 0.785668 -0.396539 -0.071915 0.144002 -1.543293 -0.307190 -0.309756 1.510363 1.083351 0.615423 1.574222 -1.981463
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.069557 0.770176 0.446388 0.778564 0.812474 -0.380578 -0.241078 -0.076650 -1.180075 0.203724 1.022759 2.649235 0.445883 -1.145861 -0.852926 -2.243904 -1.897800 -0.349921 -1.534799 0.786548
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.710011 -1.899199 0.802164 -2.454761 -1.134783 0.933077 0.785981 -0.197492 -0.037801 -2.985128 -1.372700 1.759638 -0.785518 -0.624654 0.768726 2.179907 1.179982 -0.546355 0.254031 -1.200915
wb_dma_wb_slv/reg_slv_dout -1.570311 0.119811 -0.365076 0.531812 -8.503053 -1.382721 -2.346579 -0.246950 -1.237365 -0.073283 -2.674850 -2.119443 3.677718 1.237206 -0.194601 -2.496376 0.584951 -5.108487 1.468274 7.181466
wb_dma_ch_pri_enc/always_2 1.901483 -0.379780 0.715148 -1.074597 1.492828 1.076008 -0.083405 0.510758 0.026107 -0.422829 -0.395100 4.344017 -0.596878 -1.947664 0.282143 0.434772 -0.532964 -0.702690 0.588022 -0.054810
wb_dma_ch_pri_enc/always_4 1.857937 -0.284260 0.688641 -1.042456 1.451737 1.034572 -0.052739 0.527550 -0.053677 -0.424860 -0.455054 4.431309 -0.509887 -1.977773 0.289611 0.346148 -0.542125 -0.742600 0.536837 0.011280
wb_dma/inst_u3 -1.370022 -1.232298 0.785330 -0.276107 -1.768071 -1.477793 -0.343267 -0.898219 -3.288532 -0.562348 -4.036159 -0.962918 1.563982 3.102351 -2.204752 -1.912619 -0.951808 -2.190253 -7.215345 2.170316
wb_dma_wb_slv/always_1/stmt_1 -0.560692 4.198625 0.105247 -0.213577 -5.072324 -4.246236 -1.324005 -0.106694 -1.518646 -1.186362 -2.408577 0.135361 4.922351 0.141461 0.339319 -5.057340 -3.969705 -2.392271 -2.192359 4.305980
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.137141 0.896689 -4.227218 3.124858 -2.122790 -0.544856 -0.088144 3.014861 -2.070652 -0.675531 -1.211371 -2.405332 3.295660 -0.227879 -0.802374 -0.099674 0.789450 0.111692 3.730009 -2.270284
wb_dma_rf/wire_ch0_am0 1.460804 0.177954 -1.021907 1.626501 0.174737 1.904902 0.670033 0.464306 -0.127639 3.167643 0.850286 -1.072397 1.333866 0.939573 1.559658 -0.235401 -0.057850 -0.126034 -0.078628 0.562637
wb_dma_rf/wire_ch0_am1 -1.192429 1.437548 -1.038255 -0.449639 1.931190 -2.368297 -0.979170 -0.915894 -0.998834 -1.456462 -0.305758 1.342785 0.185554 -0.216803 1.071156 0.935057 0.411323 2.417810 -2.952776 -0.864357
wb_dma_wb_mast/wire_mast_drdy -0.346249 -3.824606 -3.161691 0.029603 0.215255 2.102007 -1.629333 1.396831 -1.807442 0.426271 -2.764040 0.420763 -0.645711 -0.941180 0.220260 2.216566 4.488214 -2.868224 0.346205 1.410404
wb_dma_wb_if/wire_mast_pt_out -1.018939 -1.655001 0.265101 0.477226 0.022754 -2.130015 -0.406683 0.084210 -1.730063 -1.030424 -2.253059 -0.514779 -2.256447 0.249430 -1.452944 -1.341303 -0.773084 -1.598142 -4.013340 0.361394
wb_dma_ch_sel/assign_95_valid/expr_1 -1.718657 2.265711 -5.038421 0.418214 -1.696195 -0.218202 -4.168033 -0.209089 -1.097644 1.037037 -0.456779 -2.653788 3.952249 -0.407238 2.230706 0.569719 5.257024 0.264199 -0.651051 3.218535
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.921239 -0.326367 0.725872 -1.061862 1.501185 1.126692 -0.094788 0.540651 -0.021454 -0.453376 -0.424407 4.478985 -0.558099 -1.975815 0.277601 0.445669 -0.585860 -0.713672 0.556609 -0.037853
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.943914 -0.256790 0.650573 -1.045204 1.551972 1.151004 -0.058605 0.625276 -0.055127 -0.457023 -0.367517 4.451622 -0.564230 -2.048311 0.285778 0.455768 -0.513990 -0.676828 0.690601 -0.164011
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.928751 -0.331763 0.701508 -1.067320 1.442812 1.089954 -0.061376 0.543847 -0.019708 -0.412279 -0.414894 4.380082 -0.525194 -1.946797 0.324461 0.453377 -0.511183 -0.701800 0.651686 -0.053484
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 -0.110623 -1.202521 -1.457599 -0.182228 -3.442020 0.960571 0.365480 1.636790 -2.239652 -4.014084 -1.523982 -0.289109 2.209301 0.403159 -3.155374 1.961317 1.751225 0.482774 3.493606 -4.267532
wb_dma/constraint_slv0_din -2.624819 0.971048 1.576990 0.955541 -1.183046 -1.793195 1.291182 0.104501 -0.139515 0.715529 -0.704150 0.461029 -1.591674 -0.781122 -1.035239 -2.463842 -1.706475 -2.351530 -1.514779 1.897627
wb_dma_de/always_4/if_1/if_1 1.522689 4.065951 0.677176 -0.686170 2.156215 1.828622 -1.120050 2.034253 -0.803409 0.081293 -1.079607 0.048521 -1.171006 -2.054567 -0.331529 -2.597514 0.581481 -0.737514 -0.316033 -0.536079
wb_dma_rf/always_2 -0.670034 3.409075 2.549978 1.477493 -0.988620 -0.749052 3.831599 0.939988 -0.364053 2.080001 -2.683319 1.482912 -3.069203 -1.978696 0.899320 -2.724824 -2.386103 -3.246434 -1.831016 1.554919
wb_dma_rf/inst_u24 1.235770 1.808322 -2.181666 0.075361 0.098717 1.747193 1.343622 2.694139 -0.907286 -0.735718 -1.195260 2.747823 0.317755 -2.922896 2.173607 1.232000 1.191172 -0.857630 2.966663 -2.177257
wb_dma_rf/always_1 -3.918773 5.334573 2.945801 -3.332438 -4.154891 -3.952213 0.546034 0.334657 -2.246767 -3.171967 -2.134945 -1.513235 0.581894 1.140908 -0.271342 -6.733066 -2.821920 -2.438370 -7.492859 4.126040
wb_dma_ch_sel/always_38 -3.850424 2.350118 -1.570225 0.770386 2.098292 -3.484074 -3.775291 -0.045636 0.378645 0.579423 -1.069385 1.462408 -1.343195 -3.514735 -0.338072 -0.939245 1.698387 -1.492602 -0.422421 2.438452
wb_dma_ch_sel/always_39 0.971349 2.030335 -1.535302 -0.769055 2.362086 3.568603 -0.549155 4.142395 -0.571477 -0.812628 -1.172545 -1.870655 -0.549370 -0.715186 -0.607499 0.823017 2.764859 0.902231 2.973906 -4.385860
wb_dma_ch_sel/always_37 -0.220964 4.996164 -0.428846 -3.471740 -1.325857 -2.445169 3.872532 -1.991593 0.536160 -0.451309 -3.114680 -0.194558 2.896389 -0.448791 -0.346893 -1.697846 -1.172145 0.977033 -2.640083 -2.587123
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.588196 2.242219 -2.986020 1.146262 -1.197452 0.782592 1.316982 2.320166 -0.838651 -0.340956 -0.758416 -1.753669 0.806556 -1.058123 1.899396 0.854728 1.893927 -0.159708 2.583871 -2.272675
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 1.239011 3.985703 -1.798216 -2.779146 2.645754 2.687090 -0.394893 4.221940 0.575248 2.349212 -0.686258 -0.347740 5.475174 1.886912 -0.213864 -2.336528 -0.647123 1.125087 -1.509896 -0.827098
wb_dma_ch_sel/assign_10_pri3 0.905930 -0.779263 0.407838 -0.953371 1.938807 1.695938 0.007355 0.916713 0.798924 -0.435364 -0.021756 0.120820 -1.522954 -0.311731 -0.296119 1.503605 1.091274 0.648592 1.619842 -2.023459
wb_dma_rf/inst_u21 1.193646 1.925265 -2.267503 0.088262 0.000501 1.693129 1.324832 2.694988 -0.995571 -0.772805 -1.305446 2.594120 0.383197 -2.916101 2.119146 1.208280 1.262891 -0.861330 2.835694 -2.166235
wb_dma_rf/wire_ch3_adr0 -1.556941 -1.107521 1.153151 -2.104531 -1.038846 -1.081331 2.928064 -1.156243 -1.740911 -2.829361 -1.527295 0.895707 -0.705961 0.458765 -1.980993 -0.747778 -0.762399 -0.854673 -4.196607 -2.215469
wb_dma_ch_rf/input_dma_busy -0.827324 3.901342 2.181808 -0.699700 -0.272372 -3.238788 2.586466 -3.260794 -0.206622 0.548234 -2.635137 -1.881891 -2.499115 -0.947857 -2.780574 -3.742416 -1.814308 -0.968541 -1.712157 -1.154337
wb_dma_ch_sel/assign_134_req_p0 -0.273056 0.403046 0.132868 -0.024525 -3.101708 0.178687 -0.204064 0.290617 -1.478492 -3.035300 -1.199761 -2.352120 0.727583 0.515373 -3.260019 0.121540 1.503784 0.249630 1.983263 -2.710763
wb_dma/wire_wb0m_data_o -1.190229 -0.063744 -1.431645 0.228944 -1.541326 -0.916266 0.907383 1.584001 -1.052920 -0.303525 1.049819 -1.736347 2.878994 1.268904 -1.875824 -3.116685 -1.087636 0.637982 -0.578083 0.208246
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.629334 2.160294 -3.024461 1.173867 -1.362668 0.747520 1.465481 2.234081 -0.816795 -0.371672 -0.818127 -1.730823 0.805079 -1.095631 2.061228 1.034142 1.934044 -0.206991 2.692689 -2.258795
wb_dma_ch_rf/always_6/if_1 -2.341684 0.183409 -2.130496 -0.857566 -0.965901 -0.096797 0.685286 -0.295869 -1.060792 2.924884 -3.000452 1.565893 3.625520 1.506815 -2.331631 0.845134 1.529346 -1.046779 -3.320292 0.514969
wb_dma -0.647139 -1.237904 1.213164 0.256695 -2.160176 -2.092166 -0.324743 -0.874093 -3.002571 -0.996832 -4.539357 -2.165933 1.472448 2.458959 -2.230886 -2.385578 -0.889650 -1.733872 -8.192891 2.331279
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 1.157355 0.964473 1.548910 -2.641491 3.206846 2.083414 -2.858399 1.414546 -0.111397 0.010299 -1.353529 -0.243011 -0.647533 -0.054020 -3.467651 -2.242618 0.893760 -0.423182 -1.453164 -0.059598
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -0.330705 1.641040 1.821459 0.099071 0.359138 -0.912609 -0.528326 -1.502931 0.617646 0.862994 0.369178 -2.132602 -1.639710 0.093819 -0.273848 -2.192680 -0.441957 -0.303511 -1.970176 1.645405
assert_wb_dma_rf/input_wb_rf_adr 0.134693 0.947157 1.269933 -1.969258 0.122567 -3.152879 -2.539602 -3.014590 -2.351296 -3.482023 -2.361054 0.350384 -1.171082 0.350119 -0.177273 -0.767674 -0.760876 -0.064568 -3.449633 0.486585
wb_dma_ch_rf/always_6/if_1/if_1 -2.283399 0.352311 -2.246583 -0.753473 -1.053012 -0.166134 0.799572 -0.430397 -1.035467 2.996902 -3.035691 1.524199 3.786470 1.484944 -2.344314 0.835645 1.507156 -0.997241 -3.057861 0.356299
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.814002 -0.231467 0.644268 -0.991487 1.281860 0.968323 -0.019614 0.486119 -0.154348 -0.438607 -0.454702 4.367825 -0.379579 -1.902326 0.284207 0.303851 -0.601488 -0.726944 0.421667 0.054417
wb_dma_ch_arb/wire_gnt -0.229257 -1.458908 -2.104525 -1.319418 -1.031573 -0.666716 1.021837 1.185281 -1.947335 -2.345447 -4.248598 3.454607 4.442254 0.844158 -3.759573 2.806104 0.612292 1.640365 -0.150629 -4.052685
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 1.179676 1.827941 -2.168569 0.027117 0.134424 1.690975 1.338683 2.616624 -0.914592 -0.732456 -1.300425 2.755737 0.300051 -2.926632 2.122175 1.223667 1.181636 -0.891278 2.746740 -2.108296
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -2.372396 -0.155580 0.724293 0.813130 0.086813 -0.670296 -0.148304 0.465972 0.508570 1.518326 0.072430 0.753627 -0.394129 -0.213646 -0.894192 -0.921551 -0.450134 -1.412399 -2.051951 2.089468
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 0.919663 2.069167 -1.578233 -0.651518 2.319823 3.522505 -0.525344 4.169356 -0.619973 -0.814124 -1.094856 -1.983102 -0.539334 -0.691439 -0.602374 0.746361 2.716033 0.923980 3.022712 -4.376376
wb_dma_rf/always_1/case_1/cond -3.850763 5.550292 2.889609 -3.362479 -3.963944 -3.933771 0.444249 0.382329 -2.233555 -3.209329 -2.028638 -1.516698 0.541064 1.077726 -0.107757 -6.699410 -2.822228 -2.328722 -7.421610 4.028672
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.931212 -0.315577 0.701135 -1.066263 1.505084 1.120127 -0.055632 0.535810 -0.068986 -0.445099 -0.426184 4.515484 -0.543330 -2.021437 0.323101 0.417004 -0.575661 -0.711903 0.557139 -0.076355
wb_dma_wb_slv/assign_4/expr_1 -1.817692 -1.863774 -1.453412 0.644273 -1.276432 -2.708179 0.322530 1.981884 -2.646077 -1.091113 -1.446713 -1.934452 0.671311 1.348059 -3.085137 -4.139443 -1.708699 -1.021061 -3.963625 0.495789
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 1.866753 -3.910108 -0.470082 -2.614923 2.031599 0.869966 -1.569269 0.900891 1.774411 -0.197556 -2.267020 0.845766 -0.255111 0.092519 0.800304 2.326770 1.292947 -0.968310 0.868181 0.886199
wb_dma_de/always_3/if_1/stmt_1 -0.758964 -0.065781 -0.016223 1.725232 -1.189035 -1.167152 -1.454214 -0.640331 -1.594262 -0.517300 -0.239524 -0.353789 -0.412620 0.128848 -1.773344 -0.403013 0.177354 -0.233842 0.948695 0.203587
wb_dma_ch_sel/assign_104_valid 0.751607 2.755111 -0.824319 -0.563904 -0.520640 1.086421 1.151831 1.139488 0.844844 -0.087113 -1.770183 -1.920643 -1.716273 -1.714227 2.819322 1.232578 2.589012 -0.848508 2.416585 -1.267345
wb_dma_ch_rf/always_9/stmt_1 1.153536 1.738040 -2.095442 -0.020938 0.030444 1.693813 1.353959 2.560263 -0.888233 -0.741934 -1.292881 2.672398 0.360836 -2.804195 2.123189 1.269517 1.184355 -0.882388 2.695668 -2.083038
wb_dma_wb_if/input_mast_adr -0.592780 -0.924368 -1.447245 2.154979 -0.887029 -1.141977 -1.590734 0.966524 -1.403592 -0.434125 -0.280962 -0.841006 2.348468 0.627629 -2.719048 -1.024587 -0.830489 0.308208 1.648690 -0.290977
assert_wb_dma_ch_arb/input_req 0.095507 2.873010 -1.955317 0.166259 0.559921 1.943846 -0.504936 3.294409 -1.435361 -0.420308 -1.172556 -2.131099 1.018628 -0.349003 -0.377295 -0.711510 1.756779 0.353157 1.323084 -2.508015
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.628254 -1.925308 0.880977 -2.436445 -1.087124 0.965502 0.773104 -0.216386 -0.110862 -2.955952 -1.304910 1.680491 -0.803308 -0.602697 0.696668 2.083507 1.128019 -0.535902 0.123775 -1.157774
wb_dma_wb_if/input_wbm_data_i -1.392561 -0.248556 -0.111546 0.100048 -8.418716 -1.147809 -2.220292 -0.294200 -1.187509 -0.068714 -2.882211 -2.014793 3.628703 1.725633 -0.194994 -2.197345 0.593136 -5.013717 1.107551 7.144989
wb_dma_de/wire_tsz_cnt_is_0_d 1.153277 0.857156 1.519577 -2.415430 3.160642 2.014965 -2.901682 1.406656 -0.140419 0.036542 -1.078554 -0.044117 -0.610111 -0.148584 -3.465532 -2.318727 0.642587 -0.387352 -1.216608 -0.010617
wb_dma/wire_dma_err 1.120167 1.958389 -2.196946 0.088166 -0.003690 1.629096 1.346110 2.643380 -0.978419 -0.738905 -1.222560 2.680561 0.375332 -2.919870 2.160725 1.102046 1.171779 -0.898144 2.748891 -2.079041
wb_dma_ch_sel_checker/input_ch_sel_r 0.980838 -0.259571 -0.159997 -0.884764 -1.169378 -0.202110 0.187544 -0.250135 0.361664 -0.194251 -1.422806 1.760429 0.556230 -0.574565 1.444150 1.119088 0.256692 -1.016803 0.576773 1.089825
wb_dma_ch_sel/assign_119_valid 0.787457 2.783954 -0.845074 -0.526969 -0.459766 1.050789 1.095997 1.154833 0.858589 -0.052200 -1.814460 -1.989844 -1.690044 -1.678708 2.733404 1.170179 2.588739 -0.882377 2.348172 -1.197453
wb_dma_inc30r/input_in -2.113980 0.180747 -0.015332 -3.320189 -2.561943 -1.578240 0.032634 -3.786626 -0.976568 -3.715972 -1.037217 1.718198 3.018273 1.222126 -3.405298 2.823673 2.418497 2.970176 -3.404428 -2.880228
wb_dma_ch_pri_enc/inst_u15 1.881611 -0.247412 0.723300 -1.005749 1.513735 1.085268 -0.043245 0.568729 -0.093830 -0.416774 -0.306111 4.490803 -0.529447 -1.976294 0.251426 0.310320 -0.617591 -0.681145 0.579256 -0.102513
wb_dma_ch_pri_enc/inst_u14 1.873246 -0.257126 0.649552 -0.989741 1.404522 1.077553 -0.056717 0.581897 -0.097155 -0.454721 -0.387751 4.385431 -0.492889 -1.964146 0.262237 0.372502 -0.569889 -0.663495 0.561594 -0.087409
wb_dma_ch_pri_enc/inst_u17 1.898194 -0.300280 0.683894 -1.067999 1.388091 1.035492 -0.067545 0.539753 -0.073099 -0.435363 -0.476306 4.395173 -0.473688 -1.958334 0.276213 0.373179 -0.559697 -0.721152 0.507476 -0.016465
wb_dma_de/wire_dma_err 1.134170 1.905025 -2.313756 0.254139 -0.051907 1.682599 1.417763 2.698111 -0.877595 -0.740747 -1.112348 2.611104 0.343170 -3.002485 2.296473 1.302659 1.233209 -0.908096 3.151741 -2.207995
wb_dma_ch_pri_enc/inst_u11 1.798011 -0.270283 0.682426 -0.997409 1.324593 0.982690 -0.036214 0.452286 -0.149811 -0.436347 -0.439973 4.331501 -0.404755 -1.890263 0.238341 0.306666 -0.580920 -0.702805 0.355660 0.046437
wb_dma_ch_pri_enc/inst_u10 1.840461 -0.276153 0.650561 -1.028996 1.404612 1.025967 -0.077348 0.508646 -0.049767 -0.395826 -0.439106 4.391521 -0.476305 -1.924241 0.339916 0.409983 -0.552172 -0.752786 0.513770 0.044229
wb_dma_ch_pri_enc/inst_u13 1.861720 -0.323016 0.710358 -1.089485 1.399326 1.027468 -0.044152 0.468690 -0.065448 -0.393490 -0.434365 4.420024 -0.497822 -1.944207 0.320247 0.401003 -0.585685 -0.750460 0.440508 0.035050
wb_dma_ch_pri_enc/inst_u12 1.918589 -0.271666 0.630633 -1.067414 1.403427 1.072579 -0.067524 0.551913 -0.084999 -0.438454 -0.474975 4.524029 -0.451766 -2.013742 0.298329 0.389337 -0.566923 -0.736816 0.575415 -0.033039
wb_dma_ch_pri_enc/inst_u19 1.881423 -0.296569 0.696682 -1.078681 1.472324 1.052812 -0.072378 0.546323 -0.031500 -0.400373 -0.442228 4.488247 -0.504535 -1.964745 0.330575 0.380610 -0.610952 -0.761060 0.555230 -0.005489
wb_dma_ch_pri_enc/inst_u18 1.816723 -0.314177 0.701667 -1.011318 1.357981 1.019571 -0.056145 0.497668 -0.013213 -0.417639 -0.418507 4.279989 -0.563007 -1.893836 0.299506 0.415812 -0.515328 -0.687497 0.575034 -0.029399
wb_dma_ch_sel/assign_110_valid 0.717400 2.750145 -0.759620 -0.666401 -0.512278 1.027038 1.176808 1.025889 0.829106 -0.013466 -1.891292 -1.953663 -1.653319 -1.597977 2.738181 1.201149 2.610869 -0.834191 2.063088 -1.179862
wb_dma_rf/inst_u30 1.149891 1.800908 -2.165254 0.016380 -0.049307 1.608045 1.448620 2.514234 -0.921900 -0.786622 -1.262056 2.795003 0.390274 -2.895022 2.180971 1.303125 1.195392 -0.886171 2.736576 -2.126705
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 0.323868 -0.304751 -1.266489 -1.591704 -1.262085 -1.377118 0.637839 -0.957369 1.869996 -1.542102 -1.811668 2.522007 -1.274878 -2.993988 3.453006 3.664385 1.763342 -1.416457 4.059652 -0.141076
wb_dma/wire_pointer3 2.760228 -0.862654 1.598318 -1.653051 0.381615 1.339299 2.278168 0.344613 0.938513 0.799401 -3.497873 2.116301 -1.323817 0.284093 1.333026 2.671374 -0.031485 -0.401760 0.140371 -0.709924
wb_dma_ch_pri_enc/wire_pri6_out 1.798074 -0.281444 0.706695 -1.018976 1.329516 0.961404 -0.062270 0.454173 -0.114971 -0.429349 -0.387895 4.345899 -0.494726 -1.901764 0.270348 0.292564 -0.644554 -0.701654 0.438048 0.064429
wb_dma_rf/assign_6_csr_we 1.674078 3.876308 2.110410 0.479531 -1.139969 -0.392362 4.525773 0.089628 -0.878878 0.572794 -3.140407 0.635877 -3.069451 -1.772025 1.772244 -1.956295 -2.076568 -1.863992 -0.253144 -0.621345
wb_dma_de/assign_82_rd_ack 1.739131 1.140382 -0.086743 -1.434869 3.670916 1.405770 -2.748059 2.473650 -0.060299 0.448801 -1.740191 -0.642759 -0.643217 -1.335172 -0.537772 -2.701428 0.546902 -1.319264 -0.983484 0.923392
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 2.883374 -1.024448 1.698788 -1.697945 0.399473 1.358735 2.384865 0.302400 1.034877 0.856129 -3.551498 2.252541 -1.384474 0.355279 1.422578 2.830722 -0.106682 -0.411860 0.167780 -0.691013
wb_dma_ch_sel/assign_96_valid -0.625193 4.550981 -3.087481 1.320282 -2.649810 0.386036 -1.329551 -0.544390 -1.543606 2.068030 -1.638080 -1.317685 2.814646 -0.236401 2.539437 1.367764 4.243192 0.930385 -0.767112 1.865398
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.913394 -0.335830 0.712473 -1.069577 1.433038 1.046175 -0.060533 0.547520 -0.044551 -0.420217 -0.451378 4.376849 -0.526452 -1.944859 0.349271 0.420540 -0.567338 -0.732580 0.590110 0.028710
wb_dma_de/reg_next_ch 0.169848 3.193043 -1.481142 -1.693510 3.165964 -2.036489 -0.533238 0.103342 1.247207 1.057745 -3.554087 1.439788 -0.897744 -2.725968 2.828916 0.411554 1.057867 -0.156104 -1.198607 0.593190
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.093935 0.719699 0.462274 0.742779 0.822104 -0.383611 -0.207092 -0.107706 -1.130645 0.169897 1.004532 2.581169 0.411489 -1.112227 -0.793779 -2.128042 -1.847422 -0.351757 -1.512577 0.826094
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.038005 0.744737 0.455682 0.734817 0.790478 -0.394234 -0.229722 -0.095485 -1.189487 0.157718 0.987253 2.546418 0.440593 -1.092737 -0.848254 -2.180716 -1.870677 -0.356714 -1.574759 0.795851
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 2.981784 -1.056057 1.688894 -1.757214 0.506100 1.465245 2.396930 0.371069 1.107296 0.815952 -3.619715 2.306188 -1.462004 0.309528 1.476684 2.964279 -0.053538 -0.382719 0.264182 -0.776442
wb_dma_ch_rf/assign_24_ch_txsz_dewe 1.443281 0.005908 -0.409314 0.216332 3.575376 1.133490 -3.452910 2.726304 1.990201 0.995749 -0.070897 -4.862646 -2.189200 -0.612320 0.192904 -1.837136 1.010544 -0.969006 3.514325 0.746932
assert_wb_dma_ch_arb 0.103477 2.763011 -1.950501 0.174892 0.508172 1.865107 -0.538452 3.216976 -1.354820 -0.381094 -1.112339 -2.066097 0.997560 -0.371971 -0.300526 -0.662260 1.723792 0.267813 1.399835 -2.393755
wb_dma/wire_csr 3.412607 0.703832 0.757594 0.691191 -0.864760 -0.055829 1.234797 2.173144 0.657099 1.199053 -2.567650 -2.810403 2.415113 0.996404 2.535265 -2.255468 -2.448090 0.119100 -4.509323 2.231449
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.094648 0.707210 0.449231 0.781148 0.812784 -0.351352 -0.219211 -0.073756 -1.190292 0.186377 1.021492 2.595267 0.438101 -1.092752 -0.834383 -2.147269 -1.866587 -0.356716 -1.495073 0.799968
wb_dma_wb_if/input_mast_din 2.376467 -4.057209 -1.146728 -0.802863 2.104324 0.540378 -2.418241 1.926135 1.224924 1.847548 -1.310612 -0.550991 2.261764 2.181610 0.584912 -0.297464 -1.324580 -1.205926 0.160907 2.913032
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -0.668919 -0.630194 -1.027753 1.018534 -1.830970 -1.166879 1.964074 -0.973501 0.543272 0.075377 0.357731 0.401805 -0.189447 -0.743218 2.311514 1.661388 0.103849 -0.480950 1.321071 0.193011
wb_dma_ch_rf/reg_sw_pointer_r -0.616603 2.223238 -0.802974 0.195377 2.302168 -4.303658 -2.123509 -1.164127 -1.476954 -0.727013 -3.659863 1.386348 -1.617577 -1.545933 1.231551 0.043155 0.147837 0.477913 -2.707603 0.809273
wb_dma_ch_sel/assign_142_req_p0 0.038726 2.503687 -0.835228 1.132118 -1.681347 -0.076119 -0.388653 0.479456 -0.848205 -0.573771 -2.050507 -2.112698 -1.919400 -1.463356 0.881315 0.821983 2.633814 -1.079099 3.164911 -0.936452
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.184241 1.055532 -4.220588 3.074451 -2.124266 -0.518871 -0.252326 3.032591 -2.177811 -0.738733 -1.219110 -2.432548 3.164593 -0.284205 -0.926055 -0.109579 0.953583 0.108134 3.778049 -2.381175
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 0.851363 -0.815569 0.420575 -0.963796 1.910669 1.676891 -0.003725 0.900794 0.758491 -0.431119 -0.073011 0.101265 -1.511642 -0.263905 -0.344461 1.517969 1.075513 0.652067 1.522666 -1.988395
wb_dma_rf -0.968326 0.400498 0.847926 -1.498555 -3.032185 -2.300072 0.134757 -2.233369 -2.356579 -0.676766 -3.925539 -2.349033 1.387542 1.585108 -1.902567 -2.692482 0.026957 -0.585857 -6.626449 2.098800
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -0.739806 2.747787 0.064858 -0.290341 1.158557 0.203491 0.194611 0.740429 -0.187911 0.213675 1.413162 -1.030907 0.115929 0.084393 0.901338 -1.496256 -0.394695 1.300023 -2.380275 -0.465835
wb_dma_de/reg_chunk_cnt 1.557910 4.118340 0.572434 -0.794698 2.199466 1.957974 -1.056263 2.171913 -0.923938 0.040150 -1.163808 0.334393 -1.044266 -2.175875 -0.348429 -2.485088 0.653646 -0.685707 -0.300048 -0.745284
wb_dma_de/always_23/block_1/case_1/block_4/if_1 1.249934 3.864240 -1.833656 -2.896275 2.692832 2.716599 -0.549687 4.375661 0.735975 2.173021 -0.686020 -0.229784 5.578944 1.878431 -0.322066 -2.237271 -0.639419 1.248809 -1.188730 -0.853230
wb_dma_de/always_23/block_1/case_1/block_3/if_1 0.791565 3.717580 -1.769855 -1.513544 1.549291 1.931102 -1.525656 3.792572 -0.803598 1.885310 -1.011711 -0.324672 5.270606 2.208417 -1.674350 -2.307913 -0.436617 0.980314 -0.652439 -0.636552
wb_dma/input_wb0m_data_i -1.600364 -0.091103 -0.281091 0.381755 -8.497841 -1.090353 -2.268285 -0.105828 -1.000951 0.231064 -2.704086 -2.054917 3.834972 1.470773 -0.073825 -2.211052 0.721604 -5.165669 1.348476 7.292020
wb_dma_de/always_15/stmt_1 1.586019 0.380167 -0.685942 -2.446459 2.837027 1.790151 -2.429710 2.604576 0.987236 0.196538 -3.064238 -3.128629 -0.842247 -0.140752 0.232580 -0.380481 2.584712 -0.919252 0.201995 0.049552
wb_dma/wire_ch7_csr -0.051729 -0.159401 -0.101975 -0.630519 -2.049609 -0.523198 -0.850565 -0.997977 -1.548255 -0.058653 -2.966907 -2.049986 1.820856 1.547432 -0.579590 -0.256321 1.783324 -0.079975 -5.884566 1.892326
wb_dma/input_wb0_ack_i -1.095726 -1.309401 -0.039367 -0.473840 -0.935485 -0.969783 -1.165218 -0.664153 -3.799413 0.854309 -5.769170 -0.168706 -0.858335 2.922746 -1.569842 -0.716954 1.019155 -3.106172 -7.055249 3.010719
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.219893 0.877061 -4.224501 3.175527 -2.091688 -0.517169 -0.171756 3.011678 -2.121393 -0.748678 -1.104423 -2.382372 3.163244 -0.273233 -0.912516 -0.050345 0.899668 0.145797 3.877578 -2.366680
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -1.289190 1.066235 -4.299655 3.197569 -2.162249 -0.552852 -0.271249 3.067525 -2.241551 -0.742248 -1.113421 -2.539820 3.279256 -0.210119 -0.968197 -0.202716 0.890334 0.147298 3.768963 -2.350657
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.133941 1.081684 -4.264642 3.042801 -2.020463 -0.417469 -0.275955 3.149279 -2.156660 -0.729410 -1.255326 -2.430534 3.229707 -0.320156 -0.933097 -0.124532 0.962796 0.133081 3.839153 -2.427964
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 0.785426 2.090671 -1.890175 2.010154 -0.087955 0.999990 -1.237636 3.069061 -0.208257 0.135684 0.571276 -1.954750 0.438692 -1.316990 0.963222 -1.043984 0.319476 -0.654616 5.096241 -0.672628
wb_dma_ch_sel/assign_125_de_start -3.980591 2.307640 -1.390944 0.670226 2.113099 -3.505610 -3.670943 -0.167018 0.314037 0.648804 -1.145072 1.476479 -1.389972 -3.390226 -0.523271 -1.073551 1.704289 -1.559586 -1.027751 2.614162
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 2.901835 -0.969675 1.613616 -1.703894 0.443509 1.426088 2.364472 0.407933 1.084257 0.794899 -3.448811 2.284767 -1.474602 0.184138 1.450397 2.895921 -0.003987 -0.401864 0.368617 -0.807853
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.076640 0.754322 0.433806 0.775457 0.811165 -0.330376 -0.247957 -0.042687 -1.185145 0.176726 0.986179 2.591008 0.422896 -1.128003 -0.805155 -2.140341 -1.855790 -0.340762 -1.502333 0.763926
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 0.440200 -3.173826 -2.022788 -2.481407 0.250341 -1.860040 -1.139798 -0.535923 2.631239 -1.128074 -2.711800 1.463244 -0.716715 -2.076998 3.124022 3.477085 1.858160 -1.973575 2.964959 1.487083
wb_dma_ch_sel/input_dma_busy 0.845372 -0.784313 0.390961 -0.956672 1.878237 1.643711 0.016266 0.879558 0.764810 -0.389803 -0.046487 0.135602 -1.487170 -0.304420 -0.304439 1.470128 1.037151 0.646084 1.498482 -1.977630
wb_dma_inc30r -1.352239 1.541642 -2.166660 -1.216954 -1.046381 -0.096783 0.523523 -1.196066 -1.386879 -0.548798 0.666602 -0.708176 6.208709 2.315365 -2.074053 0.025784 0.743654 3.727063 -5.046340 -2.698681
wb_dma_ch_sel/always_45/case_1 -1.333739 -0.179158 1.783656 0.669216 -1.346047 -0.464499 -1.714284 -1.681456 -1.663229 -0.924291 0.412467 0.076666 -0.633357 1.322085 -4.864738 -0.247306 0.299219 0.665388 0.581670 -0.821628
wb_dma_ch_sel/assign_117_valid 0.832354 2.728640 -0.766110 -0.707702 -0.425350 1.120798 1.133620 1.108347 0.915323 -0.098707 -1.846467 -1.897921 -1.734000 -1.720319 2.798591 1.304660 2.664066 -0.859142 2.299810 -1.249617
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 0.279460 -3.220408 -1.982020 -2.434091 0.044611 -2.006478 -1.081187 -0.724213 2.536235 -1.124367 -2.697021 1.400154 -0.653097 -1.992154 3.080791 3.421252 1.847470 -1.988844 2.745315 1.601562
wb_dma/wire_ch3_adr0 -1.548614 -1.203501 1.115607 -2.093599 -0.992470 -1.141144 2.928776 -1.156395 -1.704942 -2.796839 -1.555788 0.980666 -0.739934 0.418629 -1.962350 -0.653773 -0.730711 -0.874465 -4.158359 -2.176313
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -0.791018 -0.093809 0.010689 1.759898 -1.204660 -1.202332 -1.479623 -0.680916 -1.651259 -0.526719 -0.199018 -0.396257 -0.409376 0.155976 -1.803734 -0.428172 0.134586 -0.288070 0.936573 0.269862
wb_dma_de/always_6/if_1/if_1/cond -0.044286 1.414691 -0.880315 -0.520118 2.331028 0.519297 -2.749804 2.121287 0.079484 0.952205 -1.522910 -5.010699 -0.122323 0.595173 -0.748808 -2.853543 1.322995 -0.608820 -1.424101 0.927803
wb_dma/wire_mast1_pt_out -1.105101 -1.658303 0.154373 0.642753 -0.131923 -2.265150 -0.461376 0.165330 -1.776443 -1.047020 -2.329727 -0.485493 -2.303075 0.155953 -1.427526 -1.424315 -0.817923 -1.702269 -3.772094 0.459744
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.650981 2.123411 -2.944057 1.096142 -1.323042 0.708556 1.492581 2.138143 -0.811881 -0.357201 -0.811089 -1.621646 0.758282 -1.036811 1.998742 1.004797 1.855135 -0.203599 2.462275 -2.236324
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -0.709169 -0.638983 -1.070715 0.999403 -1.901420 -1.212636 2.039506 -1.034524 0.590402 0.045638 0.351016 0.434851 -0.218217 -0.745318 2.388217 1.717073 0.153468 -0.519886 1.346372 0.220213
wb_dma_ch_sel/always_48 -0.329279 -1.449092 -2.249357 -1.186504 -1.146018 -0.549190 0.908926 1.312870 -1.966904 -2.395015 -3.958808 3.219742 4.587187 0.911570 -3.953777 2.810174 0.732316 1.725178 0.236873 -4.245541
wb_dma_ch_sel/always_43 0.333311 1.989904 1.026989 -3.479672 3.074984 0.306355 -4.419281 0.729658 0.249324 -1.039191 -2.153292 -0.077293 -0.937581 -1.439867 -3.333059 -2.526953 1.343031 -0.997775 -0.441815 0.519731
wb_dma_ch_sel/always_42 3.433970 0.506307 0.651293 0.666685 -0.914204 0.108791 1.475638 2.401607 0.779879 1.253610 -2.510672 -2.957697 2.656294 1.165603 2.787222 -2.189747 -2.549259 0.147071 -4.549336 2.174906
wb_dma_ch_sel/always_40 2.255264 -0.944347 3.239213 -2.634709 0.160333 2.002030 2.008522 -0.580088 0.945693 0.448200 -2.955251 2.545854 -1.567694 1.414450 -1.536187 2.966587 0.142545 0.409602 0.010445 -1.686899
wb_dma_ch_sel/always_47 -1.191869 1.871397 -1.407299 -0.460322 1.971974 -0.666586 -0.536076 -0.403505 0.492431 0.078009 0.772899 1.222938 0.395782 -0.930833 0.777131 1.452787 1.314152 2.196384 -0.185615 -1.338334
wb_dma_ch_sel/always_46 1.476979 0.181185 -1.022700 1.648041 0.184517 1.890932 0.702030 0.403355 -0.141178 3.156268 0.858698 -1.052375 1.326528 0.939286 1.518257 -0.268684 -0.082297 -0.103194 -0.123363 0.512782
wb_dma_ch_sel/always_45 -1.262069 -0.170465 1.699088 0.709556 -1.338755 -0.485356 -1.736262 -1.652334 -1.677378 -0.919891 0.375606 0.101797 -0.639027 1.297617 -4.709309 -0.149124 0.334940 0.676946 0.704385 -0.802153
wb_dma_ch_sel/always_44 -1.482434 0.500389 -0.529230 -2.759008 -7.368241 -2.277730 4.097640 -2.451245 -0.496828 -4.217531 -1.905393 0.393407 2.479196 0.285155 2.251857 1.925831 0.932835 -1.222232 -1.347493 -0.359429
wb_dma_ch_sel/assign_152_req_p0/expr_1 0.064162 2.512835 -0.668947 1.004602 -1.506299 -0.138456 -0.429629 0.391410 -0.777090 -0.539298 -2.131572 -2.268734 -2.110572 -1.431471 0.807952 0.710180 2.632522 -1.106780 2.884829 -0.864873
wb_dma_ch_rf/input_ndnr 1.273237 -1.462153 -0.603399 -3.443998 2.218860 3.278891 -2.271942 2.906270 0.389723 -1.033410 -2.575020 -0.730891 0.533795 0.993491 -2.609235 1.809507 2.990003 0.279114 1.838482 -2.432606
wb_dma_de/always_4/if_1/stmt_1 1.473626 3.564686 0.096308 -1.506918 1.324320 2.243673 -0.889047 2.242487 0.283009 -0.109040 -2.289209 -2.416891 -1.532320 -1.127627 0.561056 -0.464882 2.560399 -0.470328 1.295942 -1.452998
wb_dma_wb_if/wire_wb_addr_o -0.552953 -1.035134 -1.614758 2.245178 -0.774071 -1.076809 -1.692194 1.179362 -1.385895 -0.412577 -0.259129 -0.905730 2.448756 0.600324 -2.794710 -0.987063 -0.795779 0.349983 1.868618 -0.415154
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -0.787508 -0.062816 -0.036046 1.802470 -1.223844 -1.193303 -1.465246 -0.629082 -1.650286 -0.541242 -0.190864 -0.392753 -0.413345 0.078711 -1.761146 -0.385027 0.159074 -0.253505 1.069000 0.243586
wb_dma_ch_sel/assign_111_valid 0.765992 2.749151 -0.822957 -0.555879 -0.461691 1.066729 1.066971 1.158153 0.829632 -0.031256 -1.830410 -1.920388 -1.661589 -1.681042 2.733301 1.144180 2.481654 -0.870574 2.277477 -1.132980
wb_dma_wb_slv/assign_2_pt_sel -1.054643 -3.430261 -0.814594 -0.253325 -0.454672 -2.404037 -0.346193 1.845212 -3.480521 -1.275764 -4.262641 -2.643173 4.187890 2.295228 -5.177111 -6.086589 -2.410752 -2.281964 -8.940664 2.271957
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 -1.672606 2.437613 -3.088717 -0.920949 1.421965 -2.928228 -3.853466 -0.331132 0.773471 -0.993611 -2.775366 -1.668337 -1.274151 -2.655071 1.504537 1.569354 4.085888 -0.129366 2.624524 0.137749
wb_dma_ch_sel/assign_144_req_p0 0.060993 2.502275 -0.680340 1.185209 -1.606396 -0.107637 -0.311747 0.364578 -0.733262 -0.571108 -1.926883 -2.218128 -2.180031 -1.521405 0.910738 0.884454 2.648350 -1.042911 3.291049 -0.987288
wb_dma_de/input_pointer 2.230412 -1.080916 3.274140 -2.623137 0.162875 2.008309 2.019000 -0.647159 0.958523 0.450802 -2.959361 2.499730 -1.545252 1.463375 -1.573834 2.939966 0.120760 0.458360 -0.141092 -1.670289
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 1.197350 -4.559473 -1.543250 -1.639328 0.183551 -0.302120 0.376330 -0.081954 2.382182 -0.092380 -1.891283 1.280073 -0.439154 -0.627672 3.143650 3.964804 1.391500 -1.454205 2.161215 1.094868
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 1.225489 -0.220030 0.143998 -1.527399 -1.369121 -1.444639 2.456892 -1.208220 1.653142 -0.191005 -3.848543 2.602327 -1.657844 -1.635763 3.370556 3.685230 0.509785 -1.359789 1.958766 0.025528
wb_dma_ch_rf/input_wb_rf_adr 3.515002 2.260470 -2.694939 1.874466 -2.865267 -3.951706 -4.411741 -3.976378 -0.635068 1.036920 -2.370309 0.147121 5.066585 -1.223258 0.438145 -1.466952 -2.001486 -1.501274 4.680994 2.782613
wb_dma_ch_sel/input_pointer0 1.085949 -1.177740 1.999477 -2.790468 0.358415 1.986466 -0.086841 -0.560583 0.995447 -1.057966 -0.675242 2.148807 -1.022508 0.459270 -2.086067 2.629402 1.382538 0.611137 1.575021 -1.802826
wb_dma_ch_sel/input_pointer1 1.868560 -1.022419 0.221618 -1.815930 0.608593 1.434977 0.195089 0.644799 1.089062 -0.606243 -1.439043 1.915786 -0.931091 -0.922956 1.171005 2.597619 1.322443 -0.411332 2.147430 -0.841705
wb_dma_ch_sel/input_pointer2 1.024802 -0.261300 -0.169831 -0.898631 -1.236041 -0.228450 0.171989 -0.317435 0.378694 -0.195086 -1.373633 1.880434 0.598375 -0.609391 1.495782 1.141864 0.200157 -1.029213 0.623667 1.164338
wb_dma_ch_sel/input_pointer3 2.798295 -0.858221 1.623591 -1.593994 0.294567 1.260795 2.440832 0.299892 0.992920 0.857477 -3.563563 2.161706 -1.336045 0.350313 1.460649 2.738212 -0.129170 -0.471722 0.130313 -0.651336
wb_dma_de/reg_chunk_0 1.593273 3.992584 0.590309 -0.809024 2.228480 2.012437 -1.037797 2.192379 -0.823342 0.036220 -1.133156 0.213492 -1.113229 -2.057900 -0.332824 -2.394440 0.642784 -0.659509 -0.202976 -0.785903
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 0.857926 -0.788765 0.391502 -0.954524 1.883653 1.701539 -0.011405 0.885836 0.801730 -0.401710 -0.027260 0.103197 -1.534548 -0.279390 -0.293330 1.536246 1.082423 0.665949 1.583189 -2.015293
wb_dma_ch_sel/assign_151_req_p0/expr_1 0.018494 2.612173 -0.630267 1.036122 -1.623405 -0.182721 -0.307350 0.301502 -0.713604 -0.446189 -1.994564 -2.258389 -2.035537 -1.392351 0.918426 0.659571 2.508297 -1.116743 2.847669 -0.699591
wb_dma_ch_sel/assign_138_req_p0/expr_1 -0.017452 2.491405 -0.677724 1.165567 -1.618268 -0.240276 -0.327399 0.345159 -0.733865 -0.537091 -2.011981 -2.192929 -2.143336 -1.534449 0.982831 0.772706 2.531011 -1.150459 3.104138 -0.775312
wb_dma_ch_sel/reg_am0 1.482569 0.200311 -1.044093 1.671144 0.200590 1.909184 0.672006 0.425735 -0.136911 3.208886 0.890788 -1.054560 1.296162 0.948456 1.573398 -0.292816 -0.117604 -0.153541 -0.037929 0.557797
wb_dma/assign_2_dma_req 1.377394 -2.955387 -0.582876 -2.372066 -0.089035 -1.977905 0.904194 -0.823749 2.386320 0.264099 -4.829925 1.674208 -1.000475 -0.771594 3.255746 3.511133 0.533930 -1.952460 0.876645 1.648365
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 1.089575 -1.121916 2.735154 -2.555409 -0.661810 1.186352 0.137569 -1.149810 -1.408570 -3.182725 0.191186 4.191319 -0.448525 -0.541958 -2.943976 0.005935 -0.433145 -0.046645 -1.559943 -1.348579
wb_dma_ch_rf/wire_ch_csr -1.890806 0.359123 -0.748460 0.214670 -2.709325 -1.959617 2.424607 0.183703 -1.324797 1.639830 -3.053619 -2.520804 2.201284 1.067796 -3.450976 -3.303452 0.130760 -0.690589 -4.881499 1.116092
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 0.676661 -1.025039 -1.252203 0.130484 -3.408035 -0.825767 -1.720615 -1.902146 0.216282 -1.106926 -0.305841 -0.333757 3.469238 0.754717 0.253282 2.383337 1.581411 1.318720 0.820826 1.090756
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 0.079634 0.700954 0.477824 0.742437 0.817780 -0.345852 -0.233319 -0.093250 -1.120782 0.211484 1.011895 2.554322 0.351979 -1.090418 -0.813410 -2.094145 -1.810783 -0.352823 -1.470560 0.796678
wb_dma_ch_sel/assign_118_valid 0.703271 2.749942 -0.917597 -0.570328 -0.512891 1.078021 1.092678 1.205910 0.755806 -0.075916 -1.868791 -2.016150 -1.579966 -1.665879 2.692990 1.197482 2.647898 -0.864665 2.299247 -1.305336
wb_dma_ch_rf/input_de_adr1_we -0.744447 -0.105950 -0.009288 1.814949 -1.232755 -1.165850 -1.475295 -0.650364 -1.685726 -0.553575 -0.201643 -0.345132 -0.415517 0.125856 -1.785133 -0.405657 0.168402 -0.234306 1.043108 0.242778
wb_dma_wb_mast/input_mast_din 2.374494 -4.126132 -1.044520 -0.890349 2.166754 0.486739 -2.458521 1.888289 1.204890 1.811543 -1.378303 -0.477055 2.132960 2.158010 0.511660 -0.287360 -1.341387 -1.205635 0.107183 2.866618
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 0.199226 -0.550820 -1.452898 -2.935717 -2.444539 -2.569215 0.272009 -3.243119 -3.648092 -1.588662 -3.215633 -2.240813 2.179851 3.792161 -1.026060 -1.323017 -0.592870 0.701619 -2.262532 -0.260216
wb_dma_de/always_2/if_1/stmt_1 -1.353515 0.387586 -0.619303 -2.715461 -7.416405 -2.191383 3.895328 -2.334494 -0.494623 -4.166070 -2.046064 0.400115 2.658159 0.306768 2.184798 2.090732 1.064896 -1.194452 -1.153367 -0.283273
wb_dma_de/assign_65_done/expr_1 1.679853 1.029896 -0.092809 -1.538108 3.631723 1.332739 -2.881558 2.397878 0.053123 0.539741 -1.913959 -0.927916 -0.656045 -1.216079 -0.546409 -2.666040 0.692686 -1.358904 -1.192668 1.123069
wb_dma_ch_sel/reg_de_start_r -1.616815 2.993593 -2.704103 -0.184705 2.159172 -3.167234 -3.985430 -0.360735 -0.347985 -0.837038 -1.754918 0.827594 -0.733595 -3.643237 0.712519 -0.289940 2.380629 -0.333376 1.215551 0.721425
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.026659 0.698673 0.465976 0.725961 0.730948 -0.408382 -0.235614 -0.115523 -1.161105 0.202881 0.982960 2.485468 0.418968 -1.035212 -0.844346 -2.130366 -1.865759 -0.347803 -1.572981 0.800399
wb_dma_ch_rf/input_dma_rest 1.110140 -0.044473 1.430398 0.032162 -0.186398 -0.060602 2.176634 -0.287100 -0.023542 1.470469 -2.255899 0.398040 -0.579895 1.179711 0.364235 0.356840 -1.314466 -0.061715 -1.892081 0.152638
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 2.282884 -1.010902 3.302260 -2.715793 0.338930 2.144303 1.948972 -0.525068 0.978491 0.442976 -2.978930 2.483444 -1.536091 1.534664 -1.703975 2.993881 0.168653 0.523208 -0.072475 -1.804987
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 1.663763 -1.873383 0.832069 -2.409790 -1.096660 0.959543 0.777491 -0.198192 -0.051825 -2.973463 -1.271973 1.713164 -0.802071 -0.642001 0.761914 2.155140 1.130080 -0.551649 0.312735 -1.185137
wb_dma_de/wire_de_csr 2.924359 -3.727911 0.873666 -2.427388 1.661556 0.722221 0.735681 0.681984 1.684423 1.352761 -4.567082 1.022611 -0.670648 1.308667 1.188649 2.517740 -0.036624 -1.046363 -1.037543 1.066006
wb_dma_ch_sel/reg_ndnr 1.247730 -1.360177 -0.609621 -3.393416 2.199808 3.153518 -2.267105 2.908257 0.372302 -1.027951 -2.653616 -0.741377 0.478716 0.894221 -2.554449 1.731224 2.967157 0.197780 1.700475 -2.384673
wb_dma_ch_rf/assign_26_ch_adr1_dewe -0.777595 -0.091348 0.024374 1.750673 -1.155110 -1.187799 -1.494261 -0.648489 -1.647918 -0.530265 -0.200256 -0.346832 -0.412006 0.162037 -1.844532 -0.395637 0.141567 -0.254693 0.987259 0.231272
wb_dma_ch_sel/reg_txsz 0.383871 1.921963 1.093305 -3.406774 3.062663 0.382485 -4.281713 0.717369 0.175719 -0.987287 -2.086032 0.139481 -0.781645 -1.342705 -3.409990 -2.631282 1.153575 -0.973830 -0.671605 0.497556
wb_dma_rf/always_1/case_1/stmt_10 0.272933 0.806761 1.160360 -1.785865 -0.136830 -1.520531 -2.397640 -2.830865 -0.862289 -2.175152 -1.101012 0.131689 -1.221166 -0.207615 -0.391799 -0.180392 0.126349 -0.498546 -0.378560 0.477526
wb_dma_ch_pri_enc/inst_u28 1.864781 -0.284437 0.652759 -1.028903 1.391043 1.053867 -0.068167 0.515352 -0.058872 -0.425872 -0.412940 4.397895 -0.508831 -1.964126 0.344317 0.449047 -0.535204 -0.711312 0.659262 -0.030067
wb_dma_ch_pri_enc/inst_u29 1.889173 -0.309060 0.696934 -1.070995 1.469317 1.090219 -0.059336 0.579265 -0.060612 -0.454147 -0.416335 4.384370 -0.585605 -1.940711 0.267571 0.413118 -0.555921 -0.679078 0.583987 -0.103101
wb_dma/wire_de_adr1 -0.626988 -0.186061 1.764529 -1.125005 -0.176042 0.655984 -0.247048 -1.084778 -0.073758 -0.483486 0.657718 0.416176 -0.135743 1.246638 -3.195724 0.188555 0.142594 0.993434 -0.460988 -1.109161
wb_dma_ch_arb/always_2/block_1/case_1 -0.454075 -1.290936 -2.074674 -1.251100 -1.187401 -0.935361 1.068979 0.984013 -2.044061 -2.190017 -4.214600 3.220350 4.455648 0.917213 -3.707785 2.471360 0.547162 1.494599 -0.602696 -3.728260
wb_dma_de/always_18/stmt_1/expr_1 -2.008561 -2.637388 -0.815606 2.314838 -2.196519 0.231296 -2.646055 -1.515758 -3.133306 0.336291 -1.464010 -1.388013 -1.889181 0.758525 -2.809414 1.230525 3.940696 -1.817952 0.233329 1.883567
wb_dma_ch_arb/always_1/if_1 -0.350016 -1.382019 -2.207117 -1.184945 -1.122269 -0.757694 0.977261 1.155174 -2.040896 -2.195359 -4.040361 3.269587 4.536419 0.884638 -3.698501 2.510623 0.493839 1.544447 -0.316513 -3.809931
wb_dma_ch_pri_enc/inst_u20 1.909625 -0.261189 0.643263 -1.050581 1.413770 1.108695 -0.033949 0.573863 -0.090720 -0.453738 -0.434243 4.496891 -0.440731 -1.967916 0.274302 0.432886 -0.522428 -0.693248 0.585193 -0.115074
wb_dma_ch_pri_enc/inst_u21 1.764768 -0.308946 0.741996 -1.021757 1.261632 0.918063 -0.007297 0.365068 -0.149509 -0.436140 -0.433604 4.331252 -0.400636 -1.825841 0.238533 0.292659 -0.665243 -0.728203 0.285141 0.108243
wb_dma_ch_pri_enc/inst_u22 1.874728 -0.321338 0.702728 -1.015383 1.369128 1.030893 -0.065530 0.516796 -0.082459 -0.411297 -0.442645 4.446175 -0.447800 -1.928971 0.280610 0.334860 -0.632317 -0.737651 0.455694 0.019402
wb_dma_ch_pri_enc/inst_u23 1.906106 -0.305433 0.636333 -1.092395 1.348279 1.092397 -0.051292 0.529423 -0.036147 -0.454536 -0.487752 4.480642 -0.477184 -1.971519 0.354798 0.469484 -0.521730 -0.703460 0.604670 -0.056126
wb_dma_ch_pri_enc/inst_u24 1.868714 -0.260374 0.643111 -1.099895 1.318729 0.995477 -0.038160 0.490124 -0.127454 -0.410945 -0.533353 4.486966 -0.412387 -1.937522 0.292286 0.328021 -0.597407 -0.786102 0.376476 0.053405
wb_dma_ch_pri_enc/inst_u25 1.910196 -0.291990 0.741948 -1.044372 1.370354 1.021450 -0.049456 0.511510 -0.096583 -0.442472 -0.418567 4.569254 -0.458793 -2.020718 0.306952 0.301227 -0.663570 -0.748084 0.504804 0.053888
wb_dma_ch_pri_enc/inst_u26 1.894249 -0.348793 0.666993 -1.013513 1.427088 1.061161 -0.092271 0.550566 -0.030305 -0.409814 -0.361855 4.366313 -0.547462 -1.919848 0.349837 0.424188 -0.552252 -0.699649 0.621986 -0.007557
wb_dma_ch_pri_enc/inst_u27 1.817505 -0.213873 0.672342 -1.004781 1.359956 0.969505 -0.052773 0.547779 -0.100802 -0.389468 -0.453579 4.329892 -0.423983 -1.959355 0.264568 0.280169 -0.620028 -0.739131 0.452485 0.012907
wb_dma/wire_dma_busy -0.066451 2.650068 2.502854 -1.509390 1.366164 -1.549577 2.307692 -2.476374 0.618134 0.144125 -2.369452 -2.037595 -3.753776 -0.895594 -3.181268 -2.219831 -0.671554 -0.237728 -0.185095 -2.764565
wb_dma_ch_sel/reg_ack_o 1.487921 -2.966055 -0.567268 -2.393466 0.054233 -1.803538 0.921924 -0.780506 2.457345 0.235434 -4.753930 1.859230 -1.105346 -0.882583 3.317419 3.677713 0.564719 -1.940307 1.096331 1.542802
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 0.904934 -0.822071 0.393582 -0.967712 1.916357 1.704163 -0.006506 0.911450 0.820975 -0.451285 -0.039510 0.141785 -1.550633 -0.322250 -0.297606 1.565203 1.111548 0.649204 1.640165 -2.034966
wb_dma_rf/reg_csr_r -0.558184 3.225322 2.463128 1.279231 -1.100191 -0.815985 4.000010 0.743980 -0.342953 2.086365 -2.927927 1.411775 -3.062534 -1.868758 1.058703 -2.477139 -2.243738 -3.195290 -2.033763 1.545766
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.601418 2.201120 -3.022797 1.174018 -1.386696 0.706708 1.456566 2.219536 -0.828673 -0.315414 -0.794384 -1.707765 0.785960 -1.109037 2.028449 0.988575 1.876571 -0.197229 2.617960 -2.225350
assert_wb_dma_ch_sel 0.856798 -0.814495 0.398690 -0.947832 1.927675 1.675743 0.027296 0.911092 0.784732 -0.414941 -0.031269 0.080704 -1.567537 -0.285256 -0.312147 1.543971 1.079694 0.664101 1.575355 -2.046530
wb_dma_ch_rf/always_27/stmt_1/expr_1 -0.432466 2.918135 -1.292056 -0.069058 2.215688 -2.935641 -1.988623 -0.442844 -0.277725 0.572454 -3.795206 1.025558 -1.435494 -2.478422 0.940094 0.106252 1.188230 -0.327350 -0.218637 0.677719
wb_dma_ch_sel/inst_ch2 0.987409 -0.271672 -0.156135 -0.908926 -1.244610 -0.215177 0.209020 -0.263069 0.362350 -0.213589 -1.424519 1.796720 0.614112 -0.575560 1.492893 1.086918 0.236812 -1.027557 0.568120 1.160170
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 0.847992 -0.780853 0.387948 -0.917619 1.868459 1.669505 -0.007264 0.942929 0.757515 -0.409272 -0.031268 0.144445 -1.532283 -0.324419 -0.284363 1.499960 1.080737 0.640803 1.565430 -1.971645
wb_dma_ch_sel/assign_122_valid 0.795828 2.692728 -0.828006 -0.554876 -0.411496 1.059758 1.070839 1.160149 0.820238 -0.067209 -1.821100 -1.977145 -1.639023 -1.683326 2.695330 1.177131 2.546178 -0.822643 2.345037 -1.245078
wb_dma_rf/wire_dma_abort 1.089537 1.819242 -2.113605 0.123593 -0.011894 1.546460 1.373541 2.493165 -0.969482 -0.725044 -1.202093 2.723749 0.364852 -2.856532 2.085835 1.144243 1.047486 -0.891439 2.687813 -2.016428
wb_dma_de/assign_67_dma_done_all/expr_1 1.625211 0.460641 -0.505297 -2.318508 2.740971 1.646554 -2.522021 2.448152 1.086331 0.299123 -2.918908 -3.247010 -0.905974 -0.123027 0.259461 -0.587958 2.385484 -0.970152 0.182734 0.326456
wb_dma_de/always_4/if_1/cond 1.598722 4.002248 0.664618 -0.675667 2.227514 1.929071 -1.133995 2.132812 -0.757032 0.096042 -1.037797 0.098317 -1.217059 -2.096116 -0.289128 -2.549378 0.563364 -0.713322 -0.132637 -0.629586
wb_dma_de/always_3/if_1/if_1/stmt_1 -1.498081 0.753562 -1.210083 -0.810793 1.900831 0.133579 -0.983676 0.443330 0.608121 -0.231836 1.388434 0.979748 3.113142 0.844043 -3.251030 0.919929 0.403115 3.547425 0.636496 -2.900851
wb_dma_wb_slv/always_3/stmt_1/expr_1 0.224526 -0.069202 -1.519913 -2.419720 -2.327905 -2.309388 0.478716 -2.906741 -4.545845 -1.598314 -2.712208 -0.778632 2.549704 2.735157 -1.508944 -2.660036 -1.214304 0.217053 -2.896215 -0.084189
assert_wb_dma_ch_arb/input_advance 0.070907 2.801655 -1.916206 0.132767 0.539606 1.925834 -0.532594 3.228897 -1.399461 -0.392444 -1.157238 -2.091431 0.979240 -0.300057 -0.378992 -0.691956 1.721706 0.329485 1.271991 -2.419777
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -0.690191 -0.630678 -1.034402 1.030342 -1.849111 -1.128651 1.942715 -0.959397 0.559140 0.042199 0.372705 0.434883 -0.177815 -0.756859 2.316599 1.655499 0.148890 -0.472899 1.383079 0.154202
wb_dma_ch_rf/reg_ch_tot_sz_r -0.505389 1.497667 0.938097 -3.306350 3.718761 1.006904 -4.340262 1.134950 1.084558 -0.902894 -1.629696 -4.069777 -2.000769 0.232803 -4.038779 -1.630327 2.699213 0.380597 0.300231 -1.304800
wb_dma_ch_rf/wire_ch_adr0 -0.741757 2.461643 -1.316563 -1.481711 -5.527325 -0.635409 4.014672 -1.383176 -1.011195 -1.212292 -0.672645 -1.447721 3.280129 1.004992 3.749255 0.213326 0.670420 -0.483698 -3.897443 -0.005056
wb_dma_ch_rf/wire_ch_adr1 -0.760329 0.864968 2.582092 -1.376298 -1.144365 -1.948116 -4.197724 -4.105573 -2.561158 -3.036595 -1.379279 0.156012 -1.809140 0.866396 -4.864134 -0.314902 0.651607 0.059901 0.091175 -0.411333
wb_dma/wire_ch0_adr0 1.429235 1.106581 -2.501667 0.735411 -6.080072 0.204134 1.632717 -1.029367 0.748386 1.029967 -0.448179 -1.278523 3.891189 0.469580 5.178314 2.532423 1.743204 -0.827547 2.444460 2.252834
wb_dma/wire_ch0_adr1 -0.723747 -0.073430 0.032945 1.761947 -1.171744 -1.139193 -1.425592 -0.665088 -1.612670 -0.531442 -0.184616 -0.339724 -0.362952 0.173708 -1.743408 -0.386859 0.098175 -0.231383 0.916004 0.221717
wb_dma_ch_pri_enc/wire_pri24_out 1.915027 -0.324247 0.733289 -1.048122 1.568192 1.104701 -0.084008 0.551720 -0.033402 -0.419448 -0.349203 4.468374 -0.624363 -2.017802 0.275664 0.440887 -0.570584 -0.694562 0.600217 -0.072870
wb_dma/input_dma_rest_i 1.125770 -0.040718 1.330061 0.011971 -0.123450 0.034167 2.094984 -0.225172 -0.014079 1.395209 -2.107287 0.444733 -0.475112 1.104491 0.376387 0.390630 -1.233040 -0.047858 -1.755203 0.085531
wb_dma_inc30r/assign_1_out 1.429421 0.129767 -0.960616 1.581329 0.197376 1.804225 0.635616 0.406673 -0.148614 3.041964 0.794294 -1.007738 1.225491 0.916829 1.505793 -0.260840 -0.089554 -0.177983 -0.117664 0.570057
wb_dma_ch_sel/assign_133_req_p0 -0.307058 0.263695 0.127459 0.009587 -3.004839 0.084625 -0.240218 0.313402 -1.418649 -3.126282 -1.151884 -2.319537 0.569073 0.371341 -3.217768 0.058133 1.456423 0.176705 2.128809 -2.687507
wb_dma_ch_rf/always_23 -1.293052 -0.253524 1.735252 0.719418 -1.401673 -0.509075 -1.749228 -1.642075 -1.729705 -0.948718 0.345864 0.043695 -0.554802 1.330217 -4.789581 -0.204116 0.317857 0.666800 0.574254 -0.737229
wb_dma_inc30r/reg_out_r -1.544037 2.375134 -2.264197 -0.957097 -0.461613 -0.746911 -2.564344 -0.724583 0.451821 -1.178273 1.780132 -0.531742 6.022171 1.384571 -2.030430 1.462818 1.672031 5.438625 -1.085399 -1.790157
wb_dma/wire_pointer2 0.970146 -0.236713 -0.199494 -0.884197 -1.273282 -0.253139 0.184421 -0.315236 0.331824 -0.186896 -1.374993 1.808706 0.610204 -0.580792 1.491640 1.081186 0.202270 -1.037161 0.553395 1.186664
wb_dma_ch_rf/always_20 -0.808814 2.365194 -1.172639 -1.552763 -5.680890 -0.729347 4.087295 -1.526366 -1.073053 -1.400345 -0.583957 -1.385541 3.237887 1.047515 3.678723 0.177111 0.557510 -0.496474 -4.044709 0.030546
wb_dma/wire_pointer0 1.116011 -1.152077 1.932790 -2.767466 0.440649 1.966365 -0.128560 -0.480290 0.974551 -1.036746 -0.736193 2.207255 -1.003104 0.358024 -2.010132 2.595574 1.334995 0.572985 1.606220 -1.809154
wb_dma/wire_pointer1 1.825464 -1.031142 0.195838 -1.776438 0.653299 1.456439 0.160374 0.641322 1.100175 -0.584325 -1.401224 1.868603 -0.925451 -0.892266 1.119313 2.536759 1.288199 -0.394577 2.122439 -0.827224
wb_dma/wire_mast0_err 1.220373 1.860912 -2.248744 0.123044 0.114800 1.754889 1.308813 2.754911 -0.909271 -0.721252 -1.202020 2.662731 0.287021 -2.974639 2.229960 1.238319 1.257046 -0.895781 3.027546 -2.211011
wb_dma_ch_rf/always_26 -0.621865 2.242569 -0.805682 0.256728 1.855538 -4.460639 -2.063268 -1.313532 -1.582184 -0.863012 -3.711324 1.245306 -1.554618 -1.532229 1.352544 -0.068794 0.092790 0.317048 -2.640233 0.971620
wb_dma_de/always_23/block_1/case_1/block_5 1.532400 5.068719 1.146146 -3.228338 4.473032 2.903266 2.417554 3.055552 0.466276 4.328272 -1.677383 0.455473 0.688039 2.024471 1.501763 -2.747272 -1.783746 0.149349 -4.752025 -0.548400
wb_dma_ch_sel/assign_144_req_p0/expr_1 -0.000989 2.583705 -0.597438 1.155067 -1.540705 -0.098324 -0.420808 0.395666 -0.799231 -0.504721 -1.887621 -2.288758 -2.113379 -1.408127 0.815858 0.641580 2.536291 -1.070065 3.040967 -0.850453
wb_dma_ch_rf/wire_ch_am0_we 1.530214 0.187333 -1.035903 1.670821 0.188063 1.917058 0.670638 0.440299 -0.164307 3.272040 0.855613 -1.123287 1.329389 0.945435 1.598810 -0.331055 -0.075888 -0.201750 -0.108341 0.611000
wb_dma_ch_rf/always_25 -1.056199 1.406297 -0.933309 -0.436639 1.942066 -2.337506 -0.953538 -0.950526 -0.926044 -1.487535 -0.211156 1.410692 0.054626 -0.286713 1.167519 0.932991 0.297544 2.346214 -2.732321 -0.896163
wb_dma/wire_dma_rest 1.246323 -0.136448 1.477660 -0.039784 -0.113972 0.047612 2.283334 -0.276960 0.061174 1.529781 -2.291303 0.517620 -0.607464 1.194829 0.420000 0.494193 -1.292390 -0.102945 -1.885690 0.117268
wb_dma_wb_mast/input_mast_adr -0.626347 -0.988489 -1.568542 2.287823 -0.899685 -1.183104 -1.638115 1.060425 -1.435088 -0.448155 -0.261031 -0.922095 2.531049 0.682269 -2.799562 -1.026025 -0.840315 0.368686 1.793602 -0.360035
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.665091 -1.799186 0.794000 -2.408292 -1.265115 0.866869 0.755651 -0.186279 -0.148461 -3.010000 -1.346909 1.578891 -0.693373 -0.634061 0.806578 2.027416 1.152358 -0.619788 0.194674 -1.107373
wb_dma_ch_sel/always_44/case_1 -1.496315 0.408117 -0.593139 -2.723382 -7.377796 -2.346226 3.941459 -2.390691 -0.402457 -4.176519 -2.033084 0.476493 2.496548 0.238242 2.185560 2.076481 1.006602 -1.250167 -1.093912 -0.257016
wb_dma/wire_ch0_am0 1.437577 0.186426 -0.975313 1.574112 0.150846 1.809802 0.624177 0.455816 -0.155593 3.093778 0.812348 -1.053041 1.282174 0.912154 1.508784 -0.314069 -0.103559 -0.188282 -0.125919 0.654210
wb_dma/wire_ch0_am1 -1.179398 1.922849 -1.427954 -0.510601 1.991612 -0.650934 -0.557844 -0.319975 0.509448 0.064739 0.658314 1.148279 0.374559 -0.984479 0.813110 1.483021 1.444279 2.185103 -0.095657 -1.350043
wb_dma_ch_rf/always_19/if_1 -0.338253 1.612008 1.873958 0.061599 0.309209 -0.991674 -0.527449 -1.576761 0.615065 0.879156 0.337680 -2.131931 -1.633749 0.168056 -0.282933 -2.241460 -0.463274 -0.330301 -2.138682 1.776088
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -0.771209 2.568363 -1.198745 -1.477497 -5.694870 -0.639385 4.289792 -1.384319 -1.028378 -1.179549 -0.593410 -1.470924 3.282743 1.093814 3.805963 0.088857 0.513476 -0.587512 -3.927525 -0.010345
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 2.463877 3.219115 0.688421 1.363947 -3.786021 4.714128 0.179024 1.114427 -2.158700 4.255098 -1.895229 -1.175732 0.958446 2.767309 1.059904 0.871742 2.762176 -1.340143 0.536502 2.504895
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -1.268218 -2.817667 -0.894912 0.620848 -1.111930 1.382585 -1.393200 -0.975017 -1.600700 0.916608 -1.362836 -1.013491 -1.462311 0.656301 -1.125102 1.723175 3.953137 -1.684930 -0.694324 1.845032
wb_dma_de/always_3/if_1 -2.129678 0.891055 -1.195705 0.652756 0.715799 -1.023852 -2.264563 -0.190440 -0.941633 -0.700293 0.859505 0.682846 2.666006 0.891709 -4.690132 0.520986 0.666391 3.166241 1.288061 -2.578134
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 0.116819 0.737737 0.412244 0.728250 0.783374 -0.315691 -0.219660 -0.042277 -1.149389 0.163714 0.969769 2.560577 0.381856 -1.117836 -0.806308 -2.092561 -1.784549 -0.319516 -1.403090 0.739625
wb_dma_ch_rf/assign_16_ch_adr1_we -1.270537 -0.338288 1.804010 0.609372 -1.355689 -0.459536 -1.743345 -1.679172 -1.689541 -0.992719 0.274782 0.180042 -0.589416 1.386887 -4.906438 -0.107997 0.313270 0.699680 0.505830 -0.822398
wb_dma_wb_if/wire_wbm_data_o -1.232959 -0.019635 -1.434365 0.350597 -1.598761 -0.940355 0.874321 1.581610 -1.059508 -0.239230 1.187483 -1.751141 2.865947 1.238602 -1.868411 -3.233793 -1.145052 0.666092 -0.536266 0.242154
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.917762 -0.297560 0.676253 -1.100507 1.360295 1.028656 -0.022845 0.533923 -0.035385 -0.434141 -0.466063 4.435967 -0.508083 -1.946863 0.356092 0.415248 -0.546535 -0.738339 0.585426 0.008992
wb_dma_ch_sel/always_2/stmt_1/expr_1 0.915167 1.981687 -1.496792 -0.801187 2.333940 3.519100 -0.501036 4.110073 -0.634127 -0.829358 -1.176600 -1.890245 -0.538574 -0.631874 -0.620676 0.791548 2.748278 0.944056 2.796757 -4.360071
wb_dma_ch_sel/always_48/case_1/stmt_1 -0.646439 -2.056370 -2.593087 -1.859226 -1.989888 -0.765944 1.237317 1.153878 -1.094341 -2.495298 -4.996447 0.899935 4.294925 1.978735 -3.137760 4.283247 1.991976 1.823034 0.805910 -4.462430
wb_dma_ch_sel/always_48/case_1/stmt_2 0.087145 0.700085 0.472941 0.738832 0.822211 -0.345214 -0.242909 -0.072443 -1.167084 0.167401 1.014473 2.631197 0.429249 -1.107385 -0.814374 -2.172679 -1.877822 -0.370878 -1.522100 0.817644
assert_wb_dma_ch_arb/input_grant0 0.086612 2.889214 -2.012095 0.184888 0.525795 1.996002 -0.534674 3.345742 -1.417006 -0.411946 -1.140701 -2.140741 1.011257 -0.380540 -0.345585 -0.683267 1.813705 0.313208 1.427128 -2.493725
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond 0.083795 0.780744 0.442553 0.803501 0.864084 -0.308297 -0.238696 -0.020625 -1.149558 0.161305 1.055024 2.664019 0.394483 -1.172722 -0.799755 -2.178457 -1.887165 -0.361565 -1.448156 0.771846
wb_dma_ch_pri_enc/wire_pri18_out 1.940200 -0.219285 0.686018 -1.032176 1.478213 1.093067 -0.046098 0.599563 -0.095591 -0.451670 -0.409614 4.608591 -0.455363 -2.066658 0.282208 0.294583 -0.658856 -0.747165 0.569506 -0.022748
wb_dma_ch_sel/assign_156_req_p0 0.108009 2.613470 -0.700714 1.156552 -1.518409 -0.059545 -0.436189 0.494251 -0.707363 -0.474134 -2.007478 -2.341170 -2.109349 -1.486593 0.921071 0.692467 2.638116 -1.133694 3.229143 -0.819713
wb_dma_ch_rf/reg_ch_err 1.208331 1.791078 -2.134342 0.119845 -0.028394 1.615131 1.385824 2.600919 -0.875419 -0.757943 -1.237314 2.799804 0.319937 -2.951115 2.269810 1.270808 1.102300 -0.965571 2.919312 -2.059019
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 0.853624 -0.758871 0.387352 -0.913165 1.859337 1.635450 -0.005375 0.883435 0.775293 -0.404782 -0.054561 0.106633 -1.530432 -0.294844 -0.306149 1.492584 1.043067 0.648095 1.520851 -1.968029
wb_dma_wb_slv/input_wb_addr_i -0.778960 2.343040 -0.180595 0.484895 -4.259818 -4.450227 -1.714043 0.203343 -2.404847 -1.458785 -3.044640 -0.238588 2.840161 0.676611 -0.745687 -4.349172 -3.597434 -2.610963 -3.600341 3.212047
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.137249 0.685291 0.450251 0.722433 0.825228 -0.322429 -0.190760 -0.055510 -1.097070 0.159674 1.000375 2.647075 0.371770 -1.117385 -0.791058 -2.057219 -1.848736 -0.329120 -1.382160 0.736968
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.053658 0.789981 0.420787 0.738930 0.759432 -0.356202 -0.203902 -0.014202 -1.185449 0.179590 0.959546 2.524704 0.477144 -1.108871 -0.787009 -2.161535 -1.810119 -0.322326 -1.510377 0.747597
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.057692 0.749445 0.446861 0.739213 0.812651 -0.370074 -0.239042 -0.091216 -1.167148 0.204772 1.023297 2.531859 0.409070 -1.076390 -0.822032 -2.156477 -1.826812 -0.355640 -1.502768 0.787544
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 1.707855 0.330334 -0.589507 -2.325816 2.888326 1.760780 -2.624400 2.579781 1.126540 0.321580 -2.911549 -3.254673 -0.931416 -0.189979 0.311508 -0.520236 2.476616 -1.045728 0.354089 0.313583
