Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Dec 18 13:21:17 2018
| Host         : DESKTOP-GI6NB51 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.293        0.000                      0                 4085        0.030        0.000                      0                 4085        4.020        0.000                       0                  1820  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.293        0.000                      0                 4085        0.030        0.000                      0                 4085        4.020        0.000                       0                  1820  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 design_1_i/digrec/U0/exitcond2_reg_515_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_6/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 2.182ns (32.813%)  route 4.468ns (67.187%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        1.714     3.022    design_1_i/digrec/U0/ap_clk
    SLICE_X2Y28          FDRE                                         r  design_1_i/digrec/U0/exitcond2_reg_515_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.419     3.441 f  design_1_i/digrec/U0/exitcond2_reg_515_reg[0]/Q
                         net (fo=19, routed)          1.060     4.501    design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_inputData/exitcond2_reg_515_reg[0]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.325     4.826 r  design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_inputData/i_reg_212[9]_i_2/O
                         net (fo=44, routed)          0.753     5.579    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/i_phi_fu_216_p41
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.326     5.905 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_19/O
                         net (fo=1, routed)           0.000     5.905    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_19_n_4
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.455 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.455    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_5_n_4
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.569 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.569    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_4_n_4
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.683 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.683    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_3_n_4
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.017 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_2/O[1]
                         net (fo=32, routed)          2.655     9.672    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_2_n_10
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_6/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        1.542    12.734    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/ap_clk
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_6/CLKARDCLK
                         clock pessimism              0.130    12.864    
                         clock uncertainty           -0.154    12.710    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    11.965    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_6
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 design_1_i/digrec/U0/exitcond2_reg_515_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 2.047ns (30.887%)  route 4.580ns (69.113%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        1.714     3.022    design_1_i/digrec/U0/ap_clk
    SLICE_X2Y28          FDRE                                         r  design_1_i/digrec/U0/exitcond2_reg_515_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.419     3.441 f  design_1_i/digrec/U0/exitcond2_reg_515_reg[0]/Q
                         net (fo=19, routed)          1.060     4.501    design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_inputData/exitcond2_reg_515_reg[0]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.325     4.826 r  design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_inputData/i_reg_212[9]_i_2/O
                         net (fo=44, routed)          0.753     5.579    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/i_phi_fu_216_p41
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.326     5.905 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_19/O
                         net (fo=1, routed)           0.000     5.905    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_19_n_4
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.455 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.455    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_5_n_4
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.569 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.569    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_4_n_4
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.882 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_3/O[3]
                         net (fo=32, routed)          2.768     9.649    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_3_n_8
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        1.542    12.734    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/ap_clk
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0/CLKARDCLK
                         clock pessimism              0.130    12.864    
                         clock uncertainty           -0.154    12.710    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.748    11.962    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0
  -------------------------------------------------------------------
                         required time                         11.962    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 design_1_i/digrec/U0/exitcond2_reg_515_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 1.973ns (29.928%)  route 4.619ns (70.072%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        1.714     3.022    design_1_i/digrec/U0/ap_clk
    SLICE_X2Y28          FDRE                                         r  design_1_i/digrec/U0/exitcond2_reg_515_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.419     3.441 f  design_1_i/digrec/U0/exitcond2_reg_515_reg[0]/Q
                         net (fo=19, routed)          1.060     4.501    design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_inputData/exitcond2_reg_515_reg[0]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.325     4.826 r  design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_inputData/i_reg_212[9]_i_2/O
                         net (fo=44, routed)          0.753     5.579    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/i_phi_fu_216_p41
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.326     5.905 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_19/O
                         net (fo=1, routed)           0.000     5.905    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_19_n_4
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.455 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.455    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_5_n_4
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.569 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.569    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_4_n_4
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.808 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_3/O[2]
                         net (fo=32, routed)          2.807     9.614    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_3_n_9
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        1.542    12.734    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/ap_clk
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0/CLKARDCLK
                         clock pessimism              0.130    12.864    
                         clock uncertainty           -0.154    12.710    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.744    11.966    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0
  -------------------------------------------------------------------
                         required time                         11.966    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  2.351    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 design_1_i/digrec/U0/exitcond2_reg_515_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_27/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 2.068ns (31.618%)  route 4.473ns (68.382%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        1.714     3.022    design_1_i/digrec/U0/ap_clk
    SLICE_X2Y28          FDRE                                         r  design_1_i/digrec/U0/exitcond2_reg_515_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.419     3.441 f  design_1_i/digrec/U0/exitcond2_reg_515_reg[0]/Q
                         net (fo=19, routed)          1.060     4.501    design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_inputData/exitcond2_reg_515_reg[0]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.325     4.826 r  design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_inputData/i_reg_212[9]_i_2/O
                         net (fo=44, routed)          0.753     5.579    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/i_phi_fu_216_p41
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.326     5.905 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_19/O
                         net (fo=1, routed)           0.000     5.905    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_19_n_4
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.455 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.455    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_5_n_4
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.569 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.569    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_4_n_4
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.903 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_3/O[1]
                         net (fo=32, routed)          2.660     9.563    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_3_n_10
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_27/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        1.532    12.724    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_27/CLKARDCLK
                         clock pessimism              0.116    12.840    
                         clock uncertainty           -0.154    12.686    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.745    11.941    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_27
  -------------------------------------------------------------------
                         required time                         11.941    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 design_1_i/digrec/U0/exitcond2_reg_515_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_27/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 2.070ns (31.874%)  route 4.424ns (68.126%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        1.714     3.022    design_1_i/digrec/U0/ap_clk
    SLICE_X2Y28          FDRE                                         r  design_1_i/digrec/U0/exitcond2_reg_515_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.419     3.441 f  design_1_i/digrec/U0/exitcond2_reg_515_reg[0]/Q
                         net (fo=19, routed)          1.060     4.501    design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_inputData/exitcond2_reg_515_reg[0]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.325     4.826 r  design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_inputData/i_reg_212[9]_i_2/O
                         net (fo=44, routed)          0.753     5.579    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/i_phi_fu_216_p41
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.326     5.905 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_19/O
                         net (fo=1, routed)           0.000     5.905    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_19_n_4
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.455 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.455    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_5_n_4
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.569 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.569    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_4_n_4
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.683 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.683    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_3_n_4
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.905 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_2/O[0]
                         net (fo=32, routed)          2.611     9.516    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_2_n_11
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_27/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        1.532    12.724    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_27/CLKARDCLK
                         clock pessimism              0.116    12.840    
                         clock uncertainty           -0.154    12.686    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.741    11.945    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_27
  -------------------------------------------------------------------
                         required time                         11.945    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.445ns  (required time - arrival time)
  Source:                 design_1_i/digrec/U0/exitcond2_reg_515_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_21/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.495ns  (logic 1.973ns (30.376%)  route 4.522ns (69.624%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        1.714     3.022    design_1_i/digrec/U0/ap_clk
    SLICE_X2Y28          FDRE                                         r  design_1_i/digrec/U0/exitcond2_reg_515_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.419     3.441 f  design_1_i/digrec/U0/exitcond2_reg_515_reg[0]/Q
                         net (fo=19, routed)          1.060     4.501    design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_inputData/exitcond2_reg_515_reg[0]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.325     4.826 r  design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_inputData/i_reg_212[9]_i_2/O
                         net (fo=44, routed)          0.753     5.579    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/i_phi_fu_216_p41
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.326     5.905 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_19/O
                         net (fo=1, routed)           0.000     5.905    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_19_n_4
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.455 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.455    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_5_n_4
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.569 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.569    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_4_n_4
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.808 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_3/O[2]
                         net (fo=32, routed)          2.709     9.517    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_3_n_9
    RAMB36_X2Y2          RAMB36E1                                     r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_21/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        1.538    12.730    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/ap_clk
    RAMB36_X2Y2          RAMB36E1                                     r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_21/CLKARDCLK
                         clock pessimism              0.130    12.860    
                         clock uncertainty           -0.154    12.706    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.744    11.962    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_21
  -------------------------------------------------------------------
                         required time                         11.962    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  2.445    

Slack (MET) :             2.466ns  (required time - arrival time)
  Source:                 design_1_i/digrec/U0/exitcond2_reg_515_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_27/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 1.973ns (30.568%)  route 4.482ns (69.432%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        1.714     3.022    design_1_i/digrec/U0/ap_clk
    SLICE_X2Y28          FDRE                                         r  design_1_i/digrec/U0/exitcond2_reg_515_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.419     3.441 f  design_1_i/digrec/U0/exitcond2_reg_515_reg[0]/Q
                         net (fo=19, routed)          1.060     4.501    design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_inputData/exitcond2_reg_515_reg[0]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.325     4.826 r  design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_inputData/i_reg_212[9]_i_2/O
                         net (fo=44, routed)          0.753     5.579    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/i_phi_fu_216_p41
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.326     5.905 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_19/O
                         net (fo=1, routed)           0.000     5.905    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_19_n_4
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.455 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.455    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_5_n_4
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.569 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.569    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_4_n_4
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.808 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_3/O[2]
                         net (fo=32, routed)          2.669     9.477    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_3_n_9
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_27/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        1.532    12.724    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_27/CLKARDCLK
                         clock pessimism              0.116    12.840    
                         clock uncertainty           -0.154    12.686    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.744    11.942    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_27
  -------------------------------------------------------------------
                         required time                         11.942    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                  2.466    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 design_1_i/digrec/U0/exitcond2_reg_515_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_30/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.441ns  (logic 1.933ns (30.012%)  route 4.508ns (69.988%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        1.714     3.022    design_1_i/digrec/U0/ap_clk
    SLICE_X2Y28          FDRE                                         r  design_1_i/digrec/U0/exitcond2_reg_515_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.419     3.441 f  design_1_i/digrec/U0/exitcond2_reg_515_reg[0]/Q
                         net (fo=19, routed)          1.060     4.501    design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_inputData/exitcond2_reg_515_reg[0]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.325     4.826 r  design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_inputData/i_reg_212[9]_i_2/O
                         net (fo=44, routed)          0.753     5.579    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/i_phi_fu_216_p41
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.326     5.905 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_19/O
                         net (fo=1, routed)           0.000     5.905    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_19_n_4
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.455 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.455    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_5_n_4
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.768 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_4/O[3]
                         net (fo=32, routed)          2.695     9.463    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_4_n_8
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_30/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        1.530    12.722    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/ap_clk
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_30/CLKARDCLK
                         clock pessimism              0.116    12.838    
                         clock uncertainty           -0.154    12.684    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.748    11.936    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_30
  -------------------------------------------------------------------
                         required time                         11.936    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.474ns  (required time - arrival time)
  Source:                 design_1_i/digrec/U0/exitcond2_reg_515_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 2.182ns (33.730%)  route 4.287ns (66.270%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        1.714     3.022    design_1_i/digrec/U0/ap_clk
    SLICE_X2Y28          FDRE                                         r  design_1_i/digrec/U0/exitcond2_reg_515_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.419     3.441 f  design_1_i/digrec/U0/exitcond2_reg_515_reg[0]/Q
                         net (fo=19, routed)          1.060     4.501    design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_inputData/exitcond2_reg_515_reg[0]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.325     4.826 r  design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_inputData/i_reg_212[9]_i_2/O
                         net (fo=44, routed)          0.753     5.579    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/i_phi_fu_216_p41
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.326     5.905 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_19/O
                         net (fo=1, routed)           0.000     5.905    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_19_n_4
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.455 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.455    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_5_n_4
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.569 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.569    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_4_n_4
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.683 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.683    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_3_n_4
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.017 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_2/O[1]
                         net (fo=32, routed)          2.474     9.491    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_2_n_10
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        1.542    12.734    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/ap_clk
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0/CLKARDCLK
                         clock pessimism              0.130    12.864    
                         clock uncertainty           -0.154    12.710    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    11.965    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  2.474    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 design_1_i/digrec/U0/exitcond2_reg_515_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_21/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.452ns  (logic 2.047ns (31.726%)  route 4.405ns (68.274%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        1.714     3.022    design_1_i/digrec/U0/ap_clk
    SLICE_X2Y28          FDRE                                         r  design_1_i/digrec/U0/exitcond2_reg_515_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.419     3.441 f  design_1_i/digrec/U0/exitcond2_reg_515_reg[0]/Q
                         net (fo=19, routed)          1.060     4.501    design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_inputData/exitcond2_reg_515_reg[0]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.325     4.826 r  design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_inputData/i_reg_212[9]_i_2/O
                         net (fo=44, routed)          0.753     5.579    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/i_phi_fu_216_p41
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.326     5.905 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_19/O
                         net (fo=1, routed)           0.000     5.905    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_19_n_4
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.455 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.455    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_5_n_4
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.569 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.569    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_4_n_4
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.882 r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_3/O[3]
                         net (fo=32, routed)          2.592     9.474    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_0_i_3_n_8
    RAMB36_X2Y2          RAMB36E1                                     r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_21/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        1.538    12.730    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/ap_clk
    RAMB36_X2Y2          RAMB36E1                                     r  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_21/CLKARDCLK
                         clock pessimism              0.130    12.860    
                         clock uncertainty           -0.154    12.706    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.748    11.958    design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_21
  -------------------------------------------------------------------
                         required time                         11.958    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  2.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.226ns (58.000%)  route 0.164ns (42.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        0.586     0.927    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[55]/Q
                         net (fo=1, routed)           0.164     1.218    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[55]
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.098     1.316 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[55]_i_1/O
                         net (fo=1, routed)           0.000     1.316    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[55]
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[55]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.092     1.286    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/digrec/U0/sum3_reg_256_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_output_r/gen_write[1].mem_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.117%)  route 0.118ns (41.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        0.557     0.898    design_1_i/digrec/U0/ap_clk
    SLICE_X6Y29          FDRE                                         r  design_1_i/digrec/U0/sum3_reg_256_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.164     1.062 r  design_1_i/digrec/U0/sum3_reg_256_reg[16]/Q
                         net (fo=2, routed)           0.118     1.180    design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_output_r/sum3_reg_256_reg[31][16]
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_output_r/gen_write[1].mem_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        0.869     1.239    design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_output_r/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_output_r/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism             -0.281     0.958    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.155     1.113    design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_output_r/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        0.565     0.906    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y42         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.056     1.102    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X10Y42         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        0.833     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y42         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X10Y42         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.036    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/digrec/U0/sum3_reg_256_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_output_r/gen_write[1].mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.751%)  route 0.120ns (42.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        0.557     0.898    design_1_i/digrec/U0/ap_clk
    SLICE_X6Y29          FDRE                                         r  design_1_i/digrec/U0/sum3_reg_256_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.164     1.062 r  design_1_i/digrec/U0/sum3_reg_256_reg[4]/Q
                         net (fo=2, routed)           0.120     1.181    design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_output_r/sum3_reg_256_reg[31][4]
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_output_r/gen_write[1].mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        0.869     1.239    design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_output_r/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_output_r/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism             -0.281     0.958    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.113    design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_output_r/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/digrec/U0/sum3_reg_256_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_output_r/gen_write[1].mem_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.708%)  route 0.120ns (42.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        0.558     0.899    design_1_i/digrec/U0/ap_clk
    SLICE_X6Y30          FDRE                                         r  design_1_i/digrec/U0/sum3_reg_256_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_1_i/digrec/U0/sum3_reg_256_reg[26]/Q
                         net (fo=2, routed)           0.120     1.183    design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_output_r/sum3_reg_256_reg[31][26]
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_output_r/gen_write[1].mem_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        0.869     1.239    design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_output_r/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_output_r/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism             -0.281     0.958    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.155     1.113    design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_output_r/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.640%)  route 0.203ns (61.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        0.586     0.927    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.203     1.258    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][24]
    SLICE_X3Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)        -0.006     1.188    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.155     1.220    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X4Y52          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y52          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.282     0.941    
    SLICE_X4Y52          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.124    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        0.565     0.906    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y42         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.128     1.034 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.117     1.150    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X12Y41         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        0.833     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y41         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.281     0.922    
    SLICE_X12Y41         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.051    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.119%)  route 0.245ns (59.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X4Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.245     1.333    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.119%)  route 0.245ns (59.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X4Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.245     1.333    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1824, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7   design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_inputData/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7   design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_inputData/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6   design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_output_r/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6   design_1_i/digrec/U0/digitRecognizer_digrec_io_s_axi_U/int_output_r/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3   design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_19/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_30/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_31/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_20/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   design_1_i/digrec/U0/inputToHiddenWeights_U/digitRecognizer_ibkb_rom_U/q0_reg_0_4/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y48   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y49   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y49   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y52   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y52   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y52   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y52   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y52   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y52   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y52   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X0Y28   design_1_i/digrec/U0/ap_CS_fsm_reg[6]_srl2___ap_CS_fsm_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y37  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X16Y39  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y41  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y41  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK



