0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/anags/OneDrive/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_puerto_serie_time_impl.v,1645443232,verilog,,,,glbl;puerto_serie;receptor;transmisor,,,,,,,,
C:/Users/anags/OneDrive/Desktop/project_1/project_1.srcs/sim_1/new/tb.vhd,1645440584,vhdl,,,,tb_puerto_serie,,,,,,,,
