#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000019d7c32b990 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 32;
 .timescale 0 0;
v0000019d7c369200_0 .net "PC", 31 0, v0000019d7c363110_0;  1 drivers
v0000019d7c369b60_0 .var "clk", 0 0;
v0000019d7c369ac0_0 .net "clkout", 0 0, L_0000019d7c3a1bd0;  1 drivers
v0000019d7c368e40_0 .net "cycles_consumed", 31 0, v0000019d7c368620_0;  1 drivers
v0000019d7c3693e0_0 .var "rst", 0 0;
S_0000019d7c32bcb0 .scope module, "cpu" "SC_CPU" 2 38, 3 1 0, S_0000019d7c32b990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000019d7c340ae0 .param/l "RType" 0 4 2, C4<000000>;
P_0000019d7c340b18 .param/l "add" 0 4 5, C4<100000>;
P_0000019d7c340b50 .param/l "addi" 0 4 8, C4<001000>;
P_0000019d7c340b88 .param/l "addu" 0 4 5, C4<100001>;
P_0000019d7c340bc0 .param/l "and_" 0 4 5, C4<100100>;
P_0000019d7c340bf8 .param/l "andi" 0 4 8, C4<001100>;
P_0000019d7c340c30 .param/l "beq" 0 4 10, C4<000100>;
P_0000019d7c340c68 .param/l "bne" 0 4 10, C4<000101>;
P_0000019d7c340ca0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000019d7c340cd8 .param/l "j" 0 4 12, C4<000010>;
P_0000019d7c340d10 .param/l "jal" 0 4 12, C4<000011>;
P_0000019d7c340d48 .param/l "jr" 0 4 6, C4<001000>;
P_0000019d7c340d80 .param/l "lw" 0 4 8, C4<100011>;
P_0000019d7c340db8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000019d7c340df0 .param/l "or_" 0 4 5, C4<100101>;
P_0000019d7c340e28 .param/l "ori" 0 4 8, C4<001101>;
P_0000019d7c340e60 .param/l "sgt" 0 4 6, C4<101011>;
P_0000019d7c340e98 .param/l "sll" 0 4 6, C4<000000>;
P_0000019d7c340ed0 .param/l "slt" 0 4 5, C4<101010>;
P_0000019d7c340f08 .param/l "slti" 0 4 8, C4<101010>;
P_0000019d7c340f40 .param/l "srl" 0 4 6, C4<000010>;
P_0000019d7c340f78 .param/l "sub" 0 4 5, C4<100010>;
P_0000019d7c340fb0 .param/l "subu" 0 4 5, C4<100011>;
P_0000019d7c340fe8 .param/l "sw" 0 4 8, C4<101011>;
P_0000019d7c341020 .param/l "xor_" 0 4 5, C4<100110>;
P_0000019d7c341058 .param/l "xori" 0 4 8, C4<001110>;
L_0000019d7c3a1a10 .functor NOT 1, v0000019d7c3693e0_0, C4<0>, C4<0>, C4<0>;
L_0000019d7c3a17e0 .functor NOT 1, v0000019d7c3693e0_0, C4<0>, C4<0>, C4<0>;
L_0000019d7c3a11c0 .functor NOT 1, v0000019d7c3693e0_0, C4<0>, C4<0>, C4<0>;
L_0000019d7c3a1d90 .functor NOT 1, v0000019d7c3693e0_0, C4<0>, C4<0>, C4<0>;
L_0000019d7c3a1b60 .functor NOT 1, v0000019d7c3693e0_0, C4<0>, C4<0>, C4<0>;
L_0000019d7c3a1a80 .functor NOT 1, v0000019d7c3693e0_0, C4<0>, C4<0>, C4<0>;
L_0000019d7c3a1070 .functor NOT 1, v0000019d7c3693e0_0, C4<0>, C4<0>, C4<0>;
L_0000019d7c3a14d0 .functor NOT 1, v0000019d7c3693e0_0, C4<0>, C4<0>, C4<0>;
L_0000019d7c3a1bd0 .functor OR 1, v0000019d7c369b60_0, v0000019d7c3362e0_0, C4<0>, C4<0>;
L_0000019d7c3a1c40 .functor OR 1, L_0000019d7c3eb190, L_0000019d7c3ebcd0, C4<0>, C4<0>;
L_0000019d7c3a1380 .functor AND 1, L_0000019d7c3ea1f0, L_0000019d7c3eb690, C4<1>, C4<1>;
L_0000019d7c3a1700 .functor NOT 1, v0000019d7c3693e0_0, C4<0>, C4<0>, C4<0>;
L_0000019d7c3a15b0 .functor OR 1, L_0000019d7c3ea330, L_0000019d7c3ead30, C4<0>, C4<0>;
L_0000019d7c3a1620 .functor OR 1, L_0000019d7c3a15b0, L_0000019d7c3ebb90, C4<0>, C4<0>;
L_0000019d7c3a1850 .functor OR 1, L_0000019d7c3eb370, L_0000019d7c3fc530, C4<0>, C4<0>;
L_0000019d7c3a1d20 .functor AND 1, L_0000019d7c3eb2d0, L_0000019d7c3a1850, C4<1>, C4<1>;
L_0000019d7c3a1150 .functor OR 1, L_0000019d7c3fcdf0, L_0000019d7c3fd4d0, C4<0>, C4<0>;
L_0000019d7c3a1770 .functor AND 1, L_0000019d7c3fd6b0, L_0000019d7c3a1150, C4<1>, C4<1>;
L_0000019d7c3a1000 .functor NOT 1, L_0000019d7c3a1bd0, C4<0>, C4<0>, C4<0>;
v0000019d7c363430_0 .net "ALUOp", 3 0, v0000019d7c335840_0;  1 drivers
v0000019d7c3634d0_0 .net "ALUResult", 31 0, v0000019d7c3620d0_0;  1 drivers
v0000019d7c363570_0 .net "ALUSrc", 0 0, v0000019d7c336060_0;  1 drivers
v0000019d7c365280_0 .net "ALUin2", 31 0, L_0000019d7c3fbf90;  1 drivers
v0000019d7c365d20_0 .net "MemReadEn", 0 0, v0000019d7c334bc0_0;  1 drivers
v0000019d7c3656e0_0 .net "MemWriteEn", 0 0, v0000019d7c334d00_0;  1 drivers
v0000019d7c366040_0 .net "MemtoReg", 0 0, v0000019d7c336100_0;  1 drivers
v0000019d7c364880_0 .net "PC", 31 0, v0000019d7c363110_0;  alias, 1 drivers
v0000019d7c365780_0 .net "PCPlus1", 31 0, L_0000019d7c3ea650;  1 drivers
v0000019d7c364ba0_0 .net "PCsrc", 0 0, v0000019d7c362350_0;  1 drivers
v0000019d7c365e60_0 .net "RegDst", 0 0, v0000019d7c335160_0;  1 drivers
v0000019d7c365820_0 .net "RegWriteEn", 0 0, v0000019d7c3361a0_0;  1 drivers
v0000019d7c364ce0_0 .net "WriteRegister", 4 0, L_0000019d7c3ea010;  1 drivers
v0000019d7c3642e0_0 .net *"_ivl_0", 0 0, L_0000019d7c3a1a10;  1 drivers
L_0000019d7c3a1ec0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000019d7c365320_0 .net/2u *"_ivl_10", 4 0, L_0000019d7c3a1ec0;  1 drivers
L_0000019d7c3a22b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019d7c365640_0 .net *"_ivl_101", 15 0, L_0000019d7c3a22b0;  1 drivers
v0000019d7c365b40_0 .net *"_ivl_102", 31 0, L_0000019d7c3ea8d0;  1 drivers
L_0000019d7c3a22f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019d7c364d80_0 .net *"_ivl_105", 25 0, L_0000019d7c3a22f8;  1 drivers
L_0000019d7c3a2340 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019d7c364b00_0 .net/2u *"_ivl_106", 31 0, L_0000019d7c3a2340;  1 drivers
v0000019d7c365f00_0 .net *"_ivl_108", 0 0, L_0000019d7c3ea1f0;  1 drivers
L_0000019d7c3a2388 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000019d7c365960_0 .net/2u *"_ivl_110", 5 0, L_0000019d7c3a2388;  1 drivers
v0000019d7c365dc0_0 .net *"_ivl_112", 0 0, L_0000019d7c3eb690;  1 drivers
v0000019d7c3650a0_0 .net *"_ivl_115", 0 0, L_0000019d7c3a1380;  1 drivers
v0000019d7c364380_0 .net *"_ivl_116", 47 0, L_0000019d7c3eba50;  1 drivers
L_0000019d7c3a23d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019d7c364e20_0 .net *"_ivl_119", 15 0, L_0000019d7c3a23d0;  1 drivers
L_0000019d7c3a1f08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000019d7c365fa0_0 .net/2u *"_ivl_12", 5 0, L_0000019d7c3a1f08;  1 drivers
v0000019d7c364c40_0 .net *"_ivl_120", 47 0, L_0000019d7c3eb870;  1 drivers
L_0000019d7c3a2418 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019d7c365460_0 .net *"_ivl_123", 15 0, L_0000019d7c3a2418;  1 drivers
v0000019d7c364920_0 .net *"_ivl_125", 0 0, L_0000019d7c3ea5b0;  1 drivers
v0000019d7c364ec0_0 .net *"_ivl_126", 31 0, L_0000019d7c3e9ed0;  1 drivers
v0000019d7c3644c0_0 .net *"_ivl_128", 47 0, L_0000019d7c3ea290;  1 drivers
v0000019d7c3653c0_0 .net *"_ivl_130", 47 0, L_0000019d7c3e9f70;  1 drivers
v0000019d7c364420_0 .net *"_ivl_132", 47 0, L_0000019d7c3eb230;  1 drivers
v0000019d7c365500_0 .net *"_ivl_134", 47 0, L_0000019d7c3eb7d0;  1 drivers
v0000019d7c364f60_0 .net *"_ivl_14", 0 0, L_0000019d7c369700;  1 drivers
v0000019d7c365140_0 .net *"_ivl_140", 0 0, L_0000019d7c3a1700;  1 drivers
L_0000019d7c3a24a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019d7c364a60_0 .net/2u *"_ivl_142", 31 0, L_0000019d7c3a24a8;  1 drivers
L_0000019d7c3a2580 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000019d7c3658c0_0 .net/2u *"_ivl_146", 5 0, L_0000019d7c3a2580;  1 drivers
v0000019d7c3655a0_0 .net *"_ivl_148", 0 0, L_0000019d7c3ea330;  1 drivers
L_0000019d7c3a25c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000019d7c3660e0_0 .net/2u *"_ivl_150", 5 0, L_0000019d7c3a25c8;  1 drivers
v0000019d7c365be0_0 .net *"_ivl_152", 0 0, L_0000019d7c3ead30;  1 drivers
v0000019d7c365000_0 .net *"_ivl_155", 0 0, L_0000019d7c3a15b0;  1 drivers
L_0000019d7c3a2610 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000019d7c365a00_0 .net/2u *"_ivl_156", 5 0, L_0000019d7c3a2610;  1 drivers
v0000019d7c3651e0_0 .net *"_ivl_158", 0 0, L_0000019d7c3ebb90;  1 drivers
L_0000019d7c3a1f50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000019d7c366180_0 .net/2u *"_ivl_16", 4 0, L_0000019d7c3a1f50;  1 drivers
v0000019d7c365aa0_0 .net *"_ivl_161", 0 0, L_0000019d7c3a1620;  1 drivers
L_0000019d7c3a2658 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019d7c365c80_0 .net/2u *"_ivl_162", 15 0, L_0000019d7c3a2658;  1 drivers
v0000019d7c364560_0 .net *"_ivl_164", 31 0, L_0000019d7c3eadd0;  1 drivers
v0000019d7c364600_0 .net *"_ivl_167", 0 0, L_0000019d7c3ea830;  1 drivers
v0000019d7c3646a0_0 .net *"_ivl_168", 15 0, L_0000019d7c3ebd70;  1 drivers
v0000019d7c364740_0 .net *"_ivl_170", 31 0, L_0000019d7c3ea0b0;  1 drivers
v0000019d7c3647e0_0 .net *"_ivl_174", 31 0, L_0000019d7c3ea3d0;  1 drivers
L_0000019d7c3a26a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019d7c3649c0_0 .net *"_ivl_177", 25 0, L_0000019d7c3a26a0;  1 drivers
L_0000019d7c3a26e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019d7c366ed0_0 .net/2u *"_ivl_178", 31 0, L_0000019d7c3a26e8;  1 drivers
v0000019d7c3680f0_0 .net *"_ivl_180", 0 0, L_0000019d7c3eb2d0;  1 drivers
L_0000019d7c3a2730 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000019d7c3671f0_0 .net/2u *"_ivl_182", 5 0, L_0000019d7c3a2730;  1 drivers
v0000019d7c367bf0_0 .net *"_ivl_184", 0 0, L_0000019d7c3eb370;  1 drivers
L_0000019d7c3a2778 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000019d7c366570_0 .net/2u *"_ivl_186", 5 0, L_0000019d7c3a2778;  1 drivers
v0000019d7c367dd0_0 .net *"_ivl_188", 0 0, L_0000019d7c3fc530;  1 drivers
v0000019d7c367830_0 .net *"_ivl_19", 4 0, L_0000019d7c369c00;  1 drivers
v0000019d7c366890_0 .net *"_ivl_191", 0 0, L_0000019d7c3a1850;  1 drivers
v0000019d7c366930_0 .net *"_ivl_193", 0 0, L_0000019d7c3a1d20;  1 drivers
L_0000019d7c3a27c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000019d7c368190_0 .net/2u *"_ivl_194", 5 0, L_0000019d7c3a27c0;  1 drivers
v0000019d7c3675b0_0 .net *"_ivl_196", 0 0, L_0000019d7c3fd750;  1 drivers
L_0000019d7c3a2808 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000019d7c3669d0_0 .net/2u *"_ivl_198", 31 0, L_0000019d7c3a2808;  1 drivers
L_0000019d7c3a1e78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000019d7c366f70_0 .net/2u *"_ivl_2", 5 0, L_0000019d7c3a1e78;  1 drivers
v0000019d7c3662f0_0 .net *"_ivl_20", 4 0, L_0000019d7c3683a0;  1 drivers
v0000019d7c367f10_0 .net *"_ivl_200", 31 0, L_0000019d7c3fcc10;  1 drivers
v0000019d7c367a10_0 .net *"_ivl_204", 31 0, L_0000019d7c3fd110;  1 drivers
L_0000019d7c3a2850 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019d7c366430_0 .net *"_ivl_207", 25 0, L_0000019d7c3a2850;  1 drivers
L_0000019d7c3a2898 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019d7c366390_0 .net/2u *"_ivl_208", 31 0, L_0000019d7c3a2898;  1 drivers
v0000019d7c368050_0 .net *"_ivl_210", 0 0, L_0000019d7c3fd6b0;  1 drivers
L_0000019d7c3a28e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000019d7c3664d0_0 .net/2u *"_ivl_212", 5 0, L_0000019d7c3a28e0;  1 drivers
v0000019d7c366610_0 .net *"_ivl_214", 0 0, L_0000019d7c3fcdf0;  1 drivers
L_0000019d7c3a2928 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000019d7c367010_0 .net/2u *"_ivl_216", 5 0, L_0000019d7c3a2928;  1 drivers
v0000019d7c3667f0_0 .net *"_ivl_218", 0 0, L_0000019d7c3fd4d0;  1 drivers
v0000019d7c366c50_0 .net *"_ivl_221", 0 0, L_0000019d7c3a1150;  1 drivers
v0000019d7c367fb0_0 .net *"_ivl_223", 0 0, L_0000019d7c3a1770;  1 drivers
L_0000019d7c3a2970 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000019d7c3666b0_0 .net/2u *"_ivl_224", 5 0, L_0000019d7c3a2970;  1 drivers
v0000019d7c366750_0 .net *"_ivl_226", 0 0, L_0000019d7c3fca30;  1 drivers
v0000019d7c366a70_0 .net *"_ivl_228", 31 0, L_0000019d7c3fce90;  1 drivers
v0000019d7c366cf0_0 .net *"_ivl_24", 0 0, L_0000019d7c3a11c0;  1 drivers
L_0000019d7c3a1f98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000019d7c366b10_0 .net/2u *"_ivl_26", 4 0, L_0000019d7c3a1f98;  1 drivers
v0000019d7c366bb0_0 .net *"_ivl_29", 4 0, L_0000019d7c3697a0;  1 drivers
v0000019d7c367290_0 .net *"_ivl_32", 0 0, L_0000019d7c3a1d90;  1 drivers
L_0000019d7c3a1fe0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000019d7c367330_0 .net/2u *"_ivl_34", 4 0, L_0000019d7c3a1fe0;  1 drivers
v0000019d7c366d90_0 .net *"_ivl_37", 4 0, L_0000019d7c368800;  1 drivers
v0000019d7c366e30_0 .net *"_ivl_40", 0 0, L_0000019d7c3a1b60;  1 drivers
L_0000019d7c3a2028 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019d7c367e70_0 .net/2u *"_ivl_42", 15 0, L_0000019d7c3a2028;  1 drivers
v0000019d7c3670b0_0 .net *"_ivl_45", 15 0, L_0000019d7c3eb050;  1 drivers
v0000019d7c367b50_0 .net *"_ivl_48", 0 0, L_0000019d7c3a1a80;  1 drivers
v0000019d7c367150_0 .net *"_ivl_5", 5 0, L_0000019d7c369660;  1 drivers
L_0000019d7c3a2070 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019d7c3673d0_0 .net/2u *"_ivl_50", 36 0, L_0000019d7c3a2070;  1 drivers
L_0000019d7c3a20b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019d7c367470_0 .net/2u *"_ivl_52", 31 0, L_0000019d7c3a20b8;  1 drivers
v0000019d7c367510_0 .net *"_ivl_55", 4 0, L_0000019d7c3ea470;  1 drivers
v0000019d7c367650_0 .net *"_ivl_56", 36 0, L_0000019d7c3ea150;  1 drivers
v0000019d7c3676f0_0 .net *"_ivl_58", 36 0, L_0000019d7c3ebc30;  1 drivers
v0000019d7c367790_0 .net *"_ivl_62", 0 0, L_0000019d7c3a1070;  1 drivers
L_0000019d7c3a2100 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000019d7c3678d0_0 .net/2u *"_ivl_64", 5 0, L_0000019d7c3a2100;  1 drivers
v0000019d7c367970_0 .net *"_ivl_67", 5 0, L_0000019d7c3eb0f0;  1 drivers
v0000019d7c367ab0_0 .net *"_ivl_70", 0 0, L_0000019d7c3a14d0;  1 drivers
L_0000019d7c3a2148 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019d7c367c90_0 .net/2u *"_ivl_72", 57 0, L_0000019d7c3a2148;  1 drivers
L_0000019d7c3a2190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019d7c367d30_0 .net/2u *"_ivl_74", 31 0, L_0000019d7c3a2190;  1 drivers
v0000019d7c3698e0_0 .net *"_ivl_77", 25 0, L_0000019d7c3eab50;  1 drivers
v0000019d7c368440_0 .net *"_ivl_78", 57 0, L_0000019d7c3eaf10;  1 drivers
v0000019d7c368a80_0 .net *"_ivl_8", 0 0, L_0000019d7c3a17e0;  1 drivers
v0000019d7c3692a0_0 .net *"_ivl_80", 57 0, L_0000019d7c3ea510;  1 drivers
L_0000019d7c3a21d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000019d7c369480_0 .net/2u *"_ivl_84", 31 0, L_0000019d7c3a21d8;  1 drivers
L_0000019d7c3a2220 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000019d7c369f20_0 .net/2u *"_ivl_88", 5 0, L_0000019d7c3a2220;  1 drivers
v0000019d7c3688a0_0 .net *"_ivl_90", 0 0, L_0000019d7c3eb190;  1 drivers
L_0000019d7c3a2268 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000019d7c369e80_0 .net/2u *"_ivl_92", 5 0, L_0000019d7c3a2268;  1 drivers
v0000019d7c369980_0 .net *"_ivl_94", 0 0, L_0000019d7c3ebcd0;  1 drivers
v0000019d7c368bc0_0 .net *"_ivl_97", 0 0, L_0000019d7c3a1c40;  1 drivers
v0000019d7c369fc0_0 .net *"_ivl_98", 47 0, L_0000019d7c3ea790;  1 drivers
v0000019d7c369d40_0 .net "adderResult", 31 0, L_0000019d7c3ea970;  1 drivers
v0000019d7c36a060_0 .net "address", 31 0, L_0000019d7c3eafb0;  1 drivers
v0000019d7c369160_0 .net "clk", 0 0, L_0000019d7c3a1bd0;  alias, 1 drivers
v0000019d7c368620_0 .var "cycles_consumed", 31 0;
v0000019d7c369ca0_0 .net "extImm", 31 0, L_0000019d7c3eae70;  1 drivers
v0000019d7c3690c0_0 .net "funct", 5 0, L_0000019d7c3eb410;  1 drivers
v0000019d7c368c60_0 .net "hlt", 0 0, v0000019d7c3362e0_0;  1 drivers
v0000019d7c369de0_0 .net "imm", 15 0, L_0000019d7c3eb730;  1 drivers
v0000019d7c369520_0 .net "immediate", 31 0, L_0000019d7c3fbef0;  1 drivers
v0000019d7c369a20_0 .net "input_clk", 0 0, v0000019d7c369b60_0;  1 drivers
v0000019d7c36a100_0 .net "instruction", 31 0, L_0000019d7c3eb910;  1 drivers
v0000019d7c369020_0 .net "memoryReadData", 31 0, v0000019d7c363390_0;  1 drivers
v0000019d7c368940_0 .net "nextPC", 31 0, L_0000019d7c3eb550;  1 drivers
v0000019d7c368300_0 .net "opcode", 5 0, L_0000019d7c36a1a0;  1 drivers
v0000019d7c368d00_0 .net "rd", 4 0, L_0000019d7c368760;  1 drivers
v0000019d7c368580_0 .net "readData1", 31 0, L_0000019d7c3a18c0;  1 drivers
v0000019d7c368f80_0 .net "readData1_w", 31 0, L_0000019d7c3fd250;  1 drivers
v0000019d7c3686c0_0 .net "readData2", 31 0, L_0000019d7c3a1540;  1 drivers
v0000019d7c368da0_0 .net "rs", 4 0, L_0000019d7c369840;  1 drivers
v0000019d7c3684e0_0 .net "rst", 0 0, v0000019d7c3693e0_0;  1 drivers
v0000019d7c3695c0_0 .net "rt", 4 0, L_0000019d7c3eb4b0;  1 drivers
v0000019d7c369340_0 .net "shamt", 31 0, L_0000019d7c3eabf0;  1 drivers
v0000019d7c3689e0_0 .net "wire_instruction", 31 0, L_0000019d7c3a1690;  1 drivers
v0000019d7c368b20_0 .net "writeData", 31 0, L_0000019d7c3fc0d0;  1 drivers
v0000019d7c368ee0_0 .net "zero", 0 0, L_0000019d7c3fcad0;  1 drivers
L_0000019d7c369660 .part L_0000019d7c3eb910, 26, 6;
L_0000019d7c36a1a0 .functor MUXZ 6, L_0000019d7c369660, L_0000019d7c3a1e78, L_0000019d7c3a1a10, C4<>;
L_0000019d7c369700 .cmp/eq 6, L_0000019d7c36a1a0, L_0000019d7c3a1f08;
L_0000019d7c369c00 .part L_0000019d7c3eb910, 11, 5;
L_0000019d7c3683a0 .functor MUXZ 5, L_0000019d7c369c00, L_0000019d7c3a1f50, L_0000019d7c369700, C4<>;
L_0000019d7c368760 .functor MUXZ 5, L_0000019d7c3683a0, L_0000019d7c3a1ec0, L_0000019d7c3a17e0, C4<>;
L_0000019d7c3697a0 .part L_0000019d7c3eb910, 21, 5;
L_0000019d7c369840 .functor MUXZ 5, L_0000019d7c3697a0, L_0000019d7c3a1f98, L_0000019d7c3a11c0, C4<>;
L_0000019d7c368800 .part L_0000019d7c3eb910, 16, 5;
L_0000019d7c3eb4b0 .functor MUXZ 5, L_0000019d7c368800, L_0000019d7c3a1fe0, L_0000019d7c3a1d90, C4<>;
L_0000019d7c3eb050 .part L_0000019d7c3eb910, 0, 16;
L_0000019d7c3eb730 .functor MUXZ 16, L_0000019d7c3eb050, L_0000019d7c3a2028, L_0000019d7c3a1b60, C4<>;
L_0000019d7c3ea470 .part L_0000019d7c3eb910, 6, 5;
L_0000019d7c3ea150 .concat [ 5 32 0 0], L_0000019d7c3ea470, L_0000019d7c3a20b8;
L_0000019d7c3ebc30 .functor MUXZ 37, L_0000019d7c3ea150, L_0000019d7c3a2070, L_0000019d7c3a1a80, C4<>;
L_0000019d7c3eabf0 .part L_0000019d7c3ebc30, 0, 32;
L_0000019d7c3eb0f0 .part L_0000019d7c3eb910, 0, 6;
L_0000019d7c3eb410 .functor MUXZ 6, L_0000019d7c3eb0f0, L_0000019d7c3a2100, L_0000019d7c3a1070, C4<>;
L_0000019d7c3eab50 .part L_0000019d7c3eb910, 0, 26;
L_0000019d7c3eaf10 .concat [ 26 32 0 0], L_0000019d7c3eab50, L_0000019d7c3a2190;
L_0000019d7c3ea510 .functor MUXZ 58, L_0000019d7c3eaf10, L_0000019d7c3a2148, L_0000019d7c3a14d0, C4<>;
L_0000019d7c3eafb0 .part L_0000019d7c3ea510, 0, 32;
L_0000019d7c3ea650 .arith/sum 32, v0000019d7c363110_0, L_0000019d7c3a21d8;
L_0000019d7c3eb190 .cmp/eq 6, L_0000019d7c36a1a0, L_0000019d7c3a2220;
L_0000019d7c3ebcd0 .cmp/eq 6, L_0000019d7c36a1a0, L_0000019d7c3a2268;
L_0000019d7c3ea790 .concat [ 32 16 0 0], L_0000019d7c3eafb0, L_0000019d7c3a22b0;
L_0000019d7c3ea8d0 .concat [ 6 26 0 0], L_0000019d7c36a1a0, L_0000019d7c3a22f8;
L_0000019d7c3ea1f0 .cmp/eq 32, L_0000019d7c3ea8d0, L_0000019d7c3a2340;
L_0000019d7c3eb690 .cmp/eq 6, L_0000019d7c3eb410, L_0000019d7c3a2388;
L_0000019d7c3eba50 .concat [ 32 16 0 0], L_0000019d7c3a18c0, L_0000019d7c3a23d0;
L_0000019d7c3eb870 .concat [ 32 16 0 0], v0000019d7c363110_0, L_0000019d7c3a2418;
L_0000019d7c3ea5b0 .part L_0000019d7c3eb730, 15, 1;
LS_0000019d7c3e9ed0_0_0 .concat [ 1 1 1 1], L_0000019d7c3ea5b0, L_0000019d7c3ea5b0, L_0000019d7c3ea5b0, L_0000019d7c3ea5b0;
LS_0000019d7c3e9ed0_0_4 .concat [ 1 1 1 1], L_0000019d7c3ea5b0, L_0000019d7c3ea5b0, L_0000019d7c3ea5b0, L_0000019d7c3ea5b0;
LS_0000019d7c3e9ed0_0_8 .concat [ 1 1 1 1], L_0000019d7c3ea5b0, L_0000019d7c3ea5b0, L_0000019d7c3ea5b0, L_0000019d7c3ea5b0;
LS_0000019d7c3e9ed0_0_12 .concat [ 1 1 1 1], L_0000019d7c3ea5b0, L_0000019d7c3ea5b0, L_0000019d7c3ea5b0, L_0000019d7c3ea5b0;
LS_0000019d7c3e9ed0_0_16 .concat [ 1 1 1 1], L_0000019d7c3ea5b0, L_0000019d7c3ea5b0, L_0000019d7c3ea5b0, L_0000019d7c3ea5b0;
LS_0000019d7c3e9ed0_0_20 .concat [ 1 1 1 1], L_0000019d7c3ea5b0, L_0000019d7c3ea5b0, L_0000019d7c3ea5b0, L_0000019d7c3ea5b0;
LS_0000019d7c3e9ed0_0_24 .concat [ 1 1 1 1], L_0000019d7c3ea5b0, L_0000019d7c3ea5b0, L_0000019d7c3ea5b0, L_0000019d7c3ea5b0;
LS_0000019d7c3e9ed0_0_28 .concat [ 1 1 1 1], L_0000019d7c3ea5b0, L_0000019d7c3ea5b0, L_0000019d7c3ea5b0, L_0000019d7c3ea5b0;
LS_0000019d7c3e9ed0_1_0 .concat [ 4 4 4 4], LS_0000019d7c3e9ed0_0_0, LS_0000019d7c3e9ed0_0_4, LS_0000019d7c3e9ed0_0_8, LS_0000019d7c3e9ed0_0_12;
LS_0000019d7c3e9ed0_1_4 .concat [ 4 4 4 4], LS_0000019d7c3e9ed0_0_16, LS_0000019d7c3e9ed0_0_20, LS_0000019d7c3e9ed0_0_24, LS_0000019d7c3e9ed0_0_28;
L_0000019d7c3e9ed0 .concat [ 16 16 0 0], LS_0000019d7c3e9ed0_1_0, LS_0000019d7c3e9ed0_1_4;
L_0000019d7c3ea290 .concat [ 16 32 0 0], L_0000019d7c3eb730, L_0000019d7c3e9ed0;
L_0000019d7c3e9f70 .arith/sum 48, L_0000019d7c3eb870, L_0000019d7c3ea290;
L_0000019d7c3eb230 .functor MUXZ 48, L_0000019d7c3e9f70, L_0000019d7c3eba50, L_0000019d7c3a1380, C4<>;
L_0000019d7c3eb7d0 .functor MUXZ 48, L_0000019d7c3eb230, L_0000019d7c3ea790, L_0000019d7c3a1c40, C4<>;
L_0000019d7c3ea970 .part L_0000019d7c3eb7d0, 0, 32;
L_0000019d7c3eb550 .functor MUXZ 32, L_0000019d7c3ea650, L_0000019d7c3ea970, v0000019d7c362350_0, C4<>;
L_0000019d7c3eb910 .functor MUXZ 32, L_0000019d7c3a1690, L_0000019d7c3a24a8, L_0000019d7c3a1700, C4<>;
L_0000019d7c3ea330 .cmp/eq 6, L_0000019d7c36a1a0, L_0000019d7c3a2580;
L_0000019d7c3ead30 .cmp/eq 6, L_0000019d7c36a1a0, L_0000019d7c3a25c8;
L_0000019d7c3ebb90 .cmp/eq 6, L_0000019d7c36a1a0, L_0000019d7c3a2610;
L_0000019d7c3eadd0 .concat [ 16 16 0 0], L_0000019d7c3eb730, L_0000019d7c3a2658;
L_0000019d7c3ea830 .part L_0000019d7c3eb730, 15, 1;
LS_0000019d7c3ebd70_0_0 .concat [ 1 1 1 1], L_0000019d7c3ea830, L_0000019d7c3ea830, L_0000019d7c3ea830, L_0000019d7c3ea830;
LS_0000019d7c3ebd70_0_4 .concat [ 1 1 1 1], L_0000019d7c3ea830, L_0000019d7c3ea830, L_0000019d7c3ea830, L_0000019d7c3ea830;
LS_0000019d7c3ebd70_0_8 .concat [ 1 1 1 1], L_0000019d7c3ea830, L_0000019d7c3ea830, L_0000019d7c3ea830, L_0000019d7c3ea830;
LS_0000019d7c3ebd70_0_12 .concat [ 1 1 1 1], L_0000019d7c3ea830, L_0000019d7c3ea830, L_0000019d7c3ea830, L_0000019d7c3ea830;
L_0000019d7c3ebd70 .concat [ 4 4 4 4], LS_0000019d7c3ebd70_0_0, LS_0000019d7c3ebd70_0_4, LS_0000019d7c3ebd70_0_8, LS_0000019d7c3ebd70_0_12;
L_0000019d7c3ea0b0 .concat [ 16 16 0 0], L_0000019d7c3eb730, L_0000019d7c3ebd70;
L_0000019d7c3eae70 .functor MUXZ 32, L_0000019d7c3ea0b0, L_0000019d7c3eadd0, L_0000019d7c3a1620, C4<>;
L_0000019d7c3ea3d0 .concat [ 6 26 0 0], L_0000019d7c36a1a0, L_0000019d7c3a26a0;
L_0000019d7c3eb2d0 .cmp/eq 32, L_0000019d7c3ea3d0, L_0000019d7c3a26e8;
L_0000019d7c3eb370 .cmp/eq 6, L_0000019d7c3eb410, L_0000019d7c3a2730;
L_0000019d7c3fc530 .cmp/eq 6, L_0000019d7c3eb410, L_0000019d7c3a2778;
L_0000019d7c3fd750 .cmp/eq 6, L_0000019d7c36a1a0, L_0000019d7c3a27c0;
L_0000019d7c3fcc10 .functor MUXZ 32, L_0000019d7c3eae70, L_0000019d7c3a2808, L_0000019d7c3fd750, C4<>;
L_0000019d7c3fbef0 .functor MUXZ 32, L_0000019d7c3fcc10, L_0000019d7c3eabf0, L_0000019d7c3a1d20, C4<>;
L_0000019d7c3fd110 .concat [ 6 26 0 0], L_0000019d7c36a1a0, L_0000019d7c3a2850;
L_0000019d7c3fd6b0 .cmp/eq 32, L_0000019d7c3fd110, L_0000019d7c3a2898;
L_0000019d7c3fcdf0 .cmp/eq 6, L_0000019d7c3eb410, L_0000019d7c3a28e0;
L_0000019d7c3fd4d0 .cmp/eq 6, L_0000019d7c3eb410, L_0000019d7c3a2928;
L_0000019d7c3fca30 .cmp/eq 6, L_0000019d7c36a1a0, L_0000019d7c3a2970;
L_0000019d7c3fce90 .functor MUXZ 32, L_0000019d7c3a18c0, v0000019d7c363110_0, L_0000019d7c3fca30, C4<>;
L_0000019d7c3fd250 .functor MUXZ 32, L_0000019d7c3fce90, L_0000019d7c3a1540, L_0000019d7c3a1770, C4<>;
S_0000019d7c32be40 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000019d7c32bcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000019d7c32aa80 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000019d7c3a0f90 .functor NOT 1, v0000019d7c336060_0, C4<0>, C4<0>, C4<0>;
v0000019d7c335e80_0 .net *"_ivl_0", 0 0, L_0000019d7c3a0f90;  1 drivers
v0000019d7c334a80_0 .net "in1", 31 0, L_0000019d7c3a1540;  alias, 1 drivers
v0000019d7c3357a0_0 .net "in2", 31 0, L_0000019d7c3fbef0;  alias, 1 drivers
v0000019d7c335f20_0 .net "out", 31 0, L_0000019d7c3fbf90;  alias, 1 drivers
v0000019d7c335fc0_0 .net "s", 0 0, v0000019d7c336060_0;  alias, 1 drivers
L_0000019d7c3fbf90 .functor MUXZ 32, L_0000019d7c3fbef0, L_0000019d7c3a1540, L_0000019d7c3a0f90, C4<>;
S_0000019d7c2d2cd0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000019d7c32bcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000019d7c3a0090 .param/l "RType" 0 4 2, C4<000000>;
P_0000019d7c3a00c8 .param/l "add" 0 4 5, C4<100000>;
P_0000019d7c3a0100 .param/l "addi" 0 4 8, C4<001000>;
P_0000019d7c3a0138 .param/l "addu" 0 4 5, C4<100001>;
P_0000019d7c3a0170 .param/l "and_" 0 4 5, C4<100100>;
P_0000019d7c3a01a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000019d7c3a01e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000019d7c3a0218 .param/l "bne" 0 4 10, C4<000101>;
P_0000019d7c3a0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000019d7c3a0288 .param/l "j" 0 4 12, C4<000010>;
P_0000019d7c3a02c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000019d7c3a02f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000019d7c3a0330 .param/l "lw" 0 4 8, C4<100011>;
P_0000019d7c3a0368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000019d7c3a03a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000019d7c3a03d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000019d7c3a0410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000019d7c3a0448 .param/l "sll" 0 4 6, C4<000000>;
P_0000019d7c3a0480 .param/l "slt" 0 4 5, C4<101010>;
P_0000019d7c3a04b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000019d7c3a04f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000019d7c3a0528 .param/l "sub" 0 4 5, C4<100010>;
P_0000019d7c3a0560 .param/l "subu" 0 4 5, C4<100011>;
P_0000019d7c3a0598 .param/l "sw" 0 4 8, C4<101011>;
P_0000019d7c3a05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000019d7c3a0608 .param/l "xori" 0 4 8, C4<001110>;
v0000019d7c335840_0 .var "ALUOp", 3 0;
v0000019d7c336060_0 .var "ALUSrc", 0 0;
v0000019d7c334bc0_0 .var "MemReadEn", 0 0;
v0000019d7c334d00_0 .var "MemWriteEn", 0 0;
v0000019d7c336100_0 .var "MemtoReg", 0 0;
v0000019d7c335160_0 .var "RegDst", 0 0;
v0000019d7c3361a0_0 .var "RegWriteEn", 0 0;
v0000019d7c336240_0 .net "funct", 5 0, L_0000019d7c3eb410;  alias, 1 drivers
v0000019d7c3362e0_0 .var "hlt", 0 0;
v0000019d7c334da0_0 .net "opcode", 5 0, L_0000019d7c36a1a0;  alias, 1 drivers
v0000019d7c336380_0 .net "rst", 0 0, v0000019d7c3693e0_0;  alias, 1 drivers
E_0000019d7c32a4c0 .event anyedge, v0000019d7c336380_0, v0000019d7c334da0_0, v0000019d7c336240_0;
S_0000019d7c2d2e60 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000019d7c32bcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000019d7c32a580 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000019d7c3a1690 .functor BUFZ 32, L_0000019d7c3eb5f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000019d7c3346c0_0 .net "Data_Out", 31 0, L_0000019d7c3a1690;  alias, 1 drivers
v0000019d7c336420 .array "InstMem", 2047 0, 31 0;
v0000019d7c334e40_0 .net *"_ivl_0", 31 0, L_0000019d7c3eb5f0;  1 drivers
v0000019d7c3364c0_0 .net *"_ivl_3", 10 0, L_0000019d7c3eaa10;  1 drivers
v0000019d7c336560_0 .net *"_ivl_4", 12 0, L_0000019d7c3ebaf0;  1 drivers
L_0000019d7c3a2460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019d7c334760_0 .net *"_ivl_7", 1 0, L_0000019d7c3a2460;  1 drivers
v0000019d7c334940_0 .net "addr", 31 0, v0000019d7c363110_0;  alias, 1 drivers
v0000019d7c3350c0_0 .var/i "i", 31 0;
L_0000019d7c3eb5f0 .array/port v0000019d7c336420, L_0000019d7c3ebaf0;
L_0000019d7c3eaa10 .part v0000019d7c363110_0, 0, 11;
L_0000019d7c3ebaf0 .concat [ 11 2 0 0], L_0000019d7c3eaa10, L_0000019d7c3a2460;
S_0000019d7c2829c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000019d7c32bcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000019d7c3a18c0 .functor BUFZ 32, L_0000019d7c3ea6f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019d7c3a1540 .functor BUFZ 32, L_0000019d7c3eaab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000019d7c334ee0_0 .net *"_ivl_0", 31 0, L_0000019d7c3ea6f0;  1 drivers
v0000019d7c334f80_0 .net *"_ivl_10", 6 0, L_0000019d7c3eac90;  1 drivers
L_0000019d7c3a2538 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019d7c315d10_0 .net *"_ivl_13", 1 0, L_0000019d7c3a2538;  1 drivers
v0000019d7c316d50_0 .net *"_ivl_2", 6 0, L_0000019d7c3eb9b0;  1 drivers
L_0000019d7c3a24f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019d7c362a30_0 .net *"_ivl_5", 1 0, L_0000019d7c3a24f0;  1 drivers
v0000019d7c363b10_0 .net *"_ivl_8", 31 0, L_0000019d7c3eaab0;  1 drivers
v0000019d7c363890_0 .net "clk", 0 0, L_0000019d7c3a1bd0;  alias, 1 drivers
v0000019d7c363610_0 .var/i "i", 31 0;
v0000019d7c3623f0_0 .net "readData1", 31 0, L_0000019d7c3a18c0;  alias, 1 drivers
v0000019d7c363bb0_0 .net "readData2", 31 0, L_0000019d7c3a1540;  alias, 1 drivers
v0000019d7c363930_0 .net "readRegister1", 4 0, L_0000019d7c369840;  alias, 1 drivers
v0000019d7c3625d0_0 .net "readRegister2", 4 0, L_0000019d7c3eb4b0;  alias, 1 drivers
v0000019d7c363750 .array "registers", 31 0, 31 0;
v0000019d7c3639d0_0 .net "rst", 0 0, v0000019d7c3693e0_0;  alias, 1 drivers
v0000019d7c361e50_0 .net "we", 0 0, v0000019d7c3361a0_0;  alias, 1 drivers
v0000019d7c3622b0_0 .net "writeData", 31 0, L_0000019d7c3fc0d0;  alias, 1 drivers
v0000019d7c3637f0_0 .net "writeRegister", 4 0, L_0000019d7c3ea010;  alias, 1 drivers
E_0000019d7c32aac0/0 .event negedge, v0000019d7c336380_0;
E_0000019d7c32aac0/1 .event posedge, v0000019d7c363890_0;
E_0000019d7c32aac0 .event/or E_0000019d7c32aac0/0, E_0000019d7c32aac0/1;
L_0000019d7c3ea6f0 .array/port v0000019d7c363750, L_0000019d7c3eb9b0;
L_0000019d7c3eb9b0 .concat [ 5 2 0 0], L_0000019d7c369840, L_0000019d7c3a24f0;
L_0000019d7c3eaab0 .array/port v0000019d7c363750, L_0000019d7c3eac90;
L_0000019d7c3eac90 .concat [ 5 2 0 0], L_0000019d7c3eb4b0, L_0000019d7c3a2538;
S_0000019d7c282b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000019d7c2829c0;
 .timescale 0 0;
v0000019d7c334b20_0 .var/i "i", 31 0;
S_0000019d7c2d1310 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000019d7c32bcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000019d7c329c40 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000019d7c3a1cb0 .functor NOT 1, v0000019d7c335160_0, C4<0>, C4<0>, C4<0>;
v0000019d7c3636b0_0 .net *"_ivl_0", 0 0, L_0000019d7c3a1cb0;  1 drivers
v0000019d7c361d10_0 .net "in1", 4 0, L_0000019d7c3eb4b0;  alias, 1 drivers
v0000019d7c362ad0_0 .net "in2", 4 0, L_0000019d7c368760;  alias, 1 drivers
v0000019d7c362210_0 .net "out", 4 0, L_0000019d7c3ea010;  alias, 1 drivers
v0000019d7c362f30_0 .net "s", 0 0, v0000019d7c335160_0;  alias, 1 drivers
L_0000019d7c3ea010 .functor MUXZ 5, L_0000019d7c368760, L_0000019d7c3eb4b0, L_0000019d7c3a1cb0, C4<>;
S_0000019d7c2d14a0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000019d7c32bcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000019d7c32a300 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000019d7c3a1230 .functor NOT 1, v0000019d7c336100_0, C4<0>, C4<0>, C4<0>;
v0000019d7c362030_0 .net *"_ivl_0", 0 0, L_0000019d7c3a1230;  1 drivers
v0000019d7c362170_0 .net "in1", 31 0, v0000019d7c3620d0_0;  alias, 1 drivers
v0000019d7c362b70_0 .net "in2", 31 0, v0000019d7c363390_0;  alias, 1 drivers
v0000019d7c3632f0_0 .net "out", 31 0, L_0000019d7c3fc0d0;  alias, 1 drivers
v0000019d7c363a70_0 .net "s", 0 0, v0000019d7c336100_0;  alias, 1 drivers
L_0000019d7c3fc0d0 .functor MUXZ 32, v0000019d7c363390_0, v0000019d7c3620d0_0, L_0000019d7c3a1230, C4<>;
S_0000019d7c2bb4c0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000019d7c32bcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000019d7c2bb650 .param/l "ADD" 0 9 12, C4<0000>;
P_0000019d7c2bb688 .param/l "AND" 0 9 12, C4<0010>;
P_0000019d7c2bb6c0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000019d7c2bb6f8 .param/l "OR" 0 9 12, C4<0011>;
P_0000019d7c2bb730 .param/l "SGT" 0 9 12, C4<0111>;
P_0000019d7c2bb768 .param/l "SLL" 0 9 12, C4<1000>;
P_0000019d7c2bb7a0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000019d7c2bb7d8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000019d7c2bb810 .param/l "SUB" 0 9 12, C4<0001>;
P_0000019d7c2bb848 .param/l "XOR" 0 9 12, C4<0100>;
P_0000019d7c2bb880 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000019d7c2bb8b8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000019d7c3a29b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019d7c361db0_0 .net/2u *"_ivl_0", 31 0, L_0000019d7c3a29b8;  1 drivers
v0000019d7c362710_0 .net "opSel", 3 0, v0000019d7c335840_0;  alias, 1 drivers
v0000019d7c361ef0_0 .net "operand1", 31 0, L_0000019d7c3fd250;  alias, 1 drivers
v0000019d7c361f90_0 .net "operand2", 31 0, L_0000019d7c3fbf90;  alias, 1 drivers
v0000019d7c3620d0_0 .var "result", 31 0;
v0000019d7c363070_0 .net "zero", 0 0, L_0000019d7c3fcad0;  alias, 1 drivers
E_0000019d7c329e00 .event anyedge, v0000019d7c335840_0, v0000019d7c361ef0_0, v0000019d7c335f20_0;
L_0000019d7c3fcad0 .cmp/eq 32, v0000019d7c3620d0_0, L_0000019d7c3a29b8;
S_0000019d7c2ff970 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000019d7c32bcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000019d7c363cd0 .param/l "RType" 0 4 2, C4<000000>;
P_0000019d7c363d08 .param/l "add" 0 4 5, C4<100000>;
P_0000019d7c363d40 .param/l "addi" 0 4 8, C4<001000>;
P_0000019d7c363d78 .param/l "addu" 0 4 5, C4<100001>;
P_0000019d7c363db0 .param/l "and_" 0 4 5, C4<100100>;
P_0000019d7c363de8 .param/l "andi" 0 4 8, C4<001100>;
P_0000019d7c363e20 .param/l "beq" 0 4 10, C4<000100>;
P_0000019d7c363e58 .param/l "bne" 0 4 10, C4<000101>;
P_0000019d7c363e90 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000019d7c363ec8 .param/l "j" 0 4 12, C4<000010>;
P_0000019d7c363f00 .param/l "jal" 0 4 12, C4<000011>;
P_0000019d7c363f38 .param/l "jr" 0 4 6, C4<001000>;
P_0000019d7c363f70 .param/l "lw" 0 4 8, C4<100011>;
P_0000019d7c363fa8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000019d7c363fe0 .param/l "or_" 0 4 5, C4<100101>;
P_0000019d7c364018 .param/l "ori" 0 4 8, C4<001101>;
P_0000019d7c364050 .param/l "sgt" 0 4 6, C4<101011>;
P_0000019d7c364088 .param/l "sll" 0 4 6, C4<000000>;
P_0000019d7c3640c0 .param/l "slt" 0 4 5, C4<101010>;
P_0000019d7c3640f8 .param/l "slti" 0 4 8, C4<101010>;
P_0000019d7c364130 .param/l "srl" 0 4 6, C4<000010>;
P_0000019d7c364168 .param/l "sub" 0 4 5, C4<100010>;
P_0000019d7c3641a0 .param/l "subu" 0 4 5, C4<100011>;
P_0000019d7c3641d8 .param/l "sw" 0 4 8, C4<101011>;
P_0000019d7c364210 .param/l "xor_" 0 4 5, C4<100110>;
P_0000019d7c364248 .param/l "xori" 0 4 8, C4<001110>;
v0000019d7c362350_0 .var "PCsrc", 0 0;
v0000019d7c362d50_0 .net "funct", 5 0, L_0000019d7c3eb410;  alias, 1 drivers
v0000019d7c362df0_0 .net "opcode", 5 0, L_0000019d7c36a1a0;  alias, 1 drivers
v0000019d7c362490_0 .net "operand1", 31 0, L_0000019d7c3a18c0;  alias, 1 drivers
v0000019d7c362530_0 .net "operand2", 31 0, L_0000019d7c3fbf90;  alias, 1 drivers
v0000019d7c362670_0 .net "rst", 0 0, v0000019d7c3693e0_0;  alias, 1 drivers
E_0000019d7c329c80/0 .event anyedge, v0000019d7c336380_0, v0000019d7c334da0_0, v0000019d7c3623f0_0, v0000019d7c335f20_0;
E_0000019d7c329c80/1 .event anyedge, v0000019d7c336240_0;
E_0000019d7c329c80 .event/or E_0000019d7c329c80/0, E_0000019d7c329c80/1;
S_0000019d7c2ffb00 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000019d7c32bcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000019d7c362fd0 .array "DataMem", 2047 0, 31 0;
v0000019d7c3627b0_0 .net "address", 31 0, v0000019d7c3620d0_0;  alias, 1 drivers
v0000019d7c362850_0 .net "clock", 0 0, L_0000019d7c3a1000;  1 drivers
v0000019d7c362c10_0 .net "data", 31 0, L_0000019d7c3a1540;  alias, 1 drivers
v0000019d7c3628f0_0 .var/i "i", 31 0;
v0000019d7c363390_0 .var "q", 31 0;
v0000019d7c362990_0 .net "rden", 0 0, v0000019d7c334bc0_0;  alias, 1 drivers
v0000019d7c362cb0_0 .net "wren", 0 0, v0000019d7c334d00_0;  alias, 1 drivers
E_0000019d7c329d00 .event posedge, v0000019d7c362850_0;
S_0000019d7c2ea800 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000019d7c32bcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000019d7c32a5c0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000019d7c362e90_0 .net "PCin", 31 0, L_0000019d7c3eb550;  alias, 1 drivers
v0000019d7c363110_0 .var "PCout", 31 0;
v0000019d7c3631b0_0 .net "clk", 0 0, L_0000019d7c3a1bd0;  alias, 1 drivers
v0000019d7c363250_0 .net "rst", 0 0, v0000019d7c3693e0_0;  alias, 1 drivers
    .scope S_0000019d7c2ff970;
T_0 ;
    %wait E_0000019d7c329c80;
    %load/vec4 v0000019d7c362670_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019d7c362350_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000019d7c362df0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000019d7c362490_0;
    %load/vec4 v0000019d7c362530_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000019d7c362df0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000019d7c362490_0;
    %load/vec4 v0000019d7c362530_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000019d7c362df0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000019d7c362df0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000019d7c362df0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000019d7c362d50_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000019d7c362350_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000019d7c2ea800;
T_1 ;
    %wait E_0000019d7c32aac0;
    %load/vec4 v0000019d7c363250_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000019d7c363110_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000019d7c362e90_0;
    %assign/vec4 v0000019d7c363110_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000019d7c2d2e60;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019d7c3350c0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000019d7c3350c0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000019d7c3350c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019d7c336420, 0, 4;
    %load/vec4 v0000019d7c3350c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019d7c3350c0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 941096965, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019d7c336420, 0, 4;
    %pushi/vec4 941162499, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019d7c336420, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019d7c336420, 0, 4;
    %pushi/vec4 134217739, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019d7c336420, 0, 4;
    %pushi/vec4 806813696, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019d7c336420, 0, 4;
    %pushi/vec4 590807039, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019d7c336420, 0, 4;
    %pushi/vec4 49854496, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019d7c336420, 0, 4;
    %pushi/vec4 584515583, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019d7c336420, 0, 4;
    %pushi/vec4 46139434, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019d7c336420, 0, 4;
    %pushi/vec4 270598141, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019d7c336420, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019d7c336420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019d7c336420, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019d7c336420, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019d7c336420, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019d7c336420, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019d7c336420, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000019d7c2d2cd0;
T_3 ;
    %wait E_0000019d7c32a4c0;
    %load/vec4 v0000019d7c336380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000019d7c3362e0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000019d7c335840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000019d7c336060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000019d7c3361a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000019d7c334d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000019d7c336100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000019d7c334bc0_0, 0;
    %assign/vec4 v0000019d7c335160_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000019d7c3362e0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000019d7c335840_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000019d7c336060_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000019d7c3361a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000019d7c334d00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000019d7c336100_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000019d7c334bc0_0, 0, 1;
    %store/vec4 v0000019d7c335160_0, 0, 1;
    %load/vec4 v0000019d7c334da0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019d7c3362e0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019d7c335160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019d7c3361a0_0, 0;
    %load/vec4 v0000019d7c336240_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019d7c335840_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019d7c335840_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000019d7c335840_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000019d7c335840_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000019d7c335840_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000019d7c335840_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000019d7c335840_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000019d7c335840_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000019d7c335840_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000019d7c335840_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019d7c336060_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000019d7c335840_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019d7c336060_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000019d7c335840_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019d7c335840_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019d7c3361a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019d7c335160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019d7c336060_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019d7c3361a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019d7c335160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019d7c336060_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000019d7c335840_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019d7c3361a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019d7c336060_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000019d7c335840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019d7c3361a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019d7c336060_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000019d7c335840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019d7c3361a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019d7c336060_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000019d7c335840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019d7c3361a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019d7c336060_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019d7c334bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019d7c3361a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019d7c336060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019d7c336100_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019d7c334d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019d7c336060_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000019d7c335840_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000019d7c335840_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000019d7c2829c0;
T_4 ;
    %wait E_0000019d7c32aac0;
    %fork t_1, S_0000019d7c282b50;
    %jmp t_0;
    .scope S_0000019d7c282b50;
t_1 ;
    %load/vec4 v0000019d7c3639d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019d7c334b20_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000019d7c334b20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000019d7c334b20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019d7c363750, 0, 4;
    %load/vec4 v0000019d7c334b20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019d7c334b20_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000019d7c361e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000019d7c3622b0_0;
    %load/vec4 v0000019d7c3637f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019d7c363750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019d7c363750, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000019d7c2829c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000019d7c2829c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019d7c363610_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000019d7c363610_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000019d7c363610_0;
    %ix/getv/s 4, v0000019d7c363610_0;
    %load/vec4a v0000019d7c363750, 4;
    %ix/getv/s 4, v0000019d7c363610_0;
    %load/vec4a v0000019d7c363750, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000019d7c363610_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019d7c363610_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000019d7c2bb4c0;
T_6 ;
    %wait E_0000019d7c329e00;
    %load/vec4 v0000019d7c362710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000019d7c3620d0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000019d7c361ef0_0;
    %load/vec4 v0000019d7c361f90_0;
    %add;
    %assign/vec4 v0000019d7c3620d0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000019d7c361ef0_0;
    %load/vec4 v0000019d7c361f90_0;
    %sub;
    %assign/vec4 v0000019d7c3620d0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000019d7c361ef0_0;
    %load/vec4 v0000019d7c361f90_0;
    %and;
    %assign/vec4 v0000019d7c3620d0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000019d7c361ef0_0;
    %load/vec4 v0000019d7c361f90_0;
    %or;
    %assign/vec4 v0000019d7c3620d0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000019d7c361ef0_0;
    %load/vec4 v0000019d7c361f90_0;
    %xor;
    %assign/vec4 v0000019d7c3620d0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000019d7c361ef0_0;
    %load/vec4 v0000019d7c361f90_0;
    %or;
    %inv;
    %assign/vec4 v0000019d7c3620d0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000019d7c361ef0_0;
    %load/vec4 v0000019d7c361f90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000019d7c3620d0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000019d7c361f90_0;
    %load/vec4 v0000019d7c361ef0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000019d7c3620d0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000019d7c361ef0_0;
    %ix/getv 4, v0000019d7c361f90_0;
    %shiftl 4;
    %assign/vec4 v0000019d7c3620d0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000019d7c361ef0_0;
    %ix/getv 4, v0000019d7c361f90_0;
    %shiftr 4;
    %assign/vec4 v0000019d7c3620d0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000019d7c2ffb00;
T_7 ;
    %wait E_0000019d7c329d00;
    %load/vec4 v0000019d7c362990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000019d7c3627b0_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0000019d7c362fd0, 4;
    %assign/vec4 v0000019d7c363390_0, 0;
T_7.0 ;
    %load/vec4 v0000019d7c362cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000019d7c362c10_0;
    %ix/getv 3, v0000019d7c3627b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019d7c362fd0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000019d7c2ffb00;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019d7c3628f0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000019d7c3628f0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000019d7c3628f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019d7c362fd0, 0, 4;
    %load/vec4 v0000019d7c3628f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019d7c3628f0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000019d7c2ffb00;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019d7c3628f0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000019d7c3628f0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000019d7c3628f0_0;
    %load/vec4a v0000019d7c362fd0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000019d7c3628f0_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000019d7c3628f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019d7c3628f0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000019d7c32bcb0;
T_10 ;
    %wait E_0000019d7c32aac0;
    %load/vec4 v0000019d7c3684e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019d7c368620_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000019d7c368620_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000019d7c368620_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000019d7c32b990;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019d7c369b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019d7c3693e0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000019d7c32b990;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000019d7c369b60_0;
    %inv;
    %assign/vec4 v0000019d7c369b60_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000019d7c32b990;
T_13 ;
    %vpi_call 2 46 "$dumpfile", "./MultiplicationUsingAddition/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019d7c3693e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019d7c3693e0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 60 "$display", "Number of cycles consumed: %d", v0000019d7c368e40_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
