multiline_comment|/*&n; * CHRP pci routines.&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;linux/delay.h&gt;
macro_line|#include &lt;linux/string.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/ide.h&gt;
macro_line|#include &lt;linux/bootmem.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/pgtable.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/hydra.h&gt;
macro_line|#include &lt;asm/prom.h&gt;
macro_line|#include &lt;asm/gg2.h&gt;
macro_line|#include &lt;asm/machdep.h&gt;
macro_line|#include &lt;asm/init.h&gt;
macro_line|#include &lt;asm/pci-bridge.h&gt;
macro_line|#include &quot;open_pic.h&quot;
macro_line|#include &quot;pci.h&quot;
macro_line|#ifdef CONFIG_POWER4
r_extern
r_int
r_int
id|pci_address_offset
c_func
(paren
r_int
comma
r_int
r_int
)paren
suffix:semicolon
macro_line|#endif /* CONFIG_POWER4 */
multiline_comment|/* LongTrail */
DECL|macro|pci_config_addr
mdefine_line|#define pci_config_addr(dev, offset) &bslash;&n;(GG2_PCI_CONFIG_BASE | ((dev-&gt;bus-&gt;number)&lt;&lt;16) | ((dev-&gt;devfn)&lt;&lt;8) | (offset))
DECL|variable|Hydra
r_volatile
r_struct
id|Hydra
op_star
id|Hydra
op_assign
l_int|NULL
suffix:semicolon
multiline_comment|/*&n; * The VLSI Golden Gate II has only 512K of PCI configuration space, so we&n; * limit the bus number to 3 bits&n; */
DECL|macro|cfg_read
mdefine_line|#define cfg_read(val, addr, type, op)&t;*val = op((type)(addr))
DECL|macro|cfg_write
mdefine_line|#define cfg_write(val, addr, type, op)&t;op((type *)(addr), (val))
DECL|macro|cfg_read_bad
mdefine_line|#define cfg_read_bad(val, size)&t;&t;*val = bad_##size;
DECL|macro|cfg_write_bad
mdefine_line|#define cfg_write_bad(val, size)
DECL|macro|bad_byte
mdefine_line|#define bad_byte&t;0xff
DECL|macro|bad_word
mdefine_line|#define bad_word&t;0xffff
DECL|macro|bad_dword
mdefine_line|#define bad_dword&t;0xffffffffU
DECL|macro|GG2_PCI_OP
mdefine_line|#define GG2_PCI_OP(rw, size, type, op)&t;&t;&t;&t;&t;    &bslash;&n;int __chrp gg2_##rw##_config_##size(struct pci_dev *dev, int off, type val) &bslash;&n;{&t;&t;&t;&t;&t;&t;&t;&t;&t;    &bslash;&n;&t;if (dev-&gt;bus-&gt;number &gt; 7) {&t;&t;&t;&t;&t;    &bslash;&n;&t;&t;cfg_##rw##_bad(val, size)&t;&t;&t;&t;    &bslash;&n;&t;&t;return PCIBIOS_DEVICE_NOT_FOUND;&t;&t;&t;    &bslash;&n;&t;}&t;&t;&t;&t;&t;&t;&t;&t;    &bslash;&n;&t;cfg_##rw(val, pci_config_addr(dev, off), type, op);&t;&t;    &bslash;&n;&t;return PCIBIOS_SUCCESSFUL;&t;&t;&t;&t;&t;    &bslash;&n;}
id|GG2_PCI_OP
c_func
(paren
id|read
comma
id|byte
comma
id|u8
op_star
comma
id|in_8
)paren
id|GG2_PCI_OP
c_func
(paren
id|read
comma
id|word
comma
id|u16
op_star
comma
id|in_le16
)paren
id|GG2_PCI_OP
c_func
(paren
id|read
comma
id|dword
comma
id|u32
op_star
comma
id|in_le32
)paren
id|GG2_PCI_OP
c_func
(paren
id|write
comma
id|byte
comma
id|u8
comma
id|out_8
)paren
id|GG2_PCI_OP
c_func
(paren
id|write
comma
id|word
comma
id|u16
comma
id|out_le16
)paren
id|GG2_PCI_OP
c_func
(paren
id|write
comma
id|dword
comma
id|u32
comma
id|out_le32
)paren
DECL|variable|gg2_pci_ops
r_static
r_struct
id|pci_ops
id|gg2_pci_ops
op_assign
(brace
id|gg2_read_config_byte
comma
id|gg2_read_config_word
comma
id|gg2_read_config_dword
comma
id|gg2_write_config_byte
comma
id|gg2_write_config_word
comma
id|gg2_write_config_dword
)brace
suffix:semicolon
multiline_comment|/*&n; * Access functions for PCI config space on IBM &quot;python&quot; host bridges.&n; */
DECL|macro|PYTHON_CFA
mdefine_line|#define PYTHON_CFA(b, d, o)&t;(0x80 | ((b) &lt;&lt; 8) | ((d) &lt;&lt; 16) &bslash;&n;&t;&t;&t;&t; | (((o) &amp; ~3) &lt;&lt; 24))
DECL|macro|PYTHON_PCI_OP
mdefine_line|#define PYTHON_PCI_OP(rw, size, type, op, mask)&t;&t;&t;    &t;     &bslash;&n;int __chrp&t;&t;&t;&t;&t;&t;&t;&t;     &bslash;&n;python_##rw##_config_##size(struct pci_dev *dev, int offset, type val) &t;     &bslash;&n;{&t;&t;&t;&t;&t;&t;&t;&t;&t;     &bslash;&n;&t;struct pci_controller *hose = dev-&gt;sysdata;&t;&t;&t;     &bslash;&n;&t;&t;&t;&t;&t;&t;&t;&t;&t;     &bslash;&n;&t;out_be32(hose-&gt;cfg_addr,&t;&t;&t;&t;&t;     &bslash;&n;&t;&t; PYTHON_CFA(dev-&gt;bus-&gt;number, dev-&gt;devfn, offset));&t;     &bslash;&n;&t;cfg_##rw(val, hose-&gt;cfg_data + (offset &amp; mask), type, op);   &t;     &bslash;&n;&t;return PCIBIOS_SUCCESSFUL;&t;&t;&t;&t;&t;     &bslash;&n;}
id|PYTHON_PCI_OP
c_func
(paren
id|read
comma
id|byte
comma
id|u8
op_star
comma
id|in_8
comma
l_int|3
)paren
id|PYTHON_PCI_OP
c_func
(paren
id|read
comma
id|word
comma
id|u16
op_star
comma
id|in_le16
comma
l_int|2
)paren
id|PYTHON_PCI_OP
c_func
(paren
id|read
comma
id|dword
comma
id|u32
op_star
comma
id|in_le32
comma
l_int|0
)paren
id|PYTHON_PCI_OP
c_func
(paren
id|write
comma
id|byte
comma
id|u8
comma
id|out_8
comma
l_int|3
)paren
id|PYTHON_PCI_OP
c_func
(paren
id|write
comma
id|word
comma
id|u16
comma
id|out_le16
comma
l_int|2
)paren
id|PYTHON_PCI_OP
c_func
(paren
id|write
comma
id|dword
comma
id|u32
comma
id|out_le32
comma
l_int|0
)paren
DECL|variable|python_pci_ops
r_static
r_struct
id|pci_ops
id|python_pci_ops
op_assign
(brace
id|python_read_config_byte
comma
id|python_read_config_word
comma
id|python_read_config_dword
comma
id|python_write_config_byte
comma
id|python_write_config_word
comma
id|python_write_config_dword
)brace
suffix:semicolon
macro_line|#ifdef CONFIG_POWER4
multiline_comment|/*&n; * Access functions for PCI config space using RTAS calls.&n; */
DECL|macro|RTAS_PCI_READ_OP
mdefine_line|#define RTAS_PCI_READ_OP(size, type, nbytes)&t;&t;&t;    &t;  &bslash;&n;int __chrp&t;&t;&t;&t;&t;&t;&t;&t;  &bslash;&n;rtas_read_config_##size(struct pci_dev *dev, int offset, type val) &t;  &bslash;&n;{&t;&t;&t;&t;&t;&t;&t;&t;&t;  &bslash;&n;&t;unsigned long addr = (offset &amp; 0xff) | ((dev-&gt;devfn &amp; 0xff) &lt;&lt; 8) &bslash;&n;&t;&t;| ((dev-&gt;bus-&gt;number &amp; 0xff) &lt;&lt; 16);&t;&t;&t;  &bslash;&n;&t;unsigned long ret = ~0UL;&t;&t;&t;&t;&t;  &bslash;&n;&t;int rval;&t;&t;&t;&t;&t;&t;&t;  &bslash;&n;&t;&t;&t;&t;&t;&t;&t;&t;&t;  &bslash;&n;&t;rval = call_rtas(&quot;read-pci-config&quot;, 2, 2, &amp;ret, addr, nbytes);&t;  &bslash;&n;&t;*val = ret;&t;&t;&t;&t;&t;&t;&t;  &bslash;&n;&t;return rval? PCIBIOS_DEVICE_NOT_FOUND: PCIBIOS_SUCCESSFUL;    &t;  &bslash;&n;}
DECL|macro|RTAS_PCI_WRITE_OP
mdefine_line|#define RTAS_PCI_WRITE_OP(size, type, nbytes)&t;&t;&t;&t;  &bslash;&n;int __chrp&t;&t;&t;&t;&t;&t;&t;&t;  &bslash;&n;rtas_write_config_##size(struct pci_dev *dev, int offset, type val)&t;  &bslash;&n;{&t;&t;&t;&t;&t;&t;&t;&t;&t;  &bslash;&n;&t;unsigned long addr = (offset &amp; 0xff) | ((dev-&gt;devfn &amp; 0xff) &lt;&lt; 8) &bslash;&n;&t;&t;| ((dev-&gt;bus-&gt;number &amp; 0xff) &lt;&lt; 16);&t;&t;&t;  &bslash;&n;&t;int rval;&t;&t;&t;&t;&t;&t;&t;  &bslash;&n;&t;&t;&t;&t;&t;&t;&t;&t;&t;  &bslash;&n;&t;rval = call_rtas(&quot;write-pci-config&quot;, 3, 1, NULL,&t;&t;  &bslash;&n;&t;&t;&t; addr, nbytes, (ulong)val);&t;&t;&t;  &bslash;&n;&t;return rval? PCIBIOS_DEVICE_NOT_FOUND: PCIBIOS_SUCCESSFUL;&t;  &bslash;&n;}
id|RTAS_PCI_READ_OP
c_func
(paren
id|byte
comma
id|u8
op_star
comma
l_int|1
)paren
id|RTAS_PCI_READ_OP
c_func
(paren
id|word
comma
id|u16
op_star
comma
l_int|2
)paren
id|RTAS_PCI_READ_OP
c_func
(paren
id|dword
comma
id|u32
op_star
comma
l_int|4
)paren
id|RTAS_PCI_WRITE_OP
c_func
(paren
id|byte
comma
id|u8
comma
l_int|1
)paren
id|RTAS_PCI_WRITE_OP
c_func
(paren
id|word
comma
id|u16
comma
l_int|2
)paren
id|RTAS_PCI_WRITE_OP
c_func
(paren
id|dword
comma
id|u32
comma
l_int|4
)paren
DECL|variable|rtas_pci_ops
r_static
r_struct
id|pci_ops
id|rtas_pci_ops
op_assign
(brace
id|rtas_read_config_byte
comma
id|rtas_read_config_word
comma
id|rtas_read_config_dword
comma
id|rtas_write_config_byte
comma
id|rtas_write_config_word
comma
id|rtas_write_config_dword
)brace
suffix:semicolon
macro_line|#endif /* CONFIG_POWER4 */
multiline_comment|/*&n;     *  Temporary fixes for PCI devices. These should be replaced by OF query&n;     *  code -- Geert&n;     */
DECL|variable|__initdata
r_static
id|u_char
id|hydra_openpic_initsenses
(braket
)braket
id|__initdata
op_assign
(brace
l_int|1
comma
multiline_comment|/* HYDRA_INT_SIO */
l_int|0
comma
multiline_comment|/* HYDRA_INT_SCSI_DMA */
l_int|0
comma
multiline_comment|/* HYDRA_INT_SCCA_TX_DMA */
l_int|0
comma
multiline_comment|/* HYDRA_INT_SCCA_RX_DMA */
l_int|0
comma
multiline_comment|/* HYDRA_INT_SCCB_TX_DMA */
l_int|0
comma
multiline_comment|/* HYDRA_INT_SCCB_RX_DMA */
l_int|1
comma
multiline_comment|/* HYDRA_INT_SCSI */
l_int|1
comma
multiline_comment|/* HYDRA_INT_SCCA */
l_int|1
comma
multiline_comment|/* HYDRA_INT_SCCB */
l_int|1
comma
multiline_comment|/* HYDRA_INT_VIA */
l_int|1
comma
multiline_comment|/* HYDRA_INT_ADB */
l_int|0
comma
multiline_comment|/* HYDRA_INT_ADB_NMI */
multiline_comment|/* all others are 1 (= default) */
)brace
suffix:semicolon
r_int
id|__init
DECL|function|hydra_init
id|hydra_init
c_func
(paren
r_void
)paren
(brace
r_struct
id|device_node
op_star
id|np
suffix:semicolon
id|np
op_assign
id|find_devices
c_func
(paren
l_string|&quot;mac-io&quot;
)paren
suffix:semicolon
r_if
c_cond
(paren
id|np
op_eq
l_int|NULL
op_logical_or
id|np-&gt;n_addrs
op_eq
l_int|0
)paren
(brace
id|printk
c_func
(paren
id|KERN_WARNING
l_string|&quot;Warning: no mac-io found&bslash;n&quot;
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
id|Hydra
op_assign
id|ioremap
c_func
(paren
id|np-&gt;addrs
(braket
l_int|0
)braket
dot
id|address
comma
id|np-&gt;addrs
(braket
l_int|0
)braket
dot
id|size
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;Hydra Mac I/O at %x&bslash;n&quot;
comma
id|np-&gt;addrs
(braket
l_int|0
)braket
dot
id|address
)paren
suffix:semicolon
id|out_le32
c_func
(paren
op_amp
id|Hydra-&gt;Feature_Control
comma
(paren
id|HYDRA_FC_SCC_CELL_EN
op_or
id|HYDRA_FC_SCSI_CELL_EN
op_or
id|HYDRA_FC_SCCA_ENABLE
op_or
id|HYDRA_FC_SCCB_ENABLE
op_or
id|HYDRA_FC_ARB_BYPASS
op_or
id|HYDRA_FC_MPIC_ENABLE
op_or
id|HYDRA_FC_SLOW_SCC_PCLK
op_or
id|HYDRA_FC_MPIC_IS_MASTER
)paren
)paren
suffix:semicolon
id|OpenPIC_Addr
op_assign
op_amp
id|Hydra-&gt;OpenPIC
suffix:semicolon
id|OpenPIC_InitSenses
op_assign
id|hydra_openpic_initsenses
suffix:semicolon
id|OpenPIC_NumInitSenses
op_assign
r_sizeof
(paren
id|hydra_openpic_initsenses
)paren
suffix:semicolon
r_return
l_int|1
suffix:semicolon
)brace
macro_line|#ifdef CONFIG_POWER4
r_static
r_void
DECL|function|power4_fixup_dev
id|power4_fixup_dev
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
)paren
(brace
r_int
id|i
suffix:semicolon
r_int
r_int
id|offset
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|6
suffix:semicolon
op_increment
id|i
)paren
(brace
r_if
c_cond
(paren
id|dev-&gt;resource
(braket
id|i
)braket
dot
id|start
op_eq
l_int|0
)paren
r_continue
suffix:semicolon
id|offset
op_assign
id|pci_address_offset
c_func
(paren
id|dev-&gt;bus-&gt;number
comma
id|dev-&gt;resource
(braket
id|i
)braket
dot
id|flags
)paren
suffix:semicolon
r_if
c_cond
(paren
id|offset
)paren
(brace
id|dev-&gt;resource
(braket
id|i
)braket
dot
id|start
op_add_assign
id|offset
suffix:semicolon
id|dev-&gt;resource
(braket
id|i
)braket
dot
id|end
op_add_assign
id|offset
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;device %x.%x[%d] now [%lx..%lx]&bslash;n&quot;
comma
id|dev-&gt;bus-&gt;number
comma
id|dev-&gt;devfn
comma
id|i
comma
id|dev-&gt;resource
(braket
id|i
)braket
dot
id|start
comma
id|dev-&gt;resource
(braket
id|i
)braket
dot
id|end
)paren
suffix:semicolon
)brace
multiline_comment|/* zap the 2nd function of the winbond chip */
r_if
c_cond
(paren
id|dev-&gt;resource
(braket
id|i
)braket
dot
id|flags
op_amp
id|IORESOURCE_IO
op_logical_and
id|dev-&gt;bus-&gt;number
op_eq
l_int|0
op_logical_and
id|dev-&gt;devfn
op_eq
l_int|0x81
)paren
id|dev-&gt;resource
(braket
id|i
)braket
dot
id|flags
op_and_assign
op_complement
id|IORESOURCE_IO
suffix:semicolon
)brace
)brace
macro_line|#endif /* CONFIG_POWER4 */
r_void
id|__init
DECL|function|chrp_pcibios_fixup
id|chrp_pcibios_fixup
c_func
(paren
r_void
)paren
(brace
r_struct
id|pci_dev
op_star
id|dev
suffix:semicolon
r_struct
id|device_node
op_star
id|np
suffix:semicolon
multiline_comment|/* PCI interrupts are controlled by the OpenPIC */
id|pci_for_each_dev
c_func
(paren
id|dev
)paren
(brace
id|np
op_assign
id|pci_device_to_OF_node
c_func
(paren
id|dev
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|np
op_ne
l_int|0
)paren
op_logical_and
(paren
id|np-&gt;n_intrs
OG
l_int|0
)paren
op_logical_and
(paren
id|np-&gt;intrs
(braket
l_int|0
)braket
dot
id|line
op_ne
l_int|0
)paren
)paren
id|dev-&gt;irq
op_assign
id|np-&gt;intrs
(braket
l_int|0
)braket
dot
id|line
suffix:semicolon
id|pci_write_config_byte
c_func
(paren
id|dev
comma
id|PCI_INTERRUPT_LINE
comma
id|dev-&gt;irq
)paren
suffix:semicolon
multiline_comment|/* the F50 identifies the amd as a trident */
r_if
c_cond
(paren
(paren
id|dev-&gt;vendor
op_eq
id|PCI_VENDOR_ID_TRIDENT
)paren
op_logical_and
(paren
id|dev
op_member_access_from_pointer
r_class
op_rshift
l_int|8
op_eq
id|PCI_CLASS_NETWORK_ETHERNET
)paren
)paren
(brace
id|dev-&gt;vendor
op_assign
id|PCI_VENDOR_ID_AMD
suffix:semicolon
id|pci_write_config_word
c_func
(paren
id|dev
comma
id|PCI_VENDOR_ID
comma
id|PCI_VENDOR_ID_AMD
)paren
suffix:semicolon
)brace
macro_line|#ifdef CONFIG_POWER4
id|power4_fixup_dev
c_func
(paren
id|dev
)paren
suffix:semicolon
macro_line|#endif
)brace
)brace
r_static
r_struct
(brace
multiline_comment|/* parent is iomem */
DECL|member|ram
DECL|member|pci_mem
DECL|member|isa_mem
DECL|member|pci_io
DECL|member|pci_cfg
DECL|member|rom_exp
DECL|member|flash
r_struct
id|resource
id|ram
comma
id|pci_mem
comma
id|isa_mem
comma
id|pci_io
comma
id|pci_cfg
comma
id|rom_exp
comma
id|flash
suffix:semicolon
multiline_comment|/* parent is isa_mem */
DECL|member|nvram
r_struct
id|resource
id|nvram
suffix:semicolon
DECL|variable|gg2_resources
)brace
id|gg2_resources
op_assign
(brace
id|ram
suffix:colon
(brace
l_string|&quot;RAM&quot;
comma
l_int|0x00000000
comma
l_int|0xbfffffff
comma
id|IORESOURCE_MEM
)brace
comma
id|pci_mem
suffix:colon
(brace
l_string|&quot;GG2 PCI mem&quot;
comma
l_int|0xc0000000
comma
l_int|0xf6ffffff
comma
id|IORESOURCE_MEM
)brace
comma
id|isa_mem
suffix:colon
(brace
l_string|&quot;GG2 ISA mem&quot;
comma
l_int|0xf7000000
comma
l_int|0xf7ffffff
)brace
comma
id|pci_io
suffix:colon
(brace
l_string|&quot;GG2 PCI I/O&quot;
comma
l_int|0xf8000000
comma
l_int|0xf8ffffff
)brace
comma
id|pci_cfg
suffix:colon
(brace
l_string|&quot;GG2 PCI cfg&quot;
comma
l_int|0xfec00000
comma
l_int|0xfec7ffff
)brace
comma
id|rom_exp
suffix:colon
(brace
l_string|&quot;ROM exp&quot;
comma
l_int|0xff000000
comma
l_int|0xff7fffff
comma
)brace
comma
id|flash
suffix:colon
(brace
l_string|&quot;Flash ROM&quot;
comma
l_int|0xfff80000
comma
l_int|0xffffffff
)brace
comma
id|nvram
suffix:colon
(brace
l_string|&quot;NVRAM&quot;
comma
l_int|0xf70e0000
comma
l_int|0xf70e7fff
)brace
comma
)brace
suffix:semicolon
DECL|function|gg2_pcibios_fixup
r_static
r_void
id|__init
id|gg2_pcibios_fixup
c_func
(paren
r_void
)paren
(brace
r_int
id|i
suffix:semicolon
r_extern
r_int
r_int
op_star
id|end_of_DRAM
suffix:semicolon
id|chrp_pcibios_fixup
c_func
(paren
)paren
suffix:semicolon
id|gg2_resources.ram.end
op_assign
(paren
r_int
r_int
)paren
id|end_of_DRAM
op_minus
id|PAGE_OFFSET
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|7
suffix:semicolon
id|i
op_increment
)paren
id|request_resource
c_func
(paren
op_amp
id|iomem_resource
comma
op_amp
(paren
(paren
r_struct
id|resource
op_star
)paren
op_amp
id|gg2_resources
)paren
(braket
id|i
)braket
)paren
suffix:semicolon
id|request_resource
c_func
(paren
op_amp
id|gg2_resources.isa_mem
comma
op_amp
id|gg2_resources.nvram
)paren
suffix:semicolon
)brace
DECL|function|gg2_pcibios_fixup_bus
r_static
r_void
id|__init
id|gg2_pcibios_fixup_bus
c_func
(paren
r_struct
id|pci_bus
op_star
id|bus
)paren
(brace
id|bus-&gt;resource
(braket
l_int|1
)braket
op_assign
op_amp
id|gg2_resources.pci_mem
suffix:semicolon
)brace
DECL|function|process_bridge_ranges
r_static
r_void
id|process_bridge_ranges
c_func
(paren
r_struct
id|pci_controller
op_star
id|hose
comma
r_struct
id|device_node
op_star
id|dev
comma
r_int
id|index
)paren
(brace
r_int
r_int
op_star
id|ranges
suffix:semicolon
r_int
id|rlen
op_assign
l_int|0
suffix:semicolon
r_int
id|memno
op_assign
l_int|0
suffix:semicolon
r_struct
id|resource
op_star
id|res
suffix:semicolon
id|hose-&gt;io_base_phys
op_assign
l_int|0
suffix:semicolon
id|ranges
op_assign
(paren
r_int
r_int
op_star
)paren
id|get_property
c_func
(paren
id|dev
comma
l_string|&quot;ranges&quot;
comma
op_amp
id|rlen
)paren
suffix:semicolon
r_while
c_loop
(paren
(paren
id|rlen
op_sub_assign
l_int|6
op_star
r_sizeof
(paren
r_int
r_int
)paren
)paren
op_ge
l_int|0
)paren
(brace
id|res
op_assign
l_int|NULL
suffix:semicolon
r_switch
c_cond
(paren
id|ranges
(braket
l_int|0
)braket
op_rshift
l_int|24
)paren
(brace
r_case
l_int|1
suffix:colon
multiline_comment|/* I/O space */
r_if
c_cond
(paren
id|ranges
(braket
l_int|2
)braket
op_ne
l_int|0
)paren
r_break
suffix:semicolon
id|hose-&gt;io_base_phys
op_assign
id|ranges
(braket
l_int|3
)braket
suffix:semicolon
id|hose-&gt;io_base_virt
op_assign
id|ioremap
c_func
(paren
id|ranges
(braket
l_int|3
)braket
comma
id|ranges
(braket
l_int|5
)braket
)paren
suffix:semicolon
r_if
c_cond
(paren
id|index
op_eq
l_int|0
)paren
(brace
id|isa_io_base
op_assign
(paren
r_int
r_int
)paren
id|hose-&gt;io_base_virt
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;isa_io_base=%lx&bslash;n&quot;
comma
id|isa_io_base
)paren
suffix:semicolon
)brace
id|res
op_assign
op_amp
id|hose-&gt;io_resource
suffix:semicolon
id|res-&gt;flags
op_assign
id|IORESOURCE_IO
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|2
suffix:colon
multiline_comment|/* memory space */
r_if
c_cond
(paren
id|index
op_eq
l_int|0
op_logical_and
id|ranges
(braket
l_int|1
)braket
op_eq
l_int|0
op_logical_and
id|ranges
(braket
l_int|2
)braket
op_eq
l_int|0
)paren
(brace
id|isa_mem_base
op_assign
id|ranges
(braket
l_int|3
)braket
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;isa_mem_base=%lx&bslash;n&quot;
comma
id|isa_mem_base
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|memno
op_eq
l_int|0
)paren
(brace
id|hose-&gt;pci_mem_offset
op_assign
id|ranges
(braket
l_int|3
)braket
op_minus
id|ranges
(braket
l_int|2
)braket
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;pci_mem_offset=%lx for this bridge&bslash;n&quot;
comma
id|hose-&gt;pci_mem_offset
)paren
suffix:semicolon
)brace
id|res
op_assign
op_amp
id|hose-&gt;mem_resources
(braket
id|memno
)braket
suffix:semicolon
id|res-&gt;flags
op_assign
id|IORESOURCE_MEM
suffix:semicolon
op_increment
id|memno
suffix:semicolon
r_break
suffix:semicolon
)brace
r_if
c_cond
(paren
id|res
op_ne
l_int|NULL
)paren
(brace
id|res-&gt;name
op_assign
id|dev-&gt;full_name
suffix:semicolon
id|res-&gt;start
op_assign
id|ranges
(braket
l_int|3
)braket
suffix:semicolon
id|res-&gt;end
op_assign
id|res-&gt;start
op_plus
id|ranges
(braket
l_int|5
)braket
op_minus
l_int|1
suffix:semicolon
id|res-&gt;parent
op_assign
l_int|NULL
suffix:semicolon
id|res-&gt;sibling
op_assign
l_int|NULL
suffix:semicolon
id|res-&gt;child
op_assign
l_int|NULL
suffix:semicolon
)brace
id|ranges
op_add_assign
l_int|6
suffix:semicolon
)brace
)brace
multiline_comment|/* this is largely modeled and stolen after the pmac_pci code -- tgall&n; */
r_static
r_void
id|__init
DECL|function|ibm_add_bridges
id|ibm_add_bridges
c_func
(paren
r_struct
id|device_node
op_star
id|dev
)paren
(brace
r_int
op_star
id|bus_range
suffix:semicolon
r_int
id|len
comma
id|index
op_assign
l_int|0
suffix:semicolon
r_struct
id|pci_controller
op_star
id|hose
suffix:semicolon
r_volatile
r_int
r_char
op_star
id|cfg
suffix:semicolon
r_int
r_int
op_star
id|dma
suffix:semicolon
macro_line|#ifdef CONFIG_POWER3
r_int
r_int
op_star
id|opprop
op_assign
(paren
r_int
r_int
op_star
)paren
id|get_property
c_func
(paren
id|find_path_device
c_func
(paren
l_string|&quot;/&quot;
)paren
comma
l_string|&quot;platform-open-pic&quot;
comma
l_int|NULL
)paren
suffix:semicolon
macro_line|#endif
r_for
c_loop
(paren
suffix:semicolon
id|dev
op_ne
l_int|NULL
suffix:semicolon
id|dev
op_assign
id|dev-&gt;next
comma
op_increment
id|index
)paren
(brace
r_if
c_cond
(paren
id|dev-&gt;n_addrs
OL
l_int|1
)paren
(brace
id|printk
c_func
(paren
id|KERN_WARNING
l_string|&quot;Can&squot;t use %s: no address&bslash;n&quot;
comma
id|dev-&gt;full_name
)paren
suffix:semicolon
r_continue
suffix:semicolon
)brace
id|bus_range
op_assign
(paren
r_int
op_star
)paren
id|get_property
c_func
(paren
id|dev
comma
l_string|&quot;bus-range&quot;
comma
op_amp
id|len
)paren
suffix:semicolon
r_if
c_cond
(paren
id|bus_range
op_eq
l_int|NULL
op_logical_or
id|len
OL
l_int|2
op_star
r_sizeof
(paren
r_int
)paren
)paren
(brace
id|printk
c_func
(paren
id|KERN_WARNING
l_string|&quot;Can&squot;t get bus-range for %s&bslash;n&quot;
comma
id|dev-&gt;full_name
)paren
suffix:semicolon
r_continue
suffix:semicolon
)brace
r_if
c_cond
(paren
id|bus_range
(braket
l_int|1
)braket
op_eq
id|bus_range
(braket
l_int|0
)braket
)paren
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;PCI bus %d&quot;
comma
id|bus_range
(braket
l_int|0
)braket
)paren
suffix:semicolon
r_else
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;PCI buses %d..%d&quot;
comma
id|bus_range
(braket
l_int|0
)braket
comma
id|bus_range
(braket
l_int|1
)braket
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot; controlled by %s at %x&bslash;n&quot;
comma
id|dev-&gt;type
comma
id|dev-&gt;addrs
(braket
l_int|0
)braket
dot
id|address
)paren
suffix:semicolon
id|hose
op_assign
id|pcibios_alloc_controller
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|hose
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;Can&squot;t allocate PCI controller structure for %s&bslash;n&quot;
comma
id|dev-&gt;full_name
)paren
suffix:semicolon
r_continue
suffix:semicolon
)brace
id|hose-&gt;arch_data
op_assign
id|dev
suffix:semicolon
id|hose-&gt;first_busno
op_assign
id|bus_range
(braket
l_int|0
)braket
suffix:semicolon
id|hose-&gt;last_busno
op_assign
id|bus_range
(braket
l_int|1
)braket
suffix:semicolon
id|hose-&gt;ops
op_assign
op_amp
id|python_pci_ops
suffix:semicolon
id|cfg
op_assign
id|ioremap
c_func
(paren
id|dev-&gt;addrs
(braket
l_int|0
)braket
dot
id|address
op_plus
l_int|0xf8000
comma
l_int|0x20
)paren
suffix:semicolon
id|hose-&gt;cfg_addr
op_assign
(paren
r_volatile
r_int
r_int
op_star
)paren
id|cfg
suffix:semicolon
id|hose-&gt;cfg_data
op_assign
id|cfg
op_plus
l_int|0x10
suffix:semicolon
id|process_bridge_ranges
c_func
(paren
id|hose
comma
id|dev
comma
id|index
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_POWER3
id|openpic_setup_ISU
c_func
(paren
id|index
comma
id|opprop
(braket
id|index
op_plus
l_int|1
)braket
)paren
suffix:semicolon
macro_line|#endif /* CONFIG_POWER3 */
multiline_comment|/* check the first bridge for a property that we can&n;&t;&t;   use to set pci_dram_offset */
id|dma
op_assign
(paren
r_int
r_int
op_star
)paren
id|get_property
c_func
(paren
id|dev
comma
l_string|&quot;ibm,dma-ranges&quot;
comma
op_amp
id|len
)paren
suffix:semicolon
r_if
c_cond
(paren
id|index
op_eq
l_int|0
op_logical_and
id|dma
op_ne
l_int|NULL
op_logical_and
id|len
op_ge
l_int|6
op_star
r_sizeof
(paren
op_star
id|dma
)paren
)paren
(brace
id|pci_dram_offset
op_assign
id|dma
(braket
l_int|2
)braket
op_minus
id|dma
(braket
l_int|3
)braket
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;pci_dram_offset = %lx&bslash;n&quot;
comma
id|pci_dram_offset
)paren
suffix:semicolon
)brace
)brace
)brace
macro_line|#ifdef CONFIG_POWER4
r_void
id|__init
DECL|function|power4_add_bridge
id|power4_add_bridge
c_func
(paren
r_void
)paren
(brace
r_struct
id|pci_controller
op_star
id|hose
suffix:semicolon
id|hose
op_assign
id|pcibios_alloc_controller
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|hose
)paren
r_return
suffix:semicolon
id|hose-&gt;first_busno
op_assign
l_int|0
suffix:semicolon
id|hose-&gt;last_busno
op_assign
l_int|0xff
suffix:semicolon
id|hose-&gt;ops
op_assign
op_amp
id|rtas_pci_ops
suffix:semicolon
id|pci_dram_offset
op_assign
l_int|0
suffix:semicolon
)brace
macro_line|#endif /* CONFIG_POWER4 */
r_void
id|__init
DECL|function|chrp_find_bridges
id|chrp_find_bridges
c_func
(paren
r_void
)paren
(brace
r_struct
id|device_node
op_star
id|py
suffix:semicolon
r_char
op_star
id|model
comma
op_star
id|name
suffix:semicolon
r_struct
id|pci_controller
op_star
id|hose
suffix:semicolon
id|ppc_md.pcibios_fixup
op_assign
id|chrp_pcibios_fixup
suffix:semicolon
macro_line|#ifdef CONFIG_POWER4
id|power4_add_bridge
c_func
(paren
)paren
suffix:semicolon
macro_line|#else /* CONFIG_POWER4 */
id|model
op_assign
id|get_property
c_func
(paren
id|find_path_device
c_func
(paren
l_string|&quot;/&quot;
)paren
comma
l_string|&quot;model&quot;
comma
l_int|NULL
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|strncmp
c_func
(paren
l_string|&quot;MOT&quot;
comma
id|model
comma
l_int|3
)paren
)paren
(brace
r_struct
id|pci_controller
op_star
id|hose
suffix:semicolon
id|hose
op_assign
id|pcibios_alloc_controller
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|hose
)paren
r_return
suffix:semicolon
id|hose-&gt;first_busno
op_assign
l_int|0
suffix:semicolon
id|hose-&gt;last_busno
op_assign
l_int|0xff
suffix:semicolon
multiline_comment|/* Check that please. This must be the root of the OF&n;        &t; * PCI tree (the root host bridge&n;        &t; */
id|hose-&gt;arch_data
op_assign
id|find_devices
c_func
(paren
l_string|&quot;pci&quot;
)paren
suffix:semicolon
id|setup_grackle
c_func
(paren
id|hose
comma
l_int|0x20000
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
r_if
c_cond
(paren
(paren
id|py
op_assign
id|find_compatible_devices
c_func
(paren
l_string|&quot;pci&quot;
comma
l_string|&quot;IBM,python&quot;
)paren
)paren
)paren
(brace
multiline_comment|/* XXX xmon_init_scc needs this set and the BAT&n;&t;&t;   set up in MMU_init */
id|ibm_add_bridges
c_func
(paren
id|find_devices
c_func
(paren
l_string|&quot;pci&quot;
)paren
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
id|hose
op_assign
id|pcibios_alloc_controller
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|hose
)paren
r_return
suffix:semicolon
id|hose-&gt;first_busno
op_assign
l_int|0
suffix:semicolon
id|hose-&gt;last_busno
op_assign
l_int|0xff
suffix:semicolon
multiline_comment|/* Check that please. This must be the root of the OF&n;&t; * PCI tree (the root host bridge&n;&t; */
id|hose-&gt;arch_data
op_assign
id|find_devices
c_func
(paren
l_string|&quot;pci&quot;
)paren
suffix:semicolon
id|name
op_assign
id|get_property
c_func
(paren
id|find_path_device
c_func
(paren
l_string|&quot;/&quot;
)paren
comma
l_string|&quot;name&quot;
comma
l_int|NULL
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|strncmp
c_func
(paren
l_string|&quot;IBM,7043-150&quot;
comma
id|name
comma
l_int|12
)paren
op_logical_or
op_logical_neg
id|strncmp
c_func
(paren
l_string|&quot;IBM,7046-155&quot;
comma
id|name
comma
l_int|12
)paren
op_logical_or
op_logical_neg
id|strncmp
c_func
(paren
l_string|&quot;IBM,7046-B50&quot;
comma
id|name
comma
l_int|12
)paren
)paren
(brace
id|setup_grackle
c_func
(paren
id|hose
comma
l_int|0x01000000
)paren
suffix:semicolon
id|isa_mem_base
op_assign
l_int|0x80000000
suffix:semicolon
r_return
suffix:semicolon
)brace
multiline_comment|/* LongTrail */
id|hose-&gt;ops
op_assign
op_amp
id|gg2_pci_ops
suffix:semicolon
id|pci_dram_offset
op_assign
l_int|0
suffix:semicolon
id|isa_mem_base
op_assign
l_int|0xf7000000
suffix:semicolon
id|hose-&gt;io_base_phys
op_assign
(paren
r_int
r_int
)paren
l_int|0xf8000000
suffix:semicolon
id|hose-&gt;io_base_virt
op_assign
id|ioremap
c_func
(paren
id|hose-&gt;io_base_phys
comma
l_int|0x10000
)paren
suffix:semicolon
id|isa_io_base
op_assign
(paren
r_int
r_int
)paren
id|hose-&gt;io_base_virt
suffix:semicolon
id|ppc_md.pcibios_fixup
op_assign
id|gg2_pcibios_fixup
suffix:semicolon
id|ppc_md.pcibios_fixup_bus
op_assign
id|gg2_pcibios_fixup_bus
suffix:semicolon
macro_line|#endif /* CONFIG_POWER4 */
)brace
macro_line|#ifdef CONFIG_PPC64BRIDGE
macro_line|#ifdef CONFIG_POWER4
multiline_comment|/*&n; * Hack alert!!!&n; * 64-bit machines like POWER3 and POWER4 have &gt; 32 bit&n; * physical addresses.  For now we remap particular parts&n; * of the 32-bit physical address space that the Linux&n; * page table gives us into parts of the physical address&n; * space above 4GB so we can access the I/O devices.&n; */
DECL|function|pci_address_offset
r_int
r_int
id|pci_address_offset
c_func
(paren
r_int
id|busnr
comma
r_int
r_int
id|flags
)paren
(brace
r_int
r_int
id|offset
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|busnr
op_ge
l_int|0x1e
)paren
(brace
r_if
c_cond
(paren
id|flags
op_amp
id|IORESOURCE_IO
)paren
id|offset
op_assign
op_minus
l_int|0x100000
suffix:semicolon
r_else
r_if
c_cond
(paren
id|flags
op_amp
id|IORESOURCE_MEM
)paren
id|offset
op_assign
l_int|0x38000000
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|busnr
op_le
l_int|0xf
)paren
(brace
r_if
c_cond
(paren
id|flags
op_amp
id|IORESOURCE_MEM
)paren
id|offset
op_assign
op_minus
l_int|0x40000000
suffix:semicolon
r_else
)brace
r_return
id|offset
suffix:semicolon
)brace
macro_line|#endif /* CONFIG_POWER4 */
macro_line|#endif /* CONFIG_PPC64BRIDGE */
eof
