{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 00:20:53 2020 " "Info: Processing started: Thu Dec 17 00:20:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NMEA_reception_avalon -c NMEA_reception_avalon " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NMEA_reception_avalon -c NMEA_reception_avalon" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prediv_4800hz.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file prediv_4800hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prediv_4800Hz-ar " "Info (12022): Found design unit 1: prediv_4800Hz-ar" {  } { { "prediv_4800Hz.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/prediv_4800Hz.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 prediv_4800Hz " "Info (12023): Found entity 1: prediv_4800Hz" {  } { { "prediv_4800Hz.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/prediv_4800Hz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prediv_1s.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file prediv_1s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prediv_1s-ar " "Info (12022): Found design unit 1: prediv_1s-ar" {  } { { "prediv_1s.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/prediv_1s.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 prediv_1s " "Info (12023): Found entity 1: prediv_1s" {  } { { "prediv_1s.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/prediv_1s.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmd_reception.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file cmd_reception.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmd_reception-ar " "Info (12022): Found design unit 1: cmd_reception-ar" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cmd_reception " "Info (12023): Found entity 1: cmd_reception" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nmea_reception_avalon.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file nmea_reception_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NMEA_reception_avalon-ar " "Info (12022): Found design unit 1: NMEA_reception_avalon-ar" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 NMEA_reception_avalon " "Info (12023): Found entity 1: NMEA_reception_avalon" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "NMEA_reception_avalon " "Info (12127): Elaborating entity \"NMEA_reception_avalon\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "in_trame NMEA_reception_avalon.vhd(30) " "Warning (10541): VHDL Signal Declaration warning at NMEA_reception_avalon.vhd(30): used implicit default value for signal \"in_trame\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_valid NMEA_reception_avalon.vhd(30) " "Warning (10036): Verilog HDL or VHDL warning at NMEA_reception_avalon.vhd(30): object \"data_valid\" assigned a value but never read" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S NMEA_reception_avalon.vhd(57) " "Warning (10492): VHDL Process Statement warning at NMEA_reception_avalon.vhd(57): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C NMEA_reception_avalon.vhd(58) " "Warning (10492): VHDL Process Statement warning at NMEA_reception_avalon.vhd(58): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D NMEA_reception_avalon.vhd(59) " "Warning (10492): VHDL Process Statement warning at NMEA_reception_avalon.vhd(59): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "U NMEA_reception_avalon.vhd(60) " "Warning (10492): VHDL Process Statement warning at NMEA_reception_avalon.vhd(60): signal \"U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_reception cmd_reception:C1 " "Info (12128): Elaborating entity \"cmd_reception\" for hierarchy \"cmd_reception:C1\"" {  } { { "NMEA_reception_avalon.vhd" "C1" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "S cmd_reception.vhd(12) " "Warning (10541): VHDL Signal Declaration warning at cmd_reception.vhd(12): used implicit default value for signal \"S\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "C cmd_reception.vhd(12) " "Warning (10541): VHDL Signal Declaration warning at cmd_reception.vhd(12): used implicit default value for signal \"C\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D cmd_reception.vhd(12) " "Warning (10541): VHDL Signal Declaration warning at cmd_reception.vhd(12): used implicit default value for signal \"D\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "U cmd_reception.vhd(12) " "Warning (10541): VHDL Signal Declaration warning at cmd_reception.vhd(12): used implicit default value for signal \"U\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trame_data cmd_reception.vhd(19) " "Warning (10036): Verilog HDL or VHDL warning at cmd_reception.vhd(19): object \"trame_data\" assigned a value but never read" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_4800 cmd_reception.vhd(20) " "Warning (10036): Verilog HDL or VHDL warning at cmd_reception.vhd(20): object \"clk_4800\" assigned a value but never read" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sec cmd_reception.vhd(20) " "Warning (10036): Verilog HDL or VHDL warning at cmd_reception.vhd(20): object \"sec\" assigned a value but never read" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode cmd_reception.vhd(51) " "Warning (10492): VHDL Process Statement warning at cmd_reception.vhd(51): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_trame cmd_reception.vhd(52) " "Warning (10492): VHDL Process Statement warning at cmd_reception.vhd(52): signal \"in_trame\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_trame cmd_reception.vhd(55) " "Warning (10492): VHDL Process Statement warning at cmd_reception.vhd(55): signal \"in_trame\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_trame cmd_reception.vhd(58) " "Warning (10492): VHDL Process Statement warning at cmd_reception.vhd(58): signal \"in_trame\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_trame cmd_reception.vhd(59) " "Warning (10492): VHDL Process Statement warning at cmd_reception.vhd(59): signal \"in_trame\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_stop cmd_reception.vhd(65) " "Warning (10492): VHDL Process Statement warning at cmd_reception.vhd(65): signal \"start_stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_stop cmd_reception.vhd(66) " "Warning (10492): VHDL Process Statement warning at cmd_reception.vhd(66): signal \"start_stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "trame_v cmd_reception.vhd(41) " "Warning (10631): VHDL Process Statement warning at cmd_reception.vhd(41): inferring latch(es) for signal or variable \"trame_v\", which holds its previous value in one or more paths through the process" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "depart cmd_reception.vhd(41) " "Warning (10631): VHDL Process Statement warning at cmd_reception.vhd(41): inferring latch(es) for signal or variable \"depart\", which holds its previous value in one or more paths through the process" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cpt cmd_reception.vhd(41) " "Warning (10631): VHDL Process Statement warning at cmd_reception.vhd(41): inferring latch(es) for signal or variable \"cpt\", which holds its previous value in one or more paths through the process" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_valid cmd_reception.vhd(41) " "Warning (10631): VHDL Process Statement warning at cmd_reception.vhd(41): inferring latch(es) for signal or variable \"data_valid\", which holds its previous value in one or more paths through the process" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_valid cmd_reception.vhd(41) " "Info (10041): Inferred latch for \"data_valid\" at cmd_reception.vhd(41)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[0\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[0\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[1\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[1\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[2\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[2\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[3\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[3\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[4\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[4\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[5\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[5\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[6\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[6\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[7\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[7\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[8\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[8\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[9\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[9\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[10\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[10\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[11\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[11\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[12\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[12\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[13\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[13\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[14\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[14\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[15\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[15\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[16\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[16\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[17\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[17\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[18\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[18\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[19\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[19\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[20\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[20\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[21\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[21\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[22\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[22\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[23\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[23\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[24\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[24\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[25\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[25\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[26\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[26\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[27\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[27\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[28\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[28\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[29\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[29\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[30\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[30\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpt\[31\] cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"cpt\[31\]\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depart cmd_reception.vhd(49) " "Info (10041): Inferred latch for \"depart\" at cmd_reception.vhd(49)" {  } { { "cmd_reception.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prediv_1s cmd_reception:C1\|prediv_1s:C1 " "Info (12128): Elaborating entity \"prediv_1s\" for hierarchy \"cmd_reception:C1\|prediv_1s:C1\"" {  } { { "cmd_reception.vhd" "C1" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prediv_4800Hz cmd_reception:C1\|prediv_4800Hz:C2 " "Info (12128): Elaborating entity \"prediv_4800Hz\" for hierarchy \"cmd_reception:C1\|prediv_4800Hz:C2\"" {  } { { "cmd_reception.vhd" "C2" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/cmd_reception.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[3\] GND " "Warning (13410): Pin \"readdata\[3\]\" is stuck at GND" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[4\] GND " "Warning (13410): Pin \"readdata\[4\]\" is stuck at GND" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[5\] GND " "Warning (13410): Pin \"readdata\[5\]\" is stuck at GND" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[6\] GND " "Warning (13410): Pin \"readdata\[6\]\" is stuck at GND" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[7\] GND " "Warning (13410): Pin \"readdata\[7\]\" is stuck at GND" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[8\] GND " "Warning (13410): Pin \"readdata\[8\]\" is stuck at GND" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[9\] GND " "Warning (13410): Pin \"readdata\[9\]\" is stuck at GND" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[10\] GND " "Warning (13410): Pin \"readdata\[10\]\" is stuck at GND" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[11\] GND " "Warning (13410): Pin \"readdata\[11\]\" is stuck at GND" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[12\] GND " "Warning (13410): Pin \"readdata\[12\]\" is stuck at GND" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[13\] GND " "Warning (13410): Pin \"readdata\[13\]\" is stuck at GND" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[14\] GND " "Warning (13410): Pin \"readdata\[14\]\" is stuck at GND" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[15\] GND " "Warning (13410): Pin \"readdata\[15\]\" is stuck at GND" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info (286030): Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Warning (21074): Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[3\] " "Warning (15610): No output dependent on input pin \"writedata\[3\]\"" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[4\] " "Warning (15610): No output dependent on input pin \"writedata\[4\]\"" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[5\] " "Warning (15610): No output dependent on input pin \"writedata\[5\]\"" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[6\] " "Warning (15610): No output dependent on input pin \"writedata\[6\]\"" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[7\] " "Warning (15610): No output dependent on input pin \"writedata\[7\]\"" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[8\] " "Warning (15610): No output dependent on input pin \"writedata\[8\]\"" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[9\] " "Warning (15610): No output dependent on input pin \"writedata\[9\]\"" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[10\] " "Warning (15610): No output dependent on input pin \"writedata\[10\]\"" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[11\] " "Warning (15610): No output dependent on input pin \"writedata\[11\]\"" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[12\] " "Warning (15610): No output dependent on input pin \"writedata\[12\]\"" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[13\] " "Warning (15610): No output dependent on input pin \"writedata\[13\]\"" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[14\] " "Warning (15610): No output dependent on input pin \"writedata\[14\]\"" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[15\] " "Warning (15610): No output dependent on input pin \"writedata\[15\]\"" {  } { { "NMEA_reception_avalon.vhd" "" { Text "C:/Users/chicken/Desktop/VHDL_BE/BE_Perisse/NMEA_reception_avalon/NMEA_reception_avalon.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Info (21057): Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info (21058): Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info (21059): Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Info (21061): Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "333 " "Info: Peak virtual memory: 333 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 00:20:55 2020 " "Info: Processing ended: Thu Dec 17 00:20:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
