
---------- Begin Simulation Statistics ----------
final_tick                               126270604000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 393545                       # Simulator instruction rate (inst/s)
host_mem_usage                                 664528                       # Number of bytes of host memory used
host_op_rate                                   397885                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   254.10                       # Real time elapsed on the host
host_tick_rate                              496931788                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102842                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.126271                       # Number of seconds simulated
sim_ticks                                126270604000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102842                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.262706                       # CPI: cycles per instruction
system.cpu.discardedOps                        975537                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         9620427                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.791950                       # IPC: instructions per cycle
system.cpu.numCycles                        126270604                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55116018     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    376      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    466      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    378      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483616      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167367     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379081      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102842                       # Class of committed instruction
system.cpu.tickCycles                       116650177                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2635                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9613                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2092                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           75                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       314634                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1345                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       630589                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1420                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 6501720                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5093967                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            349130                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4084531                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4077208                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.820714                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  312559                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          675680                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             102891                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           572789                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        37439                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     43571727                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43571727                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43580264                       # number of overall hits
system.cpu.dcache.overall_hits::total        43580264                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       322062                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         322062                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       322274                       # number of overall misses
system.cpu.dcache.overall_misses::total        322274                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11231938000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11231938000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11231938000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11231938000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43893789                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43893789                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43902538                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43902538                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007337                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007337                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007341                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007341                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34875.079954                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34875.079954                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34852.138243                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34852.138243                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       303029                       # number of writebacks
system.cpu.dcache.writebacks::total            303029                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        13303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        13303                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13303                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       308759                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       308759                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       308955                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       308955                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  10134358000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10134358000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  10146930000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10146930000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007034                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007034                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007037                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007037                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32822.874799                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32822.874799                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32842.744089                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32842.744089                       # average overall mshr miss latency
system.cpu.dcache.replacements                 308444                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37341832                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37341832                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       231125                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        231125                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8187971000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8187971000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37572957                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37572957                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006151                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006151                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35426.591671                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35426.591671                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5327                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5327                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       225798                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       225798                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7611079000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7611079000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006010                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006010                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33707.468622                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33707.468622                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6229895                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6229895                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        90937                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        90937                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3043967000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3043967000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014387                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014387                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 33473.360678                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33473.360678                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         7976                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7976                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        82961                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        82961                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2523279000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2523279000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013125                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013125                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 30415.243307                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30415.243307                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8537                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8537                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          212                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          212                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8749                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8749                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.024231                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.024231                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          196                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          196                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     12572000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     12572000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.022403                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.022403                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 64142.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 64142.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       109000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       109000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 126270604000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.110143                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43889551                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            308956                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            142.057610                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.110143                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994356                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994356                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          242                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          204                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          44211826                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         44211826                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 126270604000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 126270604000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 126270604000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            48868351                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           40555086                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           6265986                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     17283601                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17283601                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17283601                       # number of overall hits
system.cpu.icache.overall_hits::total        17283601                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7002                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7002                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7002                       # number of overall misses
system.cpu.icache.overall_misses::total          7002                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    289319000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    289319000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    289319000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    289319000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17290603                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17290603                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17290603                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17290603                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000405                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000405                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000405                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000405                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41319.480149                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41319.480149                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41319.480149                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41319.480149                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         6187                       # number of writebacks
system.cpu.icache.writebacks::total              6187                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         7002                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7002                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7002                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7002                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    275315000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    275315000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    275315000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    275315000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000405                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000405                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000405                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000405                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39319.480149                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39319.480149                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39319.480149                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39319.480149                       # average overall mshr miss latency
system.cpu.icache.replacements                   6187                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17283601                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17283601                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7002                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7002                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    289319000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    289319000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17290603                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17290603                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000405                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000405                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41319.480149                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41319.480149                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7002                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7002                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    275315000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    275315000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000405                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000405                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39319.480149                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39319.480149                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 126270604000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           812.578093                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17290603                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7002                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2469.380606                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   812.578093                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.793533                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.793533                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          815                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          811                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.795898                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17297605                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17297605                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 126270604000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 126270604000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 126270604000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 126270604000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  101102842                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 5626                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               303015                       # number of demand (read+write) hits
system.l2.demand_hits::total                   308641                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                5626                       # number of overall hits
system.l2.overall_hits::.cpu.data              303015                       # number of overall hits
system.l2.overall_hits::total                  308641                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1376                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5941                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7317                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1376                       # number of overall misses
system.l2.overall_misses::.cpu.data              5941                       # number of overall misses
system.l2.overall_misses::total                  7317                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    135053000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    571979000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        707032000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    135053000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    571979000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       707032000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             7002                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           308956                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               315958                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            7002                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          308956                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              315958                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.196515                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.019229                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.023158                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.196515                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.019229                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.023158                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98148.982558                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96276.552769                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96628.672953                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98148.982558                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96276.552769                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96628.672953                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1121                       # number of writebacks
system.l2.writebacks::total                      1121                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1376                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7311                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1376                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7311                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    107533000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    452828000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    560361000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    107533000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    452828000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    560361000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.196515                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.019210                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.023139                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.196515                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.019210                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.023139                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78148.982558                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76297.893850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76646.286418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78148.982558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76297.893850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76646.286418                       # average overall mshr miss latency
system.l2.replacements                           3642                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       303029                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           303029                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       303029                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       303029                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         5676                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5676                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         5676                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5676                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           80                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            80                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             78478                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 78478                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            4505                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4505                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    427914000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     427914000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         82983                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             82983                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.054288                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.054288                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94986.459489                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94986.459489                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         4505                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4505                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    337814000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    337814000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.054288                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.054288                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74986.459489                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74986.459489                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           5626                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5626                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1376                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1376                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    135053000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    135053000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         7002                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7002                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.196515                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.196515                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98148.982558                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98148.982558                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1376                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1376                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    107533000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    107533000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.196515                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.196515                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78148.982558                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78148.982558                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        224537                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            224537                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1436                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1436                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    144065000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    144065000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       225973                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        225973                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.006355                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006355                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100323.816156                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100323.816156                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1430                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1430                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    115014000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    115014000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.006328                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006328                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80429.370629                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80429.370629                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 126270604000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3858.637792                       # Cycle average of tags in use
system.l2.tags.total_refs                      628411                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7602                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     82.663904                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.775953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       241.450023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3586.411815                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.058948                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.875589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.942050                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3960                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3903                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1264596                       # Number of tag accesses
system.l2.tags.data_accesses                  1264596                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 126270604000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.046446285750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           48                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           48                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               46828                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                800                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7311                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1121                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7311                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1121                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    663                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   243                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.92                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7311                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1121                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           48                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     138.104167                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.742111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    560.112042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            44     91.67%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      2.08%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      2.08%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      2.08%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      2.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            48                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           48                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.666667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.646549                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.833688                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                9     18.75%     18.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               37     77.08%     95.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      4.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            48                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   42432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  467904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                71744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      3.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  126211961000                       # Total gap between requests
system.mem_ctrls.avgGap                   14968211.69                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        88064                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       337408                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        54272                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 697422.814260079060                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2672102.526729023550                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 429807.083206792886                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1376                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         5935                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1121                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     36908500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    154263000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2809606858750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26823.04                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25992.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 2506339749.11                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        88064                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       379840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        467904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        88064                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        88064                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        71744                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        71744                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1376                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         5935                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7311                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1121                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1121                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       697423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      3008143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          3705566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       697423                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       697423                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       568177                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          568177                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       568177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       697423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      3008143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         4273742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6648                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 848                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          276                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          243                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          433                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          861                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          412                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          377                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          418                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          295                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          883                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          288                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          311                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          339                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          412                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          234                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           26                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          151                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          285                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           42                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           47                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                66521500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              33240000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          191171500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10006.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28756.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4347                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                666                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.39                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           78.54                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2483                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   193.211438                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   126.459640                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   231.647907                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1204     48.49%     48.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          713     28.72%     77.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          250     10.07%     87.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           78      3.14%     90.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           55      2.22%     92.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           39      1.57%     94.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           21      0.85%     95.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           17      0.68%     95.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          106      4.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2483                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                425472                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              54272                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                3.369525                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.429807                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.03                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 126270604000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         9439080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         5016990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       23362080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       1675620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9967616880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3639328590                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  45423214560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   59069653800                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   467.802101                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 118054340000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4216420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3999844000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         8289540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4405995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       24104640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       2750940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9967616880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3385740150                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  45636762720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   59029670865                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   467.485456                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 118612526500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4216420000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3441657500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 126270604000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2806                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1121                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1181                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4505                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4505                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2806                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        16924                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  16924                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       539648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  539648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7311                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7311    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7311                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 126270604000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            14097000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           38781500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            232975                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       304150                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         6187                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7936                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            82983                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           82983                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7002                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       225973                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        20191                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       926356                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                946547                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       844096                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     39167040                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               40011136                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            3642                       # Total snoops (count)
system.tol2bus.snoopTraffic                     71744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           319600                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011233                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.107592                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 316085     98.90%     98.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3440      1.08%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     75      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             319600                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 126270604000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1249021000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          21010995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         926873994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
