/*
 * Copyright (c) 2017, ARM Limited and Contributors. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef __SUN50I_CPUCFG_H__
#define __SUN50I_CPUCFG_H__

#include <sun50i_mmap.h>

/* c = cluster, n = core */
#define SUN50I_CPUCFG_CLS_CTRL_REG0(c)	(SUN50I_CPUCFG_BASE + 0x0000 + (c) * 0x10)
#define SUN50I_CPUCFG_CLS_CTRL_REG1(c)	(SUN50I_CPUCFG_BASE + 0x0004 + (c) * 0x10)
#define SUN50I_CPUCFG_CACHE_CFG_REG0	(SUN50I_CPUCFG_BASE + 0x0008)
#define SUN50I_CPUCFG_CACHE_CFG_REG1	(SUN50I_CPUCFG_BASE + 0x000c)
#define SUN50I_CPUCFG_DBG_REG0		(SUN50I_CPUCFG_BASE + 0x0020)
#define SUN50I_CPUCFG_GLB_CTRL_REG	(SUN50I_CPUCFG_BASE + 0x0028)
#define SUN50I_CPUCFG_CPU_STS_REG(c)	(SUN50I_CPUCFG_BASE + 0x0030 + (c) * 0x04)
#define SUN50I_CPUCFG_L2_STS_REG	(SUN50I_CPUCFG_BASE + 0x003c)
#define SUN50I_CPUCFG_RST_CTRL_REG(c)	(SUN50I_CPUCFG_BASE + 0x0080 + (c) * 0x04)
#define SUN50I_CPUCFG_RVBAR_LO_REG(n)	(SUN50I_CPUCFG_BASE + 0x00a0 + (n) * 0x08)
#define SUN50I_CPUCFG_RVBAR_HI_REG(n)	(SUN50I_CPUCFG_BASE + 0x00a4 + (n) * 0x08)

#define SUN50I_R_CPUCFG_CPUS_RST_REG	(SUN50I_R_CPUCFG_BASE + 0x0000)
#define SUN50I_R_CPUCFG_PWRONRST_REG(c)	(SUN50I_R_CPUCFG_BASE + 0x0030 + (c) * 0x04)
#define SUN50I_R_CPUCFG_SYS_RST_REG	(SUN50I_R_CPUCFG_BASE + 0x0140)
#define SUN50I_R_CPUCFG_SS_FLAG_REG	(SUN50I_R_CPUCFG_BASE + 0x01a0)
#define SUN50I_R_CPUCFG_CPU_ENTRY_REG	(SUN50I_R_CPUCFG_BASE + 0x01a4)
#define SUN50I_R_CPUCFG_SS_ENTRY_REG	(SUN50I_R_CPUCFG_BASE + 0x01a8)
#define SUN50I_R_CPUCFG_HP_FLAG_REG	(SUN50I_R_CPUCFG_BASE + 0x01ac)

#endif /* __SUN50I_CPUCFG_H__ */
