#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Mar 14 14:41:31 2019
# Process ID: 4376
# Current directory: D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1
# Command line: vivado.exe -log ethernet_port.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ethernet_port.tcl
# Log file: D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/ethernet_port.vds
# Journal file: D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ethernet_port.tcl -notrace
Command: synth_design -top ethernet_port -part xc7a200tfbg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3600 
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:64]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 432.547 ; gain = 116.410
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ethernet_port' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/new/ethernet_2port.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_ref' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/realtime/clk_ref_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_ref' (1#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/realtime/clk_ref_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'ethernet_test' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:5]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:23]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:24]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:29]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:30]
INFO: [Synth 8-638] synthesizing module 'smi_config' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/mdio/smi_config.v:2]
	Parameter REF_CLK bound to: 50 - type: integer 
	Parameter MDC_CLK bound to: 500 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter R_GEN_REQ bound to: 4'b0001 
	Parameter R_REG bound to: 4'b0010 
	Parameter R_CHECK bound to: 4'b0011 
	Parameter ETH_UNLINK bound to: 4'b0100 
	Parameter ETH_1000M bound to: 4'b0101 
	Parameter ETH_100M bound to: 4'b0110 
	Parameter ETH_10M bound to: 4'b0111 
	Parameter R_WAIT bound to: 4'b1000 
	Parameter R_GEN_REQ1 bound to: 4'b1001 
	Parameter R_REG1 bound to: 4'b1010 
	Parameter R_CHECK1 bound to: 4'b1011 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/mdio/smi_config.v:54]
INFO: [Synth 8-638] synthesizing module 'smi_read_write' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/mdio/smi_read_write.v:2]
	Parameter REF_CLK bound to: 50 - type: integer 
	Parameter MDC_CLK bound to: 500 - type: integer 
	Parameter ST bound to: 2'b01 
	Parameter W_OP bound to: 2'b01 
	Parameter R_OP bound to: 2'b10 
	Parameter W_TA bound to: 2'b10 
	Parameter IDLE bound to: 3'b000 
	Parameter W_MDIO bound to: 3'b001 
	Parameter R_MDIO bound to: 3'b010 
	Parameter R_TA bound to: 3'b011 
	Parameter R_DATA bound to: 3'b100 
	Parameter W_END bound to: 3'b101 
	Parameter R_END bound to: 3'b110 
INFO: [Synth 8-256] done synthesizing module 'smi_read_write' (2#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/mdio/smi_read_write.v:2]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'smi_inst'. This will prevent further optimization [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/mdio/smi_config.v:249]
WARNING: [Synth 8-6014] Unused sequential element read_data_buf_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/mdio/smi_config.v:218]
WARNING: [Synth 8-3848] Net write_req in module/entity smi_config does not have driver. [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/mdio/smi_config.v:21]
WARNING: [Synth 8-3848] Net write_data in module/entity smi_config does not have driver. [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/mdio/smi_config.v:22]
INFO: [Synth 8-256] done synthesizing module 'smi_config' (3#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/mdio/smi_config.v:2]
INFO: [Synth 8-638] synthesizing module 'util_gmii_to_rgmii' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/util_gmii_to_rgmii.v:2]
INFO: [Synth 8-638] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (4#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-638] synthesizing module 'IDDR' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDDR' (5#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (6#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
WARNING: [Synth 8-6014] Unused sequential element gmii_tx_er_r_d1_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/util_gmii_to_rgmii.v:110]
INFO: [Synth 8-256] done synthesizing module 'util_gmii_to_rgmii' (7#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/util_gmii_to_rgmii.v:2]
INFO: [Synth 8-638] synthesizing module 'gmii_arbi' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/arbi/gmii_arbi.v:5]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/arbi/gmii_arbi.v:11]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/arbi/gmii_arbi.v:12]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/arbi/gmii_arbi.v:13]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/arbi/gmii_arbi.v:14]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/arbi/gmii_arbi.v:17]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/arbi/gmii_arbi.v:18]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/arbi/gmii_arbi.v:19]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/arbi/gmii_arbi.v:20]
INFO: [Synth 8-638] synthesizing module 'gmii_tx_buffer' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/arbi/gmii_tx_buffer.v:5]
	Parameter IDLE bound to: 4'b0000 
	Parameter CHECK_FIFO bound to: 4'b0001 
	Parameter LEN_LATCH bound to: 4'b0010 
	Parameter SEND_WAIT bound to: 4'b0011 
	Parameter SEND bound to: 4'b0100 
	Parameter SEND_WAIT_1 bound to: 4'b0101 
	Parameter SEND_END bound to: 4'b0110 
INFO: [Synth 8-638] synthesizing module 'eth_data_fifo' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/realtime/eth_data_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'eth_data_fifo' (8#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/realtime/eth_data_fifo_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'len_fifo' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/realtime/len_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'len_fifo' (9#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/realtime/len_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'gmii_tx_buffer' (10#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/arbi/gmii_tx_buffer.v:5]
INFO: [Synth 8-638] synthesizing module 'gmii_rx_buffer' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/arbi/gmii_rx_buffer.v:5]
	Parameter IDLE bound to: 4'b0000 
	Parameter CHECK_FIFO bound to: 4'b0001 
	Parameter LEN_LATCH bound to: 4'b0010 
	Parameter REC_WAIT bound to: 4'b0011 
	Parameter READ_FIFO bound to: 4'b0100 
	Parameter REC_END bound to: 4'b0101 
WARNING: [Synth 8-6014] Unused sequential element gmii_rx_dv_d2_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/arbi/gmii_rx_buffer.v:110]
INFO: [Synth 8-256] done synthesizing module 'gmii_rx_buffer' (11#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/arbi/gmii_rx_buffer.v:5]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'rx_buffer_inst'. This will prevent further optimization [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/arbi/gmii_arbi.v:163]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'tx_buffer_inst'. This will prevent further optimization [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/arbi/gmii_arbi.v:150]
INFO: [Synth 8-256] done synthesizing module 'gmii_arbi' (12#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/arbi/gmii_arbi.v:5]
INFO: [Synth 8-638] synthesizing module 'mac_test' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v:9]
	Parameter UDP_WIDTH bound to: 32 - type: integer 
	Parameter UDP_DEPTH bound to: 5 - type: integer 
	Parameter IDLE bound to: 9'b000000001 
	Parameter ARP_REQ bound to: 9'b000000010 
	Parameter ARP_SEND bound to: 9'b000000100 
	Parameter ARP_WAIT bound to: 9'b000001000 
	Parameter GEN_REQ bound to: 9'b000010000 
	Parameter WRITE_RAM bound to: 9'b000100000 
	Parameter SEND bound to: 9'b001000000 
	Parameter WAIT bound to: 9'b010000000 
	Parameter CHECK_ARP bound to: 9'b100000000 
INFO: [Synth 8-638] synthesizing module 'mac_top' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_top.v:7]
INFO: [Synth 8-638] synthesizing module 'mac_tx_top' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:7]
INFO: [Synth 8-638] synthesizing module 'mac_tx' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx.v:8]
	Parameter SEND_IDLE bound to: 6'b000001 
	Parameter SEND_START bound to: 6'b000010 
	Parameter SEND_PREAMBLE bound to: 6'b000100 
	Parameter SEND_DATA bound to: 6'b001000 
	Parameter SEND_CRC bound to: 6'b010000 
	Parameter SEND_END bound to: 6'b100000 
INFO: [Synth 8-256] done synthesizing module 'mac_tx' (13#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx.v:8]
INFO: [Synth 8-638] synthesizing module 'mac_tx_mode' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_mode.v:7]
	Parameter IDLE bound to: 5'b00001 
	Parameter ARP_WAIT bound to: 5'b00010 
	Parameter ARP bound to: 5'b00100 
	Parameter IP_WAIT bound to: 5'b01000 
	Parameter IP bound to: 5'b10000 
INFO: [Synth 8-256] done synthesizing module 'mac_tx_mode' (14#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_mode.v:7]
INFO: [Synth 8-638] synthesizing module 'crc' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/imports/rtl/crc.v:2]
	Parameter Tp bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'crc' (15#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/imports/rtl/crc.v:2]
INFO: [Synth 8-638] synthesizing module 'arp_tx' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v:7]
	Parameter mac_type bound to: 16'b0000100000000110 
	Parameter hardware_type bound to: 16'b0000000000000001 
	Parameter protocol_type bound to: 16'b0000100000000000 
	Parameter mac_length bound to: 8'b00000110 
	Parameter ip_length bound to: 8'b00000100 
	Parameter ARP_REQUEST_CODE bound to: 16'b0000000000000001 
	Parameter ARP_REPLY_CODE bound to: 16'b0000000000000010 
	Parameter IDLE bound to: 8'b00000001 
	Parameter ARP_REQUEST_WAIT_0 bound to: 8'b00000010 
	Parameter ARP_REQUEST_WAIT_1 bound to: 8'b00000100 
	Parameter ARP_REQUEST bound to: 8'b00001000 
	Parameter ARP_REPLY_WAIT_0 bound to: 8'b00010000 
	Parameter ARP_REPLY_WAIT_1 bound to: 8'b00100000 
	Parameter ARP_REPLY bound to: 8'b01000000 
	Parameter ARP_END bound to: 8'b10000000 
INFO: [Synth 8-256] done synthesizing module 'arp_tx' (16#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v:7]
INFO: [Synth 8-638] synthesizing module 'ip_tx' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:9]
	Parameter mac_type bound to: 16'b0000100000000000 
	Parameter ip_version bound to: 4'b0100 
	Parameter header_len bound to: 4'b0101 
	Parameter IDLE bound to: 8'b00000001 
	Parameter START bound to: 8'b00000010 
	Parameter WAIT_DATA_LENGTH bound to: 8'b00000100 
	Parameter GEN_CHECKSUM bound to: 8'b00001000 
	Parameter SEND_WAIT bound to: 8'b00010000 
	Parameter WAIT_MAC bound to: 8'b00100000 
	Parameter IP_SEND bound to: 8'b01000000 
	Parameter IP_END bound to: 8'b10000000 
WARNING: [Synth 8-151] case item 8'b10000000 is unreachable [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:126]
WARNING: [Synth 8-6014] Unused sequential element mac_send_end_d0_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:141]
WARNING: [Synth 8-3848] Net ip_tx_busy in module/entity ip_tx does not have driver. [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:31]
INFO: [Synth 8-256] done synthesizing module 'ip_tx' (17#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:9]
WARNING: [Synth 8-350] instance 'ip0' of module 'ip_tx' requires 21 connections, but only 20 given [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:179]
INFO: [Synth 8-638] synthesizing module 'ip_tx_mode' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx_mode.v:7]
	Parameter ip_udp_type bound to: 8'b00010001 
	Parameter ip_icmp_type bound to: 8'b00000001 
	Parameter IDLE bound to: 5'b00001 
	Parameter UDP_WAIT bound to: 5'b00010 
	Parameter UDP bound to: 5'b00100 
	Parameter ICMP_WAIT bound to: 5'b01000 
	Parameter ICMP bound to: 5'b10000 
INFO: [Synth 8-256] done synthesizing module 'ip_tx_mode' (18#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx_mode.v:7]
INFO: [Synth 8-638] synthesizing module 'udp_tx' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:7]
	Parameter IDLE bound to: 6'b000001 
	Parameter START bound to: 6'b000010 
	Parameter LEN_LATCH bound to: 6'b000100 
	Parameter SEND_WAIT bound to: 6'b001000 
	Parameter UDP_SEND bound to: 6'b010000 
	Parameter UDP_END bound to: 6'b100000 
	Parameter CK_IDLE bound to: 6'b000001 
	Parameter HEADER_CHECKSUM bound to: 6'b000010 
	Parameter GEN_CHECKSUM bound to: 6'b000100 
	Parameter GEN_ODD_CHECKSUM bound to: 6'b001000 
	Parameter GEN_CHECKSUM_END bound to: 6'b010000 
	Parameter CHECKSUM_WAIT bound to: 6'b100000 
INFO: [Synth 8-638] synthesizing module 'udp_tx_data_fifo' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/realtime/udp_tx_data_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'udp_tx_data_fifo' (19#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/realtime/udp_tx_data_fifo_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'udp_checksum_fifo' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/realtime/udp_checksum_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'udp_checksum_fifo' (20#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/realtime/udp_checksum_fifo_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element fifo_count_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:157]
WARNING: [Synth 8-6014] Unused sequential element ram_rdata_d1_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:249]
INFO: [Synth 8-256] done synthesizing module 'udp_tx' (21#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:7]
INFO: [Synth 8-256] done synthesizing module 'mac_tx_top' (22#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:7]
INFO: [Synth 8-638] synthesizing module 'mac_rx_top' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v:7]
INFO: [Synth 8-638] synthesizing module 'mac_rx' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:7]
	Parameter IDLE bound to: 8'b00000001 
	Parameter REC_PREAMBLE bound to: 8'b00000010 
	Parameter REC_MAC_HEAD bound to: 8'b00000100 
	Parameter REC_IDENTIFY bound to: 8'b00001000 
	Parameter REC_DATA bound to: 8'b00010000 
	Parameter REC_CRC bound to: 8'b00100000 
	Parameter REC_ERROR bound to: 8'b01000000 
	Parameter REC_END bound to: 8'b10000000 
WARNING: [Synth 8-6014] Unused sequential element rx_dv_d1_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element mac_crc_cnt_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:229]
INFO: [Synth 8-256] done synthesizing module 'mac_rx' (23#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:7]
INFO: [Synth 8-638] synthesizing module 'ip_rx' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v:7]
	Parameter IDLE bound to: 5'b00001 
	Parameter REC_HEADER0 bound to: 5'b00010 
	Parameter REC_HEADER1 bound to: 5'b00100 
	Parameter REC_DATA bound to: 5'b01000 
	Parameter REC_END bound to: 5'b10000 
WARNING: [Synth 8-6014] Unused sequential element ip_rx_data_d1_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v:168]
INFO: [Synth 8-256] done synthesizing module 'ip_rx' (24#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v:7]
INFO: [Synth 8-638] synthesizing module 'udp_rx' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:7]
	Parameter IDLE bound to: 8'b00000001 
	Parameter REC_HEAD bound to: 8'b00000010 
	Parameter REC_DATA bound to: 8'b00000100 
	Parameter REC_ODD_DATA bound to: 8'b00001000 
	Parameter VERIFY_CHECKSUM bound to: 8'b00010000 
	Parameter REC_ERROR bound to: 8'b00100000 
	Parameter REC_END_WAIT bound to: 8'b01000000 
	Parameter REC_END bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:33]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:34]
INFO: [Synth 8-638] synthesizing module 'udp_rx_ram_8_2048' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/realtime/udp_rx_ram_8_2048_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'udp_rx_ram_8_2048' (25#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/realtime/udp_rx_ram_8_2048_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'udp_receive_ram'. This will prevent further optimization [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:189]
INFO: [Synth 8-256] done synthesizing module 'udp_rx' (26#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:7]
INFO: [Synth 8-638] synthesizing module 'arp_rx' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/arp_rx.v:7]
	Parameter ARP_REQUEST_CODE bound to: 16'b0000000000000001 
	Parameter ARP_REPLY_CODE bound to: 16'b0000000000000010 
	Parameter IDLE bound to: 4'b0001 
	Parameter ARP_REC_DATA bound to: 4'b0010 
	Parameter ARP_WAIT bound to: 4'b0100 
	Parameter ARP_END bound to: 4'b1000 
INFO: [Synth 8-256] done synthesizing module 'arp_rx' (27#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/arp_rx.v:7]
INFO: [Synth 8-256] done synthesizing module 'mac_rx_top' (28#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v:7]
INFO: [Synth 8-638] synthesizing module 'icmp_reply' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:6]
	Parameter ECHO_REQUEST bound to: 8'b00001000 
	Parameter ECHO_REPLY bound to: 8'b00000000 
	Parameter IDLE bound to: 11'b00000000001 
	Parameter REC_DATA bound to: 11'b00000000010 
	Parameter REC_ODD_DATA bound to: 11'b00000000100 
	Parameter VERIFY_CHECKSUM bound to: 11'b00000001000 
	Parameter REC_ERROR bound to: 11'b00000010000 
	Parameter REC_END_WAIT bound to: 11'b00000100000 
	Parameter GEN_CHECKSUM bound to: 11'b00001000000 
	Parameter SEND_WAIT_0 bound to: 11'b00010000000 
	Parameter SEND_WAIT_1 bound to: 11'b00100000000 
	Parameter SEND bound to: 11'b01000000000 
	Parameter REC_END bound to: 11'b10000000000 
	Parameter SEND_END bound to: 11'b00000000000 
INFO: [Synth 8-638] synthesizing module 'icmp_rx_ram_8_256' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/realtime/icmp_rx_ram_8_256_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'icmp_rx_ram_8_256' (29#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/realtime/icmp_rx_ram_8_256_stub.v:6]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (8) of module 'icmp_rx_ram_8_256' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:330]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (8) of module 'icmp_rx_ram_8_256' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:333]
WARNING: [Synth 8-3848] Net icmp_tx_end in module/entity icmp_reply does not have driver. [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:21]
INFO: [Synth 8-256] done synthesizing module 'icmp_reply' (30#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:6]
INFO: [Synth 8-638] synthesizing module 'arp_cache' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/arp_cache.v:1]
INFO: [Synth 8-256] done synthesizing module 'arp_cache' (31#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/arp_cache.v:1]
INFO: [Synth 8-256] done synthesizing module 'mac_top' (32#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_top.v:7]
INFO: [Synth 8-638] synthesizing module 'ax_debounce' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/debouce/ax_debounce.v:31]
	Parameter N bound to: 32 - type: integer 
	Parameter FREQ bound to: 50 - type: integer 
	Parameter MAX_TIME bound to: 20 - type: integer 
	Parameter TIMER_MAX_VAL bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ax_debounce' (33#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/debouce/ax_debounce.v:31]
INFO: [Synth 8-226] default block is never used [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v:388]
INFO: [Synth 8-256] done synthesizing module 'mac_test' (34#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v:9]
INFO: [Synth 8-638] synthesizing module 'reset' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/new/reset.v:2]
INFO: [Synth 8-256] done synthesizing module 'reset' (35#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/new/reset.v:2]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'util_gmii_to_rgmii_m0'. This will prevent further optimization [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:60]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mac_test0'. This will prevent further optimization [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:99]
INFO: [Synth 8-256] done synthesizing module 'ethernet_test' (36#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:5]
INFO: [Synth 8-256] done synthesizing module 'ethernet_port' (37#1) [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/new/ethernet_2port.v:5]
WARNING: [Synth 8-3331] design icmp_reply has unconnected port icmp_tx_end
WARNING: [Synth 8-3331] design ip_tx has unconnected port ip_tx_busy
WARNING: [Synth 8-3331] design ip_tx has unconnected port mac_send_end
WARNING: [Synth 8-3331] design mac_tx_top has unconnected port icmp_tx_end
WARNING: [Synth 8-3331] design gmii_rx_buffer has unconnected port gmii_rxd[7]
WARNING: [Synth 8-3331] design gmii_rx_buffer has unconnected port gmii_rxd[6]
WARNING: [Synth 8-3331] design gmii_rx_buffer has unconnected port gmii_rxd[5]
WARNING: [Synth 8-3331] design gmii_rx_buffer has unconnected port gmii_rxd[4]
WARNING: [Synth 8-3331] design util_gmii_to_rgmii has unconnected port speed_selection[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 493.738 ; gain = 177.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_req to constant 0 [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/mdio/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[15] to constant 0 [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/mdio/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[14] to constant 0 [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/mdio/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[13] to constant 0 [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/mdio/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[12] to constant 0 [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/mdio/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[11] to constant 0 [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/mdio/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[10] to constant 0 [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/mdio/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[9] to constant 0 [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/mdio/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[8] to constant 0 [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/mdio/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[7] to constant 0 [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/mdio/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[6] to constant 0 [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/mdio/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[5] to constant 0 [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/mdio/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[4] to constant 0 [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/mdio/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[3] to constant 0 [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/mdio/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[2] to constant 0 [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/mdio/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[1] to constant 0 [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/mdio/smi_config.v:249]
WARNING: [Synth 8-3295] tying undriven pin smi_inst:write_data[0] to constant 0 [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/mdio/smi_config.v:249]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 493.738 ; gain = 177.602
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/dcp7/clk_ref_in_context.xdc] for cell 'refclk'
Finished Parsing XDC File [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/dcp7/clk_ref_in_context.xdc] for cell 'refclk'
Parsing XDC File [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/dcp8/len_fifo_in_context.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo'
Finished Parsing XDC File [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/dcp8/len_fifo_in_context.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo'
Parsing XDC File [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/dcp8/len_fifo_in_context.xdc] for cell 'u1/arbi_inst/rx_buffer_inst/rx_len_fifo'
Finished Parsing XDC File [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/dcp8/len_fifo_in_context.xdc] for cell 'u1/arbi_inst/rx_buffer_inst/rx_len_fifo'
Parsing XDC File [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/dcp9/udp_rx_ram_8_2048_in_context.xdc] for cell 'u1/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram'
Finished Parsing XDC File [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/dcp9/udp_rx_ram_8_2048_in_context.xdc] for cell 'u1/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram'
Parsing XDC File [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/dcp10/udp_checksum_fifo_in_context.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
Finished Parsing XDC File [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/dcp10/udp_checksum_fifo_in_context.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
Parsing XDC File [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/dcp11/udp_tx_data_fifo_in_context.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
Finished Parsing XDC File [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/dcp11/udp_tx_data_fifo_in_context.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
Parsing XDC File [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/dcp12/eth_data_fifo_in_context.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo'
Finished Parsing XDC File [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/dcp12/eth_data_fifo_in_context.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo'
Parsing XDC File [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/dcp12/eth_data_fifo_in_context.xdc] for cell 'u1/arbi_inst/rx_buffer_inst/rx_fifo'
Finished Parsing XDC File [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/dcp12/eth_data_fifo_in_context.xdc] for cell 'u1/arbi_inst/rx_buffer_inst/rx_fifo'
Parsing XDC File [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/dcp13/icmp_rx_ram_8_256_in_context.xdc] for cell 'u1/mac_test0/mac_top0/icmp0/icmp_receive_ram'
Finished Parsing XDC File [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/dcp13/icmp_rx_ram_8_256_in_context.xdc] for cell 'u1/mac_test0/mac_top0/icmp0/icmp_receive_ram'
Parsing XDC File [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/constrs_1/new/top.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk_p' already exists, overwriting the previous clock with the same name. [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/constrs_1/new/top.xdc:6]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-reset_path' is not supported by synthesis. The constraint will not be passed to synthesis. [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/constrs_1/new/top.xdc:61]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-reset_path' is not supported by synthesis. The constraint will not be passed to synthesis. [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/constrs_1/new/top.xdc:62]
Finished Parsing XDC File [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ethernet_port_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ethernet_port_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 899.715 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u1/arbi_inst/rx_buffer_inst/rx_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u1/arbi_inst/rx_buffer_inst/rx_len_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u1/arbi_inst/tx_buffer_inst/tx_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u1/mac_test0/mac_top0/icmp0/icmp_receive_ram' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u1/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 899.715 ; gain = 583.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 899.715 ; gain = 583.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  {D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/dcp7/clk_ref_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  {D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/dcp7/clk_ref_in_context.xdc}, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  {D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/dcp7/clk_ref_in_context.xdc}, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  {D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-4376-PC-201805041311/dcp7/clk_ref_in_context.xdc}, line 7).
Applied set_property DONT_TOUCH = true for refclk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1/arbi_inst/rx_buffer_inst/rx_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1/arbi_inst/rx_buffer_inst/rx_len_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1/arbi_inst/tx_buffer_inst/tx_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1/arbi_inst/tx_buffer_inst/tx_len_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1/mac_test0/mac_top0/icmp0/icmp_receive_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 899.715 ; gain = 583.578
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'smi_read_write'
INFO: [Synth 8-5546] ROM "mdio_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mdc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mdio_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mdio_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element write_cnt_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/mdio/smi_read_write.v:186]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'smi_config'
INFO: [Synth 8-5544] ROM "reg_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element tm_cnt_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/mdio/smi_config.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmii_txd_r_d1_reg' and it is trimmed from '8' to '4' bits. [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/util_gmii_to_rgmii.v:108]
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_len" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element tx_len_cnt_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/arbi/gmii_tx_buffer.v:134]
WARNING: [Synth 8-6014] Unused sequential element tx_data_cnt_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/arbi/gmii_tx_buffer.v:194]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gmii_rx_buffer'
INFO: [Synth 8-5544] ROM "rx_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element rx_cnt_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/arbi/gmii_rx_buffer.v:133]
INFO: [Synth 8-5544] ROM "eth_1000m_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "eth_1000m_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "e_rst_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element e_rst_cnt_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/arbi/gmii_arbi.v:141]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'send_state_reg' in module 'mac_tx'
INFO: [Synth 8-5544] ROM "send_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "send_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "send_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_tx_ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_send_end" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element mac_tx_cnt_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx.v:215]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'mac_tx_mode'
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arp_tx_ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_tx_ack" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_mode.v:107]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'arp_tx'
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arp_destination_ip_addr" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v:193]
WARNING: [Synth 8-6014] Unused sequential element arp_send_cnt_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v:238]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ip_tx'
INFO: [Synth 8-5546] ROM "checksum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_tx_ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element identify_code_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:213]
WARNING: [Synth 8-6014] Unused sequential element ip_send_cnt_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:234]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'ip_tx_mode'
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "udp_tx_ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_tx_ack" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx_mode.v:112]
INFO: [Synth 8-4471] merging register 'udp_tx_end_reg' into 'checksum_wr_reg' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:611]
WARNING: [Synth 8-6014] Unused sequential element udp_tx_end_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:611]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'udp_tx'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ck_state_reg' in module 'udp_tx'
INFO: [Synth 8-5546] ROM "ip_tx_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "udp_tx_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "checksum_tmp0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "checkout_buf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "checksum_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ck_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ck_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ck_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rec_state_reg' in module 'mac_rx'
INFO: [Synth 8-5546] ROM "rec_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rec_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rec_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rec_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_rec_error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "crc_check" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "crc_rec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mac_rx_destination_mac_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_rx_source_mac_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_type" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element mac_rx_cnt_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:219]
WARNING: [Synth 8-6014] Unused sequential element preamble_cnt_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:318]
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_total_data_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "checksum_tmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "check_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_checksum_error" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ip_rx_cnt_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v:180]
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_total_data_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "checksum_tmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "check_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_checksum_error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'udp_rx'
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "udp_data_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "udp_rec_data_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "udp_checksum_error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "verify_end" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element udp_rx_cnt_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:173]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'arp_rx'
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element arp_rx_cnt_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/arp_rx.v:126]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'icmp_reply'
INFO: [Synth 8-5546] ROM "icmp_checksum_error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_rx_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_tx_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_tx_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_data_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reply_checkout_buf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element icmp_rx_cnt_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:264]
INFO: [Synth 8-5545] ROM "button_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'mac_test'
INFO: [Synth 8-5546] ROM "write_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "write_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_wr_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 |                              000
                  W_MDIO |                          0000010 |                              001
                   W_END |                          0001000 |                              101
                  R_MDIO |                          0000100 |                              010
                    R_TA |                          0010000 |                              011
                  R_DATA |                          0100000 |                              100
                   R_END |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'smi_read_write'
WARNING: [Synth 8-327] inferring latch for variable 'mdio_en_reg' [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/mdio/smi_read_write.v:35]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
              R_GEN_REQ1 |                             0001 |                             1001
                  R_REG1 |                             0010 |                             1010
                R_CHECK1 |                             0011 |                             1011
              ETH_UNLINK |                             0100 |                             0100
               R_GEN_REQ |                             0101 |                             0001
                   R_REG |                             0110 |                             0010
                 R_CHECK |                             0111 |                             0011
               ETH_1000M |                             1000 |                             0101
                ETH_100M |                             1001 |                             0110
                 ETH_10M |                             1010 |                             0111
                  R_WAIT |                             1011 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'smi_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                             0000
              CHECK_FIFO |                           000010 |                             0001
               LEN_LATCH |                           000100 |                             0010
                REC_WAIT |                           001000 |                             0011
               READ_FIFO |                           010000 |                             0100
                 REC_END |                           100000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'gmii_rx_buffer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                          0000001
                   START |                              001 |                          0000010
        WAIT_DATA_LENGTH |                              010 |                          0000100
            GEN_CHECKSUM |                              011 |                          0001000
               SEND_WAIT |                              100 |                          0010000
                WAIT_MAC |                              101 |                          0100000
                 IP_SEND |                              110 |                          1000000
                  iSTATE |                              111 |                          0000000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ip_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                     000000000001
                REC_DATA |                             0001 |                     000000000010
            REC_ODD_DATA |                             0100 |                     000000000100
         VERIFY_CHECKSUM |                             0011 |                     000000001000
               REC_ERROR |                             0010 |                     000000010000
            REC_END_WAIT |                             0101 |                     000000100000
                 REC_END |                             0110 |                     010000000000
             SEND_WAIT_0 |                             0111 |                     000010000000
             SEND_WAIT_1 |                             1000 |                     000100000000
                    SEND |                             1001 |                     001000000000
                SEND_END |                             1010 |                     000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'icmp_reply'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 899.715 ; gain = 583.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 27    
	   2 Input     28 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 3     
	   2 Input     18 Bit       Adders := 6     
	   2 Input     17 Bit       Adders := 22    
	   2 Input     16 Bit       Adders := 13    
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 19    
	   3 Input      1 Bit         XORs := 12    
	   6 Input      1 Bit         XORs := 14    
	   8 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 8     
	   7 Input      1 Bit         XORs := 14    
	  10 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 6     
	  12 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 2     
+---Registers : 
	               80 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 6     
	               32 Bit    Registers := 37    
	               28 Bit    Registers := 1     
	               20 Bit    Registers := 4     
	               19 Bit    Registers := 3     
	               18 Bit    Registers := 5     
	               17 Bit    Registers := 14    
	               16 Bit    Registers := 31    
	               11 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 38    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 125   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 15    
	   7 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 38    
	   4 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   5 Input     31 Bit        Muxes := 1     
	   3 Input     28 Bit        Muxes := 1     
	   3 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   5 Input     23 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 5     
	   2 Input     17 Bit        Muxes := 17    
	   2 Input     16 Bit        Muxes := 28    
	   5 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 44    
	   3 Input      8 Bit        Muxes := 3     
	  43 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  13 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   4 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 18    
	  10 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 6     
	  17 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 22    
	   3 Input      4 Bit        Muxes := 2     
	  29 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   3 Input      3 Bit        Muxes := 2     
	  17 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 98    
	  15 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 19    
	   6 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module smi_read_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	  13 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  15 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
Module smi_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module util_gmii_to_rgmii 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module gmii_tx_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module gmii_rx_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module gmii_arbi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
Module mac_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module mac_tx_mode 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module crc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module arp_tx 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	  43 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ip_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module ip_tx_mode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module udp_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module mac_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 3     
	   7 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 9     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module ip_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module udp_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
Module arp_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 10    
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module icmp_reply 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  29 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 2     
Module arp_cache 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ax_debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module mac_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     31 Bit        Muxes := 1     
	   5 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 11    
Module reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mdc" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element write_cnt_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/mdio/smi_read_write.v:186]
WARNING: [Synth 8-6014] Unused sequential element tx_data_cnt_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/arbi/gmii_tx_buffer.v:194]
WARNING: [Synth 8-6014] Unused sequential element tx_len_cnt_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/arbi/gmii_tx_buffer.v:134]
WARNING: [Synth 8-6014] Unused sequential element rx_cnt_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/arbi/gmii_rx_buffer.v:133]
WARNING: [Synth 8-6014] Unused sequential element e_rst_cnt_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/arbi/gmii_arbi.v:141]
WARNING: [Synth 8-6014] Unused sequential element mac_tx_cnt_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx.v:215]
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_mode.v:107]
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arp_destination_ip_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v:193]
WARNING: [Synth 8-6014] Unused sequential element arp_send_cnt_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v:238]
WARNING: [Synth 8-6014] Unused sequential element identify_code_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:213]
WARNING: [Synth 8-6014] Unused sequential element ip_send_cnt_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:234]
WARNING: [Synth 8-6014] Unused sequential element timeout_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx_mode.v:112]
INFO: [Synth 8-5546] ROM "ck_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "preamble" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mac_rx_source_mac_addr" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element mac_rx_cnt_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:219]
WARNING: [Synth 8-6014] Unused sequential element preamble_cnt_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:318]
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_checksum_error" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ip_rx_cnt_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v:180]
INFO: [Synth 8-5546] ROM "udp_data_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "verify_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "udp_checksum_error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "udp_rec_data_length" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element udp_rx_cnt_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:173]
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element arp_rx_cnt_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/arp_rx.v:126]
WARNING: [Synth 8-6014] Unused sequential element icmp0/icmp_rx_cnt_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:264]
INFO: [Synth 8-5545] ROM "button_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element udp_rec_ram_read_addr_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v:239]
WARNING: [Synth 8-6014] Unused sequential element u1/smi_config_inst/tm_cnt_reg was removed.  [D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/src/mdio/smi_config.v:60]
WARNING: [Synth 8-3331] design ip_tx has unconnected port ip_tx_busy
WARNING: [Synth 8-3331] design ip_tx has unconnected port mac_send_end
WARNING: [Synth 8-3331] design mac_tx_top has unconnected port icmp_tx_end
WARNING: [Synth 8-3331] design gmii_rx_buffer has unconnected port gmii_rxd[7]
WARNING: [Synth 8-3331] design gmii_rx_buffer has unconnected port gmii_rxd[6]
WARNING: [Synth 8-3331] design gmii_rx_buffer has unconnected port gmii_rxd[5]
WARNING: [Synth 8-3331] design gmii_rx_buffer has unconnected port gmii_rxd[4]
WARNING: [Synth 8-3331] design util_gmii_to_rgmii has unconnected port speed_selection[0]
INFO: [Synth 8-3886] merging instance 'u1/smi_config_inst/reg_addr_reg[1]' (FDCE) to 'u1/smi_config_inst/reg_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'u1/smi_config_inst/reg_addr_reg[2]' (FDCE) to 'u1/smi_config_inst/reg_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'u1/smi_config_inst/reg_addr_reg[3]' (FDCE) to 'u1/smi_config_inst/reg_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'u1/smi_config_inst/phy_addr_reg[0]' (FDC) to 'u1/smi_config_inst/led_reg[3]'
INFO: [Synth 8-3886] merging instance 'u1/smi_config_inst/phy_addr_reg[1]' (FDC) to 'u1/smi_config_inst/phy_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'u1/smi_config_inst/phy_addr_reg[2]' (FDC) to 'u1/smi_config_inst/phy_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'u1/smi_config_inst/phy_addr_reg[3]' (FDC) to 'u1/smi_config_inst/phy_addr_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/smi_config_inst/phy_addr_reg[4] )
WARNING: [Synth 8-3332] Sequential element (u1/smi_config_inst/phy_addr_reg[4]) is unused and will be removed from module ethernet_port.
INFO: [Synth 8-3886] merging instance 'u1/arbi_inst/pack_total_len_reg[0]' (FDCE) to 'u1/arbi_inst/pack_total_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/arbi_inst/pack_total_len_reg[1]' (FDCE) to 'u1/arbi_inst/pack_total_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/arbi_inst/pack_total_len_reg[2]' (FDCE) to 'u1/arbi_inst/pack_total_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/arbi_inst/pack_total_len_reg[3]' (FDCE) to 'u1/arbi_inst/pack_total_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/arbi_inst/pack_total_len_reg[4]' (FDCE) to 'u1/arbi_inst/pack_total_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/arbi_inst/pack_total_len_reg[5]' (FDPE) to 'u1/arbi_inst/pack_total_len_reg[10]'
INFO: [Synth 8-3886] merging instance 'u1/arbi_inst/pack_total_len_reg[6]' (FDCE) to 'u1/arbi_inst/pack_total_len_reg[24]'
INFO: [Synth 8-3886] merging instance 'u1/arbi_inst/pack_total_len_reg[7]' (FDPE) to 'u1/arbi_inst/pack_total_len_reg[10]'
INFO: [Synth 8-3886] merging instance 'u1/arbi_inst/pack_total_len_reg[8]' (FDPE) to 'u1/arbi_inst/pack_total_len_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/arbi_inst/pack_total_len_reg[9]' (FDCE) to 'u1/arbi_inst/pack_total_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/arbi_inst/pack_total_len_reg[11]' (FDCE) to 'u1/arbi_inst/pack_total_len_reg[24]'
INFO: [Synth 8-3886] merging instance 'u1/arbi_inst/pack_total_len_reg[12]' (FDCE) to 'u1/arbi_inst/pack_total_len_reg[24]'
INFO: [Synth 8-3886] merging instance 'u1/arbi_inst/pack_total_len_reg[13]' (FDPE) to 'u1/arbi_inst/pack_total_len_reg[18]'
INFO: [Synth 8-3886] merging instance 'u1/arbi_inst/pack_total_len_reg[14]' (FDCE) to 'u1/arbi_inst/pack_total_len_reg[24]'
INFO: [Synth 8-3886] merging instance 'u1/arbi_inst/pack_total_len_reg[15]' (FDCE) to 'u1/arbi_inst/pack_total_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/arbi_inst/pack_total_len_reg[16]' (FDCE) to 'u1/arbi_inst/pack_total_len_reg[24]'
INFO: [Synth 8-3886] merging instance 'u1/arbi_inst/pack_total_len_reg[20]' (FDCE) to 'u1/arbi_inst/pack_total_len_reg[24]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/arbi_inst /\pack_total_len_reg[21] )
INFO: [Synth 8-3886] merging instance 'u1/arbi_inst/pack_total_len_reg[22]' (FDCE) to 'u1/arbi_inst/pack_total_len_reg[24]'
INFO: [Synth 8-3886] merging instance 'u1/arbi_inst/pack_total_len_reg[23]' (FDCE) to 'u1/arbi_inst/pack_total_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/arbi_inst/pack_total_len_reg[25]' (FDCE) to 'u1/arbi_inst/pack_total_len_reg[26]'
INFO: [Synth 8-3886] merging instance 'u1/arbi_inst/pack_total_len_reg[27]' (FDCE) to 'u1/arbi_inst/pack_total_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/arbi_inst/pack_total_len_reg[28]' (FDCE) to 'u1/arbi_inst/pack_total_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/arbi_inst/pack_total_len_reg[29]' (FDCE) to 'u1/arbi_inst/pack_total_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'u1/arbi_inst/pack_total_len_reg[30]' (FDCE) to 'u1/arbi_inst/pack_total_len_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/arbi_inst /\pack_total_len_reg[31] )
WARNING: [Synth 8-3332] Sequential element (pack_total_len_reg[31]) is unused and will be removed from module gmii_arbi.
WARNING: [Synth 8-3332] Sequential element (pack_total_len_reg[21]) is unused and will be removed from module gmii_arbi.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/arbi_inst /tx_buffer_inst/\pack_len_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/arbi_inst /tx_buffer_inst/\state_reg[3] )
INFO: [Synth 8-3886] merging instance 'u1/arbi_inst/tx_buffer_inst/e10_100_txd_reg[0]' (FDC) to 'u1/arbi_inst/tx_buffer_inst/e10_100_txd_reg[4]'
INFO: [Synth 8-3886] merging instance 'u1/arbi_inst/tx_buffer_inst/e10_100_txd_reg[1]' (FDC) to 'u1/arbi_inst/tx_buffer_inst/e10_100_txd_reg[5]'
INFO: [Synth 8-3886] merging instance 'u1/arbi_inst/tx_buffer_inst/e10_100_txd_reg[2]' (FDC) to 'u1/arbi_inst/tx_buffer_inst/e10_100_txd_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1/arbi_inst/tx_buffer_inst/e10_100_txd_reg[3]' (FDC) to 'u1/arbi_inst/tx_buffer_inst/e10_100_txd_reg[7]'
WARNING: [Synth 8-3332] Sequential element (state_reg[3]) is unused and will be removed from module gmii_tx_buffer.
WARNING: [Synth 8-3332] Sequential element (pack_len_reg[0]) is unused and will be removed from module gmii_tx_buffer.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/arbi_inst /rx_buffer_inst/\pack_len_reg[15] )
WARNING: [Synth 8-3332] Sequential element (pack_len_reg[15]) is unused and will be removed from module gmii_rx_buffer.
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[16]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[16]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[16]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[1]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[3]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[1]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[3]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[2]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[2]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[3]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[5]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[3]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[5]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[4]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[4]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[5]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[7]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[5]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[7]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[6]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[6]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[7]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[14]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[7]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[14]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[8]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[8]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[9]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[9]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[10]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[10]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[11]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[11]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[12]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[12]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[13]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[13]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[14]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[14]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[1]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[2]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[3]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[4]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[5]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[8]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[6]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[7]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[8]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[9]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[9]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[10]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[10]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[11]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[11]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[12]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[12]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[14]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[15]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/mac_test0 /mac_top0/mac_tx0/\udp0/checksum_tmp4_reg[16] )
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[30]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[31]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[29]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[28]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[27]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[26]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[25]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[24]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[23]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[22]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[21]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[20]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[19]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[18]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[16]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[16]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[1]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[3]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[2]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[4]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[3]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/mac_test0 /mac_top0/\icmp0/reply_check_out_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/mac_test0 /\ram_wr_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/mac_test0 /mac_top0/mac_tx0/\ip0/check_out_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u1/mac_test0 /mac_top0/mac_tx0/\ipmode/ip_send_type_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/mac_test0 /mac_top0/mac_tx0/\ipmode/ip_send_type_reg[7] )
WARNING: [Synth 8-3332] Sequential element (ip0/checkout_buf_reg[19]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (ip0/checkout_buf_reg[18]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (ip0/checkout_buf_reg[17]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (ip0/checkout_buf_reg[16]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (ip0/checksum_tmp6_reg[17]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (ip0/checksum_tmp6_reg[13]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (ip0/checksum_tmp6_reg[12]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (ip0/checksum_tmp6_reg[11]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (ip0/checksum_tmp6_reg[10]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (ip0/checksum_tmp6_reg[9]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (ip0/checksum_tmp6_reg[8]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (ip0/checksum_tmp6_reg[6]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (ip0/checksum_tmp2_reg[7]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (ip0/checksum_tmp2_reg[6]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (ip0/checksum_tmp2_reg[5]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (ip0/checksum_tmp2_reg[3]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (ip0/checksum_tmp2_reg[2]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (ip0/checksum_tmp2_reg[1]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (ip0/check_out_reg[19]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (ipmode/ip_send_type_reg[0]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (udp0/checksum_tmp5_reg[17]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (udp0/checksum_tmp5_reg[13]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (udp0/checksum_tmp5_reg[12]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (udp0/checksum_tmp5_reg[11]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (udp0/checksum_tmp5_reg[10]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (udp0/checksum_tmp5_reg[9]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[31]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[30]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[29]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[28]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[27]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[26]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[25]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[24]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[23]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[22]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[21]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[20]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[19]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[18]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[17]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (udp0/checkout_buf_reg[16]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (udp0/checksum_tmp4_reg[16]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (ipmode/ip_send_type_reg[7]) is unused and will be removed from module mac_tx_top.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[47]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[46]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[45]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[44]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[43]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[42]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[41]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[40]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[39]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[38]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[37]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[36]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[35]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[34]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[33]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[32]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[31]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[30]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[29]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[28]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[27]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[26]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[25]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[24]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[23]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[22]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[21]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[20]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[19]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[18]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[17]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[16]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[15]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[14]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[13]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[12]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[11]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[10]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[9]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[8]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[7]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[6]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[5]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[4]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[3]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[2]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[1]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (mac_rx_source_mac_addr_reg[0]) is unused and will be removed from module mac_rx.
WARNING: [Synth 8-3332] Sequential element (check_out_reg[31]) is unused and will be removed from module ip_rx.
WARNING: [Synth 8-3332] Sequential element (check_out_reg[30]) is unused and will be removed from module ip_rx.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/mac_test0 /mac_top0/mac_tx0/\udp0/checksum_tmp3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/mac_test0 /mac_top0/mac_tx0/\ip0/checksum_tmp3_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 899.715 ; gain = 583.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'refclk/clk_out1' to pin 'refclk/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'refclk/clk_out2' to pin 'refclk/bbstub_clk_out2/O'
WARNING: [Synth 8-565] redefining clock 'sys_clk_p'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 906.473 ; gain = 590.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 931.465 ; gain = 615.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 970.688 ; gain = 654.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[0] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[0]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[1] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[1]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[2] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[2]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[3] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[3]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[4] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[4]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[5] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[5]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[6] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[6]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[7] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[7]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[8] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[8]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[9] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[9]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[10] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[10]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[11] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[11]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[12] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[12]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[13] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[13]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[14] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[14]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[15] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[15]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_req to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 970.688 ; gain = 654.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 970.688 ; gain = 654.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 970.688 ; gain = 654.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 970.688 ; gain = 654.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 970.688 ; gain = 654.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 970.688 ; gain = 654.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|smi_read_write | mdio_in_reg[3]    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|gmii_tx_buffer | e10_100_tx_en_reg | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+---------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |clk_ref           |         1|
|2     |eth_data_fifo     |         2|
|3     |len_fifo          |         2|
|4     |icmp_rx_ram_8_256 |         1|
|5     |udp_rx_ram_8_2048 |         1|
|6     |udp_tx_data_fifo  |         1|
|7     |udp_checksum_fifo |         1|
+------+------------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |clk_ref           |     1|
|2     |eth_data_fifo     |     1|
|3     |eth_data_fifo__1  |     1|
|4     |icmp_rx_ram_8_256 |     1|
|5     |len_fifo          |     1|
|6     |len_fifo__1       |     1|
|7     |udp_checksum_fifo |     1|
|8     |udp_rx_ram_8_2048 |     1|
|9     |udp_tx_data_fifo  |     1|
|10    |BUFG              |     1|
|11    |CARRY4            |   479|
|12    |IDDR              |     5|
|13    |LUT1              |   282|
|14    |LUT2              |  1212|
|15    |LUT3              |   363|
|16    |LUT4              |   501|
|17    |LUT5              |   493|
|18    |LUT6              |   752|
|19    |MUXF7             |     6|
|20    |MUXF8             |     1|
|21    |ODDR              |     6|
|22    |SRL16E            |     2|
|23    |FDCE              |  2737|
|24    |FDPE              |   231|
|25    |FDRE              |    65|
|26    |LD                |     1|
|27    |IBUF              |     7|
|28    |IOBUF             |     1|
|29    |OBUF              |    12|
+------+------------------+------+

Report Instance Areas: 
+------+--------------------------+-------------------+------+
|      |Instance                  |Module             |Cells |
+------+--------------------------+-------------------+------+
|1     |top                       |                   |  7327|
|2     |  u1                      |ethernet_test      |  7305|
|3     |    util_gmii_to_rgmii_m0 |util_gmii_to_rgmii |    55|
|4     |    arbi_inst             |gmii_arbi          |   554|
|5     |      tx_buffer_inst      |gmii_tx_buffer     |   228|
|6     |      rx_buffer_inst      |gmii_rx_buffer     |   243|
|7     |    mac_test0             |mac_test           |  6304|
|8     |      mac_top0            |mac_top            |  6079|
|9     |        cache0            |arp_cache          |   230|
|10    |        icmp0             |icmp_reply         |   870|
|11    |        mac_rx0           |mac_rx_top         |  2368|
|12    |          c0              |crc_0              |    69|
|13    |          arp0            |arp_rx             |   288|
|14    |          ip0             |ip_rx              |   576|
|15    |          mac0            |mac_rx             |   565|
|16    |          udp0            |udp_rx             |   869|
|17    |        mac_tx0           |mac_tx_top         |  2611|
|18    |          c0              |crc                |    69|
|19    |          arp_tx0         |arp_tx             |   364|
|20    |          ip0             |ip_tx              |   571|
|21    |          ipmode          |ip_tx_mode         |   150|
|22    |          mac0            |mac_tx             |   187|
|23    |          mode0           |mac_tx_mode        |    87|
|24    |          udp0            |udp_tx             |  1183|
|25    |    reset_m0              |reset              |    73|
|26    |    smi_config_inst       |smi_config         |   319|
|27    |      smi_inst            |smi_read_write     |   162|
+------+--------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 970.688 ; gain = 654.551
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 299 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 970.688 ; gain = 248.574
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 970.688 ; gain = 654.551
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 506 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
415 Infos, 223 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 970.688 ; gain = 666.348
INFO: [Common 17-1381] The checkpoint 'D:/demo_AX7204/19 ethernet_test_1g_100m/rgmii_ethernet/eth_test.runs/synth_1/ethernet_port.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ethernet_port_utilization_synth.rpt -pb ethernet_port_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.103 . Memory (MB): peak = 970.688 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 14 14:42:50 2019...
