# Mips-pipeline-CPU
A 5-stage pipeline CPU that supports 50 MIPS instructions with Verilog.


## structure:
![](https://github.com/troyzhaoyue/Mips-pipeline-CPU/blob/master/mipspipeline.png)
