<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_s10_user_rst_clkgate_1947/sim/altera_s10_user_rst_clkgate.sv"
   type="SYSTEM_VERILOG"
   library="altera_s10_user_rst_clkgate_1947" />
 <file
   path="sim/pcie_ed_resetIP.v"
   type="VERILOG"
   library="pcie_ed_resetIP"
   hasInlineConfiguration="true" />
 <topLevel name="pcie_ed_resetIP.pcie_ed_resetIP" />
 <deviceFamily name="agilex5" />
 <device name="A5ED065BB32AE4SR0" />
</simPackage>
