// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "03/22/2019 18:42:14"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TronWithFriends (
	CLOCK_50,
	KEY,
	SW,
	PS2_KBCLK,
	PS2_KBDAT,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[17:0] SW;
input 	PS2_KBCLK;
input 	PS2_KBDAT;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;

// Design Ports Information
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[8]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[8]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[8]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_KBCLK	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_KBDAT	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("TronWithFriends_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \VGA|mypll|altpll_component|pll~CLK1 ;
wire \VGA|mypll|altpll_component|pll~CLK2 ;
wire \VGA|mypll|altpll_component|pll~CLK3 ;
wire \VGA|mypll|altpll_component|pll~CLK4 ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \SW[15]~input_o ;
wire \SW[16]~input_o ;
wire \SW[17]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \CLOCK_50~input_o ;
wire \VGA|mypll|altpll_component|pll~FBOUT ;
wire \VGA|mypll|altpll_component|_clk0 ;
wire \VGA|mypll|altpll_component|_clk0~clkctrl_outclk ;
wire \VGA|controller|Add0~0_combout ;
wire \KEY[0]~input_o ;
wire \VGA|controller|Add0~1 ;
wire \VGA|controller|Add0~2_combout ;
wire \VGA|controller|Add0~3 ;
wire \VGA|controller|Add0~4_combout ;
wire \VGA|controller|Add0~5 ;
wire \VGA|controller|Add0~6_combout ;
wire \VGA|controller|Add0~7 ;
wire \VGA|controller|Add0~8_combout ;
wire \VGA|controller|Add0~9 ;
wire \VGA|controller|Add0~10_combout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|xCounter~2_combout ;
wire \VGA|controller|Add0~11 ;
wire \VGA|controller|Add0~12_combout ;
wire \VGA|controller|Add0~13 ;
wire \VGA|controller|Add0~14_combout ;
wire \VGA|controller|Add0~15 ;
wire \VGA|controller|Add0~16_combout ;
wire \VGA|controller|xCounter~1_combout ;
wire \VGA|controller|Add0~17 ;
wire \VGA|controller|Add0~18_combout ;
wire \VGA|controller|xCounter~0_combout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~2_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~feeder_combout ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~15 ;
wire \VGA|controller|Add1~16_combout ;
wire \VGA|controller|yCounter[8]~1_combout ;
wire \VGA|controller|Add1~0_combout ;
wire \VGA|controller|yCounter[0]~10_combout ;
wire \VGA|controller|Add1~1 ;
wire \VGA|controller|Add1~2_combout ;
wire \VGA|controller|yCounter[1]~9_combout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|Add1~3 ;
wire \VGA|controller|Add1~4_combout ;
wire \VGA|controller|yCounter[2]~7_combout ;
wire \VGA|controller|Add1~17 ;
wire \VGA|controller|Add1~18_combout ;
wire \VGA|controller|yCounter[9]~8_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|yCounter[8]~0_combout ;
wire \VGA|controller|Add1~5 ;
wire \VGA|controller|Add1~6_combout ;
wire \VGA|controller|yCounter[3]~6_combout ;
wire \VGA|controller|Add1~7 ;
wire \VGA|controller|Add1~8_combout ;
wire \VGA|controller|yCounter[4]~5_combout ;
wire \VGA|controller|Add1~9 ;
wire \VGA|controller|Add1~10_combout ;
wire \VGA|controller|yCounter[5]~4_combout ;
wire \VGA|controller|Add1~11 ;
wire \VGA|controller|Add1~12_combout ;
wire \VGA|controller|yCounter[6]~3_combout ;
wire \VGA|controller|Add1~13 ;
wire \VGA|controller|Add1~14_combout ;
wire \VGA|controller|yCounter[7]~2_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~2_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~feeder_combout ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~1_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~feeder_combout ;
wire \VGA|controller|VGA_BLANK~q ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \t0|r0|count[0]~25_combout ;
wire \t0|r0|count[0]~26 ;
wire \t0|r0|count[1]~27_combout ;
wire \t0|r0|count[1]~28 ;
wire \t0|r0|count[2]~29_combout ;
wire \t0|r0|count[2]~30 ;
wire \t0|r0|count[3]~31_combout ;
wire \t0|r0|count[3]~32 ;
wire \t0|r0|count[4]~33_combout ;
wire \t0|r0|count[4]~34 ;
wire \t0|r0|count[5]~35_combout ;
wire \t0|r0|count[5]~36 ;
wire \t0|r0|count[6]~37_combout ;
wire \t0|r0|count[6]~38 ;
wire \t0|r0|count[7]~39_combout ;
wire \t0|r0|count[7]~40 ;
wire \t0|r0|count[8]~41_combout ;
wire \t0|r0|count[8]~42 ;
wire \t0|r0|count[9]~43_combout ;
wire \t0|r0|count[9]~44 ;
wire \t0|r0|count[10]~45_combout ;
wire \t0|r0|count[10]~46 ;
wire \t0|r0|count[11]~47_combout ;
wire \t0|r0|count[11]~48 ;
wire \t0|r0|count[12]~49_combout ;
wire \t0|r0|count[12]~50 ;
wire \t0|r0|count[13]~51_combout ;
wire \t0|r0|count[13]~52 ;
wire \t0|r0|count[14]~53_combout ;
wire \t0|r0|count[14]~54 ;
wire \t0|r0|count[15]~55_combout ;
wire \t0|r0|count[15]~56 ;
wire \t0|r0|count[16]~57_combout ;
wire \t0|r0|count[16]~58 ;
wire \t0|r0|count[17]~59_combout ;
wire \t0|r0|count[17]~60 ;
wire \t0|r0|count[18]~61_combout ;
wire \t0|r0|count[18]~62 ;
wire \t0|r0|count[19]~63_combout ;
wire \t0|r0|count[19]~64 ;
wire \t0|r0|count[20]~65_combout ;
wire \t0|r0|count[20]~66 ;
wire \t0|r0|count[21]~67_combout ;
wire \t0|r0|count[21]~68 ;
wire \t0|r0|count[22]~69_combout ;
wire \t0|r0|count[22]~70 ;
wire \t0|r0|count[23]~71_combout ;
wire \t0|r0|count[23]~72 ;
wire \t0|r0|count[24]~73_combout ;
wire \t0|r0|LessThan0~0_combout ;
wire \t0|r0|LessThan0~1_combout ;
wire \t0|r0|LessThan0~2_combout ;
wire \t0|r0|LessThan0~3_combout ;
wire \t0|r0|LessThan0~4_combout ;
wire \t0|r0|LessThan0~5_combout ;
wire \t0|r0|clkout~0_combout ;
wire \t0|r0|clkout~feeder_combout ;
wire \t0|r0|clkout~q ;
wire \t0|r0|clkout~clkctrl_outclk ;
wire \kb|DOWNCOUNTER[0]~8_combout ;
wire \kb|DOWNCOUNTER[0]~9 ;
wire \kb|DOWNCOUNTER[1]~10_combout ;
wire \kb|DOWNCOUNTER[1]~11 ;
wire \kb|DOWNCOUNTER[2]~12_combout ;
wire \kb|DOWNCOUNTER[2]~13 ;
wire \kb|DOWNCOUNTER[3]~14_combout ;
wire \kb|LessThan0~0_combout ;
wire \kb|DOWNCOUNTER[3]~15 ;
wire \kb|DOWNCOUNTER[4]~16_combout ;
wire \kb|DOWNCOUNTER[4]~17 ;
wire \kb|DOWNCOUNTER[5]~18_combout ;
wire \kb|DOWNCOUNTER[5]~19 ;
wire \kb|DOWNCOUNTER[6]~20_combout ;
wire \kb|DOWNCOUNTER[6]~21 ;
wire \kb|DOWNCOUNTER[7]~22_combout ;
wire \kb|LessThan0~1_combout ;
wire \kb|LessThan0~2_combout ;
wire \kb|TRIGGER~feeder_combout ;
wire \kb|TRIGGER~q ;
wire \PS2_KBCLK~input_o ;
wire \kb|PREVIOUS_STATE~0_combout ;
wire \kb|PREVIOUS_STATE~q ;
wire \kb|always2~0_combout ;
wire \kb|scan_code[1]~0_combout ;
wire \kb|COUNT[1]~6_combout ;
wire \kb|Add2~1_combout ;
wire \kb|COUNT[2]~8_combout ;
wire \kb|Add2~0_combout ;
wire \kb|COUNT[3]~7_combout ;
wire \kb|count_reading[0]~12_combout ;
wire \kb|scan_err~5_combout ;
wire \kb|read~0_combout ;
wire \kb|read~q ;
wire \kb|count_reading[0]~13 ;
wire \kb|count_reading[1]~14_combout ;
wire \kb|count_reading[1]~15 ;
wire \kb|count_reading[2]~16_combout ;
wire \kb|count_reading[2]~17 ;
wire \kb|count_reading[3]~18_combout ;
wire \kb|count_reading[3]~19 ;
wire \kb|count_reading[4]~20_combout ;
wire \kb|count_reading[4]~21 ;
wire \kb|count_reading[5]~22_combout ;
wire \kb|count_reading[5]~23 ;
wire \kb|count_reading[6]~24_combout ;
wire \kb|COUNT[1]~2_combout ;
wire \kb|count_reading[6]~25 ;
wire \kb|count_reading[7]~26_combout ;
wire \kb|count_reading[7]~27 ;
wire \kb|count_reading[8]~28_combout ;
wire \kb|count_reading[8]~29 ;
wire \kb|count_reading[9]~30_combout ;
wire \kb|count_reading[9]~31 ;
wire \kb|count_reading[10]~32_combout ;
wire \kb|count_reading[10]~33 ;
wire \kb|count_reading[11]~34_combout ;
wire \kb|COUNT[1]~3_combout ;
wire \kb|COUNT[1]~4_combout ;
wire \kb|COUNT[0]~5_combout ;
wire \kb|COUNT[0]~9_combout ;
wire \kb|scan_err~0_combout ;
wire \kb|TRIG_ARR~0_combout ;
wire \kb|TRIG_ARR~q ;
wire \PS2_KBDAT~input_o ;
wire \kb|scan_code[7]~feeder_combout ;
wire \kb|always2~2_combout ;
wire \kb|scan_code[3]~feeder_combout ;
wire \kb|scan_err~1_combout ;
wire \kb|always2~1_combout ;
wire \kb|scan_err~2_combout ;
wire \kb|scan_err~3_combout ;
wire \kb|scan_err~4_combout ;
wire \kb|scan_err~q ;
wire \kb|CODEWORD~1_combout ;
wire \kb|CODEWORD~7_combout ;
wire \kb|CODEWORD~0_combout ;
wire \kb|CODEWORD~5_combout ;
wire \kb|CODEWORD[1]~feeder_combout ;
wire \kb|CODEWORD~2_combout ;
wire \kb|KEYSTROKE~10_combout ;
wire \kb|KEYSTROKE~11_combout ;
wire \kb|CODEWORD~6_combout ;
wire \kb|CODEWORD~4_combout ;
wire \kb|KEYSTROKE[2]~3_combout ;
wire \kb|KEYSTROKE[2]~4_combout ;
wire \kb|KEYSTROKE[2]~6_combout ;
wire \kb|CODEWORD~3_combout ;
wire \kb|KEYSTROKE[2]~1_combout ;
wire \kb|KEYSTROKE[2]~5_combout ;
wire \kb|KEYSTROKE[2]~2_combout ;
wire \kb|KEYSTROKE[2]~7_combout ;
wire \kb|KEYSTROKE[2]~12_combout ;
wire \kb|KEYSTROKE~0_combout ;
wire \kb|KEYSTROKE~8_combout ;
wire \kb|KEYSTROKE~9_combout ;
wire \t0|move_x1~0_combout ;
wire \t0|move_x1~4_combout ;
wire \t0|move_x1~5_combout ;
wire \t0|sanjam[0]~0_combout ;
wire \t0|player1y[4]~0_combout ;
wire \t0|move_x1~1_combout ;
wire \t0|move_x1~2_combout ;
wire \t0|move_x1~6_combout ;
wire \t0|move_x1~3_combout ;
wire \t0|Add0~0_combout ;
wire \t0|Add0~19_combout ;
wire \t0|Add0~1 ;
wire \t0|Add0~2_combout ;
wire \t0|Add0~20_combout ;
wire \t0|Add0~3 ;
wire \t0|Add0~4_combout ;
wire \t0|Add0~21_combout ;
wire \t0|Add0~5 ;
wire \t0|Add0~6_combout ;
wire \t0|Add0~22_combout ;
wire \t0|Add0~7 ;
wire \t0|Add0~8_combout ;
wire \t0|Add0~23_combout ;
wire \t0|Add0~9 ;
wire \t0|Add0~10_combout ;
wire \t0|Add0~18_combout ;
wire \t0|Add0~11 ;
wire \t0|Add0~12_combout ;
wire \t0|Add0~17_combout ;
wire \t0|move_x2~3_combout ;
wire \t0|move_x2~4_combout ;
wire \t0|player2x[3]~0_combout ;
wire \t0|move_x2~0_combout ;
wire \t0|move_x2~1_combout ;
wire \t0|move_x2~5_combout ;
wire \t0|move_x2~2_combout ;
wire \t0|Add2~0_combout ;
wire \t0|Add2~19_combout ;
wire \t0|Add2~1 ;
wire \t0|Add2~2_combout ;
wire \t0|Add2~20_combout ;
wire \t0|Add2~3 ;
wire \t0|Add2~4_combout ;
wire \t0|Add2~21_combout ;
wire \t0|Add2~5 ;
wire \t0|Add2~6_combout ;
wire \t0|Add2~22_combout ;
wire \t0|Add2~7 ;
wire \t0|Add2~8_combout ;
wire \t0|Add2~23_combout ;
wire \t0|Add2~9 ;
wire \t0|Add2~10_combout ;
wire \t0|Add2~18_combout ;
wire \t0|Add2~11 ;
wire \t0|Add2~12_combout ;
wire \t0|Add2~17_combout ;
wire \t0|x~1_combout ;
wire \t0|x[6]~feeder_combout ;
wire \t0|x~2_combout ;
wire \t0|Add2~13 ;
wire \t0|Add2~14_combout ;
wire \t0|Add2~16_combout ;
wire \t0|Add0~13 ;
wire \t0|Add0~14_combout ;
wire \t0|Add0~16_combout ;
wire \t0|x~0_combout ;
wire \t0|move_y1~2_combout ;
wire \t0|move_y1~0_combout ;
wire \t0|move_y1~3_combout ;
wire \t0|move_y1~1_combout ;
wire \t0|Add1~0_combout ;
wire \t0|Add1~20_combout ;
wire \t0|Add1~1 ;
wire \t0|Add1~2_combout ;
wire \t0|Add1~19_combout ;
wire \t0|Add1~3 ;
wire \t0|Add1~4_combout ;
wire \t0|Add1~18_combout ;
wire \t0|Add1~5 ;
wire \t0|Add1~6_combout ;
wire \t0|Add1~17_combout ;
wire \t0|Add1~7 ;
wire \t0|Add1~8_combout ;
wire \t0|Add1~16_combout ;
wire \t0|move_y2~3_combout ;
wire \t0|move_y2~0_combout ;
wire \t0|move_y2~1_combout ;
wire \t0|move_y2~4_combout ;
wire \t0|move_y2~2_combout ;
wire \t0|Add3~0_combout ;
wire \t0|Add3~20_combout ;
wire \t0|Add3~1 ;
wire \t0|Add3~2_combout ;
wire \t0|Add3~19_combout ;
wire \t0|Add3~3 ;
wire \t0|Add3~4_combout ;
wire \t0|Add3~18_combout ;
wire \t0|Add3~5 ;
wire \t0|Add3~6_combout ;
wire \t0|Add3~17_combout ;
wire \t0|Add3~7 ;
wire \t0|Add3~8_combout ;
wire \t0|Add3~16_combout ;
wire \t0|y~2_combout ;
wire \t0|Add1~9 ;
wire \t0|Add1~10_combout ;
wire \t0|Add1~15_combout ;
wire \t0|Add1~11 ;
wire \t0|Add1~12_combout ;
wire \t0|Add1~14_combout ;
wire \t0|Add3~9 ;
wire \t0|Add3~10_combout ;
wire \t0|Add3~15_combout ;
wire \t0|Add3~11 ;
wire \t0|Add3~12_combout ;
wire \t0|Add3~14_combout ;
wire \t0|y~0_combout ;
wire \t0|y~3_combout ;
wire \t0|y~1_combout ;
wire \VGA|LessThan3~0_combout ;
wire \VGA|valid_160x120~0_combout ;
wire \t0|y~4_combout ;
wire \t0|y~5_combout ;
wire \t0|y~6_combout ;
wire \VGA|user_input_translator|Add0~1 ;
wire \VGA|user_input_translator|Add0~3 ;
wire \VGA|user_input_translator|Add0~5 ;
wire \VGA|user_input_translator|Add0~7 ;
wire \VGA|user_input_translator|Add0~9 ;
wire \VGA|user_input_translator|Add0~11 ;
wire \VGA|user_input_translator|Add0~13 ;
wire \VGA|user_input_translator|Add0~14_combout ;
wire \VGA|user_input_translator|Add0~12_combout ;
wire \VGA|user_input_translator|Add0~10_combout ;
wire \VGA|user_input_translator|Add0~8_combout ;
wire \VGA|user_input_translator|Add0~6_combout ;
wire \VGA|user_input_translator|Add0~4_combout ;
wire \VGA|user_input_translator|Add0~2_combout ;
wire \VGA|user_input_translator|Add0~0_combout ;
wire \VGA|user_input_translator|mem_address[5]~1 ;
wire \VGA|user_input_translator|mem_address[6]~3 ;
wire \VGA|user_input_translator|mem_address[7]~5 ;
wire \VGA|user_input_translator|mem_address[8]~7 ;
wire \VGA|user_input_translator|mem_address[9]~9 ;
wire \VGA|user_input_translator|mem_address[10]~11 ;
wire \VGA|user_input_translator|mem_address[11]~13 ;
wire \VGA|user_input_translator|mem_address[12]~15 ;
wire \VGA|user_input_translator|mem_address[13]~17 ;
wire \VGA|user_input_translator|mem_address[14]~18_combout ;
wire \VGA|user_input_translator|mem_address[13]~16_combout ;
wire \VGA|controller|controller_translator|Add0~1 ;
wire \VGA|controller|controller_translator|Add0~3 ;
wire \VGA|controller|controller_translator|Add0~5 ;
wire \VGA|controller|controller_translator|Add0~7 ;
wire \VGA|controller|controller_translator|Add0~9 ;
wire \VGA|controller|controller_translator|Add0~11 ;
wire \VGA|controller|controller_translator|Add0~13 ;
wire \VGA|controller|controller_translator|Add0~14_combout ;
wire \VGA|controller|controller_translator|Add0~12_combout ;
wire \VGA|controller|controller_translator|Add0~10_combout ;
wire \VGA|controller|controller_translator|Add0~8_combout ;
wire \VGA|controller|controller_translator|Add0~6_combout ;
wire \VGA|controller|controller_translator|Add0~4_combout ;
wire \VGA|controller|controller_translator|Add0~2_combout ;
wire \VGA|controller|controller_translator|Add0~0_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~1 ;
wire \VGA|controller|controller_translator|mem_address[6]~3 ;
wire \VGA|controller|controller_translator|mem_address[7]~5 ;
wire \VGA|controller|controller_translator|mem_address[8]~7 ;
wire \VGA|controller|controller_translator|mem_address[9]~9 ;
wire \VGA|controller|controller_translator|mem_address[10]~11 ;
wire \VGA|controller|controller_translator|mem_address[11]~13 ;
wire \VGA|controller|controller_translator|mem_address[12]~15 ;
wire \VGA|controller|controller_translator|mem_address[13]~17 ;
wire \VGA|controller|controller_translator|mem_address[14]~18_combout ;
wire \VGA|controller|controller_translator|mem_address[13]~16_combout ;
wire \t0|colour[2]~0_combout ;
wire \t0|x~3_combout ;
wire \t0|x~4_combout ;
wire \t0|x~5_combout ;
wire \t0|x~6_combout ;
wire \t0|x~7_combout ;
wire \VGA|user_input_translator|mem_address[5]~0_combout ;
wire \VGA|user_input_translator|mem_address[6]~2_combout ;
wire \VGA|user_input_translator|mem_address[7]~4_combout ;
wire \VGA|user_input_translator|mem_address[8]~6_combout ;
wire \VGA|user_input_translator|mem_address[9]~8_combout ;
wire \VGA|user_input_translator|mem_address[10]~10_combout ;
wire \VGA|user_input_translator|mem_address[11]~12_combout ;
wire \VGA|user_input_translator|mem_address[12]~14_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~0_combout ;
wire \VGA|controller|controller_translator|mem_address[6]~2_combout ;
wire \VGA|controller|controller_translator|mem_address[7]~4_combout ;
wire \VGA|controller|controller_translator|mem_address[8]~6_combout ;
wire \VGA|controller|controller_translator|mem_address[9]~8_combout ;
wire \VGA|controller|controller_translator|mem_address[10]~10_combout ;
wire \VGA|controller|controller_translator|mem_address[11]~12_combout ;
wire \VGA|controller|controller_translator|mem_address[12]~14_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ;
wire \t0|colour[1]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8 ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ;
wire [3:0] \kb|COUNT ;
wire [10:0] \kb|scan_code ;
wire [7:0] \kb|CODEWORD ;
wire [31:0] \t0|move_y2 ;
wire [7:0] \kb|KEYSTROKE ;
wire [31:0] \t0|move_x2 ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w ;
wire [7:0] \t0|player1y ;
wire [9:0] \VGA|controller|xCounter ;
wire [1:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [24:0] \t0|r0|count ;
wire [9:0] \VGA|controller|yCounter ;
wire [7:0] \t0|y ;
wire [7:0] \t0|x ;
wire [11:0] \kb|count_reading ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode105w ;
wire [7:0] \t0|player2x ;
wire [7:0] \kb|DOWNCOUNTER ;
wire [31:0] \t0|move_x1 ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w ;
wire [7:0] \t0|player1x ;
wire [2:0] \t0|colour ;
wire [1:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode126w ;
wire [31:0] \t0|sanjam ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode118w ;
wire [7:0] \t0|player2y ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w ;
wire [31:0] \t0|move_y1 ;

wire [4:0] \VGA|mypll|altpll_component|pll_CLK_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;

assign \VGA|mypll|altpll_component|_clk0  = \VGA|mypll|altpll_component|pll_CLK_bus [0];
assign \VGA|mypll|altpll_component|pll~CLK1  = \VGA|mypll|altpll_component|pll_CLK_bus [1];
assign \VGA|mypll|altpll_component|pll~CLK2  = \VGA|mypll|altpll_component|pll_CLK_bus [2];
assign \VGA|mypll|altpll_component|pll~CLK3  = \VGA|mypll|altpll_component|pll_CLK_bus [3];
assign \VGA|mypll|altpll_component|pll~CLK4  = \VGA|mypll|altpll_component|pll_CLK_bus [4];

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a8  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \VGA|mypll|altpll_component|pll (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\VGA|mypll|altpll_component|pll~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\VGA|mypll|altpll_component|pll~FBOUT ),
	.clk(\VGA|mypll|altpll_component|pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|pll .auto_settings = "false";
defparam \VGA|mypll|altpll_component|pll .bandwidth_type = "medium";
defparam \VGA|mypll|altpll_component|pll .c0_high = 12;
defparam \VGA|mypll|altpll_component|pll .c0_initial = 1;
defparam \VGA|mypll|altpll_component|pll .c0_low = 12;
defparam \VGA|mypll|altpll_component|pll .c0_mode = "even";
defparam \VGA|mypll|altpll_component|pll .c0_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_high = 0;
defparam \VGA|mypll|altpll_component|pll .c1_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c1_low = 0;
defparam \VGA|mypll|altpll_component|pll .c1_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c1_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c2_high = 0;
defparam \VGA|mypll|altpll_component|pll .c2_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c2_low = 0;
defparam \VGA|mypll|altpll_component|pll .c2_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c2_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c2_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c3_high = 0;
defparam \VGA|mypll|altpll_component|pll .c3_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c3_low = 0;
defparam \VGA|mypll|altpll_component|pll .c3_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c3_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c3_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c4_high = 0;
defparam \VGA|mypll|altpll_component|pll .c4_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c4_low = 0;
defparam \VGA|mypll|altpll_component|pll .c4_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c4_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c4_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .charge_pump_current_bits = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_counter = "c0";
defparam \VGA|mypll|altpll_component|pll .clk0_divide_by = 2;
defparam \VGA|mypll|altpll_component|pll .clk0_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk0_multiply_by = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk1_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk1_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk1_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk2_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk2_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk2_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk3_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk3_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk3_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk4_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk4_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk4_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .compensate_clock = "clock0";
defparam \VGA|mypll|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \VGA|mypll|altpll_component|pll .inclk1_input_frequency = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_c_bits = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_r_bits = 27;
defparam \VGA|mypll|altpll_component|pll .m = 12;
defparam \VGA|mypll|altpll_component|pll .m_initial = 1;
defparam \VGA|mypll|altpll_component|pll .m_ph = 0;
defparam \VGA|mypll|altpll_component|pll .n = 1;
defparam \VGA|mypll|altpll_component|pll .operation_mode = "normal";
defparam \VGA|mypll|altpll_component|pll .pfd_max = 200000;
defparam \VGA|mypll|altpll_component|pll .pfd_min = 3076;
defparam \VGA|mypll|altpll_component|pll .self_reset_on_loss_lock = "off";
defparam \VGA|mypll|altpll_component|pll .simulation_type = "timing";
defparam \VGA|mypll|altpll_component|pll .switch_over_type = "manual";
defparam \VGA|mypll|altpll_component|pll .vco_center = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_frequency_control = "auto";
defparam \VGA|mypll|altpll_component|pll .vco_max = 3333;
defparam \VGA|mypll|altpll_component|pll .vco_min = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_phase_shift_step = 208;
defparam \VGA|mypll|altpll_component|pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \VGA|mypll|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\VGA|mypll|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N6
cycloneive_lcell_comb \VGA|controller|Add0~0 (
// Equation(s):
// \VGA|controller|Add0~0_combout  = \VGA|controller|xCounter [0] $ (VCC)
// \VGA|controller|Add0~1  = CARRY(\VGA|controller|xCounter [0])

	.dataa(\VGA|controller|xCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add0~0_combout ),
	.cout(\VGA|controller|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|Add0~0 .lut_mask = 16'h55AA;
defparam \VGA|controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y50_N7
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N8
cycloneive_lcell_comb \VGA|controller|Add0~2 (
// Equation(s):
// \VGA|controller|Add0~2_combout  = (\VGA|controller|xCounter [1] & (!\VGA|controller|Add0~1 )) # (!\VGA|controller|xCounter [1] & ((\VGA|controller|Add0~1 ) # (GND)))
// \VGA|controller|Add0~3  = CARRY((!\VGA|controller|Add0~1 ) # (!\VGA|controller|xCounter [1]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~1 ),
	.combout(\VGA|controller|Add0~2_combout ),
	.cout(\VGA|controller|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|Add0~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y50_N9
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N10
cycloneive_lcell_comb \VGA|controller|Add0~4 (
// Equation(s):
// \VGA|controller|Add0~4_combout  = (\VGA|controller|xCounter [2] & (\VGA|controller|Add0~3  $ (GND))) # (!\VGA|controller|xCounter [2] & (!\VGA|controller|Add0~3  & VCC))
// \VGA|controller|Add0~5  = CARRY((\VGA|controller|xCounter [2] & !\VGA|controller|Add0~3 ))

	.dataa(\VGA|controller|xCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~3 ),
	.combout(\VGA|controller|Add0~4_combout ),
	.cout(\VGA|controller|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|Add0~4 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y50_N11
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N12
cycloneive_lcell_comb \VGA|controller|Add0~6 (
// Equation(s):
// \VGA|controller|Add0~6_combout  = (\VGA|controller|xCounter [3] & (!\VGA|controller|Add0~5 )) # (!\VGA|controller|xCounter [3] & ((\VGA|controller|Add0~5 ) # (GND)))
// \VGA|controller|Add0~7  = CARRY((!\VGA|controller|Add0~5 ) # (!\VGA|controller|xCounter [3]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~5 ),
	.combout(\VGA|controller|Add0~6_combout ),
	.cout(\VGA|controller|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|Add0~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y50_N13
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N14
cycloneive_lcell_comb \VGA|controller|Add0~8 (
// Equation(s):
// \VGA|controller|Add0~8_combout  = (\VGA|controller|xCounter [4] & (\VGA|controller|Add0~7  $ (GND))) # (!\VGA|controller|xCounter [4] & (!\VGA|controller|Add0~7  & VCC))
// \VGA|controller|Add0~9  = CARRY((\VGA|controller|xCounter [4] & !\VGA|controller|Add0~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~7 ),
	.combout(\VGA|controller|Add0~8_combout ),
	.cout(\VGA|controller|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|Add0~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y50_N15
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N16
cycloneive_lcell_comb \VGA|controller|Add0~10 (
// Equation(s):
// \VGA|controller|Add0~10_combout  = (\VGA|controller|xCounter [5] & (!\VGA|controller|Add0~9 )) # (!\VGA|controller|xCounter [5] & ((\VGA|controller|Add0~9 ) # (GND)))
// \VGA|controller|Add0~11  = CARRY((!\VGA|controller|Add0~9 ) # (!\VGA|controller|xCounter [5]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~9 ),
	.combout(\VGA|controller|Add0~10_combout ),
	.cout(\VGA|controller|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N26
cycloneive_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = (\VGA|controller|xCounter [0] & (!\VGA|controller|xCounter [6] & (\VGA|controller|xCounter [1] & !\VGA|controller|xCounter [5])))

	.dataa(\VGA|controller|xCounter [0]),
	.datab(\VGA|controller|xCounter [6]),
	.datac(\VGA|controller|xCounter [1]),
	.datad(\VGA|controller|xCounter [5]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .lut_mask = 16'h0020;
defparam \VGA|controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N28
cycloneive_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = (\VGA|controller|xCounter [9] & (\VGA|controller|xCounter [4] & (\VGA|controller|xCounter [8] & !\VGA|controller|xCounter [7])))

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|xCounter [4]),
	.datac(\VGA|controller|xCounter [8]),
	.datad(\VGA|controller|xCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .lut_mask = 16'h0080;
defparam \VGA|controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N6
cycloneive_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = (\VGA|controller|Equal0~0_combout  & (\VGA|controller|xCounter [2] & (\VGA|controller|xCounter [3] & \VGA|controller|Equal0~1_combout )))

	.dataa(\VGA|controller|Equal0~0_combout ),
	.datab(\VGA|controller|xCounter [2]),
	.datac(\VGA|controller|xCounter [3]),
	.datad(\VGA|controller|Equal0~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .lut_mask = 16'h8000;
defparam \VGA|controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N28
cycloneive_lcell_comb \VGA|controller|xCounter~2 (
// Equation(s):
// \VGA|controller|xCounter~2_combout  = (\VGA|controller|Add0~10_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Add0~10_combout ),
	.datac(gnd),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~2 .lut_mask = 16'h00CC;
defparam \VGA|controller|xCounter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N29
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N18
cycloneive_lcell_comb \VGA|controller|Add0~12 (
// Equation(s):
// \VGA|controller|Add0~12_combout  = (\VGA|controller|xCounter [6] & (\VGA|controller|Add0~11  $ (GND))) # (!\VGA|controller|xCounter [6] & (!\VGA|controller|Add0~11  & VCC))
// \VGA|controller|Add0~13  = CARRY((\VGA|controller|xCounter [6] & !\VGA|controller|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~11 ),
	.combout(\VGA|controller|Add0~12_combout ),
	.cout(\VGA|controller|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y50_N19
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N20
cycloneive_lcell_comb \VGA|controller|Add0~14 (
// Equation(s):
// \VGA|controller|Add0~14_combout  = (\VGA|controller|xCounter [7] & (!\VGA|controller|Add0~13 )) # (!\VGA|controller|xCounter [7] & ((\VGA|controller|Add0~13 ) # (GND)))
// \VGA|controller|Add0~15  = CARRY((!\VGA|controller|Add0~13 ) # (!\VGA|controller|xCounter [7]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~13 ),
	.combout(\VGA|controller|Add0~14_combout ),
	.cout(\VGA|controller|Add0~15 ));
// synopsys translate_off
defparam \VGA|controller|Add0~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y50_N21
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N22
cycloneive_lcell_comb \VGA|controller|Add0~16 (
// Equation(s):
// \VGA|controller|Add0~16_combout  = (\VGA|controller|xCounter [8] & (\VGA|controller|Add0~15  $ (GND))) # (!\VGA|controller|xCounter [8] & (!\VGA|controller|Add0~15  & VCC))
// \VGA|controller|Add0~17  = CARRY((\VGA|controller|xCounter [8] & !\VGA|controller|Add0~15 ))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~15 ),
	.combout(\VGA|controller|Add0~16_combout ),
	.cout(\VGA|controller|Add0~17 ));
// synopsys translate_off
defparam \VGA|controller|Add0~16 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N30
cycloneive_lcell_comb \VGA|controller|xCounter~1 (
// Equation(s):
// \VGA|controller|xCounter~1_combout  = (\VGA|controller|Add0~16_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|Add0~16_combout ),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~1 .lut_mask = 16'h00F0;
defparam \VGA|controller|xCounter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N31
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N24
cycloneive_lcell_comb \VGA|controller|Add0~18 (
// Equation(s):
// \VGA|controller|Add0~18_combout  = \VGA|controller|xCounter [9] $ (\VGA|controller|Add0~17 )

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|Add0~17 ),
	.combout(\VGA|controller|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add0~18 .lut_mask = 16'h3C3C;
defparam \VGA|controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N4
cycloneive_lcell_comb \VGA|controller|xCounter~0 (
// Equation(s):
// \VGA|controller|xCounter~0_combout  = (\VGA|controller|Add0~18_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Add0~18_combout ),
	.datac(gnd),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~0 .lut_mask = 16'h00CC;
defparam \VGA|controller|xCounter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N5
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N2
cycloneive_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = (\VGA|controller|xCounter [3]) # ((\VGA|controller|xCounter [2]) # ((\VGA|controller|xCounter [0] & \VGA|controller|xCounter [1])))

	.dataa(\VGA|controller|xCounter [0]),
	.datab(\VGA|controller|xCounter [3]),
	.datac(\VGA|controller|xCounter [1]),
	.datad(\VGA|controller|xCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 16'hFFEC;
defparam \VGA|controller|VGA_HS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N0
cycloneive_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = (\VGA|controller|xCounter [6] & (\VGA|controller|VGA_HS1~0_combout  & (\VGA|controller|xCounter [4] & \VGA|controller|xCounter [5]))) # (!\VGA|controller|xCounter [6] & (!\VGA|controller|xCounter [5] & 
// ((!\VGA|controller|xCounter [4]) # (!\VGA|controller|VGA_HS1~0_combout ))))

	.dataa(\VGA|controller|VGA_HS1~0_combout ),
	.datab(\VGA|controller|xCounter [6]),
	.datac(\VGA|controller|xCounter [4]),
	.datad(\VGA|controller|xCounter [5]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 16'h8013;
defparam \VGA|controller|VGA_HS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N18
cycloneive_lcell_comb \VGA|controller|VGA_HS1~2 (
// Equation(s):
// \VGA|controller|VGA_HS1~2_combout  = (((\VGA|controller|xCounter [8]) # (\VGA|controller|VGA_HS1~1_combout )) # (!\VGA|controller|xCounter [7])) # (!\VGA|controller|xCounter [9])

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|xCounter [7]),
	.datac(\VGA|controller|xCounter [8]),
	.datad(\VGA|controller|VGA_HS1~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~2 .lut_mask = 16'hFFF7;
defparam \VGA|controller|VGA_HS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N19
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N12
cycloneive_lcell_comb \VGA|controller|VGA_HS~feeder (
// Equation(s):
// \VGA|controller|VGA_HS~feeder_combout  = \VGA|controller|VGA_HS1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|VGA_HS1~q ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS~feeder .lut_mask = 16'hFF00;
defparam \VGA|controller|VGA_HS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N13
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N22
cycloneive_lcell_comb \VGA|controller|Add1~14 (
// Equation(s):
// \VGA|controller|Add1~14_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|Add1~13 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|Add1~13 ) # (GND)))
// \VGA|controller|Add1~15  = CARRY((!\VGA|controller|Add1~13 ) # (!\VGA|controller|yCounter [7]))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~13 ),
	.combout(\VGA|controller|Add1~14_combout ),
	.cout(\VGA|controller|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|Add1~14 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N24
cycloneive_lcell_comb \VGA|controller|Add1~16 (
// Equation(s):
// \VGA|controller|Add1~16_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|Add1~15  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|Add1~15  & VCC))
// \VGA|controller|Add1~17  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|Add1~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~15 ),
	.combout(\VGA|controller|Add1~16_combout ),
	.cout(\VGA|controller|Add1~17 ));
// synopsys translate_off
defparam \VGA|controller|Add1~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N0
cycloneive_lcell_comb \VGA|controller|yCounter[8]~1 (
// Equation(s):
// \VGA|controller|yCounter[8]~1_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~16_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [8]) # 
// ((\VGA|controller|Add1~16_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~16_combout ),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~1 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y51_N1
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[8]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N8
cycloneive_lcell_comb \VGA|controller|Add1~0 (
// Equation(s):
// \VGA|controller|Add1~0_combout  = \VGA|controller|yCounter [0] $ (VCC)
// \VGA|controller|Add1~1  = CARRY(\VGA|controller|yCounter [0])

	.dataa(\VGA|controller|yCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add1~0_combout ),
	.cout(\VGA|controller|Add1~1 ));
// synopsys translate_off
defparam \VGA|controller|Add1~0 .lut_mask = 16'h55AA;
defparam \VGA|controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N24
cycloneive_lcell_comb \VGA|controller|yCounter[0]~10 (
// Equation(s):
// \VGA|controller|yCounter[0]~10_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [0]) # 
// ((!\VGA|controller|yCounter[8]~0_combout  & \VGA|controller|Add1~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [0]),
	.datad(\VGA|controller|Add1~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[0]~10 .lut_mask = 16'h7350;
defparam \VGA|controller|yCounter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N25
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[0]~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N10
cycloneive_lcell_comb \VGA|controller|Add1~2 (
// Equation(s):
// \VGA|controller|Add1~2_combout  = (\VGA|controller|yCounter [1] & (!\VGA|controller|Add1~1 )) # (!\VGA|controller|yCounter [1] & ((\VGA|controller|Add1~1 ) # (GND)))
// \VGA|controller|Add1~3  = CARRY((!\VGA|controller|Add1~1 ) # (!\VGA|controller|yCounter [1]))

	.dataa(\VGA|controller|yCounter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~1 ),
	.combout(\VGA|controller|Add1~2_combout ),
	.cout(\VGA|controller|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|Add1~2 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N6
cycloneive_lcell_comb \VGA|controller|yCounter[1]~9 (
// Equation(s):
// \VGA|controller|yCounter[1]~9_combout  = (\VGA|controller|yCounter[8]~0_combout  & (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [1]))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~2_combout ) # 
// ((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [1]))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|Add1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[1]~9 .lut_mask = 16'h7530;
defparam \VGA|controller|yCounter[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y51_N7
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[1]~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N10
cycloneive_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = (!\VGA|controller|yCounter [7] & (!\VGA|controller|yCounter [8] & (!\VGA|controller|yCounter [0] & !\VGA|controller|yCounter [1])))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(\VGA|controller|yCounter [8]),
	.datac(\VGA|controller|yCounter [0]),
	.datad(\VGA|controller|yCounter [1]),
	.cin(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .lut_mask = 16'h0001;
defparam \VGA|controller|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N12
cycloneive_lcell_comb \VGA|controller|Add1~4 (
// Equation(s):
// \VGA|controller|Add1~4_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|Add1~3  $ (GND))) # (!\VGA|controller|yCounter [2] & (!\VGA|controller|Add1~3  & VCC))
// \VGA|controller|Add1~5  = CARRY((\VGA|controller|yCounter [2] & !\VGA|controller|Add1~3 ))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~3 ),
	.combout(\VGA|controller|Add1~4_combout ),
	.cout(\VGA|controller|Add1~5 ));
// synopsys translate_off
defparam \VGA|controller|Add1~4 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N30
cycloneive_lcell_comb \VGA|controller|yCounter[2]~7 (
// Equation(s):
// \VGA|controller|yCounter[2]~7_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~4_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [2]) # 
// ((!\VGA|controller|yCounter[8]~0_combout  & \VGA|controller|Add1~4_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|Add1~4_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[2]~7 .lut_mask = 16'h7350;
defparam \VGA|controller|yCounter[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N31
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[2]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N26
cycloneive_lcell_comb \VGA|controller|Add1~18 (
// Equation(s):
// \VGA|controller|Add1~18_combout  = \VGA|controller|Add1~17  $ (\VGA|controller|yCounter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|yCounter [9]),
	.cin(\VGA|controller|Add1~17 ),
	.combout(\VGA|controller|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add1~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N28
cycloneive_lcell_comb \VGA|controller|yCounter[9]~8 (
// Equation(s):
// \VGA|controller|yCounter[9]~8_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~18_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [9]) # 
// ((\VGA|controller|Add1~18_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~18_combout ),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[9]~8 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y51_N29
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[9]~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N8
cycloneive_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = (!\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [2] & (\VGA|controller|yCounter [3] & \VGA|controller|yCounter [9])))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|yCounter [9]),
	.cin(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .lut_mask = 16'h4000;
defparam \VGA|controller|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N0
cycloneive_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = (!\VGA|controller|yCounter [6] & !\VGA|controller|yCounter [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|yCounter [5]),
	.cin(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .lut_mask = 16'h000F;
defparam \VGA|controller|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N2
cycloneive_lcell_comb \VGA|controller|yCounter[8]~0 (
// Equation(s):
// \VGA|controller|yCounter[8]~0_combout  = ((\VGA|controller|always1~1_combout  & (\VGA|controller|always1~0_combout  & \VGA|controller|always1~2_combout ))) # (!\VGA|controller|Equal0~2_combout )

	.dataa(\VGA|controller|always1~1_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|always1~0_combout ),
	.datad(\VGA|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~0 .lut_mask = 16'hB333;
defparam \VGA|controller|yCounter[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N14
cycloneive_lcell_comb \VGA|controller|Add1~6 (
// Equation(s):
// \VGA|controller|Add1~6_combout  = (\VGA|controller|yCounter [3] & (!\VGA|controller|Add1~5 )) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|Add1~5 ) # (GND)))
// \VGA|controller|Add1~7  = CARRY((!\VGA|controller|Add1~5 ) # (!\VGA|controller|yCounter [3]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~5 ),
	.combout(\VGA|controller|Add1~6_combout ),
	.cout(\VGA|controller|Add1~7 ));
// synopsys translate_off
defparam \VGA|controller|Add1~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N0
cycloneive_lcell_comb \VGA|controller|yCounter[3]~6 (
// Equation(s):
// \VGA|controller|yCounter[3]~6_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~6_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [3]) # 
// ((!\VGA|controller|yCounter[8]~0_combout  & \VGA|controller|Add1~6_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|Add1~6_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~6 .lut_mask = 16'h7350;
defparam \VGA|controller|yCounter[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N1
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[3]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N16
cycloneive_lcell_comb \VGA|controller|Add1~8 (
// Equation(s):
// \VGA|controller|Add1~8_combout  = (\VGA|controller|yCounter [4] & (\VGA|controller|Add1~7  $ (GND))) # (!\VGA|controller|yCounter [4] & (!\VGA|controller|Add1~7  & VCC))
// \VGA|controller|Add1~9  = CARRY((\VGA|controller|yCounter [4] & !\VGA|controller|Add1~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~7 ),
	.combout(\VGA|controller|Add1~8_combout ),
	.cout(\VGA|controller|Add1~9 ));
// synopsys translate_off
defparam \VGA|controller|Add1~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N2
cycloneive_lcell_comb \VGA|controller|yCounter[4]~5 (
// Equation(s):
// \VGA|controller|yCounter[4]~5_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~8_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [4]) # 
// ((\VGA|controller|Add1~8_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~8_combout ),
	.datac(\VGA|controller|yCounter [4]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[4]~5 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y51_N3
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[4]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N18
cycloneive_lcell_comb \VGA|controller|Add1~10 (
// Equation(s):
// \VGA|controller|Add1~10_combout  = (\VGA|controller|yCounter [5] & (!\VGA|controller|Add1~9 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|Add1~9 ) # (GND)))
// \VGA|controller|Add1~11  = CARRY((!\VGA|controller|Add1~9 ) # (!\VGA|controller|yCounter [5]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~9 ),
	.combout(\VGA|controller|Add1~10_combout ),
	.cout(\VGA|controller|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|Add1~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N4
cycloneive_lcell_comb \VGA|controller|yCounter[5]~4 (
// Equation(s):
// \VGA|controller|yCounter[5]~4_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~10_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [5]) # 
// ((\VGA|controller|Add1~10_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~10_combout ),
	.datac(\VGA|controller|yCounter [5]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[5]~4 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y51_N5
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[5]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N20
cycloneive_lcell_comb \VGA|controller|Add1~12 (
// Equation(s):
// \VGA|controller|Add1~12_combout  = (\VGA|controller|yCounter [6] & (\VGA|controller|Add1~11  $ (GND))) # (!\VGA|controller|yCounter [6] & (!\VGA|controller|Add1~11  & VCC))
// \VGA|controller|Add1~13  = CARRY((\VGA|controller|yCounter [6] & !\VGA|controller|Add1~11 ))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~11 ),
	.combout(\VGA|controller|Add1~12_combout ),
	.cout(\VGA|controller|Add1~13 ));
// synopsys translate_off
defparam \VGA|controller|Add1~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N14
cycloneive_lcell_comb \VGA|controller|yCounter[6]~3 (
// Equation(s):
// \VGA|controller|yCounter[6]~3_combout  = (\VGA|controller|Add1~12_combout  & (((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [6])) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~12_combout  & 
// (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [6])))

	.dataa(\VGA|controller|Add1~12_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[6]~3 .lut_mask = 16'h30BA;
defparam \VGA|controller|yCounter[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N15
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[6]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N30
cycloneive_lcell_comb \VGA|controller|yCounter[7]~2 (
// Equation(s):
// \VGA|controller|yCounter[7]~2_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~14_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [7]) # 
// ((\VGA|controller|Add1~14_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~14_combout ),
	.datac(\VGA|controller|yCounter [7]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[7]~2 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y51_N31
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[7]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N6
cycloneive_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = (\VGA|controller|yCounter [7] & (\VGA|controller|yCounter [8] & (\VGA|controller|yCounter [6] & \VGA|controller|yCounter [5])))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(\VGA|controller|yCounter [8]),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|yCounter [5]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 16'h8000;
defparam \VGA|controller|VGA_VS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N4
cycloneive_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = (\VGA|controller|yCounter [4]) # (((\VGA|controller|yCounter [9]) # (!\VGA|controller|yCounter [3])) # (!\VGA|controller|yCounter [2]))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|yCounter [9]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 16'hFFBF;
defparam \VGA|controller|VGA_VS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N12
cycloneive_lcell_comb \VGA|controller|VGA_VS1~2 (
// Equation(s):
// \VGA|controller|VGA_VS1~2_combout  = ((\VGA|controller|VGA_VS1~0_combout ) # (\VGA|controller|yCounter [0] $ (!\VGA|controller|yCounter [1]))) # (!\VGA|controller|VGA_VS1~1_combout )

	.dataa(\VGA|controller|VGA_VS1~1_combout ),
	.datab(\VGA|controller|VGA_VS1~0_combout ),
	.datac(\VGA|controller|yCounter [0]),
	.datad(\VGA|controller|yCounter [1]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~2 .lut_mask = 16'hFDDF;
defparam \VGA|controller|VGA_VS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N13
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N12
cycloneive_lcell_comb \VGA|controller|VGA_VS~feeder (
// Equation(s):
// \VGA|controller|VGA_VS~feeder_combout  = \VGA|controller|VGA_VS1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|VGA_VS1~q ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS~feeder .lut_mask = 16'hFF00;
defparam \VGA|controller|VGA_VS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y55_N13
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N10
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = (!\VGA|controller|yCounter [9] & (((!\VGA|controller|xCounter [7] & !\VGA|controller|xCounter [8])) # (!\VGA|controller|xCounter [9])))

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|xCounter [7]),
	.datac(\VGA|controller|xCounter [8]),
	.datad(\VGA|controller|yCounter [9]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 16'h0057;
defparam \VGA|controller|VGA_BLANK1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N4
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~1 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~1_combout  = (!\VGA|controller|VGA_VS1~1_combout  & \VGA|controller|VGA_BLANK1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|VGA_VS1~1_combout ),
	.datad(\VGA|controller|VGA_BLANK1~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~1 .lut_mask = 16'h0F00;
defparam \VGA|controller|VGA_BLANK1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N5
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N12
cycloneive_lcell_comb \VGA|controller|VGA_BLANK~feeder (
// Equation(s):
// \VGA|controller|VGA_BLANK~feeder_combout  = \VGA|controller|VGA_BLANK1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|VGA_BLANK1~q ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK~feeder .lut_mask = 16'hFF00;
defparam \VGA|controller|VGA_BLANK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N13
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N8
cycloneive_lcell_comb \t0|r0|count[0]~25 (
// Equation(s):
// \t0|r0|count[0]~25_combout  = \t0|r0|count [0] $ (VCC)
// \t0|r0|count[0]~26  = CARRY(\t0|r0|count [0])

	.dataa(gnd),
	.datab(\t0|r0|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\t0|r0|count[0]~25_combout ),
	.cout(\t0|r0|count[0]~26 ));
// synopsys translate_off
defparam \t0|r0|count[0]~25 .lut_mask = 16'h33CC;
defparam \t0|r0|count[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y70_N9
dffeas \t0|r0|count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\t0|r0|count[0]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t0|r0|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|r0|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|r0|count[0] .is_wysiwyg = "true";
defparam \t0|r0|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N10
cycloneive_lcell_comb \t0|r0|count[1]~27 (
// Equation(s):
// \t0|r0|count[1]~27_combout  = (\t0|r0|count [1] & (!\t0|r0|count[0]~26 )) # (!\t0|r0|count [1] & ((\t0|r0|count[0]~26 ) # (GND)))
// \t0|r0|count[1]~28  = CARRY((!\t0|r0|count[0]~26 ) # (!\t0|r0|count [1]))

	.dataa(\t0|r0|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|r0|count[0]~26 ),
	.combout(\t0|r0|count[1]~27_combout ),
	.cout(\t0|r0|count[1]~28 ));
// synopsys translate_off
defparam \t0|r0|count[1]~27 .lut_mask = 16'h5A5F;
defparam \t0|r0|count[1]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y70_N11
dffeas \t0|r0|count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\t0|r0|count[1]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t0|r0|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|r0|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|r0|count[1] .is_wysiwyg = "true";
defparam \t0|r0|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N12
cycloneive_lcell_comb \t0|r0|count[2]~29 (
// Equation(s):
// \t0|r0|count[2]~29_combout  = (\t0|r0|count [2] & (\t0|r0|count[1]~28  $ (GND))) # (!\t0|r0|count [2] & (!\t0|r0|count[1]~28  & VCC))
// \t0|r0|count[2]~30  = CARRY((\t0|r0|count [2] & !\t0|r0|count[1]~28 ))

	.dataa(\t0|r0|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|r0|count[1]~28 ),
	.combout(\t0|r0|count[2]~29_combout ),
	.cout(\t0|r0|count[2]~30 ));
// synopsys translate_off
defparam \t0|r0|count[2]~29 .lut_mask = 16'hA50A;
defparam \t0|r0|count[2]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y70_N13
dffeas \t0|r0|count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\t0|r0|count[2]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t0|r0|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|r0|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|r0|count[2] .is_wysiwyg = "true";
defparam \t0|r0|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N14
cycloneive_lcell_comb \t0|r0|count[3]~31 (
// Equation(s):
// \t0|r0|count[3]~31_combout  = (\t0|r0|count [3] & (!\t0|r0|count[2]~30 )) # (!\t0|r0|count [3] & ((\t0|r0|count[2]~30 ) # (GND)))
// \t0|r0|count[3]~32  = CARRY((!\t0|r0|count[2]~30 ) # (!\t0|r0|count [3]))

	.dataa(gnd),
	.datab(\t0|r0|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|r0|count[2]~30 ),
	.combout(\t0|r0|count[3]~31_combout ),
	.cout(\t0|r0|count[3]~32 ));
// synopsys translate_off
defparam \t0|r0|count[3]~31 .lut_mask = 16'h3C3F;
defparam \t0|r0|count[3]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y70_N15
dffeas \t0|r0|count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\t0|r0|count[3]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t0|r0|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|r0|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|r0|count[3] .is_wysiwyg = "true";
defparam \t0|r0|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N16
cycloneive_lcell_comb \t0|r0|count[4]~33 (
// Equation(s):
// \t0|r0|count[4]~33_combout  = (\t0|r0|count [4] & (\t0|r0|count[3]~32  $ (GND))) # (!\t0|r0|count [4] & (!\t0|r0|count[3]~32  & VCC))
// \t0|r0|count[4]~34  = CARRY((\t0|r0|count [4] & !\t0|r0|count[3]~32 ))

	.dataa(gnd),
	.datab(\t0|r0|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|r0|count[3]~32 ),
	.combout(\t0|r0|count[4]~33_combout ),
	.cout(\t0|r0|count[4]~34 ));
// synopsys translate_off
defparam \t0|r0|count[4]~33 .lut_mask = 16'hC30C;
defparam \t0|r0|count[4]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y70_N17
dffeas \t0|r0|count[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\t0|r0|count[4]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t0|r0|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|r0|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|r0|count[4] .is_wysiwyg = "true";
defparam \t0|r0|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N18
cycloneive_lcell_comb \t0|r0|count[5]~35 (
// Equation(s):
// \t0|r0|count[5]~35_combout  = (\t0|r0|count [5] & (!\t0|r0|count[4]~34 )) # (!\t0|r0|count [5] & ((\t0|r0|count[4]~34 ) # (GND)))
// \t0|r0|count[5]~36  = CARRY((!\t0|r0|count[4]~34 ) # (!\t0|r0|count [5]))

	.dataa(gnd),
	.datab(\t0|r0|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|r0|count[4]~34 ),
	.combout(\t0|r0|count[5]~35_combout ),
	.cout(\t0|r0|count[5]~36 ));
// synopsys translate_off
defparam \t0|r0|count[5]~35 .lut_mask = 16'h3C3F;
defparam \t0|r0|count[5]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y70_N19
dffeas \t0|r0|count[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\t0|r0|count[5]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t0|r0|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|r0|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|r0|count[5] .is_wysiwyg = "true";
defparam \t0|r0|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N20
cycloneive_lcell_comb \t0|r0|count[6]~37 (
// Equation(s):
// \t0|r0|count[6]~37_combout  = (\t0|r0|count [6] & (\t0|r0|count[5]~36  $ (GND))) # (!\t0|r0|count [6] & (!\t0|r0|count[5]~36  & VCC))
// \t0|r0|count[6]~38  = CARRY((\t0|r0|count [6] & !\t0|r0|count[5]~36 ))

	.dataa(gnd),
	.datab(\t0|r0|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|r0|count[5]~36 ),
	.combout(\t0|r0|count[6]~37_combout ),
	.cout(\t0|r0|count[6]~38 ));
// synopsys translate_off
defparam \t0|r0|count[6]~37 .lut_mask = 16'hC30C;
defparam \t0|r0|count[6]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y70_N21
dffeas \t0|r0|count[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\t0|r0|count[6]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t0|r0|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|r0|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|r0|count[6] .is_wysiwyg = "true";
defparam \t0|r0|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N22
cycloneive_lcell_comb \t0|r0|count[7]~39 (
// Equation(s):
// \t0|r0|count[7]~39_combout  = (\t0|r0|count [7] & (!\t0|r0|count[6]~38 )) # (!\t0|r0|count [7] & ((\t0|r0|count[6]~38 ) # (GND)))
// \t0|r0|count[7]~40  = CARRY((!\t0|r0|count[6]~38 ) # (!\t0|r0|count [7]))

	.dataa(\t0|r0|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|r0|count[6]~38 ),
	.combout(\t0|r0|count[7]~39_combout ),
	.cout(\t0|r0|count[7]~40 ));
// synopsys translate_off
defparam \t0|r0|count[7]~39 .lut_mask = 16'h5A5F;
defparam \t0|r0|count[7]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y70_N23
dffeas \t0|r0|count[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\t0|r0|count[7]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t0|r0|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|r0|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|r0|count[7] .is_wysiwyg = "true";
defparam \t0|r0|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N24
cycloneive_lcell_comb \t0|r0|count[8]~41 (
// Equation(s):
// \t0|r0|count[8]~41_combout  = (\t0|r0|count [8] & (\t0|r0|count[7]~40  $ (GND))) # (!\t0|r0|count [8] & (!\t0|r0|count[7]~40  & VCC))
// \t0|r0|count[8]~42  = CARRY((\t0|r0|count [8] & !\t0|r0|count[7]~40 ))

	.dataa(gnd),
	.datab(\t0|r0|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|r0|count[7]~40 ),
	.combout(\t0|r0|count[8]~41_combout ),
	.cout(\t0|r0|count[8]~42 ));
// synopsys translate_off
defparam \t0|r0|count[8]~41 .lut_mask = 16'hC30C;
defparam \t0|r0|count[8]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y70_N25
dffeas \t0|r0|count[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\t0|r0|count[8]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t0|r0|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|r0|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|r0|count[8] .is_wysiwyg = "true";
defparam \t0|r0|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N26
cycloneive_lcell_comb \t0|r0|count[9]~43 (
// Equation(s):
// \t0|r0|count[9]~43_combout  = (\t0|r0|count [9] & (!\t0|r0|count[8]~42 )) # (!\t0|r0|count [9] & ((\t0|r0|count[8]~42 ) # (GND)))
// \t0|r0|count[9]~44  = CARRY((!\t0|r0|count[8]~42 ) # (!\t0|r0|count [9]))

	.dataa(\t0|r0|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|r0|count[8]~42 ),
	.combout(\t0|r0|count[9]~43_combout ),
	.cout(\t0|r0|count[9]~44 ));
// synopsys translate_off
defparam \t0|r0|count[9]~43 .lut_mask = 16'h5A5F;
defparam \t0|r0|count[9]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y70_N27
dffeas \t0|r0|count[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\t0|r0|count[9]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t0|r0|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|r0|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|r0|count[9] .is_wysiwyg = "true";
defparam \t0|r0|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N28
cycloneive_lcell_comb \t0|r0|count[10]~45 (
// Equation(s):
// \t0|r0|count[10]~45_combout  = (\t0|r0|count [10] & (\t0|r0|count[9]~44  $ (GND))) # (!\t0|r0|count [10] & (!\t0|r0|count[9]~44  & VCC))
// \t0|r0|count[10]~46  = CARRY((\t0|r0|count [10] & !\t0|r0|count[9]~44 ))

	.dataa(gnd),
	.datab(\t0|r0|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|r0|count[9]~44 ),
	.combout(\t0|r0|count[10]~45_combout ),
	.cout(\t0|r0|count[10]~46 ));
// synopsys translate_off
defparam \t0|r0|count[10]~45 .lut_mask = 16'hC30C;
defparam \t0|r0|count[10]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y70_N29
dffeas \t0|r0|count[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\t0|r0|count[10]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t0|r0|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|r0|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|r0|count[10] .is_wysiwyg = "true";
defparam \t0|r0|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N30
cycloneive_lcell_comb \t0|r0|count[11]~47 (
// Equation(s):
// \t0|r0|count[11]~47_combout  = (\t0|r0|count [11] & (!\t0|r0|count[10]~46 )) # (!\t0|r0|count [11] & ((\t0|r0|count[10]~46 ) # (GND)))
// \t0|r0|count[11]~48  = CARRY((!\t0|r0|count[10]~46 ) # (!\t0|r0|count [11]))

	.dataa(\t0|r0|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|r0|count[10]~46 ),
	.combout(\t0|r0|count[11]~47_combout ),
	.cout(\t0|r0|count[11]~48 ));
// synopsys translate_off
defparam \t0|r0|count[11]~47 .lut_mask = 16'h5A5F;
defparam \t0|r0|count[11]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y70_N31
dffeas \t0|r0|count[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\t0|r0|count[11]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t0|r0|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|r0|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|r0|count[11] .is_wysiwyg = "true";
defparam \t0|r0|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N0
cycloneive_lcell_comb \t0|r0|count[12]~49 (
// Equation(s):
// \t0|r0|count[12]~49_combout  = (\t0|r0|count [12] & (\t0|r0|count[11]~48  $ (GND))) # (!\t0|r0|count [12] & (!\t0|r0|count[11]~48  & VCC))
// \t0|r0|count[12]~50  = CARRY((\t0|r0|count [12] & !\t0|r0|count[11]~48 ))

	.dataa(gnd),
	.datab(\t0|r0|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|r0|count[11]~48 ),
	.combout(\t0|r0|count[12]~49_combout ),
	.cout(\t0|r0|count[12]~50 ));
// synopsys translate_off
defparam \t0|r0|count[12]~49 .lut_mask = 16'hC30C;
defparam \t0|r0|count[12]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N1
dffeas \t0|r0|count[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\t0|r0|count[12]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t0|r0|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|r0|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|r0|count[12] .is_wysiwyg = "true";
defparam \t0|r0|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N2
cycloneive_lcell_comb \t0|r0|count[13]~51 (
// Equation(s):
// \t0|r0|count[13]~51_combout  = (\t0|r0|count [13] & (!\t0|r0|count[12]~50 )) # (!\t0|r0|count [13] & ((\t0|r0|count[12]~50 ) # (GND)))
// \t0|r0|count[13]~52  = CARRY((!\t0|r0|count[12]~50 ) # (!\t0|r0|count [13]))

	.dataa(gnd),
	.datab(\t0|r0|count [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|r0|count[12]~50 ),
	.combout(\t0|r0|count[13]~51_combout ),
	.cout(\t0|r0|count[13]~52 ));
// synopsys translate_off
defparam \t0|r0|count[13]~51 .lut_mask = 16'h3C3F;
defparam \t0|r0|count[13]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N3
dffeas \t0|r0|count[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\t0|r0|count[13]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t0|r0|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|r0|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|r0|count[13] .is_wysiwyg = "true";
defparam \t0|r0|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N4
cycloneive_lcell_comb \t0|r0|count[14]~53 (
// Equation(s):
// \t0|r0|count[14]~53_combout  = (\t0|r0|count [14] & (\t0|r0|count[13]~52  $ (GND))) # (!\t0|r0|count [14] & (!\t0|r0|count[13]~52  & VCC))
// \t0|r0|count[14]~54  = CARRY((\t0|r0|count [14] & !\t0|r0|count[13]~52 ))

	.dataa(gnd),
	.datab(\t0|r0|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|r0|count[13]~52 ),
	.combout(\t0|r0|count[14]~53_combout ),
	.cout(\t0|r0|count[14]~54 ));
// synopsys translate_off
defparam \t0|r0|count[14]~53 .lut_mask = 16'hC30C;
defparam \t0|r0|count[14]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N5
dffeas \t0|r0|count[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\t0|r0|count[14]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t0|r0|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|r0|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|r0|count[14] .is_wysiwyg = "true";
defparam \t0|r0|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N6
cycloneive_lcell_comb \t0|r0|count[15]~55 (
// Equation(s):
// \t0|r0|count[15]~55_combout  = (\t0|r0|count [15] & (!\t0|r0|count[14]~54 )) # (!\t0|r0|count [15] & ((\t0|r0|count[14]~54 ) # (GND)))
// \t0|r0|count[15]~56  = CARRY((!\t0|r0|count[14]~54 ) # (!\t0|r0|count [15]))

	.dataa(\t0|r0|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|r0|count[14]~54 ),
	.combout(\t0|r0|count[15]~55_combout ),
	.cout(\t0|r0|count[15]~56 ));
// synopsys translate_off
defparam \t0|r0|count[15]~55 .lut_mask = 16'h5A5F;
defparam \t0|r0|count[15]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N7
dffeas \t0|r0|count[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\t0|r0|count[15]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t0|r0|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|r0|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|r0|count[15] .is_wysiwyg = "true";
defparam \t0|r0|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N8
cycloneive_lcell_comb \t0|r0|count[16]~57 (
// Equation(s):
// \t0|r0|count[16]~57_combout  = (\t0|r0|count [16] & (\t0|r0|count[15]~56  $ (GND))) # (!\t0|r0|count [16] & (!\t0|r0|count[15]~56  & VCC))
// \t0|r0|count[16]~58  = CARRY((\t0|r0|count [16] & !\t0|r0|count[15]~56 ))

	.dataa(gnd),
	.datab(\t0|r0|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|r0|count[15]~56 ),
	.combout(\t0|r0|count[16]~57_combout ),
	.cout(\t0|r0|count[16]~58 ));
// synopsys translate_off
defparam \t0|r0|count[16]~57 .lut_mask = 16'hC30C;
defparam \t0|r0|count[16]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N9
dffeas \t0|r0|count[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\t0|r0|count[16]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t0|r0|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|r0|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|r0|count[16] .is_wysiwyg = "true";
defparam \t0|r0|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N10
cycloneive_lcell_comb \t0|r0|count[17]~59 (
// Equation(s):
// \t0|r0|count[17]~59_combout  = (\t0|r0|count [17] & (!\t0|r0|count[16]~58 )) # (!\t0|r0|count [17] & ((\t0|r0|count[16]~58 ) # (GND)))
// \t0|r0|count[17]~60  = CARRY((!\t0|r0|count[16]~58 ) # (!\t0|r0|count [17]))

	.dataa(\t0|r0|count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|r0|count[16]~58 ),
	.combout(\t0|r0|count[17]~59_combout ),
	.cout(\t0|r0|count[17]~60 ));
// synopsys translate_off
defparam \t0|r0|count[17]~59 .lut_mask = 16'h5A5F;
defparam \t0|r0|count[17]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N11
dffeas \t0|r0|count[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\t0|r0|count[17]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t0|r0|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|r0|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|r0|count[17] .is_wysiwyg = "true";
defparam \t0|r0|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N12
cycloneive_lcell_comb \t0|r0|count[18]~61 (
// Equation(s):
// \t0|r0|count[18]~61_combout  = (\t0|r0|count [18] & (\t0|r0|count[17]~60  $ (GND))) # (!\t0|r0|count [18] & (!\t0|r0|count[17]~60  & VCC))
// \t0|r0|count[18]~62  = CARRY((\t0|r0|count [18] & !\t0|r0|count[17]~60 ))

	.dataa(\t0|r0|count [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|r0|count[17]~60 ),
	.combout(\t0|r0|count[18]~61_combout ),
	.cout(\t0|r0|count[18]~62 ));
// synopsys translate_off
defparam \t0|r0|count[18]~61 .lut_mask = 16'hA50A;
defparam \t0|r0|count[18]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N13
dffeas \t0|r0|count[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\t0|r0|count[18]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t0|r0|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|r0|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|r0|count[18] .is_wysiwyg = "true";
defparam \t0|r0|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N14
cycloneive_lcell_comb \t0|r0|count[19]~63 (
// Equation(s):
// \t0|r0|count[19]~63_combout  = (\t0|r0|count [19] & (!\t0|r0|count[18]~62 )) # (!\t0|r0|count [19] & ((\t0|r0|count[18]~62 ) # (GND)))
// \t0|r0|count[19]~64  = CARRY((!\t0|r0|count[18]~62 ) # (!\t0|r0|count [19]))

	.dataa(gnd),
	.datab(\t0|r0|count [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|r0|count[18]~62 ),
	.combout(\t0|r0|count[19]~63_combout ),
	.cout(\t0|r0|count[19]~64 ));
// synopsys translate_off
defparam \t0|r0|count[19]~63 .lut_mask = 16'h3C3F;
defparam \t0|r0|count[19]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N15
dffeas \t0|r0|count[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\t0|r0|count[19]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t0|r0|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|r0|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|r0|count[19] .is_wysiwyg = "true";
defparam \t0|r0|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N16
cycloneive_lcell_comb \t0|r0|count[20]~65 (
// Equation(s):
// \t0|r0|count[20]~65_combout  = (\t0|r0|count [20] & (\t0|r0|count[19]~64  $ (GND))) # (!\t0|r0|count [20] & (!\t0|r0|count[19]~64  & VCC))
// \t0|r0|count[20]~66  = CARRY((\t0|r0|count [20] & !\t0|r0|count[19]~64 ))

	.dataa(gnd),
	.datab(\t0|r0|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|r0|count[19]~64 ),
	.combout(\t0|r0|count[20]~65_combout ),
	.cout(\t0|r0|count[20]~66 ));
// synopsys translate_off
defparam \t0|r0|count[20]~65 .lut_mask = 16'hC30C;
defparam \t0|r0|count[20]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N17
dffeas \t0|r0|count[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\t0|r0|count[20]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t0|r0|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|r0|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|r0|count[20] .is_wysiwyg = "true";
defparam \t0|r0|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N18
cycloneive_lcell_comb \t0|r0|count[21]~67 (
// Equation(s):
// \t0|r0|count[21]~67_combout  = (\t0|r0|count [21] & (!\t0|r0|count[20]~66 )) # (!\t0|r0|count [21] & ((\t0|r0|count[20]~66 ) # (GND)))
// \t0|r0|count[21]~68  = CARRY((!\t0|r0|count[20]~66 ) # (!\t0|r0|count [21]))

	.dataa(gnd),
	.datab(\t0|r0|count [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|r0|count[20]~66 ),
	.combout(\t0|r0|count[21]~67_combout ),
	.cout(\t0|r0|count[21]~68 ));
// synopsys translate_off
defparam \t0|r0|count[21]~67 .lut_mask = 16'h3C3F;
defparam \t0|r0|count[21]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N19
dffeas \t0|r0|count[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\t0|r0|count[21]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t0|r0|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|r0|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|r0|count[21] .is_wysiwyg = "true";
defparam \t0|r0|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N20
cycloneive_lcell_comb \t0|r0|count[22]~69 (
// Equation(s):
// \t0|r0|count[22]~69_combout  = (\t0|r0|count [22] & (\t0|r0|count[21]~68  $ (GND))) # (!\t0|r0|count [22] & (!\t0|r0|count[21]~68  & VCC))
// \t0|r0|count[22]~70  = CARRY((\t0|r0|count [22] & !\t0|r0|count[21]~68 ))

	.dataa(gnd),
	.datab(\t0|r0|count [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|r0|count[21]~68 ),
	.combout(\t0|r0|count[22]~69_combout ),
	.cout(\t0|r0|count[22]~70 ));
// synopsys translate_off
defparam \t0|r0|count[22]~69 .lut_mask = 16'hC30C;
defparam \t0|r0|count[22]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N21
dffeas \t0|r0|count[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\t0|r0|count[22]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t0|r0|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|r0|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|r0|count[22] .is_wysiwyg = "true";
defparam \t0|r0|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N22
cycloneive_lcell_comb \t0|r0|count[23]~71 (
// Equation(s):
// \t0|r0|count[23]~71_combout  = (\t0|r0|count [23] & (!\t0|r0|count[22]~70 )) # (!\t0|r0|count [23] & ((\t0|r0|count[22]~70 ) # (GND)))
// \t0|r0|count[23]~72  = CARRY((!\t0|r0|count[22]~70 ) # (!\t0|r0|count [23]))

	.dataa(\t0|r0|count [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|r0|count[22]~70 ),
	.combout(\t0|r0|count[23]~71_combout ),
	.cout(\t0|r0|count[23]~72 ));
// synopsys translate_off
defparam \t0|r0|count[23]~71 .lut_mask = 16'h5A5F;
defparam \t0|r0|count[23]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N23
dffeas \t0|r0|count[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\t0|r0|count[23]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t0|r0|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|r0|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|r0|count[23] .is_wysiwyg = "true";
defparam \t0|r0|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N24
cycloneive_lcell_comb \t0|r0|count[24]~73 (
// Equation(s):
// \t0|r0|count[24]~73_combout  = \t0|r0|count[23]~72  $ (!\t0|r0|count [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\t0|r0|count [24]),
	.cin(\t0|r0|count[23]~72 ),
	.combout(\t0|r0|count[24]~73_combout ),
	.cout());
// synopsys translate_off
defparam \t0|r0|count[24]~73 .lut_mask = 16'hF00F;
defparam \t0|r0|count[24]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N25
dffeas \t0|r0|count[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\t0|r0|count[24]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\t0|r0|LessThan0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|r0|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|r0|count[24] .is_wysiwyg = "true";
defparam \t0|r0|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N30
cycloneive_lcell_comb \t0|r0|LessThan0~0 (
// Equation(s):
// \t0|r0|LessThan0~0_combout  = (!\t0|r0|count [24] & (!\t0|r0|count [22] & (!\t0|r0|count [23] & !\t0|r0|count [21])))

	.dataa(\t0|r0|count [24]),
	.datab(\t0|r0|count [22]),
	.datac(\t0|r0|count [23]),
	.datad(\t0|r0|count [21]),
	.cin(gnd),
	.combout(\t0|r0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \t0|r0|LessThan0~0 .lut_mask = 16'h0001;
defparam \t0|r0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N28
cycloneive_lcell_comb \t0|r0|LessThan0~1 (
// Equation(s):
// \t0|r0|LessThan0~1_combout  = (((!\t0|r0|count [15] & !\t0|r0|count [16])) # (!\t0|r0|count [18])) # (!\t0|r0|count [17])

	.dataa(\t0|r0|count [17]),
	.datab(\t0|r0|count [15]),
	.datac(\t0|r0|count [16]),
	.datad(\t0|r0|count [18]),
	.cin(gnd),
	.combout(\t0|r0|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \t0|r0|LessThan0~1 .lut_mask = 16'h57FF;
defparam \t0|r0|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N4
cycloneive_lcell_comb \t0|r0|LessThan0~2 (
// Equation(s):
// \t0|r0|LessThan0~2_combout  = ((!\t0|r0|count [9] & (!\t0|r0|count [8] & !\t0|r0|count [7]))) # (!\t0|r0|count [10])

	.dataa(\t0|r0|count [9]),
	.datab(\t0|r0|count [8]),
	.datac(\t0|r0|count [7]),
	.datad(\t0|r0|count [10]),
	.cin(gnd),
	.combout(\t0|r0|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \t0|r0|LessThan0~2 .lut_mask = 16'h01FF;
defparam \t0|r0|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N2
cycloneive_lcell_comb \t0|r0|LessThan0~3 (
// Equation(s):
// \t0|r0|LessThan0~3_combout  = (!\t0|r0|count [14] & (!\t0|r0|count [12] & (!\t0|r0|count [11] & !\t0|r0|count [13])))

	.dataa(\t0|r0|count [14]),
	.datab(\t0|r0|count [12]),
	.datac(\t0|r0|count [11]),
	.datad(\t0|r0|count [13]),
	.cin(gnd),
	.combout(\t0|r0|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \t0|r0|LessThan0~3 .lut_mask = 16'h0001;
defparam \t0|r0|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N0
cycloneive_lcell_comb \t0|r0|LessThan0~4 (
// Equation(s):
// \t0|r0|LessThan0~4_combout  = (\t0|r0|LessThan0~1_combout ) # ((!\t0|r0|count [16] & (\t0|r0|LessThan0~2_combout  & \t0|r0|LessThan0~3_combout )))

	.dataa(\t0|r0|LessThan0~1_combout ),
	.datab(\t0|r0|count [16]),
	.datac(\t0|r0|LessThan0~2_combout ),
	.datad(\t0|r0|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\t0|r0|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \t0|r0|LessThan0~4 .lut_mask = 16'hBAAA;
defparam \t0|r0|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N26
cycloneive_lcell_comb \t0|r0|LessThan0~5 (
// Equation(s):
// \t0|r0|LessThan0~5_combout  = ((\t0|r0|count [20] & (\t0|r0|count [19] & !\t0|r0|LessThan0~4_combout ))) # (!\t0|r0|LessThan0~0_combout )

	.dataa(\t0|r0|LessThan0~0_combout ),
	.datab(\t0|r0|count [20]),
	.datac(\t0|r0|count [19]),
	.datad(\t0|r0|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\t0|r0|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \t0|r0|LessThan0~5 .lut_mask = 16'h55D5;
defparam \t0|r0|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N22
cycloneive_lcell_comb \t0|r0|clkout~0 (
// Equation(s):
// \t0|r0|clkout~0_combout  = \t0|r0|clkout~q  $ (\t0|r0|LessThan0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\t0|r0|clkout~q ),
	.datad(\t0|r0|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\t0|r0|clkout~0_combout ),
	.cout());
// synopsys translate_off
defparam \t0|r0|clkout~0 .lut_mask = 16'h0FF0;
defparam \t0|r0|clkout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N24
cycloneive_lcell_comb \t0|r0|clkout~feeder (
// Equation(s):
// \t0|r0|clkout~feeder_combout  = \t0|r0|clkout~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\t0|r0|clkout~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\t0|r0|clkout~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \t0|r0|clkout~feeder .lut_mask = 16'hF0F0;
defparam \t0|r0|clkout~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N25
dffeas \t0|r0|clkout (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\t0|r0|clkout~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|r0|clkout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \t0|r0|clkout .is_wysiwyg = "true";
defparam \t0|r0|clkout .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneive_clkctrl \t0|r0|clkout~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\t0|r0|clkout~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\t0|r0|clkout~clkctrl_outclk ));
// synopsys translate_off
defparam \t0|r0|clkout~clkctrl .clock_type = "global clock";
defparam \t0|r0|clkout~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N14
cycloneive_lcell_comb \kb|DOWNCOUNTER[0]~8 (
// Equation(s):
// \kb|DOWNCOUNTER[0]~8_combout  = \kb|DOWNCOUNTER [0] $ (VCC)
// \kb|DOWNCOUNTER[0]~9  = CARRY(\kb|DOWNCOUNTER [0])

	.dataa(gnd),
	.datab(\kb|DOWNCOUNTER [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\kb|DOWNCOUNTER[0]~8_combout ),
	.cout(\kb|DOWNCOUNTER[0]~9 ));
// synopsys translate_off
defparam \kb|DOWNCOUNTER[0]~8 .lut_mask = 16'h33CC;
defparam \kb|DOWNCOUNTER[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N15
dffeas \kb|DOWNCOUNTER[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|DOWNCOUNTER[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\kb|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|DOWNCOUNTER [0]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|DOWNCOUNTER[0] .is_wysiwyg = "true";
defparam \kb|DOWNCOUNTER[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N16
cycloneive_lcell_comb \kb|DOWNCOUNTER[1]~10 (
// Equation(s):
// \kb|DOWNCOUNTER[1]~10_combout  = (\kb|DOWNCOUNTER [1] & (!\kb|DOWNCOUNTER[0]~9 )) # (!\kb|DOWNCOUNTER [1] & ((\kb|DOWNCOUNTER[0]~9 ) # (GND)))
// \kb|DOWNCOUNTER[1]~11  = CARRY((!\kb|DOWNCOUNTER[0]~9 ) # (!\kb|DOWNCOUNTER [1]))

	.dataa(gnd),
	.datab(\kb|DOWNCOUNTER [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\kb|DOWNCOUNTER[0]~9 ),
	.combout(\kb|DOWNCOUNTER[1]~10_combout ),
	.cout(\kb|DOWNCOUNTER[1]~11 ));
// synopsys translate_off
defparam \kb|DOWNCOUNTER[1]~10 .lut_mask = 16'h3C3F;
defparam \kb|DOWNCOUNTER[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y53_N17
dffeas \kb|DOWNCOUNTER[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|DOWNCOUNTER[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\kb|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|DOWNCOUNTER [1]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|DOWNCOUNTER[1] .is_wysiwyg = "true";
defparam \kb|DOWNCOUNTER[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N18
cycloneive_lcell_comb \kb|DOWNCOUNTER[2]~12 (
// Equation(s):
// \kb|DOWNCOUNTER[2]~12_combout  = (\kb|DOWNCOUNTER [2] & (\kb|DOWNCOUNTER[1]~11  $ (GND))) # (!\kb|DOWNCOUNTER [2] & (!\kb|DOWNCOUNTER[1]~11  & VCC))
// \kb|DOWNCOUNTER[2]~13  = CARRY((\kb|DOWNCOUNTER [2] & !\kb|DOWNCOUNTER[1]~11 ))

	.dataa(gnd),
	.datab(\kb|DOWNCOUNTER [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\kb|DOWNCOUNTER[1]~11 ),
	.combout(\kb|DOWNCOUNTER[2]~12_combout ),
	.cout(\kb|DOWNCOUNTER[2]~13 ));
// synopsys translate_off
defparam \kb|DOWNCOUNTER[2]~12 .lut_mask = 16'hC30C;
defparam \kb|DOWNCOUNTER[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y53_N19
dffeas \kb|DOWNCOUNTER[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|DOWNCOUNTER[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\kb|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|DOWNCOUNTER [2]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|DOWNCOUNTER[2] .is_wysiwyg = "true";
defparam \kb|DOWNCOUNTER[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N20
cycloneive_lcell_comb \kb|DOWNCOUNTER[3]~14 (
// Equation(s):
// \kb|DOWNCOUNTER[3]~14_combout  = (\kb|DOWNCOUNTER [3] & (!\kb|DOWNCOUNTER[2]~13 )) # (!\kb|DOWNCOUNTER [3] & ((\kb|DOWNCOUNTER[2]~13 ) # (GND)))
// \kb|DOWNCOUNTER[3]~15  = CARRY((!\kb|DOWNCOUNTER[2]~13 ) # (!\kb|DOWNCOUNTER [3]))

	.dataa(gnd),
	.datab(\kb|DOWNCOUNTER [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\kb|DOWNCOUNTER[2]~13 ),
	.combout(\kb|DOWNCOUNTER[3]~14_combout ),
	.cout(\kb|DOWNCOUNTER[3]~15 ));
// synopsys translate_off
defparam \kb|DOWNCOUNTER[3]~14 .lut_mask = 16'h3C3F;
defparam \kb|DOWNCOUNTER[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y53_N21
dffeas \kb|DOWNCOUNTER[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|DOWNCOUNTER[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\kb|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|DOWNCOUNTER [3]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|DOWNCOUNTER[3] .is_wysiwyg = "true";
defparam \kb|DOWNCOUNTER[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N10
cycloneive_lcell_comb \kb|LessThan0~0 (
// Equation(s):
// \kb|LessThan0~0_combout  = ((!\kb|DOWNCOUNTER [2] & (!\kb|DOWNCOUNTER [0] & !\kb|DOWNCOUNTER [1]))) # (!\kb|DOWNCOUNTER [3])

	.dataa(\kb|DOWNCOUNTER [3]),
	.datab(\kb|DOWNCOUNTER [2]),
	.datac(\kb|DOWNCOUNTER [0]),
	.datad(\kb|DOWNCOUNTER [1]),
	.cin(gnd),
	.combout(\kb|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \kb|LessThan0~0 .lut_mask = 16'h5557;
defparam \kb|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N22
cycloneive_lcell_comb \kb|DOWNCOUNTER[4]~16 (
// Equation(s):
// \kb|DOWNCOUNTER[4]~16_combout  = (\kb|DOWNCOUNTER [4] & (\kb|DOWNCOUNTER[3]~15  $ (GND))) # (!\kb|DOWNCOUNTER [4] & (!\kb|DOWNCOUNTER[3]~15  & VCC))
// \kb|DOWNCOUNTER[4]~17  = CARRY((\kb|DOWNCOUNTER [4] & !\kb|DOWNCOUNTER[3]~15 ))

	.dataa(\kb|DOWNCOUNTER [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\kb|DOWNCOUNTER[3]~15 ),
	.combout(\kb|DOWNCOUNTER[4]~16_combout ),
	.cout(\kb|DOWNCOUNTER[4]~17 ));
// synopsys translate_off
defparam \kb|DOWNCOUNTER[4]~16 .lut_mask = 16'hA50A;
defparam \kb|DOWNCOUNTER[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y53_N23
dffeas \kb|DOWNCOUNTER[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|DOWNCOUNTER[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\kb|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|DOWNCOUNTER [4]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|DOWNCOUNTER[4] .is_wysiwyg = "true";
defparam \kb|DOWNCOUNTER[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N24
cycloneive_lcell_comb \kb|DOWNCOUNTER[5]~18 (
// Equation(s):
// \kb|DOWNCOUNTER[5]~18_combout  = (\kb|DOWNCOUNTER [5] & (!\kb|DOWNCOUNTER[4]~17 )) # (!\kb|DOWNCOUNTER [5] & ((\kb|DOWNCOUNTER[4]~17 ) # (GND)))
// \kb|DOWNCOUNTER[5]~19  = CARRY((!\kb|DOWNCOUNTER[4]~17 ) # (!\kb|DOWNCOUNTER [5]))

	.dataa(gnd),
	.datab(\kb|DOWNCOUNTER [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\kb|DOWNCOUNTER[4]~17 ),
	.combout(\kb|DOWNCOUNTER[5]~18_combout ),
	.cout(\kb|DOWNCOUNTER[5]~19 ));
// synopsys translate_off
defparam \kb|DOWNCOUNTER[5]~18 .lut_mask = 16'h3C3F;
defparam \kb|DOWNCOUNTER[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y53_N25
dffeas \kb|DOWNCOUNTER[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|DOWNCOUNTER[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\kb|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|DOWNCOUNTER [5]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|DOWNCOUNTER[5] .is_wysiwyg = "true";
defparam \kb|DOWNCOUNTER[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N26
cycloneive_lcell_comb \kb|DOWNCOUNTER[6]~20 (
// Equation(s):
// \kb|DOWNCOUNTER[6]~20_combout  = (\kb|DOWNCOUNTER [6] & (\kb|DOWNCOUNTER[5]~19  $ (GND))) # (!\kb|DOWNCOUNTER [6] & (!\kb|DOWNCOUNTER[5]~19  & VCC))
// \kb|DOWNCOUNTER[6]~21  = CARRY((\kb|DOWNCOUNTER [6] & !\kb|DOWNCOUNTER[5]~19 ))

	.dataa(\kb|DOWNCOUNTER [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\kb|DOWNCOUNTER[5]~19 ),
	.combout(\kb|DOWNCOUNTER[6]~20_combout ),
	.cout(\kb|DOWNCOUNTER[6]~21 ));
// synopsys translate_off
defparam \kb|DOWNCOUNTER[6]~20 .lut_mask = 16'hA50A;
defparam \kb|DOWNCOUNTER[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y53_N27
dffeas \kb|DOWNCOUNTER[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|DOWNCOUNTER[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\kb|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|DOWNCOUNTER [6]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|DOWNCOUNTER[6] .is_wysiwyg = "true";
defparam \kb|DOWNCOUNTER[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N28
cycloneive_lcell_comb \kb|DOWNCOUNTER[7]~22 (
// Equation(s):
// \kb|DOWNCOUNTER[7]~22_combout  = \kb|DOWNCOUNTER[6]~21  $ (\kb|DOWNCOUNTER [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kb|DOWNCOUNTER [7]),
	.cin(\kb|DOWNCOUNTER[6]~21 ),
	.combout(\kb|DOWNCOUNTER[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \kb|DOWNCOUNTER[7]~22 .lut_mask = 16'h0FF0;
defparam \kb|DOWNCOUNTER[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y53_N29
dffeas \kb|DOWNCOUNTER[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|DOWNCOUNTER[7]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\kb|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|DOWNCOUNTER [7]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|DOWNCOUNTER[7] .is_wysiwyg = "true";
defparam \kb|DOWNCOUNTER[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N12
cycloneive_lcell_comb \kb|LessThan0~1 (
// Equation(s):
// \kb|LessThan0~1_combout  = (((!\kb|DOWNCOUNTER [5]) # (!\kb|DOWNCOUNTER [6])) # (!\kb|DOWNCOUNTER [7])) # (!\kb|DOWNCOUNTER [4])

	.dataa(\kb|DOWNCOUNTER [4]),
	.datab(\kb|DOWNCOUNTER [7]),
	.datac(\kb|DOWNCOUNTER [6]),
	.datad(\kb|DOWNCOUNTER [5]),
	.cin(gnd),
	.combout(\kb|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \kb|LessThan0~1 .lut_mask = 16'h7FFF;
defparam \kb|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N2
cycloneive_lcell_comb \kb|LessThan0~2 (
// Equation(s):
// \kb|LessThan0~2_combout  = (!\kb|LessThan0~0_combout  & !\kb|LessThan0~1_combout )

	.dataa(\kb|LessThan0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\kb|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\kb|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \kb|LessThan0~2 .lut_mask = 16'h0055;
defparam \kb|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N0
cycloneive_lcell_comb \kb|TRIGGER~feeder (
// Equation(s):
// \kb|TRIGGER~feeder_combout  = \kb|LessThan0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kb|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\kb|TRIGGER~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kb|TRIGGER~feeder .lut_mask = 16'hFF00;
defparam \kb|TRIGGER~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N1
dffeas \kb|TRIGGER (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|TRIGGER~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|TRIGGER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kb|TRIGGER .is_wysiwyg = "true";
defparam \kb|TRIGGER .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y67_N15
cycloneive_io_ibuf \PS2_KBCLK~input (
	.i(PS2_KBCLK),
	.ibar(gnd),
	.o(\PS2_KBCLK~input_o ));
// synopsys translate_off
defparam \PS2_KBCLK~input .bus_hold = "false";
defparam \PS2_KBCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N10
cycloneive_lcell_comb \kb|PREVIOUS_STATE~0 (
// Equation(s):
// \kb|PREVIOUS_STATE~0_combout  = (\kb|TRIGGER~q  & ((!\PS2_KBCLK~input_o ))) # (!\kb|TRIGGER~q  & (\kb|PREVIOUS_STATE~q ))

	.dataa(\kb|TRIGGER~q ),
	.datab(gnd),
	.datac(\kb|PREVIOUS_STATE~q ),
	.datad(\PS2_KBCLK~input_o ),
	.cin(gnd),
	.combout(\kb|PREVIOUS_STATE~0_combout ),
	.cout());
// synopsys translate_off
defparam \kb|PREVIOUS_STATE~0 .lut_mask = 16'h50FA;
defparam \kb|PREVIOUS_STATE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y54_N11
dffeas \kb|PREVIOUS_STATE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|PREVIOUS_STATE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|PREVIOUS_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kb|PREVIOUS_STATE .is_wysiwyg = "true";
defparam \kb|PREVIOUS_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N20
cycloneive_lcell_comb \kb|always2~0 (
// Equation(s):
// \kb|always2~0_combout  = \PS2_KBCLK~input_o  $ (!\kb|PREVIOUS_STATE~q )

	.dataa(\PS2_KBCLK~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\kb|PREVIOUS_STATE~q ),
	.cin(gnd),
	.combout(\kb|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \kb|always2~0 .lut_mask = 16'hAA55;
defparam \kb|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N28
cycloneive_lcell_comb \kb|scan_code[1]~0 (
// Equation(s):
// \kb|scan_code[1]~0_combout  = (!\PS2_KBCLK~input_o  & (\kb|TRIGGER~q  & !\kb|PREVIOUS_STATE~q ))

	.dataa(\PS2_KBCLK~input_o ),
	.datab(gnd),
	.datac(\kb|TRIGGER~q ),
	.datad(\kb|PREVIOUS_STATE~q ),
	.cin(gnd),
	.combout(\kb|scan_code[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \kb|scan_code[1]~0 .lut_mask = 16'h0050;
defparam \kb|scan_code[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N4
cycloneive_lcell_comb \kb|COUNT[1]~6 (
// Equation(s):
// \kb|COUNT[1]~6_combout  = (\kb|COUNT[0]~5_combout  & (\kb|always2~0_combout  & (\kb|COUNT [0] $ (\kb|COUNT [1])))) # (!\kb|COUNT[0]~5_combout  & (((\kb|COUNT [1]))))

	.dataa(\kb|COUNT [0]),
	.datab(\kb|always2~0_combout ),
	.datac(\kb|COUNT [1]),
	.datad(\kb|COUNT[0]~5_combout ),
	.cin(gnd),
	.combout(\kb|COUNT[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \kb|COUNT[1]~6 .lut_mask = 16'h48F0;
defparam \kb|COUNT[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y54_N5
dffeas \kb|COUNT[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|COUNT[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|COUNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|COUNT[1] .is_wysiwyg = "true";
defparam \kb|COUNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N0
cycloneive_lcell_comb \kb|Add2~1 (
// Equation(s):
// \kb|Add2~1_combout  = \kb|COUNT [2] $ (((\kb|COUNT [0] & \kb|COUNT [1])))

	.dataa(\kb|COUNT [0]),
	.datab(gnd),
	.datac(\kb|COUNT [1]),
	.datad(\kb|COUNT [2]),
	.cin(gnd),
	.combout(\kb|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \kb|Add2~1 .lut_mask = 16'h5FA0;
defparam \kb|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N24
cycloneive_lcell_comb \kb|COUNT[2]~8 (
// Equation(s):
// \kb|COUNT[2]~8_combout  = (\kb|COUNT[0]~5_combout  & (\kb|Add2~1_combout  & ((\kb|always2~0_combout )))) # (!\kb|COUNT[0]~5_combout  & (((\kb|COUNT [2]))))

	.dataa(\kb|COUNT[0]~5_combout ),
	.datab(\kb|Add2~1_combout ),
	.datac(\kb|COUNT [2]),
	.datad(\kb|always2~0_combout ),
	.cin(gnd),
	.combout(\kb|COUNT[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \kb|COUNT[2]~8 .lut_mask = 16'hD850;
defparam \kb|COUNT[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y54_N25
dffeas \kb|COUNT[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|COUNT[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|COUNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|COUNT[2] .is_wysiwyg = "true";
defparam \kb|COUNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N2
cycloneive_lcell_comb \kb|Add2~0 (
// Equation(s):
// \kb|Add2~0_combout  = \kb|COUNT [3] $ (((\kb|COUNT [0] & (\kb|COUNT [2] & \kb|COUNT [1]))))

	.dataa(\kb|COUNT [0]),
	.datab(\kb|COUNT [2]),
	.datac(\kb|COUNT [1]),
	.datad(\kb|COUNT [3]),
	.cin(gnd),
	.combout(\kb|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \kb|Add2~0 .lut_mask = 16'h7F80;
defparam \kb|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N6
cycloneive_lcell_comb \kb|COUNT[3]~7 (
// Equation(s):
// \kb|COUNT[3]~7_combout  = (\kb|COUNT[0]~5_combout  & (\kb|Add2~0_combout  & ((\kb|always2~0_combout )))) # (!\kb|COUNT[0]~5_combout  & (((\kb|COUNT [3]))))

	.dataa(\kb|COUNT[0]~5_combout ),
	.datab(\kb|Add2~0_combout ),
	.datac(\kb|COUNT [3]),
	.datad(\kb|always2~0_combout ),
	.cin(gnd),
	.combout(\kb|COUNT[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \kb|COUNT[3]~7 .lut_mask = 16'hD850;
defparam \kb|COUNT[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y54_N7
dffeas \kb|COUNT[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|COUNT[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|COUNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|COUNT[3] .is_wysiwyg = "true";
defparam \kb|COUNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N4
cycloneive_lcell_comb \kb|count_reading[0]~12 (
// Equation(s):
// \kb|count_reading[0]~12_combout  = \kb|count_reading [0] $ (VCC)
// \kb|count_reading[0]~13  = CARRY(\kb|count_reading [0])

	.dataa(gnd),
	.datab(\kb|count_reading [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\kb|count_reading[0]~12_combout ),
	.cout(\kb|count_reading[0]~13 ));
// synopsys translate_off
defparam \kb|count_reading[0]~12 .lut_mask = 16'h33CC;
defparam \kb|count_reading[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N16
cycloneive_lcell_comb \kb|scan_err~5 (
// Equation(s):
// \kb|scan_err~5_combout  = (\kb|TRIGGER~q  & (\PS2_KBCLK~input_o  $ (\kb|PREVIOUS_STATE~q )))

	.dataa(\PS2_KBCLK~input_o ),
	.datab(gnd),
	.datac(\kb|TRIGGER~q ),
	.datad(\kb|PREVIOUS_STATE~q ),
	.cin(gnd),
	.combout(\kb|scan_err~5_combout ),
	.cout());
// synopsys translate_off
defparam \kb|scan_err~5 .lut_mask = 16'h50A0;
defparam \kb|scan_err~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N18
cycloneive_lcell_comb \kb|read~0 (
// Equation(s):
// \kb|read~0_combout  = (\kb|scan_code[1]~0_combout ) # ((\kb|read~q  & ((!\kb|COUNT[1]~4_combout ) # (!\kb|scan_err~5_combout ))))

	.dataa(\kb|scan_err~5_combout ),
	.datab(\kb|COUNT[1]~4_combout ),
	.datac(\kb|read~q ),
	.datad(\kb|scan_code[1]~0_combout ),
	.cin(gnd),
	.combout(\kb|read~0_combout ),
	.cout());
// synopsys translate_off
defparam \kb|read~0 .lut_mask = 16'hFF70;
defparam \kb|read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y54_N19
dffeas \kb|read (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|read~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kb|read .is_wysiwyg = "true";
defparam \kb|read .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y54_N5
dffeas \kb|count_reading[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|count_reading[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\kb|read~q ),
	.sload(gnd),
	.ena(\kb|TRIGGER~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|count_reading [0]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|count_reading[0] .is_wysiwyg = "true";
defparam \kb|count_reading[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N6
cycloneive_lcell_comb \kb|count_reading[1]~14 (
// Equation(s):
// \kb|count_reading[1]~14_combout  = (\kb|count_reading [1] & (!\kb|count_reading[0]~13 )) # (!\kb|count_reading [1] & ((\kb|count_reading[0]~13 ) # (GND)))
// \kb|count_reading[1]~15  = CARRY((!\kb|count_reading[0]~13 ) # (!\kb|count_reading [1]))

	.dataa(\kb|count_reading [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\kb|count_reading[0]~13 ),
	.combout(\kb|count_reading[1]~14_combout ),
	.cout(\kb|count_reading[1]~15 ));
// synopsys translate_off
defparam \kb|count_reading[1]~14 .lut_mask = 16'h5A5F;
defparam \kb|count_reading[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y54_N7
dffeas \kb|count_reading[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|count_reading[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\kb|read~q ),
	.sload(gnd),
	.ena(\kb|TRIGGER~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|count_reading [1]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|count_reading[1] .is_wysiwyg = "true";
defparam \kb|count_reading[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N8
cycloneive_lcell_comb \kb|count_reading[2]~16 (
// Equation(s):
// \kb|count_reading[2]~16_combout  = (\kb|count_reading [2] & (\kb|count_reading[1]~15  $ (GND))) # (!\kb|count_reading [2] & (!\kb|count_reading[1]~15  & VCC))
// \kb|count_reading[2]~17  = CARRY((\kb|count_reading [2] & !\kb|count_reading[1]~15 ))

	.dataa(gnd),
	.datab(\kb|count_reading [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\kb|count_reading[1]~15 ),
	.combout(\kb|count_reading[2]~16_combout ),
	.cout(\kb|count_reading[2]~17 ));
// synopsys translate_off
defparam \kb|count_reading[2]~16 .lut_mask = 16'hC30C;
defparam \kb|count_reading[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y54_N9
dffeas \kb|count_reading[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|count_reading[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\kb|read~q ),
	.sload(gnd),
	.ena(\kb|TRIGGER~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|count_reading [2]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|count_reading[2] .is_wysiwyg = "true";
defparam \kb|count_reading[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N10
cycloneive_lcell_comb \kb|count_reading[3]~18 (
// Equation(s):
// \kb|count_reading[3]~18_combout  = (\kb|count_reading [3] & (!\kb|count_reading[2]~17 )) # (!\kb|count_reading [3] & ((\kb|count_reading[2]~17 ) # (GND)))
// \kb|count_reading[3]~19  = CARRY((!\kb|count_reading[2]~17 ) # (!\kb|count_reading [3]))

	.dataa(\kb|count_reading [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\kb|count_reading[2]~17 ),
	.combout(\kb|count_reading[3]~18_combout ),
	.cout(\kb|count_reading[3]~19 ));
// synopsys translate_off
defparam \kb|count_reading[3]~18 .lut_mask = 16'h5A5F;
defparam \kb|count_reading[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y54_N11
dffeas \kb|count_reading[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|count_reading[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\kb|read~q ),
	.sload(gnd),
	.ena(\kb|TRIGGER~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|count_reading [3]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|count_reading[3] .is_wysiwyg = "true";
defparam \kb|count_reading[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N12
cycloneive_lcell_comb \kb|count_reading[4]~20 (
// Equation(s):
// \kb|count_reading[4]~20_combout  = (\kb|count_reading [4] & (\kb|count_reading[3]~19  $ (GND))) # (!\kb|count_reading [4] & (!\kb|count_reading[3]~19  & VCC))
// \kb|count_reading[4]~21  = CARRY((\kb|count_reading [4] & !\kb|count_reading[3]~19 ))

	.dataa(\kb|count_reading [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\kb|count_reading[3]~19 ),
	.combout(\kb|count_reading[4]~20_combout ),
	.cout(\kb|count_reading[4]~21 ));
// synopsys translate_off
defparam \kb|count_reading[4]~20 .lut_mask = 16'hA50A;
defparam \kb|count_reading[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y54_N13
dffeas \kb|count_reading[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|count_reading[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\kb|read~q ),
	.sload(gnd),
	.ena(\kb|TRIGGER~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|count_reading [4]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|count_reading[4] .is_wysiwyg = "true";
defparam \kb|count_reading[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N14
cycloneive_lcell_comb \kb|count_reading[5]~22 (
// Equation(s):
// \kb|count_reading[5]~22_combout  = (\kb|count_reading [5] & (!\kb|count_reading[4]~21 )) # (!\kb|count_reading [5] & ((\kb|count_reading[4]~21 ) # (GND)))
// \kb|count_reading[5]~23  = CARRY((!\kb|count_reading[4]~21 ) # (!\kb|count_reading [5]))

	.dataa(gnd),
	.datab(\kb|count_reading [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\kb|count_reading[4]~21 ),
	.combout(\kb|count_reading[5]~22_combout ),
	.cout(\kb|count_reading[5]~23 ));
// synopsys translate_off
defparam \kb|count_reading[5]~22 .lut_mask = 16'h3C3F;
defparam \kb|count_reading[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y54_N15
dffeas \kb|count_reading[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|count_reading[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\kb|read~q ),
	.sload(gnd),
	.ena(\kb|TRIGGER~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|count_reading [5]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|count_reading[5] .is_wysiwyg = "true";
defparam \kb|count_reading[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N16
cycloneive_lcell_comb \kb|count_reading[6]~24 (
// Equation(s):
// \kb|count_reading[6]~24_combout  = (\kb|count_reading [6] & (\kb|count_reading[5]~23  $ (GND))) # (!\kb|count_reading [6] & (!\kb|count_reading[5]~23  & VCC))
// \kb|count_reading[6]~25  = CARRY((\kb|count_reading [6] & !\kb|count_reading[5]~23 ))

	.dataa(gnd),
	.datab(\kb|count_reading [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\kb|count_reading[5]~23 ),
	.combout(\kb|count_reading[6]~24_combout ),
	.cout(\kb|count_reading[6]~25 ));
// synopsys translate_off
defparam \kb|count_reading[6]~24 .lut_mask = 16'hC30C;
defparam \kb|count_reading[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y54_N17
dffeas \kb|count_reading[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|count_reading[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\kb|read~q ),
	.sload(gnd),
	.ena(\kb|TRIGGER~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|count_reading [6]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|count_reading[6] .is_wysiwyg = "true";
defparam \kb|count_reading[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N28
cycloneive_lcell_comb \kb|COUNT[1]~2 (
// Equation(s):
// \kb|COUNT[1]~2_combout  = (\kb|COUNT [2] & (!\kb|COUNT [3] & ((\kb|count_reading [5]) # (\kb|count_reading [6])))) # (!\kb|COUNT [2] & (((\kb|count_reading [5]) # (\kb|count_reading [6]))))

	.dataa(\kb|COUNT [2]),
	.datab(\kb|COUNT [3]),
	.datac(\kb|count_reading [5]),
	.datad(\kb|count_reading [6]),
	.cin(gnd),
	.combout(\kb|COUNT[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \kb|COUNT[1]~2 .lut_mask = 16'h7770;
defparam \kb|COUNT[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N18
cycloneive_lcell_comb \kb|count_reading[7]~26 (
// Equation(s):
// \kb|count_reading[7]~26_combout  = (\kb|count_reading [7] & (!\kb|count_reading[6]~25 )) # (!\kb|count_reading [7] & ((\kb|count_reading[6]~25 ) # (GND)))
// \kb|count_reading[7]~27  = CARRY((!\kb|count_reading[6]~25 ) # (!\kb|count_reading [7]))

	.dataa(gnd),
	.datab(\kb|count_reading [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\kb|count_reading[6]~25 ),
	.combout(\kb|count_reading[7]~26_combout ),
	.cout(\kb|count_reading[7]~27 ));
// synopsys translate_off
defparam \kb|count_reading[7]~26 .lut_mask = 16'h3C3F;
defparam \kb|count_reading[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y54_N19
dffeas \kb|count_reading[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|count_reading[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\kb|read~q ),
	.sload(gnd),
	.ena(\kb|TRIGGER~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|count_reading [7]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|count_reading[7] .is_wysiwyg = "true";
defparam \kb|count_reading[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N20
cycloneive_lcell_comb \kb|count_reading[8]~28 (
// Equation(s):
// \kb|count_reading[8]~28_combout  = (\kb|count_reading [8] & (\kb|count_reading[7]~27  $ (GND))) # (!\kb|count_reading [8] & (!\kb|count_reading[7]~27  & VCC))
// \kb|count_reading[8]~29  = CARRY((\kb|count_reading [8] & !\kb|count_reading[7]~27 ))

	.dataa(gnd),
	.datab(\kb|count_reading [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\kb|count_reading[7]~27 ),
	.combout(\kb|count_reading[8]~28_combout ),
	.cout(\kb|count_reading[8]~29 ));
// synopsys translate_off
defparam \kb|count_reading[8]~28 .lut_mask = 16'hC30C;
defparam \kb|count_reading[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y54_N21
dffeas \kb|count_reading[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|count_reading[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\kb|read~q ),
	.sload(gnd),
	.ena(\kb|TRIGGER~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|count_reading [8]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|count_reading[8] .is_wysiwyg = "true";
defparam \kb|count_reading[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N22
cycloneive_lcell_comb \kb|count_reading[9]~30 (
// Equation(s):
// \kb|count_reading[9]~30_combout  = (\kb|count_reading [9] & (!\kb|count_reading[8]~29 )) # (!\kb|count_reading [9] & ((\kb|count_reading[8]~29 ) # (GND)))
// \kb|count_reading[9]~31  = CARRY((!\kb|count_reading[8]~29 ) # (!\kb|count_reading [9]))

	.dataa(\kb|count_reading [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\kb|count_reading[8]~29 ),
	.combout(\kb|count_reading[9]~30_combout ),
	.cout(\kb|count_reading[9]~31 ));
// synopsys translate_off
defparam \kb|count_reading[9]~30 .lut_mask = 16'h5A5F;
defparam \kb|count_reading[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y54_N23
dffeas \kb|count_reading[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|count_reading[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\kb|read~q ),
	.sload(gnd),
	.ena(\kb|TRIGGER~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|count_reading [9]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|count_reading[9] .is_wysiwyg = "true";
defparam \kb|count_reading[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N24
cycloneive_lcell_comb \kb|count_reading[10]~32 (
// Equation(s):
// \kb|count_reading[10]~32_combout  = (\kb|count_reading [10] & (\kb|count_reading[9]~31  $ (GND))) # (!\kb|count_reading [10] & (!\kb|count_reading[9]~31  & VCC))
// \kb|count_reading[10]~33  = CARRY((\kb|count_reading [10] & !\kb|count_reading[9]~31 ))

	.dataa(gnd),
	.datab(\kb|count_reading [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\kb|count_reading[9]~31 ),
	.combout(\kb|count_reading[10]~32_combout ),
	.cout(\kb|count_reading[10]~33 ));
// synopsys translate_off
defparam \kb|count_reading[10]~32 .lut_mask = 16'hC30C;
defparam \kb|count_reading[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y54_N25
dffeas \kb|count_reading[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|count_reading[10]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\kb|read~q ),
	.sload(gnd),
	.ena(\kb|TRIGGER~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|count_reading [10]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|count_reading[10] .is_wysiwyg = "true";
defparam \kb|count_reading[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N26
cycloneive_lcell_comb \kb|count_reading[11]~34 (
// Equation(s):
// \kb|count_reading[11]~34_combout  = \kb|count_reading [11] $ (\kb|count_reading[10]~33 )

	.dataa(\kb|count_reading [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\kb|count_reading[10]~33 ),
	.combout(\kb|count_reading[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \kb|count_reading[11]~34 .lut_mask = 16'h5A5A;
defparam \kb|count_reading[11]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y54_N27
dffeas \kb|count_reading[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|count_reading[11]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\kb|read~q ),
	.sload(gnd),
	.ena(\kb|TRIGGER~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|count_reading [11]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|count_reading[11] .is_wysiwyg = "true";
defparam \kb|count_reading[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N2
cycloneive_lcell_comb \kb|COUNT[1]~3 (
// Equation(s):
// \kb|COUNT[1]~3_combout  = (\kb|count_reading [7] & (\kb|count_reading [8] & (\kb|count_reading [9] & \kb|count_reading [10])))

	.dataa(\kb|count_reading [7]),
	.datab(\kb|count_reading [8]),
	.datac(\kb|count_reading [9]),
	.datad(\kb|count_reading [10]),
	.cin(gnd),
	.combout(\kb|COUNT[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \kb|COUNT[1]~3 .lut_mask = 16'h8000;
defparam \kb|COUNT[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N0
cycloneive_lcell_comb \kb|COUNT[1]~4 (
// Equation(s):
// \kb|COUNT[1]~4_combout  = (\kb|scan_err~0_combout ) # ((\kb|COUNT[1]~2_combout  & (\kb|count_reading [11] & \kb|COUNT[1]~3_combout )))

	.dataa(\kb|scan_err~0_combout ),
	.datab(\kb|COUNT[1]~2_combout ),
	.datac(\kb|count_reading [11]),
	.datad(\kb|COUNT[1]~3_combout ),
	.cin(gnd),
	.combout(\kb|COUNT[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \kb|COUNT[1]~4 .lut_mask = 16'hEAAA;
defparam \kb|COUNT[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N12
cycloneive_lcell_comb \kb|COUNT[0]~5 (
// Equation(s):
// \kb|COUNT[0]~5_combout  = (\kb|scan_code[1]~0_combout ) # ((\kb|TRIGGER~q  & (\kb|COUNT[1]~4_combout  & !\kb|always2~0_combout )))

	.dataa(\kb|TRIGGER~q ),
	.datab(\kb|scan_code[1]~0_combout ),
	.datac(\kb|COUNT[1]~4_combout ),
	.datad(\kb|always2~0_combout ),
	.cin(gnd),
	.combout(\kb|COUNT[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \kb|COUNT[0]~5 .lut_mask = 16'hCCEC;
defparam \kb|COUNT[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N22
cycloneive_lcell_comb \kb|COUNT[0]~9 (
// Equation(s):
// \kb|COUNT[0]~9_combout  = (\kb|COUNT[0]~5_combout  & (!\kb|COUNT [0] & (\kb|PREVIOUS_STATE~q  $ (!\PS2_KBCLK~input_o )))) # (!\kb|COUNT[0]~5_combout  & (((\kb|COUNT [0]))))

	.dataa(\kb|COUNT[0]~5_combout ),
	.datab(\kb|PREVIOUS_STATE~q ),
	.datac(\kb|COUNT [0]),
	.datad(\PS2_KBCLK~input_o ),
	.cin(gnd),
	.combout(\kb|COUNT[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \kb|COUNT[0]~9 .lut_mask = 16'h5852;
defparam \kb|COUNT[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y54_N23
dffeas \kb|COUNT[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|COUNT[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|COUNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|COUNT[0] .is_wysiwyg = "true";
defparam \kb|COUNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N26
cycloneive_lcell_comb \kb|scan_err~0 (
// Equation(s):
// \kb|scan_err~0_combout  = (\kb|COUNT [0] & (!\kb|COUNT [2] & (\kb|COUNT [1] & \kb|COUNT [3])))

	.dataa(\kb|COUNT [0]),
	.datab(\kb|COUNT [2]),
	.datac(\kb|COUNT [1]),
	.datad(\kb|COUNT [3]),
	.cin(gnd),
	.combout(\kb|scan_err~0_combout ),
	.cout());
// synopsys translate_off
defparam \kb|scan_err~0 .lut_mask = 16'h2000;
defparam \kb|scan_err~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N8
cycloneive_lcell_comb \kb|TRIG_ARR~0 (
// Equation(s):
// \kb|TRIG_ARR~0_combout  = (\kb|TRIGGER~q  & ((\kb|always2~0_combout  & (\kb|TRIG_ARR~q )) # (!\kb|always2~0_combout  & ((\kb|scan_err~0_combout ))))) # (!\kb|TRIGGER~q  & (((\kb|TRIG_ARR~q ))))

	.dataa(\kb|TRIGGER~q ),
	.datab(\kb|always2~0_combout ),
	.datac(\kb|TRIG_ARR~q ),
	.datad(\kb|scan_err~0_combout ),
	.cin(gnd),
	.combout(\kb|TRIG_ARR~0_combout ),
	.cout());
// synopsys translate_off
defparam \kb|TRIG_ARR~0 .lut_mask = 16'hF2D0;
defparam \kb|TRIG_ARR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y54_N9
dffeas \kb|TRIG_ARR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|TRIG_ARR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|TRIG_ARR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kb|TRIG_ARR .is_wysiwyg = "true";
defparam \kb|TRIG_ARR .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N22
cycloneive_io_ibuf \PS2_KBDAT~input (
	.i(PS2_KBDAT),
	.ibar(gnd),
	.o(\PS2_KBDAT~input_o ));
// synopsys translate_off
defparam \PS2_KBDAT~input .bus_hold = "false";
defparam \PS2_KBDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y52_N5
dffeas \kb|scan_code[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PS2_KBDAT~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\kb|scan_code[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|scan_code [10]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|scan_code[10] .is_wysiwyg = "true";
defparam \kb|scan_code[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y52_N9
dffeas \kb|scan_code[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\kb|scan_code [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\kb|scan_code[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|scan_code [9]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|scan_code[9] .is_wysiwyg = "true";
defparam \kb|scan_code[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y52_N7
dffeas \kb|scan_code[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\kb|scan_code [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\kb|scan_code[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|scan_code [8]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|scan_code[8] .is_wysiwyg = "true";
defparam \kb|scan_code[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N20
cycloneive_lcell_comb \kb|scan_code[7]~feeder (
// Equation(s):
// \kb|scan_code[7]~feeder_combout  = \kb|scan_code [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kb|scan_code [8]),
	.cin(gnd),
	.combout(\kb|scan_code[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kb|scan_code[7]~feeder .lut_mask = 16'hFF00;
defparam \kb|scan_code[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y52_N21
dffeas \kb|scan_code[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|scan_code[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kb|scan_code[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|scan_code [7]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|scan_code[7] .is_wysiwyg = "true";
defparam \kb|scan_code[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y52_N25
dffeas \kb|scan_code[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\kb|scan_code [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\kb|scan_code[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|scan_code [6]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|scan_code[6] .is_wysiwyg = "true";
defparam \kb|scan_code[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y52_N31
dffeas \kb|scan_code[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\kb|scan_code [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\kb|scan_code[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|scan_code [5]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|scan_code[5] .is_wysiwyg = "true";
defparam \kb|scan_code[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N6
cycloneive_lcell_comb \kb|always2~2 (
// Equation(s):
// \kb|always2~2_combout  = \kb|scan_code [6] $ (\kb|scan_code [5] $ (\kb|scan_code [8] $ (\kb|scan_code [7])))

	.dataa(\kb|scan_code [6]),
	.datab(\kb|scan_code [5]),
	.datac(\kb|scan_code [8]),
	.datad(\kb|scan_code [7]),
	.cin(gnd),
	.combout(\kb|always2~2_combout ),
	.cout());
// synopsys translate_off
defparam \kb|always2~2 .lut_mask = 16'h6996;
defparam \kb|always2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y52_N19
dffeas \kb|scan_code[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\kb|scan_code [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\kb|scan_code[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|scan_code [4]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|scan_code[4] .is_wysiwyg = "true";
defparam \kb|scan_code[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N28
cycloneive_lcell_comb \kb|scan_code[3]~feeder (
// Equation(s):
// \kb|scan_code[3]~feeder_combout  = \kb|scan_code [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kb|scan_code [4]),
	.cin(gnd),
	.combout(\kb|scan_code[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kb|scan_code[3]~feeder .lut_mask = 16'hFF00;
defparam \kb|scan_code[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y52_N29
dffeas \kb|scan_code[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|scan_code[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kb|scan_code[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|scan_code [3]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|scan_code[3] .is_wysiwyg = "true";
defparam \kb|scan_code[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y52_N15
dffeas \kb|scan_code[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\kb|scan_code [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\kb|scan_code[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|scan_code [2]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|scan_code[2] .is_wysiwyg = "true";
defparam \kb|scan_code[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y52_N13
dffeas \kb|scan_code[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\kb|scan_code [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\kb|scan_code[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|scan_code [1]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|scan_code[1] .is_wysiwyg = "true";
defparam \kb|scan_code[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y52_N27
dffeas \kb|scan_code[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\kb|scan_code [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\kb|scan_code[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|scan_code [0]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|scan_code[0] .is_wysiwyg = "true";
defparam \kb|scan_code[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N26
cycloneive_lcell_comb \kb|scan_err~1 (
// Equation(s):
// \kb|scan_err~1_combout  = (\kb|scan_code [0]) # (!\kb|scan_code [10])

	.dataa(gnd),
	.datab(\kb|scan_code [10]),
	.datac(\kb|scan_code [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\kb|scan_err~1_combout ),
	.cout());
// synopsys translate_off
defparam \kb|scan_err~1 .lut_mask = 16'hF3F3;
defparam \kb|scan_err~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N12
cycloneive_lcell_comb \kb|always2~1 (
// Equation(s):
// \kb|always2~1_combout  = \kb|scan_code [3] $ (\kb|scan_code [2] $ (\kb|scan_code [1] $ (\kb|scan_code [4])))

	.dataa(\kb|scan_code [3]),
	.datab(\kb|scan_code [2]),
	.datac(\kb|scan_code [1]),
	.datad(\kb|scan_code [4]),
	.cin(gnd),
	.combout(\kb|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \kb|always2~1 .lut_mask = 16'h6996;
defparam \kb|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N8
cycloneive_lcell_comb \kb|scan_err~2 (
// Equation(s):
// \kb|scan_err~2_combout  = (\kb|scan_err~1_combout ) # (\kb|always2~2_combout  $ (\kb|scan_code [9] $ (!\kb|always2~1_combout )))

	.dataa(\kb|always2~2_combout ),
	.datab(\kb|scan_err~1_combout ),
	.datac(\kb|scan_code [9]),
	.datad(\kb|always2~1_combout ),
	.cin(gnd),
	.combout(\kb|scan_err~2_combout ),
	.cout());
// synopsys translate_off
defparam \kb|scan_err~2 .lut_mask = 16'hDEED;
defparam \kb|scan_err~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N30
cycloneive_lcell_comb \kb|scan_err~3 (
// Equation(s):
// \kb|scan_err~3_combout  = (\kb|scan_code[1]~0_combout ) # ((\kb|scan_err~0_combout  & (!\kb|always2~0_combout  & \kb|TRIGGER~q )))

	.dataa(\kb|scan_err~0_combout ),
	.datab(\kb|always2~0_combout ),
	.datac(\kb|TRIGGER~q ),
	.datad(\kb|scan_code[1]~0_combout ),
	.cin(gnd),
	.combout(\kb|scan_err~3_combout ),
	.cout());
// synopsys translate_off
defparam \kb|scan_err~3 .lut_mask = 16'hFF20;
defparam \kb|scan_err~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N16
cycloneive_lcell_comb \kb|scan_err~4 (
// Equation(s):
// \kb|scan_err~4_combout  = (\kb|scan_err~3_combout  & (\kb|scan_err~2_combout  & (!\kb|always2~0_combout ))) # (!\kb|scan_err~3_combout  & (((\kb|scan_err~q ))))

	.dataa(\kb|scan_err~2_combout ),
	.datab(\kb|always2~0_combout ),
	.datac(\kb|scan_err~q ),
	.datad(\kb|scan_err~3_combout ),
	.cin(gnd),
	.combout(\kb|scan_err~4_combout ),
	.cout());
// synopsys translate_off
defparam \kb|scan_err~4 .lut_mask = 16'h22F0;
defparam \kb|scan_err~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y52_N17
dffeas \kb|scan_err (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|scan_err~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|scan_err~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kb|scan_err .is_wysiwyg = "true";
defparam \kb|scan_err .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N6
cycloneive_lcell_comb \kb|CODEWORD~1 (
// Equation(s):
// \kb|CODEWORD~1_combout  = (\kb|TRIG_ARR~q  & (\kb|scan_code [6] & (!\kb|scan_err~q  & \kb|TRIGGER~q )))

	.dataa(\kb|TRIG_ARR~q ),
	.datab(\kb|scan_code [6]),
	.datac(\kb|scan_err~q ),
	.datad(\kb|TRIGGER~q ),
	.cin(gnd),
	.combout(\kb|CODEWORD~1_combout ),
	.cout());
// synopsys translate_off
defparam \kb|CODEWORD~1 .lut_mask = 16'h0800;
defparam \kb|CODEWORD~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y52_N7
dffeas \kb|CODEWORD[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|CODEWORD~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|CODEWORD [5]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|CODEWORD[5] .is_wysiwyg = "true";
defparam \kb|CODEWORD[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N10
cycloneive_lcell_comb \kb|CODEWORD~7 (
// Equation(s):
// \kb|CODEWORD~7_combout  = (\kb|TRIG_ARR~q  & (!\kb|scan_err~q  & (\kb|scan_code [1] & \kb|TRIGGER~q )))

	.dataa(\kb|TRIG_ARR~q ),
	.datab(\kb|scan_err~q ),
	.datac(\kb|scan_code [1]),
	.datad(\kb|TRIGGER~q ),
	.cin(gnd),
	.combout(\kb|CODEWORD~7_combout ),
	.cout());
// synopsys translate_off
defparam \kb|CODEWORD~7 .lut_mask = 16'h2000;
defparam \kb|CODEWORD~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y52_N11
dffeas \kb|CODEWORD[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|CODEWORD~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|CODEWORD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|CODEWORD[0] .is_wysiwyg = "true";
defparam \kb|CODEWORD[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N28
cycloneive_lcell_comb \kb|CODEWORD~0 (
// Equation(s):
// \kb|CODEWORD~0_combout  = (!\kb|scan_err~q  & (\kb|TRIGGER~q  & (\kb|TRIG_ARR~q  & \kb|scan_code [4])))

	.dataa(\kb|scan_err~q ),
	.datab(\kb|TRIGGER~q ),
	.datac(\kb|TRIG_ARR~q ),
	.datad(\kb|scan_code [4]),
	.cin(gnd),
	.combout(\kb|CODEWORD~0_combout ),
	.cout());
// synopsys translate_off
defparam \kb|CODEWORD~0 .lut_mask = 16'h4000;
defparam \kb|CODEWORD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y52_N29
dffeas \kb|CODEWORD[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|CODEWORD~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|CODEWORD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|CODEWORD[3] .is_wysiwyg = "true";
defparam \kb|CODEWORD[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N14
cycloneive_lcell_comb \kb|CODEWORD~5 (
// Equation(s):
// \kb|CODEWORD~5_combout  = (\kb|TRIG_ARR~q  & (!\kb|scan_err~q  & (\kb|scan_code [2] & \kb|TRIGGER~q )))

	.dataa(\kb|TRIG_ARR~q ),
	.datab(\kb|scan_err~q ),
	.datac(\kb|scan_code [2]),
	.datad(\kb|TRIGGER~q ),
	.cin(gnd),
	.combout(\kb|CODEWORD~5_combout ),
	.cout());
// synopsys translate_off
defparam \kb|CODEWORD~5 .lut_mask = 16'h2000;
defparam \kb|CODEWORD~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N22
cycloneive_lcell_comb \kb|CODEWORD[1]~feeder (
// Equation(s):
// \kb|CODEWORD[1]~feeder_combout  = \kb|CODEWORD~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kb|CODEWORD~5_combout ),
	.cin(gnd),
	.combout(\kb|CODEWORD[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kb|CODEWORD[1]~feeder .lut_mask = 16'hFF00;
defparam \kb|CODEWORD[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y52_N23
dffeas \kb|CODEWORD[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|CODEWORD[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|CODEWORD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|CODEWORD[1] .is_wysiwyg = "true";
defparam \kb|CODEWORD[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N12
cycloneive_lcell_comb \kb|CODEWORD~2 (
// Equation(s):
// \kb|CODEWORD~2_combout  = (\kb|TRIG_ARR~q  & (\kb|scan_code [7] & (!\kb|scan_err~q  & \kb|TRIGGER~q )))

	.dataa(\kb|TRIG_ARR~q ),
	.datab(\kb|scan_code [7]),
	.datac(\kb|scan_err~q ),
	.datad(\kb|TRIGGER~q ),
	.cin(gnd),
	.combout(\kb|CODEWORD~2_combout ),
	.cout());
// synopsys translate_off
defparam \kb|CODEWORD~2 .lut_mask = 16'h0800;
defparam \kb|CODEWORD~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y52_N13
dffeas \kb|CODEWORD[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|CODEWORD~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|CODEWORD [6]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|CODEWORD[6] .is_wysiwyg = "true";
defparam \kb|CODEWORD[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N8
cycloneive_lcell_comb \kb|KEYSTROKE~10 (
// Equation(s):
// \kb|KEYSTROKE~10_combout  = (!\kb|CODEWORD [3] & ((\kb|CODEWORD [1]) # ((!\kb|CODEWORD [0] & \kb|CODEWORD [6]))))

	.dataa(\kb|CODEWORD [0]),
	.datab(\kb|CODEWORD [3]),
	.datac(\kb|CODEWORD [1]),
	.datad(\kb|CODEWORD [6]),
	.cin(gnd),
	.combout(\kb|KEYSTROKE~10_combout ),
	.cout());
// synopsys translate_off
defparam \kb|KEYSTROKE~10 .lut_mask = 16'h3130;
defparam \kb|KEYSTROKE~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N18
cycloneive_lcell_comb \kb|KEYSTROKE~11 (
// Equation(s):
// \kb|KEYSTROKE~11_combout  = (\kb|KEYSTROKE~10_combout ) # ((!\kb|CODEWORD [6] & ((\kb|CODEWORD [5]) # (\kb|CODEWORD [1]))))

	.dataa(\kb|CODEWORD [5]),
	.datab(\kb|KEYSTROKE~10_combout ),
	.datac(\kb|CODEWORD [1]),
	.datad(\kb|CODEWORD [6]),
	.cin(gnd),
	.combout(\kb|KEYSTROKE~11_combout ),
	.cout());
// synopsys translate_off
defparam \kb|KEYSTROKE~11 .lut_mask = 16'hCCFE;
defparam \kb|KEYSTROKE~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N2
cycloneive_lcell_comb \kb|CODEWORD~6 (
// Equation(s):
// \kb|CODEWORD~6_combout  = (\kb|TRIG_ARR~q  & (!\kb|scan_err~q  & (\kb|scan_code [3] & \kb|TRIGGER~q )))

	.dataa(\kb|TRIG_ARR~q ),
	.datab(\kb|scan_err~q ),
	.datac(\kb|scan_code [3]),
	.datad(\kb|TRIGGER~q ),
	.cin(gnd),
	.combout(\kb|CODEWORD~6_combout ),
	.cout());
// synopsys translate_off
defparam \kb|CODEWORD~6 .lut_mask = 16'h2000;
defparam \kb|CODEWORD~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y52_N3
dffeas \kb|CODEWORD[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|CODEWORD~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|CODEWORD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|CODEWORD[2] .is_wysiwyg = "true";
defparam \kb|CODEWORD[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N22
cycloneive_lcell_comb \kb|CODEWORD~4 (
// Equation(s):
// \kb|CODEWORD~4_combout  = (\kb|scan_code [8] & (!\kb|scan_err~q  & (\kb|TRIG_ARR~q  & \kb|TRIGGER~q )))

	.dataa(\kb|scan_code [8]),
	.datab(\kb|scan_err~q ),
	.datac(\kb|TRIG_ARR~q ),
	.datad(\kb|TRIGGER~q ),
	.cin(gnd),
	.combout(\kb|CODEWORD~4_combout ),
	.cout());
// synopsys translate_off
defparam \kb|CODEWORD~4 .lut_mask = 16'h2000;
defparam \kb|CODEWORD~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y52_N23
dffeas \kb|CODEWORD[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|CODEWORD~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|CODEWORD [7]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|CODEWORD[7] .is_wysiwyg = "true";
defparam \kb|CODEWORD[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N18
cycloneive_lcell_comb \kb|KEYSTROKE[2]~3 (
// Equation(s):
// \kb|KEYSTROKE[2]~3_combout  = (!\kb|CODEWORD [7] & \kb|CODEWORD [0])

	.dataa(\kb|CODEWORD [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\kb|CODEWORD [0]),
	.cin(gnd),
	.combout(\kb|KEYSTROKE[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \kb|KEYSTROKE[2]~3 .lut_mask = 16'h5500;
defparam \kb|KEYSTROKE[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N26
cycloneive_lcell_comb \kb|KEYSTROKE[2]~4 (
// Equation(s):
// \kb|KEYSTROKE[2]~4_combout  = (\kb|CODEWORD [5] & (((\kb|CODEWORD [1] & \kb|CODEWORD [6])))) # (!\kb|CODEWORD [5] & (\kb|CODEWORD [3] & ((!\kb|CODEWORD [6]))))

	.dataa(\kb|CODEWORD [5]),
	.datab(\kb|CODEWORD [3]),
	.datac(\kb|CODEWORD [1]),
	.datad(\kb|CODEWORD [6]),
	.cin(gnd),
	.combout(\kb|KEYSTROKE[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \kb|KEYSTROKE[2]~4 .lut_mask = 16'hA044;
defparam \kb|KEYSTROKE[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N10
cycloneive_lcell_comb \kb|KEYSTROKE[2]~6 (
// Equation(s):
// \kb|KEYSTROKE[2]~6_combout  = (\kb|CODEWORD [2] & ((\kb|KEYSTROKE[2]~4_combout  $ (\kb|CODEWORD [6])))) # (!\kb|CODEWORD [2] & (\kb|KEYSTROKE[2]~4_combout  & (\kb|KEYSTROKE[2]~3_combout  $ (\kb|CODEWORD [6]))))

	.dataa(\kb|CODEWORD [2]),
	.datab(\kb|KEYSTROKE[2]~3_combout ),
	.datac(\kb|KEYSTROKE[2]~4_combout ),
	.datad(\kb|CODEWORD [6]),
	.cin(gnd),
	.combout(\kb|KEYSTROKE[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \kb|KEYSTROKE[2]~6 .lut_mask = 16'h1AE0;
defparam \kb|KEYSTROKE[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N0
cycloneive_lcell_comb \kb|CODEWORD~3 (
// Equation(s):
// \kb|CODEWORD~3_combout  = (\kb|TRIG_ARR~q  & (!\kb|scan_err~q  & (\kb|scan_code [5] & \kb|TRIGGER~q )))

	.dataa(\kb|TRIG_ARR~q ),
	.datab(\kb|scan_err~q ),
	.datac(\kb|scan_code [5]),
	.datad(\kb|TRIGGER~q ),
	.cin(gnd),
	.combout(\kb|CODEWORD~3_combout ),
	.cout());
// synopsys translate_off
defparam \kb|CODEWORD~3 .lut_mask = 16'h2000;
defparam \kb|CODEWORD~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y52_N1
dffeas \kb|CODEWORD[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|CODEWORD~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|CODEWORD [4]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|CODEWORD[4] .is_wysiwyg = "true";
defparam \kb|CODEWORD[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N30
cycloneive_lcell_comb \kb|KEYSTROKE[2]~1 (
// Equation(s):
// \kb|KEYSTROKE[2]~1_combout  = (!\kb|CODEWORD [7] & \kb|CODEWORD [4])

	.dataa(\kb|CODEWORD [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\kb|CODEWORD [4]),
	.cin(gnd),
	.combout(\kb|KEYSTROKE[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \kb|KEYSTROKE[2]~1 .lut_mask = 16'h5500;
defparam \kb|KEYSTROKE[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N4
cycloneive_lcell_comb \kb|KEYSTROKE[2]~5 (
// Equation(s):
// \kb|KEYSTROKE[2]~5_combout  = (\kb|KEYSTROKE[2]~4_combout  & (\kb|CODEWORD [2] $ (((\kb|CODEWORD [6]))))) # (!\kb|KEYSTROKE[2]~4_combout  & (!\kb|CODEWORD [2] & (\kb|KEYSTROKE[2]~3_combout  & !\kb|CODEWORD [6])))

	.dataa(\kb|CODEWORD [2]),
	.datab(\kb|KEYSTROKE[2]~3_combout ),
	.datac(\kb|KEYSTROKE[2]~4_combout ),
	.datad(\kb|CODEWORD [6]),
	.cin(gnd),
	.combout(\kb|KEYSTROKE[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \kb|KEYSTROKE[2]~5 .lut_mask = 16'h50A4;
defparam \kb|KEYSTROKE[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N24
cycloneive_lcell_comb \kb|KEYSTROKE[2]~2 (
// Equation(s):
// \kb|KEYSTROKE[2]~2_combout  = (\kb|CODEWORD [5] & (\kb|CODEWORD [3] $ (\kb|CODEWORD [1] $ (\kb|CODEWORD [6])))) # (!\kb|CODEWORD [5] & (\kb|CODEWORD [3] & (\kb|CODEWORD [1] & !\kb|CODEWORD [6])))

	.dataa(\kb|CODEWORD [5]),
	.datab(\kb|CODEWORD [3]),
	.datac(\kb|CODEWORD [1]),
	.datad(\kb|CODEWORD [6]),
	.cin(gnd),
	.combout(\kb|KEYSTROKE[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \kb|KEYSTROKE[2]~2 .lut_mask = 16'h8268;
defparam \kb|KEYSTROKE[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N0
cycloneive_lcell_comb \kb|KEYSTROKE[2]~7 (
// Equation(s):
// \kb|KEYSTROKE[2]~7_combout  = (\kb|KEYSTROKE[2]~6_combout  & (\kb|KEYSTROKE[2]~1_combout  & (\kb|KEYSTROKE[2]~5_combout  $ (\kb|KEYSTROKE[2]~2_combout )))) # (!\kb|KEYSTROKE[2]~6_combout  & (!\kb|KEYSTROKE[2]~1_combout  & (\kb|KEYSTROKE[2]~5_combout  & 
// \kb|KEYSTROKE[2]~2_combout )))

	.dataa(\kb|KEYSTROKE[2]~6_combout ),
	.datab(\kb|KEYSTROKE[2]~1_combout ),
	.datac(\kb|KEYSTROKE[2]~5_combout ),
	.datad(\kb|KEYSTROKE[2]~2_combout ),
	.cin(gnd),
	.combout(\kb|KEYSTROKE[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \kb|KEYSTROKE[2]~7 .lut_mask = 16'h1880;
defparam \kb|KEYSTROKE[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y48_N29
dffeas \kb|KEYSTROKE[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\kb|KEYSTROKE~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\kb|KEYSTROKE[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|KEYSTROKE [0]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|KEYSTROKE[0] .is_wysiwyg = "true";
defparam \kb|KEYSTROKE[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N22
cycloneive_lcell_comb \kb|KEYSTROKE[2]~12 (
// Equation(s):
// \kb|KEYSTROKE[2]~12_combout  = !\kb|CODEWORD [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kb|CODEWORD [6]),
	.cin(gnd),
	.combout(\kb|KEYSTROKE[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \kb|KEYSTROKE[2]~12 .lut_mask = 16'h00FF;
defparam \kb|KEYSTROKE[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y48_N23
dffeas \kb|KEYSTROKE[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|KEYSTROKE[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kb|KEYSTROKE[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|KEYSTROKE [2]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|KEYSTROKE[2] .is_wysiwyg = "true";
defparam \kb|KEYSTROKE[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N28
cycloneive_lcell_comb \kb|KEYSTROKE~0 (
// Equation(s):
// \kb|KEYSTROKE~0_combout  = (\kb|CODEWORD [3] & (\kb|CODEWORD [5] & !\kb|CODEWORD [6]))

	.dataa(\kb|CODEWORD [3]),
	.datab(\kb|CODEWORD [5]),
	.datac(gnd),
	.datad(\kb|CODEWORD [6]),
	.cin(gnd),
	.combout(\kb|KEYSTROKE~0_combout ),
	.cout());
// synopsys translate_off
defparam \kb|KEYSTROKE~0 .lut_mask = 16'h0088;
defparam \kb|KEYSTROKE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y48_N5
dffeas \kb|KEYSTROKE[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\kb|KEYSTROKE~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\kb|KEYSTROKE[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|KEYSTROKE [3]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|KEYSTROKE[3] .is_wysiwyg = "true";
defparam \kb|KEYSTROKE[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N2
cycloneive_lcell_comb \kb|KEYSTROKE~8 (
// Equation(s):
// \kb|KEYSTROKE~8_combout  = (\kb|CODEWORD [0] & (\kb|CODEWORD [3] & ((\kb|CODEWORD [6])))) # (!\kb|CODEWORD [0] & (((\kb|CODEWORD [3] & \kb|CODEWORD [6])) # (!\kb|CODEWORD [1])))

	.dataa(\kb|CODEWORD [0]),
	.datab(\kb|CODEWORD [3]),
	.datac(\kb|CODEWORD [1]),
	.datad(\kb|CODEWORD [6]),
	.cin(gnd),
	.combout(\kb|KEYSTROKE~8_combout ),
	.cout());
// synopsys translate_off
defparam \kb|KEYSTROKE~8 .lut_mask = 16'hCD05;
defparam \kb|KEYSTROKE~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N26
cycloneive_lcell_comb \kb|KEYSTROKE~9 (
// Equation(s):
// \kb|KEYSTROKE~9_combout  = (\kb|KEYSTROKE~8_combout ) # ((\kb|CODEWORD [5] & !\kb|CODEWORD [6]))

	.dataa(\kb|KEYSTROKE~8_combout ),
	.datab(gnd),
	.datac(\kb|CODEWORD [5]),
	.datad(\kb|CODEWORD [6]),
	.cin(gnd),
	.combout(\kb|KEYSTROKE~9_combout ),
	.cout());
// synopsys translate_off
defparam \kb|KEYSTROKE~9 .lut_mask = 16'hAAFA;
defparam \kb|KEYSTROKE~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y48_N27
dffeas \kb|KEYSTROKE[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\kb|KEYSTROKE~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kb|KEYSTROKE[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kb|KEYSTROKE [1]),
	.prn(vcc));
// synopsys translate_off
defparam \kb|KEYSTROKE[1] .is_wysiwyg = "true";
defparam \kb|KEYSTROKE[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N16
cycloneive_lcell_comb \t0|move_x1~0 (
// Equation(s):
// \t0|move_x1~0_combout  = (\kb|KEYSTROKE [3]) # (!\kb|KEYSTROKE [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\kb|KEYSTROKE [2]),
	.datad(\kb|KEYSTROKE [3]),
	.cin(gnd),
	.combout(\t0|move_x1~0_combout ),
	.cout());
// synopsys translate_off
defparam \t0|move_x1~0 .lut_mask = 16'hFF0F;
defparam \t0|move_x1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N22
cycloneive_lcell_comb \t0|move_x1~4 (
// Equation(s):
// \t0|move_x1~4_combout  = (\kb|KEYSTROKE [2] & (!\kb|KEYSTROKE [0] & (!\kb|KEYSTROKE [3] & \kb|KEYSTROKE [1])))

	.dataa(\kb|KEYSTROKE [2]),
	.datab(\kb|KEYSTROKE [0]),
	.datac(\kb|KEYSTROKE [3]),
	.datad(\kb|KEYSTROKE [1]),
	.cin(gnd),
	.combout(\t0|move_x1~4_combout ),
	.cout());
// synopsys translate_off
defparam \t0|move_x1~4 .lut_mask = 16'h0200;
defparam \t0|move_x1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N24
cycloneive_lcell_comb \t0|move_x1~5 (
// Equation(s):
// \t0|move_x1~5_combout  = (\KEY[0]~input_o  & ((\t0|move_x1~4_combout ) # ((\t0|move_x1~0_combout  & \t0|move_x1 [1]))))

	.dataa(\t0|move_x1~0_combout ),
	.datab(\t0|move_x1~4_combout ),
	.datac(\t0|move_x1 [1]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\t0|move_x1~5_combout ),
	.cout());
// synopsys translate_off
defparam \t0|move_x1~5 .lut_mask = 16'hEC00;
defparam \t0|move_x1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N28
cycloneive_lcell_comb \t0|sanjam[0]~0 (
// Equation(s):
// \t0|sanjam[0]~0_combout  = !\t0|sanjam [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\t0|sanjam [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\t0|sanjam[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \t0|sanjam[0]~0 .lut_mask = 16'h0F0F;
defparam \t0|sanjam[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y48_N29
dffeas \t0|sanjam[0] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|sanjam[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|sanjam [0]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|sanjam[0] .is_wysiwyg = "true";
defparam \t0|sanjam[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N30
cycloneive_lcell_comb \t0|player1y[4]~0 (
// Equation(s):
// \t0|player1y[4]~0_combout  = (!\t0|sanjam [0]) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\t0|sanjam [0]),
	.cin(gnd),
	.combout(\t0|player1y[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \t0|player1y[4]~0 .lut_mask = 16'h0FFF;
defparam \t0|player1y[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y48_N25
dffeas \t0|move_x1[1] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|move_x1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player1y[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|move_x1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|move_x1[1] .is_wysiwyg = "true";
defparam \t0|move_x1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N6
cycloneive_lcell_comb \t0|move_x1~1 (
// Equation(s):
// \t0|move_x1~1_combout  = (\kb|KEYSTROKE [3] & (((\t0|move_x1 [1])))) # (!\kb|KEYSTROKE [3] & ((\kb|KEYSTROKE [2] & (\kb|KEYSTROKE [1])) # (!\kb|KEYSTROKE [2] & ((\t0|move_x1 [1])))))

	.dataa(\kb|KEYSTROKE [1]),
	.datab(\kb|KEYSTROKE [3]),
	.datac(\kb|KEYSTROKE [2]),
	.datad(\t0|move_x1 [1]),
	.cin(gnd),
	.combout(\t0|move_x1~1_combout ),
	.cout());
// synopsys translate_off
defparam \t0|move_x1~1 .lut_mask = 16'hEF20;
defparam \t0|move_x1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N26
cycloneive_lcell_comb \t0|move_x1~2 (
// Equation(s):
// \t0|move_x1~2_combout  = (\t0|move_x1~1_combout  & (((\kb|KEYSTROKE [3]) # (!\kb|KEYSTROKE [2])) # (!\kb|KEYSTROKE [0])))

	.dataa(\kb|KEYSTROKE [0]),
	.datab(\kb|KEYSTROKE [2]),
	.datac(\kb|KEYSTROKE [3]),
	.datad(\t0|move_x1~1_combout ),
	.cin(gnd),
	.combout(\t0|move_x1~2_combout ),
	.cout());
// synopsys translate_off
defparam \t0|move_x1~2 .lut_mask = 16'hF700;
defparam \t0|move_x1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N20
cycloneive_lcell_comb \t0|move_x1~6 (
// Equation(s):
// \t0|move_x1~6_combout  = (!\t0|move_x1~3_combout  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\t0|move_x1~3_combout ),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\t0|move_x1~6_combout ),
	.cout());
// synopsys translate_off
defparam \t0|move_x1~6 .lut_mask = 16'h3300;
defparam \t0|move_x1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y48_N21
dffeas \t0|move_x1[0] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|move_x1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player1y[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|move_x1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|move_x1[0] .is_wysiwyg = "true";
defparam \t0|move_x1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N30
cycloneive_lcell_comb \t0|move_x1~3 (
// Equation(s):
// \t0|move_x1~3_combout  = (\kb|KEYSTROKE [2] & ((\kb|KEYSTROKE [3] & ((!\t0|move_x1 [0]))) # (!\kb|KEYSTROKE [3] & (\kb|KEYSTROKE [1])))) # (!\kb|KEYSTROKE [2] & (((!\t0|move_x1 [0]))))

	.dataa(\kb|KEYSTROKE [2]),
	.datab(\kb|KEYSTROKE [3]),
	.datac(\kb|KEYSTROKE [1]),
	.datad(\t0|move_x1 [0]),
	.cin(gnd),
	.combout(\t0|move_x1~3_combout ),
	.cout());
// synopsys translate_off
defparam \t0|move_x1~3 .lut_mask = 16'h20FD;
defparam \t0|move_x1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N0
cycloneive_lcell_comb \t0|Add0~0 (
// Equation(s):
// \t0|Add0~0_combout  = (\t0|move_x1~3_combout  & (\t0|player1x [0] $ (GND))) # (!\t0|move_x1~3_combout  & (!\t0|player1x [0] & VCC))
// \t0|Add0~1  = CARRY((\t0|move_x1~3_combout  & !\t0|player1x [0]))

	.dataa(\t0|move_x1~3_combout ),
	.datab(\t0|player1x [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\t0|Add0~0_combout ),
	.cout(\t0|Add0~1 ));
// synopsys translate_off
defparam \t0|Add0~0 .lut_mask = 16'h9922;
defparam \t0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N24
cycloneive_lcell_comb \t0|Add0~19 (
// Equation(s):
// \t0|Add0~19_combout  = (\KEY[0]~input_o  & !\t0|Add0~0_combout )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\t0|Add0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\t0|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add0~19 .lut_mask = 16'h0C0C;
defparam \t0|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N25
dffeas \t0|player1x[0] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|Add0~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player1y[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|player1x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|player1x[0] .is_wysiwyg = "true";
defparam \t0|player1x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N2
cycloneive_lcell_comb \t0|Add0~2 (
// Equation(s):
// \t0|Add0~2_combout  = (\t0|move_x1~2_combout  & ((\t0|player1x [1] & (\t0|Add0~1  & VCC)) # (!\t0|player1x [1] & (!\t0|Add0~1 )))) # (!\t0|move_x1~2_combout  & ((\t0|player1x [1] & (!\t0|Add0~1 )) # (!\t0|player1x [1] & ((\t0|Add0~1 ) # (GND)))))
// \t0|Add0~3  = CARRY((\t0|move_x1~2_combout  & (!\t0|player1x [1] & !\t0|Add0~1 )) # (!\t0|move_x1~2_combout  & ((!\t0|Add0~1 ) # (!\t0|player1x [1]))))

	.dataa(\t0|move_x1~2_combout ),
	.datab(\t0|player1x [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|Add0~1 ),
	.combout(\t0|Add0~2_combout ),
	.cout(\t0|Add0~3 ));
// synopsys translate_off
defparam \t0|Add0~2 .lut_mask = 16'h9617;
defparam \t0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N30
cycloneive_lcell_comb \t0|Add0~20 (
// Equation(s):
// \t0|Add0~20_combout  = (\KEY[0]~input_o  & \t0|Add0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\t0|Add0~2_combout ),
	.cin(gnd),
	.combout(\t0|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add0~20 .lut_mask = 16'hF000;
defparam \t0|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N31
dffeas \t0|player1x[1] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player1y[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|player1x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|player1x[1] .is_wysiwyg = "true";
defparam \t0|player1x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N4
cycloneive_lcell_comb \t0|Add0~4 (
// Equation(s):
// \t0|Add0~4_combout  = ((\t0|move_x1~2_combout  $ (\t0|player1x [2] $ (\t0|Add0~3 )))) # (GND)
// \t0|Add0~5  = CARRY((\t0|move_x1~2_combout  & ((!\t0|Add0~3 ) # (!\t0|player1x [2]))) # (!\t0|move_x1~2_combout  & (!\t0|player1x [2] & !\t0|Add0~3 )))

	.dataa(\t0|move_x1~2_combout ),
	.datab(\t0|player1x [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|Add0~3 ),
	.combout(\t0|Add0~4_combout ),
	.cout(\t0|Add0~5 ));
// synopsys translate_off
defparam \t0|Add0~4 .lut_mask = 16'h962B;
defparam \t0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N20
cycloneive_lcell_comb \t0|Add0~21 (
// Equation(s):
// \t0|Add0~21_combout  = (\KEY[0]~input_o  & !\t0|Add0~4_combout )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\t0|Add0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\t0|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add0~21 .lut_mask = 16'h0C0C;
defparam \t0|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N21
dffeas \t0|player1x[2] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|Add0~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player1y[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|player1x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|player1x[2] .is_wysiwyg = "true";
defparam \t0|player1x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N6
cycloneive_lcell_comb \t0|Add0~6 (
// Equation(s):
// \t0|Add0~6_combout  = (\t0|move_x1~2_combout  & ((\t0|player1x [3] & (\t0|Add0~5  & VCC)) # (!\t0|player1x [3] & (!\t0|Add0~5 )))) # (!\t0|move_x1~2_combout  & ((\t0|player1x [3] & (!\t0|Add0~5 )) # (!\t0|player1x [3] & ((\t0|Add0~5 ) # (GND)))))
// \t0|Add0~7  = CARRY((\t0|move_x1~2_combout  & (!\t0|player1x [3] & !\t0|Add0~5 )) # (!\t0|move_x1~2_combout  & ((!\t0|Add0~5 ) # (!\t0|player1x [3]))))

	.dataa(\t0|move_x1~2_combout ),
	.datab(\t0|player1x [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|Add0~5 ),
	.combout(\t0|Add0~6_combout ),
	.cout(\t0|Add0~7 ));
// synopsys translate_off
defparam \t0|Add0~6 .lut_mask = 16'h9617;
defparam \t0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N22
cycloneive_lcell_comb \t0|Add0~22 (
// Equation(s):
// \t0|Add0~22_combout  = (\KEY[0]~input_o  & \t0|Add0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\t0|Add0~6_combout ),
	.cin(gnd),
	.combout(\t0|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add0~22 .lut_mask = 16'hF000;
defparam \t0|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N23
dffeas \t0|player1x[3] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player1y[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|player1x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|player1x[3] .is_wysiwyg = "true";
defparam \t0|player1x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N8
cycloneive_lcell_comb \t0|Add0~8 (
// Equation(s):
// \t0|Add0~8_combout  = ((\t0|move_x1~2_combout  $ (\t0|player1x [4] $ (!\t0|Add0~7 )))) # (GND)
// \t0|Add0~9  = CARRY((\t0|move_x1~2_combout  & ((\t0|player1x [4]) # (!\t0|Add0~7 ))) # (!\t0|move_x1~2_combout  & (\t0|player1x [4] & !\t0|Add0~7 )))

	.dataa(\t0|move_x1~2_combout ),
	.datab(\t0|player1x [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|Add0~7 ),
	.combout(\t0|Add0~8_combout ),
	.cout(\t0|Add0~9 ));
// synopsys translate_off
defparam \t0|Add0~8 .lut_mask = 16'h698E;
defparam \t0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N28
cycloneive_lcell_comb \t0|Add0~23 (
// Equation(s):
// \t0|Add0~23_combout  = (\KEY[0]~input_o  & \t0|Add0~8_combout )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\t0|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\t0|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add0~23 .lut_mask = 16'hC0C0;
defparam \t0|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N29
dffeas \t0|player1x[4] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|Add0~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player1y[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|player1x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|player1x[4] .is_wysiwyg = "true";
defparam \t0|player1x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N10
cycloneive_lcell_comb \t0|Add0~10 (
// Equation(s):
// \t0|Add0~10_combout  = (\t0|move_x1~2_combout  & ((\t0|player1x [5] & (\t0|Add0~9  & VCC)) # (!\t0|player1x [5] & (!\t0|Add0~9 )))) # (!\t0|move_x1~2_combout  & ((\t0|player1x [5] & (!\t0|Add0~9 )) # (!\t0|player1x [5] & ((\t0|Add0~9 ) # (GND)))))
// \t0|Add0~11  = CARRY((\t0|move_x1~2_combout  & (!\t0|player1x [5] & !\t0|Add0~9 )) # (!\t0|move_x1~2_combout  & ((!\t0|Add0~9 ) # (!\t0|player1x [5]))))

	.dataa(\t0|move_x1~2_combout ),
	.datab(\t0|player1x [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|Add0~9 ),
	.combout(\t0|Add0~10_combout ),
	.cout(\t0|Add0~11 ));
// synopsys translate_off
defparam \t0|Add0~10 .lut_mask = 16'h9617;
defparam \t0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N24
cycloneive_lcell_comb \t0|Add0~18 (
// Equation(s):
// \t0|Add0~18_combout  = (\KEY[0]~input_o  & \t0|Add0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\t0|Add0~10_combout ),
	.cin(gnd),
	.combout(\t0|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add0~18 .lut_mask = 16'hF000;
defparam \t0|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N25
dffeas \t0|player1x[5] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player1y[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|player1x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|player1x[5] .is_wysiwyg = "true";
defparam \t0|player1x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N12
cycloneive_lcell_comb \t0|Add0~12 (
// Equation(s):
// \t0|Add0~12_combout  = ((\t0|move_x1~2_combout  $ (\t0|player1x [6] $ (!\t0|Add0~11 )))) # (GND)
// \t0|Add0~13  = CARRY((\t0|move_x1~2_combout  & ((\t0|player1x [6]) # (!\t0|Add0~11 ))) # (!\t0|move_x1~2_combout  & (\t0|player1x [6] & !\t0|Add0~11 )))

	.dataa(\t0|move_x1~2_combout ),
	.datab(\t0|player1x [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|Add0~11 ),
	.combout(\t0|Add0~12_combout ),
	.cout(\t0|Add0~13 ));
// synopsys translate_off
defparam \t0|Add0~12 .lut_mask = 16'h698E;
defparam \t0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N18
cycloneive_lcell_comb \t0|Add0~17 (
// Equation(s):
// \t0|Add0~17_combout  = (\KEY[0]~input_o  & \t0|Add0~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\t0|Add0~12_combout ),
	.cin(gnd),
	.combout(\t0|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add0~17 .lut_mask = 16'hF000;
defparam \t0|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N19
dffeas \t0|player1x[6] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|Add0~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player1y[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|player1x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|player1x[6] .is_wysiwyg = "true";
defparam \t0|player1x[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N24
cycloneive_lcell_comb \t0|move_x2~3 (
// Equation(s):
// \t0|move_x2~3_combout  = (\kb|KEYSTROKE [3] & (!\t0|move_x2 [1])) # (!\kb|KEYSTROKE [3] & (((!\kb|KEYSTROKE [0] & \kb|KEYSTROKE [1]))))

	.dataa(\t0|move_x2 [1]),
	.datab(\kb|KEYSTROKE [0]),
	.datac(\kb|KEYSTROKE [3]),
	.datad(\kb|KEYSTROKE [1]),
	.cin(gnd),
	.combout(\t0|move_x2~3_combout ),
	.cout());
// synopsys translate_off
defparam \t0|move_x2~3 .lut_mask = 16'h5350;
defparam \t0|move_x2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N30
cycloneive_lcell_comb \t0|move_x2~4 (
// Equation(s):
// \t0|move_x2~4_combout  = (\KEY[0]~input_o  & ((\kb|KEYSTROKE [2] & (\t0|move_x2 [1])) # (!\kb|KEYSTROKE [2] & ((!\t0|move_x2~3_combout )))))

	.dataa(\kb|KEYSTROKE [2]),
	.datab(\KEY[0]~input_o ),
	.datac(\t0|move_x2 [1]),
	.datad(\t0|move_x2~3_combout ),
	.cin(gnd),
	.combout(\t0|move_x2~4_combout ),
	.cout());
// synopsys translate_off
defparam \t0|move_x2~4 .lut_mask = 16'h80C4;
defparam \t0|move_x2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N16
cycloneive_lcell_comb \t0|player2x[3]~0 (
// Equation(s):
// \t0|player2x[3]~0_combout  = (\t0|sanjam [0]) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\t0|sanjam [0]),
	.cin(gnd),
	.combout(\t0|player2x[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \t0|player2x[3]~0 .lut_mask = 16'hFF0F;
defparam \t0|player2x[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y48_N31
dffeas \t0|move_x2[1] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|move_x2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player2x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|move_x2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|move_x2[1] .is_wysiwyg = "true";
defparam \t0|move_x2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N12
cycloneive_lcell_comb \t0|move_x2~0 (
// Equation(s):
// \t0|move_x2~0_combout  = (\kb|KEYSTROKE [1] & !\kb|KEYSTROKE [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\kb|KEYSTROKE [1]),
	.datad(\kb|KEYSTROKE [0]),
	.cin(gnd),
	.combout(\t0|move_x2~0_combout ),
	.cout());
// synopsys translate_off
defparam \t0|move_x2~0 .lut_mask = 16'h00F0;
defparam \t0|move_x2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N2
cycloneive_lcell_comb \t0|move_x2~1 (
// Equation(s):
// \t0|move_x2~1_combout  = (\kb|KEYSTROKE [2] & (((!\t0|move_x2 [1])))) # (!\kb|KEYSTROKE [2] & ((\kb|KEYSTROKE [3] & (!\t0|move_x2 [1])) # (!\kb|KEYSTROKE [3] & ((\t0|move_x2~0_combout )))))

	.dataa(\kb|KEYSTROKE [2]),
	.datab(\kb|KEYSTROKE [3]),
	.datac(\t0|move_x2 [1]),
	.datad(\t0|move_x2~0_combout ),
	.cin(gnd),
	.combout(\t0|move_x2~1_combout ),
	.cout());
// synopsys translate_off
defparam \t0|move_x2~1 .lut_mask = 16'h1F0E;
defparam \t0|move_x2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N12
cycloneive_lcell_comb \t0|move_x2~5 (
// Equation(s):
// \t0|move_x2~5_combout  = (\KEY[0]~input_o  & !\t0|move_x2~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\t0|move_x2~2_combout ),
	.cin(gnd),
	.combout(\t0|move_x2~5_combout ),
	.cout());
// synopsys translate_off
defparam \t0|move_x2~5 .lut_mask = 16'h00F0;
defparam \t0|move_x2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N13
dffeas \t0|move_x2[0] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|move_x2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player2x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|move_x2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|move_x2[0] .is_wysiwyg = "true";
defparam \t0|move_x2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N14
cycloneive_lcell_comb \t0|move_x2~2 (
// Equation(s):
// \t0|move_x2~2_combout  = (\kb|KEYSTROKE [3] & (!\t0|move_x2 [0])) # (!\kb|KEYSTROKE [3] & ((\kb|KEYSTROKE [2] & (!\t0|move_x2 [0])) # (!\kb|KEYSTROKE [2] & ((\kb|KEYSTROKE [1])))))

	.dataa(\t0|move_x2 [0]),
	.datab(\kb|KEYSTROKE [1]),
	.datac(\kb|KEYSTROKE [3]),
	.datad(\kb|KEYSTROKE [2]),
	.cin(gnd),
	.combout(\t0|move_x2~2_combout ),
	.cout());
// synopsys translate_off
defparam \t0|move_x2~2 .lut_mask = 16'h555C;
defparam \t0|move_x2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N16
cycloneive_lcell_comb \t0|Add2~0 (
// Equation(s):
// \t0|Add2~0_combout  = (\t0|player2x [0] & (\t0|move_x2~2_combout  $ (VCC))) # (!\t0|player2x [0] & (\t0|move_x2~2_combout  & VCC))
// \t0|Add2~1  = CARRY((\t0|player2x [0] & \t0|move_x2~2_combout ))

	.dataa(\t0|player2x [0]),
	.datab(\t0|move_x2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\t0|Add2~0_combout ),
	.cout(\t0|Add2~1 ));
// synopsys translate_off
defparam \t0|Add2~0 .lut_mask = 16'h6688;
defparam \t0|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y48_N4
cycloneive_lcell_comb \t0|Add2~19 (
// Equation(s):
// \t0|Add2~19_combout  = (\KEY[0]~input_o  & \t0|Add2~0_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\t0|Add2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\t0|Add2~19_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add2~19 .lut_mask = 16'hA0A0;
defparam \t0|Add2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y48_N5
dffeas \t0|player2x[0] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|Add2~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player2x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|player2x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|player2x[0] .is_wysiwyg = "true";
defparam \t0|player2x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N18
cycloneive_lcell_comb \t0|Add2~2 (
// Equation(s):
// \t0|Add2~2_combout  = (\t0|player2x [1] & ((\t0|move_x2~1_combout  & (\t0|Add2~1  & VCC)) # (!\t0|move_x2~1_combout  & (!\t0|Add2~1 )))) # (!\t0|player2x [1] & ((\t0|move_x2~1_combout  & (!\t0|Add2~1 )) # (!\t0|move_x2~1_combout  & ((\t0|Add2~1 ) # 
// (GND)))))
// \t0|Add2~3  = CARRY((\t0|player2x [1] & (!\t0|move_x2~1_combout  & !\t0|Add2~1 )) # (!\t0|player2x [1] & ((!\t0|Add2~1 ) # (!\t0|move_x2~1_combout ))))

	.dataa(\t0|player2x [1]),
	.datab(\t0|move_x2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|Add2~1 ),
	.combout(\t0|Add2~2_combout ),
	.cout(\t0|Add2~3 ));
// synopsys translate_off
defparam \t0|Add2~2 .lut_mask = 16'h9617;
defparam \t0|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y48_N2
cycloneive_lcell_comb \t0|Add2~20 (
// Equation(s):
// \t0|Add2~20_combout  = (\KEY[0]~input_o  & \t0|Add2~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\t0|Add2~2_combout ),
	.cin(gnd),
	.combout(\t0|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add2~20 .lut_mask = 16'hF000;
defparam \t0|Add2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y48_N3
dffeas \t0|player2x[1] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|Add2~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player2x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|player2x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|player2x[1] .is_wysiwyg = "true";
defparam \t0|player2x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N20
cycloneive_lcell_comb \t0|Add2~4 (
// Equation(s):
// \t0|Add2~4_combout  = ((\t0|player2x [2] $ (\t0|move_x2~1_combout  $ (!\t0|Add2~3 )))) # (GND)
// \t0|Add2~5  = CARRY((\t0|player2x [2] & ((\t0|move_x2~1_combout ) # (!\t0|Add2~3 ))) # (!\t0|player2x [2] & (\t0|move_x2~1_combout  & !\t0|Add2~3 )))

	.dataa(\t0|player2x [2]),
	.datab(\t0|move_x2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|Add2~3 ),
	.combout(\t0|Add2~4_combout ),
	.cout(\t0|Add2~5 ));
// synopsys translate_off
defparam \t0|Add2~4 .lut_mask = 16'h698E;
defparam \t0|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N10
cycloneive_lcell_comb \t0|Add2~21 (
// Equation(s):
// \t0|Add2~21_combout  = (\KEY[0]~input_o  & \t0|Add2~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\t0|Add2~4_combout ),
	.cin(gnd),
	.combout(\t0|Add2~21_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add2~21 .lut_mask = 16'hF000;
defparam \t0|Add2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N11
dffeas \t0|player2x[2] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|Add2~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player2x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|player2x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|player2x[2] .is_wysiwyg = "true";
defparam \t0|player2x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N22
cycloneive_lcell_comb \t0|Add2~6 (
// Equation(s):
// \t0|Add2~6_combout  = (\t0|player2x [3] & ((\t0|move_x2~1_combout  & (\t0|Add2~5  & VCC)) # (!\t0|move_x2~1_combout  & (!\t0|Add2~5 )))) # (!\t0|player2x [3] & ((\t0|move_x2~1_combout  & (!\t0|Add2~5 )) # (!\t0|move_x2~1_combout  & ((\t0|Add2~5 ) # 
// (GND)))))
// \t0|Add2~7  = CARRY((\t0|player2x [3] & (!\t0|move_x2~1_combout  & !\t0|Add2~5 )) # (!\t0|player2x [3] & ((!\t0|Add2~5 ) # (!\t0|move_x2~1_combout ))))

	.dataa(\t0|player2x [3]),
	.datab(\t0|move_x2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|Add2~5 ),
	.combout(\t0|Add2~6_combout ),
	.cout(\t0|Add2~7 ));
// synopsys translate_off
defparam \t0|Add2~6 .lut_mask = 16'h9617;
defparam \t0|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N8
cycloneive_lcell_comb \t0|Add2~22 (
// Equation(s):
// \t0|Add2~22_combout  = (\KEY[0]~input_o  & \t0|Add2~6_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\t0|Add2~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\t0|Add2~22_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add2~22 .lut_mask = 16'hA0A0;
defparam \t0|Add2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N9
dffeas \t0|player2x[3] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|Add2~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player2x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|player2x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|player2x[3] .is_wysiwyg = "true";
defparam \t0|player2x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N24
cycloneive_lcell_comb \t0|Add2~8 (
// Equation(s):
// \t0|Add2~8_combout  = ((\t0|player2x [4] $ (\t0|move_x2~1_combout  $ (\t0|Add2~7 )))) # (GND)
// \t0|Add2~9  = CARRY((\t0|player2x [4] & (\t0|move_x2~1_combout  & !\t0|Add2~7 )) # (!\t0|player2x [4] & ((\t0|move_x2~1_combout ) # (!\t0|Add2~7 ))))

	.dataa(\t0|player2x [4]),
	.datab(\t0|move_x2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|Add2~7 ),
	.combout(\t0|Add2~8_combout ),
	.cout(\t0|Add2~9 ));
// synopsys translate_off
defparam \t0|Add2~8 .lut_mask = 16'h964D;
defparam \t0|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N6
cycloneive_lcell_comb \t0|Add2~23 (
// Equation(s):
// \t0|Add2~23_combout  = (\KEY[0]~input_o  & !\t0|Add2~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\t0|Add2~8_combout ),
	.cin(gnd),
	.combout(\t0|Add2~23_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add2~23 .lut_mask = 16'h00F0;
defparam \t0|Add2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N7
dffeas \t0|player2x[4] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|Add2~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player2x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|player2x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|player2x[4] .is_wysiwyg = "true";
defparam \t0|player2x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N26
cycloneive_lcell_comb \t0|Add2~10 (
// Equation(s):
// \t0|Add2~10_combout  = (\t0|player2x [5] & ((\t0|move_x2~1_combout  & (!\t0|Add2~9 )) # (!\t0|move_x2~1_combout  & ((\t0|Add2~9 ) # (GND))))) # (!\t0|player2x [5] & ((\t0|move_x2~1_combout  & (\t0|Add2~9  & VCC)) # (!\t0|move_x2~1_combout  & (!\t0|Add2~9 
// ))))
// \t0|Add2~11  = CARRY((\t0|player2x [5] & ((!\t0|Add2~9 ) # (!\t0|move_x2~1_combout ))) # (!\t0|player2x [5] & (!\t0|move_x2~1_combout  & !\t0|Add2~9 )))

	.dataa(\t0|player2x [5]),
	.datab(\t0|move_x2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|Add2~9 ),
	.combout(\t0|Add2~10_combout ),
	.cout(\t0|Add2~11 ));
// synopsys translate_off
defparam \t0|Add2~10 .lut_mask = 16'h692B;
defparam \t0|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N4
cycloneive_lcell_comb \t0|Add2~18 (
// Equation(s):
// \t0|Add2~18_combout  = (\KEY[0]~input_o  & !\t0|Add2~10_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\t0|Add2~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\t0|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add2~18 .lut_mask = 16'h0A0A;
defparam \t0|Add2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N5
dffeas \t0|player2x[5] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|Add2~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player2x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|player2x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|player2x[5] .is_wysiwyg = "true";
defparam \t0|player2x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N28
cycloneive_lcell_comb \t0|Add2~12 (
// Equation(s):
// \t0|Add2~12_combout  = ((\t0|player2x [6] $ (\t0|move_x2~1_combout  $ (\t0|Add2~11 )))) # (GND)
// \t0|Add2~13  = CARRY((\t0|player2x [6] & (\t0|move_x2~1_combout  & !\t0|Add2~11 )) # (!\t0|player2x [6] & ((\t0|move_x2~1_combout ) # (!\t0|Add2~11 ))))

	.dataa(\t0|player2x [6]),
	.datab(\t0|move_x2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|Add2~11 ),
	.combout(\t0|Add2~12_combout ),
	.cout(\t0|Add2~13 ));
// synopsys translate_off
defparam \t0|Add2~12 .lut_mask = 16'h964D;
defparam \t0|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N2
cycloneive_lcell_comb \t0|Add2~17 (
// Equation(s):
// \t0|Add2~17_combout  = (\KEY[0]~input_o  & !\t0|Add2~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\t0|Add2~12_combout ),
	.cin(gnd),
	.combout(\t0|Add2~17_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add2~17 .lut_mask = 16'h00F0;
defparam \t0|Add2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N3
dffeas \t0|player2x[6] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|Add2~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player2x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|player2x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|player2x[6] .is_wysiwyg = "true";
defparam \t0|player2x[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N10
cycloneive_lcell_comb \t0|x~1 (
// Equation(s):
// \t0|x~1_combout  = (\t0|sanjam [0] & ((!\t0|player2x [6]))) # (!\t0|sanjam [0] & (\t0|player1x [6]))

	.dataa(gnd),
	.datab(\t0|player1x [6]),
	.datac(\t0|player2x [6]),
	.datad(\t0|sanjam [0]),
	.cin(gnd),
	.combout(\t0|x~1_combout ),
	.cout());
// synopsys translate_off
defparam \t0|x~1 .lut_mask = 16'h0FCC;
defparam \t0|x~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N30
cycloneive_lcell_comb \t0|x[6]~feeder (
// Equation(s):
// \t0|x[6]~feeder_combout  = \t0|x~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\t0|x~1_combout ),
	.cin(gnd),
	.combout(\t0|x[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \t0|x[6]~feeder .lut_mask = 16'hFF00;
defparam \t0|x[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y52_N31
dffeas \t0|x[6] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|x[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|x[6] .is_wysiwyg = "true";
defparam \t0|x[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N28
cycloneive_lcell_comb \t0|x~2 (
// Equation(s):
// \t0|x~2_combout  = (\t0|sanjam [0] & ((!\t0|player2x [5]))) # (!\t0|sanjam [0] & (\t0|player1x [5]))

	.dataa(\t0|sanjam [0]),
	.datab(gnd),
	.datac(\t0|player1x [5]),
	.datad(\t0|player2x [5]),
	.cin(gnd),
	.combout(\t0|x~2_combout ),
	.cout());
// synopsys translate_off
defparam \t0|x~2 .lut_mask = 16'h50FA;
defparam \t0|x~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y52_N29
dffeas \t0|x[5] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|x~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|x[5] .is_wysiwyg = "true";
defparam \t0|x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N30
cycloneive_lcell_comb \t0|Add2~14 (
// Equation(s):
// \t0|Add2~14_combout  = \t0|move_x2~1_combout  $ (\t0|Add2~13  $ (\t0|player2x [7]))

	.dataa(gnd),
	.datab(\t0|move_x2~1_combout ),
	.datac(gnd),
	.datad(\t0|player2x [7]),
	.cin(\t0|Add2~13 ),
	.combout(\t0|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add2~14 .lut_mask = 16'hC33C;
defparam \t0|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N0
cycloneive_lcell_comb \t0|Add2~16 (
// Equation(s):
// \t0|Add2~16_combout  = (\KEY[0]~input_o  & \t0|Add2~14_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\t0|Add2~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\t0|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add2~16 .lut_mask = 16'hA0A0;
defparam \t0|Add2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N1
dffeas \t0|player2x[7] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|Add2~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player2x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|player2x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|player2x[7] .is_wysiwyg = "true";
defparam \t0|player2x[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N14
cycloneive_lcell_comb \t0|Add0~14 (
// Equation(s):
// \t0|Add0~14_combout  = \t0|player1x [7] $ (\t0|Add0~13  $ (\t0|move_x1~2_combout ))

	.dataa(gnd),
	.datab(\t0|player1x [7]),
	.datac(gnd),
	.datad(\t0|move_x1~2_combout ),
	.cin(\t0|Add0~13 ),
	.combout(\t0|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add0~14 .lut_mask = 16'hC33C;
defparam \t0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N16
cycloneive_lcell_comb \t0|Add0~16 (
// Equation(s):
// \t0|Add0~16_combout  = (\KEY[0]~input_o  & \t0|Add0~14_combout )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\t0|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\t0|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add0~16 .lut_mask = 16'hC0C0;
defparam \t0|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N17
dffeas \t0|player1x[7] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player1y[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|player1x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|player1x[7] .is_wysiwyg = "true";
defparam \t0|player1x[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N4
cycloneive_lcell_comb \t0|x~0 (
// Equation(s):
// \t0|x~0_combout  = (\t0|sanjam [0] & (\t0|player2x [7])) # (!\t0|sanjam [0] & ((\t0|player1x [7])))

	.dataa(\t0|player2x [7]),
	.datab(\t0|sanjam [0]),
	.datac(gnd),
	.datad(\t0|player1x [7]),
	.cin(gnd),
	.combout(\t0|x~0_combout ),
	.cout());
// synopsys translate_off
defparam \t0|x~0 .lut_mask = 16'hBB88;
defparam \t0|x~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y52_N1
dffeas \t0|x[7] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(gnd),
	.asdata(\t0|x~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|x[7] .is_wysiwyg = "true";
defparam \t0|x[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N8
cycloneive_lcell_comb \t0|move_y1~2 (
// Equation(s):
// \t0|move_y1~2_combout  = (\t0|move_y1~0_combout  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\t0|move_y1~0_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\t0|move_y1~2_combout ),
	.cout());
// synopsys translate_off
defparam \t0|move_y1~2 .lut_mask = 16'hF000;
defparam \t0|move_y1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y48_N9
dffeas \t0|move_y1[1] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|move_y1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player1y[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|move_y1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|move_y1[1] .is_wysiwyg = "true";
defparam \t0|move_y1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N14
cycloneive_lcell_comb \t0|move_y1~0 (
// Equation(s):
// \t0|move_y1~0_combout  = (\t0|move_x1~0_combout  & (((\t0|move_y1 [1])))) # (!\t0|move_x1~0_combout  & (!\kb|KEYSTROKE [1] & (!\kb|KEYSTROKE [0])))

	.dataa(\kb|KEYSTROKE [1]),
	.datab(\kb|KEYSTROKE [0]),
	.datac(\t0|move_y1 [1]),
	.datad(\t0|move_x1~0_combout ),
	.cin(gnd),
	.combout(\t0|move_y1~0_combout ),
	.cout());
// synopsys translate_off
defparam \t0|move_y1~0 .lut_mask = 16'hF011;
defparam \t0|move_y1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N0
cycloneive_lcell_comb \t0|move_y1~3 (
// Equation(s):
// \t0|move_y1~3_combout  = (\t0|move_y1~1_combout  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\t0|move_y1~1_combout ),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\t0|move_y1~3_combout ),
	.cout());
// synopsys translate_off
defparam \t0|move_y1~3 .lut_mask = 16'hCC00;
defparam \t0|move_y1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y48_N1
dffeas \t0|move_y1[0] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|move_y1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player1y[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|move_y1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|move_y1[0] .is_wysiwyg = "true";
defparam \t0|move_y1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N18
cycloneive_lcell_comb \t0|move_y1~1 (
// Equation(s):
// \t0|move_y1~1_combout  = (\kb|KEYSTROKE [2] & ((\kb|KEYSTROKE [3] & ((\t0|move_y1 [0]))) # (!\kb|KEYSTROKE [3] & (!\kb|KEYSTROKE [1])))) # (!\kb|KEYSTROKE [2] & (((\t0|move_y1 [0]))))

	.dataa(\kb|KEYSTROKE [2]),
	.datab(\kb|KEYSTROKE [3]),
	.datac(\kb|KEYSTROKE [1]),
	.datad(\t0|move_y1 [0]),
	.cin(gnd),
	.combout(\t0|move_y1~1_combout ),
	.cout());
// synopsys translate_off
defparam \t0|move_y1~1 .lut_mask = 16'hDF02;
defparam \t0|move_y1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N8
cycloneive_lcell_comb \t0|Add1~0 (
// Equation(s):
// \t0|Add1~0_combout  = (\t0|player1y [0] & (\t0|move_y1~1_combout  & VCC)) # (!\t0|player1y [0] & (\t0|move_y1~1_combout  $ (VCC)))
// \t0|Add1~1  = CARRY((!\t0|player1y [0] & \t0|move_y1~1_combout ))

	.dataa(\t0|player1y [0]),
	.datab(\t0|move_y1~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\t0|Add1~0_combout ),
	.cout(\t0|Add1~1 ));
// synopsys translate_off
defparam \t0|Add1~0 .lut_mask = 16'h9944;
defparam \t0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N22
cycloneive_lcell_comb \t0|Add1~20 (
// Equation(s):
// \t0|Add1~20_combout  = (\KEY[0]~input_o  & !\t0|Add1~0_combout )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\t0|Add1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\t0|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add1~20 .lut_mask = 16'h0C0C;
defparam \t0|Add1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N23
dffeas \t0|player1y[0] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|Add1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player1y[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|player1y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|player1y[0] .is_wysiwyg = "true";
defparam \t0|player1y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N10
cycloneive_lcell_comb \t0|Add1~2 (
// Equation(s):
// \t0|Add1~2_combout  = (\t0|move_y1~0_combout  & ((\t0|player1y [1] & (\t0|Add1~1  & VCC)) # (!\t0|player1y [1] & (!\t0|Add1~1 )))) # (!\t0|move_y1~0_combout  & ((\t0|player1y [1] & (!\t0|Add1~1 )) # (!\t0|player1y [1] & ((\t0|Add1~1 ) # (GND)))))
// \t0|Add1~3  = CARRY((\t0|move_y1~0_combout  & (!\t0|player1y [1] & !\t0|Add1~1 )) # (!\t0|move_y1~0_combout  & ((!\t0|Add1~1 ) # (!\t0|player1y [1]))))

	.dataa(\t0|move_y1~0_combout ),
	.datab(\t0|player1y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|Add1~1 ),
	.combout(\t0|Add1~2_combout ),
	.cout(\t0|Add1~3 ));
// synopsys translate_off
defparam \t0|Add1~2 .lut_mask = 16'h9617;
defparam \t0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N4
cycloneive_lcell_comb \t0|Add1~19 (
// Equation(s):
// \t0|Add1~19_combout  = (\KEY[0]~input_o  & \t0|Add1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\t0|Add1~2_combout ),
	.cin(gnd),
	.combout(\t0|Add1~19_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add1~19 .lut_mask = 16'hF000;
defparam \t0|Add1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N5
dffeas \t0|player1y[1] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|Add1~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player1y[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|player1y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|player1y[1] .is_wysiwyg = "true";
defparam \t0|player1y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N12
cycloneive_lcell_comb \t0|Add1~4 (
// Equation(s):
// \t0|Add1~4_combout  = ((\t0|move_y1~0_combout  $ (\t0|player1y [2] $ (\t0|Add1~3 )))) # (GND)
// \t0|Add1~5  = CARRY((\t0|move_y1~0_combout  & ((!\t0|Add1~3 ) # (!\t0|player1y [2]))) # (!\t0|move_y1~0_combout  & (!\t0|player1y [2] & !\t0|Add1~3 )))

	.dataa(\t0|move_y1~0_combout ),
	.datab(\t0|player1y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|Add1~3 ),
	.combout(\t0|Add1~4_combout ),
	.cout(\t0|Add1~5 ));
// synopsys translate_off
defparam \t0|Add1~4 .lut_mask = 16'h962B;
defparam \t0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N2
cycloneive_lcell_comb \t0|Add1~18 (
// Equation(s):
// \t0|Add1~18_combout  = (\KEY[0]~input_o  & !\t0|Add1~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\t0|Add1~4_combout ),
	.cin(gnd),
	.combout(\t0|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add1~18 .lut_mask = 16'h00F0;
defparam \t0|Add1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N3
dffeas \t0|player1y[2] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|Add1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player1y[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|player1y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|player1y[2] .is_wysiwyg = "true";
defparam \t0|player1y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N14
cycloneive_lcell_comb \t0|Add1~6 (
// Equation(s):
// \t0|Add1~6_combout  = (\t0|move_y1~0_combout  & ((\t0|player1y [3] & (\t0|Add1~5  & VCC)) # (!\t0|player1y [3] & (!\t0|Add1~5 )))) # (!\t0|move_y1~0_combout  & ((\t0|player1y [3] & (!\t0|Add1~5 )) # (!\t0|player1y [3] & ((\t0|Add1~5 ) # (GND)))))
// \t0|Add1~7  = CARRY((\t0|move_y1~0_combout  & (!\t0|player1y [3] & !\t0|Add1~5 )) # (!\t0|move_y1~0_combout  & ((!\t0|Add1~5 ) # (!\t0|player1y [3]))))

	.dataa(\t0|move_y1~0_combout ),
	.datab(\t0|player1y [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|Add1~5 ),
	.combout(\t0|Add1~6_combout ),
	.cout(\t0|Add1~7 ));
// synopsys translate_off
defparam \t0|Add1~6 .lut_mask = 16'h9617;
defparam \t0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N26
cycloneive_lcell_comb \t0|Add1~17 (
// Equation(s):
// \t0|Add1~17_combout  = (\KEY[0]~input_o  & \t0|Add1~6_combout )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\t0|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\t0|Add1~17_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add1~17 .lut_mask = 16'hC0C0;
defparam \t0|Add1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N27
dffeas \t0|player1y[3] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|Add1~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player1y[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|player1y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|player1y[3] .is_wysiwyg = "true";
defparam \t0|player1y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N16
cycloneive_lcell_comb \t0|Add1~8 (
// Equation(s):
// \t0|Add1~8_combout  = ((\t0|move_y1~0_combout  $ (\t0|player1y [4] $ (!\t0|Add1~7 )))) # (GND)
// \t0|Add1~9  = CARRY((\t0|move_y1~0_combout  & ((\t0|player1y [4]) # (!\t0|Add1~7 ))) # (!\t0|move_y1~0_combout  & (\t0|player1y [4] & !\t0|Add1~7 )))

	.dataa(\t0|move_y1~0_combout ),
	.datab(\t0|player1y [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|Add1~7 ),
	.combout(\t0|Add1~8_combout ),
	.cout(\t0|Add1~9 ));
// synopsys translate_off
defparam \t0|Add1~8 .lut_mask = 16'h698E;
defparam \t0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N0
cycloneive_lcell_comb \t0|Add1~16 (
// Equation(s):
// \t0|Add1~16_combout  = (\KEY[0]~input_o  & \t0|Add1~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\t0|Add1~8_combout ),
	.cin(gnd),
	.combout(\t0|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add1~16 .lut_mask = 16'hF000;
defparam \t0|Add1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N1
dffeas \t0|player1y[4] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|Add1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player1y[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|player1y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|player1y[4] .is_wysiwyg = "true";
defparam \t0|player1y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N26
cycloneive_lcell_comb \t0|move_y2~3 (
// Equation(s):
// \t0|move_y2~3_combout  = (\KEY[0]~input_o  & \t0|move_y2~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\t0|move_y2~1_combout ),
	.cin(gnd),
	.combout(\t0|move_y2~3_combout ),
	.cout());
// synopsys translate_off
defparam \t0|move_y2~3 .lut_mask = 16'hF000;
defparam \t0|move_y2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y48_N27
dffeas \t0|move_y2[1] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|move_y2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player2x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|move_y2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|move_y2[1] .is_wysiwyg = "true";
defparam \t0|move_y2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N20
cycloneive_lcell_comb \t0|move_y2~0 (
// Equation(s):
// \t0|move_y2~0_combout  = (!\kb|KEYSTROKE [1] & !\kb|KEYSTROKE [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\kb|KEYSTROKE [1]),
	.datad(\kb|KEYSTROKE [0]),
	.cin(gnd),
	.combout(\t0|move_y2~0_combout ),
	.cout());
// synopsys translate_off
defparam \t0|move_y2~0 .lut_mask = 16'h000F;
defparam \t0|move_y2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N6
cycloneive_lcell_comb \t0|move_y2~1 (
// Equation(s):
// \t0|move_y2~1_combout  = (\kb|KEYSTROKE [2] & (\t0|move_y2 [1])) # (!\kb|KEYSTROKE [2] & ((\kb|KEYSTROKE [3] & (\t0|move_y2 [1])) # (!\kb|KEYSTROKE [3] & ((\t0|move_y2~0_combout )))))

	.dataa(\t0|move_y2 [1]),
	.datab(\kb|KEYSTROKE [2]),
	.datac(\kb|KEYSTROKE [3]),
	.datad(\t0|move_y2~0_combout ),
	.cin(gnd),
	.combout(\t0|move_y2~1_combout ),
	.cout());
// synopsys translate_off
defparam \t0|move_y2~1 .lut_mask = 16'hABA8;
defparam \t0|move_y2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N0
cycloneive_lcell_comb \t0|move_y2~4 (
// Equation(s):
// \t0|move_y2~4_combout  = (\KEY[0]~input_o  & \t0|move_y2~2_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\t0|move_y2~2_combout ),
	.cin(gnd),
	.combout(\t0|move_y2~4_combout ),
	.cout());
// synopsys translate_off
defparam \t0|move_y2~4 .lut_mask = 16'hAA00;
defparam \t0|move_y2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y48_N1
dffeas \t0|move_y2[0] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|move_y2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player2x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|move_y2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|move_y2[0] .is_wysiwyg = "true";
defparam \t0|move_y2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N6
cycloneive_lcell_comb \t0|move_y2~2 (
// Equation(s):
// \t0|move_y2~2_combout  = (\kb|KEYSTROKE [2] & (\t0|move_y2 [0])) # (!\kb|KEYSTROKE [2] & ((\kb|KEYSTROKE [3] & (\t0|move_y2 [0])) # (!\kb|KEYSTROKE [3] & ((!\kb|KEYSTROKE [1])))))

	.dataa(\kb|KEYSTROKE [2]),
	.datab(\t0|move_y2 [0]),
	.datac(\kb|KEYSTROKE [3]),
	.datad(\kb|KEYSTROKE [1]),
	.cin(gnd),
	.combout(\t0|move_y2~2_combout ),
	.cout());
// synopsys translate_off
defparam \t0|move_y2~2 .lut_mask = 16'hC8CD;
defparam \t0|move_y2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N14
cycloneive_lcell_comb \t0|Add3~0 (
// Equation(s):
// \t0|Add3~0_combout  = (\t0|move_y2~2_combout  & (\t0|player2y [0] $ (GND))) # (!\t0|move_y2~2_combout  & (!\t0|player2y [0] & VCC))
// \t0|Add3~1  = CARRY((\t0|move_y2~2_combout  & !\t0|player2y [0]))

	.dataa(\t0|move_y2~2_combout ),
	.datab(\t0|player2y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\t0|Add3~0_combout ),
	.cout(\t0|Add3~1 ));
// synopsys translate_off
defparam \t0|Add3~0 .lut_mask = 16'h9922;
defparam \t0|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N4
cycloneive_lcell_comb \t0|Add3~20 (
// Equation(s):
// \t0|Add3~20_combout  = (!\t0|Add3~0_combout  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\t0|Add3~0_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\t0|Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add3~20 .lut_mask = 16'h0F00;
defparam \t0|Add3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y48_N5
dffeas \t0|player2y[0] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|Add3~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player2x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|player2y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|player2y[0] .is_wysiwyg = "true";
defparam \t0|player2y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N16
cycloneive_lcell_comb \t0|Add3~2 (
// Equation(s):
// \t0|Add3~2_combout  = (\t0|player2y [1] & ((\t0|move_y2~1_combout  & (!\t0|Add3~1 )) # (!\t0|move_y2~1_combout  & ((\t0|Add3~1 ) # (GND))))) # (!\t0|player2y [1] & ((\t0|move_y2~1_combout  & (\t0|Add3~1  & VCC)) # (!\t0|move_y2~1_combout  & (!\t0|Add3~1 
// ))))
// \t0|Add3~3  = CARRY((\t0|player2y [1] & ((!\t0|Add3~1 ) # (!\t0|move_y2~1_combout ))) # (!\t0|player2y [1] & (!\t0|move_y2~1_combout  & !\t0|Add3~1 )))

	.dataa(\t0|player2y [1]),
	.datab(\t0|move_y2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|Add3~1 ),
	.combout(\t0|Add3~2_combout ),
	.cout(\t0|Add3~3 ));
// synopsys translate_off
defparam \t0|Add3~2 .lut_mask = 16'h692B;
defparam \t0|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N2
cycloneive_lcell_comb \t0|Add3~19 (
// Equation(s):
// \t0|Add3~19_combout  = (\KEY[0]~input_o  & !\t0|Add3~2_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\t0|Add3~2_combout ),
	.cin(gnd),
	.combout(\t0|Add3~19_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add3~19 .lut_mask = 16'h00AA;
defparam \t0|Add3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y48_N3
dffeas \t0|player2y[1] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|Add3~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player2x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|player2y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|player2y[1] .is_wysiwyg = "true";
defparam \t0|player2y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N18
cycloneive_lcell_comb \t0|Add3~4 (
// Equation(s):
// \t0|Add3~4_combout  = ((\t0|player2y [2] $ (\t0|move_y2~1_combout  $ (\t0|Add3~3 )))) # (GND)
// \t0|Add3~5  = CARRY((\t0|player2y [2] & (\t0|move_y2~1_combout  & !\t0|Add3~3 )) # (!\t0|player2y [2] & ((\t0|move_y2~1_combout ) # (!\t0|Add3~3 ))))

	.dataa(\t0|player2y [2]),
	.datab(\t0|move_y2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|Add3~3 ),
	.combout(\t0|Add3~4_combout ),
	.cout(\t0|Add3~5 ));
// synopsys translate_off
defparam \t0|Add3~4 .lut_mask = 16'h964D;
defparam \t0|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N12
cycloneive_lcell_comb \t0|Add3~18 (
// Equation(s):
// \t0|Add3~18_combout  = (\KEY[0]~input_o  & !\t0|Add3~4_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\t0|Add3~4_combout ),
	.cin(gnd),
	.combout(\t0|Add3~18_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add3~18 .lut_mask = 16'h00AA;
defparam \t0|Add3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y48_N13
dffeas \t0|player2y[2] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|Add3~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player2x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|player2y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|player2y[2] .is_wysiwyg = "true";
defparam \t0|player2y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N20
cycloneive_lcell_comb \t0|Add3~6 (
// Equation(s):
// \t0|Add3~6_combout  = (\t0|player2y [3] & ((\t0|move_y2~1_combout  & (!\t0|Add3~5 )) # (!\t0|move_y2~1_combout  & ((\t0|Add3~5 ) # (GND))))) # (!\t0|player2y [3] & ((\t0|move_y2~1_combout  & (\t0|Add3~5  & VCC)) # (!\t0|move_y2~1_combout  & (!\t0|Add3~5 
// ))))
// \t0|Add3~7  = CARRY((\t0|player2y [3] & ((!\t0|Add3~5 ) # (!\t0|move_y2~1_combout ))) # (!\t0|player2y [3] & (!\t0|move_y2~1_combout  & !\t0|Add3~5 )))

	.dataa(\t0|player2y [3]),
	.datab(\t0|move_y2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|Add3~5 ),
	.combout(\t0|Add3~6_combout ),
	.cout(\t0|Add3~7 ));
// synopsys translate_off
defparam \t0|Add3~6 .lut_mask = 16'h692B;
defparam \t0|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N10
cycloneive_lcell_comb \t0|Add3~17 (
// Equation(s):
// \t0|Add3~17_combout  = (\KEY[0]~input_o  & !\t0|Add3~6_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\t0|Add3~6_combout ),
	.cin(gnd),
	.combout(\t0|Add3~17_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add3~17 .lut_mask = 16'h00AA;
defparam \t0|Add3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y48_N11
dffeas \t0|player2y[3] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|Add3~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player2x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|player2y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|player2y[3] .is_wysiwyg = "true";
defparam \t0|player2y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N22
cycloneive_lcell_comb \t0|Add3~8 (
// Equation(s):
// \t0|Add3~8_combout  = ((\t0|player2y [4] $ (\t0|move_y2~1_combout  $ (!\t0|Add3~7 )))) # (GND)
// \t0|Add3~9  = CARRY((\t0|player2y [4] & ((\t0|move_y2~1_combout ) # (!\t0|Add3~7 ))) # (!\t0|player2y [4] & (\t0|move_y2~1_combout  & !\t0|Add3~7 )))

	.dataa(\t0|player2y [4]),
	.datab(\t0|move_y2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|Add3~7 ),
	.combout(\t0|Add3~8_combout ),
	.cout(\t0|Add3~9 ));
// synopsys translate_off
defparam \t0|Add3~8 .lut_mask = 16'h698E;
defparam \t0|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N28
cycloneive_lcell_comb \t0|Add3~16 (
// Equation(s):
// \t0|Add3~16_combout  = (\t0|Add3~8_combout  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\t0|Add3~8_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\t0|Add3~16_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add3~16 .lut_mask = 16'hF000;
defparam \t0|Add3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y48_N29
dffeas \t0|player2y[4] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|Add3~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player2x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|player2y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|player2y[4] .is_wysiwyg = "true";
defparam \t0|player2y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N24
cycloneive_lcell_comb \t0|y~2 (
// Equation(s):
// \t0|y~2_combout  = (\t0|sanjam [0] & ((\t0|player2y [4]))) # (!\t0|sanjam [0] & (\t0|player1y [4]))

	.dataa(gnd),
	.datab(\t0|sanjam [0]),
	.datac(\t0|player1y [4]),
	.datad(\t0|player2y [4]),
	.cin(gnd),
	.combout(\t0|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \t0|y~2 .lut_mask = 16'hFC30;
defparam \t0|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y52_N25
dffeas \t0|y[4] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|y~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|y[4] .is_wysiwyg = "true";
defparam \t0|y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N18
cycloneive_lcell_comb \t0|Add1~10 (
// Equation(s):
// \t0|Add1~10_combout  = (\t0|move_y1~0_combout  & ((\t0|player1y [5] & (\t0|Add1~9  & VCC)) # (!\t0|player1y [5] & (!\t0|Add1~9 )))) # (!\t0|move_y1~0_combout  & ((\t0|player1y [5] & (!\t0|Add1~9 )) # (!\t0|player1y [5] & ((\t0|Add1~9 ) # (GND)))))
// \t0|Add1~11  = CARRY((\t0|move_y1~0_combout  & (!\t0|player1y [5] & !\t0|Add1~9 )) # (!\t0|move_y1~0_combout  & ((!\t0|Add1~9 ) # (!\t0|player1y [5]))))

	.dataa(\t0|move_y1~0_combout ),
	.datab(\t0|player1y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|Add1~9 ),
	.combout(\t0|Add1~10_combout ),
	.cout(\t0|Add1~11 ));
// synopsys translate_off
defparam \t0|Add1~10 .lut_mask = 16'h9617;
defparam \t0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N6
cycloneive_lcell_comb \t0|Add1~15 (
// Equation(s):
// \t0|Add1~15_combout  = (\KEY[0]~input_o  & \t0|Add1~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\t0|Add1~10_combout ),
	.cin(gnd),
	.combout(\t0|Add1~15_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add1~15 .lut_mask = 16'hF000;
defparam \t0|Add1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N7
dffeas \t0|player1y[5] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|Add1~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player1y[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|player1y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|player1y[5] .is_wysiwyg = "true";
defparam \t0|player1y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N20
cycloneive_lcell_comb \t0|Add1~12 (
// Equation(s):
// \t0|Add1~12_combout  = \t0|player1y [6] $ (\t0|Add1~11  $ (!\t0|move_y1~0_combout ))

	.dataa(gnd),
	.datab(\t0|player1y [6]),
	.datac(gnd),
	.datad(\t0|move_y1~0_combout ),
	.cin(\t0|Add1~11 ),
	.combout(\t0|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add1~12 .lut_mask = 16'h3CC3;
defparam \t0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N28
cycloneive_lcell_comb \t0|Add1~14 (
// Equation(s):
// \t0|Add1~14_combout  = (\KEY[0]~input_o  & \t0|Add1~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\t0|Add1~12_combout ),
	.cin(gnd),
	.combout(\t0|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add1~14 .lut_mask = 16'hF000;
defparam \t0|Add1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N29
dffeas \t0|player1y[6] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player1y[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|player1y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|player1y[6] .is_wysiwyg = "true";
defparam \t0|player1y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N24
cycloneive_lcell_comb \t0|Add3~10 (
// Equation(s):
// \t0|Add3~10_combout  = (\t0|player2y [5] & ((\t0|move_y2~1_combout  & (!\t0|Add3~9 )) # (!\t0|move_y2~1_combout  & ((\t0|Add3~9 ) # (GND))))) # (!\t0|player2y [5] & ((\t0|move_y2~1_combout  & (\t0|Add3~9  & VCC)) # (!\t0|move_y2~1_combout  & (!\t0|Add3~9 
// ))))
// \t0|Add3~11  = CARRY((\t0|player2y [5] & ((!\t0|Add3~9 ) # (!\t0|move_y2~1_combout ))) # (!\t0|player2y [5] & (!\t0|move_y2~1_combout  & !\t0|Add3~9 )))

	.dataa(\t0|player2y [5]),
	.datab(\t0|move_y2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t0|Add3~9 ),
	.combout(\t0|Add3~10_combout ),
	.cout(\t0|Add3~11 ));
// synopsys translate_off
defparam \t0|Add3~10 .lut_mask = 16'h692B;
defparam \t0|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N30
cycloneive_lcell_comb \t0|Add3~15 (
// Equation(s):
// \t0|Add3~15_combout  = (\KEY[0]~input_o  & !\t0|Add3~10_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\t0|Add3~10_combout ),
	.cin(gnd),
	.combout(\t0|Add3~15_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add3~15 .lut_mask = 16'h00AA;
defparam \t0|Add3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y48_N31
dffeas \t0|player2y[5] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|Add3~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player2x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|player2y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|player2y[5] .is_wysiwyg = "true";
defparam \t0|player2y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N26
cycloneive_lcell_comb \t0|Add3~12 (
// Equation(s):
// \t0|Add3~12_combout  = \t0|move_y2~1_combout  $ (\t0|Add3~11  $ (\t0|player2y [6]))

	.dataa(gnd),
	.datab(\t0|move_y2~1_combout ),
	.datac(gnd),
	.datad(\t0|player2y [6]),
	.cin(\t0|Add3~11 ),
	.combout(\t0|Add3~12_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add3~12 .lut_mask = 16'hC33C;
defparam \t0|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N8
cycloneive_lcell_comb \t0|Add3~14 (
// Equation(s):
// \t0|Add3~14_combout  = (!\t0|Add3~12_combout  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\t0|Add3~12_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\t0|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \t0|Add3~14 .lut_mask = 16'h0F00;
defparam \t0|Add3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y48_N9
dffeas \t0|player2y[6] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|Add3~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t0|player2x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|player2y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|player2y[6] .is_wysiwyg = "true";
defparam \t0|player2y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N28
cycloneive_lcell_comb \t0|y~0 (
// Equation(s):
// \t0|y~0_combout  = (\t0|sanjam [0] & ((!\t0|player2y [6]))) # (!\t0|sanjam [0] & (\t0|player1y [6]))

	.dataa(gnd),
	.datab(\t0|sanjam [0]),
	.datac(\t0|player1y [6]),
	.datad(\t0|player2y [6]),
	.cin(gnd),
	.combout(\t0|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \t0|y~0 .lut_mask = 16'h30FC;
defparam \t0|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y52_N29
dffeas \t0|y[6] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|y[6] .is_wysiwyg = "true";
defparam \t0|y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N2
cycloneive_lcell_comb \t0|y~3 (
// Equation(s):
// \t0|y~3_combout  = (\t0|sanjam [0] & (!\t0|player2y [3])) # (!\t0|sanjam [0] & ((\t0|player1y [3])))

	.dataa(gnd),
	.datab(\t0|sanjam [0]),
	.datac(\t0|player2y [3]),
	.datad(\t0|player1y [3]),
	.cin(gnd),
	.combout(\t0|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \t0|y~3 .lut_mask = 16'h3F0C;
defparam \t0|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y52_N3
dffeas \t0|y[3] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|y~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|y[3] .is_wysiwyg = "true";
defparam \t0|y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N6
cycloneive_lcell_comb \t0|y~1 (
// Equation(s):
// \t0|y~1_combout  = (\t0|sanjam [0] & ((!\t0|player2y [5]))) # (!\t0|sanjam [0] & (\t0|player1y [5]))

	.dataa(gnd),
	.datab(\t0|sanjam [0]),
	.datac(\t0|player1y [5]),
	.datad(\t0|player2y [5]),
	.cin(gnd),
	.combout(\t0|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \t0|y~1 .lut_mask = 16'h30FC;
defparam \t0|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y52_N7
dffeas \t0|y[5] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|y~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|y[5] .is_wysiwyg = "true";
defparam \t0|y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N26
cycloneive_lcell_comb \VGA|LessThan3~0 (
// Equation(s):
// \VGA|LessThan3~0_combout  = (((!\t0|y [5]) # (!\t0|y [3])) # (!\t0|y [6])) # (!\t0|y [4])

	.dataa(\t0|y [4]),
	.datab(\t0|y [6]),
	.datac(\t0|y [3]),
	.datad(\t0|y [5]),
	.cin(gnd),
	.combout(\VGA|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|LessThan3~0 .lut_mask = 16'h7FFF;
defparam \VGA|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N0
cycloneive_lcell_comb \VGA|valid_160x120~0 (
// Equation(s):
// \VGA|valid_160x120~0_combout  = (\VGA|LessThan3~0_combout  & (((!\t0|x [6] & !\t0|x [5])) # (!\t0|x [7])))

	.dataa(\t0|x [6]),
	.datab(\t0|x [5]),
	.datac(\t0|x [7]),
	.datad(\VGA|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\VGA|valid_160x120~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|valid_160x120~0 .lut_mask = 16'h1F00;
defparam \VGA|valid_160x120~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N0
cycloneive_lcell_comb \t0|y~4 (
// Equation(s):
// \t0|y~4_combout  = (\t0|sanjam [0] & (!\t0|player2y [2])) # (!\t0|sanjam [0] & ((!\t0|player1y [2])))

	.dataa(gnd),
	.datab(\t0|sanjam [0]),
	.datac(\t0|player2y [2]),
	.datad(\t0|player1y [2]),
	.cin(gnd),
	.combout(\t0|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \t0|y~4 .lut_mask = 16'h0C3F;
defparam \t0|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y52_N1
dffeas \t0|y[2] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|y~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|y[2] .is_wysiwyg = "true";
defparam \t0|y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N30
cycloneive_lcell_comb \t0|y~5 (
// Equation(s):
// \t0|y~5_combout  = (\t0|sanjam [0] & ((!\t0|player2y [1]))) # (!\t0|sanjam [0] & (\t0|player1y [1]))

	.dataa(gnd),
	.datab(\t0|sanjam [0]),
	.datac(\t0|player1y [1]),
	.datad(\t0|player2y [1]),
	.cin(gnd),
	.combout(\t0|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \t0|y~5 .lut_mask = 16'h30FC;
defparam \t0|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y52_N31
dffeas \t0|y[1] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|y~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|y[1] .is_wysiwyg = "true";
defparam \t0|y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N4
cycloneive_lcell_comb \t0|y~6 (
// Equation(s):
// \t0|y~6_combout  = (\t0|sanjam [0] & ((!\t0|player2y [0]))) # (!\t0|sanjam [0] & (!\t0|player1y [0]))

	.dataa(gnd),
	.datab(\t0|player1y [0]),
	.datac(\t0|player2y [0]),
	.datad(\t0|sanjam [0]),
	.cin(gnd),
	.combout(\t0|y~6_combout ),
	.cout());
// synopsys translate_off
defparam \t0|y~6 .lut_mask = 16'h0F33;
defparam \t0|y~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y52_N5
dffeas \t0|y[0] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|y~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|y[0] .is_wysiwyg = "true";
defparam \t0|y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N8
cycloneive_lcell_comb \VGA|user_input_translator|Add0~0 (
// Equation(s):
// \VGA|user_input_translator|Add0~0_combout  = (\t0|y [0] & (\t0|y [2] $ (VCC))) # (!\t0|y [0] & (\t0|y [2] & VCC))
// \VGA|user_input_translator|Add0~1  = CARRY((\t0|y [0] & \t0|y [2]))

	.dataa(\t0|y [0]),
	.datab(\t0|y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|Add0~0_combout ),
	.cout(\VGA|user_input_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N10
cycloneive_lcell_comb \VGA|user_input_translator|Add0~2 (
// Equation(s):
// \VGA|user_input_translator|Add0~2_combout  = (\t0|y [1] & ((\t0|y [3] & (\VGA|user_input_translator|Add0~1  & VCC)) # (!\t0|y [3] & (!\VGA|user_input_translator|Add0~1 )))) # (!\t0|y [1] & ((\t0|y [3] & (!\VGA|user_input_translator|Add0~1 )) # (!\t0|y [3] 
// & ((\VGA|user_input_translator|Add0~1 ) # (GND)))))
// \VGA|user_input_translator|Add0~3  = CARRY((\t0|y [1] & (!\t0|y [3] & !\VGA|user_input_translator|Add0~1 )) # (!\t0|y [1] & ((!\VGA|user_input_translator|Add0~1 ) # (!\t0|y [3]))))

	.dataa(\t0|y [1]),
	.datab(\t0|y [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~1 ),
	.combout(\VGA|user_input_translator|Add0~2_combout ),
	.cout(\VGA|user_input_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N12
cycloneive_lcell_comb \VGA|user_input_translator|Add0~4 (
// Equation(s):
// \VGA|user_input_translator|Add0~4_combout  = ((\t0|y [4] $ (\t0|y [2] $ (!\VGA|user_input_translator|Add0~3 )))) # (GND)
// \VGA|user_input_translator|Add0~5  = CARRY((\t0|y [4] & ((\t0|y [2]) # (!\VGA|user_input_translator|Add0~3 ))) # (!\t0|y [4] & (\t0|y [2] & !\VGA|user_input_translator|Add0~3 )))

	.dataa(\t0|y [4]),
	.datab(\t0|y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~3 ),
	.combout(\VGA|user_input_translator|Add0~4_combout ),
	.cout(\VGA|user_input_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N14
cycloneive_lcell_comb \VGA|user_input_translator|Add0~6 (
// Equation(s):
// \VGA|user_input_translator|Add0~6_combout  = (\t0|y [5] & ((\t0|y [3] & (\VGA|user_input_translator|Add0~5  & VCC)) # (!\t0|y [3] & (!\VGA|user_input_translator|Add0~5 )))) # (!\t0|y [5] & ((\t0|y [3] & (!\VGA|user_input_translator|Add0~5 )) # (!\t0|y [3] 
// & ((\VGA|user_input_translator|Add0~5 ) # (GND)))))
// \VGA|user_input_translator|Add0~7  = CARRY((\t0|y [5] & (!\t0|y [3] & !\VGA|user_input_translator|Add0~5 )) # (!\t0|y [5] & ((!\VGA|user_input_translator|Add0~5 ) # (!\t0|y [3]))))

	.dataa(\t0|y [5]),
	.datab(\t0|y [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~5 ),
	.combout(\VGA|user_input_translator|Add0~6_combout ),
	.cout(\VGA|user_input_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N16
cycloneive_lcell_comb \VGA|user_input_translator|Add0~8 (
// Equation(s):
// \VGA|user_input_translator|Add0~8_combout  = ((\t0|y [4] $ (\t0|y [6] $ (!\VGA|user_input_translator|Add0~7 )))) # (GND)
// \VGA|user_input_translator|Add0~9  = CARRY((\t0|y [4] & ((\t0|y [6]) # (!\VGA|user_input_translator|Add0~7 ))) # (!\t0|y [4] & (\t0|y [6] & !\VGA|user_input_translator|Add0~7 )))

	.dataa(\t0|y [4]),
	.datab(\t0|y [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~7 ),
	.combout(\VGA|user_input_translator|Add0~8_combout ),
	.cout(\VGA|user_input_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N18
cycloneive_lcell_comb \VGA|user_input_translator|Add0~10 (
// Equation(s):
// \VGA|user_input_translator|Add0~10_combout  = (\t0|y [5] & (!\VGA|user_input_translator|Add0~9 )) # (!\t0|y [5] & ((\VGA|user_input_translator|Add0~9 ) # (GND)))
// \VGA|user_input_translator|Add0~11  = CARRY((!\VGA|user_input_translator|Add0~9 ) # (!\t0|y [5]))

	.dataa(\t0|y [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~9 ),
	.combout(\VGA|user_input_translator|Add0~10_combout ),
	.cout(\VGA|user_input_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGA|user_input_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N20
cycloneive_lcell_comb \VGA|user_input_translator|Add0~12 (
// Equation(s):
// \VGA|user_input_translator|Add0~12_combout  = (\t0|y [6] & (\VGA|user_input_translator|Add0~11  $ (GND))) # (!\t0|y [6] & (!\VGA|user_input_translator|Add0~11  & VCC))
// \VGA|user_input_translator|Add0~13  = CARRY((\t0|y [6] & !\VGA|user_input_translator|Add0~11 ))

	.dataa(gnd),
	.datab(\t0|y [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~11 ),
	.combout(\VGA|user_input_translator|Add0~12_combout ),
	.cout(\VGA|user_input_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N22
cycloneive_lcell_comb \VGA|user_input_translator|Add0~14 (
// Equation(s):
// \VGA|user_input_translator|Add0~14_combout  = \VGA|user_input_translator|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|user_input_translator|Add0~13 ),
	.combout(\VGA|user_input_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|user_input_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N8
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|user_input_translator|mem_address[5]~0_combout  = (\t0|y [0] & (\t0|x [5] $ (VCC))) # (!\t0|y [0] & (\t0|x [5] & VCC))
// \VGA|user_input_translator|mem_address[5]~1  = CARRY((\t0|y [0] & \t0|x [5]))

	.dataa(\t0|y [0]),
	.datab(\t0|x [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|mem_address[5]~0_combout ),
	.cout(\VGA|user_input_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N10
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|user_input_translator|mem_address[6]~2_combout  = (\t0|y [1] & ((\t0|x [6] & (\VGA|user_input_translator|mem_address[5]~1  & VCC)) # (!\t0|x [6] & (!\VGA|user_input_translator|mem_address[5]~1 )))) # (!\t0|y [1] & ((\t0|x [6] & 
// (!\VGA|user_input_translator|mem_address[5]~1 )) # (!\t0|x [6] & ((\VGA|user_input_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|user_input_translator|mem_address[6]~3  = CARRY((\t0|y [1] & (!\t0|x [6] & !\VGA|user_input_translator|mem_address[5]~1 )) # (!\t0|y [1] & ((!\VGA|user_input_translator|mem_address[5]~1 ) # (!\t0|x [6]))))

	.dataa(\t0|y [1]),
	.datab(\t0|x [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[5]~1 ),
	.combout(\VGA|user_input_translator|mem_address[6]~2_combout ),
	.cout(\VGA|user_input_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N12
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|user_input_translator|mem_address[7]~4_combout  = ((\t0|x [7] $ (\VGA|user_input_translator|Add0~0_combout  $ (!\VGA|user_input_translator|mem_address[6]~3 )))) # (GND)
// \VGA|user_input_translator|mem_address[7]~5  = CARRY((\t0|x [7] & ((\VGA|user_input_translator|Add0~0_combout ) # (!\VGA|user_input_translator|mem_address[6]~3 ))) # (!\t0|x [7] & (\VGA|user_input_translator|Add0~0_combout  & 
// !\VGA|user_input_translator|mem_address[6]~3 )))

	.dataa(\t0|x [7]),
	.datab(\VGA|user_input_translator|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[6]~3 ),
	.combout(\VGA|user_input_translator|mem_address[7]~4_combout ),
	.cout(\VGA|user_input_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N14
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|user_input_translator|mem_address[8]~6_combout  = (\VGA|user_input_translator|Add0~2_combout  & (!\VGA|user_input_translator|mem_address[7]~5 )) # (!\VGA|user_input_translator|Add0~2_combout  & ((\VGA|user_input_translator|mem_address[7]~5 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[8]~7  = CARRY((!\VGA|user_input_translator|mem_address[7]~5 ) # (!\VGA|user_input_translator|Add0~2_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[7]~5 ),
	.combout(\VGA|user_input_translator|mem_address[8]~6_combout ),
	.cout(\VGA|user_input_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[8]~6 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N16
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|user_input_translator|mem_address[9]~8_combout  = (\VGA|user_input_translator|Add0~4_combout  & (\VGA|user_input_translator|mem_address[8]~7  $ (GND))) # (!\VGA|user_input_translator|Add0~4_combout  & (!\VGA|user_input_translator|mem_address[8]~7  & 
// VCC))
// \VGA|user_input_translator|mem_address[9]~9  = CARRY((\VGA|user_input_translator|Add0~4_combout  & !\VGA|user_input_translator|mem_address[8]~7 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[8]~7 ),
	.combout(\VGA|user_input_translator|mem_address[9]~8_combout ),
	.cout(\VGA|user_input_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[9]~8 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N18
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|user_input_translator|mem_address[10]~10_combout  = (\VGA|user_input_translator|Add0~6_combout  & (!\VGA|user_input_translator|mem_address[9]~9 )) # (!\VGA|user_input_translator|Add0~6_combout  & ((\VGA|user_input_translator|mem_address[9]~9 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[10]~11  = CARRY((!\VGA|user_input_translator|mem_address[9]~9 ) # (!\VGA|user_input_translator|Add0~6_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[9]~9 ),
	.combout(\VGA|user_input_translator|mem_address[10]~10_combout ),
	.cout(\VGA|user_input_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[10]~10 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N20
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|user_input_translator|mem_address[11]~12_combout  = (\VGA|user_input_translator|Add0~8_combout  & (\VGA|user_input_translator|mem_address[10]~11  $ (GND))) # (!\VGA|user_input_translator|Add0~8_combout  & 
// (!\VGA|user_input_translator|mem_address[10]~11  & VCC))
// \VGA|user_input_translator|mem_address[11]~13  = CARRY((\VGA|user_input_translator|Add0~8_combout  & !\VGA|user_input_translator|mem_address[10]~11 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[10]~11 ),
	.combout(\VGA|user_input_translator|mem_address[11]~12_combout ),
	.cout(\VGA|user_input_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[11]~12 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N22
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|user_input_translator|mem_address[12]~14_combout  = (\VGA|user_input_translator|Add0~10_combout  & (!\VGA|user_input_translator|mem_address[11]~13 )) # (!\VGA|user_input_translator|Add0~10_combout  & ((\VGA|user_input_translator|mem_address[11]~13 ) 
// # (GND)))
// \VGA|user_input_translator|mem_address[12]~15  = CARRY((!\VGA|user_input_translator|mem_address[11]~13 ) # (!\VGA|user_input_translator|Add0~10_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[11]~13 ),
	.combout(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.cout(\VGA|user_input_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[12]~14 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N24
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|user_input_translator|mem_address[13]~16_combout  = (\VGA|user_input_translator|Add0~12_combout  & (\VGA|user_input_translator|mem_address[12]~15  $ (GND))) # (!\VGA|user_input_translator|Add0~12_combout  & 
// (!\VGA|user_input_translator|mem_address[12]~15  & VCC))
// \VGA|user_input_translator|mem_address[13]~17  = CARRY((\VGA|user_input_translator|Add0~12_combout  & !\VGA|user_input_translator|mem_address[12]~15 ))

	.dataa(\VGA|user_input_translator|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[12]~15 ),
	.combout(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cout(\VGA|user_input_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[13]~16 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N26
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|user_input_translator|mem_address[14]~18_combout  = \VGA|user_input_translator|mem_address[13]~17  $ (\VGA|user_input_translator|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|user_input_translator|Add0~14_combout ),
	.cin(\VGA|user_input_translator|mem_address[13]~17 ),
	.combout(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[14]~18 .lut_mask = 16'h0FF0;
defparam \VGA|user_input_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode105w [2] = (\VGA|valid_160x120~0_combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & !\VGA|user_input_translator|mem_address[13]~16_combout ))

	.dataa(gnd),
	.datab(\VGA|valid_160x120~0_combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .lut_mask = 16'h000C;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~0 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~0_combout  = (\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [2] $ (VCC))) # (!\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [2] & VCC))
// \VGA|controller|controller_translator|Add0~1  = CARRY((\VGA|controller|yCounter [4] & \VGA|controller|yCounter [2]))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|Add0~0_combout ),
	.cout(\VGA|controller|controller_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~2 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~2_combout  = (\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [3] & (\VGA|controller|controller_translator|Add0~1  & VCC)) # (!\VGA|controller|yCounter [3] & 
// (!\VGA|controller|controller_translator|Add0~1 )))) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [3] & (!\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|controller_translator|Add0~1 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~3  = CARRY((\VGA|controller|yCounter [5] & (!\VGA|controller|yCounter [3] & !\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [5] & ((!\VGA|controller|controller_translator|Add0~1 ) # 
// (!\VGA|controller|yCounter [3]))))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(\VGA|controller|yCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~1 ),
	.combout(\VGA|controller|controller_translator|Add0~2_combout ),
	.cout(\VGA|controller|controller_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~4 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~4_combout  = ((\VGA|controller|yCounter [4] $ (\VGA|controller|yCounter [6] $ (!\VGA|controller|controller_translator|Add0~3 )))) # (GND)
// \VGA|controller|controller_translator|Add0~5  = CARRY((\VGA|controller|yCounter [4] & ((\VGA|controller|yCounter [6]) # (!\VGA|controller|controller_translator|Add0~3 ))) # (!\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [6] & 
// !\VGA|controller|controller_translator|Add0~3 )))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~3 ),
	.combout(\VGA|controller|controller_translator|Add0~4_combout ),
	.cout(\VGA|controller|controller_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N22
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~6 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~6_combout  = (\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [7] & (\VGA|controller|controller_translator|Add0~5  & VCC)) # (!\VGA|controller|yCounter [7] & 
// (!\VGA|controller|controller_translator|Add0~5 )))) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [7] & (!\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|controller_translator|Add0~5 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~7  = CARRY((\VGA|controller|yCounter [5] & (!\VGA|controller|yCounter [7] & !\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [5] & ((!\VGA|controller|controller_translator|Add0~5 ) # 
// (!\VGA|controller|yCounter [7]))))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(\VGA|controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~5 ),
	.combout(\VGA|controller|controller_translator|Add0~6_combout ),
	.cout(\VGA|controller|controller_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N24
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~8 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~8_combout  = ((\VGA|controller|yCounter [6] $ (\VGA|controller|yCounter [8] $ (!\VGA|controller|controller_translator|Add0~7 )))) # (GND)
// \VGA|controller|controller_translator|Add0~9  = CARRY((\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [8]) # (!\VGA|controller|controller_translator|Add0~7 ))) # (!\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [8] & 
// !\VGA|controller|controller_translator|Add0~7 )))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~7 ),
	.combout(\VGA|controller|controller_translator|Add0~8_combout ),
	.cout(\VGA|controller|controller_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N26
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~10 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~10_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|controller_translator|Add0~9 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|controller_translator|Add0~9 ) # (GND)))
// \VGA|controller|controller_translator|Add0~11  = CARRY((!\VGA|controller|controller_translator|Add0~9 ) # (!\VGA|controller|yCounter [7]))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~9 ),
	.combout(\VGA|controller|controller_translator|Add0~10_combout ),
	.cout(\VGA|controller|controller_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N28
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~12 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~12_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|controller_translator|Add0~11  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|controller_translator|Add0~11  & VCC))
// \VGA|controller|controller_translator|Add0~13  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|controller_translator|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~11 ),
	.combout(\VGA|controller|controller_translator|Add0~12_combout ),
	.cout(\VGA|controller|controller_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N30
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~14 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~14_combout  = \VGA|controller|controller_translator|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|controller_translator|Add0~13 ),
	.combout(\VGA|controller|controller_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|controller|controller_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N2
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[5]~0_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|xCounter [7] $ (VCC))) # (!\VGA|controller|yCounter [2] & (\VGA|controller|xCounter [7] & VCC))
// \VGA|controller|controller_translator|mem_address[5]~1  = CARRY((\VGA|controller|yCounter [2] & \VGA|controller|xCounter [7]))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(\VGA|controller|xCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|mem_address[5]~0_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N4
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[6]~2_combout  = (\VGA|controller|xCounter [8] & ((\VGA|controller|yCounter [3] & (\VGA|controller|controller_translator|mem_address[5]~1  & VCC)) # (!\VGA|controller|yCounter [3] & 
// (!\VGA|controller|controller_translator|mem_address[5]~1 )))) # (!\VGA|controller|xCounter [8] & ((\VGA|controller|yCounter [3] & (!\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|yCounter [3] & 
// ((\VGA|controller|controller_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|controller|controller_translator|mem_address[6]~3  = CARRY((\VGA|controller|xCounter [8] & (!\VGA|controller|yCounter [3] & !\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|xCounter [8] & 
// ((!\VGA|controller|controller_translator|mem_address[5]~1 ) # (!\VGA|controller|yCounter [3]))))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(\VGA|controller|yCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[5]~1 ),
	.combout(\VGA|controller|controller_translator|mem_address[6]~2_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N6
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[7]~4_combout  = ((\VGA|controller|xCounter [9] $ (\VGA|controller|controller_translator|Add0~0_combout  $ (!\VGA|controller|controller_translator|mem_address[6]~3 )))) # (GND)
// \VGA|controller|controller_translator|mem_address[7]~5  = CARRY((\VGA|controller|xCounter [9] & ((\VGA|controller|controller_translator|Add0~0_combout ) # (!\VGA|controller|controller_translator|mem_address[6]~3 ))) # (!\VGA|controller|xCounter [9] & 
// (\VGA|controller|controller_translator|Add0~0_combout  & !\VGA|controller|controller_translator|mem_address[6]~3 )))

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|controller_translator|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[6]~3 ),
	.combout(\VGA|controller|controller_translator|mem_address[7]~4_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N8
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[8]~6_combout  = (\VGA|controller|controller_translator|Add0~2_combout  & (!\VGA|controller|controller_translator|mem_address[7]~5 )) # (!\VGA|controller|controller_translator|Add0~2_combout  & 
// ((\VGA|controller|controller_translator|mem_address[7]~5 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[8]~7  = CARRY((!\VGA|controller|controller_translator|mem_address[7]~5 ) # (!\VGA|controller|controller_translator|Add0~2_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[7]~5 ),
	.combout(\VGA|controller|controller_translator|mem_address[8]~6_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[8]~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N10
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[9]~8_combout  = (\VGA|controller|controller_translator|Add0~4_combout  & (\VGA|controller|controller_translator|mem_address[8]~7  $ (GND))) # (!\VGA|controller|controller_translator|Add0~4_combout  & 
// (!\VGA|controller|controller_translator|mem_address[8]~7  & VCC))
// \VGA|controller|controller_translator|mem_address[9]~9  = CARRY((\VGA|controller|controller_translator|Add0~4_combout  & !\VGA|controller|controller_translator|mem_address[8]~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[8]~7 ),
	.combout(\VGA|controller|controller_translator|mem_address[9]~8_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[9]~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N12
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[10]~10_combout  = (\VGA|controller|controller_translator|Add0~6_combout  & (!\VGA|controller|controller_translator|mem_address[9]~9 )) # (!\VGA|controller|controller_translator|Add0~6_combout  & 
// ((\VGA|controller|controller_translator|mem_address[9]~9 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[10]~11  = CARRY((!\VGA|controller|controller_translator|mem_address[9]~9 ) # (!\VGA|controller|controller_translator|Add0~6_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[9]~9 ),
	.combout(\VGA|controller|controller_translator|mem_address[10]~10_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[10]~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N14
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[11]~12_combout  = (\VGA|controller|controller_translator|Add0~8_combout  & (\VGA|controller|controller_translator|mem_address[10]~11  $ (GND))) # (!\VGA|controller|controller_translator|Add0~8_combout  & 
// (!\VGA|controller|controller_translator|mem_address[10]~11  & VCC))
// \VGA|controller|controller_translator|mem_address[11]~13  = CARRY((\VGA|controller|controller_translator|Add0~8_combout  & !\VGA|controller|controller_translator|mem_address[10]~11 ))

	.dataa(\VGA|controller|controller_translator|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[10]~11 ),
	.combout(\VGA|controller|controller_translator|mem_address[11]~12_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[11]~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[12]~14_combout  = (\VGA|controller|controller_translator|Add0~10_combout  & (!\VGA|controller|controller_translator|mem_address[11]~13 )) # (!\VGA|controller|controller_translator|Add0~10_combout  & 
// ((\VGA|controller|controller_translator|mem_address[11]~13 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[12]~15  = CARRY((!\VGA|controller|controller_translator|mem_address[11]~13 ) # (!\VGA|controller|controller_translator|Add0~10_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[11]~13 ),
	.combout(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[12]~14 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[13]~16_combout  = (\VGA|controller|controller_translator|Add0~12_combout  & (\VGA|controller|controller_translator|mem_address[12]~15  $ (GND))) # (!\VGA|controller|controller_translator|Add0~12_combout  & 
// (!\VGA|controller|controller_translator|mem_address[12]~15  & VCC))
// \VGA|controller|controller_translator|mem_address[13]~17  = CARRY((\VGA|controller|controller_translator|Add0~12_combout  & !\VGA|controller|controller_translator|mem_address[12]~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[12]~15 ),
	.combout(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[13]~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[14]~18_combout  = \VGA|controller|controller_translator|mem_address[13]~17  $ (\VGA|controller|controller_translator|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|Add0~14_combout ),
	.cin(\VGA|controller|controller_translator|mem_address[13]~17 ),
	.combout(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[14]~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|controller_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N22
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2] = (!\VGA|controller|controller_translator|mem_address[14]~18_combout  & !\VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 16'h0033;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N0
cycloneive_lcell_comb \t0|colour[2]~0 (
// Equation(s):
// \t0|colour[2]~0_combout  = !\t0|sanjam [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\t0|sanjam [0]),
	.cin(gnd),
	.combout(\t0|colour[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \t0|colour[2]~0 .lut_mask = 16'h00FF;
defparam \t0|colour[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y52_N1
dffeas \t0|colour[2] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|colour[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|colour [2]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|colour[2] .is_wysiwyg = "true";
defparam \t0|colour[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N24
cycloneive_lcell_comb \t0|x~3 (
// Equation(s):
// \t0|x~3_combout  = (\t0|sanjam [0] & ((\t0|player2x [0]))) # (!\t0|sanjam [0] & (!\t0|player1x [0]))

	.dataa(gnd),
	.datab(\t0|player1x [0]),
	.datac(\t0|player2x [0]),
	.datad(\t0|sanjam [0]),
	.cin(gnd),
	.combout(\t0|x~3_combout ),
	.cout());
// synopsys translate_off
defparam \t0|x~3 .lut_mask = 16'hF033;
defparam \t0|x~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y48_N25
dffeas \t0|x[0] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|x~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|x[0] .is_wysiwyg = "true";
defparam \t0|x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N22
cycloneive_lcell_comb \t0|x~4 (
// Equation(s):
// \t0|x~4_combout  = (\t0|sanjam [0] & (\t0|player2x [1])) # (!\t0|sanjam [0] & ((\t0|player1x [1])))

	.dataa(gnd),
	.datab(\t0|player2x [1]),
	.datac(\t0|player1x [1]),
	.datad(\t0|sanjam [0]),
	.cin(gnd),
	.combout(\t0|x~4_combout ),
	.cout());
// synopsys translate_off
defparam \t0|x~4 .lut_mask = 16'hCCF0;
defparam \t0|x~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y48_N23
dffeas \t0|x[1] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|x~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|x[1] .is_wysiwyg = "true";
defparam \t0|x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N28
cycloneive_lcell_comb \t0|x~5 (
// Equation(s):
// \t0|x~5_combout  = (\t0|sanjam [0] & (\t0|player2x [2])) # (!\t0|sanjam [0] & ((!\t0|player1x [2])))

	.dataa(\t0|player2x [2]),
	.datab(gnd),
	.datac(\t0|player1x [2]),
	.datad(\t0|sanjam [0]),
	.cin(gnd),
	.combout(\t0|x~5_combout ),
	.cout());
// synopsys translate_off
defparam \t0|x~5 .lut_mask = 16'hAA0F;
defparam \t0|x~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y48_N29
dffeas \t0|x[2] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|x~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|x[2] .is_wysiwyg = "true";
defparam \t0|x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N10
cycloneive_lcell_comb \t0|x~6 (
// Equation(s):
// \t0|x~6_combout  = (\t0|sanjam [0] & ((\t0|player2x [3]))) # (!\t0|sanjam [0] & (\t0|player1x [3]))

	.dataa(gnd),
	.datab(\t0|sanjam [0]),
	.datac(\t0|player1x [3]),
	.datad(\t0|player2x [3]),
	.cin(gnd),
	.combout(\t0|x~6_combout ),
	.cout());
// synopsys translate_off
defparam \t0|x~6 .lut_mask = 16'hFC30;
defparam \t0|x~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y48_N11
dffeas \t0|x[3] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|x~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|x[3] .is_wysiwyg = "true";
defparam \t0|x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N4
cycloneive_lcell_comb \t0|x~7 (
// Equation(s):
// \t0|x~7_combout  = (\t0|sanjam [0] & ((!\t0|player2x [4]))) # (!\t0|sanjam [0] & (\t0|player1x [4]))

	.dataa(gnd),
	.datab(\t0|sanjam [0]),
	.datac(\t0|player1x [4]),
	.datad(\t0|player2x [4]),
	.cin(gnd),
	.combout(\t0|x~7_combout ),
	.cout());
// synopsys translate_off
defparam \t0|x~7 .lut_mask = 16'h30FC;
defparam \t0|x~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y48_N5
dffeas \t0|x[4] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|x~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|x[4] .is_wysiwyg = "true";
defparam \t0|x[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\t0|colour [2]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\t0|x [4],\t0|x [3],\t0|x [2],\t0|x [1],\t0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "image.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_emg1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X63_Y51_N19
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y51_N17
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y51_N21
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y51_N13
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N6
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode118w [2] = (\VGA|valid_160x120~0_combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & \VGA|user_input_translator|mem_address[13]~16_combout ))

	.dataa(gnd),
	.datab(\VGA|valid_160x120~0_combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .lut_mask = 16'h0C00;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N26
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2] = (!\VGA|controller|controller_translator|mem_address[14]~18_combout  & \VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 16'h3300;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\t0|colour [2]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\t0|x [4],\t0|x [3],\t0|x [2],\t0|x [1],\t0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "image.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_emg1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N12
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .lut_mask = 16'h0E02;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N2
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode126w [2] = (\VGA|valid_160x120~0_combout  & (\VGA|user_input_translator|mem_address[14]~18_combout  & !\VGA|user_input_translator|mem_address[13]~16_combout ))

	.dataa(gnd),
	.datab(\VGA|valid_160x120~0_combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .lut_mask = 16'h00C0;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2] = (\VGA|controller|controller_translator|mem_address[14]~18_combout  & !\VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 16'h00CC;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N10
cycloneive_lcell_comb \t0|colour[1]~feeder (
// Equation(s):
// \t0|colour[1]~feeder_combout  = \t0|sanjam [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\t0|sanjam [0]),
	.cin(gnd),
	.combout(\t0|colour[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \t0|colour[1]~feeder .lut_mask = 16'hFF00;
defparam \t0|colour[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y52_N11
dffeas \t0|colour[1] (
	.clk(\t0|r0|clkout~clkctrl_outclk ),
	.d(\t0|colour[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\t0|colour [1]),
	.prn(vcc));
// synopsys translate_off
defparam \t0|colour[1] .is_wysiwyg = "true";
defparam \t0|colour[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\t0|colour [2],\t0|colour [1]}),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\t0|x [4],\t0|x [3],\t0|x [2],\t0|x [1],\t0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "image.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_emg1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N22
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a8  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a8 ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 .lut_mask = 16'hEAEA;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\t0|colour [1]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\t0|x [4],\t0|x [3],\t0|x [2],\t0|x [1],\t0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "image.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_emg1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\t0|colour [1]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\t0|x [4],\t0|x [3],\t0|x [2],\t0|x [1],\t0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "image.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_emg1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 .lut_mask = 16'h0E02;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N2
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 .lut_mask = 16'hECEC;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\t0|x [4],\t0|x [3],\t0|x [2],\t0|x [1],\t0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "image.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_emg1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\t0|x [4],\t0|x [3],\t0|x [2],\t0|x [1],\t0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "image.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_emg1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 .lut_mask = 16'h0E02;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,vcc}),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\t0|x [4],\t0|x [3],\t0|x [2],\t0|x [1],\t0|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "image.colour.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_emg1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N10
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 .lut_mask = 16'hFCCC;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
