/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  reg [24:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [11:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_1z & celloutsig_1_3z[3]);
  assign celloutsig_0_2z = ~(celloutsig_0_0z & celloutsig_0_0z);
  assign celloutsig_1_9z = ~(celloutsig_1_2z | celloutsig_1_0z);
  assign celloutsig_1_10z = ~(celloutsig_1_5z | celloutsig_1_8z[2]);
  assign celloutsig_1_1z = ~in_data[168];
  assign celloutsig_1_2z = ~in_data[189];
  assign celloutsig_1_17z = ~celloutsig_1_5z;
  assign celloutsig_1_19z = celloutsig_1_12z[5] | celloutsig_1_18z;
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } + in_data[178:175];
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z } + in_data[16:14];
  assign celloutsig_1_0z = in_data[164:159] === in_data[139:134];
  assign celloutsig_1_5z = { in_data[114:104], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } === { in_data[160:157], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_6z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z } <= { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_11z[10:4], celloutsig_1_2z, celloutsig_1_4z } <= { celloutsig_1_11z[8:2], celloutsig_1_17z, celloutsig_1_6z };
  assign celloutsig_0_7z = { celloutsig_0_5z[13], celloutsig_0_1z } % { 1'h1, celloutsig_0_1z[5:1], in_data[0] };
  assign celloutsig_0_1z = in_data[83:78] % { 1'h1, in_data[84:81], celloutsig_0_0z };
  assign celloutsig_1_11z = { in_data[180:177], celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z } % { 1'h1, in_data[120:112], celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_0_8z = { celloutsig_0_3z, celloutsig_0_2z } !== { celloutsig_0_1z[5:4], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_0z = | in_data[35:17];
  assign celloutsig_1_8z = { celloutsig_1_3z[2:0], celloutsig_1_5z } <<< { in_data[118], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_12z = in_data[129:120] <<< { celloutsig_1_11z[7:0], celloutsig_1_10z, celloutsig_1_9z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_5z = 25'h0000000;
    else if (clkin_data[0]) celloutsig_0_5z = { in_data[45:30], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
