{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632355178565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632355178571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 22 19:59:38 2021 " "Processing started: Wed Sep 22 19:59:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632355178571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355178571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off full_adder -c full_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off full_adder -c full_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355178571 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1632355179123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/alu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632355188544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355188544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632355188547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355188547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_rca.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_rca.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_RCA " "Found entity 1: four_bit_RCA" {  } { { "four_bit_RCA.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/four_bit_RCA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632355188549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355188549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_rca_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_rca_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_RCA_tb " "Found entity 1: four_bit_RCA_tb" {  } { { "four_bit_RCA_tb.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/four_bit_RCA_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632355188552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355188552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_rca.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_rca.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_RCA " "Found entity 1: eight_bit_RCA" {  } { { "eight_bit_RCA.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/eight_bit_RCA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632355188555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355188555 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "sixteen_bit_RCA.v(12) " "Verilog HDL Module Instantiation warning at sixteen_bit_RCA.v(12): ignored dangling comma in List of Port Connections" {  } { { "sixteen_bit_RCA.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_RCA.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1632355188557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_rca.v 1 1 " "Found 1 design units, including 1 entities, in source file sixteen_bit_rca.v" { { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_RCA " "Found entity 1: sixteen_bit_RCA" {  } { { "sixteen_bit_RCA.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_RCA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632355188558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355188558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirty_two_bit_csa.v 1 1 " "Found 1 design units, including 1 entities, in source file thirty_two_bit_csa.v" { { "Info" "ISGN_ENTITY_NAME" "1 thirty_two_bit_CSA " "Found entity 1: thirty_two_bit_CSA" {  } { { "thirty_two_bit_CSA.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/thirty_two_bit_CSA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632355188560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355188560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_two_one_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file sixteen_bit_two_one_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_two_one_mux " "Found entity 1: sixteen_bit_two_one_mux" {  } { { "sixteen_bit_two_one_mux.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_two_one_mux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632355188563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355188563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_splitter.v 1 1 " "Found 1 design units, including 1 entities, in source file sixteen_bit_splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_splitter " "Found entity 1: sixteen_bit_splitter" {  } { { "sixteen_bit_splitter.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_splitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632355188565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355188565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_and.v 1 1 " "Found 1 design units, including 1 entities, in source file sixteen_bit_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_and " "Found entity 1: sixteen_bit_and" {  } { { "sixteen_bit_and.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632355188568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355188568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_or.v 1 1 " "Found 1 design units, including 1 entities, in source file sixteen_bit_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_or " "Found entity 1: sixteen_bit_or" {  } { { "sixteen_bit_or.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632355188570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355188570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_two_one_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_two_one_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_two_one_mux " "Found entity 1: one_bit_two_one_mux" {  } { { "one_bit_two_one_mux.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/one_bit_two_one_mux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632355188573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355188573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "isNotEqual isnotequal alu.v(5) " "Verilog HDL Declaration information at alu.v(5): object \"isNotEqual\" differs only in case from object \"isnotequal\" in the same scope" {  } { { "alu.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/alu.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632355188575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "isLessThan islessthan alu.v(5) " "Verilog HDL Declaration information at alu.v(5): object \"isLessThan\" differs only in case from object \"islessthan\" in the same scope" {  } { { "alu.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/alu.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632355188575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632355188576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355188576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirty_two_bit_not.v 1 1 " "Found 1 design units, including 1 entities, in source file thirty_two_bit_not.v" { { "Info" "ISGN_ENTITY_NAME" "1 thirty_two_bit_not " "Found entity 1: thirty_two_bit_not" {  } { { "thirty_two_bit_not.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/thirty_two_bit_not.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632355188578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355188578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirty_two_bit_and.v 1 1 " "Found 1 design units, including 1 entities, in source file thirty_two_bit_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 thirty_two_bit_and " "Found entity 1: thirty_two_bit_and" {  } { { "thirty_two_bit_and.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/thirty_two_bit_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632355188581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355188581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirty_two_bit_splitter.v 1 1 " "Found 1 design units, including 1 entities, in source file thirty_two_bit_splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 thirty_two_bit_splitter " "Found entity 1: thirty_two_bit_splitter" {  } { { "thirty_two_bit_splitter.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/thirty_two_bit_splitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632355188583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355188583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirty_two_bit_two_one_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file thirty_two_bit_two_one_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 thirty_two_bit_two_one_mux " "Found entity 1: thirty_two_bit_two_one_mux" {  } { { "thirty_two_bit_two_one_mux.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/thirty_two_bit_two_one_mux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632355188586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355188586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirty_two_bit_or.v 1 1 " "Found 1 design units, including 1 entities, in source file thirty_two_bit_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 thirty_two_bit_or " "Found entity 1: thirty_two_bit_or" {  } { { "thirty_two_bit_or.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/thirty_two_bit_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632355188589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355188589 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "five_bit_multiplier.v(77) " "Verilog HDL Module Instantiation warning at five_bit_multiplier.v(77): ignored dangling comma in List of Port Connections" {  } { { "five_bit_multiplier.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/five_bit_multiplier.v" 77 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1632355188591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "five_bit_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file five_bit_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 five_bit_multiplier " "Found entity 1: five_bit_multiplier" {  } { { "five_bit_multiplier.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/five_bit_multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632355188591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355188591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "five_bit_multiplier_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file five_bit_multiplier_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 five_bit_multiplier_tb " "Found entity 1: five_bit_multiplier_tb" {  } { { "five_bit_multiplier_tb.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/five_bit_multiplier_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632355188594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355188594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "five_bit_multiplier_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file five_bit_multiplier_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 five_bit_multiplier_interface " "Found entity 1: five_bit_multiplier_interface" {  } { { "five_bit_multiplier_interface.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/five_bit_multiplier_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632355188596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355188596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3to8 " "Found entity 1: decoder3to8" {  } { { "decoder3to8.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632355188599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355188599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode5counter.v 1 1 " "Found 1 design units, including 1 entities, in source file mode5counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mode5Counter " "Found entity 1: Mode5Counter" {  } { { "Mode5Counter.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/Mode5Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632355188602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355188602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modmcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file modmcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 modMCounter " "Found entity 1: modMCounter" {  } { { "modMCounter.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/modMCounter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632355188604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355188604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocktick.v 1 1 " "Found 1 design units, including 1 entities, in source file clocktick.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockTick " "Found entity 1: clockTick" {  } { { "clockTick.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/clockTick.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632355188607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355188607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode5counter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mode5counter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mode5Counter_tb " "Found entity 1: Mode5Counter_tb" {  } { { "Mode5Counter_tb.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/Mode5Counter_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632355188609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355188609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirty_two_bit_sll.v 1 1 " "Found 1 design units, including 1 entities, in source file thirty_two_bit_sll.v" { { "Info" "ISGN_ENTITY_NAME" "1 thirty_two_bit_SLL " "Found entity 1: thirty_two_bit_SLL" {  } { { "thirty_two_bit_SLL.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/thirty_two_bit_SLL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632355188612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355188612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_bit_splitter.v 1 1 " "Found 1 design units, including 1 entities, in source file two_bit_splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_bit_splitter " "Found entity 1: two_bit_splitter" {  } { { "two_bit_splitter.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/two_bit_splitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632355188614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355188614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_splitter.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_splitter " "Found entity 1: four_bit_splitter" {  } { { "four_bit_splitter.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/four_bit_splitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632355188617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355188617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog5.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog5.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_splitter " "Found entity 1: eight_bit_splitter" {  } { { "Verilog5.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/Verilog5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632355188620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355188620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirty_two_bit_sra.v 1 1 " "Found 1 design units, including 1 entities, in source file thirty_two_bit_sra.v" { { "Info" "ISGN_ENTITY_NAME" "1 thirty_two_bit_SRA " "Found entity 1: thirty_two_bit_SRA" {  } { { "thirty_two_bit_SRA.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/thirty_two_bit_SRA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632355188622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355188622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s17 five_bit_multiplier.v(57) " "Verilog HDL Implicit Net warning at five_bit_multiplier.v(57): created implicit net for \"s17\"" {  } { { "five_bit_multiplier.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/five_bit_multiplier.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632355188622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c17 five_bit_multiplier.v(57) " "Verilog HDL Implicit Net warning at five_bit_multiplier.v(57): created implicit net for \"c17\"" {  } { { "five_bit_multiplier.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/five_bit_multiplier.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632355188622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s18 five_bit_multiplier.v(58) " "Verilog HDL Implicit Net warning at five_bit_multiplier.v(58): created implicit net for \"s18\"" {  } { { "five_bit_multiplier.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/five_bit_multiplier.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632355188623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c18 five_bit_multiplier.v(58) " "Verilog HDL Implicit Net warning at five_bit_multiplier.v(58): created implicit net for \"c18\"" {  } { { "five_bit_multiplier.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/five_bit_multiplier.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632355188623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s19 five_bit_multiplier.v(59) " "Verilog HDL Implicit Net warning at five_bit_multiplier.v(59): created implicit net for \"s19\"" {  } { { "five_bit_multiplier.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/five_bit_multiplier.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632355188623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c19 five_bit_multiplier.v(59) " "Verilog HDL Implicit Net warning at five_bit_multiplier.v(59): created implicit net for \"c19\"" {  } { { "five_bit_multiplier.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/five_bit_multiplier.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632355188623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s20 five_bit_multiplier.v(60) " "Verilog HDL Implicit Net warning at five_bit_multiplier.v(60): created implicit net for \"s20\"" {  } { { "five_bit_multiplier.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/five_bit_multiplier.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632355188623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c20 five_bit_multiplier.v(60) " "Verilog HDL Implicit Net warning at five_bit_multiplier.v(60): created implicit net for \"c20\"" {  } { { "five_bit_multiplier.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/five_bit_multiplier.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632355188623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s21 five_bit_multiplier.v(61) " "Verilog HDL Implicit Net warning at five_bit_multiplier.v(61): created implicit net for \"s21\"" {  } { { "five_bit_multiplier.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/five_bit_multiplier.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632355188623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c21 five_bit_multiplier.v(61) " "Verilog HDL Implicit Net warning at five_bit_multiplier.v(61): created implicit net for \"c21\"" {  } { { "five_bit_multiplier.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/five_bit_multiplier.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632355188623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s22 five_bit_multiplier.v(62) " "Verilog HDL Implicit Net warning at five_bit_multiplier.v(62): created implicit net for \"s22\"" {  } { { "five_bit_multiplier.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/five_bit_multiplier.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632355188623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c22 five_bit_multiplier.v(62) " "Verilog HDL Implicit Net warning at five_bit_multiplier.v(62): created implicit net for \"c22\"" {  } { { "five_bit_multiplier.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/five_bit_multiplier.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632355188623 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632355188657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_not thirty_two_bit_not:firstnot " "Elaborating entity \"thirty_two_bit_not\" for hierarchy \"thirty_two_bit_not:firstnot\"" {  } { { "alu.v" "firstnot" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/alu.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632355188681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_two_one_mux thirty_two_bit_two_one_mux:firstmux " "Elaborating entity \"thirty_two_bit_two_one_mux\" for hierarchy \"thirty_two_bit_two_one_mux:firstmux\"" {  } { { "alu.v" "firstmux" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/alu.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632355188687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_splitter thirty_two_bit_two_one_mux:firstmux\|thirty_two_bit_splitter:splitter1 " "Elaborating entity \"thirty_two_bit_splitter\" for hierarchy \"thirty_two_bit_two_one_mux:firstmux\|thirty_two_bit_splitter:splitter1\"" {  } { { "thirty_two_bit_two_one_mux.v" "splitter1" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/thirty_two_bit_two_one_mux.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632355188695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_and thirty_two_bit_two_one_mux:firstmux\|thirty_two_bit_and:first_and " "Elaborating entity \"thirty_two_bit_and\" for hierarchy \"thirty_two_bit_two_one_mux:firstmux\|thirty_two_bit_and:first_and\"" {  } { { "thirty_two_bit_two_one_mux.v" "first_and" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/thirty_two_bit_two_one_mux.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632355188703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_or thirty_two_bit_two_one_mux:firstmux\|thirty_two_bit_or:first_or " "Elaborating entity \"thirty_two_bit_or\" for hierarchy \"thirty_two_bit_two_one_mux:firstmux\|thirty_two_bit_or:first_or\"" {  } { { "thirty_two_bit_two_one_mux.v" "first_or" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/thirty_two_bit_two_one_mux.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632355188709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_CSA thirty_two_bit_CSA:firstadder " "Elaborating entity \"thirty_two_bit_CSA\" for hierarchy \"thirty_two_bit_CSA:firstadder\"" {  } { { "alu.v" "firstadder" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/alu.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632355188716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_RCA thirty_two_bit_CSA:firstadder\|sixteen_bit_RCA:sixteen_bit_RCA_low " "Elaborating entity \"sixteen_bit_RCA\" for hierarchy \"thirty_two_bit_CSA:firstadder\|sixteen_bit_RCA:sixteen_bit_RCA_low\"" {  } { { "thirty_two_bit_CSA.v" "sixteen_bit_RCA_low" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/thirty_two_bit_CSA.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632355188724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_RCA thirty_two_bit_CSA:firstadder\|sixteen_bit_RCA:sixteen_bit_RCA_low\|eight_bit_RCA:eight_bit_RCA_low " "Elaborating entity \"eight_bit_RCA\" for hierarchy \"thirty_two_bit_CSA:firstadder\|sixteen_bit_RCA:sixteen_bit_RCA_low\|eight_bit_RCA:eight_bit_RCA_low\"" {  } { { "sixteen_bit_RCA.v" "eight_bit_RCA_low" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_RCA.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632355188730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_RCA thirty_two_bit_CSA:firstadder\|sixteen_bit_RCA:sixteen_bit_RCA_low\|eight_bit_RCA:eight_bit_RCA_low\|four_bit_RCA:four_bit_RCA_low " "Elaborating entity \"four_bit_RCA\" for hierarchy \"thirty_two_bit_CSA:firstadder\|sixteen_bit_RCA:sixteen_bit_RCA_low\|eight_bit_RCA:eight_bit_RCA_low\|four_bit_RCA:four_bit_RCA_low\"" {  } { { "eight_bit_RCA.v" "four_bit_RCA_low" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/eight_bit_RCA.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632355188737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder thirty_two_bit_CSA:firstadder\|sixteen_bit_RCA:sixteen_bit_RCA_low\|eight_bit_RCA:eight_bit_RCA_low\|four_bit_RCA:four_bit_RCA_low\|full_adder:full_adder1 " "Elaborating entity \"full_adder\" for hierarchy \"thirty_two_bit_CSA:firstadder\|sixteen_bit_RCA:sixteen_bit_RCA_low\|eight_bit_RCA:eight_bit_RCA_low\|four_bit_RCA:four_bit_RCA_low\|full_adder:full_adder1\"" {  } { { "four_bit_RCA.v" "full_adder1" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/four_bit_RCA.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632355188745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_two_one_mux thirty_two_bit_CSA:firstadder\|sixteen_bit_two_one_mux:sixteen_bit_two_one_mux " "Elaborating entity \"sixteen_bit_two_one_mux\" for hierarchy \"thirty_two_bit_CSA:firstadder\|sixteen_bit_two_one_mux:sixteen_bit_two_one_mux\"" {  } { { "thirty_two_bit_CSA.v" "sixteen_bit_two_one_mux" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/thirty_two_bit_CSA.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632355188775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_splitter thirty_two_bit_CSA:firstadder\|sixteen_bit_two_one_mux:sixteen_bit_two_one_mux\|sixteen_bit_splitter:splitter1 " "Elaborating entity \"sixteen_bit_splitter\" for hierarchy \"thirty_two_bit_CSA:firstadder\|sixteen_bit_two_one_mux:sixteen_bit_two_one_mux\|sixteen_bit_splitter:splitter1\"" {  } { { "sixteen_bit_two_one_mux.v" "splitter1" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_two_one_mux.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632355188781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_and thirty_two_bit_CSA:firstadder\|sixteen_bit_two_one_mux:sixteen_bit_two_one_mux\|sixteen_bit_and:first_and " "Elaborating entity \"sixteen_bit_and\" for hierarchy \"thirty_two_bit_CSA:firstadder\|sixteen_bit_two_one_mux:sixteen_bit_two_one_mux\|sixteen_bit_and:first_and\"" {  } { { "sixteen_bit_two_one_mux.v" "first_and" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_two_one_mux.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632355188787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_or thirty_two_bit_CSA:firstadder\|sixteen_bit_two_one_mux:sixteen_bit_two_one_mux\|sixteen_bit_or:first_or " "Elaborating entity \"sixteen_bit_or\" for hierarchy \"thirty_two_bit_CSA:firstadder\|sixteen_bit_two_one_mux:sixteen_bit_two_one_mux\|sixteen_bit_or:first_or\"" {  } { { "sixteen_bit_two_one_mux.v" "first_or" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_two_one_mux.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632355188794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_two_one_mux thirty_two_bit_CSA:firstadder\|one_bit_two_one_mux:one_bit_two_one_mux1 " "Elaborating entity \"one_bit_two_one_mux\" for hierarchy \"thirty_two_bit_CSA:firstadder\|one_bit_two_one_mux:one_bit_two_one_mux1\"" {  } { { "thirty_two_bit_CSA.v" "one_bit_two_one_mux1" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/thirty_two_bit_CSA.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632355188801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_SLL thirty_two_bit_SLL:first_SLL " "Elaborating entity \"thirty_two_bit_SLL\" for hierarchy \"thirty_two_bit_SLL:first_SLL\"" {  } { { "alu.v" "first_SLL" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632355188807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_SRA thirty_two_bit_SRA:first_SRA " "Elaborating entity \"thirty_two_bit_SRA\" for hierarchy \"thirty_two_bit_SRA:first_SRA\"" {  } { { "alu.v" "first_SRA" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/alu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632355188824 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 first_or 1 16 " "Port \"ordered port 0\" on the entity instantiation of \"first_or\" is connected to a signal of width 1. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "one_bit_two_one_mux.v" "first_or" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/one_bit_two_one_mux.v" 18 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1632355188930 "|alu|thirty_two_bit_CSA:firstadder|one_bit_two_one_mux:one_bit_two_one_mux1|sixteen_bit_or:first_or"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 first_or 1 16 " "Port \"ordered port 1\" on the entity instantiation of \"first_or\" is connected to a signal of width 1. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "one_bit_two_one_mux.v" "first_or" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/one_bit_two_one_mux.v" 18 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1632355188930 "|alu|thirty_two_bit_CSA:firstadder|one_bit_two_one_mux:one_bit_two_one_mux1|sixteen_bit_or:first_or"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 first_or 1 16 " "Port \"ordered port 2\" on the entity instantiation of \"first_or\" is connected to a signal of width 1. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "one_bit_two_one_mux.v" "first_or" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/one_bit_two_one_mux.v" 18 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1632355188930 "|alu|thirty_two_bit_CSA:firstadder|one_bit_two_one_mux:one_bit_two_one_mux1|sixteen_bit_or:first_or"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1632355189619 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1632355190031 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Guoha/Documents/ece550/project/ece550/output_files/full_adder.map.smsg " "Generated suppressed messages file C:/Users/Guoha/Documents/ece550/project/ece550/output_files/full_adder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355190793 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632355190917 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632355190917 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[3\] " "No output dependent on input pin \"ctrl_ALUopcode\[3\]\"" {  } { { "alu.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/alu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632355190981 "|alu|ctrl_ALUopcode[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[4\] " "No output dependent on input pin \"ctrl_ALUopcode\[4\]\"" {  } { { "alu.v" "" { Text "C:/Users/Guoha/Documents/ece550/project/ece550/alu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632355190981 "|alu|ctrl_ALUopcode[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1632355190981 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "610 " "Implemented 610 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "74 " "Implemented 74 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632355190981 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632355190981 ""} { "Info" "ICUT_CUT_TM_LCELLS" "501 " "Implemented 501 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632355190981 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632355190981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4966 " "Peak virtual memory: 4966 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632355191003 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 22 19:59:51 2021 " "Processing ended: Wed Sep 22 19:59:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632355191003 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632355191003 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632355191003 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632355191003 ""}
