[root]
type=Root
children=system
full_system=false
mapu_system=true
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=MapuSystem
children=c2sys_bridge cbus cpu0 cpu1 cpu2 cpu3 ddr02sys_bridge ddr0bus ddr12sys_bridge ddr1bus ddr22sys_bridge ddr2bus ddr32sys_bridge ddr3bus ddrmem0 ddrmem1 ddrmem2 ddrmem3 membus physmem s2sys_bridge sbus shmem
bare_iron=false
boot_osflags=a
gdb_wait=-1
init_param=0
kernel=
load_addr_mask=1099511627775
mem_mode=timing
memories=system.ddrmem3 system.physmem system.ddrmem2 system.ddrmem1 system.ddrmem0 system.shmem
num_work_ids=16
readfile=
symbolfile=
system_rev=1024
system_type=34
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
system_port=system.membus.slave[0]

[system.c2sys_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=0:18446744073709551615
req_size=16
resp_size=16
write_ack=false
master=system.membus.slave[1]
slave=system.cbus.master[0]

[system.cbus]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.c2sys_bridge.slave
slave=system.cpu0.c2c_bridge.master system.cpu1.c2c_bridge.master system.cpu2.c2c_bridge.master system.cpu3.c2c_bridge.master

[system.cpu0]
type=MapuCPU
children=a2d_bridge a2i_bridge a2s_bridge agu_bus c2c_bridge c2d_bridge c2ddr0_bridge c2ddr1_bridge c2ddr2_bridge c2ddr3_bridge c2i_bridge c2mi_bridge csuext_bus csuint_bus d2d01_bridge d2d23_bridge d2d45_bridge dbus dbus01 dbus23 dbus45 dm02sys_bridge dm12sys_bridge dm22sys_bridge dm32sys_bridge dm42sys_bridge dm52sys_bridge dtb ibus im2sys_bridge interrupts itb mibus mim2sys_bridge tracer turbodec workload0 workload1
BTBEntries=4096
BTBTagSize=16
RASSize=16
UnifiedTLB=true
activity=0
cachePorts=3
checker=Null
choiceCtrBits=2
choicePredictorSize=8192
clock=2000
cpu_id=0
defer_registration=false
div16Latency=1
div16RepeatRate=1
div24Latency=1
div24RepeatRate=1
div32Latency=1
div32RepeatRate=1
div8Latency=1
div8RepeatRate=1
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu0.dtb
fetchBuffSize=4
functionTrace=false
functionTraceStart=0
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=13
globalPredictorSize=8192
instShiftAmt=2
interrupts=system.cpu0.interrupts
itb=system.cpu0.itb
localCtrBits=2
localHistoryBits=11
localHistoryTableSize=2048
localPredictorSize=2048
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
memBlockSize=64
mfetchBuffSize=4
mstageWidth=14
multLatency=1
multRepeatRate=1
numThreads=2
phase=0
predType=local
profile=0
progress_interval=0
stageTracing=false
stageWidth=4
system=system
threadModel=HeteroDT
tracer=system.cpu0.tracer
workload=system.cpu0.workload0 system.cpu0.workload1
agu_port=system.cpu0.agu_bus.slave[0]
biu0_port=system.cpu0.dbus01.slave[0]
biu1_port=system.cpu0.dbus23.slave[0]
biu2_port=system.cpu0.dbus45.slave[0]
csuext_port=system.cpu0.csuext_bus.slave[0]
csuint_port=system.cpu0.csuint_bus.slave[0]
mfetch_port=system.cpu0.mibus.slave[0]
sfetch_port=system.cpu0.ibus.slave[0]
turbo_port=system.cpu0.dbus.slave[0]

[system.cpu0.a2d_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=4194304:16777215
req_size=16
resp_size=16
write_ack=false
master=system.cpu0.dbus.slave[1]
slave=system.cpu0.agu_bus.master[1]

[system.cpu0.a2i_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=0:2097151
req_size=16
resp_size=16
write_ack=false
master=system.cpu0.ibus.slave[1]
slave=system.cpu0.agu_bus.master[0]

[system.cpu0.a2s_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=1077936128:1082130431
req_size=16
resp_size=16
write_ack=false
master=system.sbus.slave[0]
slave=system.cpu0.agu_bus.master[2]

[system.cpu0.agu_bus]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu0.a2i_bridge.slave system.cpu0.a2d_bridge.slave system.cpu0.a2s_bridge.slave system.cpu0.turbodec.cop
slave=system.cpu0.agu_port

[system.cpu0.c2c_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=0:268435455
req_size=16
resp_size=16
write_ack=false
master=system.cbus.slave[0]
slave=system.cpu0.csuext_bus.master[0]

[system.cpu0.c2d_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=4194304:16777215
req_size=16
resp_size=16
write_ack=false
master=system.cpu0.dbus.slave[2]
slave=system.cpu0.csuint_bus.master[2]

[system.cpu0.c2ddr0_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=1610612736:1879048191
req_size=16
resp_size=16
write_ack=false
master=system.ddr0bus.slave[0]
slave=system.cpu0.csuext_bus.master[1]

[system.cpu0.c2ddr1_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=1879048192:2147483647
req_size=16
resp_size=16
write_ack=false
master=system.ddr1bus.slave[0]
slave=system.cpu0.csuext_bus.master[2]

[system.cpu0.c2ddr2_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=2147483648:2684354559
req_size=16
resp_size=16
write_ack=false
master=system.ddr2bus.slave[0]
slave=system.cpu0.csuext_bus.master[3]

[system.cpu0.c2ddr3_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=2684354560:3221225471
req_size=16
resp_size=16
write_ack=false
master=system.ddr3bus.slave[0]
slave=system.cpu0.csuext_bus.master[4]

[system.cpu0.c2i_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=0:2097151
req_size=16
resp_size=16
write_ack=false
master=system.cpu0.ibus.slave[2]
slave=system.cpu0.csuint_bus.master[0]

[system.cpu0.c2mi_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=2097152:4194303
req_size=16
resp_size=16
write_ack=false
master=system.cpu0.mibus.slave[1]
slave=system.cpu0.csuint_bus.master[1]

[system.cpu0.csuext_bus]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu0.c2c_bridge.slave system.cpu0.c2ddr0_bridge.slave system.cpu0.c2ddr1_bridge.slave system.cpu0.c2ddr2_bridge.slave system.cpu0.c2ddr3_bridge.slave
slave=system.cpu0.csuext_port

[system.cpu0.csuint_bus]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu0.c2i_bridge.slave system.cpu0.c2mi_bridge.slave system.cpu0.c2d_bridge.slave
slave=system.cpu0.csuint_port

[system.cpu0.d2d01_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=4194304:6291455 6291456:8388607
req_size=16
resp_size=16
write_ack=false
master=system.cpu0.dbus01.slave[1]
slave=system.cpu0.dbus.master[0]

[system.cpu0.d2d23_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=8388608:10485759 10485760:12582911
req_size=16
resp_size=16
write_ack=false
master=system.cpu0.dbus23.slave[1]
slave=system.cpu0.dbus.master[1]

[system.cpu0.d2d45_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=12582912:14680063 14680064:16777215
req_size=16
resp_size=16
write_ack=false
master=system.cpu0.dbus45.slave[1]
slave=system.cpu0.dbus.master[2]

[system.cpu0.dbus]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu0.d2d01_bridge.slave system.cpu0.d2d23_bridge.slave system.cpu0.d2d45_bridge.slave
slave=system.cpu0.turbo_port system.cpu0.a2d_bridge.master system.cpu0.c2d_bridge.master

[system.cpu0.dbus01]
type=PriorityBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu0.dm02sys_bridge.slave system.cpu0.dm12sys_bridge.slave
slave=system.cpu0.biu0_port system.cpu0.d2d01_bridge.master

[system.cpu0.dbus23]
type=PriorityBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu0.dm22sys_bridge.slave system.cpu0.dm32sys_bridge.slave
slave=system.cpu0.biu1_port system.cpu0.d2d23_bridge.master

[system.cpu0.dbus45]
type=PriorityBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu0.dm42sys_bridge.slave system.cpu0.dm52sys_bridge.slave
slave=system.cpu0.biu2_port system.cpu0.d2d45_bridge.master

[system.cpu0.dm02sys_bridge]
type=DMBridge
queue_delay=2000
ranges=4194304:6291455
req_delay=1001
req_size=1
resp_delay=0
master=system.membus.slave[9]
slave=system.cpu0.dbus01.master[0]

[system.cpu0.dm12sys_bridge]
type=DMBridge
queue_delay=2000
ranges=6291456:8388607
req_delay=1001
req_size=1
resp_delay=0
master=system.membus.slave[10]
slave=system.cpu0.dbus01.master[1]

[system.cpu0.dm22sys_bridge]
type=DMBridge
queue_delay=2000
ranges=8388608:10485759
req_delay=1001
req_size=1
resp_delay=0
master=system.membus.slave[11]
slave=system.cpu0.dbus23.master[0]

[system.cpu0.dm32sys_bridge]
type=DMBridge
queue_delay=2000
ranges=10485760:12582911
req_delay=1001
req_size=1
resp_delay=0
master=system.membus.slave[12]
slave=system.cpu0.dbus23.master[1]

[system.cpu0.dm42sys_bridge]
type=DMBridge
queue_delay=2000
ranges=12582912:14680063
req_delay=1001
req_size=1
resp_delay=0
master=system.membus.slave[13]
slave=system.cpu0.dbus45.master[0]

[system.cpu0.dm52sys_bridge]
type=DMBridge
queue_delay=2000
ranges=14680064:16777215
req_delay=1001
req_size=1
resp_delay=0
master=system.membus.slave[14]
slave=system.cpu0.dbus45.master[1]

[system.cpu0.dtb]
type=MapuTLB
cpuid=0
size=64

[system.cpu0.ibus]
type=PriorityBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu0.im2sys_bridge.slave
slave=system.cpu0.sfetch_port system.cpu0.a2i_bridge.master system.cpu0.c2i_bridge.master

[system.cpu0.im2sys_bridge]
type=DMBridge
queue_delay=2000
ranges=0:18446744073709551615
req_delay=100
req_size=1
resp_delay=0
master=system.membus.slave[7]
slave=system.cpu0.ibus.master[0]

[system.cpu0.interrupts]
type=MapuInterrupts

[system.cpu0.itb]
type=MapuTLB
cpuid=0
size=64

[system.cpu0.mibus]
type=PriorityBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu0.mim2sys_bridge.slave
slave=system.cpu0.mfetch_port system.cpu0.c2mi_bridge.master

[system.cpu0.mim2sys_bridge]
type=MIMBridge
queue_delay=1001
ranges=0:18446744073709551615
req_delay=0
req_size=2
resp_delay=0
master=system.membus.slave[8]
slave=system.cpu0.mibus.master[0]

[system.cpu0.tracer]
type=ExeTracer

[system.cpu0.turbodec]
type=FixPointTurboDecoder
cop_addr=2147483648
cop_latency=2000
cop_size=4096
cpu=system.cpu0
cop=system.cpu0.agu_bus.master[3]

[system.cpu0.workload0]
type=LiveProcess
cmd=4001
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=100
ppid=99
simpoint=0
system=system
uid=100

[system.cpu0.workload1]
type=LiveProcess
cmd= 
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=100
ppid=99
simpoint=0
system=system
uid=100

[system.cpu1]
type=MapuCPU
children=a2d_bridge a2i_bridge a2s_bridge agu_bus c2c_bridge c2d_bridge c2ddr0_bridge c2ddr1_bridge c2ddr2_bridge c2ddr3_bridge c2i_bridge c2mi_bridge csuext_bus csuint_bus d2d01_bridge d2d23_bridge d2d45_bridge dbus dbus01 dbus23 dbus45 dm02sys_bridge dm12sys_bridge dm22sys_bridge dm32sys_bridge dm42sys_bridge dm52sys_bridge dtb ibus im2sys_bridge interrupts itb mibus mim2sys_bridge tracer turbodec workload0 workload1
BTBEntries=4096
BTBTagSize=16
RASSize=16
UnifiedTLB=true
activity=0
cachePorts=3
checker=Null
choiceCtrBits=2
choicePredictorSize=8192
clock=2000
cpu_id=1
defer_registration=false
div16Latency=1
div16RepeatRate=1
div24Latency=1
div24RepeatRate=1
div32Latency=1
div32RepeatRate=1
div8Latency=1
div8RepeatRate=1
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu1.dtb
fetchBuffSize=4
functionTrace=false
functionTraceStart=0
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=13
globalPredictorSize=8192
instShiftAmt=2
interrupts=system.cpu1.interrupts
itb=system.cpu1.itb
localCtrBits=2
localHistoryBits=11
localHistoryTableSize=2048
localPredictorSize=2048
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
memBlockSize=64
mfetchBuffSize=4
mstageWidth=14
multLatency=1
multRepeatRate=1
numThreads=2
phase=0
predType=local
profile=0
progress_interval=0
stageTracing=false
stageWidth=4
system=system
threadModel=HeteroDT
tracer=system.cpu1.tracer
workload=system.cpu1.workload0 system.cpu1.workload1
agu_port=system.cpu1.agu_bus.slave[0]
biu0_port=system.cpu1.dbus01.slave[0]
biu1_port=system.cpu1.dbus23.slave[0]
biu2_port=system.cpu1.dbus45.slave[0]
csuext_port=system.cpu1.csuext_bus.slave[0]
csuint_port=system.cpu1.csuint_bus.slave[0]
mfetch_port=system.cpu1.mibus.slave[0]
sfetch_port=system.cpu1.ibus.slave[0]
turbo_port=system.cpu1.dbus.slave[0]

[system.cpu1.a2d_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=20971520:33554431
req_size=16
resp_size=16
write_ack=false
master=system.cpu1.dbus.slave[1]
slave=system.cpu1.agu_bus.master[1]

[system.cpu1.a2i_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=16777216:18874367
req_size=16
resp_size=16
write_ack=false
master=system.cpu1.ibus.slave[1]
slave=system.cpu1.agu_bus.master[0]

[system.cpu1.a2s_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=1077936128:1082130431
req_size=16
resp_size=16
write_ack=false
master=system.sbus.slave[1]
slave=system.cpu1.agu_bus.master[2]

[system.cpu1.agu_bus]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu1.a2i_bridge.slave system.cpu1.a2d_bridge.slave system.cpu1.a2s_bridge.slave system.cpu1.turbodec.cop
slave=system.cpu1.agu_port

[system.cpu1.c2c_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=0:268435455
req_size=16
resp_size=16
write_ack=false
master=system.cbus.slave[1]
slave=system.cpu1.csuext_bus.master[0]

[system.cpu1.c2d_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=20971520:33554431
req_size=16
resp_size=16
write_ack=false
master=system.cpu1.dbus.slave[2]
slave=system.cpu1.csuint_bus.master[2]

[system.cpu1.c2ddr0_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=1610612736:1879048191
req_size=16
resp_size=16
write_ack=false
master=system.ddr0bus.slave[1]
slave=system.cpu1.csuext_bus.master[1]

[system.cpu1.c2ddr1_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=1879048192:2147483647
req_size=16
resp_size=16
write_ack=false
master=system.ddr1bus.slave[1]
slave=system.cpu1.csuext_bus.master[2]

[system.cpu1.c2ddr2_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=2147483648:2684354559
req_size=16
resp_size=16
write_ack=false
master=system.ddr2bus.slave[1]
slave=system.cpu1.csuext_bus.master[3]

[system.cpu1.c2ddr3_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=2684354560:3221225471
req_size=16
resp_size=16
write_ack=false
master=system.ddr3bus.slave[1]
slave=system.cpu1.csuext_bus.master[4]

[system.cpu1.c2i_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=16777216:18874367
req_size=16
resp_size=16
write_ack=false
master=system.cpu1.ibus.slave[2]
slave=system.cpu1.csuint_bus.master[0]

[system.cpu1.c2mi_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=18874368:20971519
req_size=16
resp_size=16
write_ack=false
master=system.cpu1.mibus.slave[1]
slave=system.cpu1.csuint_bus.master[1]

[system.cpu1.csuext_bus]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu1.c2c_bridge.slave system.cpu1.c2ddr0_bridge.slave system.cpu1.c2ddr1_bridge.slave system.cpu1.c2ddr2_bridge.slave system.cpu1.c2ddr3_bridge.slave
slave=system.cpu1.csuext_port

[system.cpu1.csuint_bus]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu1.c2i_bridge.slave system.cpu1.c2mi_bridge.slave system.cpu1.c2d_bridge.slave
slave=system.cpu1.csuint_port

[system.cpu1.d2d01_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=20971520:23068671 23068672:25165823
req_size=16
resp_size=16
write_ack=false
master=system.cpu1.dbus01.slave[1]
slave=system.cpu1.dbus.master[0]

[system.cpu1.d2d23_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=25165824:27262975 27262976:29360127
req_size=16
resp_size=16
write_ack=false
master=system.cpu1.dbus23.slave[1]
slave=system.cpu1.dbus.master[1]

[system.cpu1.d2d45_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=29360128:31457279 31457280:33554431
req_size=16
resp_size=16
write_ack=false
master=system.cpu1.dbus45.slave[1]
slave=system.cpu1.dbus.master[2]

[system.cpu1.dbus]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu1.d2d01_bridge.slave system.cpu1.d2d23_bridge.slave system.cpu1.d2d45_bridge.slave
slave=system.cpu1.turbo_port system.cpu1.a2d_bridge.master system.cpu1.c2d_bridge.master

[system.cpu1.dbus01]
type=PriorityBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu1.dm02sys_bridge.slave system.cpu1.dm12sys_bridge.slave
slave=system.cpu1.biu0_port system.cpu1.d2d01_bridge.master

[system.cpu1.dbus23]
type=PriorityBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu1.dm22sys_bridge.slave system.cpu1.dm32sys_bridge.slave
slave=system.cpu1.biu1_port system.cpu1.d2d23_bridge.master

[system.cpu1.dbus45]
type=PriorityBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu1.dm42sys_bridge.slave system.cpu1.dm52sys_bridge.slave
slave=system.cpu1.biu2_port system.cpu1.d2d45_bridge.master

[system.cpu1.dm02sys_bridge]
type=DMBridge
queue_delay=2000
ranges=20971520:23068671
req_delay=1001
req_size=1
resp_delay=0
master=system.membus.slave[17]
slave=system.cpu1.dbus01.master[0]

[system.cpu1.dm12sys_bridge]
type=DMBridge
queue_delay=2000
ranges=23068672:25165823
req_delay=1001
req_size=1
resp_delay=0
master=system.membus.slave[18]
slave=system.cpu1.dbus01.master[1]

[system.cpu1.dm22sys_bridge]
type=DMBridge
queue_delay=2000
ranges=25165824:27262975
req_delay=1001
req_size=1
resp_delay=0
master=system.membus.slave[19]
slave=system.cpu1.dbus23.master[0]

[system.cpu1.dm32sys_bridge]
type=DMBridge
queue_delay=2000
ranges=27262976:29360127
req_delay=1001
req_size=1
resp_delay=0
master=system.membus.slave[20]
slave=system.cpu1.dbus23.master[1]

[system.cpu1.dm42sys_bridge]
type=DMBridge
queue_delay=2000
ranges=29360128:31457279
req_delay=1001
req_size=1
resp_delay=0
master=system.membus.slave[21]
slave=system.cpu1.dbus45.master[0]

[system.cpu1.dm52sys_bridge]
type=DMBridge
queue_delay=2000
ranges=31457280:33554431
req_delay=1001
req_size=1
resp_delay=0
master=system.membus.slave[22]
slave=system.cpu1.dbus45.master[1]

[system.cpu1.dtb]
type=MapuTLB
cpuid=1
size=64

[system.cpu1.ibus]
type=PriorityBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu1.im2sys_bridge.slave
slave=system.cpu1.sfetch_port system.cpu1.a2i_bridge.master system.cpu1.c2i_bridge.master

[system.cpu1.im2sys_bridge]
type=DMBridge
queue_delay=2000
ranges=0:18446744073709551615
req_delay=100
req_size=1
resp_delay=0
master=system.membus.slave[15]
slave=system.cpu1.ibus.master[0]

[system.cpu1.interrupts]
type=MapuInterrupts

[system.cpu1.itb]
type=MapuTLB
cpuid=1
size=64

[system.cpu1.mibus]
type=PriorityBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu1.mim2sys_bridge.slave
slave=system.cpu1.mfetch_port system.cpu1.c2mi_bridge.master

[system.cpu1.mim2sys_bridge]
type=MIMBridge
queue_delay=1001
ranges=0:18446744073709551615
req_delay=0
req_size=2
resp_delay=0
master=system.membus.slave[16]
slave=system.cpu1.mibus.master[0]

[system.cpu1.tracer]
type=ExeTracer

[system.cpu1.turbodec]
type=FixPointTurboDecoder
cop_addr=2147483648
cop_latency=2000
cop_size=4096
cpu=system.cpu1
cop=system.cpu1.agu_bus.master[3]

[system.cpu1.workload0]
type=LiveProcess
cmd=4001
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=100
ppid=99
simpoint=0
system=system
uid=100

[system.cpu1.workload1]
type=LiveProcess
cmd= 
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=100
ppid=99
simpoint=0
system=system
uid=100

[system.cpu2]
type=MapuCPU
children=a2d_bridge a2i_bridge a2s_bridge agu_bus c2c_bridge c2d_bridge c2ddr0_bridge c2ddr1_bridge c2ddr2_bridge c2ddr3_bridge c2i_bridge c2mi_bridge csuext_bus csuint_bus d2d01_bridge d2d23_bridge d2d45_bridge dbus dbus01 dbus23 dbus45 dm02sys_bridge dm12sys_bridge dm22sys_bridge dm32sys_bridge dm42sys_bridge dm52sys_bridge dtb ibus im2sys_bridge interrupts itb mibus mim2sys_bridge tracer turbodec workload0 workload1
BTBEntries=4096
BTBTagSize=16
RASSize=16
UnifiedTLB=true
activity=0
cachePorts=3
checker=Null
choiceCtrBits=2
choicePredictorSize=8192
clock=2000
cpu_id=2
defer_registration=false
div16Latency=1
div16RepeatRate=1
div24Latency=1
div24RepeatRate=1
div32Latency=1
div32RepeatRate=1
div8Latency=1
div8RepeatRate=1
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu2.dtb
fetchBuffSize=4
functionTrace=false
functionTraceStart=0
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=13
globalPredictorSize=8192
instShiftAmt=2
interrupts=system.cpu2.interrupts
itb=system.cpu2.itb
localCtrBits=2
localHistoryBits=11
localHistoryTableSize=2048
localPredictorSize=2048
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
memBlockSize=64
mfetchBuffSize=4
mstageWidth=14
multLatency=1
multRepeatRate=1
numThreads=2
phase=0
predType=local
profile=0
progress_interval=0
stageTracing=false
stageWidth=4
system=system
threadModel=HeteroDT
tracer=system.cpu2.tracer
workload=system.cpu2.workload0 system.cpu2.workload1
agu_port=system.cpu2.agu_bus.slave[0]
biu0_port=system.cpu2.dbus01.slave[0]
biu1_port=system.cpu2.dbus23.slave[0]
biu2_port=system.cpu2.dbus45.slave[0]
csuext_port=system.cpu2.csuext_bus.slave[0]
csuint_port=system.cpu2.csuint_bus.slave[0]
mfetch_port=system.cpu2.mibus.slave[0]
sfetch_port=system.cpu2.ibus.slave[0]
turbo_port=system.cpu2.dbus.slave[0]

[system.cpu2.a2d_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=37748736:50331647
req_size=16
resp_size=16
write_ack=false
master=system.cpu2.dbus.slave[1]
slave=system.cpu2.agu_bus.master[1]

[system.cpu2.a2i_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=33554432:35651583
req_size=16
resp_size=16
write_ack=false
master=system.cpu2.ibus.slave[1]
slave=system.cpu2.agu_bus.master[0]

[system.cpu2.a2s_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=1077936128:1082130431
req_size=16
resp_size=16
write_ack=false
master=system.sbus.slave[2]
slave=system.cpu2.agu_bus.master[2]

[system.cpu2.agu_bus]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu2.a2i_bridge.slave system.cpu2.a2d_bridge.slave system.cpu2.a2s_bridge.slave system.cpu2.turbodec.cop
slave=system.cpu2.agu_port

[system.cpu2.c2c_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=0:268435455
req_size=16
resp_size=16
write_ack=false
master=system.cbus.slave[2]
slave=system.cpu2.csuext_bus.master[0]

[system.cpu2.c2d_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=37748736:50331647
req_size=16
resp_size=16
write_ack=false
master=system.cpu2.dbus.slave[2]
slave=system.cpu2.csuint_bus.master[2]

[system.cpu2.c2ddr0_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=1610612736:1879048191
req_size=16
resp_size=16
write_ack=false
master=system.ddr0bus.slave[2]
slave=system.cpu2.csuext_bus.master[1]

[system.cpu2.c2ddr1_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=1879048192:2147483647
req_size=16
resp_size=16
write_ack=false
master=system.ddr1bus.slave[2]
slave=system.cpu2.csuext_bus.master[2]

[system.cpu2.c2ddr2_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=2147483648:2684354559
req_size=16
resp_size=16
write_ack=false
master=system.ddr2bus.slave[2]
slave=system.cpu2.csuext_bus.master[3]

[system.cpu2.c2ddr3_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=2684354560:3221225471
req_size=16
resp_size=16
write_ack=false
master=system.ddr3bus.slave[2]
slave=system.cpu2.csuext_bus.master[4]

[system.cpu2.c2i_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=33554432:35651583
req_size=16
resp_size=16
write_ack=false
master=system.cpu2.ibus.slave[2]
slave=system.cpu2.csuint_bus.master[0]

[system.cpu2.c2mi_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=35651584:37748735
req_size=16
resp_size=16
write_ack=false
master=system.cpu2.mibus.slave[1]
slave=system.cpu2.csuint_bus.master[1]

[system.cpu2.csuext_bus]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu2.c2c_bridge.slave system.cpu2.c2ddr0_bridge.slave system.cpu2.c2ddr1_bridge.slave system.cpu2.c2ddr2_bridge.slave system.cpu2.c2ddr3_bridge.slave
slave=system.cpu2.csuext_port

[system.cpu2.csuint_bus]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu2.c2i_bridge.slave system.cpu2.c2mi_bridge.slave system.cpu2.c2d_bridge.slave
slave=system.cpu2.csuint_port

[system.cpu2.d2d01_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=37748736:39845887 39845888:41943039
req_size=16
resp_size=16
write_ack=false
master=system.cpu2.dbus01.slave[1]
slave=system.cpu2.dbus.master[0]

[system.cpu2.d2d23_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=41943040:44040191 44040192:46137343
req_size=16
resp_size=16
write_ack=false
master=system.cpu2.dbus23.slave[1]
slave=system.cpu2.dbus.master[1]

[system.cpu2.d2d45_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=46137344:48234495 48234496:50331647
req_size=16
resp_size=16
write_ack=false
master=system.cpu2.dbus45.slave[1]
slave=system.cpu2.dbus.master[2]

[system.cpu2.dbus]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu2.d2d01_bridge.slave system.cpu2.d2d23_bridge.slave system.cpu2.d2d45_bridge.slave
slave=system.cpu2.turbo_port system.cpu2.a2d_bridge.master system.cpu2.c2d_bridge.master

[system.cpu2.dbus01]
type=PriorityBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu2.dm02sys_bridge.slave system.cpu2.dm12sys_bridge.slave
slave=system.cpu2.biu0_port system.cpu2.d2d01_bridge.master

[system.cpu2.dbus23]
type=PriorityBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu2.dm22sys_bridge.slave system.cpu2.dm32sys_bridge.slave
slave=system.cpu2.biu1_port system.cpu2.d2d23_bridge.master

[system.cpu2.dbus45]
type=PriorityBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu2.dm42sys_bridge.slave system.cpu2.dm52sys_bridge.slave
slave=system.cpu2.biu2_port system.cpu2.d2d45_bridge.master

[system.cpu2.dm02sys_bridge]
type=DMBridge
queue_delay=2000
ranges=37748736:39845887
req_delay=1001
req_size=1
resp_delay=0
master=system.membus.slave[25]
slave=system.cpu2.dbus01.master[0]

[system.cpu2.dm12sys_bridge]
type=DMBridge
queue_delay=2000
ranges=39845888:41943039
req_delay=1001
req_size=1
resp_delay=0
master=system.membus.slave[26]
slave=system.cpu2.dbus01.master[1]

[system.cpu2.dm22sys_bridge]
type=DMBridge
queue_delay=2000
ranges=41943040:44040191
req_delay=1001
req_size=1
resp_delay=0
master=system.membus.slave[27]
slave=system.cpu2.dbus23.master[0]

[system.cpu2.dm32sys_bridge]
type=DMBridge
queue_delay=2000
ranges=44040192:46137343
req_delay=1001
req_size=1
resp_delay=0
master=system.membus.slave[28]
slave=system.cpu2.dbus23.master[1]

[system.cpu2.dm42sys_bridge]
type=DMBridge
queue_delay=2000
ranges=46137344:48234495
req_delay=1001
req_size=1
resp_delay=0
master=system.membus.slave[29]
slave=system.cpu2.dbus45.master[0]

[system.cpu2.dm52sys_bridge]
type=DMBridge
queue_delay=2000
ranges=48234496:50331647
req_delay=1001
req_size=1
resp_delay=0
master=system.membus.slave[30]
slave=system.cpu2.dbus45.master[1]

[system.cpu2.dtb]
type=MapuTLB
cpuid=2
size=64

[system.cpu2.ibus]
type=PriorityBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu2.im2sys_bridge.slave
slave=system.cpu2.sfetch_port system.cpu2.a2i_bridge.master system.cpu2.c2i_bridge.master

[system.cpu2.im2sys_bridge]
type=DMBridge
queue_delay=2000
ranges=0:18446744073709551615
req_delay=100
req_size=1
resp_delay=0
master=system.membus.slave[23]
slave=system.cpu2.ibus.master[0]

[system.cpu2.interrupts]
type=MapuInterrupts

[system.cpu2.itb]
type=MapuTLB
cpuid=2
size=64

[system.cpu2.mibus]
type=PriorityBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu2.mim2sys_bridge.slave
slave=system.cpu2.mfetch_port system.cpu2.c2mi_bridge.master

[system.cpu2.mim2sys_bridge]
type=MIMBridge
queue_delay=1001
ranges=0:18446744073709551615
req_delay=0
req_size=2
resp_delay=0
master=system.membus.slave[24]
slave=system.cpu2.mibus.master[0]

[system.cpu2.tracer]
type=ExeTracer

[system.cpu2.turbodec]
type=FixPointTurboDecoder
cop_addr=2147483648
cop_latency=2000
cop_size=4096
cpu=system.cpu2
cop=system.cpu2.agu_bus.master[3]

[system.cpu2.workload0]
type=LiveProcess
cmd=4001
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=100
ppid=99
simpoint=0
system=system
uid=100

[system.cpu2.workload1]
type=LiveProcess
cmd= 
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=100
ppid=99
simpoint=0
system=system
uid=100

[system.cpu3]
type=MapuCPU
children=a2d_bridge a2i_bridge a2s_bridge agu_bus c2c_bridge c2d_bridge c2ddr0_bridge c2ddr1_bridge c2ddr2_bridge c2ddr3_bridge c2i_bridge c2mi_bridge csuext_bus csuint_bus d2d01_bridge d2d23_bridge d2d45_bridge dbus dbus01 dbus23 dbus45 dm02sys_bridge dm12sys_bridge dm22sys_bridge dm32sys_bridge dm42sys_bridge dm52sys_bridge dtb ibus im2sys_bridge interrupts itb mibus mim2sys_bridge tracer turbodec workload0 workload1
BTBEntries=4096
BTBTagSize=16
RASSize=16
UnifiedTLB=true
activity=0
cachePorts=3
checker=Null
choiceCtrBits=2
choicePredictorSize=8192
clock=2000
cpu_id=3
defer_registration=false
div16Latency=1
div16RepeatRate=1
div24Latency=1
div24RepeatRate=1
div32Latency=1
div32RepeatRate=1
div8Latency=1
div8RepeatRate=1
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu3.dtb
fetchBuffSize=4
functionTrace=false
functionTraceStart=0
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=13
globalPredictorSize=8192
instShiftAmt=2
interrupts=system.cpu3.interrupts
itb=system.cpu3.itb
localCtrBits=2
localHistoryBits=11
localHistoryTableSize=2048
localPredictorSize=2048
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
memBlockSize=64
mfetchBuffSize=4
mstageWidth=14
multLatency=1
multRepeatRate=1
numThreads=2
phase=0
predType=local
profile=0
progress_interval=0
stageTracing=false
stageWidth=4
system=system
threadModel=HeteroDT
tracer=system.cpu3.tracer
workload=system.cpu3.workload0 system.cpu3.workload1
agu_port=system.cpu3.agu_bus.slave[0]
biu0_port=system.cpu3.dbus01.slave[0]
biu1_port=system.cpu3.dbus23.slave[0]
biu2_port=system.cpu3.dbus45.slave[0]
csuext_port=system.cpu3.csuext_bus.slave[0]
csuint_port=system.cpu3.csuint_bus.slave[0]
mfetch_port=system.cpu3.mibus.slave[0]
sfetch_port=system.cpu3.ibus.slave[0]
turbo_port=system.cpu3.dbus.slave[0]

[system.cpu3.a2d_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=54525952:67108863
req_size=16
resp_size=16
write_ack=false
master=system.cpu3.dbus.slave[1]
slave=system.cpu3.agu_bus.master[1]

[system.cpu3.a2i_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=50331648:52428799
req_size=16
resp_size=16
write_ack=false
master=system.cpu3.ibus.slave[1]
slave=system.cpu3.agu_bus.master[0]

[system.cpu3.a2s_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=1077936128:1082130431
req_size=16
resp_size=16
write_ack=false
master=system.sbus.slave[3]
slave=system.cpu3.agu_bus.master[2]

[system.cpu3.agu_bus]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu3.a2i_bridge.slave system.cpu3.a2d_bridge.slave system.cpu3.a2s_bridge.slave system.cpu3.turbodec.cop
slave=system.cpu3.agu_port

[system.cpu3.c2c_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=0:268435455
req_size=16
resp_size=16
write_ack=false
master=system.cbus.slave[3]
slave=system.cpu3.csuext_bus.master[0]

[system.cpu3.c2d_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=54525952:67108863
req_size=16
resp_size=16
write_ack=false
master=system.cpu3.dbus.slave[2]
slave=system.cpu3.csuint_bus.master[2]

[system.cpu3.c2ddr0_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=1610612736:1879048191
req_size=16
resp_size=16
write_ack=false
master=system.ddr0bus.slave[3]
slave=system.cpu3.csuext_bus.master[1]

[system.cpu3.c2ddr1_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=1879048192:2147483647
req_size=16
resp_size=16
write_ack=false
master=system.ddr1bus.slave[3]
slave=system.cpu3.csuext_bus.master[2]

[system.cpu3.c2ddr2_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=2147483648:2684354559
req_size=16
resp_size=16
write_ack=false
master=system.ddr2bus.slave[3]
slave=system.cpu3.csuext_bus.master[3]

[system.cpu3.c2ddr3_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=2684354560:3221225471
req_size=16
resp_size=16
write_ack=false
master=system.ddr3bus.slave[3]
slave=system.cpu3.csuext_bus.master[4]

[system.cpu3.c2i_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=50331648:52428799
req_size=16
resp_size=16
write_ack=false
master=system.cpu3.ibus.slave[2]
slave=system.cpu3.csuint_bus.master[0]

[system.cpu3.c2mi_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=52428800:54525951
req_size=16
resp_size=16
write_ack=false
master=system.cpu3.mibus.slave[1]
slave=system.cpu3.csuint_bus.master[1]

[system.cpu3.csuext_bus]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu3.c2c_bridge.slave system.cpu3.c2ddr0_bridge.slave system.cpu3.c2ddr1_bridge.slave system.cpu3.c2ddr2_bridge.slave system.cpu3.c2ddr3_bridge.slave
slave=system.cpu3.csuext_port

[system.cpu3.csuint_bus]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu3.c2i_bridge.slave system.cpu3.c2mi_bridge.slave system.cpu3.c2d_bridge.slave
slave=system.cpu3.csuint_port

[system.cpu3.d2d01_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=54525952:56623103 56623104:58720255
req_size=16
resp_size=16
write_ack=false
master=system.cpu3.dbus01.slave[1]
slave=system.cpu3.dbus.master[0]

[system.cpu3.d2d23_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=58720256:60817407 60817408:62914559
req_size=16
resp_size=16
write_ack=false
master=system.cpu3.dbus23.slave[1]
slave=system.cpu3.dbus.master[1]

[system.cpu3.d2d45_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=62914560:65011711 65011712:67108863
req_size=16
resp_size=16
write_ack=false
master=system.cpu3.dbus45.slave[1]
slave=system.cpu3.dbus.master[2]

[system.cpu3.dbus]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu3.d2d01_bridge.slave system.cpu3.d2d23_bridge.slave system.cpu3.d2d45_bridge.slave
slave=system.cpu3.turbo_port system.cpu3.a2d_bridge.master system.cpu3.c2d_bridge.master

[system.cpu3.dbus01]
type=PriorityBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu3.dm02sys_bridge.slave system.cpu3.dm12sys_bridge.slave
slave=system.cpu3.biu0_port system.cpu3.d2d01_bridge.master

[system.cpu3.dbus23]
type=PriorityBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu3.dm22sys_bridge.slave system.cpu3.dm32sys_bridge.slave
slave=system.cpu3.biu1_port system.cpu3.d2d23_bridge.master

[system.cpu3.dbus45]
type=PriorityBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu3.dm42sys_bridge.slave system.cpu3.dm52sys_bridge.slave
slave=system.cpu3.biu2_port system.cpu3.d2d45_bridge.master

[system.cpu3.dm02sys_bridge]
type=DMBridge
queue_delay=2000
ranges=54525952:56623103
req_delay=1001
req_size=1
resp_delay=0
master=system.membus.slave[33]
slave=system.cpu3.dbus01.master[0]

[system.cpu3.dm12sys_bridge]
type=DMBridge
queue_delay=2000
ranges=56623104:58720255
req_delay=1001
req_size=1
resp_delay=0
master=system.membus.slave[34]
slave=system.cpu3.dbus01.master[1]

[system.cpu3.dm22sys_bridge]
type=DMBridge
queue_delay=2000
ranges=58720256:60817407
req_delay=1001
req_size=1
resp_delay=0
master=system.membus.slave[35]
slave=system.cpu3.dbus23.master[0]

[system.cpu3.dm32sys_bridge]
type=DMBridge
queue_delay=2000
ranges=60817408:62914559
req_delay=1001
req_size=1
resp_delay=0
master=system.membus.slave[36]
slave=system.cpu3.dbus23.master[1]

[system.cpu3.dm42sys_bridge]
type=DMBridge
queue_delay=2000
ranges=62914560:65011711
req_delay=1001
req_size=1
resp_delay=0
master=system.membus.slave[37]
slave=system.cpu3.dbus45.master[0]

[system.cpu3.dm52sys_bridge]
type=DMBridge
queue_delay=2000
ranges=65011712:67108863
req_delay=1001
req_size=1
resp_delay=0
master=system.membus.slave[38]
slave=system.cpu3.dbus45.master[1]

[system.cpu3.dtb]
type=MapuTLB
cpuid=3
size=64

[system.cpu3.ibus]
type=PriorityBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu3.im2sys_bridge.slave
slave=system.cpu3.sfetch_port system.cpu3.a2i_bridge.master system.cpu3.c2i_bridge.master

[system.cpu3.im2sys_bridge]
type=DMBridge
queue_delay=2000
ranges=0:18446744073709551615
req_delay=100
req_size=1
resp_delay=0
master=system.membus.slave[31]
slave=system.cpu3.ibus.master[0]

[system.cpu3.interrupts]
type=MapuInterrupts

[system.cpu3.itb]
type=MapuTLB
cpuid=3
size=64

[system.cpu3.mibus]
type=PriorityBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.cpu3.mim2sys_bridge.slave
slave=system.cpu3.mfetch_port system.cpu3.c2mi_bridge.master

[system.cpu3.mim2sys_bridge]
type=MIMBridge
queue_delay=1001
ranges=0:18446744073709551615
req_delay=0
req_size=2
resp_delay=0
master=system.membus.slave[32]
slave=system.cpu3.mibus.master[0]

[system.cpu3.tracer]
type=ExeTracer

[system.cpu3.turbodec]
type=FixPointTurboDecoder
cop_addr=2147483648
cop_latency=2000
cop_size=4096
cpu=system.cpu3
cop=system.cpu3.agu_bus.master[3]

[system.cpu3.workload0]
type=LiveProcess
cmd=4001
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=100
ppid=99
simpoint=0
system=system
uid=100

[system.cpu3.workload1]
type=LiveProcess
cmd= 
cwd=
egid=100
env=
errout=cerr
euid=100
executable=
gid=100
input=cin
max_stack_size=67108864
output=cout
pid=100
ppid=99
simpoint=0
system=system
uid=100

[system.ddr02sys_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=0:18446744073709551615
req_size=16
resp_size=16
write_ack=false
master=system.membus.slave[3]
slave=system.ddr0bus.master[0]

[system.ddr0bus]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.ddr02sys_bridge.slave
slave=system.cpu0.c2ddr0_bridge.master system.cpu1.c2ddr0_bridge.master system.cpu2.c2ddr0_bridge.master system.cpu3.c2ddr0_bridge.master

[system.ddr12sys_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=0:18446744073709551615
req_size=16
resp_size=16
write_ack=false
master=system.membus.slave[4]
slave=system.ddr1bus.master[0]

[system.ddr1bus]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.ddr12sys_bridge.slave
slave=system.cpu0.c2ddr1_bridge.master system.cpu1.c2ddr1_bridge.master system.cpu2.c2ddr1_bridge.master system.cpu3.c2ddr1_bridge.master

[system.ddr22sys_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=0:18446744073709551615
req_size=16
resp_size=16
write_ack=false
master=system.membus.slave[5]
slave=system.ddr2bus.master[0]

[system.ddr2bus]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.ddr22sys_bridge.slave
slave=system.cpu0.c2ddr2_bridge.master system.cpu1.c2ddr2_bridge.master system.cpu2.c2ddr2_bridge.master system.cpu3.c2ddr2_bridge.master

[system.ddr32sys_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=0:18446744073709551615
req_size=16
resp_size=16
write_ack=false
master=system.membus.slave[6]
slave=system.ddr3bus.master[0]

[system.ddr3bus]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.ddr32sys_bridge.slave
slave=system.cpu0.c2ddr3_bridge.master system.cpu1.c2ddr3_bridge.master system.cpu2.c2ddr3_bridge.master system.cpu3.c2ddr3_bridge.master

[system.ddrmem0]
type=SimpleMemory
conf_table_reported=false
file=
in_addr_map=true
latency=30000
latency_var=0
needdump=false
null=false
range=1610612736:1879048191
shared=true
shmkey=9001
zero=false
port=system.membus.master[1]

[system.ddrmem1]
type=SimpleMemory
conf_table_reported=false
file=
in_addr_map=true
latency=30000
latency_var=0
needdump=false
null=false
range=1879048192:2147483647
shared=true
shmkey=9001
zero=false
port=system.membus.master[2]

[system.ddrmem2]
type=SimpleMemory
conf_table_reported=false
file=
in_addr_map=true
latency=30000
latency_var=0
needdump=false
null=false
range=2147483648:3221225471
shared=false
shmkey=0
zero=false
port=system.membus.master[3]

[system.ddrmem3]
type=SimpleMemory
conf_table_reported=false
file=
in_addr_map=true
latency=30000
latency_var=0
needdump=false
null=false
range=3221225472:4294967295
shared=false
shmkey=0
zero=false
port=system.membus.master[4]

[system.membus]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.physmem.port[0] system.ddrmem0.port[0] system.ddrmem1.port[0] system.ddrmem2.port[0] system.ddrmem3.port[0] system.shmem.port[0]
slave=system.system_port system.c2sys_bridge.master system.s2sys_bridge.master system.ddr02sys_bridge.master system.ddr12sys_bridge.master system.ddr22sys_bridge.master system.ddr32sys_bridge.master system.cpu0.im2sys_bridge.master system.cpu0.mim2sys_bridge.master system.cpu0.dm02sys_bridge.master system.cpu0.dm12sys_bridge.master system.cpu0.dm22sys_bridge.master system.cpu0.dm32sys_bridge.master system.cpu0.dm42sys_bridge.master system.cpu0.dm52sys_bridge.master system.cpu1.im2sys_bridge.master system.cpu1.mim2sys_bridge.master system.cpu1.dm02sys_bridge.master system.cpu1.dm12sys_bridge.master system.cpu1.dm22sys_bridge.master system.cpu1.dm32sys_bridge.master system.cpu1.dm42sys_bridge.master system.cpu1.dm52sys_bridge.master system.cpu2.im2sys_bridge.master system.cpu2.mim2sys_bridge.master system.cpu2.dm02sys_bridge.master system.cpu2.dm12sys_bridge.master system.cpu2.dm22sys_bridge.master system.cpu2.dm32sys_bridge.master system.cpu2.dm42sys_bridge.master system.cpu2.dm52sys_bridge.master system.cpu3.im2sys_bridge.master system.cpu3.mim2sys_bridge.master system.cpu3.dm02sys_bridge.master system.cpu3.dm12sys_bridge.master system.cpu3.dm22sys_bridge.master system.cpu3.dm32sys_bridge.master system.cpu3.dm42sys_bridge.master system.cpu3.dm52sys_bridge.master

[system.physmem]
type=SimpleMemory
conf_table_reported=false
file=
in_addr_map=true
latency=30000
latency_var=0
needdump=true
null=false
range=0:134217727
shared=false
shmkey=0
zero=false
port=system.membus.master[0]

[system.s2sys_bridge]
type=Bridge
delay=0
nack_delay=0
ranges=0:18446744073709551615
req_size=16
resp_size=16
write_ack=false
master=system.membus.slave[2]
slave=system.sbus.master[0]

[system.sbus]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=64
master=system.s2sys_bridge.slave
slave=system.cpu0.a2s_bridge.master system.cpu1.a2s_bridge.master system.cpu2.a2s_bridge.master system.cpu3.a2s_bridge.master

[system.shmem]
type=SimpleMemory
conf_table_reported=false
file=
in_addr_map=true
latency=30000
latency_var=0
needdump=false
null=false
range=1077936128:1082130431
shared=true
shmkey=9001
zero=false
port=system.membus.master[5]

