#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5ba789c5d420 .scope module, "I2C_MASTER_TB" "I2C_MASTER_TB" 2 5;
 .timescale -9 -12;
v0x5ba789c8aed0_0 .net "SCL", 0 0, L_0x5ba789c9bd70;  1 drivers
v0x5ba789c8afc0_0 .net "SDA", 0 0, v0x5ba789c89420_0;  1 drivers
v0x5ba789c8b090_0 .var *"_ivl_0", 0 0; Local signal
v0x5ba789c8b160_0 .var "addr_in", 6 0;
v0x5ba789c8b230_0 .var "clk", 0 0;
v0x5ba789c8b2d0_0 .var "data_in", 7 0;
v0x5ba789c8b3a0_0 .net "i2c_clk", 0 0, v0x5ba789c88440_0;  1 drivers
v0x5ba789c8b490_0 .net "ready", 0 0, L_0x5ba789c9c650;  1 drivers
v0x5ba789c8b530_0 .var "rst", 0 0;
v0x5ba789c8b5d0_0 .var "start", 0 0;
S_0x5ba789c5d5b0 .scope module, "divider" "CLK_DIVIDER" 2 19, 3 1 0, S_0x5ba789c5d420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "REF_CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /OUTPUT 1 "SCL";
P_0x5ba789c5d740 .param/l "DELAY" 0 3 7, +C4<00000000000000000000001111101000>;
v0x5ba789c58b10_0 .net "REF_CLK", 0 0, v0x5ba789c8b230_0;  1 drivers
v0x5ba789c88380_0 .net "RST", 0 0, v0x5ba789c8b530_0;  1 drivers
v0x5ba789c88440_0 .var "SCL", 0 0;
v0x5ba789c884e0_0 .var "count", 9 0;
E_0x5ba789c1f550 .event anyedge, v0x5ba789c58b10_0;
S_0x5ba789c88640 .scope module, "uut" "I2C_MASTER" 2 25, 4 3 0, S_0x5ba789c5d420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK_IW";
    .port_info 1 /INPUT 1 "RST_IW";
    .port_info 2 /INPUT 1 "START_IW";
    .port_info 3 /INPUT 7 "ADDR_IW";
    .port_info 4 /INPUT 8 "DATA_IW";
    .port_info 5 /OUTPUT 1 "SCL_OW";
    .port_info 6 /OUTPUT 1 "SDA_OR";
    .port_info 7 /OUTPUT 1 "READY_OW";
P_0x5ba789c88820 .param/l "ST_ADDR" 1 4 39, +C4<00000000000000000000000000000010>;
P_0x5ba789c88860 .param/l "ST_DATA" 1 4 42, +C4<00000000000000000000000000000101>;
P_0x5ba789c888a0 .param/l "ST_IDLE" 1 4 37, +C4<00000000000000000000000000000000>;
P_0x5ba789c888e0 .param/l "ST_READ_WRITE" 1 4 40, +C4<00000000000000000000000000000011>;
P_0x5ba789c88920 .param/l "ST_START" 1 4 38, +C4<00000000000000000000000000000001>;
P_0x5ba789c88960 .param/l "ST_STOP" 1 4 44, +C4<00000000000000000000000000000111>;
P_0x5ba789c889a0 .param/l "ST_WAIT_ACK_ADDR" 1 4 41, +C4<00000000000000000000000000000100>;
P_0x5ba789c889e0 .param/l "ST_WAIT_ACK_DATA" 1 4 43, +C4<00000000000000000000000000000110>;
L_0x5ba789c9baf0 .functor NOT 2, L_0x5ba789c9b9a0, C4<00>, C4<00>, C4<00>;
L_0x5ba789c9c3f0 .functor AND 1, L_0x5ba789c9c030, L_0x5ba789c9c2b0, C4<1>, C4<1>;
v0x5ba789c88f30_0 .net "ADDR_IW", 6 0, v0x5ba789c8b160_0;  1 drivers
v0x5ba789c89030_0 .net "CLK_IW", 0 0, v0x5ba789c88440_0;  alias, 1 drivers
v0x5ba789c89120_0 .net "DATA_IW", 7 0, v0x5ba789c8b2d0_0;  1 drivers
v0x5ba789c891f0_0 .net "READY_OW", 0 0, L_0x5ba789c9c650;  alias, 1 drivers
v0x5ba789c89290_0 .net "RST_IW", 0 0, v0x5ba789c8b530_0;  alias, 1 drivers
v0x5ba789c89380_0 .net "SCL_OW", 0 0, L_0x5ba789c9bd70;  alias, 1 drivers
v0x5ba789c89420_0 .var "SDA_OR", 0 0;
v0x5ba789c894e0_0 .net "START_IW", 0 0, v0x5ba789c8b5d0_0;  1 drivers
v0x5ba789c895a0_0 .net *"_ivl_0", 31 0, L_0x5ba789c8b670;  1 drivers
v0x5ba789c89680_0 .net *"_ivl_10", 1 0, L_0x5ba789c9b9a0;  1 drivers
L_0x770ecc6d70f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ba789c89760_0 .net *"_ivl_13", 0 0, L_0x770ecc6d70f0;  1 drivers
v0x5ba789c89840_0 .net *"_ivl_14", 1 0, L_0x5ba789c9baf0;  1 drivers
v0x5ba789c89920_0 .net *"_ivl_16", 1 0, L_0x5ba789c9bbb0;  1 drivers
v0x5ba789c89a00_0 .net *"_ivl_20", 31 0, L_0x5ba789c9beb0;  1 drivers
L_0x770ecc6d7138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ba789c89ae0_0 .net *"_ivl_23", 30 0, L_0x770ecc6d7138;  1 drivers
L_0x770ecc6d7180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ba789c89bc0_0 .net/2u *"_ivl_24", 31 0, L_0x770ecc6d7180;  1 drivers
v0x5ba789c89ca0_0 .net *"_ivl_26", 0 0, L_0x5ba789c9c030;  1 drivers
v0x5ba789c89d60_0 .net *"_ivl_28", 31 0, L_0x5ba789c9c170;  1 drivers
L_0x770ecc6d7018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ba789c89e40_0 .net *"_ivl_3", 30 0, L_0x770ecc6d7018;  1 drivers
L_0x770ecc6d71c8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ba789c89f20_0 .net *"_ivl_31", 23 0, L_0x770ecc6d71c8;  1 drivers
L_0x770ecc6d7210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ba789c8a000_0 .net/2u *"_ivl_32", 31 0, L_0x770ecc6d7210;  1 drivers
v0x5ba789c8a0e0_0 .net *"_ivl_34", 0 0, L_0x5ba789c9c2b0;  1 drivers
v0x5ba789c8a1a0_0 .net *"_ivl_37", 0 0, L_0x5ba789c9c3f0;  1 drivers
L_0x770ecc6d7258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5ba789c8a260_0 .net/2s *"_ivl_38", 1 0, L_0x770ecc6d7258;  1 drivers
L_0x770ecc6d7060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ba789c8a340_0 .net/2u *"_ivl_4", 31 0, L_0x770ecc6d7060;  1 drivers
L_0x770ecc6d72a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ba789c8a420_0 .net/2s *"_ivl_40", 1 0, L_0x770ecc6d72a0;  1 drivers
v0x5ba789c8a500_0 .net *"_ivl_42", 1 0, L_0x5ba789c9c500;  1 drivers
v0x5ba789c8a5e0_0 .net *"_ivl_6", 0 0, L_0x5ba789c9b830;  1 drivers
L_0x770ecc6d70a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5ba789c8a6a0_0 .net/2u *"_ivl_8", 1 0, L_0x770ecc6d70a8;  1 drivers
v0x5ba789c8a780_0 .var "address", 6 0;
v0x5ba789c8a860_0 .var "count", 7 0;
v0x5ba789c8a940_0 .var "data", 7 0;
v0x5ba789c8aa20_0 .var "scl_enable", 0 0;
v0x5ba789c8acf0_0 .var "state", 7 0;
E_0x5ba789c1ea50 .event posedge, v0x5ba789c88440_0;
E_0x5ba789c1ed10 .event negedge, v0x5ba789c88440_0;
L_0x5ba789c8b670 .concat [ 1 31 0 0], v0x5ba789c8aa20_0, L_0x770ecc6d7018;
L_0x5ba789c9b830 .cmp/eq 32, L_0x5ba789c8b670, L_0x770ecc6d7060;
L_0x5ba789c9b9a0 .concat [ 1 1 0 0], v0x5ba789c88440_0, L_0x770ecc6d70f0;
L_0x5ba789c9bbb0 .functor MUXZ 2, L_0x5ba789c9baf0, L_0x770ecc6d70a8, L_0x5ba789c9b830, C4<>;
L_0x5ba789c9bd70 .part L_0x5ba789c9bbb0, 0, 1;
L_0x5ba789c9beb0 .concat [ 1 31 0 0], v0x5ba789c8b530_0, L_0x770ecc6d7138;
L_0x5ba789c9c030 .cmp/eq 32, L_0x5ba789c9beb0, L_0x770ecc6d7180;
L_0x5ba789c9c170 .concat [ 8 24 0 0], v0x5ba789c8acf0_0, L_0x770ecc6d71c8;
L_0x5ba789c9c2b0 .cmp/eq 32, L_0x5ba789c9c170, L_0x770ecc6d7210;
L_0x5ba789c9c500 .functor MUXZ 2, L_0x770ecc6d72a0, L_0x770ecc6d7258, L_0x5ba789c9c3f0, C4<>;
L_0x5ba789c9c650 .part L_0x5ba789c9c500, 0, 1;
    .scope S_0x5ba789c5d5b0;
T_0 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5ba789c884e0_0, 0, 10;
    %end;
    .thread T_0;
    .scope S_0x5ba789c5d5b0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ba789c88440_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x5ba789c5d5b0;
T_2 ;
    %wait E_0x5ba789c1f550;
    %load/vec4 v0x5ba789c884e0_0;
    %pad/u 32;
    %cmpi/e 500, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x5ba789c88440_0;
    %inv;
    %store/vec4 v0x5ba789c88440_0, 0, 1;
    %pushi/vec4 1000, 0, 10;
    %store/vec4 v0x5ba789c884e0_0, 0, 10;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5ba789c884e0_0;
    %addi 1, 0, 10;
    %store/vec4 v0x5ba789c884e0_0, 0, 10;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5ba789c88640;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ba789c8aa20_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x5ba789c88640;
T_4 ;
    %wait E_0x5ba789c1ed10;
    %load/vec4 v0x5ba789c89290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ba789c8aa20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5ba789c8acf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_4.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5ba789c8acf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
T_4.5;
    %jmp/1 T_4.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5ba789c8acf0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_or 4, 8;
T_4.4;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ba789c8aa20_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ba789c8aa20_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5ba789c88640;
T_5 ;
    %wait E_0x5ba789c1ea50;
    %load/vec4 v0x5ba789c89290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ba789c89420_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ba789c8a860_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ba789c8acf0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5ba789c8acf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %jmp T_5.10;
T_5.2 ;
    %vpi_call 4 54 "$display", "state: %d", v0x5ba789c8acf0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ba789c89420_0, 0;
    %load/vec4 v0x5ba789c894e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x5ba789c89120_0;
    %assign/vec4 v0x5ba789c8a940_0, 0;
    %load/vec4 v0x5ba789c88f30_0;
    %assign/vec4 v0x5ba789c8a780_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5ba789c8acf0_0, 0;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ba789c8acf0_0, 0;
T_5.12 ;
    %jmp T_5.10;
T_5.3 ;
    %vpi_call 4 67 "$display", "state: %d", v0x5ba789c8acf0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ba789c89420_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x5ba789c8acf0_0, 0;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x5ba789c8a860_0, 0;
    %jmp T_5.10;
T_5.4 ;
    %vpi_call 4 75 "$display", "state: %d, address[%d]: %d", v0x5ba789c8acf0_0, v0x5ba789c8a860_0, &PV<v0x5ba789c8a780_0, v0x5ba789c8a860_0, 1> {0 0 0};
    %load/vec4 v0x5ba789c8a780_0;
    %load/vec4 v0x5ba789c8a860_0;
    %part/u 1;
    %assign/vec4 v0x5ba789c89420_0, 0;
    %load/vec4 v0x5ba789c8a860_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x5ba789c8a860_0, 0;
    %load/vec4 v0x5ba789c8a860_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.13, 4;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x5ba789c8acf0_0, 0;
T_5.13 ;
    %jmp T_5.10;
T_5.5 ;
    %vpi_call 4 84 "$display", "state: %d", v0x5ba789c8acf0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ba789c89420_0, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x5ba789c8acf0_0, 0;
    %jmp T_5.10;
T_5.6 ;
    %vpi_call 4 91 "$display", "state: %d", v0x5ba789c8acf0_0 {0 0 0};
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x5ba789c8acf0_0, 0;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x5ba789c8a860_0, 0;
    %jmp T_5.10;
T_5.7 ;
    %vpi_call 4 98 "$display", "state: %d, data[%d]: %d", v0x5ba789c8acf0_0, v0x5ba789c8a860_0, &PV<v0x5ba789c8a940_0, v0x5ba789c8a860_0, 1> {0 0 0};
    %load/vec4 v0x5ba789c8a940_0;
    %load/vec4 v0x5ba789c8a860_0;
    %part/u 1;
    %assign/vec4 v0x5ba789c89420_0, 0;
    %load/vec4 v0x5ba789c8a860_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x5ba789c8a860_0, 0;
    %load/vec4 v0x5ba789c8a860_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.15, 4;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x5ba789c8acf0_0, 0;
T_5.15 ;
    %jmp T_5.10;
T_5.8 ;
    %vpi_call 4 107 "$display", "state: %d", v0x5ba789c8acf0_0 {0 0 0};
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x5ba789c8acf0_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %vpi_call 4 113 "$display", "state: %d", v0x5ba789c8acf0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ba789c89420_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ba789c8acf0_0, 0;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5ba789c5d420;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ba789c8b230_0, 0, 1;
T_6.0 ;
    %load/vec4 v0x5ba789c8b230_0;
    %inv;
    %store/vec4 v0x5ba789c8b090_0, 0, 1;
    %pushi/vec4 5000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5ba789c8b090_0;
    %store/vec4 v0x5ba789c8b230_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x5ba789c5d420;
T_7 ;
    %vpi_call 2 44 "$dumpfile", "i2c_master.vcd" {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5ba789c5d420 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ba789c8b5d0_0, 0, 1;
    %pushi/vec4 89, 0, 7;
    %store/vec4 v0x5ba789c8b160_0, 0, 7;
    %pushi/vec4 203, 0, 8;
    %store/vec4 v0x5ba789c8b2d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ba789c8b530_0, 0, 1;
    %delay 10000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ba789c8b530_0, 0, 1;
    %delay 112500000, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "i2c_master_tb.v";
    "./i2c_clk_divider.v";
    "i2c_master.v";
