`include "defines.v"
module ex_mem(
	input wire clk,
	input wire rst,
	
	//æ¥è‡ªæ‰§è¡Œé˜¶æ®µçš„ä¿¡ï¿??
	input wire[`RegAddrBus] ex_wd,
	input wire ex_wreg,
	input wire[`RegBus] ex_wdata,
	input wire[`AluOpBus] ex_aluop,
	input wire[`RegBus] ex_mem_addr,
	
	//æš‚åœä¿¡å·
	input wire stall_pre,	//å‰ä¸€ä¸ªé˜¶æ®µçš„æš‚åœä¿¡å·
	input wire stall_next,	//åä¸€ä¸ªé˜¶æ®µçš„æš‚åœä¿¡å·
	
	//ä¼ ï¿½?ï¿½ç»™è®¿å­˜é˜¶æ®µçš„ä¿¡ï¿??
	output reg[`RegAddrBus] mem_wd,
	output reg mem_wreg,
	output reg[`RegBus] mem_wdata,
	output reg[`AluOpBus] mem_aluop,
	output reg[`RegBus] mem_addr
);

always@(posedge clk) begin
	if(rst == `RstEnable) begin
		mem_wd <= `NOPRegAddr;
		mem_wreg <= `WriteDisable;
		mem_wdata <= `ZeroWord;
		mem_aluop <= `NOP_OP;
		mem_addr <= `ZeroWord;
		end
	else if(stall_pre == 1'b1 && stall_next == 1'b0) begin	//æ‰§è¡Œæš‚åœï¼Œè®¿å­˜ç»§ï¿??
		mem_wd <= `NOPRegAddr;
		mem_wreg <= `WriteDisable;
		mem_wdata <= `ZeroWord;
		mem_aluop <= `NOP_OP;
		mem_addr <= `ZeroWord;
		end
	else if(stall_pre == 1'b0) begin
		mem_wd <= ex_wd;
		mem_wreg <= ex_wreg;
		mem_wdata <= ex_wdata;
		mem_aluop <= ex_aluop;
		mem_addr <= ex_mem_addr;
		end
	else begin
		mem_wd <= mem_wd;
		mem_wreg <= mem_wreg;
		mem_wdata <= mem_wdata;
		mem_aluop <= mem_aluop;
		mem_addr <= mem_addr;
		end	
end

endmodule		