// Seed: 2930343740
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    output logic id_2,
    input uwire id_3,
    output tri1 id_4,
    input wire id_5,
    input tri0 id_6,
    output logic id_7,
    input tri0 id_8,
    output supply1 id_9
);
  tri0 id_11 = 1;
  id_12 :
  assert property (@(id_11 or posedge 1) 1)
    if (1)
      if (id_6) id_2 <= #1 1;
      else id_7 <= 1;
    else #1 id_12 = 1'b0;
  initial begin : LABEL_0
  end
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_12,
      id_12,
      id_12,
      id_12
  );
  tri0 id_13, id_14;
  wand id_15 = id_0 - id_1;
  wire id_16;
  assign id_11 = 1'h0 - id_14.id_1;
endmodule
