#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2799180 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2799310 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x2790fa0 .functor NOT 1, L_0x27ca1a0, C4<0>, C4<0>, C4<0>;
L_0x27c9990 .functor XOR 1, L_0x27c9e30, L_0x27c9ed0, C4<0>, C4<0>;
L_0x27ca090 .functor XOR 1, L_0x27c9990, L_0x27c9fc0, C4<0>, C4<0>;
v0x27c7120_0 .net *"_ivl_10", 0 0, L_0x27c9fc0;  1 drivers
v0x27c7220_0 .net *"_ivl_12", 0 0, L_0x27ca090;  1 drivers
v0x27c7300_0 .net *"_ivl_2", 0 0, L_0x27c9d90;  1 drivers
v0x27c73c0_0 .net *"_ivl_4", 0 0, L_0x27c9e30;  1 drivers
v0x27c74a0_0 .net *"_ivl_6", 0 0, L_0x27c9ed0;  1 drivers
v0x27c75d0_0 .net *"_ivl_8", 0 0, L_0x27c9990;  1 drivers
v0x27c76b0_0 .net "a", 0 0, v0x27c4dd0_0;  1 drivers
v0x27c7750_0 .net "b", 0 0, v0x27c4e70_0;  1 drivers
v0x27c77f0_0 .net "c", 0 0, v0x27c4f10_0;  1 drivers
v0x27c7890_0 .var "clk", 0 0;
v0x27c7930_0 .net "d", 0 0, v0x27c5050_0;  1 drivers
v0x27c79d0_0 .net "q_dut", 0 0, L_0x27c9bb0;  1 drivers
v0x27c7a70_0 .net "q_ref", 0 0, L_0x27c8220;  1 drivers
v0x27c7b10_0 .var/2u "stats1", 159 0;
v0x27c7bb0_0 .var/2u "strobe", 0 0;
v0x27c7c50_0 .net "tb_match", 0 0, L_0x27ca1a0;  1 drivers
v0x27c7d10_0 .net "tb_mismatch", 0 0, L_0x2790fa0;  1 drivers
v0x27c7ee0_0 .net "wavedrom_enable", 0 0, v0x27c5140_0;  1 drivers
v0x27c7f80_0 .net "wavedrom_title", 511 0, v0x27c51e0_0;  1 drivers
L_0x27c9d90 .concat [ 1 0 0 0], L_0x27c8220;
L_0x27c9e30 .concat [ 1 0 0 0], L_0x27c8220;
L_0x27c9ed0 .concat [ 1 0 0 0], L_0x27c9bb0;
L_0x27c9fc0 .concat [ 1 0 0 0], L_0x27c8220;
L_0x27ca1a0 .cmp/eeq 1, L_0x27c9d90, L_0x27ca090;
S_0x27994a0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x2799310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2785ea0 .functor NOT 1, v0x27c4dd0_0, C4<0>, C4<0>, C4<0>;
L_0x2799c00 .functor XOR 1, L_0x2785ea0, v0x27c4e70_0, C4<0>, C4<0>;
L_0x2791010 .functor XOR 1, L_0x2799c00, v0x27c4f10_0, C4<0>, C4<0>;
L_0x27c8220 .functor XOR 1, L_0x2791010, v0x27c5050_0, C4<0>, C4<0>;
v0x2791210_0 .net *"_ivl_0", 0 0, L_0x2785ea0;  1 drivers
v0x27912b0_0 .net *"_ivl_2", 0 0, L_0x2799c00;  1 drivers
v0x2785ff0_0 .net *"_ivl_4", 0 0, L_0x2791010;  1 drivers
v0x2786090_0 .net "a", 0 0, v0x27c4dd0_0;  alias, 1 drivers
v0x27c4190_0 .net "b", 0 0, v0x27c4e70_0;  alias, 1 drivers
v0x27c42a0_0 .net "c", 0 0, v0x27c4f10_0;  alias, 1 drivers
v0x27c4360_0 .net "d", 0 0, v0x27c5050_0;  alias, 1 drivers
v0x27c4420_0 .net "q", 0 0, L_0x27c8220;  alias, 1 drivers
S_0x27c4580 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x2799310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x27c4dd0_0 .var "a", 0 0;
v0x27c4e70_0 .var "b", 0 0;
v0x27c4f10_0 .var "c", 0 0;
v0x27c4fb0_0 .net "clk", 0 0, v0x27c7890_0;  1 drivers
v0x27c5050_0 .var "d", 0 0;
v0x27c5140_0 .var "wavedrom_enable", 0 0;
v0x27c51e0_0 .var "wavedrom_title", 511 0;
E_0x27940e0/0 .event negedge, v0x27c4fb0_0;
E_0x27940e0/1 .event posedge, v0x27c4fb0_0;
E_0x27940e0 .event/or E_0x27940e0/0, E_0x27940e0/1;
E_0x2794330 .event posedge, v0x27c4fb0_0;
E_0x277e9f0 .event negedge, v0x27c4fb0_0;
S_0x27c48d0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x27c4580;
 .timescale -12 -12;
v0x27c4ad0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27c4bd0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x27c4580;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27c5340 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x2799310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x27c8490 .functor AND 1, L_0x27c8350, L_0x27c83f0, C4<1>, C4<1>;
L_0x27c85f0 .functor AND 1, L_0x27c8490, L_0x27c8550, C4<1>, C4<1>;
L_0x27c87d0 .functor AND 1, L_0x27c85f0, L_0x27c8700, C4<1>, C4<1>;
L_0x27c8980 .functor AND 1, L_0x27c88e0, v0x27c4f10_0, C4<1>, C4<1>;
L_0x27c8b50 .functor AND 1, L_0x27c8980, L_0x27c8a70, C4<1>, C4<1>;
L_0x27c8d00 .functor AND 1, L_0x27c8b50, L_0x27c8c60, C4<1>, C4<1>;
L_0x27c8e50 .functor OR 1, L_0x27c87d0, L_0x27c8d00, C4<0>, C4<0>;
L_0x27c9050 .functor AND 1, L_0x27c8f60, v0x27c4e70_0, C4<1>, C4<1>;
L_0x27c9200 .functor AND 1, L_0x27c9050, L_0x27c9160, C4<1>, C4<1>;
L_0x27c9310 .functor OR 1, L_0x27c8e50, L_0x27c9200, C4<0>, C4<0>;
L_0x27c9480 .functor AND 1, v0x27c4dd0_0, v0x27c4e70_0, C4<1>, C4<1>;
L_0x27c9920 .functor AND 1, L_0x27c9480, L_0x27c9710, C4<1>, C4<1>;
L_0x27c9aa0 .functor AND 1, L_0x27c9920, L_0x27c9a00, C4<1>, C4<1>;
L_0x27c9bb0 .functor OR 1, L_0x27c9310, L_0x27c9aa0, C4<0>, C4<0>;
v0x27c5630_0 .net *"_ivl_1", 0 0, L_0x27c8350;  1 drivers
v0x27c56f0_0 .net *"_ivl_11", 0 0, L_0x27c8700;  1 drivers
v0x27c57b0_0 .net *"_ivl_12", 0 0, L_0x27c87d0;  1 drivers
v0x27c58a0_0 .net *"_ivl_15", 0 0, L_0x27c88e0;  1 drivers
v0x27c5960_0 .net *"_ivl_16", 0 0, L_0x27c8980;  1 drivers
v0x27c5a90_0 .net *"_ivl_19", 0 0, L_0x27c8a70;  1 drivers
v0x27c5b50_0 .net *"_ivl_20", 0 0, L_0x27c8b50;  1 drivers
v0x27c5c30_0 .net *"_ivl_23", 0 0, L_0x27c8c60;  1 drivers
v0x27c5cf0_0 .net *"_ivl_24", 0 0, L_0x27c8d00;  1 drivers
v0x27c5dd0_0 .net *"_ivl_26", 0 0, L_0x27c8e50;  1 drivers
v0x27c5eb0_0 .net *"_ivl_29", 0 0, L_0x27c8f60;  1 drivers
v0x27c5f70_0 .net *"_ivl_3", 0 0, L_0x27c83f0;  1 drivers
v0x27c6030_0 .net *"_ivl_30", 0 0, L_0x27c9050;  1 drivers
v0x27c6110_0 .net *"_ivl_33", 0 0, L_0x27c9160;  1 drivers
v0x27c61d0_0 .net *"_ivl_34", 0 0, L_0x27c9200;  1 drivers
v0x27c62b0_0 .net *"_ivl_36", 0 0, L_0x27c9310;  1 drivers
v0x27c6390_0 .net *"_ivl_38", 0 0, L_0x27c9480;  1 drivers
v0x27c6470_0 .net *"_ivl_4", 0 0, L_0x27c8490;  1 drivers
v0x27c6550_0 .net *"_ivl_41", 0 0, L_0x27c9710;  1 drivers
v0x27c6610_0 .net *"_ivl_42", 0 0, L_0x27c9920;  1 drivers
v0x27c66f0_0 .net *"_ivl_45", 0 0, L_0x27c9a00;  1 drivers
v0x27c67b0_0 .net *"_ivl_46", 0 0, L_0x27c9aa0;  1 drivers
v0x27c6890_0 .net *"_ivl_7", 0 0, L_0x27c8550;  1 drivers
v0x27c6950_0 .net *"_ivl_8", 0 0, L_0x27c85f0;  1 drivers
v0x27c6a30_0 .net "a", 0 0, v0x27c4dd0_0;  alias, 1 drivers
v0x27c6ad0_0 .net "b", 0 0, v0x27c4e70_0;  alias, 1 drivers
v0x27c6bc0_0 .net "c", 0 0, v0x27c4f10_0;  alias, 1 drivers
v0x27c6cb0_0 .net "d", 0 0, v0x27c5050_0;  alias, 1 drivers
v0x27c6da0_0 .net "q", 0 0, L_0x27c9bb0;  alias, 1 drivers
L_0x27c8350 .reduce/nor v0x27c4dd0_0;
L_0x27c83f0 .reduce/nor v0x27c4e70_0;
L_0x27c8550 .reduce/nor v0x27c4f10_0;
L_0x27c8700 .reduce/nor v0x27c5050_0;
L_0x27c88e0 .reduce/nor v0x27c5050_0;
L_0x27c8a70 .reduce/nor v0x27c4e70_0;
L_0x27c8c60 .reduce/nor v0x27c4dd0_0;
L_0x27c8f60 .reduce/nor v0x27c4f10_0;
L_0x27c9160 .reduce/nor v0x27c4dd0_0;
L_0x27c9710 .reduce/nor v0x27c4f10_0;
L_0x27c9a00 .reduce/nor v0x27c5050_0;
S_0x27c6f00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x2799310;
 .timescale -12 -12;
E_0x2793e80 .event anyedge, v0x27c7bb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27c7bb0_0;
    %nor/r;
    %assign/vec4 v0x27c7bb0_0, 0;
    %wait E_0x2793e80;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27c4580;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c5050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c4f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c4e70_0, 0;
    %assign/vec4 v0x27c4dd0_0, 0;
    %wait E_0x277e9f0;
    %wait E_0x2794330;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c5050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c4f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c4e70_0, 0;
    %assign/vec4 v0x27c4dd0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27940e0;
    %load/vec4 v0x27c4dd0_0;
    %load/vec4 v0x27c4e70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27c4f10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27c5050_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c5050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c4f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c4e70_0, 0;
    %assign/vec4 v0x27c4dd0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27c4bd0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27940e0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x27c5050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c4f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c4e70_0, 0;
    %assign/vec4 v0x27c4dd0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2799310;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c7890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c7bb0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2799310;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x27c7890_0;
    %inv;
    %store/vec4 v0x27c7890_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2799310;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27c4fb0_0, v0x27c7d10_0, v0x27c76b0_0, v0x27c7750_0, v0x27c77f0_0, v0x27c7930_0, v0x27c7a70_0, v0x27c79d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2799310;
T_7 ;
    %load/vec4 v0x27c7b10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x27c7b10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27c7b10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x27c7b10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27c7b10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27c7b10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27c7b10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2799310;
T_8 ;
    %wait E_0x27940e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c7b10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c7b10_0, 4, 32;
    %load/vec4 v0x27c7c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x27c7b10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c7b10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c7b10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c7b10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x27c7a70_0;
    %load/vec4 v0x27c7a70_0;
    %load/vec4 v0x27c79d0_0;
    %xor;
    %load/vec4 v0x27c7a70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x27c7b10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c7b10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x27c7b10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c7b10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/circuit2/iter1/response0/top_module.sv";
