m255
K4
z2
!s11e MIXED_VERSIONS
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/simulation/modelsim
vclk_mitad_MHz
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1623718876
!i10b 1
!s100 iGihz6MLTEm9BKMe0GTPD1
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IdkieS_;_8<L<d0O?ff=?S3
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
Z5 w1623552859
8C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/clk_mitad_MHz.sv
FC:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/clk_mitad_MHz.sv
!i122 4
Z6 L0 1 16
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1623718876.000000
!s107 C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/clk_mitad_MHz.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA|C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/clk_mitad_MHz.sv|
!i113 1
Z9 o-sv -work work
Z10 !s92 -sv -work work +incdir+C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA
Z11 tCvgOpt 0
nclk_mitad_@m@hz
Pcommonpak
Z12 DPx4 ieee 9 math_real 0 22 gNk<PdFJ<XNPcfef`f?Z81
Z13 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z14 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 8
R5
R0
Z15 8C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/commonPak.vhd
Z16 FC:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/commonPak.vhd
l0
L16 1
V:mP]DWEi9Vl<E6P71?nUO0
!s100 b=L9=3O^i;OkSzWfzQ54A0
Z17 OV;C;2020.1;71
31
b1
Z18 !s110 1623718877
!i10b 1
Z19 !s108 1623718877.000000
Z20 !s90 -reportprogress|300|-93|-work|work|C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/commonPak.vhd|
Z21 !s107 C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/commonPak.vhd|
!i113 1
Z22 o-93 -work work
Z23 tExplicit 1 CvgOpt 0
Bbody
Z24 DPx4 work 9 commonpak 0 22 :mP]DWEi9Vl<E6P71?nUO0
R12
R13
R14
!i122 8
l0
L80 1
VD=aU]]GQez2haTRaPT_ze2
!s100 A[b6TA@?o>1CM]Fzk7A421
R17
31
R18
!i10b 1
R19
R20
R21
!i113 1
R22
R23
vcontrolador_color
R1
R2
!i10b 1
!s100 dgH=Q4h6c_7B19J;:309f0
R3
IY:R:^OD;K?Vd@R6:>Gm5_2
R4
S1
R0
w1623553286
8C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/controlador_color.sv
FC:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/controlador_color.sv
!i122 3
L0 1 31
R7
r1
!s85 0
31
R8
!s107 C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/controlador_color.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA|C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/controlador_color.sv|
!i113 1
R9
R10
R11
Efont_rom
Z25 w1623707682
R12
R24
Z26 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
R13
R14
!i122 9
R0
Z27 8C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Font_Rom.vhd
Z28 FC:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Font_Rom.vhd
l0
L32 1
V[CWaJA_1J73>VA_Yb[O=c1
!s100 6SJE6TjTKo>g0Jz>ca_K;2
R17
31
R18
!i10b 1
R19
Z29 !s90 -reportprogress|300|-93|-work|work|C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Font_Rom.vhd|
!s107 C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Font_Rom.vhd|
!i113 1
R22
R23
Abehavioral
R12
R24
R26
R13
R14
DEx4 work 8 font_rom 0 22 [CWaJA_1J73>VA_Yb[O=c1
!i122 9
l2227
L40 2198
VDA>QQ4JhQ5kT=Je4>][UI3
!s100 TAhL4:RPz_TY>Skl[XA1T1
R17
31
R18
!i10b 1
R19
R29
Z30 !s107 C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Font_Rom.vhd|
!i113 1
R22
R23
vPixels
R1
Z31 !s110 1623718875
!i10b 1
!s100 7C`Il7ZP;HblN>ai;OdTZ1
R3
I;VV0[UO3nB69CV:Z_zOSS2
R4
S1
R0
w1623716485
8C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Pixels.sv
FC:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Pixels.sv
!i122 0
L0 1 60
R7
r1
!s85 0
31
Z32 !s108 1623718875.000000
!s107 C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Pixels.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module|C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module/Pixels.sv|
!i113 1
R9
!s92 -sv -work work +incdir+C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/text-module
R11
n@pixels
vRAM
R1
R2
!i10b 1
!s100 BG1nVZnDnCGkkF[llO?_92
R3
IEG?5KUJ9b2<QG`IIWD6m=1
R4
S1
R0
w1623717522
8C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/RAM.sv
FC:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/RAM.sv
!i122 5
R6
R7
r1
!s85 0
31
R8
!s107 C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/RAM.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog|C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/RAM.sv|
!i113 1
R9
Z33 !s92 -sv -work work +incdir+C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog
R11
n@r@a@m
vsincronizadorH
R1
R2
!i10b 1
!s100 `hj]4YR]V0gZdLG6Djkna1
R3
I03=D3VdHS8L57lNY:lZmn1
R4
S1
R0
R5
8C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/sincronizadorH.sv
FC:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/sincronizadorH.sv
!i122 2
L0 1 39
R7
r1
!s85 0
31
R32
!s107 C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/sincronizadorH.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA|C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/sincronizadorH.sv|
!i113 1
R9
R10
R11
nsincronizador@h
vsincronizadorV
R1
R31
!i10b 1
!s100 4]PA;Xj4f[jJ`im8UIANS2
R3
IkJ30[VUhRMN_H0@3WCbRb3
R4
S1
R0
R5
8C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/sincronizadorV.sv
FC:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/sincronizadorV.sv
!i122 1
L0 1 36
R7
r1
!s85 0
31
R32
!s107 C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/sincronizadorV.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA|C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/sincronizadorV.sv|
!i113 1
R9
R10
R11
nsincronizador@v
vVGA
R1
R18
!i10b 1
!s100 c0=iHm1g7e@>]OGVW@Eg23
R3
ITKJ@?;V4CTb2khi<@XRB42
R4
S1
R0
w1623718180
8C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv
FC:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv
!i122 7
L0 1 311
R7
r1
!s85 0
31
R8
!s107 C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA|C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA/VGA.sv|
!i113 1
R9
R10
R11
n@v@g@a
vVGA_ROM_Test
R1
R2
!i10b 1
!s100 mA@?iO:Vk71N3J2PljD5:3
R3
Ie7DYC0PKV@SGfOK22dGe33
R4
S1
R0
w1623718817
8C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA_ROM_Test.sv
FC:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA_ROM_Test.sv
!i122 6
L0 1 19
R7
r1
!s85 0
31
R8
!s107 C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA_ROM_Test.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog|C:/Users/josea/Desktop/TEC/JS/Final/CPU/verilog/VGA_ROM_Test.sv|
!i113 1
R9
R33
R11
n@v@g@a_@r@o@m_@test
