libsrc/xiltimer/src/CMakeFiles/xiltimer.dir/core/default_timer/globaltimer_sleep_zynq.c.obj: \
 C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/xiltimer/src/core/default_timer/globaltimer_sleep_zynq.c \
 C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xiltimer.h \
 C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xtimer_config.h \
 C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_io.h \
 C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_types.h \
 C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/bspconfig.h \
 C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xmem_config.h \
 C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xparameters_ps.h \
 C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_printf.h \
 C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xstatus.h \
 C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_assert.h \
 C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xpseudo_asm.h \
 C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xreg_cortexa9.h \
 C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xpseudo_asm_gcc.h \
 C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xscutimer.h \
 C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xscutimer_hw.h
C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xiltimer.h:
C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xtimer_config.h:
C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_io.h:
C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_types.h:
C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/bspconfig.h:
C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xmem_config.h:
C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xparameters_ps.h:
C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_printf.h:
C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xstatus.h:
C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_assert.h:
C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xpseudo_asm.h:
C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xreg_cortexa9.h:
C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xpseudo_asm_gcc.h:
C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xscutimer.h:
C:/Verilog-lab/AXI_UART_SW/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xscutimer_hw.h:
