
*** Running vivado
    with args -log design_1_cmp_conv_wrapper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_cmp_conv_wrapper_0_0.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_cmp_conv_wrapper_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1374.340 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_cmp_conv_wrapper_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16840
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1374.340 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_cmp_conv_wrapper_0_0' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado/conv_v2/conv_v2.gen/sources_1/bd/design_1/ip/design_1_cmp_conv_wrapper_0_0/synth/design_1_cmp_conv_wrapper_0_0.vhd:72]
INFO: [Synth 8-3491] module 'cmp_conv_wrapper' declared at 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/conv_v2/cmp_conv_wrapper.vhd:6' bound to instance 'U0' of component 'cmp_conv_wrapper' [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado/conv_v2/conv_v2.gen/sources_1/bd/design_1/ip/design_1_cmp_conv_wrapper_0_0/synth/design_1_cmp_conv_wrapper_0_0.vhd:105]
INFO: [Synth 8-638] synthesizing module 'cmp_conv_wrapper' [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/conv_v2/cmp_conv_wrapper.vhd:29]
INFO: [Synth 8-638] synthesizing module 'cmp_pix_out_proc' [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/conv_v2/cmp_pix_out_proc.vhd:29]
INFO: [Synth 8-638] synthesizing module 'cmp_line_engine' [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/conv_v2/cmp_line_engine.vhd:28]
INFO: [Synth 8-638] synthesizing module 'cmp_line_proc' [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/conv_v2/cmp_line_proc.vhd:15]
INFO: [Synth 8-638] synthesizing module 'cmp_multiAdd' [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/conv_v2/cmp_multiAdd.vhd:18]
WARNING: [Synth 8-7143] Equality comparison of non constant with static metalogical value is evaluated as 'false'. This may cause simulation-synthesis differences [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/conv_v2/cmp_multiAdd.vhd:25]
WARNING: [Synth 8-7143] Equality comparison of non constant with static metalogical value is evaluated as 'false'. This may cause simulation-synthesis differences [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/conv_v2/cmp_multiAdd.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'cmp_multiAdd' (0#1) [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/conv_v2/cmp_multiAdd.vhd:18]
WARNING: [Synth 8-7143] Equality comparison of non constant with static metalogical value is evaluated as 'false'. This may cause simulation-synthesis differences [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/conv_v2/cmp_line_proc.vhd:59]
WARNING: [Synth 8-7143] Equality comparison of non constant with static metalogical value is evaluated as 'false'. This may cause simulation-synthesis differences [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/conv_v2/cmp_line_proc.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'cmp_line_proc' (0#1) [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/conv_v2/cmp_line_proc.vhd:15]
INFO: [Synth 8-638] synthesizing module 'cmp_reconst' [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/conv_v2/cmp_reconst.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'cmp_reconst' (0#1) [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/conv_v2/cmp_reconst.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'cmp_line_engine' (0#1) [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/conv_v2/cmp_line_engine.vhd:28]
INFO: [Synth 8-638] synthesizing module 'axi_fifo' [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/conv_v2/axi_fifo.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo' (0#1) [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/conv_v2/axi_fifo.vhd:27]
INFO: [Synth 8-638] synthesizing module 'cmp_add_3_clk' [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/conv_v2/cmp_add_3_clk.vhd:16]
WARNING: [Synth 8-7143] Equality comparison of non constant with static metalogical value is evaluated as 'false'. This may cause simulation-synthesis differences [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/conv_v2/cmp_add_3_clk.vhd:41]
WARNING: [Synth 8-7143] Equality comparison of non constant with static metalogical value is evaluated as 'false'. This may cause simulation-synthesis differences [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/conv_v2/cmp_add_3_clk.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'cmp_add_3_clk' (0#1) [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/conv_v2/cmp_add_3_clk.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'cmp_pix_out_proc' (0#1) [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/conv_v2/cmp_pix_out_proc.vhd:29]
INFO: [Synth 8-638] synthesizing module 'cmp_wrapper_fl_to_std' [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/conv_v2/cmp_wrapper_fl_to_std.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'cmp_wrapper_fl_to_std' (0#1) [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/conv_v2/cmp_wrapper_fl_to_std.vhd:18]
INFO: [Synth 8-638] synthesizing module 'cmp_wrapper_std_to_fl' [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/conv_v2/cmp_wrapper_std_to_fl.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'cmp_wrapper_std_to_fl' (0#1) [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/conv_v2/cmp_wrapper_std_to_fl.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'cmp_conv_wrapper' (0#1) [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/conv_v2/cmp_conv_wrapper.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'design_1_cmp_conv_wrapper_0_0' (0#1) [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado/conv_v2/conv_v2.gen/sources_1/bd/design_1/ip/design_1_cmp_conv_wrapper_0_0/synth/design_1_cmp_conv_wrapper_0_0.vhd:72]
WARNING: [Synth 8-5856] 3D RAM out_buffer_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  out_buffer_reg 
WARNING: [Synth 8-5856] 3D RAM builder_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  builder_reg 
WARNING: [Synth 8-6014] Unused sequential element done_reg was removed.  [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/conv_v2/cmp_reconst.vhd:41]
WARNING: [Synth 8-5856] 3D RAM tmp_img_data_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  tmp_img_data_reg 
WARNING: [Synth 8-5856] 3D RAM tmp_krn_data_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  tmp_krn_data_reg 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1535.789 ; gain = 161.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1535.789 ; gain = 161.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1535.789 ; gain = 161.449
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.686 . Memory (MB): peak = 1535.789 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1626.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.244 . Memory (MB): peak = 1628.504 ; gain = 1.738
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:05 ; elapsed = 00:01:05 . Memory (MB): peak = 1628.504 ; gain = 254.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:05 ; elapsed = 00:01:05 . Memory (MB): peak = 1628.504 ; gain = 254.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:05 . Memory (MB): peak = 1628.504 ; gain = 254.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:22 ; elapsed = 00:01:23 . Memory (MB): peak = 1628.504 ; gain = 254.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 26    
	   2 Input   31 Bit       Adders := 47    
	   3 Input   28 Bit       Adders := 12    
	   2 Input   23 Bit       Adders := 21    
	   5 Input   10 Bit       Adders := 9     
	   4 Input   10 Bit       Adders := 9     
	   2 Input   10 Bit       Adders := 33    
	   3 Input    9 Bit       Adders := 9     
	   2 Input    9 Bit       Adders := 15    
	   2 Input    8 Bit       Adders := 21    
	   2 Input    6 Bit       Adders := 39    
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 4     
	   3 Input    4 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               32 Bit    Registers := 61    
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 15    
+---RAMs : 
	              384 Bit	(12 X 32 bit)          RAMs := 2     
+---Muxes : 
	   5 Input   32 Bit        Muxes := 8     
	   2 Input   32 Bit        Muxes := 208   
	   3 Input   32 Bit        Muxes := 3     
	   2 Input   31 Bit        Muxes := 26    
	  29 Input   29 Bit        Muxes := 21    
	   2 Input   28 Bit        Muxes := 126   
	   2 Input   26 Bit        Muxes := 21    
	  25 Input   25 Bit        Muxes := 18    
	   2 Input   24 Bit        Muxes := 45    
	   2 Input   23 Bit        Muxes := 42    
	   2 Input   10 Bit        Muxes := 21    
	   2 Input    9 Bit        Muxes := 45    
	   4 Input    8 Bit        Muxes := 39    
	   2 Input    8 Bit        Muxes := 105   
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 117   
	   2 Input    4 Bit        Muxes := 49    
	   4 Input    3 Bit        Muxes := 78    
	   2 Input    3 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 39    
	   2 Input    1 Bit        Muxes := 1119  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
INFO: [Synth 8-3886] merging instance 'cmp_reconst_krn_inst/idx_reg[5]' (FDRE) to 'cmp_reconst_krn_inst/idx_reg[6]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_krn_inst/idx_reg[6]' (FDRE) to 'cmp_reconst_krn_inst/idx_reg[7]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_krn_inst/idx_reg[7]' (FDRE) to 'cmp_reconst_krn_inst/idx_reg[8]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_krn_inst/idx_reg[8]' (FDRE) to 'cmp_reconst_krn_inst/idx_reg[9]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_krn_inst/idx_reg[9]' (FDRE) to 'cmp_reconst_krn_inst/idx_reg[10]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_krn_inst/idx_reg[10]' (FDRE) to 'cmp_reconst_krn_inst/idx_reg[11]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_krn_inst/idx_reg[11]' (FDRE) to 'cmp_reconst_krn_inst/idx_reg[12]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_krn_inst/idx_reg[12]' (FDRE) to 'cmp_reconst_krn_inst/idx_reg[13]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_krn_inst/idx_reg[13]' (FDRE) to 'cmp_reconst_krn_inst/idx_reg[14]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_krn_inst/idx_reg[14]' (FDRE) to 'cmp_reconst_krn_inst/idx_reg[15]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_krn_inst/idx_reg[15]' (FDRE) to 'cmp_reconst_krn_inst/idx_reg[16]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_krn_inst/idx_reg[16]' (FDRE) to 'cmp_reconst_krn_inst/idx_reg[17]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_krn_inst/idx_reg[17]' (FDRE) to 'cmp_reconst_krn_inst/idx_reg[18]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_krn_inst/idx_reg[18]' (FDRE) to 'cmp_reconst_krn_inst/idx_reg[19]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_krn_inst/idx_reg[19]' (FDRE) to 'cmp_reconst_krn_inst/idx_reg[20]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_krn_inst/idx_reg[20]' (FDRE) to 'cmp_reconst_krn_inst/idx_reg[21]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_krn_inst/idx_reg[21]' (FDRE) to 'cmp_reconst_krn_inst/idx_reg[22]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_krn_inst/idx_reg[22]' (FDRE) to 'cmp_reconst_krn_inst/idx_reg[23]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_krn_inst/idx_reg[23]' (FDRE) to 'cmp_reconst_krn_inst/idx_reg[24]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_krn_inst/idx_reg[24]' (FDRE) to 'cmp_reconst_krn_inst/idx_reg[25]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_krn_inst/idx_reg[25]' (FDRE) to 'cmp_reconst_krn_inst/idx_reg[26]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_krn_inst/idx_reg[26]' (FDRE) to 'cmp_reconst_krn_inst/idx_reg[27]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_krn_inst/idx_reg[27]' (FDRE) to 'cmp_reconst_krn_inst/idx_reg[28]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_krn_inst/idx_reg[28]' (FDRE) to 'cmp_reconst_krn_inst/idx_reg[29]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_krn_inst/idx_reg[29]' (FDRE) to 'cmp_reconst_krn_inst/idx_reg[30]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_krn_inst/idx_reg[30]' (FDRE) to 'cmp_reconst_krn_inst/idx_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_reconst_krn_inst/\idx_reg[31] )
INFO: [Synth 8-3886] merging instance 'cmp_reconst_img_inst/idx_reg[5]' (FDRE) to 'cmp_reconst_img_inst/idx_reg[6]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_img_inst/idx_reg[6]' (FDRE) to 'cmp_reconst_img_inst/idx_reg[7]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_img_inst/idx_reg[7]' (FDRE) to 'cmp_reconst_img_inst/idx_reg[8]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_img_inst/idx_reg[8]' (FDRE) to 'cmp_reconst_img_inst/idx_reg[9]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_img_inst/idx_reg[9]' (FDRE) to 'cmp_reconst_img_inst/idx_reg[10]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_img_inst/idx_reg[10]' (FDRE) to 'cmp_reconst_img_inst/idx_reg[11]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_img_inst/idx_reg[11]' (FDRE) to 'cmp_reconst_img_inst/idx_reg[12]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_img_inst/idx_reg[12]' (FDRE) to 'cmp_reconst_img_inst/idx_reg[13]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_img_inst/idx_reg[13]' (FDRE) to 'cmp_reconst_img_inst/idx_reg[14]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_img_inst/idx_reg[14]' (FDRE) to 'cmp_reconst_img_inst/idx_reg[15]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_img_inst/idx_reg[15]' (FDRE) to 'cmp_reconst_img_inst/idx_reg[16]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_img_inst/idx_reg[16]' (FDRE) to 'cmp_reconst_img_inst/idx_reg[17]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_img_inst/idx_reg[17]' (FDRE) to 'cmp_reconst_img_inst/idx_reg[18]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_img_inst/idx_reg[18]' (FDRE) to 'cmp_reconst_img_inst/idx_reg[19]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_img_inst/idx_reg[19]' (FDRE) to 'cmp_reconst_img_inst/idx_reg[20]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_img_inst/idx_reg[20]' (FDRE) to 'cmp_reconst_img_inst/idx_reg[21]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_img_inst/idx_reg[21]' (FDRE) to 'cmp_reconst_img_inst/idx_reg[22]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_img_inst/idx_reg[22]' (FDRE) to 'cmp_reconst_img_inst/idx_reg[23]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_img_inst/idx_reg[23]' (FDRE) to 'cmp_reconst_img_inst/idx_reg[24]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_img_inst/idx_reg[24]' (FDRE) to 'cmp_reconst_img_inst/idx_reg[25]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_img_inst/idx_reg[25]' (FDRE) to 'cmp_reconst_img_inst/idx_reg[26]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_img_inst/idx_reg[26]' (FDRE) to 'cmp_reconst_img_inst/idx_reg[27]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_img_inst/idx_reg[27]' (FDRE) to 'cmp_reconst_img_inst/idx_reg[28]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_img_inst/idx_reg[28]' (FDRE) to 'cmp_reconst_img_inst/idx_reg[29]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_img_inst/idx_reg[29]' (FDRE) to 'cmp_reconst_img_inst/idx_reg[30]'
INFO: [Synth 8-3886] merging instance 'cmp_reconst_img_inst/idx_reg[30]' (FDRE) to 'cmp_reconst_img_inst/idx_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_reconst_img_inst/\idx_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_reconst_krn_inst/\idx_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_reconst_img_inst/\idx_reg[4] )
INFO: [Synth 8-3886] merging instance 'cmp_add_3_clk_inst/cnt_reg[30]' (FDRE) to 'cmp_add_3_clk_inst/cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_add_3_clk_inst/cnt_reg[31]' (FDRE) to 'cmp_add_3_clk_inst/cnt_reg[29]'
INFO: [Synth 8-3886] merging instance 'cmp_add_3_clk_inst/cnt_reg[29]' (FDRE) to 'cmp_add_3_clk_inst/cnt_reg[28]'
INFO: [Synth 8-3886] merging instance 'cmp_add_3_clk_inst/cnt_reg[28]' (FDRE) to 'cmp_add_3_clk_inst/cnt_reg[27]'
INFO: [Synth 8-3886] merging instance 'cmp_add_3_clk_inst/cnt_reg[27]' (FDRE) to 'cmp_add_3_clk_inst/cnt_reg[26]'
INFO: [Synth 8-3886] merging instance 'cmp_add_3_clk_inst/cnt_reg[26]' (FDRE) to 'cmp_add_3_clk_inst/cnt_reg[25]'
INFO: [Synth 8-3886] merging instance 'cmp_add_3_clk_inst/cnt_reg[25]' (FDRE) to 'cmp_add_3_clk_inst/cnt_reg[24]'
INFO: [Synth 8-3886] merging instance 'cmp_add_3_clk_inst/cnt_reg[24]' (FDRE) to 'cmp_add_3_clk_inst/cnt_reg[23]'
INFO: [Synth 8-3886] merging instance 'cmp_add_3_clk_inst/cnt_reg[23]' (FDRE) to 'cmp_add_3_clk_inst/cnt_reg[22]'
INFO: [Synth 8-3886] merging instance 'cmp_add_3_clk_inst/cnt_reg[22]' (FDRE) to 'cmp_add_3_clk_inst/cnt_reg[21]'
INFO: [Synth 8-3886] merging instance 'cmp_add_3_clk_inst/cnt_reg[21]' (FDRE) to 'cmp_add_3_clk_inst/cnt_reg[20]'
INFO: [Synth 8-3886] merging instance 'cmp_add_3_clk_inst/cnt_reg[20]' (FDRE) to 'cmp_add_3_clk_inst/cnt_reg[19]'
INFO: [Synth 8-3886] merging instance 'cmp_add_3_clk_inst/cnt_reg[19]' (FDRE) to 'cmp_add_3_clk_inst/cnt_reg[18]'
INFO: [Synth 8-3886] merging instance 'cmp_add_3_clk_inst/cnt_reg[18]' (FDRE) to 'cmp_add_3_clk_inst/cnt_reg[17]'
INFO: [Synth 8-3886] merging instance 'cmp_add_3_clk_inst/cnt_reg[17]' (FDRE) to 'cmp_add_3_clk_inst/cnt_reg[16]'
INFO: [Synth 8-3886] merging instance 'cmp_add_3_clk_inst/cnt_reg[16]' (FDRE) to 'cmp_add_3_clk_inst/cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'cmp_add_3_clk_inst/cnt_reg[15]' (FDRE) to 'cmp_add_3_clk_inst/cnt_reg[14]'
INFO: [Synth 8-3886] merging instance 'cmp_add_3_clk_inst/cnt_reg[14]' (FDRE) to 'cmp_add_3_clk_inst/cnt_reg[13]'
INFO: [Synth 8-3886] merging instance 'cmp_add_3_clk_inst/cnt_reg[13]' (FDRE) to 'cmp_add_3_clk_inst/cnt_reg[12]'
INFO: [Synth 8-3886] merging instance 'cmp_add_3_clk_inst/cnt_reg[12]' (FDRE) to 'cmp_add_3_clk_inst/cnt_reg[11]'
INFO: [Synth 8-3886] merging instance 'cmp_add_3_clk_inst/cnt_reg[11]' (FDRE) to 'cmp_add_3_clk_inst/cnt_reg[10]'
INFO: [Synth 8-3886] merging instance 'cmp_add_3_clk_inst/cnt_reg[10]' (FDRE) to 'cmp_add_3_clk_inst/cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'cmp_add_3_clk_inst/cnt_reg[9]' (FDRE) to 'cmp_add_3_clk_inst/cnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'cmp_add_3_clk_inst/cnt_reg[8]' (FDRE) to 'cmp_add_3_clk_inst/cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'cmp_add_3_clk_inst/cnt_reg[7]' (FDRE) to 'cmp_add_3_clk_inst/cnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'cmp_add_3_clk_inst/cnt_reg[6]' (FDRE) to 'cmp_add_3_clk_inst/cnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'cmp_add_3_clk_inst/cnt_reg[5]' (FDRE) to 'cmp_add_3_clk_inst/cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'cmp_add_3_clk_inst/cnt_reg[4]' (FDRE) to 'cmp_add_3_clk_inst/cnt_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_add_3_clk_inst/\cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_add_3_clk_inst/\cnt_reg[2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:06 ; elapsed = 00:03:59 . Memory (MB): peak = 1628.504 ; gain = 254.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------+-----------------------+-----------+----------------------+-------------+
|Module Name           | RTL Object            | Inference | Size (Depth x Width) | Primitives  | 
+----------------------+-----------------------+-----------+----------------------+-------------+
|cmp_pix_out_proc__GC0 | img_fifo_inst/ram_reg | Implied   | 16 x 32              | RAM32M x 6  | 
|cmp_pix_out_proc__GC0 | krn_fifo_inst/ram_reg | Implied   | 16 x 32              | RAM32M x 6  | 
+----------------------+-----------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cmp_multiAdd | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmp_multiAdd | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmp_multiAdd | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmp_multiAdd | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmp_multiAdd | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmp_multiAdd | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:19 ; elapsed = 00:04:12 . Memory (MB): peak = 1628.504 ; gain = 254.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:19 ; elapsed = 00:04:12 . Memory (MB): peak = 1628.504 ; gain = 254.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+----------------------+-----------------------+-----------+----------------------+-------------+
|Module Name           | RTL Object            | Inference | Size (Depth x Width) | Primitives  | 
+----------------------+-----------------------+-----------+----------------------+-------------+
|cmp_pix_out_proc__GC0 | img_fifo_inst/ram_reg | Implied   | 16 x 32              | RAM32M x 6  | 
|cmp_pix_out_proc__GC0 | krn_fifo_inst/ram_reg | Implied   | 16 x 32              | RAM32M x 6  | 
+----------------------+-----------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:32 ; elapsed = 00:04:25 . Memory (MB): peak = 1655.910 ; gain = 281.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:39 ; elapsed = 00:04:33 . Memory (MB): peak = 1664.008 ; gain = 289.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:39 ; elapsed = 00:04:33 . Memory (MB): peak = 1664.008 ; gain = 289.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:44 ; elapsed = 00:04:38 . Memory (MB): peak = 1664.008 ; gain = 289.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:45 ; elapsed = 00:04:39 . Memory (MB): peak = 1664.008 ; gain = 289.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:46 ; elapsed = 00:04:40 . Memory (MB): peak = 1664.008 ; gain = 289.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:46 ; elapsed = 00:04:40 . Memory (MB): peak = 1664.008 ; gain = 289.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cmp_multiAdd | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmp_multiAdd | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmp_multiAdd | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmp_multiAdd | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmp_multiAdd | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmp_multiAdd | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmp_multiAdd | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmp_multiAdd | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmp_multiAdd | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmp_multiAdd | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmp_multiAdd | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmp_multiAdd | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmp_multiAdd | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmp_multiAdd | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmp_multiAdd | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmp_multiAdd | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmp_multiAdd | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmp_multiAdd | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  3296|
|2     |DSP48E1  |    18|
|3     |LUT1     |  2244|
|4     |LUT2     | 18038|
|5     |LUT3     |  1520|
|6     |LUT4     |  2895|
|7     |LUT5     |  3740|
|8     |LUT6     |  7815|
|9     |MUXF7    |    28|
|10    |MUXF8    |     6|
|11    |RAM32M   |    10|
|12    |RAM32X1D |     4|
|13    |FDRE     |  1904|
|14    |FDSE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:46 ; elapsed = 00:04:40 . Memory (MB): peak = 1664.008 ; gain = 289.668
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:53 ; elapsed = 00:04:30 . Memory (MB): peak = 1664.008 ; gain = 196.953
Synthesis Optimization Complete : Time (s): cpu = 00:03:47 ; elapsed = 00:04:41 . Memory (MB): peak = 1664.008 ; gain = 289.668
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.769 . Memory (MB): peak = 1680.719 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3362 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1696.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete, checksum: aa00512b
INFO: [Common 17-83] Releasing license: Synthesis
127 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:03 ; elapsed = 00:05:07 . Memory (MB): peak = 1696.641 ; gain = 322.301
INFO: [Common 17-1381] The checkpoint 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado/conv_v2/conv_v2.runs/design_1_cmp_conv_wrapper_0_0_synth_1/design_1_cmp_conv_wrapper_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1696.641 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1696.641 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1696.641 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_cmp_conv_wrapper_0_0, cache-ID = 46f7cee6be295fee
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado/conv_v2/conv_v2.runs/design_1_cmp_conv_wrapper_0_0_synth_1/design_1_cmp_conv_wrapper_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1696.641 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_cmp_conv_wrapper_0_0_utilization_synth.rpt -pb design_1_cmp_conv_wrapper_0_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1696.641 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1696.641 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul 19 14:26:17 2022...
