#
0:cpu0:icache0:ReadReq:req
10:cpu0:dcache0:WriteReq:req
20:cpu0:dcache0:ReadReq:req
30:cpu0:dcache0:CleanEvict:req
33:cpu0:dcache0:LockedRMWReadReq:req
35:cpu0:dcache0:LockedRMWWriteReq:req
47:cpu0:dcache0:ReadSharedReq:req
50:cpu0:dcache0:ReadExReq:req
54:cpu0:dcache0:UpgradeReq:req
63:cpu0:dcache0:WritebackDirty:req
37:cpu1:icache1:ReadReq:req
41:cpu1:dcache1:WriteReq:req
45:cpu1:dcache1:ReadReq:req
51:cpu1:dcache1:LockedRMWReadReq:req
60:cpu1:dcache1:LockedRMWWriteReq:req
62:cpu1:dcache1:ReadSharedReq:req
65:cpu1:dcache1:UpgradeReq:req
69:cpu1:dcache1:ReadExReq:req
70:cpu1:dcache1:CleanEvict:req
#
1:icache0:l2bus:ReadSharedReq:req
2:l2bus:l2cache:ReadSharedReq:req
3:l2cache:membus:ReadSharedReq:req
4:membus:dram:ReadSharedReq:req
5:dram:membus:ReadResp:resp
6:membus:l2cache:ReadResp:resp
7:l2cache:l2bus:ReadResp:resp
8:l2bus:icache0:ReadResp:resp
11:dcache0:l2bus:ReadExReq:req
12:l2bus:l2cache:ReadExReq:req
13:l2cache:membus:ReadExReq:req
14:membus:dram:ReadExReq:req
15:dram:membus:ReadExResp:resp
16:membus:l2cache:ReadExResp:resp
17:l2cache:l2bus:ReadExResp:resp
18:l2bus:dcache0:ReadExResp:resp
21:dcache0:l2bus:ReadSharedReq:req
22:l2bus:dcache0:ReadResp:resp
24:icache0:l2bus:CleanEvict:req
25:l2bus:l2cache:CleanEvict:req
26:dcache0:l2bus:CleanEvict:req
27:dcache0:l2bus:WritebackDirty:req
28:l2bus:l2cache:WritebackDirty:req
29:l2cache:membus:CleanEvict:req
31:l2cache:membus:WritebackDirty:req
38:icache1:l2bus:ReadSharedReq:req
39:l2bus:icache1:ReadResp:resp
42:dcache1:l2bus:ReadExReq:req
43:l2bus:dcache1:ReadExResp:resp
46:dcache1:l2bus:ReadSharedReq:req
48:l2bus:dcache1:ReadResp:resp
52:dcache1:l2bus:UpgradeReq:req
53:dcache0:l2bus:UpgradeReq:req
55:l2bus:l2cache:UpgradeReq:req
56:l2cache:membus:UpgradeReq:req
64:icache1:l2bus:CleanEvict:req
66:dcache1:l2bus:CleanEvict:req
67:dcache1:l2bus:WritebackDirty:req
68:l2cache:l2bus:UpgradeResp:resp
71:membus:l2cache:UpgradeResp:resp
#
9:icache0:cpu0:ReadResp:resp
19:dcache0:cpu0:WriteResp:resp
23:dcache0:cpu0:ReadResp:resp
34:dcache0:cpu0:LockedRMWReadResp:resp
36:dcache0:cpu0:LockedRMWWriteResp:resp
40:icache1:cpu1:ReadResp:resp
44:dcache1:cpu1:WriteResp:resp
49:dcache1:cpu1:ReadResp:resp
59:dcache1:cpu1:LockedRMWReadResp:resp
61:dcache1:cpu1:LockedRMWWriteResp:resp
32:membus:dram:WritebackDirty:req
57:l2bus:dcache0:UpgradeResp:resp
58:l2bus:dcache1:UpgradeResp:resp
#
0:9
10:19
20:23
30:32
33:34
35:36
47:23
50:23
54:57
63:32
37:40
41:44
45:49
51:59
60:61
62:49
65:58
69:49
70:32
#
