Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testttttttb_behav xil_defaultlib.testttttttb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.scalebyk
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.diagmergecordic
Compiling module xil_defaultlib._4mux21x8
Compiling module xil_defaultlib.nondiagmergecordic
Compiling module xil_defaultlib.cordic_rot_control
Compiling module xil_defaultlib.eigan_vector_matrix
Compiling module xil_defaultlib._16mux21x32
Compiling module xil_defaultlib.jacobi
Compiling module xil_defaultlib.testttttttb
Compiling module xil_defaultlib.glbl
Built simulation snapshot testttttttb_behav
