Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Nov 19 18:57:21 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    66 |
|    Minimum number of control sets                        |    66 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   117 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    66 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    43 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |             138 |           40 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             346 |          189 |
| Yes          | No                    | Yes                    |              98 |           44 |
| Yes          | Yes                   | No                     |               4 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                    Enable Signal                   |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                    |                                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_button_debouncer/U_debouncer_btnL/btn_state      | reset_IBUF                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_uart_controller/u_uart_rx/r_data_reg[5]          | reset_IBUF                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_uart_controller/u_uart_rx/r_data_reg[6]          | reset_IBUF                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_uart_controller/u_uart_rx/r_data_reg[1]          | reset_IBUF                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_uart_controller/u_uart_rx/r_data_reg[7]          | reset_IBUF                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_uart_controller/u_uart_rx/r_data_reg[3]          | reset_IBUF                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_uart_controller/u_uart_rx/r_data_reg[4]          | reset_IBUF                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_uart_controller/u_uart_rx/r_data_reg[0]          | reset_IBUF                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_uart_controller/u_uart_rx/r_data_reg[2]          | reset_IBUF                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_uart_controller/u_uart_tx/tx_i_1_n_0             | reset_IBUF                                |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | u_command_controller/uart_msg[192]_i_1_n_0         | u_command_controller/uart_msg[40]_i_1_n_0 |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | u_uart_controller/u_uart_tx/r_bit_cnt              | reset_IBUF                                |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | u_uart_controller/u_uart_rx/r_bit_cnt              | reset_IBUF                                |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | u_uart_controller/u_uart_rx/r_baud_tick_cnt        | reset_IBUF                                |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | u_uart_controller/u_uart_rx/rx_done_reg_0          | reset_IBUF                                |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | u_uart_controller/u_data_sender/tx_data[6]_i_1_n_0 | reset_IBUF                                |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | u_uart_controller/u_uart_tx/r_data_reg             | reset_IBUF                                |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[6][7]_i_1_n_0      |                                           |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | u_command_controller/cmd_string                    |                                           |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[28][7]_i_1_n_0     |                                           |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[23][7]_i_1_n_0     |                                           |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[31][7]_i_1_n_0     |                                           |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[25][7]_i_1_n_0     |                                           |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[30][7]_i_1_n_0     |                                           |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[19][7]_i_1_n_0     |                                           |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[2][7]_i_1_n_0      |                                           |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[8][7]_i_1_n_0      |                                           |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[9][7]_i_1_n_0      |                                           |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[26][7]_i_1_n_0     |                                           |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[22][7]_i_1_n_0     |                                           |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[4][7]_i_1_n_0      |                                           |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[27][7]_i_1_n_0     |                                           |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[13][7]_i_1_n_0     |                                           |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[5][7]_i_1_n_0      |                                           |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[3][7]_i_1_n_0      |                                           |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[7][7]_i_1_n_0      |                                           |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[29][7]_i_1_n_0     |                                           |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | u_command_controller/cmd_string[1][7]_i_1_n_0      |                                           |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG | u_command_controller/cmd_string[2][7]_i_1_n_0      |                                           |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG | u_command_controller/cmd_string[3][7]_i_1_n_0      |                                           |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG | u_command_controller/cmd_string[5][7]_i_1_n_0      |                                           |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG | u_command_controller/cmd_string[6][7]_i_1_n_0      |                                           |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG | u_command_controller/cmd_string[4][7]_i_1_n_0      |                                           |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG | u_command_controller/cmd_string[8][7]_i_1_n_0      |                                           |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | u_command_controller/cmd_string[7][7]_i_1_n_0      |                                           |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG | u_uart_controller/u_data_sender/index[7]_i_1_n_0   | reset_IBUF                                |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[10][7]_i_1_n_0     |                                           |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[11][7]_i_1_n_0     |                                           |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | u_uart_controller/u_uart_rx/data_out[7]_i_1_n_0    | reset_IBUF                                |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[12][7]_i_1_n_0     |                                           |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[15][7]_i_1_n_0     |                                           |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[20][7]_i_1_n_0     |                                           |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[14][7]_i_1_n_0     |                                           |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[16][7]_i_1_n_0     |                                           |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[0][7]_i_1_n_0      |                                           |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[17][7]_i_1_n_0     |                                           |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[24][7]_i_1_n_0     |                                           |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[18][7]_i_1_n_0     |                                           |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[1][7]_i_1_n_0      |                                           |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | u_command_controller/cmd_buffer[21][7]_i_1_n_0     |                                           |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | u_command_controller/cmd_ready_reg_0               | reset_IBUF                                |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | u_command_controller/r_ms10_counter[13]_i_1_n_0    | reset_IBUF                                |                6 |             14 |         2.33 |
|  clk_IBUF_BUFG | u_command_controller/led[15]_i_1_n_0               | reset_IBUF                                |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | u_command_controller/uart_msg[192]_i_1_n_0         |                                           |                8 |             18 |         2.25 |
|  clk_IBUF_BUFG |                                                    | reset_IBUF                                |               40 |            138 |         3.45 |
+----------------+----------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


