// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _feature_HH_
#define _feature_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "feature_Loop_memcpy_boundingBoxes_boun.h"
#include "feature_Loop_memset_featureHist_proc1.h"
#include "feature_Loop_memcpy_featureh_featureHi.h"
#include "feature_featureHist.h"
#include "FIFO_feature_frame_in_channel.h"
#include "FIFO_feature_featureh_channel.h"
#include "FIFO_feature_boundingBoxes_3_loc_channel.h"
#include "FIFO_feature_boundingBoxes_2_loc_channel.h"
#include "FIFO_feature_boundingBoxes_1_loc_channel.h"
#include "FIFO_feature_boundingBoxes_0_loc_channel.h"
#include "feature_AXILiteS_s_axi.h"
#include "feature_CRTL_BUS_s_axi.h"
#include "feature_gmem_m_axi.h"
#include "feature_gmem_offset_m_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32,
         unsigned int C_S_AXI_CRTL_BUS_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_CRTL_BUS_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_OFFSET_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_OFFSET_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_OFFSET_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_OFFSET_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_OFFSET_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_OFFSET_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_OFFSET_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_OFFSET_BUSER_WIDTH = 1>
struct feature : public sc_module {
    // Port declarations 127
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > s_axi_CRTL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CRTL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH/8> > s_axi_CRTL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CRTL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CRTL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CRTL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_out< sc_logic > m_axi_gmem_AWVALID;
    sc_in< sc_logic > m_axi_gmem_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_AWID;
    sc_out< sc_lv<8> > m_axi_gmem_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_AWUSER_WIDTH> > m_axi_gmem_AWUSER;
    sc_out< sc_logic > m_axi_gmem_WVALID;
    sc_in< sc_logic > m_axi_gmem_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH/8> > m_axi_gmem_WSTRB;
    sc_out< sc_logic > m_axi_gmem_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_WID;
    sc_out< sc_uint<C_M_AXI_GMEM_WUSER_WIDTH> > m_axi_gmem_WUSER;
    sc_out< sc_logic > m_axi_gmem_ARVALID;
    sc_in< sc_logic > m_axi_gmem_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_ARID;
    sc_out< sc_lv<8> > m_axi_gmem_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_ARUSER_WIDTH> > m_axi_gmem_ARUSER;
    sc_in< sc_logic > m_axi_gmem_RVALID;
    sc_out< sc_logic > m_axi_gmem_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_RDATA;
    sc_in< sc_logic > m_axi_gmem_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_RID;
    sc_in< sc_uint<C_M_AXI_GMEM_RUSER_WIDTH> > m_axi_gmem_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem_RRESP;
    sc_in< sc_logic > m_axi_gmem_BVALID;
    sc_out< sc_logic > m_axi_gmem_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_BID;
    sc_in< sc_uint<C_M_AXI_GMEM_BUSER_WIDTH> > m_axi_gmem_BUSER;
    sc_out< sc_logic > m_axi_gmem_offset_AWVALID;
    sc_in< sc_logic > m_axi_gmem_offset_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_OFFSET_ADDR_WIDTH> > m_axi_gmem_offset_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_OFFSET_ID_WIDTH> > m_axi_gmem_offset_AWID;
    sc_out< sc_lv<8> > m_axi_gmem_offset_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem_offset_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_offset_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem_offset_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_offset_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_offset_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem_offset_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem_offset_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_OFFSET_AWUSER_WIDTH> > m_axi_gmem_offset_AWUSER;
    sc_out< sc_logic > m_axi_gmem_offset_WVALID;
    sc_in< sc_logic > m_axi_gmem_offset_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_OFFSET_DATA_WIDTH> > m_axi_gmem_offset_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM_OFFSET_DATA_WIDTH/8> > m_axi_gmem_offset_WSTRB;
    sc_out< sc_logic > m_axi_gmem_offset_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM_OFFSET_ID_WIDTH> > m_axi_gmem_offset_WID;
    sc_out< sc_uint<C_M_AXI_GMEM_OFFSET_WUSER_WIDTH> > m_axi_gmem_offset_WUSER;
    sc_out< sc_logic > m_axi_gmem_offset_ARVALID;
    sc_in< sc_logic > m_axi_gmem_offset_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_OFFSET_ADDR_WIDTH> > m_axi_gmem_offset_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_OFFSET_ID_WIDTH> > m_axi_gmem_offset_ARID;
    sc_out< sc_lv<8> > m_axi_gmem_offset_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem_offset_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_offset_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem_offset_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_offset_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_offset_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem_offset_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem_offset_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_OFFSET_ARUSER_WIDTH> > m_axi_gmem_offset_ARUSER;
    sc_in< sc_logic > m_axi_gmem_offset_RVALID;
    sc_out< sc_logic > m_axi_gmem_offset_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM_OFFSET_DATA_WIDTH> > m_axi_gmem_offset_RDATA;
    sc_in< sc_logic > m_axi_gmem_offset_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM_OFFSET_ID_WIDTH> > m_axi_gmem_offset_RID;
    sc_in< sc_uint<C_M_AXI_GMEM_OFFSET_RUSER_WIDTH> > m_axi_gmem_offset_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem_offset_RRESP;
    sc_in< sc_logic > m_axi_gmem_offset_BVALID;
    sc_out< sc_logic > m_axi_gmem_offset_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem_offset_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM_OFFSET_ID_WIDTH> > m_axi_gmem_offset_BID;
    sc_in< sc_uint<C_M_AXI_GMEM_OFFSET_BUSER_WIDTH> > m_axi_gmem_offset_BUSER;


    // Module declarations
    feature(sc_module_name name);
    SC_HAS_PROCESS(feature);

    ~feature();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    feature_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* feature_AXILiteS_s_axi_U;
    feature_CRTL_BUS_s_axi<C_S_AXI_CRTL_BUS_ADDR_WIDTH,C_S_AXI_CRTL_BUS_DATA_WIDTH>* feature_CRTL_BUS_s_axi_U;
    feature_gmem_m_axi<8,32,5,C_M_AXI_GMEM_ID_WIDTH,C_M_AXI_GMEM_ADDR_WIDTH,C_M_AXI_GMEM_DATA_WIDTH,C_M_AXI_GMEM_AWUSER_WIDTH,C_M_AXI_GMEM_ARUSER_WIDTH,C_M_AXI_GMEM_WUSER_WIDTH,C_M_AXI_GMEM_RUSER_WIDTH,C_M_AXI_GMEM_BUSER_WIDTH,C_M_AXI_GMEM_USER_VALUE,C_M_AXI_GMEM_PROT_VALUE,C_M_AXI_GMEM_CACHE_VALUE>* feature_gmem_m_axi_U;
    feature_gmem_offset_m_axi<16,32,5,C_M_AXI_GMEM_OFFSET_ID_WIDTH,C_M_AXI_GMEM_OFFSET_ADDR_WIDTH,C_M_AXI_GMEM_OFFSET_DATA_WIDTH,C_M_AXI_GMEM_OFFSET_AWUSER_WIDTH,C_M_AXI_GMEM_OFFSET_ARUSER_WIDTH,C_M_AXI_GMEM_OFFSET_WUSER_WIDTH,C_M_AXI_GMEM_OFFSET_RUSER_WIDTH,C_M_AXI_GMEM_OFFSET_BUSER_WIDTH,C_M_AXI_GMEM_OFFSET_USER_VALUE,C_M_AXI_GMEM_OFFSET_PROT_VALUE,C_M_AXI_GMEM_OFFSET_CACHE_VALUE>* feature_gmem_offset_m_axi_U;
    feature_featureHist* featureHist_U;
    feature_Loop_memcpy_boundingBoxes_boun* feature_Loop_memcpy_boundingBoxes_boun_U0;
    feature_Loop_memset_featureHist_proc1* feature_Loop_memset_featureHist_proc1_U0;
    feature_Loop_memcpy_featureh_featureHi* feature_Loop_memcpy_featureh_featureHi_U0;
    FIFO_feature_frame_in_channel* frame_in_channel_U;
    FIFO_feature_featureh_channel* featureh_channel_U;
    FIFO_feature_boundingBoxes_3_loc_channel* boundingBoxes_3_loc_channel_U;
    FIFO_feature_boundingBoxes_2_loc_channel* boundingBoxes_2_loc_channel_U;
    FIFO_feature_boundingBoxes_1_loc_channel* boundingBoxes_1_loc_channel_U;
    FIFO_feature_boundingBoxes_0_loc_channel* boundingBoxes_0_loc_channel_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > feature_AXILiteS_s_axi_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > frame_in;
    sc_signal< sc_lv<32> > bounding;
    sc_signal< sc_lv<32> > featureh;
    sc_signal< sc_logic > feature_CRTL_BUS_s_axi_U_ap_dummy_ce;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_logic > gmem_AWVALID;
    sc_signal< sc_logic > gmem_AWREADY;
    sc_signal< sc_lv<32> > gmem_AWADDR;
    sc_signal< sc_lv<1> > gmem_AWID;
    sc_signal< sc_lv<32> > gmem_AWLEN;
    sc_signal< sc_lv<3> > gmem_AWSIZE;
    sc_signal< sc_lv<2> > gmem_AWBURST;
    sc_signal< sc_lv<2> > gmem_AWLOCK;
    sc_signal< sc_lv<4> > gmem_AWCACHE;
    sc_signal< sc_lv<3> > gmem_AWPROT;
    sc_signal< sc_lv<4> > gmem_AWQOS;
    sc_signal< sc_lv<4> > gmem_AWREGION;
    sc_signal< sc_lv<1> > gmem_AWUSER;
    sc_signal< sc_logic > gmem_WVALID;
    sc_signal< sc_logic > gmem_WREADY;
    sc_signal< sc_lv<8> > gmem_WDATA;
    sc_signal< sc_lv<1> > gmem_WSTRB;
    sc_signal< sc_logic > gmem_WLAST;
    sc_signal< sc_lv<1> > gmem_WID;
    sc_signal< sc_lv<1> > gmem_WUSER;
    sc_signal< sc_logic > gmem_ARVALID;
    sc_signal< sc_logic > gmem_ARREADY;
    sc_signal< sc_lv<32> > gmem_ARADDR;
    sc_signal< sc_lv<1> > gmem_ARID;
    sc_signal< sc_lv<32> > gmem_ARLEN;
    sc_signal< sc_lv<3> > gmem_ARSIZE;
    sc_signal< sc_lv<2> > gmem_ARBURST;
    sc_signal< sc_lv<2> > gmem_ARLOCK;
    sc_signal< sc_lv<4> > gmem_ARCACHE;
    sc_signal< sc_lv<3> > gmem_ARPROT;
    sc_signal< sc_lv<4> > gmem_ARQOS;
    sc_signal< sc_lv<4> > gmem_ARREGION;
    sc_signal< sc_lv<1> > gmem_ARUSER;
    sc_signal< sc_logic > gmem_RVALID;
    sc_signal< sc_logic > gmem_RREADY;
    sc_signal< sc_lv<8> > gmem_RDATA;
    sc_signal< sc_logic > gmem_RLAST;
    sc_signal< sc_lv<1> > gmem_RID;
    sc_signal< sc_lv<1> > gmem_RUSER;
    sc_signal< sc_lv<2> > gmem_RRESP;
    sc_signal< sc_logic > gmem_BVALID;
    sc_signal< sc_logic > gmem_BREADY;
    sc_signal< sc_lv<2> > gmem_BRESP;
    sc_signal< sc_lv<1> > gmem_BID;
    sc_signal< sc_lv<1> > gmem_BUSER;
    sc_signal< sc_logic > feature_gmem_m_axi_U_ap_dummy_ce;
    sc_signal< sc_logic > gmem_offset_AWVALID;
    sc_signal< sc_logic > gmem_offset_AWREADY;
    sc_signal< sc_lv<32> > gmem_offset_AWADDR;
    sc_signal< sc_lv<1> > gmem_offset_AWID;
    sc_signal< sc_lv<32> > gmem_offset_AWLEN;
    sc_signal< sc_lv<3> > gmem_offset_AWSIZE;
    sc_signal< sc_lv<2> > gmem_offset_AWBURST;
    sc_signal< sc_lv<2> > gmem_offset_AWLOCK;
    sc_signal< sc_lv<4> > gmem_offset_AWCACHE;
    sc_signal< sc_lv<3> > gmem_offset_AWPROT;
    sc_signal< sc_lv<4> > gmem_offset_AWQOS;
    sc_signal< sc_lv<4> > gmem_offset_AWREGION;
    sc_signal< sc_lv<1> > gmem_offset_AWUSER;
    sc_signal< sc_logic > gmem_offset_WVALID;
    sc_signal< sc_logic > gmem_offset_WREADY;
    sc_signal< sc_lv<16> > gmem_offset_WDATA;
    sc_signal< sc_lv<2> > gmem_offset_WSTRB;
    sc_signal< sc_logic > gmem_offset_WLAST;
    sc_signal< sc_lv<1> > gmem_offset_WID;
    sc_signal< sc_lv<1> > gmem_offset_WUSER;
    sc_signal< sc_logic > gmem_offset_ARVALID;
    sc_signal< sc_logic > gmem_offset_ARREADY;
    sc_signal< sc_lv<32> > gmem_offset_ARADDR;
    sc_signal< sc_lv<1> > gmem_offset_ARID;
    sc_signal< sc_lv<32> > gmem_offset_ARLEN;
    sc_signal< sc_lv<3> > gmem_offset_ARSIZE;
    sc_signal< sc_lv<2> > gmem_offset_ARBURST;
    sc_signal< sc_lv<2> > gmem_offset_ARLOCK;
    sc_signal< sc_lv<4> > gmem_offset_ARCACHE;
    sc_signal< sc_lv<3> > gmem_offset_ARPROT;
    sc_signal< sc_lv<4> > gmem_offset_ARQOS;
    sc_signal< sc_lv<4> > gmem_offset_ARREGION;
    sc_signal< sc_lv<1> > gmem_offset_ARUSER;
    sc_signal< sc_logic > gmem_offset_RVALID;
    sc_signal< sc_logic > gmem_offset_RREADY;
    sc_signal< sc_lv<16> > gmem_offset_RDATA;
    sc_signal< sc_logic > gmem_offset_RLAST;
    sc_signal< sc_lv<1> > gmem_offset_RID;
    sc_signal< sc_lv<1> > gmem_offset_RUSER;
    sc_signal< sc_lv<2> > gmem_offset_RRESP;
    sc_signal< sc_logic > gmem_offset_BVALID;
    sc_signal< sc_logic > gmem_offset_BREADY;
    sc_signal< sc_lv<2> > gmem_offset_BRESP;
    sc_signal< sc_lv<1> > gmem_offset_BID;
    sc_signal< sc_lv<1> > gmem_offset_BUSER;
    sc_signal< sc_logic > feature_gmem_offset_m_axi_U_ap_dummy_ce;
    sc_signal< sc_lv<9> > featureHist_i_address0;
    sc_signal< sc_logic > featureHist_i_ce0;
    sc_signal< sc_logic > featureHist_i_we0;
    sc_signal< sc_lv<16> > featureHist_i_d0;
    sc_signal< sc_lv<16> > featureHist_i_q0;
    sc_signal< sc_lv<9> > featureHist_i_address1;
    sc_signal< sc_logic > featureHist_i_ce1;
    sc_signal< sc_logic > featureHist_i_we1;
    sc_signal< sc_lv<16> > featureHist_i_d1;
    sc_signal< sc_lv<16> > featureHist_i_q1;
    sc_signal< sc_lv<9> > featureHist_t_address0;
    sc_signal< sc_logic > featureHist_t_ce0;
    sc_signal< sc_logic > featureHist_t_we0;
    sc_signal< sc_lv<16> > featureHist_t_d0;
    sc_signal< sc_lv<16> > featureHist_t_q0;
    sc_signal< sc_lv<9> > featureHist_t_address1;
    sc_signal< sc_logic > featureHist_t_ce1;
    sc_signal< sc_logic > featureHist_t_we1;
    sc_signal< sc_lv<16> > featureHist_t_d1;
    sc_signal< sc_lv<16> > featureHist_t_q1;
    sc_signal< sc_logic > featureHist_U_ap_dummy_ce;
    sc_signal< sc_logic > feature_Loop_memcpy_boundingBoxes_boun_U0_ap_start;
    sc_signal< sc_logic > feature_Loop_memcpy_boundingBoxes_boun_U0_ap_done;
    sc_signal< sc_logic > feature_Loop_memcpy_boundingBoxes_boun_U0_ap_continue;
    sc_signal< sc_logic > feature_Loop_memcpy_boundingBoxes_boun_U0_ap_idle;
    sc_signal< sc_logic > feature_Loop_memcpy_boundingBoxes_boun_U0_ap_ready;
    sc_signal< sc_logic > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_AWVALID;
    sc_signal< sc_logic > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_AWREADY;
    sc_signal< sc_lv<32> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_AWADDR;
    sc_signal< sc_lv<1> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_AWID;
    sc_signal< sc_lv<32> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_AWLEN;
    sc_signal< sc_lv<3> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_AWSIZE;
    sc_signal< sc_lv<2> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_AWBURST;
    sc_signal< sc_lv<2> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_AWLOCK;
    sc_signal< sc_lv<4> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_AWCACHE;
    sc_signal< sc_lv<3> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_AWPROT;
    sc_signal< sc_lv<4> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_AWQOS;
    sc_signal< sc_lv<4> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_AWREGION;
    sc_signal< sc_lv<1> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_AWUSER;
    sc_signal< sc_logic > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_WVALID;
    sc_signal< sc_logic > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_WREADY;
    sc_signal< sc_lv<16> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_WDATA;
    sc_signal< sc_lv<2> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_WSTRB;
    sc_signal< sc_logic > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_WLAST;
    sc_signal< sc_lv<1> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_WID;
    sc_signal< sc_lv<1> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_WUSER;
    sc_signal< sc_logic > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_ARVALID;
    sc_signal< sc_logic > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_ARREADY;
    sc_signal< sc_lv<32> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_ARADDR;
    sc_signal< sc_lv<1> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_ARID;
    sc_signal< sc_lv<32> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_ARLEN;
    sc_signal< sc_lv<3> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_ARSIZE;
    sc_signal< sc_lv<2> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_ARBURST;
    sc_signal< sc_lv<2> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_ARLOCK;
    sc_signal< sc_lv<4> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_ARCACHE;
    sc_signal< sc_lv<3> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_ARPROT;
    sc_signal< sc_lv<4> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_ARQOS;
    sc_signal< sc_lv<4> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_ARREGION;
    sc_signal< sc_lv<1> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_ARUSER;
    sc_signal< sc_logic > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_RVALID;
    sc_signal< sc_logic > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_RREADY;
    sc_signal< sc_lv<16> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_RDATA;
    sc_signal< sc_logic > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_RLAST;
    sc_signal< sc_lv<1> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_RID;
    sc_signal< sc_lv<1> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_RUSER;
    sc_signal< sc_lv<2> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_RRESP;
    sc_signal< sc_logic > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_BVALID;
    sc_signal< sc_logic > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_BREADY;
    sc_signal< sc_lv<2> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_BRESP;
    sc_signal< sc_lv<1> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_BID;
    sc_signal< sc_lv<1> > feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_BUSER;
    sc_signal< sc_lv<32> > feature_Loop_memcpy_boundingBoxes_boun_U0_bounding1;
    sc_signal< sc_lv<32> > feature_Loop_memcpy_boundingBoxes_boun_U0_frame_in;
    sc_signal< sc_lv<32> > feature_Loop_memcpy_boundingBoxes_boun_U0_featureh;
    sc_signal< sc_lv<32> > feature_Loop_memcpy_boundingBoxes_boun_U0_frame_in_out_din;
    sc_signal< sc_logic > feature_Loop_memcpy_boundingBoxes_boun_U0_frame_in_out_full_n;
    sc_signal< sc_logic > feature_Loop_memcpy_boundingBoxes_boun_U0_frame_in_out_write;
    sc_signal< sc_lv<32> > feature_Loop_memcpy_boundingBoxes_boun_U0_featureh_out_din;
    sc_signal< sc_logic > feature_Loop_memcpy_boundingBoxes_boun_U0_featureh_out_full_n;
    sc_signal< sc_logic > feature_Loop_memcpy_boundingBoxes_boun_U0_featureh_out_write;
    sc_signal< sc_lv<16> > feature_Loop_memcpy_boundingBoxes_boun_U0_ap_return_0;
    sc_signal< sc_lv<16> > feature_Loop_memcpy_boundingBoxes_boun_U0_ap_return_1;
    sc_signal< sc_lv<16> > feature_Loop_memcpy_boundingBoxes_boun_U0_ap_return_2;
    sc_signal< sc_lv<16> > feature_Loop_memcpy_boundingBoxes_boun_U0_ap_return_3;
    sc_signal< sc_logic > ap_chn_write_feature_Loop_memcpy_boundingBoxes_boun_U0_boundingBoxes_2_loc_channel;
    sc_signal< sc_logic > boundingBoxes_2_loc_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_boundingBoxes_2_loc_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_boundingBoxes_2_loc_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_feature_Loop_memcpy_boundingBoxes_boun_U0_boundingBoxes_1_loc_channel;
    sc_signal< sc_logic > boundingBoxes_1_loc_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_boundingBoxes_1_loc_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_boundingBoxes_1_loc_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_feature_Loop_memcpy_boundingBoxes_boun_U0_boundingBoxes_0_loc_channel;
    sc_signal< sc_logic > boundingBoxes_0_loc_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_boundingBoxes_0_loc_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_boundingBoxes_0_loc_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_feature_Loop_memcpy_boundingBoxes_boun_U0_boundingBoxes_3_loc_channel;
    sc_signal< sc_logic > boundingBoxes_3_loc_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_boundingBoxes_3_loc_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_boundingBoxes_3_loc_channel_full_n;
    sc_signal< sc_logic > feature_Loop_memset_featureHist_proc1_U0_ap_start;
    sc_signal< sc_logic > feature_Loop_memset_featureHist_proc1_U0_ap_done;
    sc_signal< sc_logic > feature_Loop_memset_featureHist_proc1_U0_ap_continue;
    sc_signal< sc_logic > feature_Loop_memset_featureHist_proc1_U0_ap_idle;
    sc_signal< sc_logic > feature_Loop_memset_featureHist_proc1_U0_ap_ready;
    sc_signal< sc_lv<9> > feature_Loop_memset_featureHist_proc1_U0_featureHist_address0;
    sc_signal< sc_logic > feature_Loop_memset_featureHist_proc1_U0_featureHist_ce0;
    sc_signal< sc_logic > feature_Loop_memset_featureHist_proc1_U0_featureHist_we0;
    sc_signal< sc_lv<16> > feature_Loop_memset_featureHist_proc1_U0_featureHist_d0;
    sc_signal< sc_lv<16> > feature_Loop_memset_featureHist_proc1_U0_featureHist_q0;
    sc_signal< sc_lv<9> > feature_Loop_memset_featureHist_proc1_U0_featureHist_address1;
    sc_signal< sc_logic > feature_Loop_memset_featureHist_proc1_U0_featureHist_ce1;
    sc_signal< sc_logic > feature_Loop_memset_featureHist_proc1_U0_featureHist_we1;
    sc_signal< sc_lv<16> > feature_Loop_memset_featureHist_proc1_U0_featureHist_d1;
    sc_signal< sc_lv<16> > feature_Loop_memset_featureHist_proc1_U0_featureHist_q1;
    sc_signal< sc_logic > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_AWVALID;
    sc_signal< sc_logic > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_AWREADY;
    sc_signal< sc_lv<32> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_AWADDR;
    sc_signal< sc_lv<1> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_AWID;
    sc_signal< sc_lv<32> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_AWLEN;
    sc_signal< sc_lv<3> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_AWSIZE;
    sc_signal< sc_lv<2> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_AWBURST;
    sc_signal< sc_lv<2> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_AWLOCK;
    sc_signal< sc_lv<4> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_AWCACHE;
    sc_signal< sc_lv<3> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_AWPROT;
    sc_signal< sc_lv<4> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_AWQOS;
    sc_signal< sc_lv<4> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_AWREGION;
    sc_signal< sc_lv<1> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_AWUSER;
    sc_signal< sc_logic > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_WVALID;
    sc_signal< sc_logic > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_WREADY;
    sc_signal< sc_lv<8> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_WDATA;
    sc_signal< sc_lv<1> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_WSTRB;
    sc_signal< sc_logic > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_WLAST;
    sc_signal< sc_lv<1> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_WID;
    sc_signal< sc_lv<1> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_WUSER;
    sc_signal< sc_logic > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_ARVALID;
    sc_signal< sc_logic > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_ARREADY;
    sc_signal< sc_lv<32> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_ARADDR;
    sc_signal< sc_lv<1> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_ARID;
    sc_signal< sc_lv<32> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_ARLEN;
    sc_signal< sc_lv<3> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_ARSIZE;
    sc_signal< sc_lv<2> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_ARBURST;
    sc_signal< sc_lv<2> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_ARLOCK;
    sc_signal< sc_lv<4> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_ARCACHE;
    sc_signal< sc_lv<3> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_ARPROT;
    sc_signal< sc_lv<4> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_ARQOS;
    sc_signal< sc_lv<4> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_ARREGION;
    sc_signal< sc_lv<1> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_ARUSER;
    sc_signal< sc_logic > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_RVALID;
    sc_signal< sc_logic > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_RREADY;
    sc_signal< sc_lv<8> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_RDATA;
    sc_signal< sc_logic > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_RLAST;
    sc_signal< sc_lv<1> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_RID;
    sc_signal< sc_lv<1> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_RUSER;
    sc_signal< sc_lv<2> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_RRESP;
    sc_signal< sc_logic > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_BVALID;
    sc_signal< sc_logic > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_BREADY;
    sc_signal< sc_lv<2> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_BRESP;
    sc_signal< sc_lv<1> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_BID;
    sc_signal< sc_lv<1> > feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_BUSER;
    sc_signal< sc_lv<32> > feature_Loop_memset_featureHist_proc1_U0_frame_in1_dout;
    sc_signal< sc_logic > feature_Loop_memset_featureHist_proc1_U0_frame_in1_empty_n;
    sc_signal< sc_logic > feature_Loop_memset_featureHist_proc1_U0_frame_in1_read;
    sc_signal< sc_lv<16> > feature_Loop_memset_featureHist_proc1_U0_p_read;
    sc_signal< sc_lv<16> > feature_Loop_memset_featureHist_proc1_U0_p_read1;
    sc_signal< sc_lv<16> > feature_Loop_memset_featureHist_proc1_U0_p_read2;
    sc_signal< sc_lv<16> > feature_Loop_memset_featureHist_proc1_U0_p_read3;
    sc_signal< sc_logic > ap_chn_write_feature_Loop_memset_featureHist_proc1_U0_featureHist;
    sc_signal< sc_logic > feature_Loop_memset_featureHist_proc1_U0_featureHist_pipo_status;
    sc_signal< sc_logic > feature_Loop_memcpy_featureh_featureHi_U0_ap_start;
    sc_signal< sc_logic > feature_Loop_memcpy_featureh_featureHi_U0_ap_done;
    sc_signal< sc_logic > feature_Loop_memcpy_featureh_featureHi_U0_ap_continue;
    sc_signal< sc_logic > feature_Loop_memcpy_featureh_featureHi_U0_ap_idle;
    sc_signal< sc_logic > feature_Loop_memcpy_featureh_featureHi_U0_ap_ready;
    sc_signal< sc_logic > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_AWVALID;
    sc_signal< sc_logic > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_AWREADY;
    sc_signal< sc_lv<32> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_AWADDR;
    sc_signal< sc_lv<1> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_AWID;
    sc_signal< sc_lv<32> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_AWLEN;
    sc_signal< sc_lv<3> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_AWSIZE;
    sc_signal< sc_lv<2> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_AWBURST;
    sc_signal< sc_lv<2> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_AWLOCK;
    sc_signal< sc_lv<4> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_AWCACHE;
    sc_signal< sc_lv<3> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_AWPROT;
    sc_signal< sc_lv<4> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_AWQOS;
    sc_signal< sc_lv<4> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_AWREGION;
    sc_signal< sc_lv<1> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_AWUSER;
    sc_signal< sc_logic > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_WVALID;
    sc_signal< sc_logic > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_WREADY;
    sc_signal< sc_lv<16> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_WDATA;
    sc_signal< sc_lv<2> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_WSTRB;
    sc_signal< sc_logic > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_WLAST;
    sc_signal< sc_lv<1> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_WID;
    sc_signal< sc_lv<1> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_WUSER;
    sc_signal< sc_logic > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_ARVALID;
    sc_signal< sc_logic > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_ARREADY;
    sc_signal< sc_lv<32> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_ARADDR;
    sc_signal< sc_lv<1> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_ARID;
    sc_signal< sc_lv<32> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_ARLEN;
    sc_signal< sc_lv<3> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_ARSIZE;
    sc_signal< sc_lv<2> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_ARBURST;
    sc_signal< sc_lv<2> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_ARLOCK;
    sc_signal< sc_lv<4> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_ARCACHE;
    sc_signal< sc_lv<3> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_ARPROT;
    sc_signal< sc_lv<4> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_ARQOS;
    sc_signal< sc_lv<4> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_ARREGION;
    sc_signal< sc_lv<1> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_ARUSER;
    sc_signal< sc_logic > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_RVALID;
    sc_signal< sc_logic > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_RREADY;
    sc_signal< sc_lv<16> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_RDATA;
    sc_signal< sc_logic > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_RLAST;
    sc_signal< sc_lv<1> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_RID;
    sc_signal< sc_lv<1> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_RUSER;
    sc_signal< sc_lv<2> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_RRESP;
    sc_signal< sc_logic > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_BVALID;
    sc_signal< sc_logic > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_BREADY;
    sc_signal< sc_lv<2> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_BRESP;
    sc_signal< sc_lv<1> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_BID;
    sc_signal< sc_lv<1> > feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_BUSER;
    sc_signal< sc_lv<32> > feature_Loop_memcpy_featureh_featureHi_U0_featureh1_dout;
    sc_signal< sc_logic > feature_Loop_memcpy_featureh_featureHi_U0_featureh1_empty_n;
    sc_signal< sc_logic > feature_Loop_memcpy_featureh_featureHi_U0_featureh1_read;
    sc_signal< sc_lv<9> > feature_Loop_memcpy_featureh_featureHi_U0_featureHist_address0;
    sc_signal< sc_logic > feature_Loop_memcpy_featureh_featureHi_U0_featureHist_ce0;
    sc_signal< sc_lv<16> > feature_Loop_memcpy_featureh_featureHi_U0_featureHist_q0;
    sc_signal< sc_logic > ap_sig_hs_continue;
    sc_signal< sc_logic > featureHist_i_full_n;
    sc_signal< sc_logic > featureHist_i_write;
    sc_signal< sc_logic > featureHist_t_empty_n;
    sc_signal< sc_logic > featureHist_t_read;
    sc_signal< sc_logic > frame_in_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > frame_in_channel_din;
    sc_signal< sc_logic > frame_in_channel_full_n;
    sc_signal< sc_logic > frame_in_channel_write;
    sc_signal< sc_lv<32> > frame_in_channel_dout;
    sc_signal< sc_logic > frame_in_channel_empty_n;
    sc_signal< sc_logic > frame_in_channel_read;
    sc_signal< sc_logic > featureh_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > featureh_channel_din;
    sc_signal< sc_logic > featureh_channel_full_n;
    sc_signal< sc_logic > featureh_channel_write;
    sc_signal< sc_lv<32> > featureh_channel_dout;
    sc_signal< sc_logic > featureh_channel_empty_n;
    sc_signal< sc_logic > featureh_channel_read;
    sc_signal< sc_logic > boundingBoxes_3_loc_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<16> > boundingBoxes_3_loc_channel_din;
    sc_signal< sc_logic > boundingBoxes_3_loc_channel_write;
    sc_signal< sc_lv<16> > boundingBoxes_3_loc_channel_dout;
    sc_signal< sc_logic > boundingBoxes_3_loc_channel_empty_n;
    sc_signal< sc_logic > boundingBoxes_3_loc_channel_read;
    sc_signal< sc_logic > boundingBoxes_2_loc_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<16> > boundingBoxes_2_loc_channel_din;
    sc_signal< sc_logic > boundingBoxes_2_loc_channel_write;
    sc_signal< sc_lv<16> > boundingBoxes_2_loc_channel_dout;
    sc_signal< sc_logic > boundingBoxes_2_loc_channel_empty_n;
    sc_signal< sc_logic > boundingBoxes_2_loc_channel_read;
    sc_signal< sc_logic > boundingBoxes_1_loc_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<16> > boundingBoxes_1_loc_channel_din;
    sc_signal< sc_logic > boundingBoxes_1_loc_channel_write;
    sc_signal< sc_lv<16> > boundingBoxes_1_loc_channel_dout;
    sc_signal< sc_logic > boundingBoxes_1_loc_channel_empty_n;
    sc_signal< sc_logic > boundingBoxes_1_loc_channel_read;
    sc_signal< sc_logic > boundingBoxes_0_loc_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<16> > boundingBoxes_0_loc_channel_din;
    sc_signal< sc_logic > boundingBoxes_0_loc_channel_write;
    sc_signal< sc_lv<16> > boundingBoxes_0_loc_channel_dout;
    sc_signal< sc_logic > boundingBoxes_0_loc_channel_empty_n;
    sc_signal< sc_logic > boundingBoxes_0_loc_channel_read;
    sc_signal< sc_logic > ap_reg_procdone_feature_Loop_memcpy_boundingBoxes_boun_U0;
    sc_signal< sc_logic > ap_sig_hs_done;
    sc_signal< sc_logic > ap_reg_procdone_feature_Loop_memset_featureHist_proc1_U0;
    sc_signal< sc_logic > ap_reg_procdone_feature_Loop_memcpy_featureh_featureHi_U0;
    sc_signal< sc_logic > ap_CS;
    sc_signal< sc_logic > ap_sig_top_allready;
    sc_signal< sc_logic > ap_reg_ready_feature_Loop_memset_featureHist_proc1_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_ready_feature_Loop_memset_featureHist_proc1_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_start_in_feature_Loop_memset_featureHist_proc1_U0_ap_start;
    sc_signal< sc_logic > ap_reg_ready_feature_Loop_memcpy_boundingBoxes_boun_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_ready_feature_Loop_memcpy_boundingBoxes_boun_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_start_in_feature_Loop_memcpy_boundingBoxes_boun_U0_ap_start;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_S_AXI_WSTRB_WIDTH;
    static const int C_S_AXI_ADDR_WIDTH;
    static const sc_logic ap_const_logic_1;
    static const int C_M_AXI_ID_WIDTH;
    static const int C_M_AXI_ADDR_WIDTH;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_WSTRB_WIDTH;
    static const int C_M_AXI_AWUSER_WIDTH;
    static const int C_M_AXI_ARUSER_WIDTH;
    static const int C_M_AXI_WUSER_WIDTH;
    static const int C_M_AXI_RUSER_WIDTH;
    static const int C_M_AXI_BUSER_WIDTH;
    static const int C_M_AXI_GMEM_USER_VALUE;
    static const int C_M_AXI_GMEM_PROT_VALUE;
    static const int C_M_AXI_GMEM_CACHE_VALUE;
    static const int C_M_AXI_GMEM_OFFSET_USER_VALUE;
    static const int C_M_AXI_GMEM_OFFSET_PROT_VALUE;
    static const int C_M_AXI_GMEM_OFFSET_CACHE_VALUE;
    static const sc_logic ap_const_logic_0;
    static const bool ap_true;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<16> ap_const_lv16_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_chn_write_feature_Loop_memcpy_boundingBoxes_boun_U0_boundingBoxes_0_loc_channel();
    void thread_ap_chn_write_feature_Loop_memcpy_boundingBoxes_boun_U0_boundingBoxes_1_loc_channel();
    void thread_ap_chn_write_feature_Loop_memcpy_boundingBoxes_boun_U0_boundingBoxes_2_loc_channel();
    void thread_ap_chn_write_feature_Loop_memcpy_boundingBoxes_boun_U0_boundingBoxes_3_loc_channel();
    void thread_ap_chn_write_feature_Loop_memset_featureHist_proc1_U0_featureHist();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_hs_continue();
    void thread_ap_sig_hs_done();
    void thread_ap_sig_ready_boundingBoxes_0_loc_channel_full_n();
    void thread_ap_sig_ready_boundingBoxes_1_loc_channel_full_n();
    void thread_ap_sig_ready_boundingBoxes_2_loc_channel_full_n();
    void thread_ap_sig_ready_boundingBoxes_3_loc_channel_full_n();
    void thread_ap_sig_ready_feature_Loop_memcpy_boundingBoxes_boun_U0_ap_ready();
    void thread_ap_sig_ready_feature_Loop_memset_featureHist_proc1_U0_ap_ready();
    void thread_ap_sig_start_in_feature_Loop_memcpy_boundingBoxes_boun_U0_ap_start();
    void thread_ap_sig_start_in_feature_Loop_memset_featureHist_proc1_U0_ap_start();
    void thread_ap_sig_top_allready();
    void thread_boundingBoxes_0_loc_channel_U_ap_dummy_ce();
    void thread_boundingBoxes_0_loc_channel_din();
    void thread_boundingBoxes_0_loc_channel_read();
    void thread_boundingBoxes_0_loc_channel_write();
    void thread_boundingBoxes_1_loc_channel_U_ap_dummy_ce();
    void thread_boundingBoxes_1_loc_channel_din();
    void thread_boundingBoxes_1_loc_channel_read();
    void thread_boundingBoxes_1_loc_channel_write();
    void thread_boundingBoxes_2_loc_channel_U_ap_dummy_ce();
    void thread_boundingBoxes_2_loc_channel_din();
    void thread_boundingBoxes_2_loc_channel_read();
    void thread_boundingBoxes_2_loc_channel_write();
    void thread_boundingBoxes_3_loc_channel_U_ap_dummy_ce();
    void thread_boundingBoxes_3_loc_channel_din();
    void thread_boundingBoxes_3_loc_channel_read();
    void thread_boundingBoxes_3_loc_channel_write();
    void thread_featureHist_U_ap_dummy_ce();
    void thread_featureHist_i_address0();
    void thread_featureHist_i_address1();
    void thread_featureHist_i_ce0();
    void thread_featureHist_i_ce1();
    void thread_featureHist_i_d0();
    void thread_featureHist_i_d1();
    void thread_featureHist_i_we0();
    void thread_featureHist_i_we1();
    void thread_featureHist_i_write();
    void thread_featureHist_t_address0();
    void thread_featureHist_t_address1();
    void thread_featureHist_t_ce0();
    void thread_featureHist_t_ce1();
    void thread_featureHist_t_d0();
    void thread_featureHist_t_d1();
    void thread_featureHist_t_read();
    void thread_featureHist_t_we0();
    void thread_featureHist_t_we1();
    void thread_feature_AXILiteS_s_axi_U_ap_dummy_ce();
    void thread_feature_CRTL_BUS_s_axi_U_ap_dummy_ce();
    void thread_feature_Loop_memcpy_boundingBoxes_boun_U0_ap_continue();
    void thread_feature_Loop_memcpy_boundingBoxes_boun_U0_ap_start();
    void thread_feature_Loop_memcpy_boundingBoxes_boun_U0_bounding1();
    void thread_feature_Loop_memcpy_boundingBoxes_boun_U0_featureh();
    void thread_feature_Loop_memcpy_boundingBoxes_boun_U0_featureh_out_full_n();
    void thread_feature_Loop_memcpy_boundingBoxes_boun_U0_frame_in();
    void thread_feature_Loop_memcpy_boundingBoxes_boun_U0_frame_in_out_full_n();
    void thread_feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_ARREADY();
    void thread_feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_AWREADY();
    void thread_feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_BID();
    void thread_feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_BRESP();
    void thread_feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_BUSER();
    void thread_feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_BVALID();
    void thread_feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_RDATA();
    void thread_feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_RID();
    void thread_feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_RLAST();
    void thread_feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_RRESP();
    void thread_feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_RUSER();
    void thread_feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_RVALID();
    void thread_feature_Loop_memcpy_boundingBoxes_boun_U0_m_axi_bounding_WREADY();
    void thread_feature_Loop_memcpy_featureh_featureHi_U0_ap_continue();
    void thread_feature_Loop_memcpy_featureh_featureHi_U0_ap_start();
    void thread_feature_Loop_memcpy_featureh_featureHi_U0_featureHist_q0();
    void thread_feature_Loop_memcpy_featureh_featureHi_U0_featureh1_dout();
    void thread_feature_Loop_memcpy_featureh_featureHi_U0_featureh1_empty_n();
    void thread_feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_ARREADY();
    void thread_feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_AWREADY();
    void thread_feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_BID();
    void thread_feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_BRESP();
    void thread_feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_BUSER();
    void thread_feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_BVALID();
    void thread_feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_RDATA();
    void thread_feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_RID();
    void thread_feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_RLAST();
    void thread_feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_RRESP();
    void thread_feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_RUSER();
    void thread_feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_RVALID();
    void thread_feature_Loop_memcpy_featureh_featureHi_U0_m_axi_featureh_WREADY();
    void thread_feature_Loop_memset_featureHist_proc1_U0_ap_continue();
    void thread_feature_Loop_memset_featureHist_proc1_U0_ap_start();
    void thread_feature_Loop_memset_featureHist_proc1_U0_featureHist_pipo_status();
    void thread_feature_Loop_memset_featureHist_proc1_U0_featureHist_q0();
    void thread_feature_Loop_memset_featureHist_proc1_U0_featureHist_q1();
    void thread_feature_Loop_memset_featureHist_proc1_U0_frame_in1_dout();
    void thread_feature_Loop_memset_featureHist_proc1_U0_frame_in1_empty_n();
    void thread_feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_ARREADY();
    void thread_feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_AWREADY();
    void thread_feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_BID();
    void thread_feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_BRESP();
    void thread_feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_BUSER();
    void thread_feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_BVALID();
    void thread_feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_RDATA();
    void thread_feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_RID();
    void thread_feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_RLAST();
    void thread_feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_RRESP();
    void thread_feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_RUSER();
    void thread_feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_RVALID();
    void thread_feature_Loop_memset_featureHist_proc1_U0_m_axi_frame_in_WREADY();
    void thread_feature_Loop_memset_featureHist_proc1_U0_p_read();
    void thread_feature_Loop_memset_featureHist_proc1_U0_p_read1();
    void thread_feature_Loop_memset_featureHist_proc1_U0_p_read2();
    void thread_feature_Loop_memset_featureHist_proc1_U0_p_read3();
    void thread_feature_gmem_m_axi_U_ap_dummy_ce();
    void thread_feature_gmem_offset_m_axi_U_ap_dummy_ce();
    void thread_featureh_channel_U_ap_dummy_ce();
    void thread_featureh_channel_din();
    void thread_featureh_channel_read();
    void thread_featureh_channel_write();
    void thread_frame_in_channel_U_ap_dummy_ce();
    void thread_frame_in_channel_din();
    void thread_frame_in_channel_read();
    void thread_frame_in_channel_write();
    void thread_gmem_ARADDR();
    void thread_gmem_ARBURST();
    void thread_gmem_ARCACHE();
    void thread_gmem_ARID();
    void thread_gmem_ARLEN();
    void thread_gmem_ARLOCK();
    void thread_gmem_ARPROT();
    void thread_gmem_ARQOS();
    void thread_gmem_ARREGION();
    void thread_gmem_ARSIZE();
    void thread_gmem_ARUSER();
    void thread_gmem_ARVALID();
    void thread_gmem_AWADDR();
    void thread_gmem_AWBURST();
    void thread_gmem_AWCACHE();
    void thread_gmem_AWID();
    void thread_gmem_AWLEN();
    void thread_gmem_AWLOCK();
    void thread_gmem_AWPROT();
    void thread_gmem_AWQOS();
    void thread_gmem_AWREGION();
    void thread_gmem_AWSIZE();
    void thread_gmem_AWUSER();
    void thread_gmem_AWVALID();
    void thread_gmem_BREADY();
    void thread_gmem_RREADY();
    void thread_gmem_WDATA();
    void thread_gmem_WID();
    void thread_gmem_WLAST();
    void thread_gmem_WSTRB();
    void thread_gmem_WUSER();
    void thread_gmem_WVALID();
    void thread_gmem_offset_ARADDR();
    void thread_gmem_offset_ARBURST();
    void thread_gmem_offset_ARCACHE();
    void thread_gmem_offset_ARID();
    void thread_gmem_offset_ARLEN();
    void thread_gmem_offset_ARLOCK();
    void thread_gmem_offset_ARPROT();
    void thread_gmem_offset_ARQOS();
    void thread_gmem_offset_ARREGION();
    void thread_gmem_offset_ARSIZE();
    void thread_gmem_offset_ARUSER();
    void thread_gmem_offset_ARVALID();
    void thread_gmem_offset_AWADDR();
    void thread_gmem_offset_AWBURST();
    void thread_gmem_offset_AWCACHE();
    void thread_gmem_offset_AWID();
    void thread_gmem_offset_AWLEN();
    void thread_gmem_offset_AWLOCK();
    void thread_gmem_offset_AWPROT();
    void thread_gmem_offset_AWQOS();
    void thread_gmem_offset_AWREGION();
    void thread_gmem_offset_AWSIZE();
    void thread_gmem_offset_AWUSER();
    void thread_gmem_offset_AWVALID();
    void thread_gmem_offset_BREADY();
    void thread_gmem_offset_RREADY();
    void thread_gmem_offset_WDATA();
    void thread_gmem_offset_WID();
    void thread_gmem_offset_WLAST();
    void thread_gmem_offset_WSTRB();
    void thread_gmem_offset_WUSER();
    void thread_gmem_offset_WVALID();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
