--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/net/asimov/users/software/CAD/Xilinx/12.4_64b/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml fmc_tlu_sp601.twx
fmc_tlu_sp601.ncd -o fmc_tlu_sp601.twr fmc_tlu_sp601.pcf

Design file:              fmc_tlu_sp601.ncd
Physical constraint file: fmc_tlu_sp601.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.16 2011-01-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYSCLK_P = PERIOD TIMEGRP "SYSCLK_P" 5 ns HIGH 50%;

 9 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.695ns.
--------------------------------------------------------------------------------

Paths for end point shaper/q_reg2/Mshreg_Q (SLICE_X34Y4.AI), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shaper/d_reg2/Q (FF)
  Destination:          shaper/q_reg2/Mshreg_Q (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.660ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         buffered_clock rising at 0.000ns
  Destination Clock:    buffered_clock rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: shaper/d_reg2/Q to shaper/q_reg2/Mshreg_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y4.BQ       Tcko                  0.525   shaper/d_reg2/Q
                                                       shaper/d_reg2/Q
    SLICE_X34Y2.A5       net (fanout=1)        0.465   shaper/d_reg2/Q
    SLICE_X34Y2.A        Tilo                  0.254   shaper/vetoed_pulse
                                                       shaper/vetoed_pulse1
    SLICE_X34Y3.SR       net (fanout=1)        0.456   shaper/vetoed_pulse
    SLICE_X34Y3.AQ       Trq                   0.559   shaper/async_reg/Q
                                                       shaper/async_reg/Q
    SLICE_X34Y4.AI       net (fanout=2)        0.339   shaper/async_reg/Q
    SLICE_X34Y4.CLK      Tds                   0.062   shaper/d_reg2/Q
                                                       shaper/q_reg2/Mshreg_Q
    -------------------------------------------------  ---------------------------
    Total                                      2.660ns (1.400ns logic, 1.260ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shaper/q_reg2/Q (FF)
  Destination:          shaper/q_reg2/Mshreg_Q (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.572ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         buffered_clock rising at 0.000ns
  Destination Clock:    buffered_clock rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: shaper/q_reg2/Q to shaper/q_reg2/Mshreg_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y4.AQ       Tcko                  0.525   shaper/d_reg2/Q
                                                       shaper/q_reg2/Q
    SLICE_X34Y2.A6       net (fanout=4)        0.377   shaper/q_reg2/Q
    SLICE_X34Y2.A        Tilo                  0.254   shaper/vetoed_pulse
                                                       shaper/vetoed_pulse1
    SLICE_X34Y3.SR       net (fanout=1)        0.456   shaper/vetoed_pulse
    SLICE_X34Y3.AQ       Trq                   0.559   shaper/async_reg/Q
                                                       shaper/async_reg/Q
    SLICE_X34Y4.AI       net (fanout=2)        0.339   shaper/async_reg/Q
    SLICE_X34Y4.CLK      Tds                   0.062   shaper/d_reg2/Q
                                                       shaper/q_reg2/Mshreg_Q
    -------------------------------------------------  ---------------------------
    Total                                      2.572ns (1.400ns logic, 1.172ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shaper/async_reg/Q (FF)
  Destination:          shaper/q_reg2/Mshreg_Q (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.926ns (Levels of Logic = 0)
  Clock Path Skew:      -0.421ns (0.119 - 0.540)
  Source Clock:         buffered_clock rising at 0.000ns
  Destination Clock:    buffered_clock rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: shaper/async_reg/Q to shaper/q_reg2/Mshreg_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y3.AQ       Tcko                  0.525   shaper/async_reg/Q
                                                       shaper/async_reg/Q
    SLICE_X34Y4.AI       net (fanout=2)        0.339   shaper/async_reg/Q
    SLICE_X34Y4.CLK      Tds                   0.062   shaper/d_reg2/Q
                                                       shaper/q_reg2/Mshreg_Q
    -------------------------------------------------  ---------------------------
    Total                                      0.926ns (0.587ns logic, 0.339ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Paths for end point shaper/q_reg3/Q (SLICE_X35Y11.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shaper/q_reg2/Q (FF)
  Destination:          shaper/q_reg3/Q (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.590ns (Levels of Logic = 0)
  Clock Path Skew:      -0.694ns (0.328 - 1.022)
  Source Clock:         buffered_clock rising at 0.000ns
  Destination Clock:    buffered_clock rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: shaper/q_reg2/Q to shaper/q_reg3/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y4.AQ       Tcko                  0.525   shaper/d_reg2/Q
                                                       shaper/q_reg2/Q
    SLICE_X35Y11.DX      net (fanout=4)        0.951   shaper/q_reg2/Q
    SLICE_X35Y11.CLK     Tdick                 0.114   shaper/q_reg3/Q
                                                       shaper/q_reg3/Q
    -------------------------------------------------  ---------------------------
    Total                                      1.590ns (0.639ns logic, 0.951ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point shaper/SRL16E_inst (SLICE_X34Y3.AI), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shaper/q_reg2/Q (FF)
  Destination:          shaper/SRL16E_inst (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.384ns (0.510 - 0.126)
  Source Clock:         buffered_clock rising at 0.000ns
  Destination Clock:    buffered_clock rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: shaper/q_reg2/Q to shaper/SRL16E_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y4.AQ       Tcko                  0.525   shaper/d_reg2/Q
                                                       shaper/q_reg2/Q
    SLICE_X35Y9.B6       net (fanout=4)        0.609   shaper/q_reg2/Q
    SLICE_X35Y9.B        Tilo                  0.259   shaper/srl_d
                                                       shaper/srl_d1
    SLICE_X34Y3.AI       net (fanout=1)        0.949   shaper/srl_d
    SLICE_X34Y3.CLK      Tds                   0.062   shaper/async_reg/Q
                                                       shaper/SRL16E_inst
    -------------------------------------------------  ---------------------------
    Total                                      2.404ns (0.846ns logic, 1.558ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shaper/q_reg3/Q (FF)
  Destination:          shaper/SRL16E_inst (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.288ns (Levels of Logic = 1)
  Clock Path Skew:      1.012ns (1.359 - 0.347)
  Source Clock:         buffered_clock rising at 0.000ns
  Destination Clock:    buffered_clock rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: shaper/q_reg3/Q to shaper/SRL16E_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y11.DQ      Tcko                  0.430   shaper/q_reg3/Q
                                                       shaper/q_reg3/Q
    SLICE_X35Y9.B3       net (fanout=1)        0.588   shaper/q_reg3/Q
    SLICE_X35Y9.B        Tilo                  0.259   shaper/srl_d
                                                       shaper/srl_d1
    SLICE_X34Y3.AI       net (fanout=1)        0.949   shaper/srl_d
    SLICE_X34Y3.CLK      Tds                   0.062   shaper/async_reg/Q
                                                       shaper/SRL16E_inst
    -------------------------------------------------  ---------------------------
    Total                                      2.288ns (0.751ns logic, 1.537ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYSCLK_P = PERIOD TIMEGRP "SYSCLK_P" 5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point shaper/SRL16E_inst (SLICE_X34Y3.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.247ns (requirement - (clock path skew + uncertainty - data path))
  Source:               shaper/q_reg2/Q (FF)
  Destination:          shaper/SRL16E_inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 0)
  Clock Path Skew:      0.260ns (0.260 - 0.000)
  Source Clock:         buffered_clock rising at 5.000ns
  Destination Clock:    buffered_clock rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: shaper/q_reg2/Q to shaper/SRL16E_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y4.AQ       Tcko                  0.234   shaper/d_reg2/Q
                                                       shaper/q_reg2/Q
    SLICE_X34Y3.CE       net (fanout=4)        0.133   shaper/q_reg2/Q
    SLICE_X34Y3.CLK      Tckce       (-Th)    -0.140   shaper/async_reg/Q
                                                       shaper/SRL16E_inst
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.374ns logic, 0.133ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------

Paths for end point shaper/SRL16E_inst (SLICE_X34Y3.AI), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               shaper/q_reg3/Q (FF)
  Destination:          shaper/SRL16E_inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.089ns (Levels of Logic = 1)
  Clock Path Skew:      0.667ns (0.780 - 0.113)
  Source Clock:         buffered_clock rising at 5.000ns
  Destination Clock:    buffered_clock rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: shaper/q_reg3/Q to shaper/SRL16E_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y11.DQ      Tcko                  0.198   shaper/q_reg3/Q
                                                       shaper/q_reg3/Q
    SLICE_X35Y9.B3       net (fanout=1)        0.269   shaper/q_reg3/Q
    SLICE_X35Y9.B        Tilo                  0.156   shaper/srl_d
                                                       shaper/srl_d1
    SLICE_X34Y3.AI       net (fanout=1)        0.436   shaper/srl_d
    SLICE_X34Y3.CLK      Tdh         (-Th)    -0.030   shaper/async_reg/Q
                                                       shaper/SRL16E_inst
    -------------------------------------------------  ---------------------------
    Total                                      1.089ns (0.384ns logic, 0.705ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.867ns (requirement - (clock path skew + uncertainty - data path))
  Source:               shaper/q_reg2/Q (FF)
  Destination:          shaper/SRL16E_inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.127ns (Levels of Logic = 1)
  Clock Path Skew:      0.260ns (0.260 - 0.000)
  Source Clock:         buffered_clock rising at 5.000ns
  Destination Clock:    buffered_clock rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: shaper/q_reg2/Q to shaper/SRL16E_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y4.AQ       Tcko                  0.234   shaper/d_reg2/Q
                                                       shaper/q_reg2/Q
    SLICE_X35Y9.B6       net (fanout=4)        0.271   shaper/q_reg2/Q
    SLICE_X35Y9.B        Tilo                  0.156   shaper/srl_d
                                                       shaper/srl_d1
    SLICE_X34Y3.AI       net (fanout=1)        0.436   shaper/srl_d
    SLICE_X34Y3.CLK      Tdh         (-Th)    -0.030   shaper/async_reg/Q
                                                       shaper/SRL16E_inst
    -------------------------------------------------  ---------------------------
    Total                                      1.127ns (0.420ns logic, 0.707ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point shaper/async_reg/Q (SLICE_X34Y3.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               shaper/q_reg2/Q (FF)
  Destination:          shaper/async_reg/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 1)
  Clock Path Skew:      0.260ns (0.260 - 0.000)
  Source Clock:         buffered_clock rising at 5.000ns
  Destination Clock:    buffered_clock rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: shaper/q_reg2/Q to shaper/async_reg/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y4.AQ       Tcko                  0.234   shaper/d_reg2/Q
                                                       shaper/q_reg2/Q
    SLICE_X34Y2.A6       net (fanout=4)        0.147   shaper/q_reg2/Q
    SLICE_X34Y2.A        Tilo                  0.156   shaper/vetoed_pulse
                                                       shaper/vetoed_pulse1
    SLICE_X34Y3.SR       net (fanout=1)        0.174   shaper/vetoed_pulse
    SLICE_X34Y3.CLK      Tremck      (-Th)    -0.105   shaper/async_reg/Q
                                                       shaper/async_reg/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.495ns logic, 0.321ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.592ns (requirement - (clock path skew + uncertainty - data path))
  Source:               shaper/d_reg2/Q (FF)
  Destination:          shaper/async_reg/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.852ns (Levels of Logic = 1)
  Clock Path Skew:      0.260ns (0.260 - 0.000)
  Source Clock:         buffered_clock rising at 5.000ns
  Destination Clock:    buffered_clock rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: shaper/d_reg2/Q to shaper/async_reg/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y4.BQ       Tcko                  0.234   shaper/d_reg2/Q
                                                       shaper/d_reg2/Q
    SLICE_X34Y2.A5       net (fanout=1)        0.183   shaper/d_reg2/Q
    SLICE_X34Y2.A        Tilo                  0.156   shaper/vetoed_pulse
                                                       shaper/vetoed_pulse1
    SLICE_X34Y3.SR       net (fanout=1)        0.174   shaper/vetoed_pulse
    SLICE_X34Y3.CLK      Tremck      (-Th)    -0.105   shaper/async_reg/Q
                                                       shaper/async_reg/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.852ns (0.495ns logic, 0.357ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYSCLK_P = PERIOD TIMEGRP "SYSCLK_P" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.601ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: shaper/async_reg/Q/CLK
  Logical resource: shaper/SRL16E_inst/CLK
  Location pin: SLICE_X34Y3.CLK
  Clock network: buffered_clock
--------------------------------------------------------------------------------
Slack: 3.601ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: shaper/d_reg2/Q/CLK
  Logical resource: shaper/q_reg2/Mshreg_Q/CLK
  Location pin: SLICE_X34Y4.CLK
  Clock network: buffered_clock
--------------------------------------------------------------------------------
Slack: 3.601ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: shaper/d_reg2/Q/CLK
  Logical resource: shaper/d_reg2/Mshreg_Q/CLK
  Location pin: SLICE_X34Y4.CLK
  Clock network: buffered_clock
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_P2P = MAXDELAY FROM TIMEGRP "PADS(D)" TO TIMEGRP 
"PADS(Q)" 10 ns;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.125ns.
--------------------------------------------------------------------------------

Paths for end point Q (V15.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.875ns (requirement - data path)
  Source:               D (PAD)
  Destination:          Q (PAD)
  Requirement:          10.000ns
  Data Path Delay:      9.125ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: D to Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U15.I                Tiopi                 1.037   D
                                                       D
                                                       D_IBUF
                                                       ProtoComp0.IMUX.4
    SLICE_X34Y2.A4       net (fanout=2)        2.262   D_IBUF
    SLICE_X34Y2.A        Tilo                  0.254   shaper/vetoed_pulse
                                                       shaper/vetoed_pulse1
    SLICE_X34Y3.SR       net (fanout=1)        0.456   shaper/vetoed_pulse
    SLICE_X34Y3.AQ       Trq                   0.559   shaper/async_reg/Q
                                                       shaper/async_reg/Q
    V15.O                net (fanout=2)        2.215   shaper/async_reg/Q
    V15.PAD              Tioop                 2.342   Q
                                                       Q_OBUF
                                                       Q
    -------------------------------------------------  ---------------------------
    Total                                      9.125ns (4.192ns logic, 4.933ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_P2P = MAXDELAY FROM TIMEGRP "PADS(D)" TO TIMEGRP "PADS(Q)" 10 ns;
--------------------------------------------------------------------------------

Paths for end point Q (V15.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.912ns (data path)
  Source:               D (PAD)
  Destination:          Q (PAD)
  Data Path Delay:      3.912ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: D to Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U15.I                Tiopi                 0.321   D
                                                       D
                                                       D_IBUF
                                                       ProtoComp0.IMUX.4
    SLICE_X34Y2.A4       net (fanout=2)        0.918   D_IBUF
    SLICE_X34Y2.A        Tilo                  0.156   shaper/vetoed_pulse
                                                       shaper/vetoed_pulse1
    SLICE_X34Y3.SR       net (fanout=1)        0.174   shaper/vetoed_pulse
    SLICE_X34Y3.AQ       Trq                   0.262   shaper/async_reg/Q
                                                       shaper/async_reg/Q
    V15.O                net (fanout=2)        1.043   shaper/async_reg/Q
    V15.PAD              Tioop                 1.038   Q
                                                       Q_OBUF
                                                       Q
    -------------------------------------------------  ---------------------------
    Total                                      3.912ns (1.777ns logic, 2.135ns route)
                                                       (45.4% logic, 54.6% route)
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock SYSCLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYSCLK_N       |    2.695|         |         |         |
SYSCLK_P       |    2.695|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SYSCLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYSCLK_N       |    2.695|         |         |         |
SYSCLK_P       |    2.695|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
D              |Q              |    9.125|
---------------+---------------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10 paths, 0 nets, and 15 connections

Design statistics:
   Minimum period:   2.695ns{1}   (Maximum frequency: 371.058MHz)
   Maximum path delay from/to any node:   9.125ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Feb 25 15:51:37 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 291 MB



