# Sequential Logic Design in SystemVerilog

In this lecture we will review sequential logic design in SystemVerilog including flip-flops, registers, and counters.

## Reading
  * Review chapters 17 and 19 from [Dr. Nelson's](https://www.amazon.com/Designing-Digital-Systems-SystemVerilog-v2-1-ebook/dp/B091BBVG4C/ref=sr_1_1?crid=3TUDSUSI1BURK&keywords=Designing+Digital+Systems+With+SystemVerilog+%28v2.1%29&qid=1662573889&s=digital-text&sprefix=designing+digital+systems+with+systemverilog+v2.1+%2Cdigital-text%2C89&sr=1-1) textbook.

## Key Concepts
* always_ff blocks
* Synchronous and asynchronous resets
* Current state/next state styles
* Simple FF (D, T, JK, SR) in behavioral SystemVerilog
* Counters
* Shift registers
* Memories 

## Resources


