vhdl xil_defaultlib  \
"../../../bd/design_top/ip/design_top_CTRL_0_0/sim/design_top_CTRL_0_0.vhd" \
"../../../bd/design_top/ip/design_top_Addr_Counter_0_0/sim/design_top_Addr_Counter_0_0.vhd" \
"../../../bd/design_top/ip/design_top_fsm_intr_0_0/sim/design_top_fsm_intr_0_0.vhd" \
"../../../bd/design_top/ip/design_top_Addr_ctrl_0_0/sim/design_top_Addr_ctrl_0_0.vhd" \
"../../../bd/design_top/ip/design_top_tx_mod_0_0/sim/design_top_tx_mod_0_0.vhd" \
"../../../bd/design_top/ip/design_top_clk_divider_UART_0_0/sim/design_top_clk_divider_UART_0_0.vhd" \
"../../../bd/design_top/ip/design_top_clk_divider_0_0/sim/design_top_clk_divider_0_0.vhd" \
"../../../bd/design_top/ip/design_top_axi_bram_ctrl_0_0/sim/design_top_axi_bram_ctrl_0_0.vhd" \
"../../../bd/design_top/ip/design_top_axi_smc_0/bd_0/ip/ip_1/sim/bd_e6df_psr_aclk_0.vhd" \
"../../../bd/design_top/ip/design_top_rst_ps7_0_50M_0/sim/design_top_rst_ps7_0_50M_0.vhd" \
"../../../bd/design_top/sim/design_top.vhd" \

nosort
