V 000038 56 528 1518974455326 SLICE_0
(_unit SLICE_0
	(_specify
		(_modpath parallel unknown 0 244
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 245
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 246
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 247
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 248
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk width 0 249
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 250
			(_port CLK_dly (negedge))
		)
	)
)
V 000038 56 451 1518974455328 SLICE_1
(_unit SLICE_1
	(_specify
		(_modpath parallel unknown 0 288
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 289
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 290
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 291
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk width 0 292
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 293
			(_port CLK_dly (negedge))
		)
	)
)
V 000038 56 755 1518974455330 SLICE_2
(_unit SLICE_2
	(_specify
		(_modpath parallel unknown 0 316
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 317
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 318
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 319
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 320
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 321
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 322
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 323
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk width 0 324
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 325
			(_port CLK_dly (negedge))
		)
	)
)
V 000039 56 1061 1518974455332 SLICE_3
(_unit SLICE_3
	(_specify
		(_modpath parallel unknown 0 349
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 350
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 351
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 352
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 353
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 354
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 355
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 356
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 357
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 358
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 359
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 360
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 361
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 362
			(_port CLK_dly (negedge))
		)
	)
)
V 000039 56 1061 1518974455334 SLICE_4
(_unit SLICE_4
	(_specify
		(_modpath parallel unknown 0 391
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 392
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 393
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 394
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 395
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 396
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 397
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 398
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 399
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 400
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 401
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 402
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 403
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 404
			(_port CLK_dly (negedge))
		)
	)
)
V 000055 56 594 1518974455336 byte_data_2_2_7__SLICE_5
(_unit byte_data_2_2_7__SLICE_5
	(_specify
		(_modpath parallel unknown 0 435
			(_port C1 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 436
			(_port B1 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 437
			(_port A1 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 438
			(_port C0 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 439
			(_port B0 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 440
			(_port A0 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 441
			(_port M0 in )
			(_port OFX0 out )
		)
	)
)
V 000055 56 594 1518974455338 byte_data_2_2_0__SLICE_6
(_unit byte_data_2_2_0__SLICE_6
	(_specify
		(_modpath parallel unknown 0 477
			(_port C1 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 478
			(_port B1 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 479
			(_port A1 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 480
			(_port C0 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 481
			(_port B0 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 482
			(_port A0 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 483
			(_port M0 in )
			(_port OFX0 out )
		)
	)
)
V 000055 56 594 1518974455340 byte_data_2_2_1__SLICE_7
(_unit byte_data_2_2_1__SLICE_7
	(_specify
		(_modpath parallel unknown 0 504
			(_port C1 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 505
			(_port B1 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 506
			(_port A1 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 507
			(_port C0 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 508
			(_port B0 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 509
			(_port A0 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 510
			(_port M0 in )
			(_port OFX0 out )
		)
	)
)
V 000055 56 594 1518974455342 byte_data_2_2_2__SLICE_8
(_unit byte_data_2_2_2__SLICE_8
	(_specify
		(_modpath parallel unknown 0 531
			(_port C1 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 532
			(_port B1 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 533
			(_port A1 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 534
			(_port C0 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 535
			(_port B0 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 536
			(_port A0 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 537
			(_port M0 in )
			(_port OFX0 out )
		)
	)
)
V 000055 56 594 1518974455344 byte_data_2_2_3__SLICE_9
(_unit byte_data_2_2_3__SLICE_9
	(_specify
		(_modpath parallel unknown 0 558
			(_port C1 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 559
			(_port B1 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 560
			(_port A1 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 561
			(_port C0 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 562
			(_port B0 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 563
			(_port A0 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 564
			(_port M0 in )
			(_port OFX0 out )
		)
	)
)
V 000056 56 595 1518974455346 byte_data_2_2_4__SLICE_10
(_unit byte_data_2_2_4__SLICE_10
	(_specify
		(_modpath parallel unknown 0 585
			(_port C1 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 586
			(_port B1 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 587
			(_port A1 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 588
			(_port C0 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 589
			(_port B0 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 590
			(_port A0 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 591
			(_port M0 in )
			(_port OFX0 out )
		)
	)
)
V 000056 56 595 1518974455348 byte_data_2_2_5__SLICE_11
(_unit byte_data_2_2_5__SLICE_11
	(_specify
		(_modpath parallel unknown 0 612
			(_port C1 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 613
			(_port B1 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 614
			(_port A1 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 615
			(_port C0 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 616
			(_port B0 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 617
			(_port A0 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 618
			(_port M0 in )
			(_port OFX0 out )
		)
	)
)
V 000056 56 595 1518974455350 byte_data_2_2_6__SLICE_12
(_unit byte_data_2_2_6__SLICE_12
	(_specify
		(_modpath parallel unknown 0 639
			(_port C1 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 640
			(_port B1 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 641
			(_port A1 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 642
			(_port C0 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 643
			(_port B0 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 644
			(_port A0 in )
			(_port OFX0 out )
		)
		(_modpath parallel unknown 0 645
			(_port M0 in )
			(_port OFX0 out )
		)
	)
)
V 000039 56 488 1518974455352 SLICE_13
(_unit SLICE_13
	(_specify
		(_modpath parallel unknown 0 658
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 659
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 660
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 661
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 662
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 663
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000039 56 488 1518974455354 SLICE_14
(_unit SLICE_14
	(_specify
		(_modpath parallel unknown 0 681
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 682
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 683
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 684
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 685
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 686
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000039 56 336 1518974455356 SLICE_15
(_unit SLICE_15
	(_specify
		(_modpath parallel unknown 0 709
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 710
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 711
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 712
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000039 56 336 1518974455358 SLICE_16
(_unit SLICE_16
	(_specify
		(_modpath parallel unknown 0 735
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 736
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 737
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 738
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000039 56 336 1518974455360 SLICE_17
(_unit SLICE_17
	(_specify
		(_modpath parallel unknown 0 761
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 762
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 763
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 764
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000039 56 336 1518974455362 SLICE_18
(_unit SLICE_18
	(_specify
		(_modpath parallel unknown 0 782
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 783
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 784
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 785
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000039 56 336 1518974455364 SLICE_19
(_unit SLICE_19
	(_specify
		(_modpath parallel unknown 0 798
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 799
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 800
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 801
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000039 56 336 1518974455366 SLICE_20
(_unit SLICE_20
	(_specify
		(_modpath parallel unknown 0 814
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 815
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 816
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 817
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000038 56 115 1518974455368 byte_en
(_unit byte_en
	(_specify
		(_modpath parallel unknown 0 829
			(_port PADDO in )
			(_port byte_en out )
		)
	)
)
V 000038 56 223 1518974455370 reset_n
(_unit reset_n
	(_specify
		(_modpath parallel unknown 0 844
			(_port reset_n in )
			(_port PADDI out )
		)
		(_tchk width 0 845
			(_port reset_n (posedge))
		)
		(_tchk width 0 846
			(_port reset_n (negedge))
		)
	)
)
V 000043 56 122 1518974455372 data_type_5_
(_unit data_type_5_
	(_specify
		(_modpath parallel unknown 0 863
			(_port PADDO in )
			(_port datatype5 out )
		)
	)
)
V 000043 56 122 1518974455374 data_type_4_
(_unit data_type_4_
	(_specify
		(_modpath parallel unknown 0 875
			(_port PADDO in )
			(_port datatype4 out )
		)
	)
)
V 000043 56 122 1518974455376 data_type_3_
(_unit data_type_3_
	(_specify
		(_modpath parallel unknown 0 887
			(_port PADDO in )
			(_port datatype3 out )
		)
	)
)
V 000043 56 122 1518974455378 data_type_2_
(_unit data_type_2_
	(_specify
		(_modpath parallel unknown 0 899
			(_port PADDO in )
			(_port datatype2 out )
		)
	)
)
V 000043 56 122 1518974455380 data_type_1_
(_unit data_type_1_
	(_specify
		(_modpath parallel unknown 0 911
			(_port PADDO in )
			(_port datatype1 out )
		)
	)
)
V 000043 56 122 1518974455382 data_type_0_
(_unit data_type_0_
	(_specify
		(_modpath parallel unknown 0 923
			(_port PADDO in )
			(_port datatype0 out )
		)
	)
)
V 000037 56 113 1518974455384 FV_end
(_unit FV_end
	(_specify
		(_modpath parallel unknown 0 935
			(_port PADDO in )
			(_port FV_end out )
		)
	)
)
V 000039 56 117 1518974455386 FV_start
(_unit FV_start
	(_specify
		(_modpath parallel unknown 0 947
			(_port PADDO in )
			(_port FV_start out )
		)
	)
)
V 000033 56 203 1518974455388 FV
(_unit FV
	(_specify
		(_modpath parallel unknown 0 957
			(_port FV in )
			(_port PADDI out )
		)
		(_tchk width 0 958
			(_port FV (posedge))
		)
		(_tchk width 0 959
			(_port FV (negedge))
		)
	)
)
V 000039 56 296 1518974455390 FV_MGIOL
(_unit FV_MGIOL
	(_specify
		(_modpath parallel unknown 0 973
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 974
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk width 0 975
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 976
			(_port CLK_dly (negedge))
		)
	)
)
V 000044 56 124 1518974455392 byte_data_31_
(_unit byte_data_31_
	(_specify
		(_modpath parallel unknown 0 994
			(_port PADDO in )
			(_port bytedata31 out )
		)
	)
)
V 000044 56 125 1518974455394 byte_data_30_
(_unit byte_data_30_
	(_specify
		(_modpath parallel unknown 0 1006
			(_port PADDO in )
			(_port bytedata30 out )
		)
	)
)
V 000044 56 125 1518974455396 byte_data_29_
(_unit byte_data_29_
	(_specify
		(_modpath parallel unknown 0 1018
			(_port PADDO in )
			(_port bytedata29 out )
		)
	)
)
V 000044 56 125 1518974455398 byte_data_28_
(_unit byte_data_28_
	(_specify
		(_modpath parallel unknown 0 1030
			(_port PADDO in )
			(_port bytedata28 out )
		)
	)
)
V 000044 56 125 1518974455400 byte_data_27_
(_unit byte_data_27_
	(_specify
		(_modpath parallel unknown 0 1042
			(_port PADDO in )
			(_port bytedata27 out )
		)
	)
)
V 000044 56 125 1518974455402 byte_data_26_
(_unit byte_data_26_
	(_specify
		(_modpath parallel unknown 0 1054
			(_port PADDO in )
			(_port bytedata26 out )
		)
	)
)
V 000044 56 125 1518974455404 byte_data_25_
(_unit byte_data_25_
	(_specify
		(_modpath parallel unknown 0 1066
			(_port PADDO in )
			(_port bytedata25 out )
		)
	)
)
V 000044 56 125 1518974455406 byte_data_24_
(_unit byte_data_24_
	(_specify
		(_modpath parallel unknown 0 1078
			(_port PADDO in )
			(_port bytedata24 out )
		)
	)
)
V 000044 56 125 1518974455408 byte_data_23_
(_unit byte_data_23_
	(_specify
		(_modpath parallel unknown 0 1090
			(_port PADDO in )
			(_port bytedata23 out )
		)
	)
)
V 000044 56 125 1518974455410 byte_data_22_
(_unit byte_data_22_
	(_specify
		(_modpath parallel unknown 0 1102
			(_port PADDO in )
			(_port bytedata22 out )
		)
	)
)
V 000044 56 125 1518974455412 byte_data_21_
(_unit byte_data_21_
	(_specify
		(_modpath parallel unknown 0 1114
			(_port PADDO in )
			(_port bytedata21 out )
		)
	)
)
V 000044 56 125 1518974455414 byte_data_20_
(_unit byte_data_20_
	(_specify
		(_modpath parallel unknown 0 1126
			(_port PADDO in )
			(_port bytedata20 out )
		)
	)
)
V 000044 56 125 1518974455416 byte_data_19_
(_unit byte_data_19_
	(_specify
		(_modpath parallel unknown 0 1138
			(_port PADDO in )
			(_port bytedata19 out )
		)
	)
)
V 000044 56 125 1518974455418 byte_data_18_
(_unit byte_data_18_
	(_specify
		(_modpath parallel unknown 0 1150
			(_port PADDO in )
			(_port bytedata18 out )
		)
	)
)
V 000044 56 125 1518974455420 byte_data_17_
(_unit byte_data_17_
	(_specify
		(_modpath parallel unknown 0 1162
			(_port PADDO in )
			(_port bytedata17 out )
		)
	)
)
V 000044 56 125 1518974455422 byte_data_16_
(_unit byte_data_16_
	(_specify
		(_modpath parallel unknown 0 1174
			(_port PADDO in )
			(_port bytedata16 out )
		)
	)
)
V 000044 56 125 1518974455424 byte_data_15_
(_unit byte_data_15_
	(_specify
		(_modpath parallel unknown 0 1186
			(_port PADDO in )
			(_port bytedata15 out )
		)
	)
)
V 000044 56 125 1518974455426 byte_data_14_
(_unit byte_data_14_
	(_specify
		(_modpath parallel unknown 0 1198
			(_port PADDO in )
			(_port bytedata14 out )
		)
	)
)
V 000044 56 125 1518974455428 byte_data_13_
(_unit byte_data_13_
	(_specify
		(_modpath parallel unknown 0 1210
			(_port PADDO in )
			(_port bytedata13 out )
		)
	)
)
V 000044 56 125 1518974455430 byte_data_12_
(_unit byte_data_12_
	(_specify
		(_modpath parallel unknown 0 1222
			(_port PADDO in )
			(_port bytedata12 out )
		)
	)
)
V 000044 56 125 1518974455432 byte_data_11_
(_unit byte_data_11_
	(_specify
		(_modpath parallel unknown 0 1234
			(_port PADDO in )
			(_port bytedata11 out )
		)
	)
)
V 000044 56 125 1518974455434 byte_data_10_
(_unit byte_data_10_
	(_specify
		(_modpath parallel unknown 0 1246
			(_port PADDO in )
			(_port bytedata10 out )
		)
	)
)
V 000043 56 123 1518974455436 byte_data_9_
(_unit byte_data_9_
	(_specify
		(_modpath parallel unknown 0 1258
			(_port PADDO in )
			(_port bytedata9 out )
		)
	)
)
V 000043 56 123 1518974455438 byte_data_8_
(_unit byte_data_8_
	(_specify
		(_modpath parallel unknown 0 1270
			(_port PADDO in )
			(_port bytedata8 out )
		)
	)
)
V 000043 56 123 1518974455440 byte_data_7_
(_unit byte_data_7_
	(_specify
		(_modpath parallel unknown 0 1282
			(_port IOLDO in )
			(_port bytedata7 out )
		)
	)
)
V 000049 56 315 1518974455442 byte_data_7__MGIOL
(_unit byte_data_7__MGIOL
	(_specify
		(_modpath parallel unknown 0 1296
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1297
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1298
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1299
			(_port CLK_dly (negedge))
		)
	)
)
V 000043 56 123 1518974455444 byte_data_6_
(_unit byte_data_6_
	(_specify
		(_modpath parallel unknown 0 1317
			(_port IOLDO in )
			(_port bytedata6 out )
		)
	)
)
V 000049 56 315 1518974455446 byte_data_6__MGIOL
(_unit byte_data_6__MGIOL
	(_specify
		(_modpath parallel unknown 0 1331
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1332
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1333
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1334
			(_port CLK_dly (negedge))
		)
	)
)
V 000043 56 123 1518974455448 byte_data_5_
(_unit byte_data_5_
	(_specify
		(_modpath parallel unknown 0 1346
			(_port IOLDO in )
			(_port bytedata5 out )
		)
	)
)
V 000049 56 315 1518974455450 byte_data_5__MGIOL
(_unit byte_data_5__MGIOL
	(_specify
		(_modpath parallel unknown 0 1360
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1361
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1362
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1363
			(_port CLK_dly (negedge))
		)
	)
)
V 000043 56 123 1518974455452 byte_data_4_
(_unit byte_data_4_
	(_specify
		(_modpath parallel unknown 0 1375
			(_port IOLDO in )
			(_port bytedata4 out )
		)
	)
)
V 000049 56 315 1518974455454 byte_data_4__MGIOL
(_unit byte_data_4__MGIOL
	(_specify
		(_modpath parallel unknown 0 1389
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1390
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1391
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1392
			(_port CLK_dly (negedge))
		)
	)
)
V 000043 56 123 1518974455456 byte_data_3_
(_unit byte_data_3_
	(_specify
		(_modpath parallel unknown 0 1404
			(_port IOLDO in )
			(_port bytedata3 out )
		)
	)
)
V 000049 56 315 1518974455458 byte_data_3__MGIOL
(_unit byte_data_3__MGIOL
	(_specify
		(_modpath parallel unknown 0 1418
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1419
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1420
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1421
			(_port CLK_dly (negedge))
		)
	)
)
V 000043 56 123 1518974455460 byte_data_2_
(_unit byte_data_2_
	(_specify
		(_modpath parallel unknown 0 1433
			(_port IOLDO in )
			(_port bytedata2 out )
		)
	)
)
V 000049 56 315 1518974455462 byte_data_2__MGIOL
(_unit byte_data_2__MGIOL
	(_specify
		(_modpath parallel unknown 0 1447
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1448
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1449
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1450
			(_port CLK_dly (negedge))
		)
	)
)
V 000043 56 123 1518974455464 byte_data_1_
(_unit byte_data_1_
	(_specify
		(_modpath parallel unknown 0 1462
			(_port IOLDO in )
			(_port bytedata1 out )
		)
	)
)
V 000049 56 315 1518974455466 byte_data_1__MGIOL
(_unit byte_data_1__MGIOL
	(_specify
		(_modpath parallel unknown 0 1476
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1477
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1478
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1479
			(_port CLK_dly (negedge))
		)
	)
)
V 000043 56 123 1518974455468 byte_data_0_
(_unit byte_data_0_
	(_specify
		(_modpath parallel unknown 0 1491
			(_port IOLDO in )
			(_port bytedata0 out )
		)
	)
)
V 000049 56 315 1518974455470 byte_data_0__MGIOL
(_unit byte_data_0__MGIOL
	(_specify
		(_modpath parallel unknown 0 1505
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 1506
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 1507
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1508
			(_port CLK_dly (negedge))
		)
	)
)
V 000039 56 230 1518974455472 byte_clk
(_unit byte_clk
	(_specify
		(_modpath parallel unknown 0 1518
			(_port byte_clk in )
			(_port PADDI out )
		)
		(_tchk width 0 1519
			(_port byte_clk (posedge))
		)
		(_tchk width 0 1520
			(_port byte_clk (negedge))
		)
	)
)
V 000041 56 232 1518974455474 PIXDATA_7_
(_unit PIXDATA_7_
	(_specify
		(_modpath parallel unknown 0 1530
			(_port PIXDATA7 in )
			(_port PADDI out )
		)
		(_tchk width 0 1531
			(_port PIXDATA7 (posedge))
		)
		(_tchk width 0 1532
			(_port PIXDATA7 (negedge))
		)
	)
)
V 000047 56 308 1518974455476 PIXDATA_7__MGIOL
(_unit PIXDATA_7__MGIOL
	(_specify
		(_modpath parallel unknown 0 1546
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 1547
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk width 0 1548
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1549
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 232 1518974455478 PIXDATA_6_
(_unit PIXDATA_6_
	(_specify
		(_modpath parallel unknown 0 1559
			(_port PIXDATA6 in )
			(_port PADDI out )
		)
		(_tchk width 0 1560
			(_port PIXDATA6 (posedge))
		)
		(_tchk width 0 1561
			(_port PIXDATA6 (negedge))
		)
	)
)
V 000047 56 308 1518974455480 PIXDATA_6__MGIOL
(_unit PIXDATA_6__MGIOL
	(_specify
		(_modpath parallel unknown 0 1575
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 1576
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk width 0 1577
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1578
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 232 1518974455482 PIXDATA_5_
(_unit PIXDATA_5_
	(_specify
		(_modpath parallel unknown 0 1588
			(_port PIXDATA5 in )
			(_port PADDI out )
		)
		(_tchk width 0 1589
			(_port PIXDATA5 (posedge))
		)
		(_tchk width 0 1590
			(_port PIXDATA5 (negedge))
		)
	)
)
V 000047 56 308 1518974455484 PIXDATA_5__MGIOL
(_unit PIXDATA_5__MGIOL
	(_specify
		(_modpath parallel unknown 0 1604
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 1605
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk width 0 1606
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1607
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 232 1518974455486 PIXDATA_4_
(_unit PIXDATA_4_
	(_specify
		(_modpath parallel unknown 0 1617
			(_port PIXDATA4 in )
			(_port PADDI out )
		)
		(_tchk width 0 1618
			(_port PIXDATA4 (posedge))
		)
		(_tchk width 0 1619
			(_port PIXDATA4 (negedge))
		)
	)
)
V 000047 56 308 1518974455488 PIXDATA_4__MGIOL
(_unit PIXDATA_4__MGIOL
	(_specify
		(_modpath parallel unknown 0 1633
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 1634
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk width 0 1635
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1636
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 232 1518974455490 PIXDATA_3_
(_unit PIXDATA_3_
	(_specify
		(_modpath parallel unknown 0 1646
			(_port PIXDATA3 in )
			(_port PADDI out )
		)
		(_tchk width 0 1647
			(_port PIXDATA3 (posedge))
		)
		(_tchk width 0 1648
			(_port PIXDATA3 (negedge))
		)
	)
)
V 000047 56 308 1518974455492 PIXDATA_3__MGIOL
(_unit PIXDATA_3__MGIOL
	(_specify
		(_modpath parallel unknown 0 1662
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 1663
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk width 0 1664
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1665
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 232 1518974455494 PIXDATA_2_
(_unit PIXDATA_2_
	(_specify
		(_modpath parallel unknown 0 1675
			(_port PIXDATA2 in )
			(_port PADDI out )
		)
		(_tchk width 0 1676
			(_port PIXDATA2 (posedge))
		)
		(_tchk width 0 1677
			(_port PIXDATA2 (negedge))
		)
	)
)
V 000047 56 308 1518974455496 PIXDATA_2__MGIOL
(_unit PIXDATA_2__MGIOL
	(_specify
		(_modpath parallel unknown 0 1691
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 1692
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk width 0 1693
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1694
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 232 1518974455498 PIXDATA_1_
(_unit PIXDATA_1_
	(_specify
		(_modpath parallel unknown 0 1704
			(_port PIXDATA1 in )
			(_port PADDI out )
		)
		(_tchk width 0 1705
			(_port PIXDATA1 (posedge))
		)
		(_tchk width 0 1706
			(_port PIXDATA1 (negedge))
		)
	)
)
V 000047 56 308 1518974455500 PIXDATA_1__MGIOL
(_unit PIXDATA_1__MGIOL
	(_specify
		(_modpath parallel unknown 0 1720
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 1721
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk width 0 1722
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1723
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 232 1518974455502 PIXDATA_0_
(_unit PIXDATA_0_
	(_specify
		(_modpath parallel unknown 0 1733
			(_port PIXDATA0 in )
			(_port PADDI out )
		)
		(_tchk width 0 1734
			(_port PIXDATA0 (posedge))
		)
		(_tchk width 0 1735
			(_port PIXDATA0 (negedge))
		)
	)
)
V 000047 56 308 1518974455504 PIXDATA_0__MGIOL
(_unit PIXDATA_0__MGIOL
	(_specify
		(_modpath parallel unknown 0 1749
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 1750
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk width 0 1751
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1752
			(_port CLK_dly (negedge))
		)
	)
)
V 000033 56 206 1518974455506 LV
(_unit LV
	(_specify
		(_modpath parallel unknown 0 1762
			(_port LV in )
			(_port PADDI out )
		)
		(_tchk width 0 1763
			(_port LV (posedge))
		)
		(_tchk width 0 1764
			(_port LV (negedge))
		)
	)
)
V 000039 56 300 1518974455508 LV_MGIOL
(_unit LV_MGIOL
	(_specify
		(_modpath parallel unknown 0 1778
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 1779
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk width 0 1780
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1781
			(_port CLK_dly (negedge))
		)
	)
)
V 000037 56 222 1518974455510 PIXCLK
(_unit PIXCLK
	(_specify
		(_modpath parallel unknown 0 1791
			(_port PIXCLK in )
			(_port PADDI out )
		)
		(_tchk width 0 1792
			(_port PIXCLK (posedge))
		)
		(_tchk width 0 1793
			(_port PIXCLK (negedge))
		)
	)
)
V 000064 56 5781 1518974455512 u_fifo_pixel2byte_fifo_8to32_0_1
(_unit u_fifo_pixel2byte_fifo_8to32_0_1
	(_specify
		(_modpath parallel unknown 0 1823
			(_port RSTA in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 1824
			(_port RSTA in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 1825
			(_port RSTA in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 1826
			(_port RSTA in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 1827
			(_port RSTA in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 1828
			(_port RSTA in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 1829
			(_port RSTA in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 1830
			(_port RSTA in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 1831
			(_port RSTA in )
			(_port FF out )
		)
		(_modpath parallel unknown 0 1832
			(_port RSTA in )
			(_port EF out )
		)
		(_modpath parallel unknown 0 1833
			(_port RSTA in )
			(_port DOB0 out )
		)
		(_modpath parallel unknown 0 1834
			(_port RSTA in )
			(_port DOB1 out )
		)
		(_modpath parallel unknown 0 1835
			(_port RSTA in )
			(_port DOB2 out )
		)
		(_modpath parallel unknown 0 1836
			(_port RSTA in )
			(_port DOB3 out )
		)
		(_modpath parallel unknown 0 1837
			(_port RSTA in )
			(_port DOB4 out )
		)
		(_modpath parallel unknown 0 1838
			(_port RSTA in )
			(_port DOB5 out )
		)
		(_modpath parallel unknown 0 1839
			(_port RSTA in )
			(_port DOB6 out )
		)
		(_modpath parallel unknown 0 1840
			(_port RSTA in )
			(_port DOB7 out )
		)
		(_modpath parallel unknown 0 1841
			(_port CLKA in )
			(_port FF out )
		)
		(_modpath parallel unknown 0 1842
			(_port CLKB in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 1843
			(_port CLKB in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 1844
			(_port CLKB in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 1845
			(_port CLKB in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 1846
			(_port CLKB in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 1847
			(_port CLKB in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 1848
			(_port CLKB in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 1849
			(_port CLKB in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 1850
			(_port CLKB in )
			(_port EF out )
		)
		(_modpath parallel unknown 0 1851
			(_port CLKB in )
			(_port DOB0 out )
		)
		(_modpath parallel unknown 0 1852
			(_port CLKB in )
			(_port DOB1 out )
		)
		(_modpath parallel unknown 0 1853
			(_port CLKB in )
			(_port DOB2 out )
		)
		(_modpath parallel unknown 0 1854
			(_port CLKB in )
			(_port DOB3 out )
		)
		(_modpath parallel unknown 0 1855
			(_port CLKB in )
			(_port DOB4 out )
		)
		(_modpath parallel unknown 0 1856
			(_port CLKB in )
			(_port DOB5 out )
		)
		(_modpath parallel unknown 0 1857
			(_port CLKB in )
			(_port DOB6 out )
		)
		(_modpath parallel unknown 0 1858
			(_port CLKB in )
			(_port DOB7 out )
		)
		(_modpath parallel unknown 0 1859
			(_port RSTB in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 1860
			(_port RSTB in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 1861
			(_port RSTB in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 1862
			(_port RSTB in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 1863
			(_port RSTB in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 1864
			(_port RSTB in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 1865
			(_port RSTB in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 1866
			(_port RSTB in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 1867
			(_port RSTB in )
			(_port EF out )
		)
		(_modpath parallel unknown 0 1868
			(_port RSTB in )
			(_port DOB0 out )
		)
		(_modpath parallel unknown 0 1869
			(_port RSTB in )
			(_port DOB1 out )
		)
		(_modpath parallel unknown 0 1870
			(_port RSTB in )
			(_port DOB2 out )
		)
		(_modpath parallel unknown 0 1871
			(_port RSTB in )
			(_port DOB3 out )
		)
		(_modpath parallel unknown 0 1872
			(_port RSTB in )
			(_port DOB4 out )
		)
		(_modpath parallel unknown 0 1873
			(_port RSTB in )
			(_port DOB5 out )
		)
		(_modpath parallel unknown 0 1874
			(_port RSTB in )
			(_port DOB6 out )
		)
		(_modpath parallel unknown 0 1875
			(_port RSTB in )
			(_port DOB7 out )
		)
		(_tchk setuphold 0 1876
			(_port CLKA_dly (posedge))
			(_port DIA3_dly ())
		)
		(_tchk setuphold 0 1877
			(_port CLKA_dly (posedge))
			(_port DIA2_dly ())
		)
		(_tchk setuphold 0 1878
			(_port CLKA_dly (posedge))
			(_port DIA1_dly ())
		)
		(_tchk setuphold 0 1879
			(_port CLKA_dly (posedge))
			(_port DIA0_dly ())
		)
		(_tchk setuphold 0 1880
			(_port CLKA_dly (posedge))
			(_port CEA_dly ())
		)
		(_tchk setuphold 0 1881
			(_port CLKA_dly (posedge))
			(_port RSTA_dly ())
		)
		(_tchk setuphold 0 1882
			(_port CLKA_dly (posedge))
			(_port CSA2_dly ())
		)
		(_tchk setuphold 0 1883
			(_port CLKB_dly (posedge))
			(_port CSB2_dly ())
		)
		(_tchk setuphold 0 1884
			(_port CLKA_dly (posedge))
			(_port RSTB_dly ())
		)
		(_tchk setuphold 0 1885
			(_port CLKB_dly (posedge))
			(_port RSTB_dly ())
		)
		(_tchk setuphold 0 1886
			(_port CLKB_dly (posedge))
			(_port OCEB_dly ())
		)
		(_tchk setuphold 0 1887
			(_port CLKB_dly (posedge))
			(_port CEB_dly ())
		)
		(_tchk width 0 1888
			(_port RSTA_dly (posedge))
		)
		(_tchk width 0 1889
			(_port RSTA_dly (negedge))
		)
		(_tchk width 0 1890
			(_port CLKA_dly (posedge))
		)
		(_tchk width 0 1891
			(_port CLKA_dly (negedge))
		)
		(_tchk width 0 1892
			(_port CLKB_dly (posedge))
		)
		(_tchk width 0 1893
			(_port CLKB_dly (negedge))
		)
		(_tchk width 0 1894
			(_port RSTB_dly (posedge))
		)
		(_tchk width 0 1895
			(_port RSTB_dly (negedge))
		)
	)
)
V 000064 56 5386 1518974455514 u_fifo_pixel2byte_fifo_8to32_1_0
(_unit u_fifo_pixel2byte_fifo_8to32_1_0
	(_specify
		(_modpath parallel unknown 0 1962
			(_port RSTA in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 1963
			(_port RSTA in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 1964
			(_port RSTA in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 1965
			(_port RSTA in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 1966
			(_port RSTA in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 1967
			(_port RSTA in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 1968
			(_port RSTA in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 1969
			(_port RSTA in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 1970
			(_port RSTA in )
			(_port DOB0 out )
		)
		(_modpath parallel unknown 0 1971
			(_port RSTA in )
			(_port DOB1 out )
		)
		(_modpath parallel unknown 0 1972
			(_port RSTA in )
			(_port DOB2 out )
		)
		(_modpath parallel unknown 0 1973
			(_port RSTA in )
			(_port DOB3 out )
		)
		(_modpath parallel unknown 0 1974
			(_port RSTA in )
			(_port DOB4 out )
		)
		(_modpath parallel unknown 0 1975
			(_port RSTA in )
			(_port DOB5 out )
		)
		(_modpath parallel unknown 0 1976
			(_port RSTA in )
			(_port DOB6 out )
		)
		(_modpath parallel unknown 0 1977
			(_port RSTA in )
			(_port DOB7 out )
		)
		(_modpath parallel unknown 0 1978
			(_port CLKB in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 1979
			(_port CLKB in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 1980
			(_port CLKB in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 1981
			(_port CLKB in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 1982
			(_port CLKB in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 1983
			(_port CLKB in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 1984
			(_port CLKB in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 1985
			(_port CLKB in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 1986
			(_port CLKB in )
			(_port DOB0 out )
		)
		(_modpath parallel unknown 0 1987
			(_port CLKB in )
			(_port DOB1 out )
		)
		(_modpath parallel unknown 0 1988
			(_port CLKB in )
			(_port DOB2 out )
		)
		(_modpath parallel unknown 0 1989
			(_port CLKB in )
			(_port DOB3 out )
		)
		(_modpath parallel unknown 0 1990
			(_port CLKB in )
			(_port DOB4 out )
		)
		(_modpath parallel unknown 0 1991
			(_port CLKB in )
			(_port DOB5 out )
		)
		(_modpath parallel unknown 0 1992
			(_port CLKB in )
			(_port DOB6 out )
		)
		(_modpath parallel unknown 0 1993
			(_port CLKB in )
			(_port DOB7 out )
		)
		(_modpath parallel unknown 0 1994
			(_port RSTB in )
			(_port DOA7 out )
		)
		(_modpath parallel unknown 0 1995
			(_port RSTB in )
			(_port DOA6 out )
		)
		(_modpath parallel unknown 0 1996
			(_port RSTB in )
			(_port DOA5 out )
		)
		(_modpath parallel unknown 0 1997
			(_port RSTB in )
			(_port DOA4 out )
		)
		(_modpath parallel unknown 0 1998
			(_port RSTB in )
			(_port DOA3 out )
		)
		(_modpath parallel unknown 0 1999
			(_port RSTB in )
			(_port DOA2 out )
		)
		(_modpath parallel unknown 0 2000
			(_port RSTB in )
			(_port DOA1 out )
		)
		(_modpath parallel unknown 0 2001
			(_port RSTB in )
			(_port DOA0 out )
		)
		(_modpath parallel unknown 0 2002
			(_port RSTB in )
			(_port DOB0 out )
		)
		(_modpath parallel unknown 0 2003
			(_port RSTB in )
			(_port DOB1 out )
		)
		(_modpath parallel unknown 0 2004
			(_port RSTB in )
			(_port DOB2 out )
		)
		(_modpath parallel unknown 0 2005
			(_port RSTB in )
			(_port DOB3 out )
		)
		(_modpath parallel unknown 0 2006
			(_port RSTB in )
			(_port DOB4 out )
		)
		(_modpath parallel unknown 0 2007
			(_port RSTB in )
			(_port DOB5 out )
		)
		(_modpath parallel unknown 0 2008
			(_port RSTB in )
			(_port DOB6 out )
		)
		(_modpath parallel unknown 0 2009
			(_port RSTB in )
			(_port DOB7 out )
		)
		(_tchk setuphold 0 2010
			(_port CLKA_dly (posedge))
			(_port DIA3_dly ())
		)
		(_tchk setuphold 0 2011
			(_port CLKA_dly (posedge))
			(_port DIA2_dly ())
		)
		(_tchk setuphold 0 2012
			(_port CLKA_dly (posedge))
			(_port DIA1_dly ())
		)
		(_tchk setuphold 0 2013
			(_port CLKA_dly (posedge))
			(_port DIA0_dly ())
		)
		(_tchk setuphold 0 2014
			(_port CLKA_dly (posedge))
			(_port CEA_dly ())
		)
		(_tchk setuphold 0 2015
			(_port CLKA_dly (posedge))
			(_port RSTA_dly ())
		)
		(_tchk setuphold 0 2016
			(_port CLKA_dly (posedge))
			(_port CSA2_dly ())
		)
		(_tchk setuphold 0 2017
			(_port CLKB_dly (posedge))
			(_port CSB2_dly ())
		)
		(_tchk setuphold 0 2018
			(_port CLKA_dly (posedge))
			(_port RSTB_dly ())
		)
		(_tchk setuphold 0 2019
			(_port CLKB_dly (posedge))
			(_port RSTB_dly ())
		)
		(_tchk setuphold 0 2020
			(_port CLKB_dly (posedge))
			(_port OCEB_dly ())
		)
		(_tchk setuphold 0 2021
			(_port CLKB_dly (posedge))
			(_port CEB_dly ())
		)
		(_tchk width 0 2022
			(_port RSTA_dly (posedge))
		)
		(_tchk width 0 2023
			(_port RSTA_dly (negedge))
		)
		(_tchk width 0 2024
			(_port CLKA_dly (posedge))
		)
		(_tchk width 0 2025
			(_port CLKA_dly (negedge))
		)
		(_tchk width 0 2026
			(_port CLKB_dly (posedge))
		)
		(_tchk width 0 2027
			(_port CLKB_dly (negedge))
		)
		(_tchk width 0 2028
			(_port RSTB_dly (posedge))
		)
		(_tchk width 0 2029
			(_port RSTB_dly (negedge))
		)
	)
)
V 000038 56 32 1518974455516 GSR_INST
(_unit GSR_INST
	(_specify
	)
)
V 000039 56 756 1518974456497 SLICE5_0
(_unit SLICE5_0
	(_specify
		(_modpath parallel unknown 0 968
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 969
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 970
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 971
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 972
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 973
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 974
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 975
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk width 0 976
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 977
			(_port CLK_dly (negedge))
		)
	)
)
V 000054 56 1288 1518974456499 u_PH_DLY_FIFO_SLICE5_1
(_unit u_PH_DLY_FIFO_SLICE5_1
	(_specify
		(_modpath parallel unknown 0 1021
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1022
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1023
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1024
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1025
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1026
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1027
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1028
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1029
			(_port FCI in )
			(_port F1 out )
		)
		(_tchk setuphold 0 1030
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1031
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 1032
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 1033
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1034
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1035
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1036
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1037
			(_port CLK_dly (negedge))
		)
	)
)
V 000053 56 662 1518974456501 u_PH_DLY_FIFO_SLICE5_2
(_unit u_PH_DLY_FIFO_SLICE5_2
	(_specify
		(_modpath parallel unknown 0 1064
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1065
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1066
			(_port FCI in )
			(_port F0 out )
		)
		(_tchk setuphold 0 1067
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 1068
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1069
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1070
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1071
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1072
			(_port CLK_dly (negedge))
		)
	)
)
V 000054 56 1210 1518974456503 u_PH_DLY_FIFO_SLICE5_3
(_unit u_PH_DLY_FIFO_SLICE5_3
	(_specify
		(_modpath parallel unknown 0 1097
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1098
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1099
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1100
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1101
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1102
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1103
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1104
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1105
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1106
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1107
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 1108
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1109
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1110
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1111
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1112
			(_port CLK_dly (negedge))
		)
	)
)
V 000052 56 46 1518974456505 u_PH_DLY_FIFO_SLICE5_4
(_unit u_PH_DLY_FIFO_SLICE5_4
	(_specify
	)
)
V 000054 56 1523 1518974456507 u_PH_DLY_FIFO_SLICE5_5
(_unit u_PH_DLY_FIFO_SLICE5_5
	(_specify
		(_modpath parallel unknown 0 1148
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1149
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1150
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1151
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1152
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1153
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1154
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1155
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1156
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1157
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1158
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1159
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1160
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1161
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 1162
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 1163
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1164
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1165
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1166
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1167
			(_port CLK_dly (negedge))
		)
	)
)
V 000054 56 1288 1518974456509 u_PH_DLY_FIFO_SLICE5_6
(_unit u_PH_DLY_FIFO_SLICE5_6
	(_specify
		(_modpath parallel unknown 0 1191
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1192
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1193
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1194
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1195
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1196
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1197
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1198
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1199
			(_port FCI in )
			(_port F1 out )
		)
		(_tchk setuphold 0 1200
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1201
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 1202
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 1203
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1204
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1205
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1206
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1207
			(_port CLK_dly (negedge))
		)
	)
)
V 000039 56 458 1518974456511 SLICE5_7
(_unit SLICE5_7
	(_specify
		(_modpath parallel unknown 0 1225
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1226
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 1227
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1228
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk width 0 1229
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1230
			(_port CLK_dly (negedge))
		)
	)
)
V 000054 56 1523 1518974456513 u_PH_DLY_FIFO_SLICE5_8
(_unit u_PH_DLY_FIFO_SLICE5_8
	(_specify
		(_modpath parallel unknown 0 1248
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1249
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1250
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1251
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1252
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1253
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1254
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1255
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1256
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1257
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1258
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1259
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1260
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1261
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 1262
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 1263
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1264
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1265
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1266
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1267
			(_port CLK_dly (negedge))
		)
	)
)
V 000053 56 975 1518974456515 u_PH_DLY_FIFO_SLICE5_9
(_unit u_PH_DLY_FIFO_SLICE5_9
	(_specify
		(_modpath parallel unknown 0 1286
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1287
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1288
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1289
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1290
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1291
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 1292
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1293
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 1294
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1295
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1296
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1297
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1298
			(_port CLK_dly (negedge))
		)
	)
)
V 000054 56 663 1518974456517 u_PH_DLY_FIFO_SLICE5_10
(_unit u_PH_DLY_FIFO_SLICE5_10
	(_specify
		(_modpath parallel unknown 0 1314
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1315
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1316
			(_port FCI in )
			(_port F0 out )
		)
		(_tchk setuphold 0 1317
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 1318
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1319
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1320
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1321
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1322
			(_port CLK_dly (negedge))
		)
	)
)
V 000054 56 976 1518974456519 u_PH_DLY_FIFO_SLICE5_11
(_unit u_PH_DLY_FIFO_SLICE5_11
	(_specify
		(_modpath parallel unknown 0 1341
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1342
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1343
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1344
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1345
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1346
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 1347
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1348
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 1349
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1350
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1351
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1352
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1353
			(_port CLK_dly (negedge))
		)
	)
)
V 000055 56 1211 1518974456521 u_PH_DLY_FIFO_SLICE5_12
(_unit u_PH_DLY_FIFO_SLICE5_12
	(_specify
		(_modpath parallel unknown 0 1372
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1373
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1374
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1375
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1376
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1377
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1378
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1379
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1380
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1381
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1382
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 1383
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1384
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1385
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1386
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1387
			(_port CLK_dly (negedge))
		)
	)
)
V 000055 56 1211 1518974456523 u_PH_DLY_FIFO_SLICE5_13
(_unit u_PH_DLY_FIFO_SLICE5_13
	(_specify
		(_modpath parallel unknown 0 1406
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1407
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1408
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1409
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1410
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1411
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1412
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1413
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1414
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1415
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1416
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 1417
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1418
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1419
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1420
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1421
			(_port CLK_dly (negedge))
		)
	)
)
V 000055 56 1211 1518974456525 u_PH_DLY_FIFO_SLICE5_14
(_unit u_PH_DLY_FIFO_SLICE5_14
	(_specify
		(_modpath parallel unknown 0 1440
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1441
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1442
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1443
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1444
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1445
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1446
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1447
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1448
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1449
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 1450
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 1451
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 1452
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 1453
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 1454
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1455
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 497 1518974456527 SLICE5_15
(_unit SLICE5_15
	(_specify
		(_modpath parallel unknown 0 1469
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1470
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1471
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1472
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1473
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1474
			(_port FCI in )
			(_port F1 out )
		)
	)
)
V 000041 56 1042 1518974456529 SLICE5_16
(_unit SLICE5_16
	(_specify
		(_modpath parallel unknown 0 1498
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1499
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1500
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1501
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1502
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1503
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1504
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1505
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1506
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1507
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1508
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1509
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1510
			(_port FCI in )
			(_port FCO out )
		)
	)
)
V 000041 56 1042 1518974456531 SLICE5_17
(_unit SLICE5_17
	(_specify
		(_modpath parallel unknown 0 1534
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1535
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1536
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1537
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1538
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1539
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1540
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1541
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1542
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1543
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1544
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1545
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1546
			(_port FCI in )
			(_port FCO out )
		)
	)
)
V 000041 56 1042 1518974456533 SLICE5_18
(_unit SLICE5_18
	(_specify
		(_modpath parallel unknown 0 1560
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1561
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1562
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1563
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1564
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1565
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1566
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1567
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1568
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1569
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1570
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1571
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1572
			(_port FCI in )
			(_port FCO out )
		)
	)
)
V 000041 56 1042 1518974456535 SLICE5_19
(_unit SLICE5_19
	(_specify
		(_modpath parallel unknown 0 1586
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1587
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1588
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1589
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1590
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1591
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1592
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1593
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1594
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1595
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1596
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1597
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1598
			(_port FCI in )
			(_port FCO out )
		)
	)
)
V 000041 56 1042 1518974456537 SLICE5_20
(_unit SLICE5_20
	(_specify
		(_modpath parallel unknown 0 1612
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1613
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1614
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1615
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1616
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1617
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1618
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1619
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1620
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1621
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1622
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1623
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1624
			(_port FCI in )
			(_port FCO out )
		)
	)
)
V 000041 56 1042 1518974456539 SLICE5_21
(_unit SLICE5_21
	(_specify
		(_modpath parallel unknown 0 1638
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1639
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1640
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1641
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1642
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1643
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1644
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1645
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1646
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1647
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1648
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1649
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1650
			(_port FCI in )
			(_port FCO out )
		)
	)
)
V 000041 56 1042 1518974456541 SLICE5_22
(_unit SLICE5_22
	(_specify
		(_modpath parallel unknown 0 1664
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1665
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1666
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1667
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1668
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1669
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1670
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1671
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1672
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1673
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1674
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1675
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1676
			(_port FCI in )
			(_port FCO out )
		)
	)
)
V 000040 56 189 1518974456543 SLICE5_23
(_unit SLICE5_23
	(_specify
		(_modpath parallel unknown 0 1690
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1691
			(_port A1 in )
			(_port FCO out )
		)
	)
)
V 000040 56 534 1518974456545 SLICE5_24
(_unit SLICE5_24
	(_specify
		(_modpath parallel unknown 0 1718
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1719
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1720
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1721
			(_port FCI in )
			(_port F0 out )
		)
		(_tchk setuphold 0 1722
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1723
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1724
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 1470 1518974456547 SLICE5_25
(_unit SLICE5_25
	(_specify
		(_modpath parallel unknown 0 1754
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1755
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1756
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1757
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1758
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1759
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1760
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1761
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1762
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1763
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1764
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1765
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1766
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1767
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1768
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1769
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1770
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1771
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1772
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 1470 1518974456549 SLICE5_26
(_unit SLICE5_26
	(_specify
		(_modpath parallel unknown 0 1802
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1803
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1804
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1805
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1806
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1807
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1808
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1809
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1810
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1811
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1812
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1813
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1814
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1815
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1816
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1817
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1818
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1819
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1820
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 1470 1518974456551 SLICE5_27
(_unit SLICE5_27
	(_specify
		(_modpath parallel unknown 0 1840
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1841
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1842
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1843
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1844
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1845
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1846
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1847
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1848
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1849
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1850
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1851
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1852
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1853
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1854
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1855
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1856
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1857
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1858
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 1470 1518974456553 SLICE5_28
(_unit SLICE5_28
	(_specify
		(_modpath parallel unknown 0 1878
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1879
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1880
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1881
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1882
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1883
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1884
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1885
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1886
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1887
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1888
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1889
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1890
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1891
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1892
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1893
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1894
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1895
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1896
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 1470 1518974456555 SLICE5_29
(_unit SLICE5_29
	(_specify
		(_modpath parallel unknown 0 1916
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1917
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1918
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1919
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1920
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1921
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1922
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1923
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1924
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1925
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1926
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1927
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1928
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1929
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1930
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1931
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1932
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1933
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1934
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 1470 1518974456557 SLICE5_30
(_unit SLICE5_30
	(_specify
		(_modpath parallel unknown 0 1954
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1955
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1956
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1957
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1958
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1959
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1960
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1961
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1962
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1963
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1964
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 1965
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 1966
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1967
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1968
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 1969
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 1970
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 1971
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 1972
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 1470 1518974456559 SLICE5_31
(_unit SLICE5_31
	(_specify
		(_modpath parallel unknown 0 1992
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1993
			(_port B1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1994
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1995
			(_port A1 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1996
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 1997
			(_port B0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 1998
			(_port B0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 1999
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2000
			(_port A0 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2001
			(_port A0 in )
			(_port FCO out )
		)
		(_modpath parallel unknown 0 2002
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2003
			(_port CLK in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 2004
			(_port FCI in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2005
			(_port FCI in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2006
			(_port FCI in )
			(_port FCO out )
		)
		(_tchk setuphold 0 2007
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2008
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2009
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2010
			(_port CLK_dly (negedge))
		)
	)
)
V 000062 56 531 1518974456561 q_byte_data5_CR31_ram_SLICE5_32
(_unit q_byte_data5_CR31_ram_SLICE5_32
	(_specify
		(_modpath parallel unknown 0 2030
			(_port D1 in )
			(_port WDO3 out )
		)
		(_modpath parallel unknown 0 2031
			(_port C1 in )
			(_port WDO2 out )
		)
		(_modpath parallel unknown 0 2032
			(_port B1 in )
			(_port WDO1 out )
		)
		(_modpath parallel unknown 0 2033
			(_port A1 in )
			(_port WDO0 out )
		)
		(_modpath parallel unknown 0 2034
			(_port B0 in )
			(_port WADO1 out )
		)
		(_modpath parallel unknown 0 2035
			(_port A0 in )
			(_port WADO0 out )
		)
	)
)
V 000041 56 1365 1518974456563 SLICE5_33
(_unit SLICE5_33
	(_specify
		(_modpath parallel unknown 0 2060
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2061
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2062
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2063
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2064
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2065
			(_port WCK in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2066
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2067
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 2068
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2069
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2070
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2071
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2072
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2073
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2074
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2075
			(_port WCK_dly (negedge))
		)
		(_tchk width 0 2076
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2077
			(_port CLK_dly (negedge))
		)
	)
)
V 000063 56 1119 1518974456565 q_byte_data5_CR31_ram_SLICE5_34
(_unit q_byte_data5_CR31_ram_SLICE5_34
	(_specify
		(_modpath parallel unknown 0 2106
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2107
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2108
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2109
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2110
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2111
			(_port WCK in )
			(_port F1 out )
		)
		(_tchk setuphold 0 2112
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2113
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2114
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2115
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2116
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2117
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2118
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2119
			(_port WCK_dly (negedge))
		)
	)
)
V 000059 56 688 1518974456567 u_PH_DLY_FIFO_fifo_pfu_0_6_0
(_unit u_PH_DLY_FIFO_fifo_pfu_0_6_0
	(_specify
		(_modpath parallel unknown 0 2148
			(_port D1 in )
			(_port WDO3 out )
		)
		(_modpath parallel unknown 0 2149
			(_port C1 in )
			(_port WDO2 out )
		)
		(_modpath parallel unknown 0 2150
			(_port B1 in )
			(_port WDO1 out )
		)
		(_modpath parallel unknown 0 2151
			(_port A1 in )
			(_port WDO0 out )
		)
		(_modpath parallel unknown 0 2152
			(_port D0 in )
			(_port WADO3 out )
		)
		(_modpath parallel unknown 0 2153
			(_port C0 in )
			(_port WADO2 out )
		)
		(_modpath parallel unknown 0 2154
			(_port B0 in )
			(_port WADO1 out )
		)
		(_modpath parallel unknown 0 2155
			(_port A0 in )
			(_port WADO0 out )
		)
	)
)
V 000060 56 2360 1518974456569 u_PH_DLY_FIFO_fifo_pfu_0_6_1
(_unit u_PH_DLY_FIFO_fifo_pfu_0_6_1
	(_specify
		(_modpath parallel unknown 0 2177
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2178
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2179
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2180
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2181
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2182
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2183
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2184
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2185
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2186
			(_port WCK in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2187
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2188
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 2189
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2190
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2191
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2192
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2193
			(_port WCK_dly (posedge))
			(_port WRE_dly ())
		)
		(_tchk setuphold 0 2194
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 2195
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk setuphold 0 2196
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2197
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2198
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2199
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2200
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2201
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2202
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2203
			(_port WCK_dly (negedge))
		)
		(_tchk width 0 2204
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 2205
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 2206
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2207
			(_port CLK_dly (negedge))
		)
	)
)
V 000058 56 2358 1518974456571 u_PH_DLY_FIFO_fifo_pfu_0_6
(_unit u_PH_DLY_FIFO_fifo_pfu_0_6
	(_specify
		(_modpath parallel unknown 0 2229
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2230
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2231
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2232
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2233
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2234
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2235
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2236
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2237
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2238
			(_port WCK in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2239
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2240
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 2241
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2242
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2243
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2244
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2245
			(_port WCK_dly (posedge))
			(_port WRE_dly ())
		)
		(_tchk setuphold 0 2246
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 2247
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk setuphold 0 2248
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2249
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2250
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2251
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2252
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2253
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2254
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2255
			(_port WCK_dly (negedge))
		)
		(_tchk width 0 2256
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 2257
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 2258
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2259
			(_port CLK_dly (negedge))
		)
	)
)
V 000057 56 686 1518974456573 u_PH_DLY_FIFO_fifo_pfu_0_7
(_unit u_PH_DLY_FIFO_fifo_pfu_0_7
	(_specify
		(_modpath parallel unknown 0 2277
			(_port D1 in )
			(_port WDO3 out )
		)
		(_modpath parallel unknown 0 2278
			(_port C1 in )
			(_port WDO2 out )
		)
		(_modpath parallel unknown 0 2279
			(_port B1 in )
			(_port WDO1 out )
		)
		(_modpath parallel unknown 0 2280
			(_port A1 in )
			(_port WDO0 out )
		)
		(_modpath parallel unknown 0 2281
			(_port D0 in )
			(_port WADO3 out )
		)
		(_modpath parallel unknown 0 2282
			(_port C0 in )
			(_port WADO2 out )
		)
		(_modpath parallel unknown 0 2283
			(_port B0 in )
			(_port WADO1 out )
		)
		(_modpath parallel unknown 0 2284
			(_port A0 in )
			(_port WADO0 out )
		)
	)
)
V 000060 56 2360 1518974456575 u_PH_DLY_FIFO_fifo_pfu_0_7_2
(_unit u_PH_DLY_FIFO_fifo_pfu_0_7_2
	(_specify
		(_modpath parallel unknown 0 2306
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2307
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2308
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2309
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2310
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2311
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2312
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2313
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2314
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2315
			(_port WCK in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2316
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2317
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 2318
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2319
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2320
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2321
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2322
			(_port WCK_dly (posedge))
			(_port WRE_dly ())
		)
		(_tchk setuphold 0 2323
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 2324
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk setuphold 0 2325
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2326
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2327
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2328
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2329
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2330
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2331
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2332
			(_port WCK_dly (negedge))
		)
		(_tchk width 0 2333
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 2334
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 2335
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2336
			(_port CLK_dly (negedge))
		)
	)
)
V 000060 56 2360 1518974456577 u_PH_DLY_FIFO_fifo_pfu_0_7_3
(_unit u_PH_DLY_FIFO_fifo_pfu_0_7_3
	(_specify
		(_modpath parallel unknown 0 2358
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2359
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2360
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2361
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2362
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2363
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2364
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2365
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2366
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2367
			(_port WCK in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2368
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2369
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 2370
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2371
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2372
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2373
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2374
			(_port WCK_dly (posedge))
			(_port WRE_dly ())
		)
		(_tchk setuphold 0 2375
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 2376
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk setuphold 0 2377
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2378
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2379
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2380
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2381
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2382
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2383
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2384
			(_port WCK_dly (negedge))
		)
		(_tchk width 0 2385
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 2386
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 2387
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2388
			(_port CLK_dly (negedge))
		)
	)
)
V 000064 56 533 1518974456579 q_byte_data5_CR31_ram_0_SLICE5_41
(_unit q_byte_data5_CR31_ram_0_SLICE5_41
	(_specify
		(_modpath parallel unknown 0 2408
			(_port D1 in )
			(_port WDO3 out )
		)
		(_modpath parallel unknown 0 2409
			(_port C1 in )
			(_port WDO2 out )
		)
		(_modpath parallel unknown 0 2410
			(_port B1 in )
			(_port WDO1 out )
		)
		(_modpath parallel unknown 0 2411
			(_port A1 in )
			(_port WDO0 out )
		)
		(_modpath parallel unknown 0 2412
			(_port B0 in )
			(_port WADO1 out )
		)
		(_modpath parallel unknown 0 2413
			(_port A0 in )
			(_port WADO0 out )
		)
	)
)
V 000065 56 1121 1518974456581 q_byte_data5_CR31_ram_0_SLICE5_42
(_unit q_byte_data5_CR31_ram_0_SLICE5_42
	(_specify
		(_modpath parallel unknown 0 2431
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2432
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2433
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2434
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2435
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2436
			(_port WCK in )
			(_port F1 out )
		)
		(_tchk setuphold 0 2437
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2438
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2439
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2440
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2441
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2442
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2443
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2444
			(_port WCK_dly (negedge))
		)
	)
)
V 000065 56 1121 1518974456583 q_byte_data5_CR31_ram_0_SLICE5_43
(_unit q_byte_data5_CR31_ram_0_SLICE5_43
	(_specify
		(_modpath parallel unknown 0 2462
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2463
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2464
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2465
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2466
			(_port WCK in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2467
			(_port WCK in )
			(_port F1 out )
		)
		(_tchk setuphold 0 2468
			(_port WCK_dly (posedge))
			(_port WAD0_dly ())
		)
		(_tchk setuphold 0 2469
			(_port WCK_dly (posedge))
			(_port WAD1_dly ())
		)
		(_tchk setuphold 0 2470
			(_port WCK_dly (posedge))
			(_port WAD2_dly ())
		)
		(_tchk setuphold 0 2471
			(_port WCK_dly (posedge))
			(_port WAD3_dly ())
		)
		(_tchk setuphold 0 2472
			(_port WCK_dly (posedge))
			(_port WD0_dly ())
		)
		(_tchk setuphold 0 2473
			(_port WCK_dly (posedge))
			(_port WD1_dly ())
		)
		(_tchk width 0 2474
			(_port WCK_dly (posedge))
		)
		(_tchk width 0 2475
			(_port WCK_dly (negedge))
		)
	)
)
V 000040 56 610 1518974456585 SLICE5_44
(_unit SLICE5_44
	(_specify
		(_modpath parallel unknown 0 2490
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2491
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2492
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2493
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2494
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2495
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2496
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2497
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 610 1518974456587 SLICE5_45
(_unit SLICE5_45
	(_specify
		(_modpath parallel unknown 0 2517
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2518
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2519
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2520
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2521
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2522
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2523
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2524
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 999 1518974456589 SLICE5_46
(_unit SLICE5_46
	(_specify
		(_modpath parallel unknown 0 2548
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2549
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2550
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2551
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2552
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2553
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2554
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2555
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2556
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2557
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2558
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk width 0 2559
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2560
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 460 1518974456591 SLICE5_48
(_unit SLICE5_48
	(_specify
		(_modpath parallel unknown 0 2587
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2588
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2589
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2590
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk width 0 2591
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2592
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 921 1518974456593 SLICE5_50
(_unit SLICE5_50
	(_specify
		(_modpath parallel unknown 0 2614
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2615
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2616
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2617
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2618
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2619
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2620
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2621
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2622
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2623
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 2624
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2625
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 769 1518974456595 SLICE5_51
(_unit SLICE5_51
	(_specify
		(_modpath parallel unknown 0 2653
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2654
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2655
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2656
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2657
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2658
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2659
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2660
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2661
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2662
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 1000 1518974456597 SLICE5_52
(_unit SLICE5_52
	(_specify
		(_modpath parallel unknown 0 2691
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2692
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2693
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2694
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2695
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2696
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2697
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2698
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2699
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2700
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2701
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2702
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2703
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 768 1518974456599 SLICE5_53
(_unit SLICE5_53
	(_specify
		(_modpath parallel unknown 0 2730
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2731
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2732
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2733
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2734
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2735
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2736
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2737
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk width 0 2738
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2739
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 764 1518974456601 SLICE5_54
(_unit SLICE5_54
	(_specify
		(_modpath parallel unknown 0 2760
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2761
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2762
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2763
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2764
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2765
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2766
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2767
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2768
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2769
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 841 1518974456603 SLICE5_55
(_unit SLICE5_55
	(_specify
		(_modpath parallel unknown 0 2796
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2797
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2798
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2799
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2800
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2801
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2802
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2803
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2804
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2805
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2806
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 841 1518974456605 SLICE5_56
(_unit SLICE5_56
	(_specify
		(_modpath parallel unknown 0 2834
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2835
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2836
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2837
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2838
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2839
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2840
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2841
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2842
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2843
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2844
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 918 1518974456607 SLICE5_57
(_unit SLICE5_57
	(_specify
		(_modpath parallel unknown 0 2866
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2867
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2868
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2869
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2870
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2871
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2872
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2873
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2874
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2875
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 2876
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2877
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 844 1518974456609 SLICE5_58
(_unit SLICE5_58
	(_specify
		(_modpath parallel unknown 0 2904
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2905
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2906
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2907
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2908
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2909
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2910
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 2911
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2912
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 2913
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2914
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 1157 1518974456611 SLICE5_60
(_unit SLICE5_60
	(_specify
		(_modpath parallel unknown 0 2938
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2939
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2940
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2941
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2942
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2943
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2944
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2945
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2946
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2947
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2948
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2949
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2950
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 2951
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2952
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 1157 1518974456613 SLICE5_61
(_unit SLICE5_61
	(_specify
		(_modpath parallel unknown 0 2976
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2977
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2978
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2979
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 2980
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2981
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2982
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2983
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 2984
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 2985
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 2986
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 2987
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 2988
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 2989
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 2990
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 1157 1518974456615 SLICE5_62
(_unit SLICE5_62
	(_specify
		(_modpath parallel unknown 0 3009
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3010
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3011
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3012
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3013
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3014
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3015
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3016
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3017
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3018
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3019
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 3020
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 3021
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 3022
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3023
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 690 1518974456617 SLICE5_66
(_unit SLICE5_66
	(_specify
		(_modpath parallel unknown 0 3040
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3041
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3042
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3043
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3044
			(_port CLK in )
			(_port Q0 out )
		)
		(_tchk setuphold 0 3045
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 3046
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 3047
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3048
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 692 1518974456619 SLICE5_67
(_unit SLICE5_67
	(_specify
		(_modpath parallel unknown 0 3078
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3079
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3080
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3081
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3082
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3083
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 3084
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk width 0 3085
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3086
			(_port CLK_dly (negedge))
		)
	)
)
V 000055 56 1210 1518974456621 u_PH_DLY_FIFO_SLICE5_68
(_unit u_PH_DLY_FIFO_SLICE5_68
	(_specify
		(_modpath parallel unknown 0 3110
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3111
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3112
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3113
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3114
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3115
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3116
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3117
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3118
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 3119
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 3120
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3121
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3122
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3123
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3124
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3125
			(_port CLK_dly (negedge))
		)
	)
)
V 000055 56 1209 1518974456623 u_PH_DLY_FIFO_SLICE5_69
(_unit u_PH_DLY_FIFO_SLICE5_69
	(_specify
		(_modpath parallel unknown 0 3144
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3145
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3146
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3147
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3148
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3149
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3150
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3151
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3152
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 3153
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3154
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3155
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3156
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3157
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3158
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3159
			(_port CLK_dly (negedge))
		)
	)
)
V 000055 56 1210 1518974456625 u_PH_DLY_FIFO_SLICE5_76
(_unit u_PH_DLY_FIFO_SLICE5_76
	(_specify
		(_modpath parallel unknown 0 3178
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3179
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3180
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3181
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3182
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3183
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3184
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3185
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3186
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 3187
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 3188
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3189
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3190
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3191
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3192
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3193
			(_port CLK_dly (negedge))
		)
	)
)
V 000055 56 1209 1518974456627 u_PH_DLY_FIFO_SLICE5_77
(_unit u_PH_DLY_FIFO_SLICE5_77
	(_specify
		(_modpath parallel unknown 0 3212
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3213
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3214
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3215
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3216
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3217
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3218
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3219
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3220
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 3221
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3222
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3223
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3224
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3225
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3226
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3227
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 1117 1518974456629 SLICE5_82
(_unit SLICE5_82
	(_specify
		(_modpath parallel unknown 0 3246
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3247
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3248
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3249
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3250
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3251
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3252
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3253
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3254
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 3255
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3256
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3257
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3258
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3259
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3260
			(_port CLK_dly (negedge))
		)
	)
)
V 000055 56 1054 1518974456631 u_PH_DLY_FIFO_SLICE5_83
(_unit u_PH_DLY_FIFO_SLICE5_83
	(_specify
		(_modpath parallel unknown 0 3289
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3290
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3291
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3292
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3293
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3294
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3295
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3296
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 3297
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3298
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3299
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3300
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3301
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3302
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 572 1518974456633 SLICE5_84
(_unit SLICE5_84
	(_specify
		(_modpath parallel unknown 0 3315
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3316
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3317
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3318
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3319
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3320
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3321
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000040 56 649 1518974456635 SLICE5_85
(_unit SLICE5_85
	(_specify
		(_modpath parallel unknown 0 3332
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3333
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3334
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3335
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3336
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3337
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3338
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3339
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000040 56 495 1518974456637 SLICE5_86
(_unit SLICE5_86
	(_specify
		(_modpath parallel unknown 0 3363
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3364
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3365
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3366
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3367
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3368
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000040 56 649 1518974456639 SLICE5_87
(_unit SLICE5_87
	(_specify
		(_modpath parallel unknown 0 3384
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3385
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3386
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3387
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3388
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3389
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3390
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3391
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000040 56 572 1518974456641 SLICE5_88
(_unit SLICE5_88
	(_specify
		(_modpath parallel unknown 0 3414
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3415
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3416
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3417
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3418
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3419
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3420
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000040 56 649 1518974456643 SLICE5_89
(_unit SLICE5_89
	(_specify
		(_modpath parallel unknown 0 3441
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3442
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3443
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3444
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3445
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3446
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3447
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3448
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000040 56 572 1518974456645 SLICE5_90
(_unit SLICE5_90
	(_specify
		(_modpath parallel unknown 0 3462
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3463
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3464
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3465
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3466
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3467
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3468
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000040 56 572 1518974456647 SLICE5_91
(_unit SLICE5_91
	(_specify
		(_modpath parallel unknown 0 3486
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3487
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3488
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3489
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3490
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3491
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3492
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000040 56 572 1518974456649 SLICE5_92
(_unit SLICE5_92
	(_specify
		(_modpath parallel unknown 0 3510
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3511
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3512
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3513
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3514
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3515
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3516
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000040 56 649 1518974456651 SLICE5_93
(_unit SLICE5_93
	(_specify
		(_modpath parallel unknown 0 3527
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3528
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3529
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3530
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3531
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3532
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3533
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3534
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000040 56 649 1518974456653 SLICE5_94
(_unit SLICE5_94
	(_specify
		(_modpath parallel unknown 0 3555
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3556
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3557
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3558
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3559
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3560
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3561
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3562
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000040 56 649 1518974456655 SLICE5_95
(_unit SLICE5_95
	(_specify
		(_modpath parallel unknown 0 3578
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3579
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3580
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3581
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3582
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3583
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3584
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3585
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000040 56 649 1518974456657 SLICE5_96
(_unit SLICE5_96
	(_specify
		(_modpath parallel unknown 0 3596
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3597
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3598
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3599
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3600
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3601
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3602
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3603
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000040 56 572 1518974456659 SLICE5_97
(_unit SLICE5_97
	(_specify
		(_modpath parallel unknown 0 3622
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3623
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3624
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3625
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3626
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3627
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3628
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000040 56 649 1518974456661 SLICE5_98
(_unit SLICE5_98
	(_specify
		(_modpath parallel unknown 0 3639
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3640
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3641
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3642
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3643
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3644
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3645
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3646
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000040 56 572 1518974456663 SLICE5_99
(_unit SLICE5_99
	(_specify
		(_modpath parallel unknown 0 3659
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3660
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3661
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3662
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3663
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3664
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3665
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 496 1518974456665 SLICE5_100
(_unit SLICE5_100
	(_specify
		(_modpath parallel unknown 0 3683
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3684
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3685
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3686
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3687
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3688
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 922 1518974456667 SLICE5_101
(_unit SLICE5_101
	(_specify
		(_modpath parallel unknown 0 3713
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3714
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3715
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3716
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3717
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3718
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3719
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3720
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3721
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3722
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk width 0 3723
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3724
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 496 1518974456669 SLICE5_102
(_unit SLICE5_102
	(_specify
		(_modpath parallel unknown 0 3737
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3738
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3739
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3740
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3741
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3742
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 496 1518974456671 SLICE5_103
(_unit SLICE5_103
	(_specify
		(_modpath parallel unknown 0 3755
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3756
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3757
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3758
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3759
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3760
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 650 1518974456673 SLICE5_104
(_unit SLICE5_104
	(_specify
		(_modpath parallel unknown 0 3771
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3772
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3773
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3774
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3775
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3776
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3777
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3778
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 496 1518974456675 SLICE5_105
(_unit SLICE5_105
	(_specify
		(_modpath parallel unknown 0 3791
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3792
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3793
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3794
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3795
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3796
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 573 1518974456677 SLICE5_106
(_unit SLICE5_106
	(_specify
		(_modpath parallel unknown 0 3811
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3812
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3813
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3814
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3815
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3816
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3817
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000056 56 1363 1518974456679 u_PH_DLY_FIFO_SLICE5_107
(_unit u_PH_DLY_FIFO_SLICE5_107
	(_specify
		(_modpath parallel unknown 0 3836
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3837
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3838
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3839
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3840
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3841
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3842
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3843
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3844
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3845
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3846
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3847
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 3848
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3849
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3850
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3851
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3852
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3853
			(_port CLK_dly (negedge))
		)
	)
)
V 000056 56 1360 1518974456681 u_PH_DLY_FIFO_SLICE5_108
(_unit u_PH_DLY_FIFO_SLICE5_108
	(_specify
		(_modpath parallel unknown 0 3882
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3883
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3884
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3885
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3886
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3887
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3888
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3889
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3890
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3891
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3892
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3893
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3894
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 3895
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3896
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3897
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3898
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3899
			(_port CLK_dly (negedge))
		)
	)
)
V 000056 56 1360 1518974456683 u_PH_DLY_FIFO_SLICE5_109
(_unit u_PH_DLY_FIFO_SLICE5_109
	(_specify
		(_modpath parallel unknown 0 3918
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3919
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3920
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3921
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3922
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3923
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3924
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3925
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3926
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3927
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3928
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3929
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3930
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 3931
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3932
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3933
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3934
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3935
			(_port CLK_dly (negedge))
		)
	)
)
V 000056 56 1363 1518974456685 u_PH_DLY_FIFO_SLICE5_110
(_unit u_PH_DLY_FIFO_SLICE5_110
	(_specify
		(_modpath parallel unknown 0 3954
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3955
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3956
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3957
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3958
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3959
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3960
			(_port LSR in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3961
			(_port LSR in )
			(_port Q1 out )
		)
		(_modpath parallel unknown 0 3962
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 3963
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 3964
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 3965
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk setuphold 0 3966
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk setuphold 0 3967
			(_port CLK_dly (posedge))
			(_port LSR_dly ())
		)
		(_tchk width 0 3968
			(_port LSR_dly (posedge))
		)
		(_tchk width 0 3969
			(_port LSR_dly (negedge))
		)
		(_tchk width 0 3970
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 3971
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 650 1518974456687 SLICE5_111
(_unit SLICE5_111
	(_specify
		(_modpath parallel unknown 0 3992
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3993
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3994
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3995
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 3996
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3997
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3998
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 3999
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 650 1518974456689 SLICE5_112
(_unit SLICE5_112
	(_specify
		(_modpath parallel unknown 0 4010
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4011
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4012
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4013
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4014
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4015
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4016
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4017
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 650 1518974456691 SLICE5_113
(_unit SLICE5_113
	(_specify
		(_modpath parallel unknown 0 4028
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4029
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4030
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4031
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4032
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4033
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4034
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4035
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 650 1518974456693 SLICE5_114
(_unit SLICE5_114
	(_specify
		(_modpath parallel unknown 0 4046
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4047
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4048
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4049
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4050
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4051
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4052
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4053
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 650 1518974456695 SLICE5_115
(_unit SLICE5_115
	(_specify
		(_modpath parallel unknown 0 4074
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4075
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4076
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4077
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4078
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4079
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4080
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4081
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 650 1518974456697 SLICE5_116
(_unit SLICE5_116
	(_specify
		(_modpath parallel unknown 0 4092
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4093
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4094
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4095
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4096
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4097
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4098
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4099
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 650 1518974456699 SLICE5_117
(_unit SLICE5_117
	(_specify
		(_modpath parallel unknown 0 4110
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4111
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4112
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4113
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4114
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4115
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4116
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4117
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 768 1518974456701 SLICE5_118
(_unit SLICE5_118
	(_specify
		(_modpath parallel unknown 0 4135
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4136
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4137
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4138
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4139
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 4140
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 4141
			(_port CLK_dly (posedge))
			(_port M1_dly ())
		)
		(_tchk setuphold 0 4142
			(_port CLK_dly (posedge))
			(_port M0_dly ())
		)
		(_tchk width 0 4143
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4144
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 650 1518974456703 SLICE5_119
(_unit SLICE5_119
	(_specify
		(_modpath parallel unknown 0 4160
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4161
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4162
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4163
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4164
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4165
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4166
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4167
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 650 1518974456705 SLICE5_120
(_unit SLICE5_120
	(_specify
		(_modpath parallel unknown 0 4179
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4180
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4181
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4182
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4183
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4184
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4185
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4186
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 650 1518974456707 SLICE5_121
(_unit SLICE5_121
	(_specify
		(_modpath parallel unknown 0 4202
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4203
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4204
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4205
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4206
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4207
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4208
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4209
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 342 1518974456709 SLICE5_122
(_unit SLICE5_122
	(_specify
		(_modpath parallel unknown 0 4222
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4223
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4224
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4225
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 342 1518974456711 SLICE5_123
(_unit SLICE5_123
	(_specify
		(_modpath parallel unknown 0 4238
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4239
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4240
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4241
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 342 1518974456713 SLICE5_124
(_unit SLICE5_124
	(_specify
		(_modpath parallel unknown 0 4254
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4255
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4256
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4257
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 342 1518974456715 SLICE5_125
(_unit SLICE5_125
	(_specify
		(_modpath parallel unknown 0 4270
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4271
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4272
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4273
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 496 1518974456717 SLICE5_126
(_unit SLICE5_126
	(_specify
		(_modpath parallel unknown 0 4288
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4289
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4290
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4291
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4292
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4293
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 573 1518974456719 SLICE5_127
(_unit SLICE5_127
	(_specify
		(_modpath parallel unknown 0 4306
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4307
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4308
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4309
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4310
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4311
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4312
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 419 1518974456721 SLICE5_128
(_unit SLICE5_128
	(_specify
		(_modpath parallel unknown 0 4325
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4326
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 4327
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4328
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 4329
			(_port A0 in )
			(_port F0 out )
		)
	)
)
V 000041 56 122 1518974456723 bytepkt_en
(_unit bytepkt_en
	(_specify
		(_modpath parallel unknown 0 4341
			(_port PADDO in )
			(_port bytepkt_en out )
		)
	)
)
V 000039 56 230 1518974456725 reset_n4
(_unit reset_n4
	(_specify
		(_modpath parallel unknown 0 4356
			(_port reset_n4 in )
			(_port PADDI out )
		)
		(_tchk width 0 4357
			(_port reset_n4 (posedge))
		)
		(_tchk width 0 4358
			(_port reset_n4 (negedge))
		)
	)
)
V 000035 56 214 1518974456727 EoTp
(_unit EoTp
	(_specify
		(_modpath parallel unknown 0 4373
			(_port EoTp in )
			(_port PADDI out )
		)
		(_tchk width 0 4374
			(_port EoTp (posedge))
		)
		(_tchk width 0 4375
			(_port EoTp (negedge))
		)
	)
)
V 000042 56 122 1518974456729 bytepkt_31_
(_unit bytepkt_31_
	(_specify
		(_modpath parallel unknown 0 4387
			(_port PADDO in )
			(_port bytepkt31 out )
		)
	)
)
V 000042 56 122 1518974456731 bytepkt_30_
(_unit bytepkt_30_
	(_specify
		(_modpath parallel unknown 0 4399
			(_port PADDO in )
			(_port bytepkt30 out )
		)
	)
)
V 000042 56 122 1518974456733 bytepkt_29_
(_unit bytepkt_29_
	(_specify
		(_modpath parallel unknown 0 4411
			(_port PADDO in )
			(_port bytepkt29 out )
		)
	)
)
V 000042 56 122 1518974456735 bytepkt_28_
(_unit bytepkt_28_
	(_specify
		(_modpath parallel unknown 0 4423
			(_port PADDO in )
			(_port bytepkt28 out )
		)
	)
)
V 000042 56 122 1518974456737 bytepkt_27_
(_unit bytepkt_27_
	(_specify
		(_modpath parallel unknown 0 4435
			(_port PADDO in )
			(_port bytepkt27 out )
		)
	)
)
V 000042 56 122 1518974456739 bytepkt_26_
(_unit bytepkt_26_
	(_specify
		(_modpath parallel unknown 0 4447
			(_port PADDO in )
			(_port bytepkt26 out )
		)
	)
)
V 000042 56 122 1518974456741 bytepkt_25_
(_unit bytepkt_25_
	(_specify
		(_modpath parallel unknown 0 4459
			(_port PADDO in )
			(_port bytepkt25 out )
		)
	)
)
V 000042 56 122 1518974456743 bytepkt_24_
(_unit bytepkt_24_
	(_specify
		(_modpath parallel unknown 0 4471
			(_port PADDO in )
			(_port bytepkt24 out )
		)
	)
)
V 000042 56 122 1518974456745 bytepkt_23_
(_unit bytepkt_23_
	(_specify
		(_modpath parallel unknown 0 4483
			(_port PADDO in )
			(_port bytepkt23 out )
		)
	)
)
V 000042 56 122 1518974456747 bytepkt_22_
(_unit bytepkt_22_
	(_specify
		(_modpath parallel unknown 0 4495
			(_port PADDO in )
			(_port bytepkt22 out )
		)
	)
)
V 000042 56 122 1518974456749 bytepkt_21_
(_unit bytepkt_21_
	(_specify
		(_modpath parallel unknown 0 4507
			(_port PADDO in )
			(_port bytepkt21 out )
		)
	)
)
V 000042 56 122 1518974456751 bytepkt_20_
(_unit bytepkt_20_
	(_specify
		(_modpath parallel unknown 0 4519
			(_port PADDO in )
			(_port bytepkt20 out )
		)
	)
)
V 000042 56 122 1518974456753 bytepkt_19_
(_unit bytepkt_19_
	(_specify
		(_modpath parallel unknown 0 4531
			(_port PADDO in )
			(_port bytepkt19 out )
		)
	)
)
V 000042 56 122 1518974456755 bytepkt_18_
(_unit bytepkt_18_
	(_specify
		(_modpath parallel unknown 0 4543
			(_port PADDO in )
			(_port bytepkt18 out )
		)
	)
)
V 000042 56 122 1518974456757 bytepkt_17_
(_unit bytepkt_17_
	(_specify
		(_modpath parallel unknown 0 4555
			(_port PADDO in )
			(_port bytepkt17 out )
		)
	)
)
V 000042 56 122 1518974456759 bytepkt_16_
(_unit bytepkt_16_
	(_specify
		(_modpath parallel unknown 0 4567
			(_port PADDO in )
			(_port bytepkt16 out )
		)
	)
)
V 000042 56 122 1518974456761 bytepkt_15_
(_unit bytepkt_15_
	(_specify
		(_modpath parallel unknown 0 4579
			(_port PADDO in )
			(_port bytepkt15 out )
		)
	)
)
V 000042 56 122 1518974456763 bytepkt_14_
(_unit bytepkt_14_
	(_specify
		(_modpath parallel unknown 0 4591
			(_port PADDO in )
			(_port bytepkt14 out )
		)
	)
)
V 000042 56 122 1518974456765 bytepkt_13_
(_unit bytepkt_13_
	(_specify
		(_modpath parallel unknown 0 4603
			(_port PADDO in )
			(_port bytepkt13 out )
		)
	)
)
V 000042 56 122 1518974456767 bytepkt_12_
(_unit bytepkt_12_
	(_specify
		(_modpath parallel unknown 0 4615
			(_port PADDO in )
			(_port bytepkt12 out )
		)
	)
)
V 000042 56 122 1518974456769 bytepkt_11_
(_unit bytepkt_11_
	(_specify
		(_modpath parallel unknown 0 4627
			(_port PADDO in )
			(_port bytepkt11 out )
		)
	)
)
V 000042 56 122 1518974456771 bytepkt_10_
(_unit bytepkt_10_
	(_specify
		(_modpath parallel unknown 0 4639
			(_port PADDO in )
			(_port bytepkt10 out )
		)
	)
)
V 000041 56 120 1518974456773 bytepkt_9_
(_unit bytepkt_9_
	(_specify
		(_modpath parallel unknown 0 4651
			(_port PADDO in )
			(_port bytepkt9 out )
		)
	)
)
V 000041 56 120 1518974456775 bytepkt_8_
(_unit bytepkt_8_
	(_specify
		(_modpath parallel unknown 0 4663
			(_port PADDO in )
			(_port bytepkt8 out )
		)
	)
)
V 000041 56 120 1518974456777 bytepkt_7_
(_unit bytepkt_7_
	(_specify
		(_modpath parallel unknown 0 4675
			(_port IOLDO in )
			(_port bytepkt7 out )
		)
	)
)
V 000047 56 313 1518974456779 bytepkt_7__MGIOL
(_unit bytepkt_7__MGIOL
	(_specify
		(_modpath parallel unknown 0 4689
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4690
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4691
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4692
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 120 1518974456781 bytepkt_6_
(_unit bytepkt_6_
	(_specify
		(_modpath parallel unknown 0 4710
			(_port IOLDO in )
			(_port bytepkt6 out )
		)
	)
)
V 000047 56 313 1518974456783 bytepkt_6__MGIOL
(_unit bytepkt_6__MGIOL
	(_specify
		(_modpath parallel unknown 0 4724
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4725
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4726
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4727
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 120 1518974456785 bytepkt_5_
(_unit bytepkt_5_
	(_specify
		(_modpath parallel unknown 0 4739
			(_port IOLDO in )
			(_port bytepkt5 out )
		)
	)
)
V 000047 56 313 1518974456787 bytepkt_5__MGIOL
(_unit bytepkt_5__MGIOL
	(_specify
		(_modpath parallel unknown 0 4753
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4754
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4755
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4756
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 120 1518974456789 bytepkt_4_
(_unit bytepkt_4_
	(_specify
		(_modpath parallel unknown 0 4768
			(_port IOLDO in )
			(_port bytepkt4 out )
		)
	)
)
V 000047 56 313 1518974456791 bytepkt_4__MGIOL
(_unit bytepkt_4__MGIOL
	(_specify
		(_modpath parallel unknown 0 4782
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4783
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4784
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4785
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 120 1518974456793 bytepkt_3_
(_unit bytepkt_3_
	(_specify
		(_modpath parallel unknown 0 4797
			(_port IOLDO in )
			(_port bytepkt3 out )
		)
	)
)
V 000047 56 313 1518974456795 bytepkt_3__MGIOL
(_unit bytepkt_3__MGIOL
	(_specify
		(_modpath parallel unknown 0 4811
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4812
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4813
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4814
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 120 1518974456797 bytepkt_2_
(_unit bytepkt_2_
	(_specify
		(_modpath parallel unknown 0 4826
			(_port IOLDO in )
			(_port bytepkt2 out )
		)
	)
)
V 000047 56 313 1518974456799 bytepkt_2__MGIOL
(_unit bytepkt_2__MGIOL
	(_specify
		(_modpath parallel unknown 0 4840
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4841
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4842
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4843
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 120 1518974456801 bytepkt_1_
(_unit bytepkt_1_
	(_specify
		(_modpath parallel unknown 0 4855
			(_port IOLDO in )
			(_port bytepkt1 out )
		)
	)
)
V 000047 56 313 1518974456803 bytepkt_1__MGIOL
(_unit bytepkt_1__MGIOL
	(_specify
		(_modpath parallel unknown 0 4869
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4870
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4871
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4872
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 120 1518974456805 bytepkt_0_
(_unit bytepkt_0_
	(_specify
		(_modpath parallel unknown 0 4884
			(_port IOLDO in )
			(_port bytepkt0 out )
		)
	)
)
V 000047 56 313 1518974456807 bytepkt_0__MGIOL
(_unit bytepkt_0__MGIOL
	(_specify
		(_modpath parallel unknown 0 4898
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 4899
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 4900
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4901
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 232 1518974456809 chksum_15_
(_unit chksum_15_
	(_specify
		(_modpath parallel unknown 0 4911
			(_port chksum15 in )
			(_port PADDI out )
		)
		(_tchk width 0 4912
			(_port chksum15 (posedge))
		)
		(_tchk width 0 4913
			(_port chksum15 (negedge))
		)
	)
)
V 000047 56 388 1518974456811 chksum_15__MGIOL
(_unit chksum_15__MGIOL
	(_specify
		(_modpath parallel unknown 0 4926
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 4927
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 4928
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 4929
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4930
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 232 1518974456813 chksum_14_
(_unit chksum_14_
	(_specify
		(_modpath parallel unknown 0 4946
			(_port chksum14 in )
			(_port PADDI out )
		)
		(_tchk width 0 4947
			(_port chksum14 (posedge))
		)
		(_tchk width 0 4948
			(_port chksum14 (negedge))
		)
	)
)
V 000047 56 388 1518974456815 chksum_14__MGIOL
(_unit chksum_14__MGIOL
	(_specify
		(_modpath parallel unknown 0 4961
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 4962
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 4963
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 4964
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4965
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 232 1518974456817 chksum_13_
(_unit chksum_13_
	(_specify
		(_modpath parallel unknown 0 4975
			(_port chksum13 in )
			(_port PADDI out )
		)
		(_tchk width 0 4976
			(_port chksum13 (posedge))
		)
		(_tchk width 0 4977
			(_port chksum13 (negedge))
		)
	)
)
V 000047 56 388 1518974456819 chksum_13__MGIOL
(_unit chksum_13__MGIOL
	(_specify
		(_modpath parallel unknown 0 4990
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 4991
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 4992
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 4993
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 4994
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 232 1518974456821 chksum_12_
(_unit chksum_12_
	(_specify
		(_modpath parallel unknown 0 5004
			(_port chksum12 in )
			(_port PADDI out )
		)
		(_tchk width 0 5005
			(_port chksum12 (posedge))
		)
		(_tchk width 0 5006
			(_port chksum12 (negedge))
		)
	)
)
V 000047 56 388 1518974456823 chksum_12__MGIOL
(_unit chksum_12__MGIOL
	(_specify
		(_modpath parallel unknown 0 5019
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5020
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5021
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5022
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5023
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 232 1518974456825 chksum_11_
(_unit chksum_11_
	(_specify
		(_modpath parallel unknown 0 5033
			(_port chksum11 in )
			(_port PADDI out )
		)
		(_tchk width 0 5034
			(_port chksum11 (posedge))
		)
		(_tchk width 0 5035
			(_port chksum11 (negedge))
		)
	)
)
V 000047 56 388 1518974456827 chksum_11__MGIOL
(_unit chksum_11__MGIOL
	(_specify
		(_modpath parallel unknown 0 5048
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5049
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5050
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5051
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5052
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 232 1518974456829 chksum_10_
(_unit chksum_10_
	(_specify
		(_modpath parallel unknown 0 5062
			(_port chksum10 in )
			(_port PADDI out )
		)
		(_tchk width 0 5063
			(_port chksum10 (posedge))
		)
		(_tchk width 0 5064
			(_port chksum10 (negedge))
		)
	)
)
V 000047 56 388 1518974456831 chksum_10__MGIOL
(_unit chksum_10__MGIOL
	(_specify
		(_modpath parallel unknown 0 5077
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5078
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5079
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5080
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5081
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 228 1518974456833 chksum_9_
(_unit chksum_9_
	(_specify
		(_modpath parallel unknown 0 5091
			(_port chksum9 in )
			(_port PADDI out )
		)
		(_tchk width 0 5092
			(_port chksum9 (posedge))
		)
		(_tchk width 0 5093
			(_port chksum9 (negedge))
		)
	)
)
V 000046 56 387 1518974456835 chksum_9__MGIOL
(_unit chksum_9__MGIOL
	(_specify
		(_modpath parallel unknown 0 5106
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5107
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5108
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5109
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5110
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 228 1518974456837 chksum_8_
(_unit chksum_8_
	(_specify
		(_modpath parallel unknown 0 5120
			(_port chksum8 in )
			(_port PADDI out )
		)
		(_tchk width 0 5121
			(_port chksum8 (posedge))
		)
		(_tchk width 0 5122
			(_port chksum8 (negedge))
		)
	)
)
V 000046 56 387 1518974456839 chksum_8__MGIOL
(_unit chksum_8__MGIOL
	(_specify
		(_modpath parallel unknown 0 5135
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5136
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5137
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5138
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5139
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 228 1518974456841 chksum_7_
(_unit chksum_7_
	(_specify
		(_modpath parallel unknown 0 5149
			(_port chksum7 in )
			(_port PADDI out )
		)
		(_tchk width 0 5150
			(_port chksum7 (posedge))
		)
		(_tchk width 0 5151
			(_port chksum7 (negedge))
		)
	)
)
V 000046 56 387 1518974456843 chksum_7__MGIOL
(_unit chksum_7__MGIOL
	(_specify
		(_modpath parallel unknown 0 5164
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5165
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5166
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5167
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5168
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 228 1518974456845 chksum_6_
(_unit chksum_6_
	(_specify
		(_modpath parallel unknown 0 5178
			(_port chksum6 in )
			(_port PADDI out )
		)
		(_tchk width 0 5179
			(_port chksum6 (posedge))
		)
		(_tchk width 0 5180
			(_port chksum6 (negedge))
		)
	)
)
V 000046 56 387 1518974456847 chksum_6__MGIOL
(_unit chksum_6__MGIOL
	(_specify
		(_modpath parallel unknown 0 5193
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5194
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5195
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5196
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5197
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 228 1518974456849 chksum_5_
(_unit chksum_5_
	(_specify
		(_modpath parallel unknown 0 5207
			(_port chksum5 in )
			(_port PADDI out )
		)
		(_tchk width 0 5208
			(_port chksum5 (posedge))
		)
		(_tchk width 0 5209
			(_port chksum5 (negedge))
		)
	)
)
V 000046 56 387 1518974456851 chksum_5__MGIOL
(_unit chksum_5__MGIOL
	(_specify
		(_modpath parallel unknown 0 5222
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5223
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5224
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5225
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5226
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 228 1518974456853 chksum_4_
(_unit chksum_4_
	(_specify
		(_modpath parallel unknown 0 5236
			(_port chksum4 in )
			(_port PADDI out )
		)
		(_tchk width 0 5237
			(_port chksum4 (posedge))
		)
		(_tchk width 0 5238
			(_port chksum4 (negedge))
		)
	)
)
V 000046 56 387 1518974456855 chksum_4__MGIOL
(_unit chksum_4__MGIOL
	(_specify
		(_modpath parallel unknown 0 5251
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5252
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5253
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5254
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5255
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 228 1518974456857 chksum_3_
(_unit chksum_3_
	(_specify
		(_modpath parallel unknown 0 5265
			(_port chksum3 in )
			(_port PADDI out )
		)
		(_tchk width 0 5266
			(_port chksum3 (posedge))
		)
		(_tchk width 0 5267
			(_port chksum3 (negedge))
		)
	)
)
V 000046 56 387 1518974456859 chksum_3__MGIOL
(_unit chksum_3__MGIOL
	(_specify
		(_modpath parallel unknown 0 5280
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5281
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5282
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5283
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5284
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 228 1518974456861 chksum_2_
(_unit chksum_2_
	(_specify
		(_modpath parallel unknown 0 5294
			(_port chksum2 in )
			(_port PADDI out )
		)
		(_tchk width 0 5295
			(_port chksum2 (posedge))
		)
		(_tchk width 0 5296
			(_port chksum2 (negedge))
		)
	)
)
V 000046 56 387 1518974456863 chksum_2__MGIOL
(_unit chksum_2__MGIOL
	(_specify
		(_modpath parallel unknown 0 5309
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5310
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5311
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5312
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5313
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 228 1518974456865 chksum_1_
(_unit chksum_1_
	(_specify
		(_modpath parallel unknown 0 5323
			(_port chksum1 in )
			(_port PADDI out )
		)
		(_tchk width 0 5324
			(_port chksum1 (posedge))
		)
		(_tchk width 0 5325
			(_port chksum1 (negedge))
		)
	)
)
V 000046 56 387 1518974456867 chksum_1__MGIOL
(_unit chksum_1__MGIOL
	(_specify
		(_modpath parallel unknown 0 5338
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5339
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5340
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5341
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5342
			(_port CLK_dly (negedge))
		)
	)
)
V 000040 56 228 1518974456869 chksum_0_
(_unit chksum_0_
	(_specify
		(_modpath parallel unknown 0 5352
			(_port chksum0 in )
			(_port PADDI out )
		)
		(_tchk width 0 5353
			(_port chksum0 (posedge))
		)
		(_tchk width 0 5354
			(_port chksum0 (negedge))
		)
	)
)
V 000046 56 387 1518974456871 chksum_0__MGIOL
(_unit chksum_0__MGIOL
	(_specify
		(_modpath parallel unknown 0 5367
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5368
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5369
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5370
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5371
			(_port CLK_dly (negedge))
		)
	)
)
V 000041 56 238 1518974456873 chksum_rdy
(_unit chksum_rdy
	(_specify
		(_modpath parallel unknown 0 5381
			(_port chksum_rdy in )
			(_port PADDI out )
		)
		(_tchk width 0 5382
			(_port chksum_rdy (posedge))
		)
		(_tchk width 0 5383
			(_port chksum_rdy (negedge))
		)
	)
)
V 000037 56 216 1518974456875 wc_15_
(_unit wc_15_
	(_specify
		(_modpath parallel unknown 0 5393
			(_port wc15 in )
			(_port PADDI out )
		)
		(_tchk width 0 5394
			(_port wc15 (posedge))
		)
		(_tchk width 0 5395
			(_port wc15 (negedge))
		)
	)
)
V 000043 56 384 1518974456877 wc_15__MGIOL
(_unit wc_15__MGIOL
	(_specify
		(_modpath parallel unknown 0 5408
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5409
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5410
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5411
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5412
			(_port CLK_dly (negedge))
		)
	)
)
V 000037 56 216 1518974456879 wc_14_
(_unit wc_14_
	(_specify
		(_modpath parallel unknown 0 5428
			(_port wc14 in )
			(_port PADDI out )
		)
		(_tchk width 0 5429
			(_port wc14 (posedge))
		)
		(_tchk width 0 5430
			(_port wc14 (negedge))
		)
	)
)
V 000043 56 384 1518974456881 wc_14__MGIOL
(_unit wc_14__MGIOL
	(_specify
		(_modpath parallel unknown 0 5443
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5444
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5445
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5446
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5447
			(_port CLK_dly (negedge))
		)
	)
)
V 000037 56 216 1518974456883 wc_13_
(_unit wc_13_
	(_specify
		(_modpath parallel unknown 0 5457
			(_port wc13 in )
			(_port PADDI out )
		)
		(_tchk width 0 5458
			(_port wc13 (posedge))
		)
		(_tchk width 0 5459
			(_port wc13 (negedge))
		)
	)
)
V 000043 56 384 1518974456885 wc_13__MGIOL
(_unit wc_13__MGIOL
	(_specify
		(_modpath parallel unknown 0 5472
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5473
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5474
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5475
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5476
			(_port CLK_dly (negedge))
		)
	)
)
V 000037 56 216 1518974456887 wc_12_
(_unit wc_12_
	(_specify
		(_modpath parallel unknown 0 5486
			(_port wc12 in )
			(_port PADDI out )
		)
		(_tchk width 0 5487
			(_port wc12 (posedge))
		)
		(_tchk width 0 5488
			(_port wc12 (negedge))
		)
	)
)
V 000043 56 384 1518974456889 wc_12__MGIOL
(_unit wc_12__MGIOL
	(_specify
		(_modpath parallel unknown 0 5501
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5502
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5503
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5504
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5505
			(_port CLK_dly (negedge))
		)
	)
)
V 000037 56 216 1518974456891 wc_11_
(_unit wc_11_
	(_specify
		(_modpath parallel unknown 0 5515
			(_port wc11 in )
			(_port PADDI out )
		)
		(_tchk width 0 5516
			(_port wc11 (posedge))
		)
		(_tchk width 0 5517
			(_port wc11 (negedge))
		)
	)
)
V 000043 56 384 1518974456893 wc_11__MGIOL
(_unit wc_11__MGIOL
	(_specify
		(_modpath parallel unknown 0 5530
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5531
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5532
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5533
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5534
			(_port CLK_dly (negedge))
		)
	)
)
V 000037 56 216 1518974456895 wc_10_
(_unit wc_10_
	(_specify
		(_modpath parallel unknown 0 5544
			(_port wc10 in )
			(_port PADDI out )
		)
		(_tchk width 0 5545
			(_port wc10 (posedge))
		)
		(_tchk width 0 5546
			(_port wc10 (negedge))
		)
	)
)
V 000043 56 384 1518974456897 wc_10__MGIOL
(_unit wc_10__MGIOL
	(_specify
		(_modpath parallel unknown 0 5559
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5560
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5561
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5562
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5563
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1518974456899 wc_9_
(_unit wc_9_
	(_specify
		(_modpath parallel unknown 0 5573
			(_port wc9 in )
			(_port PADDI out )
		)
		(_tchk width 0 5574
			(_port wc9 (posedge))
		)
		(_tchk width 0 5575
			(_port wc9 (negedge))
		)
	)
)
V 000042 56 383 1518974456901 wc_9__MGIOL
(_unit wc_9__MGIOL
	(_specify
		(_modpath parallel unknown 0 5588
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5589
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5590
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5591
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5592
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1518974456903 wc_8_
(_unit wc_8_
	(_specify
		(_modpath parallel unknown 0 5602
			(_port wc8 in )
			(_port PADDI out )
		)
		(_tchk width 0 5603
			(_port wc8 (posedge))
		)
		(_tchk width 0 5604
			(_port wc8 (negedge))
		)
	)
)
V 000042 56 383 1518974456905 wc_8__MGIOL
(_unit wc_8__MGIOL
	(_specify
		(_modpath parallel unknown 0 5617
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5618
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5619
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5620
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5621
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1518974456907 wc_7_
(_unit wc_7_
	(_specify
		(_modpath parallel unknown 0 5631
			(_port wc7 in )
			(_port PADDI out )
		)
		(_tchk width 0 5632
			(_port wc7 (posedge))
		)
		(_tchk width 0 5633
			(_port wc7 (negedge))
		)
	)
)
V 000042 56 383 1518974456909 wc_7__MGIOL
(_unit wc_7__MGIOL
	(_specify
		(_modpath parallel unknown 0 5646
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5647
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5648
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5649
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5650
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1518974456911 wc_6_
(_unit wc_6_
	(_specify
		(_modpath parallel unknown 0 5660
			(_port wc6 in )
			(_port PADDI out )
		)
		(_tchk width 0 5661
			(_port wc6 (posedge))
		)
		(_tchk width 0 5662
			(_port wc6 (negedge))
		)
	)
)
V 000042 56 383 1518974456913 wc_6__MGIOL
(_unit wc_6__MGIOL
	(_specify
		(_modpath parallel unknown 0 5675
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5676
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5677
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5678
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5679
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1518974456915 wc_5_
(_unit wc_5_
	(_specify
		(_modpath parallel unknown 0 5689
			(_port wc5 in )
			(_port PADDI out )
		)
		(_tchk width 0 5690
			(_port wc5 (posedge))
		)
		(_tchk width 0 5691
			(_port wc5 (negedge))
		)
	)
)
V 000042 56 383 1518974456917 wc_5__MGIOL
(_unit wc_5__MGIOL
	(_specify
		(_modpath parallel unknown 0 5704
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5705
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5706
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5707
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5708
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1518974456919 wc_4_
(_unit wc_4_
	(_specify
		(_modpath parallel unknown 0 5718
			(_port wc4 in )
			(_port PADDI out )
		)
		(_tchk width 0 5719
			(_port wc4 (posedge))
		)
		(_tchk width 0 5720
			(_port wc4 (negedge))
		)
	)
)
V 000042 56 383 1518974456921 wc_4__MGIOL
(_unit wc_4__MGIOL
	(_specify
		(_modpath parallel unknown 0 5733
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5734
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5735
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5736
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5737
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1518974456923 wc_3_
(_unit wc_3_
	(_specify
		(_modpath parallel unknown 0 5747
			(_port wc3 in )
			(_port PADDI out )
		)
		(_tchk width 0 5748
			(_port wc3 (posedge))
		)
		(_tchk width 0 5749
			(_port wc3 (negedge))
		)
	)
)
V 000042 56 383 1518974456925 wc_3__MGIOL
(_unit wc_3__MGIOL
	(_specify
		(_modpath parallel unknown 0 5762
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5763
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5764
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5765
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5766
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1518974456927 wc_2_
(_unit wc_2_
	(_specify
		(_modpath parallel unknown 0 5776
			(_port wc2 in )
			(_port PADDI out )
		)
		(_tchk width 0 5777
			(_port wc2 (posedge))
		)
		(_tchk width 0 5778
			(_port wc2 (negedge))
		)
	)
)
V 000042 56 383 1518974456929 wc_2__MGIOL
(_unit wc_2__MGIOL
	(_specify
		(_modpath parallel unknown 0 5791
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5792
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5793
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5794
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5795
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1518974456931 wc_1_
(_unit wc_1_
	(_specify
		(_modpath parallel unknown 0 5805
			(_port wc1 in )
			(_port PADDI out )
		)
		(_tchk width 0 5806
			(_port wc1 (posedge))
		)
		(_tchk width 0 5807
			(_port wc1 (negedge))
		)
	)
)
V 000042 56 383 1518974456933 wc_1__MGIOL
(_unit wc_1__MGIOL
	(_specify
		(_modpath parallel unknown 0 5820
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5821
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5822
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5823
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5824
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1518974456935 wc_0_
(_unit wc_0_
	(_specify
		(_modpath parallel unknown 0 5834
			(_port wc0 in )
			(_port PADDI out )
		)
		(_tchk width 0 5835
			(_port wc0 (posedge))
		)
		(_tchk width 0 5836
			(_port wc0 (negedge))
		)
	)
)
V 000042 56 383 1518974456937 wc_0__MGIOL
(_unit wc_0__MGIOL
	(_specify
		(_modpath parallel unknown 0 5849
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5850
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5851
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5852
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5853
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1518974456939 dt_5_
(_unit dt_5_
	(_specify
		(_modpath parallel unknown 0 5863
			(_port dt5 in )
			(_port PADDI out )
		)
		(_tchk width 0 5864
			(_port dt5 (posedge))
		)
		(_tchk width 0 5865
			(_port dt5 (negedge))
		)
	)
)
V 000042 56 383 1518974456941 dt_5__MGIOL
(_unit dt_5__MGIOL
	(_specify
		(_modpath parallel unknown 0 5878
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5879
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5880
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5881
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5882
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1518974456943 dt_4_
(_unit dt_4_
	(_specify
		(_modpath parallel unknown 0 5892
			(_port dt4 in )
			(_port PADDI out )
		)
		(_tchk width 0 5893
			(_port dt4 (posedge))
		)
		(_tchk width 0 5894
			(_port dt4 (negedge))
		)
	)
)
V 000042 56 383 1518974456945 dt_4__MGIOL
(_unit dt_4__MGIOL
	(_specify
		(_modpath parallel unknown 0 5907
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5908
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5909
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5910
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5911
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1518974456947 dt_3_
(_unit dt_3_
	(_specify
		(_modpath parallel unknown 0 5921
			(_port dt3 in )
			(_port PADDI out )
		)
		(_tchk width 0 5922
			(_port dt3 (posedge))
		)
		(_tchk width 0 5923
			(_port dt3 (negedge))
		)
	)
)
V 000042 56 383 1518974456949 dt_3__MGIOL
(_unit dt_3__MGIOL
	(_specify
		(_modpath parallel unknown 0 5936
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5937
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5938
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5939
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5940
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1518974456951 dt_2_
(_unit dt_2_
	(_specify
		(_modpath parallel unknown 0 5950
			(_port dt2 in )
			(_port PADDI out )
		)
		(_tchk width 0 5951
			(_port dt2 (posedge))
		)
		(_tchk width 0 5952
			(_port dt2 (negedge))
		)
	)
)
V 000042 56 383 1518974456953 dt_2__MGIOL
(_unit dt_2__MGIOL
	(_specify
		(_modpath parallel unknown 0 5965
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5966
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5967
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5968
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5969
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1518974456955 dt_1_
(_unit dt_1_
	(_specify
		(_modpath parallel unknown 0 5979
			(_port dt1 in )
			(_port PADDI out )
		)
		(_tchk width 0 5980
			(_port dt1 (posedge))
		)
		(_tchk width 0 5981
			(_port dt1 (negedge))
		)
	)
)
V 000042 56 383 1518974456957 dt_1__MGIOL
(_unit dt_1__MGIOL
	(_specify
		(_modpath parallel unknown 0 5994
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 5995
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 5996
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 5997
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 5998
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1518974456959 dt_0_
(_unit dt_0_
	(_specify
		(_modpath parallel unknown 0 6008
			(_port dt0 in )
			(_port PADDI out )
		)
		(_tchk width 0 6009
			(_port dt0 (posedge))
		)
		(_tchk width 0 6010
			(_port dt0 (negedge))
		)
	)
)
V 000042 56 383 1518974456961 dt_0__MGIOL
(_unit dt_0__MGIOL
	(_specify
		(_modpath parallel unknown 0 6023
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 6024
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 6025
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 6026
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 6027
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1518974456963 vc_1_
(_unit vc_1_
	(_specify
		(_modpath parallel unknown 0 6037
			(_port vc1 in )
			(_port PADDI out )
		)
		(_tchk width 0 6038
			(_port vc1 (posedge))
		)
		(_tchk width 0 6039
			(_port vc1 (negedge))
		)
	)
)
V 000042 56 383 1518974456965 vc_1__MGIOL
(_unit vc_1__MGIOL
	(_specify
		(_modpath parallel unknown 0 6052
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 6053
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 6054
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 6055
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 6056
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 212 1518974456967 vc_0_
(_unit vc_0_
	(_specify
		(_modpath parallel unknown 0 6066
			(_port vc0 in )
			(_port PADDI out )
		)
		(_tchk width 0 6067
			(_port vc0 (posedge))
		)
		(_tchk width 0 6068
			(_port vc0 (negedge))
		)
	)
)
V 000042 56 383 1518974456969 vc_0__MGIOL
(_unit vc_0__MGIOL
	(_specify
		(_modpath parallel unknown 0 6081
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 6082
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk setuphold 0 6083
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 6084
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 6085
			(_port CLK_dly (negedge))
		)
	)
)
V 000044 56 238 1518974456971 byte_data5_7_
(_unit byte_data5_7_
	(_specify
		(_modpath parallel unknown 0 6095
			(_port bytedata7 in )
			(_port PADDI out )
		)
		(_tchk width 0 6096
			(_port bytedata7 (posedge))
		)
		(_tchk width 0 6097
			(_port bytedata7 (negedge))
		)
	)
)
V 000044 56 238 1518974456973 byte_data5_6_
(_unit byte_data5_6_
	(_specify
		(_modpath parallel unknown 0 6107
			(_port bytedata6 in )
			(_port PADDI out )
		)
		(_tchk width 0 6108
			(_port bytedata6 (posedge))
		)
		(_tchk width 0 6109
			(_port bytedata6 (negedge))
		)
	)
)
V 000044 56 238 1518974456975 byte_data5_5_
(_unit byte_data5_5_
	(_specify
		(_modpath parallel unknown 0 6119
			(_port bytedata5 in )
			(_port PADDI out )
		)
		(_tchk width 0 6120
			(_port bytedata5 (posedge))
		)
		(_tchk width 0 6121
			(_port bytedata5 (negedge))
		)
	)
)
V 000044 56 238 1518974456977 byte_data5_4_
(_unit byte_data5_4_
	(_specify
		(_modpath parallel unknown 0 6131
			(_port bytedata4 in )
			(_port PADDI out )
		)
		(_tchk width 0 6132
			(_port bytedata4 (posedge))
		)
		(_tchk width 0 6133
			(_port bytedata4 (negedge))
		)
	)
)
V 000044 56 238 1518974456979 byte_data5_3_
(_unit byte_data5_3_
	(_specify
		(_modpath parallel unknown 0 6143
			(_port bytedata3 in )
			(_port PADDI out )
		)
		(_tchk width 0 6144
			(_port bytedata3 (posedge))
		)
		(_tchk width 0 6145
			(_port bytedata3 (negedge))
		)
	)
)
V 000044 56 238 1518974456981 byte_data5_2_
(_unit byte_data5_2_
	(_specify
		(_modpath parallel unknown 0 6155
			(_port bytedata2 in )
			(_port PADDI out )
		)
		(_tchk width 0 6156
			(_port bytedata2 (posedge))
		)
		(_tchk width 0 6157
			(_port bytedata2 (negedge))
		)
	)
)
V 000044 56 238 1518974456983 byte_data5_1_
(_unit byte_data5_1_
	(_specify
		(_modpath parallel unknown 0 6167
			(_port bytedata1 in )
			(_port PADDI out )
		)
		(_tchk width 0 6168
			(_port bytedata1 (posedge))
		)
		(_tchk width 0 6169
			(_port bytedata1 (negedge))
		)
	)
)
V 000044 56 238 1518974456985 byte_data5_0_
(_unit byte_data5_0_
	(_specify
		(_modpath parallel unknown 0 6179
			(_port bytedata0 in )
			(_port PADDI out )
		)
		(_tchk width 0 6180
			(_port bytedata0 (posedge))
		)
		(_tchk width 0 6181
			(_port bytedata0 (negedge))
		)
	)
)
V 000040 56 234 1518974456987 byte_clk5
(_unit byte_clk5
	(_specify
		(_modpath parallel unknown 0 6191
			(_port byte_clk5 in )
			(_port PADDI out )
		)
		(_tchk width 0 6192
			(_port byte_clk5 (posedge))
		)
		(_tchk width 0 6193
			(_port byte_clk5 (negedge))
		)
	)
)
V 000038 56 226 1518974456989 long_en
(_unit long_en
	(_specify
		(_modpath parallel unknown 0 6203
			(_port long_en in )
			(_port PADDI out )
		)
		(_tchk width 0 6204
			(_port long_en (posedge))
		)
		(_tchk width 0 6205
			(_port long_en (negedge))
		)
	)
)
V 000044 56 305 1518974456991 long_en_MGIOL
(_unit long_en_MGIOL
	(_specify
		(_modpath parallel unknown 0 6219
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 6220
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk width 0 6221
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 6222
			(_port CLK_dly (negedge))
		)
	)
)
V 000039 56 230 1518974456993 short_en
(_unit short_en
	(_specify
		(_modpath parallel unknown 0 6232
			(_port short_en in )
			(_port PADDI out )
		)
		(_tchk width 0 6233
			(_port short_en (posedge))
		)
		(_tchk width 0 6234
			(_port short_en (negedge))
		)
	)
)
V 000045 56 306 1518974456995 short_en_MGIOL
(_unit short_en_MGIOL
	(_specify
		(_modpath parallel unknown 0 6248
			(_port CLK in )
			(_port IN out )
		)
		(_tchk setuphold 0 6249
			(_port CLK_dly (posedge))
			(_port DI_dly ())
		)
		(_tchk width 0 6250
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 6251
			(_port CLK_dly (negedge))
		)
	)
)
V 000039 56 33 1518974456997 GSR_INST5
(_unit GSR_INST5
	(_specify
	)
)
V 000039 56 837 1518974457328 slice_0a
(_unit slice_0a
	(_specify
		(_modpath parallel unknown 0 111
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 112
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 113
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 114
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 115
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 116
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 117
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 118
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 119
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 120
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 121
			(_port CLK_dly (negedge))
		)
	)
)
V 000038 56 988 1518974457330 SLICE1a
(_unit SLICE1a
	(_specify
		(_modpath parallel unknown 0 161
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 162
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 163
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 164
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 165
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 166
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 167
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 168
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 169
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 170
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 171
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 172
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 173
			(_port CLK_dly (negedge))
		)
	)
)
V 000038 56 988 1518974457332 SLICE2a
(_unit SLICE2a
	(_specify
		(_modpath parallel unknown 0 197
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 198
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 199
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 200
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 201
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 202
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 203
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 204
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 205
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 206
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 207
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 208
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 209
			(_port CLK_dly (negedge))
		)
	)
)
V 000038 56 912 1518974457334 SLICE3a
(_unit SLICE3a
	(_specify
		(_modpath parallel unknown 0 233
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 234
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 235
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 236
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 237
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 238
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 239
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 240
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 241
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 242
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 243
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 244
			(_port CLK_dly (negedge))
		)
	)
)
V 000038 56 988 1518974457336 SLICE4a
(_unit SLICE4a
	(_specify
		(_modpath parallel unknown 0 263
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 264
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 265
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 266
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 267
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 268
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 269
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 270
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 271
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 272
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 273
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 274
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 275
			(_port CLK_dly (negedge))
		)
	)
)
V 000038 56 912 1518974457338 SLICE5a
(_unit SLICE5a
	(_specify
		(_modpath parallel unknown 0 294
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 295
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 296
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 297
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 298
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 299
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 300
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 301
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 302
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 303
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 304
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 305
			(_port CLK_dly (negedge))
		)
	)
)
V 000039 56 1140 1518974457340 SLICE6a
(_unit SLICE6a
	(_specify
		(_modpath parallel unknown 0 324
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 325
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 326
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 327
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 328
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 329
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 330
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 331
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 332
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 333
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 334
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 335
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 336
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 337
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 338
			(_port CLK_dly (negedge))
		)
	)
)
V 000039 56 1140 1518974457342 SLICE7a
(_unit SLICE7a
	(_specify
		(_modpath parallel unknown 0 357
			(_port D1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 358
			(_port C1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 359
			(_port B1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 360
			(_port A1 in )
			(_port F1 out )
		)
		(_modpath parallel unknown 0 361
			(_port D0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 362
			(_port C0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 363
			(_port B0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 364
			(_port A0 in )
			(_port F0 out )
		)
		(_modpath parallel unknown 0 365
			(_port CLK in )
			(_port Q0 out )
		)
		(_modpath parallel unknown 0 366
			(_port CLK in )
			(_port Q1 out )
		)
		(_tchk setuphold 0 367
			(_port CLK_dly (posedge))
			(_port DI1_dly ())
		)
		(_tchk setuphold 0 368
			(_port CLK_dly (posedge))
			(_port DI0_dly ())
		)
		(_tchk setuphold 0 369
			(_port CLK_dly (posedge))
			(_port CE_dly ())
		)
		(_tchk width 0 370
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 371
			(_port CLK_dly (negedge))
		)
	)
)
V 000037 56 31 1518974457344 SLICE8a
(_unit SLICE8a
	(_specify
	)
)
V 000036 56 111 1518974457346 ready
(_unit ready
	(_specify
		(_modpath parallel unknown 0 399
			(_port IOLDO in )
			(_port ready out )
		)
	)
)
V 000042 56 304 1518974457348 ready_MGIOL
(_unit ready_MGIOL
	(_specify
		(_modpath parallel unknown 0 418
			(_port CLK in )
			(_port IOLDO out )
		)
		(_tchk setuphold 0 419
			(_port CLK_dly (posedge))
			(_port OPOS_dly ())
		)
		(_tchk width 0 420
			(_port CLK_dly (posedge))
		)
		(_tchk width 0 421
			(_port CLK_dly (negedge))
		)
	)
)
V 000036 56 215 1518974457350 reset
(_unit reset
	(_specify
		(_modpath parallel unknown 0 437
			(_port reset in )
			(_port PADDI out )
		)
		(_tchk width 0 438
			(_port reset (posedge))
		)
		(_tchk width 0 439
			(_port reset (negedge))
		)
	)
)
V 000038 56 113 1518974457352 crc_15_
(_unit crc_15_
	(_specify
		(_modpath parallel unknown 0 456
			(_port PADDO in )
			(_port crc15 out )
		)
	)
)
V 000038 56 113 1518974457354 crc_14_
(_unit crc_14_
	(_specify
		(_modpath parallel unknown 0 468
			(_port PADDO in )
			(_port crc14 out )
		)
	)
)
V 000038 56 113 1518974457356 crc_13_
(_unit crc_13_
	(_specify
		(_modpath parallel unknown 0 480
			(_port PADDO in )
			(_port crc13 out )
		)
	)
)
V 000038 56 113 1518974457358 crc_12_
(_unit crc_12_
	(_specify
		(_modpath parallel unknown 0 492
			(_port PADDO in )
			(_port crc12 out )
		)
	)
)
V 000038 56 113 1518974457360 crc_11_
(_unit crc_11_
	(_specify
		(_modpath parallel unknown 0 504
			(_port PADDO in )
			(_port crc11 out )
		)
	)
)
V 000038 56 113 1518974457362 crc_10_
(_unit crc_10_
	(_specify
		(_modpath parallel unknown 0 516
			(_port PADDO in )
			(_port crc10 out )
		)
	)
)
V 000037 56 111 1518974457364 crc_9_
(_unit crc_9_
	(_specify
		(_modpath parallel unknown 0 528
			(_port PADDO in )
			(_port crc9 out )
		)
	)
)
V 000037 56 111 1518974457366 crc_8_
(_unit crc_8_
	(_specify
		(_modpath parallel unknown 0 540
			(_port PADDO in )
			(_port crc8 out )
		)
	)
)
V 000037 56 111 1518974457368 crc_7_
(_unit crc_7_
	(_specify
		(_modpath parallel unknown 0 552
			(_port PADDO in )
			(_port crc7 out )
		)
	)
)
V 000037 56 111 1518974457370 crc_6_
(_unit crc_6_
	(_specify
		(_modpath parallel unknown 0 564
			(_port PADDO in )
			(_port crc6 out )
		)
	)
)
V 000037 56 111 1518974457372 crc_5_
(_unit crc_5_
	(_specify
		(_modpath parallel unknown 0 576
			(_port PADDO in )
			(_port crc5 out )
		)
	)
)
V 000037 56 111 1518974457374 crc_4_
(_unit crc_4_
	(_specify
		(_modpath parallel unknown 0 588
			(_port PADDO in )
			(_port crc4 out )
		)
	)
)
V 000037 56 111 1518974457376 crc_3_
(_unit crc_3_
	(_specify
		(_modpath parallel unknown 0 600
			(_port PADDO in )
			(_port crc3 out )
		)
	)
)
V 000037 56 111 1518974457378 crc_2_
(_unit crc_2_
	(_specify
		(_modpath parallel unknown 0 612
			(_port PADDO in )
			(_port crc2 out )
		)
	)
)
V 000037 56 111 1518974457380 crc_1_
(_unit crc_1_
	(_specify
		(_modpath parallel unknown 0 624
			(_port PADDO in )
			(_port crc1 out )
		)
	)
)
V 000037 56 111 1518974457382 crc_0_
(_unit crc_0_
	(_specify
		(_modpath parallel unknown 0 636
			(_port PADDO in )
			(_port crc0 out )
		)
	)
)
V 000038 56 217 1518974457384 data_7_
(_unit data_7_
	(_specify
		(_modpath parallel unknown 0 646
			(_port data7 in )
			(_port PADDI out )
		)
		(_tchk width 0 647
			(_port data7 (posedge))
		)
		(_tchk width 0 648
			(_port data7 (negedge))
		)
	)
)
V 000038 56 217 1518974457386 data_6_
(_unit data_6_
	(_specify
		(_modpath parallel unknown 0 658
			(_port data6 in )
			(_port PADDI out )
		)
		(_tchk width 0 659
			(_port data6 (posedge))
		)
		(_tchk width 0 660
			(_port data6 (negedge))
		)
	)
)
V 000038 56 217 1518974457388 data_5_
(_unit data_5_
	(_specify
		(_modpath parallel unknown 0 670
			(_port data5 in )
			(_port PADDI out )
		)
		(_tchk width 0 671
			(_port data5 (posedge))
		)
		(_tchk width 0 672
			(_port data5 (negedge))
		)
	)
)
V 000038 56 217 1518974457390 data_4_
(_unit data_4_
	(_specify
		(_modpath parallel unknown 0 682
			(_port data4 in )
			(_port PADDI out )
		)
		(_tchk width 0 683
			(_port data4 (posedge))
		)
		(_tchk width 0 684
			(_port data4 (negedge))
		)
	)
)
V 000038 56 217 1518974457392 data_3_
(_unit data_3_
	(_specify
		(_modpath parallel unknown 0 694
			(_port data3 in )
			(_port PADDI out )
		)
		(_tchk width 0 695
			(_port data3 (posedge))
		)
		(_tchk width 0 696
			(_port data3 (negedge))
		)
	)
)
V 000038 56 217 1518974457394 data_2_
(_unit data_2_
	(_specify
		(_modpath parallel unknown 0 706
			(_port data2 in )
			(_port PADDI out )
		)
		(_tchk width 0 707
			(_port data2 (posedge))
		)
		(_tchk width 0 708
			(_port data2 (negedge))
		)
	)
)
V 000038 56 217 1518974457396 data_1_
(_unit data_1_
	(_specify
		(_modpath parallel unknown 0 718
			(_port data1 in )
			(_port PADDI out )
		)
		(_tchk width 0 719
			(_port data1 (posedge))
		)
		(_tchk width 0 720
			(_port data1 (negedge))
		)
	)
)
V 000038 56 217 1518974457398 data_0_
(_unit data_0_
	(_specify
		(_modpath parallel unknown 0 730
			(_port data0 in )
			(_port PADDI out )
		)
		(_tchk width 0 731
			(_port data0 (posedge))
		)
		(_tchk width 0 732
			(_port data0 (negedge))
		)
	)
)
V 000037 56 219 1518974457400 enable
(_unit enable
	(_specify
		(_modpath parallel unknown 0 742
			(_port enable in )
			(_port PADDI out )
		)
		(_tchk width 0 743
			(_port enable (posedge))
		)
		(_tchk width 0 744
			(_port enable (negedge))
		)
	)
)
V 000034 56 207 1518974457402 clk
(_unit clk
	(_specify
		(_modpath parallel unknown 0 754
			(_port clk in )
			(_port PADDI out )
		)
		(_tchk width 0 755
			(_port clk (posedge))
		)
		(_tchk width 0 756
			(_port clk (negedge))
		)
	)
)
V 000039 56 33 1518974457404 GSR_INSTa
(_unit GSR_INSTa
	(_specify
	)
)
